

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 04:08:33 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.133 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.690 us|  0.690 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 70


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 1
  Pipeline-0 : II = 1, D = 70, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%input_5_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_5" [nn.cpp:72]   --->   Operation 71 'read' 'input_5_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln72_2 = sext i16 %input_5_read" [nn.cpp:72]   --->   Operation 72 'sext' 'sext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%input_10_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_10" [nn.cpp:72]   --->   Operation 73 'read' 'input_10_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%input_12_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_12" [nn.cpp:72]   --->   Operation 74 'read' 'input_12_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%input_17_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_17" [nn.cpp:72]   --->   Operation 75 'read' 'input_17_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%input_18_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_18" [nn.cpp:72]   --->   Operation 76 'read' 'input_18_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%input_39_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_39" [nn.cpp:72]   --->   Operation 77 'read' 'input_39_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%input_41_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_41" [nn.cpp:72]   --->   Operation 78 'read' 'input_41_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%input_4_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_4" [nn.cpp:72]   --->   Operation 79 'read' 'input_4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln72_22 = sext i16 %input_4_read" [nn.cpp:72]   --->   Operation 80 'sext' 'sext_ln72_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln72_24 = sext i16 %input_4_read" [nn.cpp:72]   --->   Operation 81 'sext' 'sext_ln72_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_6)   --->   "%mul_ln72_6 = mul i23 %sext_ln72_2, i23 8388563" [nn.cpp:72]   --->   Operation 82 'mul' 'mul_ln72_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%input_6_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_6" [nn.cpp:72]   --->   Operation 83 'read' 'input_6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln72_28 = sext i16 %input_6_read" [nn.cpp:72]   --->   Operation 84 'sext' 'sext_ln72_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%input_11_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_11" [nn.cpp:72]   --->   Operation 85 'read' 'input_11_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln72_34 = sext i16 %input_11_read" [nn.cpp:72]   --->   Operation 86 'sext' 'sext_ln72_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%input_14_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_14" [nn.cpp:72]   --->   Operation 87 'read' 'input_14_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%input_16_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_16" [nn.cpp:72]   --->   Operation 88 'read' 'input_16_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%input_21_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_21" [nn.cpp:72]   --->   Operation 89 'read' 'input_21_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%input_22_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_22" [nn.cpp:72]   --->   Operation 90 'read' 'input_22_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%input_23_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_23" [nn.cpp:72]   --->   Operation 91 'read' 'input_23_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%input_26_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_26" [nn.cpp:72]   --->   Operation 92 'read' 'input_26_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%input_28_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_28" [nn.cpp:72]   --->   Operation 93 'read' 'input_28_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (1.00ns)   --->   "%input_30_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_30" [nn.cpp:72]   --->   Operation 94 'read' 'input_30_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 95 [1/1] (1.00ns)   --->   "%input_31_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_31" [nn.cpp:72]   --->   Operation 95 'read' 'input_31_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%input_32_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_32" [nn.cpp:72]   --->   Operation 96 'read' 'input_32_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "%input_36_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_36" [nn.cpp:72]   --->   Operation 97 'read' 'input_36_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%input_38_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_38" [nn.cpp:72]   --->   Operation 98 'read' 'input_38_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%input_0_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_0" [nn.cpp:72]   --->   Operation 99 'read' 'input_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%input_20_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_20" [nn.cpp:72]   --->   Operation 100 'read' 'input_20_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%input_27_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_27" [nn.cpp:72]   --->   Operation 101 'read' 'input_27_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%input_35_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_35" [nn.cpp:72]   --->   Operation 102 'read' 'input_35_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%input_37_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_37" [nn.cpp:72]   --->   Operation 103 'read' 'input_37_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%input_2_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_2" [nn.cpp:72]   --->   Operation 104 'read' 'input_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln72_128 = sext i16 %input_2_read" [nn.cpp:72]   --->   Operation 105 'sext' 'sext_ln72_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln72_130 = sext i16 %input_2_read" [nn.cpp:72]   --->   Operation 106 'sext' 'sext_ln72_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%input_7_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_7" [nn.cpp:72]   --->   Operation 107 'read' 'input_7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln72_132 = sext i16 %input_7_read" [nn.cpp:72]   --->   Operation 108 'sext' 'sext_ln72_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_30)   --->   "%mul_ln72_21 = mul i24 %sext_ln72_132, i24 2411" [nn.cpp:72]   --->   Operation 109 'mul' 'mul_ln72_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 110 [1/1] (1.00ns)   --->   "%input_13_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_13" [nn.cpp:72]   --->   Operation 110 'read' 'input_13_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 111 [1/1] (1.00ns)   --->   "%input_25_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_25" [nn.cpp:72]   --->   Operation 111 'read' 'input_25_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 112 [1/1] (1.00ns)   --->   "%input_24_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_24" [nn.cpp:72]   --->   Operation 112 'read' 'input_24_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 113 [1/1] (1.00ns)   --->   "%input_42_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_42" [nn.cpp:72]   --->   Operation 113 'read' 'input_42_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 114 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_65)   --->   "%mul_ln72_53 = mul i23 %sext_ln72_34, i23 8388563" [nn.cpp:72]   --->   Operation 114 'mul' 'mul_ln72_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 115 [1/1] (1.00ns)   --->   "%input_15_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_15" [nn.cpp:72]   --->   Operation 115 'read' 'input_15_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 116 [1/1] (1.00ns)   --->   "%input_19_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_19" [nn.cpp:72]   --->   Operation 116 'read' 'input_19_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 117 [1/1] (1.00ns)   --->   "%input_33_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_33" [nn.cpp:72]   --->   Operation 117 'read' 'input_33_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 118 [1/1] (1.00ns)   --->   "%input_34_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_34" [nn.cpp:72]   --->   Operation 118 'read' 'input_34_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 119 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_79)   --->   "%mul_ln72_67 = mul i24 %sext_ln72_28, i24 1257" [nn.cpp:72]   --->   Operation 119 'mul' 'mul_ln72_67' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 120 [1/1] (1.00ns)   --->   "%input_8_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_8" [nn.cpp:72]   --->   Operation 120 'read' 'input_8_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 121 [1/1] (1.00ns)   --->   "%input_40_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_40" [nn.cpp:72]   --->   Operation 121 'read' 'input_40_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 122 [1/1] (1.00ns)   --->   "%input_29_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_29" [nn.cpp:72]   --->   Operation 122 'read' 'input_29_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 123 [1/1] (1.00ns)   --->   "%input_1_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_1" [nn.cpp:72]   --->   Operation 123 'read' 'input_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln72_193 = sext i16 %input_1_read" [nn.cpp:72]   --->   Operation 124 'sext' 'sext_ln72_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %input_0_read, i32 8, i32 15" [nn.cpp:72]   --->   Operation 125 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_114)   --->   "%mul_ln72_101 = mul i24 %sext_ln72_130, i24 418" [nn.cpp:72]   --->   Operation 126 'mul' 'mul_ln72_101' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i16 %input_39_read" [nn.cpp:72]   --->   Operation 127 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln72_20 = trunc i16 %input_39_read" [nn.cpp:72]   --->   Operation 128 'trunc' 'trunc_ln72_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln72_21 = trunc i16 %input_42_read" [nn.cpp:72]   --->   Operation 129 'trunc' 'trunc_ln72_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_129)   --->   "%mul_ln72_114 = mul i23 %sext_ln72_34, i23 8388557" [nn.cpp:72]   --->   Operation 130 'mul' 'mul_ln72_114' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 131 [1/1] (1.00ns)   --->   "%input_3_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_3" [nn.cpp:72]   --->   Operation 131 'read' 'input_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln72_215 = sext i16 %input_3_read" [nn.cpp:72]   --->   Operation 132 'sext' 'sext_ln72_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln72_216 = sext i16 %input_3_read" [nn.cpp:72]   --->   Operation 133 'sext' 'sext_ln72_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_172)   --->   "%mul_ln72_155 = mul i24 %sext_ln72_193, i24 16776697" [nn.cpp:72]   --->   Operation 134 'mul' 'mul_ln72_155' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 135 [1/1] (1.00ns)   --->   "%input_9_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_9" [nn.cpp:72]   --->   Operation 135 'read' 'input_9_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln72_226 = sext i16 %input_9_read" [nn.cpp:72]   --->   Operation 136 'sext' 'sext_ln72_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_182)   --->   "%mul_ln72_165 = mul i24 %sext_ln72_22, i24 16777137" [nn.cpp:72]   --->   Operation 137 'mul' 'mul_ln72_165' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 138 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_202)   --->   "%mul_ln72_179 = mul i24 %sext_ln72_215, i24 1469" [nn.cpp:72]   --->   Operation 138 'mul' 'mul_ln72_179' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 139 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_262)   --->   "%mul_ln72_229 = mul i23 %sext_ln72_24, i23 39" [nn.cpp:72]   --->   Operation 139 'mul' 'mul_ln72_229' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 140 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_295)   --->   "%mul_ln72_263 = mul i24 %sext_ln72_226, i24 16775920" [nn.cpp:72]   --->   Operation 140 'mul' 'mul_ln72_263' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 141 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_308)   --->   "%mul_ln72_273 = mul i22 %sext_ln72_128, i22 4194275" [nn.cpp:72]   --->   Operation 141 'mul' 'mul_ln72_273' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 142 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_346)   --->   "%mul_ln72_307 = mul i24 %sext_ln72_226, i24 16772254" [nn.cpp:72]   --->   Operation 142 'mul' 'mul_ln72_307' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %input_7_read, i32 8, i32 15" [nn.cpp:72]   --->   Operation 143 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_372)   --->   "%mul_ln72_330 = mul i24 %sext_ln72_193, i24 295" [nn.cpp:72]   --->   Operation 144 'mul' 'mul_ln72_330' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln72_22 = trunc i16 %input_39_read" [nn.cpp:72]   --->   Operation 145 'trunc' 'trunc_ln72_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln72_372 = sext i16 %input_2_read" [nn.cpp:72]   --->   Operation 146 'sext' 'sext_ln72_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_404)   --->   "%mul_ln72_361 = mul i23 %sext_ln72_372, i23 8388493" [nn.cpp:72]   --->   Operation 147 'mul' 'mul_ln72_361' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 148 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_421)   --->   "%mul_ln72_378 = mul i22 %sext_ln72_216, i22 26" [nn.cpp:72]   --->   Operation 148 'mul' 'mul_ln72_378' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 149 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_458)   --->   "%mul_ln72_405 = mul i24 %sext_ln72_28, i24 691" [nn.cpp:72]   --->   Operation 149 'mul' 'mul_ln72_405' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln72_23 = trunc i16 %input_20_read" [nn.cpp:72]   --->   Operation 150 'trunc' 'trunc_ln72_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln72_24 = trunc i16 %input_34_read" [nn.cpp:72]   --->   Operation 151 'trunc' 'trunc_ln72_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_510)   --->   "%mul_ln72_448 = mul i24 %sext_ln72_215, i24 16776015" [nn.cpp:72]   --->   Operation 152 'mul' 'mul_ln72_448' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln72_25 = trunc i16 %input_19_read" [nn.cpp:72]   --->   Operation 153 'trunc' 'trunc_ln72_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln72_26 = trunc i16 %input_20_read" [nn.cpp:72]   --->   Operation 154 'trunc' 'trunc_ln72_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln72_27 = trunc i16 %input_40_read" [nn.cpp:72]   --->   Operation 155 'trunc' 'trunc_ln72_27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i16 %input_5_read" [nn.cpp:72]   --->   Operation 156 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln72_3 = sext i16 %input_10_read" [nn.cpp:72]   --->   Operation 157 'sext' 'sext_ln72_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln72_4 = sext i16 %input_10_read" [nn.cpp:72]   --->   Operation 158 'sext' 'sext_ln72_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [3/3] (1.45ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln72_1 = mul i24 %sext_ln72_3, i24 16776806" [nn.cpp:72]   --->   Operation 159 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln72_23 = sext i16 %input_4_read" [nn.cpp:72]   --->   Operation 160 'sext' 'sext_ln72_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_6)   --->   "%mul_ln72_6 = mul i23 %sext_ln72_2, i23 8388563" [nn.cpp:72]   --->   Operation 161 'mul' 'mul_ln72_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln72_35 = sext i16 %input_11_read" [nn.cpp:72]   --->   Operation 162 'sext' 'sext_ln72_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln72_41 = sext i16 %input_14_read" [nn.cpp:72]   --->   Operation 163 'sext' 'sext_ln72_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln72_107 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 164 'sext' 'sext_ln72_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln72_129 = sext i16 %input_2_read" [nn.cpp:72]   --->   Operation 165 'sext' 'sext_ln72_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (5.57ns)   --->   "%mul_ln72_20 = mul i24 %sext_ln72_130, i24 123" [nn.cpp:72]   --->   Operation 166 'mul' 'mul_ln72_20' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln72_131 = sext i16 %input_7_read" [nn.cpp:72]   --->   Operation 167 'sext' 'sext_ln72_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_20, i32 8, i32 23" [nn.cpp:72]   --->   Operation 168 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_30)   --->   "%mul_ln72_21 = mul i24 %sext_ln72_132, i24 2411" [nn.cpp:72]   --->   Operation 169 'mul' 'mul_ln72_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln72_134 = sext i16 %input_13_read" [nn.cpp:72]   --->   Operation 170 'sext' 'sext_ln72_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_31)   --->   "%mul_ln72_22 = mul i24 %sext_ln72_134, i24 2171" [nn.cpp:72]   --->   Operation 171 'mul' 'mul_ln72_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln72_139 = sext i16 %input_25_read" [nn.cpp:72]   --->   Operation 172 'sext' 'sext_ln72_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_53)   --->   "%mul_ln72_42 = mul i24 %sext_ln72_28, i24 377" [nn.cpp:72]   --->   Operation 173 'mul' 'mul_ln72_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 174 [1/1] (5.57ns)   --->   "%mul_ln72_52 = mul i23 %sext_ln72_4, i23 41" [nn.cpp:72]   --->   Operation 174 'mul' 'mul_ln72_52' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln72_52, i32 8, i32 22" [nn.cpp:72]   --->   Operation 175 'partselect' 'trunc_ln72_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_65)   --->   "%mul_ln72_53 = mul i23 %sext_ln72_34, i23 8388563" [nn.cpp:72]   --->   Operation 176 'mul' 'mul_ln72_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 177 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_66)   --->   "%mul_ln72_54 = mul i24 %sext_ln72_41, i24 3322" [nn.cpp:72]   --->   Operation 177 'mul' 'mul_ln72_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln72_166 = sext i16 %input_15_read" [nn.cpp:72]   --->   Operation 178 'sext' 'sext_ln72_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (5.57ns)   --->   "%mul_ln72_66 = mul i24 %sext_ln72_130, i24 382" [nn.cpp:72]   --->   Operation 179 'mul' 'mul_ln72_66' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_66, i32 8, i32 23" [nn.cpp:72]   --->   Operation 180 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_79)   --->   "%mul_ln72_67 = mul i24 %sext_ln72_28, i24 1257" [nn.cpp:72]   --->   Operation 181 'mul' 'mul_ln72_67' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln72_179 = sext i16 %input_8_read" [nn.cpp:72]   --->   Operation 182 'sext' 'sext_ln72_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln72_180 = sext i16 %input_8_read" [nn.cpp:72]   --->   Operation 183 'sext' 'sext_ln72_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_80)   --->   "%mul_ln72_68 = mul i24 %sext_ln72_180, i24 1334" [nn.cpp:72]   --->   Operation 184 'mul' 'mul_ln72_68' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 185 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_106)   --->   "%mul_ln72_95 = mul i24 %sext_ln72_28, i24 16773744" [nn.cpp:72]   --->   Operation 185 'mul' 'mul_ln72_95' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 186 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_114)   --->   "%mul_ln72_101 = mul i24 %sext_ln72_130, i24 418" [nn.cpp:72]   --->   Operation 186 'mul' 'mul_ln72_101' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 187 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_115)   --->   "%mul_ln72_102 = mul i24 %sext_ln72, i24 216" [nn.cpp:72]   --->   Operation 187 'mul' 'mul_ln72_102' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 188 [1/1] (5.57ns)   --->   "%mul_ln72_113 = mul i24 %sext_ln72, i24 16775660" [nn.cpp:72]   --->   Operation 188 'mul' 'mul_ln72_113' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_129)   --->   "%mul_ln72_114 = mul i23 %sext_ln72_34, i23 8388557" [nn.cpp:72]   --->   Operation 189 'mul' 'mul_ln72_114' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_113, i32 8, i32 23" [nn.cpp:72]   --->   Operation 190 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_131)   --->   "%mul_ln72_115 = mul i24 %sext_ln72_139, i24 723" [nn.cpp:72]   --->   Operation 191 'mul' 'mul_ln72_115' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 192 [1/1] (5.57ns)   --->   "%mul_ln72_128 = mul i24 %sext_ln72_130, i24 266" [nn.cpp:72]   --->   Operation 192 'mul' 'mul_ln72_128' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_128, i32 8, i32 23" [nn.cpp:72]   --->   Operation 193 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_153)   --->   "%mul_ln72_137 = mul i24 %sext_ln72_3, i24 16776922" [nn.cpp:72]   --->   Operation 194 'mul' 'mul_ln72_137' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 195 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_162)   --->   "%mul_ln72_146 = mul i24 %sext_ln72_130, i24 462" [nn.cpp:72]   --->   Operation 195 'mul' 'mul_ln72_146' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 196 [1/1] (5.57ns)   --->   "%mul_ln72_154 = mul i24 %sext_ln72_107, i24 16776925" [nn.cpp:72]   --->   Operation 196 'mul' 'mul_ln72_154' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_172)   --->   "%mul_ln72_155 = mul i24 %sext_ln72_193, i24 16776697" [nn.cpp:72]   --->   Operation 197 'mul' 'mul_ln72_155' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_154, i32 8, i32 23" [nn.cpp:72]   --->   Operation 198 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_173)   --->   "%mul_ln72_156 = mul i24 %sext_ln72_28, i24 16776734" [nn.cpp:72]   --->   Operation 199 'mul' 'mul_ln72_156' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 200 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_182)   --->   "%mul_ln72_165 = mul i24 %sext_ln72_22, i24 16777137" [nn.cpp:72]   --->   Operation 200 'mul' 'mul_ln72_165' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_184)   --->   "%mul_ln72_166 = mul i23 %sext_ln72_166, i23 8388550" [nn.cpp:72]   --->   Operation 201 'mul' 'mul_ln72_166' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 202 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_202)   --->   "%mul_ln72_179 = mul i24 %sext_ln72_215, i24 1469" [nn.cpp:72]   --->   Operation 202 'mul' 'mul_ln72_179' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 203 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_203)   --->   "%mul_ln72_180 = mul i22 %sext_ln72_23, i22 4194283" [nn.cpp:72]   --->   Operation 203 'mul' 'mul_ln72_180' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 204 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_210)   --->   "%mul_ln72_186 = mul i24 %sext_ln72_28, i24 1708" [nn.cpp:72]   --->   Operation 204 'mul' 'mul_ln72_186' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 205 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_219)   --->   "%mul_ln72_195 = mul i23 %sext_ln72_129, i23 8388557" [nn.cpp:72]   --->   Operation 205 'mul' 'mul_ln72_195' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 206 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_230)   --->   "%mul_ln72_204 = mul i24 %sext_ln72_35, i24 182" [nn.cpp:72]   --->   Operation 206 'mul' 'mul_ln72_204' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 207 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_241)   --->   "%mul_ln72_215 = mul i24 %sext_ln72, i24 16775938" [nn.cpp:72]   --->   Operation 207 'mul' 'mul_ln72_215' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln72_286 = sext i16 %input_10_read" [nn.cpp:72]   --->   Operation 208 'sext' 'sext_ln72_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_250)   --->   "%mul_ln72_222 = mul i22 %sext_ln72_286, i22 4194260" [nn.cpp:72]   --->   Operation 209 'mul' 'mul_ln72_222' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 210 [1/1] (5.57ns)   --->   "%mul_ln72_228 = mul i24 %sext_ln72_107, i24 16777068" [nn.cpp:72]   --->   Operation 210 'mul' 'mul_ln72_228' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_262)   --->   "%mul_ln72_229 = mul i23 %sext_ln72_24, i23 39" [nn.cpp:72]   --->   Operation 211 'mul' 'mul_ln72_229' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_228, i32 8, i32 23" [nn.cpp:72]   --->   Operation 212 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_263)   --->   "%mul_ln72_230 = mul i24 %sext_ln72_28, i24 16776245" [nn.cpp:72]   --->   Operation 213 'mul' 'mul_ln72_230' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/1] (5.57ns)   --->   "%mul_ln72_240 = mul i24 %sext_ln72_193, i24 200" [nn.cpp:72]   --->   Operation 214 'mul' 'mul_ln72_240' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_240, i32 8, i32 23" [nn.cpp:72]   --->   Operation 215 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (5.57ns)   --->   "%mul_ln72_262 = mul i24 %sext_ln72_132, i24 16771526" [nn.cpp:72]   --->   Operation 216 'mul' 'mul_ln72_262' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_295)   --->   "%mul_ln72_263 = mul i24 %sext_ln72_226, i24 16775920" [nn.cpp:72]   --->   Operation 217 'mul' 'mul_ln72_263' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_262, i32 8, i32 23" [nn.cpp:72]   --->   Operation 218 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_296)   --->   "%mul_ln72_264 = mul i24 %sext_ln72_3, i24 16776667" [nn.cpp:72]   --->   Operation 219 'mul' 'mul_ln72_264' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 220 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_308)   --->   "%mul_ln72_273 = mul i22 %sext_ln72_128, i22 4194275" [nn.cpp:72]   --->   Operation 220 'mul' 'mul_ln72_273' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 221 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_309)   --->   "%mul_ln72_274 = mul i24 %sext_ln72_215, i24 16770223" [nn.cpp:72]   --->   Operation 221 'mul' 'mul_ln72_274' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 222 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_320)   --->   "%mul_ln72_286 = mul i24 %sext_ln72, i24 287" [nn.cpp:72]   --->   Operation 222 'mul' 'mul_ln72_286' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_331)   --->   "%mul_ln72_295 = mul i22 %sext_ln72_179, i22 4194275" [nn.cpp:72]   --->   Operation 223 'mul' 'mul_ln72_295' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 224 [1/1] (5.57ns)   --->   "%mul_ln72_306 = mul i24 %sext_ln72_130, i24 310" [nn.cpp:72]   --->   Operation 224 'mul' 'mul_ln72_306' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_346)   --->   "%mul_ln72_307 = mul i24 %sext_ln72_226, i24 16772254" [nn.cpp:72]   --->   Operation 225 'mul' 'mul_ln72_307' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_306, i32 8, i32 23" [nn.cpp:72]   --->   Operation 226 'partselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_347)   --->   "%mul_ln72_308 = mul i24 %sext_ln72_41, i24 16776892" [nn.cpp:72]   --->   Operation 227 'mul' 'mul_ln72_308' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 228 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_372)   --->   "%mul_ln72_330 = mul i24 %sext_ln72_193, i24 295" [nn.cpp:72]   --->   Operation 228 'mul' 'mul_ln72_330' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 229 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_373)   --->   "%mul_ln72_331 = mul i24 %sext_ln72_215, i24 16776044" [nn.cpp:72]   --->   Operation 229 'mul' 'mul_ln72_331' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 230 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_404)   --->   "%mul_ln72_361 = mul i23 %sext_ln72_372, i23 8388493" [nn.cpp:72]   --->   Operation 230 'mul' 'mul_ln72_361' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 231 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_405)   --->   "%mul_ln72_362 = mul i24 %sext_ln72_132, i24 16776614" [nn.cpp:72]   --->   Operation 231 'mul' 'mul_ln72_362' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 232 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_421)   --->   "%mul_ln72_378 = mul i22 %sext_ln72_216, i22 26" [nn.cpp:72]   --->   Operation 232 'mul' 'mul_ln72_378' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 233 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_422)   --->   "%mul_ln72_379 = mul i22 %sext_ln72_23, i22 4194282" [nn.cpp:72]   --->   Operation 233 'mul' 'mul_ln72_379' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 234 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_435)   --->   "%mul_ln72_386 = mul i22 %sext_ln72_179, i22 26" [nn.cpp:72]   --->   Operation 234 'mul' 'mul_ln72_386' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 235 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_449)   --->   "%mul_ln72_397 = mul i24 %sext_ln72_215, i24 202" [nn.cpp:72]   --->   Operation 235 'mul' 'mul_ln72_397' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (5.57ns)   --->   "%mul_ln72_404 = mul i24 %sext_ln72_22, i24 16777039" [nn.cpp:72]   --->   Operation 236 'mul' 'mul_ln72_404' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_404, i32 8, i32 23" [nn.cpp:72]   --->   Operation 237 'partselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_458)   --->   "%mul_ln72_405 = mul i24 %sext_ln72_28, i24 691" [nn.cpp:72]   --->   Operation 238 'mul' 'mul_ln72_405' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 239 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_459)   --->   "%mul_ln72_406 = mul i24 %sext_ln72_132, i24 789" [nn.cpp:72]   --->   Operation 239 'mul' 'mul_ln72_406' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 240 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_471)   --->   "%mul_ln72_416 = mul i23 %sext_ln72_129, i23 8388559" [nn.cpp:72]   --->   Operation 240 'mul' 'mul_ln72_416' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 241 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_498)   --->   "%mul_ln72_438 = mul i24 %sext_ln72, i24 16773921" [nn.cpp:72]   --->   Operation 241 'mul' 'mul_ln72_438' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 242 [1/1] (5.57ns)   --->   "%mul_ln72_447 = mul i24 %sext_ln72_193, i24 16777145" [nn.cpp:72]   --->   Operation 242 'mul' 'mul_ln72_447' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_522 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_447, i32 8, i32 23" [nn.cpp:72]   --->   Operation 243 'partselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_510)   --->   "%mul_ln72_448 = mul i24 %sext_ln72_215, i24 16776015" [nn.cpp:72]   --->   Operation 244 'mul' 'mul_ln72_448' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 245 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_511)   --->   "%mul_ln72_449 = mul i24 %sext_ln72_22, i24 534" [nn.cpp:72]   --->   Operation 245 'mul' 'mul_ln72_449' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 246 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_523)   --->   "%mul_ln72_456 = mul i22 %sext_ln72_131, i22 4194285" [nn.cpp:72]   --->   Operation 246 'mul' 'mul_ln72_456' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 247 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_543)   --->   "%mul_ln72_469 = mul i22 %sext_ln72_23, i22 26" [nn.cpp:72]   --->   Operation 247 'mul' 'mul_ln72_469' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.70>
ST_3 : Operation 248 [1/1] (5.57ns)   --->   "%mul_ln72 = mul i24 %sext_ln72, i24 16773661" [nn.cpp:72]   --->   Operation 248 'mul' 'mul_ln72' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72, i32 8, i32 23" [nn.cpp:72]   --->   Operation 249 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [2/3] (1.45ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln72_1 = mul i24 %sext_ln72_3, i24 16776806" [nn.cpp:72]   --->   Operation 250 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln72_6 = sext i16 %input_12_read" [nn.cpp:72]   --->   Operation 251 'sext' 'sext_ln72_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_1)   --->   "%mul_ln72_2 = mul i24 %sext_ln72_6, i24 16775305" [nn.cpp:72]   --->   Operation 252 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln72_7 = sext i16 %input_17_read" [nn.cpp:72]   --->   Operation 253 'sext' 'sext_ln72_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln72_18 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_4_read, i5 0" [nn.cpp:72]   --->   Operation 254 'bitconcatenate' 'shl_ln72_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln72_25 = sext i21 %shl_ln72_18" [nn.cpp:72]   --->   Operation 255 'sext' 'sext_ln72_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln72_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_4_read, i3 0" [nn.cpp:72]   --->   Operation 256 'bitconcatenate' 'shl_ln72_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln72_26 = sext i19 %shl_ln72_19" [nn.cpp:72]   --->   Operation 257 'sext' 'sext_ln72_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (2.31ns)   --->   "%sub_ln72_7 = sub i22 %sext_ln72_25, i22 %sext_ln72_26" [nn.cpp:72]   --->   Operation 258 'sub' 'sub_ln72_7' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln72_8 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %sub_ln72_7, i32 8, i32 21" [nn.cpp:72]   --->   Operation 259 'partselect' 'trunc_ln72_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_6)   --->   "%mul_ln72_6 = mul i23 %sext_ln72_2, i23 8388563" [nn.cpp:72]   --->   Operation 260 'mul' 'mul_ln72_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln72_8, i8 0" [nn.cpp:72]   --->   Operation 261 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln72_27 = sext i22 %tmp_6" [nn.cpp:72]   --->   Operation 262 'sext' 'sext_ln72_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_6 = add i23 %sext_ln72_27, i23 %mul_ln72_6" [nn.cpp:72]   --->   Operation 263 'add' 'add_ln72_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln72_30 = sext i16 %input_6_read" [nn.cpp:72]   --->   Operation 264 'sext' 'sext_ln72_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln72_42 = sext i16 %input_14_read" [nn.cpp:72]   --->   Operation 265 'sext' 'sext_ln72_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_9)   --->   "%mul_ln72_7 = mul i21 %sext_ln72_42, i21 11" [nn.cpp:72]   --->   Operation 266 'mul' 'mul_ln72_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln72_69 = sext i16 %input_28_read" [nn.cpp:72]   --->   Operation 267 'sext' 'sext_ln72_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln72_105 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 268 'sext' 'sext_ln72_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln72_106 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 269 'sext' 'sext_ln72_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln72_108 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 270 'sext' 'sext_ln72_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln72_109 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 271 'sext' 'sext_ln72_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln72_43 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_0_read, i2 0" [nn.cpp:72]   --->   Operation 272 'bitconcatenate' 'shl_ln72_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln72_110 = sext i18 %shl_ln72_43" [nn.cpp:72]   --->   Operation 273 'sext' 'sext_ln72_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln72_111 = sext i18 %shl_ln72_43" [nn.cpp:72]   --->   Operation 274 'sext' 'sext_ln72_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (2.21ns)   --->   "%sub_ln72_16 = sub i19 %sext_ln72_111, i19 %sext_ln72_109" [nn.cpp:72]   --->   Operation 275 'sub' 'sub_ln72_16' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln72_s = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %sub_ln72_16, i32 8, i32 18" [nn.cpp:72]   --->   Operation 276 'partselect' 'trunc_ln72_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln72_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0" [nn.cpp:72]   --->   Operation 277 'bitconcatenate' 'shl_ln72_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_30)   --->   "%mul_ln72_21 = mul i24 %sext_ln72_132, i24 2411" [nn.cpp:72]   --->   Operation 278 'mul' 'mul_ln72_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 279 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_30 = add i24 %shl_ln72_52, i24 %mul_ln72_21" [nn.cpp:72]   --->   Operation 279 'add' 'add_ln72_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 280 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_31)   --->   "%mul_ln72_22 = mul i24 %sext_ln72_134, i24 2171" [nn.cpp:72]   --->   Operation 280 'mul' 'mul_ln72_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 281 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_32)   --->   "%mul_ln72_23 = mul i24 %sext_ln72_41, i24 7391" [nn.cpp:72]   --->   Operation 281 'mul' 'mul_ln72_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 282 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_43)   --->   "%mul_ln72_33 = mul i24 %sext_ln72_35, i24 106" [nn.cpp:72]   --->   Operation 282 'mul' 'mul_ln72_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln72_76 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_0_read, i6 0" [nn.cpp:72]   --->   Operation 283 'bitconcatenate' 'shl_ln72_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln72_148 = sext i22 %shl_ln72_76" [nn.cpp:72]   --->   Operation 284 'sext' 'sext_ln72_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_21 = sub i23 0, i23 %sext_ln72_148" [nn.cpp:72]   --->   Operation 285 'sub' 'sub_ln72_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln72_77 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_0_read, i4 0" [nn.cpp:72]   --->   Operation 286 'bitconcatenate' 'shl_ln72_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln72_149 = sext i20 %shl_ln72_77" [nn.cpp:72]   --->   Operation 287 'sext' 'sext_ln72_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln72_150 = sext i20 %shl_ln72_77" [nn.cpp:72]   --->   Operation 288 'sext' 'sext_ln72_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (4.24ns) (root node of TernaryAdder)   --->   "%sub_ln72_22 = sub i23 %sub_ln72_21, i23 %sext_ln72_150" [nn.cpp:72]   --->   Operation 289 'sub' 'sub_ln72_22' <Predicate = true> <Delay = 4.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %sub_ln72_22, i32 8, i32 22" [nn.cpp:72]   --->   Operation 290 'partselect' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_53)   --->   "%mul_ln72_42 = mul i24 %sext_ln72_28, i24 377" [nn.cpp:72]   --->   Operation 291 'mul' 'mul_ln72_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 292 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_54)   --->   "%mul_ln72_43 = mul i24 %sext_ln72_132, i24 1066" [nn.cpp:72]   --->   Operation 292 'mul' 'mul_ln72_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 293 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_65)   --->   "%mul_ln72_53 = mul i23 %sext_ln72_34, i23 8388563" [nn.cpp:72]   --->   Operation 293 'mul' 'mul_ln72_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_2, i8 0" [nn.cpp:72]   --->   Operation 294 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln72_163 = sext i23 %tmp_65" [nn.cpp:72]   --->   Operation 295 'sext' 'sext_ln72_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_65)   --->   "%sext_ln72_164 = sext i23 %mul_ln72_53" [nn.cpp:72]   --->   Operation 296 'sext' 'sext_ln72_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_65 = add i24 %sext_ln72_163, i24 %sext_ln72_164" [nn.cpp:72]   --->   Operation 297 'add' 'add_ln72_65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 298 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_66)   --->   "%mul_ln72_54 = mul i24 %sext_ln72_41, i24 3322" [nn.cpp:72]   --->   Operation 298 'mul' 'mul_ln72_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln72_165 = sext i16 %input_15_read" [nn.cpp:72]   --->   Operation 299 'sext' 'sext_ln72_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_67)   --->   "%mul_ln72_55 = mul i24 %sext_ln72_165, i24 9190" [nn.cpp:72]   --->   Operation 300 'mul' 'mul_ln72_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln72_168 = sext i16 %input_19_read" [nn.cpp:72]   --->   Operation 301 'sext' 'sext_ln72_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln72_109 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_79, i8 0" [nn.cpp:72]   --->   Operation 302 'bitconcatenate' 'shl_ln72_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_79)   --->   "%mul_ln72_67 = mul i24 %sext_ln72_28, i24 1257" [nn.cpp:72]   --->   Operation 303 'mul' 'mul_ln72_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 304 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_79 = add i24 %shl_ln72_109, i24 %mul_ln72_67" [nn.cpp:72]   --->   Operation 304 'add' 'add_ln72_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 305 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_80)   --->   "%mul_ln72_68 = mul i24 %sext_ln72_180, i24 1334" [nn.cpp:72]   --->   Operation 305 'mul' 'mul_ln72_68' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 306 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_81)   --->   "%mul_ln72_69 = mul i24 %sext_ln72_6, i24 95" [nn.cpp:72]   --->   Operation 306 'mul' 'mul_ln72_69' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 307 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_91)   --->   "%mul_ln72_79 = mul i24 %sext_ln72_28, i24 317" [nn.cpp:72]   --->   Operation 307 'mul' 'mul_ln72_79' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln72_194 = sext i16 %input_1_read" [nn.cpp:72]   --->   Operation 308 'sext' 'sext_ln72_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (5.57ns)   --->   "%mul_ln72_94 = mul i24 %sext_ln72_130, i24 16776997" [nn.cpp:72]   --->   Operation 309 'mul' 'mul_ln72_94' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_94, i32 8, i32 23" [nn.cpp:72]   --->   Operation 310 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_106)   --->   "%mul_ln72_95 = mul i24 %sext_ln72_28, i24 16773744" [nn.cpp:72]   --->   Operation 311 'mul' 'mul_ln72_95' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 312 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_107)   --->   "%mul_ln72_96 = mul i24 %sext_ln72_180, i24 1183" [nn.cpp:72]   --->   Operation 312 'mul' 'mul_ln72_96' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln72_195 = sext i16 %input_16_read" [nn.cpp:72]   --->   Operation 313 'sext' 'sext_ln72_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%shl_ln72_150 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_114, i8 0" [nn.cpp:72]   --->   Operation 314 'bitconcatenate' 'shl_ln72_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln72_201 = sext i16 %shl_ln72_150" [nn.cpp:72]   --->   Operation 315 'sext' 'sext_ln72_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_114)   --->   "%mul_ln72_101 = mul i24 %sext_ln72_130, i24 418" [nn.cpp:72]   --->   Operation 316 'mul' 'mul_ln72_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 317 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_114 = add i24 %sext_ln72_201, i24 %mul_ln72_101" [nn.cpp:72]   --->   Operation 317 'add' 'add_ln72_114' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 318 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_115)   --->   "%mul_ln72_102 = mul i24 %sext_ln72, i24 216" [nn.cpp:72]   --->   Operation 318 'mul' 'mul_ln72_102' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 319 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_116)   --->   "%mul_ln72_103 = mul i24 %sext_ln72_35, i24 16776890" [nn.cpp:72]   --->   Operation 319 'mul' 'mul_ln72_103' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 320 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_129)   --->   "%mul_ln72_114 = mul i23 %sext_ln72_34, i23 8388557" [nn.cpp:72]   --->   Operation 320 'mul' 'mul_ln72_114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln72_171 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_130, i8 0" [nn.cpp:72]   --->   Operation 321 'bitconcatenate' 'shl_ln72_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_129)   --->   "%sext_ln72_208 = sext i23 %mul_ln72_114" [nn.cpp:72]   --->   Operation 322 'sext' 'sext_ln72_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_129 = add i24 %shl_ln72_171, i24 %sext_ln72_208" [nn.cpp:72]   --->   Operation 323 'add' 'add_ln72_129' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 324 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_131)   --->   "%mul_ln72_115 = mul i24 %sext_ln72_139, i24 723" [nn.cpp:72]   --->   Operation 324 'mul' 'mul_ln72_115' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 325 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_132)   --->   "%mul_ln72_116 = mul i24 %sext_ln72_69, i24 16775483" [nn.cpp:72]   --->   Operation 325 'mul' 'mul_ln72_116' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 326 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_137)   --->   "%mul_ln72_122 = mul i24 %sext_ln72_6, i24 16776988" [nn.cpp:72]   --->   Operation 326 'mul' 'mul_ln72_122' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 327 [1/1] (2.31ns)   --->   "%sub_ln72_35 = sub i22 %sext_ln72_26, i22 %sext_ln72_25" [nn.cpp:72]   --->   Operation 327 'sub' 'sub_ln72_35' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln72_188 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_145, i8 0" [nn.cpp:72]   --->   Operation 328 'bitconcatenate' 'shl_ln72_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln72_211 = sext i22 %sub_ln72_35" [nn.cpp:72]   --->   Operation 329 'sext' 'sext_ln72_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (2.42ns)   --->   "%add_ln72_144 = add i24 %shl_ln72_188, i24 %sext_ln72_211" [nn.cpp:72]   --->   Operation 330 'add' 'add_ln72_144' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_144, i32 8, i32 23" [nn.cpp:72]   --->   Operation 331 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_145)   --->   "%mul_ln72_129 = mul i24 %sext_ln72, i24 16775409" [nn.cpp:72]   --->   Operation 332 'mul' 'mul_ln72_129' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 333 [1/1] (5.57ns)   --->   "%mul_ln72_136 = mul i24 %sext_ln72_215, i24 287" [nn.cpp:72]   --->   Operation 333 'mul' 'mul_ln72_136' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_136, i32 8, i32 23" [nn.cpp:72]   --->   Operation 334 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_153)   --->   "%mul_ln72_137 = mul i24 %sext_ln72_3, i24 16776922" [nn.cpp:72]   --->   Operation 335 'mul' 'mul_ln72_137' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 336 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_154)   --->   "%mul_ln72_138 = mul i24 %sext_ln72_168, i24 102" [nn.cpp:72]   --->   Operation 336 'mul' 'mul_ln72_138' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 337 [1/1] (5.57ns)   --->   "%mul_ln72_145 = mul i23 %sext_ln72_194, i23 57" [nn.cpp:72]   --->   Operation 337 'mul' 'mul_ln72_145' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln72_3 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln72_145, i32 8, i32 22" [nn.cpp:72]   --->   Operation 338 'partselect' 'trunc_ln72_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_162)   --->   "%mul_ln72_146 = mul i24 %sext_ln72_130, i24 462" [nn.cpp:72]   --->   Operation 339 'mul' 'mul_ln72_146' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 340 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_163)   --->   "%mul_ln72_147 = mul i24 %sext_ln72_28, i24 16777108" [nn.cpp:72]   --->   Operation 340 'mul' 'mul_ln72_147' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 341 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_172)   --->   "%mul_ln72_155 = mul i24 %sext_ln72_193, i24 16776697" [nn.cpp:72]   --->   Operation 341 'mul' 'mul_ln72_155' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln72_221 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_173, i8 0" [nn.cpp:72]   --->   Operation 342 'bitconcatenate' 'shl_ln72_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_172 = add i24 %shl_ln72_221, i24 %mul_ln72_155" [nn.cpp:72]   --->   Operation 343 'add' 'add_ln72_172' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 344 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_173)   --->   "%mul_ln72_156 = mul i24 %sext_ln72_28, i24 16776734" [nn.cpp:72]   --->   Operation 344 'mul' 'mul_ln72_156' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln72_227 = sext i16 %input_9_read" [nn.cpp:72]   --->   Operation 345 'sext' 'sext_ln72_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_174)   --->   "%mul_ln72_157 = mul i24 %sext_ln72_226, i24 187" [nn.cpp:72]   --->   Operation 346 'mul' 'mul_ln72_157' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln72_231 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_1_read, i5 0" [nn.cpp:72]   --->   Operation 347 'bitconcatenate' 'shl_ln72_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln72_231 = sext i21 %shl_ln72_231" [nn.cpp:72]   --->   Operation 348 'sext' 'sext_ln72_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln72_232 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_1_read, i2 0" [nn.cpp:72]   --->   Operation 349 'bitconcatenate' 'shl_ln72_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln72_232 = sext i18 %shl_ln72_232" [nn.cpp:72]   --->   Operation 350 'sext' 'sext_ln72_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (2.31ns)   --->   "%sub_ln72_42 = sub i22 %sext_ln72_231, i22 %sext_ln72_232" [nn.cpp:72]   --->   Operation 351 'sub' 'sub_ln72_42' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln72_4 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %sub_ln72_42, i32 8, i32 21" [nn.cpp:72]   --->   Operation 352 'partselect' 'trunc_ln72_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_182)   --->   "%mul_ln72_165 = mul i24 %sext_ln72_22, i24 16777137" [nn.cpp:72]   --->   Operation 353 'mul' 'mul_ln72_165' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_183 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln72_4, i8 0" [nn.cpp:72]   --->   Operation 354 'bitconcatenate' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln72_233 = sext i22 %tmp_183" [nn.cpp:72]   --->   Operation 355 'sext' 'sext_ln72_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_182 = add i24 %sext_ln72_233, i24 %mul_ln72_165" [nn.cpp:72]   --->   Operation 356 'add' 'add_ln72_182' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 357 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_184)   --->   "%mul_ln72_166 = mul i23 %sext_ln72_166, i23 8388550" [nn.cpp:72]   --->   Operation 357 'mul' 'mul_ln72_166' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 358 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_185)   --->   "%mul_ln72_167 = mul i24 %sext_ln72_7, i24 16777137" [nn.cpp:72]   --->   Operation 358 'mul' 'mul_ln72_167' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln72_256 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_2_read, i4 0" [nn.cpp:72]   --->   Operation 359 'bitconcatenate' 'shl_ln72_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln72_250 = sext i20 %shl_ln72_256" [nn.cpp:72]   --->   Operation 360 'sext' 'sext_ln72_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_48 = sub i21 0, i21 %sext_ln72_250" [nn.cpp:72]   --->   Operation 361 'sub' 'sub_ln72_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln72_257 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_2_read, i2 0" [nn.cpp:72]   --->   Operation 362 'bitconcatenate' 'shl_ln72_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln72_251 = sext i18 %shl_ln72_257" [nn.cpp:72]   --->   Operation 363 'sext' 'sext_ln72_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (4.18ns) (root node of TernaryAdder)   --->   "%sub_ln72_49 = sub i21 %sub_ln72_48, i21 %sext_ln72_251" [nn.cpp:72]   --->   Operation 364 'sub' 'sub_ln72_49' <Predicate = true> <Delay = 4.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln72_5 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %sub_ln72_49, i32 8, i32 20" [nn.cpp:72]   --->   Operation 365 'partselect' 'trunc_ln72_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_204 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln72_5, i8 0" [nn.cpp:72]   --->   Operation 366 'bitconcatenate' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln72_252 = sext i21 %tmp_204" [nn.cpp:72]   --->   Operation 367 'sext' 'sext_ln72_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_202)   --->   "%mul_ln72_179 = mul i24 %sext_ln72_215, i24 1469" [nn.cpp:72]   --->   Operation 368 'mul' 'mul_ln72_179' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 369 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_202 = add i24 %sext_ln72_252, i24 %mul_ln72_179" [nn.cpp:72]   --->   Operation 369 'add' 'add_ln72_202' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 370 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_203)   --->   "%mul_ln72_180 = mul i22 %sext_ln72_23, i22 4194283" [nn.cpp:72]   --->   Operation 370 'mul' 'mul_ln72_180' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 371 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_204)   --->   "%mul_ln72_181 = mul i24 %sext_ln72_132, i24 378" [nn.cpp:72]   --->   Operation 371 'mul' 'mul_ln72_181' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 372 [1/1] (5.57ns)   --->   "%mul_ln72_185 = mul i24 %sext_ln72_107, i24 573" [nn.cpp:72]   --->   Operation 372 'mul' 'mul_ln72_185' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_185, i32 8, i32 23" [nn.cpp:72]   --->   Operation 373 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_210)   --->   "%mul_ln72_186 = mul i24 %sext_ln72_28, i24 1708" [nn.cpp:72]   --->   Operation 374 'mul' 'mul_ln72_186' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 375 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_211)   --->   "%mul_ln72_187 = mul i24 %sext_ln72_3, i24 310" [nn.cpp:72]   --->   Operation 375 'mul' 'mul_ln72_187' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 376 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_219)   --->   "%mul_ln72_195 = mul i23 %sext_ln72_129, i23 8388557" [nn.cpp:72]   --->   Operation 376 'mul' 'mul_ln72_195' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 377 [1/1] (5.57ns)   --->   "%mul_ln72_200 = mul i22 %sext_ln72_108, i22 4194277" [nn.cpp:72]   --->   Operation 377 'mul' 'mul_ln72_200' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln72_7 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %mul_ln72_200, i32 8, i32 21" [nn.cpp:72]   --->   Operation 378 'partselect' 'trunc_ln72_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (5.57ns)   --->   "%mul_ln72_203 = mul i24 %sext_ln72_226, i24 16777099" [nn.cpp:72]   --->   Operation 379 'mul' 'mul_ln72_203' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_203, i32 8, i32 23" [nn.cpp:72]   --->   Operation 380 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_230)   --->   "%mul_ln72_204 = mul i24 %sext_ln72_35, i24 182" [nn.cpp:72]   --->   Operation 381 'mul' 'mul_ln72_204' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 382 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_231)   --->   "%mul_ln72_205 = mul i24 %sext_ln72_6, i24 1512" [nn.cpp:72]   --->   Operation 382 'mul' 'mul_ln72_205' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 383 [1/1] (5.57ns)   --->   "%mul_ln72_214 = mul i22 %sext_ln72_108, i22 25" [nn.cpp:72]   --->   Operation 383 'mul' 'mul_ln72_214' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln72_9 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %mul_ln72_214, i32 8, i32 21" [nn.cpp:72]   --->   Operation 384 'partselect' 'trunc_ln72_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_241)   --->   "%mul_ln72_215 = mul i24 %sext_ln72, i24 16775938" [nn.cpp:72]   --->   Operation 385 'mul' 'mul_ln72_215' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 386 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_242)   --->   "%mul_ln72_216 = mul i24 %sext_ln72_180, i24 16776034" [nn.cpp:72]   --->   Operation 386 'mul' 'mul_ln72_216' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 387 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_250)   --->   "%mul_ln72_222 = mul i22 %sext_ln72_286, i22 4194260" [nn.cpp:72]   --->   Operation 387 'mul' 'mul_ln72_222' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 388 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_262)   --->   "%mul_ln72_229 = mul i23 %sext_ln72_24, i23 39" [nn.cpp:72]   --->   Operation 388 'mul' 'mul_ln72_229' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln72_325 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_267, i8 0" [nn.cpp:72]   --->   Operation 389 'bitconcatenate' 'shl_ln72_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_262)   --->   "%sext_ln72_305 = sext i23 %mul_ln72_229" [nn.cpp:72]   --->   Operation 390 'sext' 'sext_ln72_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_262 = add i24 %shl_ln72_325, i24 %sext_ln72_305" [nn.cpp:72]   --->   Operation 391 'add' 'add_ln72_262' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 392 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_263)   --->   "%mul_ln72_230 = mul i24 %sext_ln72_28, i24 16776245" [nn.cpp:72]   --->   Operation 392 'mul' 'mul_ln72_230' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 393 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_264)   --->   "%mul_ln72_231 = mul i24 %sext_ln72_226, i24 16776770" [nn.cpp:72]   --->   Operation 393 'mul' 'mul_ln72_231' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 394 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_273)   --->   "%mul_ln72_241 = mul i24 %sext_ln72_134, i24 16777009" [nn.cpp:72]   --->   Operation 394 'mul' 'mul_ln72_241' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 395 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_285)   --->   "%mul_ln72_252 = mul i24 %sext_ln72_6, i24 1151" [nn.cpp:72]   --->   Operation 395 'mul' 'mul_ln72_252' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 396 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_295)   --->   "%mul_ln72_263 = mul i24 %sext_ln72_226, i24 16775920" [nn.cpp:72]   --->   Operation 396 'mul' 'mul_ln72_263' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%shl_ln72_360 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_300, i8 0" [nn.cpp:72]   --->   Operation 397 'bitconcatenate' 'shl_ln72_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_295 = add i24 %shl_ln72_360, i24 %mul_ln72_263" [nn.cpp:72]   --->   Operation 398 'add' 'add_ln72_295' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 399 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_296)   --->   "%mul_ln72_264 = mul i24 %sext_ln72_3, i24 16776667" [nn.cpp:72]   --->   Operation 399 'mul' 'mul_ln72_264' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 400 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_297)   --->   "%mul_ln72_265 = mul i24 %sext_ln72_134, i24 1882" [nn.cpp:72]   --->   Operation 400 'mul' 'mul_ln72_265' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 401 [1/1] (2.31ns)   --->   "%sub_ln72_67 = sub i22 %sext_ln72_232, i22 %sext_ln72_231" [nn.cpp:72]   --->   Operation 401 'sub' 'sub_ln72_67' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln72_11 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %sub_ln72_67, i32 8, i32 21" [nn.cpp:72]   --->   Operation 402 'partselect' 'trunc_ln72_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_308)   --->   "%mul_ln72_273 = mul i22 %sext_ln72_128, i22 4194275" [nn.cpp:72]   --->   Operation 403 'mul' 'mul_ln72_273' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_313 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln72_11, i8 0" [nn.cpp:72]   --->   Operation 404 'bitconcatenate' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln72_322 = sext i22 %tmp_313" [nn.cpp:72]   --->   Operation 405 'sext' 'sext_ln72_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_308)   --->   "%sext_ln72_368 = sext i22 %mul_ln72_273" [nn.cpp:72]   --->   Operation 406 'sext' 'sext_ln72_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_308 = add i23 %sext_ln72_322, i23 %sext_ln72_368" [nn.cpp:72]   --->   Operation 407 'add' 'add_ln72_308' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 408 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_309)   --->   "%mul_ln72_274 = mul i24 %sext_ln72_215, i24 16770223" [nn.cpp:72]   --->   Operation 408 'mul' 'mul_ln72_274' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 409 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_310)   --->   "%mul_ln72_275 = mul i23 %sext_ln72_227, i23 51" [nn.cpp:72]   --->   Operation 409 'mul' 'mul_ln72_275' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 410 [1/1] (5.57ns)   --->   "%mul_ln72_285 = mul i24 %sext_ln72_107, i24 16776201" [nn.cpp:72]   --->   Operation 410 'mul' 'mul_ln72_285' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_320)   --->   "%mul_ln72_286 = mul i24 %sext_ln72, i24 287" [nn.cpp:72]   --->   Operation 411 'mul' 'mul_ln72_286' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_285, i32 8, i32 23" [nn.cpp:72]   --->   Operation 412 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (5.57ns)   --->   "%mul_ln72_294 = mul i24 %sext_ln72_215, i24 16777143" [nn.cpp:72]   --->   Operation 413 'mul' 'mul_ln72_294' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_331)   --->   "%mul_ln72_295 = mul i22 %sext_ln72_179, i22 4194275" [nn.cpp:72]   --->   Operation 414 'mul' 'mul_ln72_295' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_294, i32 8, i32 23" [nn.cpp:72]   --->   Operation 415 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (5.57ns)   --->   "%mul_ln72_298 = mul i24 %sext_ln72_215, i24 16776999" [nn.cpp:72]   --->   Operation 416 'mul' 'mul_ln72_298' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_346 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_298, i32 8, i32 23" [nn.cpp:72]   --->   Operation 417 'partselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_338)   --->   "%mul_ln72_299 = mul i24 %sext_ln72, i24 183" [nn.cpp:72]   --->   Operation 418 'mul' 'mul_ln72_299' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 419 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_346)   --->   "%mul_ln72_307 = mul i24 %sext_ln72_226, i24 16772254" [nn.cpp:72]   --->   Operation 419 'mul' 'mul_ln72_307' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%shl_ln72_423 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_354, i8 0" [nn.cpp:72]   --->   Operation 420 'bitconcatenate' 'shl_ln72_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_346 = add i24 %shl_ln72_423, i24 %mul_ln72_307" [nn.cpp:72]   --->   Operation 421 'add' 'add_ln72_346' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 422 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_347)   --->   "%mul_ln72_308 = mul i24 %sext_ln72_41, i24 16776892" [nn.cpp:72]   --->   Operation 422 'mul' 'mul_ln72_308' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 423 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_348)   --->   "%mul_ln72_309 = mul i24 %sext_ln72_195, i24 1967" [nn.cpp:72]   --->   Operation 423 'mul' 'mul_ln72_309' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 424 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_365)   --->   "%mul_ln72_324 = mul i24 %sext_ln72_41, i24 1277" [nn.cpp:72]   --->   Operation 424 'mul' 'mul_ln72_324' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 425 [1/1] (2.28ns)   --->   "%sub_ln72_76 = sub i21 0, i21 %sext_ln72_149" [nn.cpp:72]   --->   Operation 425 'sub' 'sub_ln72_76' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%shl_ln72_450 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_0_read, i1 0" [nn.cpp:72]   --->   Operation 426 'bitconcatenate' 'shl_ln72_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln72_361 = sext i17 %shl_ln72_450" [nn.cpp:72]   --->   Operation 427 'sext' 'sext_ln72_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (2.31ns)   --->   "%sub_ln72_77 = sub i21 %sub_ln72_76, i21 %sext_ln72_361" [nn.cpp:72]   --->   Operation 428 'sub' 'sub_ln72_77' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln72_12 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %sub_ln72_77, i32 8, i32 20" [nn.cpp:72]   --->   Operation 429 'partselect' 'trunc_ln72_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_372)   --->   "%mul_ln72_330 = mul i24 %sext_ln72_193, i24 295" [nn.cpp:72]   --->   Operation 430 'mul' 'mul_ln72_330' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_380 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln72_12, i8 0" [nn.cpp:72]   --->   Operation 431 'bitconcatenate' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln72_362 = sext i21 %tmp_380" [nn.cpp:72]   --->   Operation 432 'sext' 'sext_ln72_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_372 = add i24 %sext_ln72_362, i24 %mul_ln72_330" [nn.cpp:72]   --->   Operation 433 'add' 'add_ln72_372' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 434 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_373)   --->   "%mul_ln72_331 = mul i24 %sext_ln72_215, i24 16776044" [nn.cpp:72]   --->   Operation 434 'mul' 'mul_ln72_331' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 435 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_374)   --->   "%mul_ln72_332 = mul i24 %sext_ln72, i24 16776664" [nn.cpp:72]   --->   Operation 435 'mul' 'mul_ln72_332' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 436 [1/1] (5.57ns)   --->   "%mul_ln72_341 = mul i21 %sext_ln72_105, i21 13" [nn.cpp:72]   --->   Operation 436 'mul' 'mul_ln72_341' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln72_13 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %mul_ln72_341, i32 8, i32 20" [nn.cpp:72]   --->   Operation 437 'partselect' 'trunc_ln72_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_384)   --->   "%mul_ln72_342 = mul i24 %sext_ln72_134, i24 16776269" [nn.cpp:72]   --->   Operation 438 'mul' 'mul_ln72_342' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 439 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_393)   --->   "%mul_ln72_351 = mul i24 %sext_ln72_3, i24 16776847" [nn.cpp:72]   --->   Operation 439 'mul' 'mul_ln72_351' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 440 [1/1] (2.14ns)   --->   "%sub_ln72_2 = sub i17 0, i17 %sext_ln72_106" [nn.cpp:72]   --->   Operation 440 'sub' 'sub_ln72_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln72_14 = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %sub_ln72_2, i32 8, i32 16" [nn.cpp:72]   --->   Operation 441 'partselect' 'trunc_ln72_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 442 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_404)   --->   "%mul_ln72_361 = mul i23 %sext_ln72_372, i23 8388493" [nn.cpp:72]   --->   Operation 442 'mul' 'mul_ln72_361' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_413 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln72_14, i8 0" [nn.cpp:72]   --->   Operation 443 'bitconcatenate' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln72_417 = sext i17 %tmp_413" [nn.cpp:72]   --->   Operation 444 'sext' 'sext_ln72_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 445 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_404 = add i23 %sext_ln72_417, i23 %mul_ln72_361" [nn.cpp:72]   --->   Operation 445 'add' 'add_ln72_404' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 446 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_405)   --->   "%mul_ln72_362 = mul i24 %sext_ln72_132, i24 16776614" [nn.cpp:72]   --->   Operation 446 'mul' 'mul_ln72_362' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 447 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_406)   --->   "%mul_ln72_363 = mul i24 %sext_ln72_41, i24 1861" [nn.cpp:72]   --->   Operation 447 'mul' 'mul_ln72_363' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 448 [1/1] (2.31ns)   --->   "%sub_ln72_79 = sub i21 %sub_ln72_76, i21 %sext_ln72_110" [nn.cpp:72]   --->   Operation 448 'sub' 'sub_ln72_79' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln72_15 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %sub_ln72_79, i32 8, i32 20" [nn.cpp:72]   --->   Operation 449 'partselect' 'trunc_ln72_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_421)   --->   "%mul_ln72_378 = mul i22 %sext_ln72_216, i22 26" [nn.cpp:72]   --->   Operation 450 'mul' 'mul_ln72_378' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_431 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln72_15, i8 0" [nn.cpp:72]   --->   Operation 451 'bitconcatenate' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln72_450 = sext i21 %tmp_431" [nn.cpp:72]   --->   Operation 452 'sext' 'sext_ln72_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_421 = add i22 %sext_ln72_450, i22 %mul_ln72_378" [nn.cpp:72]   --->   Operation 453 'add' 'add_ln72_421' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 454 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_422)   --->   "%mul_ln72_379 = mul i22 %sext_ln72_23, i22 4194282" [nn.cpp:72]   --->   Operation 454 'mul' 'mul_ln72_379' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 455 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_423)   --->   "%mul_ln72_380 = mul i22 %sext_ln72_30, i22 25" [nn.cpp:72]   --->   Operation 455 'mul' 'mul_ln72_380' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 456 [1/1] (5.57ns)   --->   "%mul_ln72_385 = mul i24 %sext_ln72, i24 16777138" [nn.cpp:72]   --->   Operation 456 'mul' 'mul_ln72_385' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_435)   --->   "%mul_ln72_386 = mul i22 %sext_ln72_179, i22 26" [nn.cpp:72]   --->   Operation 457 'mul' 'mul_ln72_386' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_446 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_385, i32 8, i32 23" [nn.cpp:72]   --->   Operation 458 'partselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 459 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_444)   --->   "%mul_ln72_391 = mul i24 %sext_ln72_215, i24 527" [nn.cpp:72]   --->   Operation 459 'mul' 'mul_ln72_391' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 460 [1/1] (5.57ns)   --->   "%mul_ln72_396 = mul i24 %sext_ln72_107, i24 16776430" [nn.cpp:72]   --->   Operation 460 'mul' 'mul_ln72_396' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_460 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_396, i32 8, i32 23" [nn.cpp:72]   --->   Operation 461 'partselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_449)   --->   "%mul_ln72_397 = mul i24 %sext_ln72_215, i24 202" [nn.cpp:72]   --->   Operation 462 'mul' 'mul_ln72_397' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 463 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_450)   --->   "%mul_ln72_398 = mul i24 %sext_ln72_22, i24 231" [nn.cpp:72]   --->   Operation 463 'mul' 'mul_ln72_398' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%shl_ln72_542 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_469, i8 0" [nn.cpp:72]   --->   Operation 464 'bitconcatenate' 'shl_ln72_542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_458)   --->   "%mul_ln72_405 = mul i24 %sext_ln72_28, i24 691" [nn.cpp:72]   --->   Operation 465 'mul' 'mul_ln72_405' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 466 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_458 = add i24 %shl_ln72_542, i24 %mul_ln72_405" [nn.cpp:72]   --->   Operation 466 'add' 'add_ln72_458' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 467 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_459)   --->   "%mul_ln72_406 = mul i24 %sext_ln72_132, i24 789" [nn.cpp:72]   --->   Operation 467 'mul' 'mul_ln72_406' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 468 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_460)   --->   "%mul_ln72_407 = mul i24 %sext_ln72_180, i24 16776690" [nn.cpp:72]   --->   Operation 468 'mul' 'mul_ln72_407' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 469 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_471)   --->   "%mul_ln72_416 = mul i23 %sext_ln72_129, i23 8388559" [nn.cpp:72]   --->   Operation 469 'mul' 'mul_ln72_416' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 470 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_486)   --->   "%mul_ln72_425 = mul i24 %sext_ln72_180, i24 16774953" [nn.cpp:72]   --->   Operation 470 'mul' 'mul_ln72_425' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 471 [1/1] (5.57ns)   --->   "%mul_ln72_437 = mul i24 %sext_ln72_22, i24 16776830" [nn.cpp:72]   --->   Operation 471 'mul' 'mul_ln72_437' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_510 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_437, i32 8, i32 23" [nn.cpp:72]   --->   Operation 472 'partselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_498)   --->   "%mul_ln72_438 = mul i24 %sext_ln72, i24 16773921" [nn.cpp:72]   --->   Operation 473 'mul' 'mul_ln72_438' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 474 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_499)   --->   "%mul_ln72_439 = mul i24 %sext_ln72_180, i24 16776336" [nn.cpp:72]   --->   Operation 474 'mul' 'mul_ln72_439' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln72_605 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_522, i8 0" [nn.cpp:72]   --->   Operation 475 'bitconcatenate' 'shl_ln72_605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_510)   --->   "%mul_ln72_448 = mul i24 %sext_ln72_215, i24 16776015" [nn.cpp:72]   --->   Operation 476 'mul' 'mul_ln72_448' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 477 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_510 = add i24 %shl_ln72_605, i24 %mul_ln72_448" [nn.cpp:72]   --->   Operation 477 'add' 'add_ln72_510' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 478 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_511)   --->   "%mul_ln72_449 = mul i24 %sext_ln72_22, i24 534" [nn.cpp:72]   --->   Operation 478 'mul' 'mul_ln72_449' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 479 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_512)   --->   "%mul_ln72_450 = mul i24 %sext_ln72_28, i24 2133" [nn.cpp:72]   --->   Operation 479 'mul' 'mul_ln72_450' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 480 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_523)   --->   "%mul_ln72_456 = mul i22 %sext_ln72_131, i22 4194285" [nn.cpp:72]   --->   Operation 480 'mul' 'mul_ln72_456' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 481 [1/1] (5.57ns)   --->   "%mul_ln72_468 = mul i24 %sext_ln72_130, i24 16777149" [nn.cpp:72]   --->   Operation 481 'mul' 'mul_ln72_468' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_555 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_468, i32 8, i32 23" [nn.cpp:72]   --->   Operation 482 'partselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_543)   --->   "%mul_ln72_469 = mul i22 %sext_ln72_23, i22 26" [nn.cpp:72]   --->   Operation 483 'mul' 'mul_ln72_469' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.84>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln72_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp, i8 0" [nn.cpp:72]   --->   Operation 484 'bitconcatenate' 'shl_ln72_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/3] (0.00ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln72_1 = mul i24 %sext_ln72_3, i24 16776806" [nn.cpp:72]   --->   Operation 485 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 486 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72 = add i24 %shl_ln72_1, i24 %mul_ln72_1" [nn.cpp:72]   --->   Operation 486 'add' 'add_ln72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 487 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_1)   --->   "%mul_ln72_2 = mul i24 %sext_ln72_6, i24 16775305" [nn.cpp:72]   --->   Operation 487 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 488 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_2)   --->   "%mul_ln72_3 = mul i24 %sext_ln72_7, i24 227" [nn.cpp:72]   --->   Operation 488 'mul' 'mul_ln72_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln72_13 = sext i16 %input_18_read" [nn.cpp:72]   --->   Operation 489 'sext' 'sext_ln72_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_6 = add i23 %sext_ln72_27, i23 %mul_ln72_6" [nn.cpp:72]   --->   Operation 490 'add' 'add_ln72_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln72_29 = sext i16 %input_6_read" [nn.cpp:72]   --->   Operation 491 'sext' 'sext_ln72_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%shl_ln72_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_6_read, i6 0" [nn.cpp:72]   --->   Operation 492 'bitconcatenate' 'shl_ln72_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln72_31 = sext i22 %shl_ln72_20" [nn.cpp:72]   --->   Operation 493 'sext' 'sext_ln72_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_8 = sub i23 0, i23 %sext_ln72_31" [nn.cpp:72]   --->   Operation 494 'sub' 'sub_ln72_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 495 [1/1] (4.24ns) (root node of TernaryAdder)   --->   "%sub_ln72_9 = sub i23 %sub_ln72_8, i23 %sext_ln72_29" [nn.cpp:72]   --->   Operation 495 'sub' 'sub_ln72_9' <Predicate = true> <Delay = 4.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln72_6, i32 8, i32 22" [nn.cpp:72]   --->   Operation 496 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_127 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_7, i8 0" [nn.cpp:72]   --->   Operation 497 'bitconcatenate' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln72_32 = sext i23 %tmp_127" [nn.cpp:72]   --->   Operation 498 'sext' 'sext_ln72_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln72_33 = sext i23 %sub_ln72_9" [nn.cpp:72]   --->   Operation 499 'sext' 'sext_ln72_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (2.38ns)   --->   "%add_ln72_7 = add i24 %sext_ln72_32, i24 %sext_ln72_33" [nn.cpp:72]   --->   Operation 500 'add' 'add_ln72_7' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln72_36 = sext i16 %input_11_read" [nn.cpp:72]   --->   Operation 501 'sext' 'sext_ln72_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_7, i32 8, i32 23" [nn.cpp:72]   --->   Operation 502 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 503 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_9)   --->   "%mul_ln72_7 = mul i21 %sext_ln72_42, i21 11" [nn.cpp:72]   --->   Operation 503 'mul' 'mul_ln72_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln72_104 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 504 'sext' 'sext_ln72_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 505 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_22)   --->   "%mul_ln72_13 = mul i24 %sext_ln72, i24 873" [nn.cpp:72]   --->   Operation 505 'mul' 'mul_ln72_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln72_114 = sext i16 %input_20_read" [nn.cpp:72]   --->   Operation 506 'sext' 'sext_ln72_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln72_122 = sext i16 %input_27_read" [nn.cpp:72]   --->   Operation 507 'sext' 'sext_ln72_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 508 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_30 = add i24 %shl_ln72_52, i24 %mul_ln72_21" [nn.cpp:72]   --->   Operation 508 'add' 'add_ln72_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 509 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_31)   --->   "%mul_ln72_22 = mul i24 %sext_ln72_134, i24 2171" [nn.cpp:72]   --->   Operation 509 'mul' 'mul_ln72_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_30, i32 8, i32 23" [nn.cpp:72]   --->   Operation 510 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%shl_ln72_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0" [nn.cpp:72]   --->   Operation 511 'bitconcatenate' 'shl_ln72_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_31 = add i24 %shl_ln72_53, i24 %mul_ln72_22" [nn.cpp:72]   --->   Operation 512 'add' 'add_ln72_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 513 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_32)   --->   "%mul_ln72_23 = mul i24 %sext_ln72_41, i24 7391" [nn.cpp:72]   --->   Operation 513 'mul' 'mul_ln72_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 514 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_34)   --->   "%mul_ln72_24 = mul i23 %sext_ln72_13, i23 8388567" [nn.cpp:72]   --->   Operation 514 'mul' 'mul_ln72_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 515 [1/1] (5.57ns)   --->   "%mul_ln72_32 = mul i24 %sext_ln72_28, i24 1824" [nn.cpp:72]   --->   Operation 515 'mul' 'mul_ln72_32' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_43)   --->   "%mul_ln72_33 = mul i24 %sext_ln72_35, i24 106" [nn.cpp:72]   --->   Operation 516 'mul' 'mul_ln72_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_32, i32 8, i32 23" [nn.cpp:72]   --->   Operation 517 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 518 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_44)   --->   "%mul_ln72_34 = mul i24 %sext_ln72_134, i24 7611" [nn.cpp:72]   --->   Operation 518 'mul' 'mul_ln72_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%shl_ln72_78 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_4_read, i7 0" [nn.cpp:72]   --->   Operation 519 'bitconcatenate' 'shl_ln72_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln72_151 = sext i23 %shl_ln72_78" [nn.cpp:72]   --->   Operation 520 'sext' 'sext_ln72_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%shl_ln72_79 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_4_read, i1 0" [nn.cpp:72]   --->   Operation 521 'bitconcatenate' 'shl_ln72_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln72_152 = sext i17 %shl_ln72_79" [nn.cpp:72]   --->   Operation 522 'sext' 'sext_ln72_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln72_153 = sext i17 %shl_ln72_79" [nn.cpp:72]   --->   Operation 523 'sext' 'sext_ln72_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_23 = sub i24 %sext_ln72_153, i24 %sext_ln72_151" [nn.cpp:72]   --->   Operation 524 'sub' 'sub_ln72_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_1, i8 0" [nn.cpp:72]   --->   Operation 525 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln72_154 = sext i23 %tmp_52" [nn.cpp:72]   --->   Operation 526 'sext' 'sext_ln72_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_52 = add i24 %sext_ln72_154, i24 %sub_ln72_23" [nn.cpp:72]   --->   Operation 527 'add' 'add_ln72_52' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_52, i32 8, i32 23" [nn.cpp:72]   --->   Operation 528 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%shl_ln72_80 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0" [nn.cpp:72]   --->   Operation 529 'bitconcatenate' 'shl_ln72_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_53)   --->   "%mul_ln72_42 = mul i24 %sext_ln72_28, i24 377" [nn.cpp:72]   --->   Operation 530 'mul' 'mul_ln72_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 531 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_53 = add i24 %shl_ln72_80, i24 %mul_ln72_42" [nn.cpp:72]   --->   Operation 531 'add' 'add_ln72_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 532 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_54)   --->   "%mul_ln72_43 = mul i24 %sext_ln72_132, i24 1066" [nn.cpp:72]   --->   Operation 532 'mul' 'mul_ln72_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 533 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_56)   --->   "%mul_ln72_44 = mul i24 %sext_ln72_41, i24 1191" [nn.cpp:72]   --->   Operation 533 'mul' 'mul_ln72_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 534 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_65 = add i24 %sext_ln72_163, i24 %sext_ln72_164" [nn.cpp:72]   --->   Operation 534 'add' 'add_ln72_65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_65, i32 8, i32 23" [nn.cpp:72]   --->   Operation 535 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln72_94 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_66, i8 0" [nn.cpp:72]   --->   Operation 536 'bitconcatenate' 'shl_ln72_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 537 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_66)   --->   "%mul_ln72_54 = mul i24 %sext_ln72_41, i24 3322" [nn.cpp:72]   --->   Operation 537 'mul' 'mul_ln72_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 538 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_66 = add i24 %shl_ln72_94, i24 %mul_ln72_54" [nn.cpp:72]   --->   Operation 538 'add' 'add_ln72_66' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 539 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_67)   --->   "%mul_ln72_55 = mul i24 %sext_ln72_165, i24 9190" [nn.cpp:72]   --->   Operation 539 'mul' 'mul_ln72_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 540 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_68)   --->   "%mul_ln72_56 = mul i24 %sext_ln72_7, i24 3096" [nn.cpp:72]   --->   Operation 540 'mul' 'mul_ln72_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln72_177 = sext i16 %input_34_read" [nn.cpp:72]   --->   Operation 541 'sext' 'sext_ln72_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_79 = add i24 %shl_ln72_109, i24 %mul_ln72_67" [nn.cpp:72]   --->   Operation 542 'add' 'add_ln72_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_79, i32 8, i32 23" [nn.cpp:72]   --->   Operation 543 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln72_110 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_80, i8 0" [nn.cpp:72]   --->   Operation 544 'bitconcatenate' 'shl_ln72_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 545 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_80)   --->   "%mul_ln72_68 = mul i24 %sext_ln72_180, i24 1334" [nn.cpp:72]   --->   Operation 545 'mul' 'mul_ln72_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 546 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_80 = add i24 %shl_ln72_110, i24 %mul_ln72_68" [nn.cpp:72]   --->   Operation 546 'add' 'add_ln72_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 547 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_81)   --->   "%mul_ln72_69 = mul i24 %sext_ln72_6, i24 95" [nn.cpp:72]   --->   Operation 547 'mul' 'mul_ln72_69' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 548 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_82)   --->   "%mul_ln72_70 = mul i24 %sext_ln72_114, i24 348" [nn.cpp:72]   --->   Operation 548 'mul' 'mul_ln72_70' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 549 [1/1] (5.57ns)   --->   "%mul_ln72_78 = mul i24 %sext_ln72, i24 16774435" [nn.cpp:72]   --->   Operation 549 'mul' 'mul_ln72_78' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_78, i32 8, i32 23" [nn.cpp:72]   --->   Operation 550 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 551 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_91)   --->   "%mul_ln72_79 = mul i24 %sext_ln72_28, i24 317" [nn.cpp:72]   --->   Operation 551 'mul' 'mul_ln72_79' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 552 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_92)   --->   "%mul_ln72_80 = mul i24 %sext_ln72_35, i24 198" [nn.cpp:72]   --->   Operation 552 'mul' 'mul_ln72_80' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%shl_ln72_140 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_106, i8 0" [nn.cpp:72]   --->   Operation 553 'bitconcatenate' 'shl_ln72_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 554 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_106)   --->   "%mul_ln72_95 = mul i24 %sext_ln72_28, i24 16773744" [nn.cpp:72]   --->   Operation 554 'mul' 'mul_ln72_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 555 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_106 = add i24 %shl_ln72_140, i24 %mul_ln72_95" [nn.cpp:72]   --->   Operation 555 'add' 'add_ln72_106' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 556 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_107)   --->   "%mul_ln72_96 = mul i24 %sext_ln72_180, i24 1183" [nn.cpp:72]   --->   Operation 556 'mul' 'mul_ln72_96' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 557 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_108)   --->   "%mul_ln72_97 = mul i24 %sext_ln72_41, i24 2060" [nn.cpp:72]   --->   Operation 557 'mul' 'mul_ln72_97' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 558 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_114 = add i24 %sext_ln72_201, i24 %mul_ln72_101" [nn.cpp:72]   --->   Operation 558 'add' 'add_ln72_114' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_114, i32 8, i32 23" [nn.cpp:72]   --->   Operation 559 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln72_151 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_115, i8 0" [nn.cpp:72]   --->   Operation 560 'bitconcatenate' 'shl_ln72_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 561 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_115)   --->   "%mul_ln72_102 = mul i24 %sext_ln72, i24 216" [nn.cpp:72]   --->   Operation 561 'mul' 'mul_ln72_102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 562 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_115 = add i24 %shl_ln72_151, i24 %mul_ln72_102" [nn.cpp:72]   --->   Operation 562 'add' 'add_ln72_115' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 563 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_116)   --->   "%mul_ln72_103 = mul i24 %sext_ln72_35, i24 16776890" [nn.cpp:72]   --->   Operation 563 'mul' 'mul_ln72_103' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 564 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_117)   --->   "%mul_ln72_104 = mul i24 %sext_ln72_165, i24 206" [nn.cpp:72]   --->   Operation 564 'mul' 'mul_ln72_104' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 565 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_129 = add i24 %shl_ln72_171, i24 %sext_ln72_208" [nn.cpp:72]   --->   Operation 565 'add' 'add_ln72_129' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln72_172 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_24_read, i8 0" [nn.cpp:72]   --->   Operation 566 'bitconcatenate' 'shl_ln72_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_129, i32 8, i32 23" [nn.cpp:72]   --->   Operation 567 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln72_173 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_131, i8 0" [nn.cpp:72]   --->   Operation 568 'bitconcatenate' 'shl_ln72_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 569 [1/1] (2.42ns)   --->   "%add_ln72_130 = add i24 %shl_ln72_173, i24 %shl_ln72_172" [nn.cpp:72]   --->   Operation 569 'add' 'add_ln72_130' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_130, i32 8, i32 23" [nn.cpp:72]   --->   Operation 570 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln72_174 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_132, i8 0" [nn.cpp:72]   --->   Operation 571 'bitconcatenate' 'shl_ln72_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 572 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_131)   --->   "%mul_ln72_115 = mul i24 %sext_ln72_139, i24 723" [nn.cpp:72]   --->   Operation 572 'mul' 'mul_ln72_115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 573 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_131 = add i24 %shl_ln72_174, i24 %mul_ln72_115" [nn.cpp:72]   --->   Operation 573 'add' 'add_ln72_131' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 574 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_132)   --->   "%mul_ln72_116 = mul i24 %sext_ln72_69, i24 16775483" [nn.cpp:72]   --->   Operation 574 'mul' 'mul_ln72_116' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 575 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_133)   --->   "%mul_ln72_117 = mul i24 %sext_ln72_177, i24 727" [nn.cpp:72]   --->   Operation 575 'mul' 'mul_ln72_117' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 576 [1/1] (5.57ns)   --->   "%mul_ln72_121 = mul i24 %sext_ln72_22, i24 273" [nn.cpp:72]   --->   Operation 576 'mul' 'mul_ln72_121' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 577 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_137)   --->   "%mul_ln72_122 = mul i24 %sext_ln72_6, i24 16776988" [nn.cpp:72]   --->   Operation 577 'mul' 'mul_ln72_122' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_121, i32 8, i32 23" [nn.cpp:72]   --->   Operation 578 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 579 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_138)   --->   "%mul_ln72_123 = mul i24 %sext_ln72_134, i24 16775537" [nn.cpp:72]   --->   Operation 579 'mul' 'mul_ln72_123' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 580 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_145)   --->   "%mul_ln72_129 = mul i24 %sext_ln72, i24 16775409" [nn.cpp:72]   --->   Operation 580 'mul' 'mul_ln72_129' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 581 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_146)   --->   "%mul_ln72_130 = mul i24 %sext_ln72_35, i24 16776605" [nn.cpp:72]   --->   Operation 581 'mul' 'mul_ln72_130' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%shl_ln72_199 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_154, i8 0" [nn.cpp:72]   --->   Operation 582 'bitconcatenate' 'shl_ln72_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 583 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_153)   --->   "%mul_ln72_137 = mul i24 %sext_ln72_3, i24 16776922" [nn.cpp:72]   --->   Operation 583 'mul' 'mul_ln72_137' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 584 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_153 = add i24 %shl_ln72_199, i24 %mul_ln72_137" [nn.cpp:72]   --->   Operation 584 'add' 'add_ln72_153' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 585 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_154)   --->   "%mul_ln72_138 = mul i24 %sext_ln72_168, i24 102" [nn.cpp:72]   --->   Operation 585 'mul' 'mul_ln72_138' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 586 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_156)   --->   "%mul_ln72_139 = mul i24 %sext_ln72_122, i24 16777116" [nn.cpp:72]   --->   Operation 586 'mul' 'mul_ln72_139' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_163 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_3, i8 0" [nn.cpp:72]   --->   Operation 587 'bitconcatenate' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln72_219 = sext i23 %tmp_163" [nn.cpp:72]   --->   Operation 588 'sext' 'sext_ln72_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 589 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_162)   --->   "%mul_ln72_146 = mul i24 %sext_ln72_130, i24 462" [nn.cpp:72]   --->   Operation 589 'mul' 'mul_ln72_146' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 590 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_162 = add i24 %sext_ln72_219, i24 %mul_ln72_146" [nn.cpp:72]   --->   Operation 590 'add' 'add_ln72_162' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 591 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_163)   --->   "%mul_ln72_147 = mul i24 %sext_ln72_28, i24 16777108" [nn.cpp:72]   --->   Operation 591 'mul' 'mul_ln72_147' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 592 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_164)   --->   "%mul_ln72_148 = mul i24 %sext_ln72_132, i24 16774255" [nn.cpp:72]   --->   Operation 592 'mul' 'mul_ln72_148' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 593 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_172 = add i24 %shl_ln72_221, i24 %mul_ln72_155" [nn.cpp:72]   --->   Operation 593 'add' 'add_ln72_172' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_172, i32 8, i32 23" [nn.cpp:72]   --->   Operation 594 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln72_222 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_174, i8 0" [nn.cpp:72]   --->   Operation 595 'bitconcatenate' 'shl_ln72_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 596 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_173)   --->   "%mul_ln72_156 = mul i24 %sext_ln72_28, i24 16776734" [nn.cpp:72]   --->   Operation 596 'mul' 'mul_ln72_156' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 597 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_173 = add i24 %shl_ln72_222, i24 %mul_ln72_156" [nn.cpp:72]   --->   Operation 597 'add' 'add_ln72_173' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 598 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_174)   --->   "%mul_ln72_157 = mul i24 %sext_ln72_226, i24 187" [nn.cpp:72]   --->   Operation 598 'mul' 'mul_ln72_157' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 599 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_175)   --->   "%mul_ln72_158 = mul i24 %sext_ln72_35, i24 16776794" [nn.cpp:72]   --->   Operation 599 'mul' 'mul_ln72_158' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 600 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_182 = add i24 %sext_ln72_233, i24 %mul_ln72_165" [nn.cpp:72]   --->   Operation 600 'add' 'add_ln72_182' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%shl_ln72_233 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_6_read, i4 0" [nn.cpp:72]   --->   Operation 601 'bitconcatenate' 'shl_ln72_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln72_234 = sext i20 %shl_ln72_233" [nn.cpp:72]   --->   Operation 602 'sext' 'sext_ln72_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 603 [1/1] (2.28ns)   --->   "%sub_ln72_43 = sub i21 0, i21 %sext_ln72_234" [nn.cpp:72]   --->   Operation 603 'sub' 'sub_ln72_43' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_182, i32 8, i32 23" [nn.cpp:72]   --->   Operation 604 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln72_234 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_184, i8 0" [nn.cpp:72]   --->   Operation 605 'bitconcatenate' 'shl_ln72_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln72_235 = sext i21 %sub_ln72_43" [nn.cpp:72]   --->   Operation 606 'sext' 'sext_ln72_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (2.42ns)   --->   "%add_ln72_183 = add i24 %shl_ln72_234, i24 %sext_ln72_235" [nn.cpp:72]   --->   Operation 607 'add' 'add_ln72_183' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 608 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_184)   --->   "%mul_ln72_166 = mul i23 %sext_ln72_166, i23 8388550" [nn.cpp:72]   --->   Operation 608 'mul' 'mul_ln72_166' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_183, i32 8, i32 23" [nn.cpp:72]   --->   Operation 609 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%shl_ln72_235 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_185, i8 0" [nn.cpp:72]   --->   Operation 610 'bitconcatenate' 'shl_ln72_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_184)   --->   "%sext_ln72_236 = sext i23 %mul_ln72_166" [nn.cpp:72]   --->   Operation 611 'sext' 'sext_ln72_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 612 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_184 = add i24 %shl_ln72_235, i24 %sext_ln72_236" [nn.cpp:72]   --->   Operation 612 'add' 'add_ln72_184' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 613 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_185)   --->   "%mul_ln72_167 = mul i24 %sext_ln72_7, i24 16777137" [nn.cpp:72]   --->   Operation 613 'mul' 'mul_ln72_167' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 614 [1/1] (5.57ns)   --->   "%mul_ln72_174 = mul i24 %sext_ln72, i24 16776473" [nn.cpp:72]   --->   Operation 614 'mul' 'mul_ln72_174' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_174, i32 8, i32 23" [nn.cpp:72]   --->   Operation 615 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 616 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_197)   --->   "%mul_ln72_175 = mul i24 %sext_ln72_132, i24 415" [nn.cpp:72]   --->   Operation 616 'mul' 'mul_ln72_175' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 617 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_202 = add i24 %sext_ln72_252, i24 %mul_ln72_179" [nn.cpp:72]   --->   Operation 617 'add' 'add_ln72_202' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 618 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_203)   --->   "%mul_ln72_180 = mul i22 %sext_ln72_23, i22 4194283" [nn.cpp:72]   --->   Operation 618 'mul' 'mul_ln72_180' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_202, i32 8, i32 23" [nn.cpp:72]   --->   Operation 619 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%shl_ln72_258 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_205, i8 0" [nn.cpp:72]   --->   Operation 620 'bitconcatenate' 'shl_ln72_258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_203)   --->   "%sext_ln72_253 = sext i22 %mul_ln72_180" [nn.cpp:72]   --->   Operation 621 'sext' 'sext_ln72_253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 622 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_203 = add i24 %shl_ln72_258, i24 %sext_ln72_253" [nn.cpp:72]   --->   Operation 622 'add' 'add_ln72_203' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 623 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_204)   --->   "%mul_ln72_181 = mul i24 %sext_ln72_132, i24 378" [nn.cpp:72]   --->   Operation 623 'mul' 'mul_ln72_181' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 624 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_205)   --->   "%mul_ln72_182 = mul i24 %sext_ln72_180, i24 16775905" [nn.cpp:72]   --->   Operation 624 'mul' 'mul_ln72_182' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%shl_ln72_266 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_212, i8 0" [nn.cpp:72]   --->   Operation 625 'bitconcatenate' 'shl_ln72_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 626 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_210)   --->   "%mul_ln72_186 = mul i24 %sext_ln72_28, i24 1708" [nn.cpp:72]   --->   Operation 626 'mul' 'mul_ln72_186' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 627 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_210 = add i24 %shl_ln72_266, i24 %mul_ln72_186" [nn.cpp:72]   --->   Operation 627 'add' 'add_ln72_210' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 628 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_211)   --->   "%mul_ln72_187 = mul i24 %sext_ln72_3, i24 310" [nn.cpp:72]   --->   Operation 628 'mul' 'mul_ln72_187' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 629 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_212)   --->   "%mul_ln72_188 = mul i24 %sext_ln72_41, i24 1265" [nn.cpp:72]   --->   Operation 629 'mul' 'mul_ln72_188' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%shl_ln72_275 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_1_read, i4 0" [nn.cpp:72]   --->   Operation 630 'bitconcatenate' 'shl_ln72_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln72_260 = sext i20 %shl_ln72_275" [nn.cpp:72]   --->   Operation 631 'sext' 'sext_ln72_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (2.28ns)   --->   "%sub_ln72_51 = sub i21 0, i21 %sext_ln72_260" [nn.cpp:72]   --->   Operation 632 'sub' 'sub_ln72_51' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln72_6 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %sub_ln72_51, i32 8, i32 20" [nn.cpp:72]   --->   Operation 633 'partselect' 'trunc_ln72_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 634 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_219)   --->   "%mul_ln72_195 = mul i23 %sext_ln72_129, i23 8388557" [nn.cpp:72]   --->   Operation 634 'mul' 'mul_ln72_195' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_221 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln72_6, i8 0" [nn.cpp:72]   --->   Operation 635 'bitconcatenate' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln72_261 = sext i21 %tmp_221" [nn.cpp:72]   --->   Operation 636 'sext' 'sext_ln72_261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 637 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_219 = add i23 %sext_ln72_261, i23 %mul_ln72_195" [nn.cpp:72]   --->   Operation 637 'add' 'add_ln72_219' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 638 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_221)   --->   "%mul_ln72_196 = mul i23 %sext_ln72_29, i23 8388554" [nn.cpp:72]   --->   Operation 638 'mul' 'mul_ln72_196' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 639 [1/1] (0.00ns)   --->   "%shl_ln72_285 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_234, i8 0" [nn.cpp:72]   --->   Operation 639 'bitconcatenate' 'shl_ln72_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 640 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_230)   --->   "%mul_ln72_204 = mul i24 %sext_ln72_35, i24 182" [nn.cpp:72]   --->   Operation 640 'mul' 'mul_ln72_204' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 641 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_230 = add i24 %shl_ln72_285, i24 %mul_ln72_204" [nn.cpp:72]   --->   Operation 641 'add' 'add_ln72_230' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 642 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_231)   --->   "%mul_ln72_205 = mul i24 %sext_ln72_6, i24 1512" [nn.cpp:72]   --->   Operation 642 'mul' 'mul_ln72_205' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 643 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_232)   --->   "%mul_ln72_206 = mul i24 %sext_ln72_165, i24 11718" [nn.cpp:72]   --->   Operation 643 'mul' 'mul_ln72_206' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_245 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln72_9, i8 0" [nn.cpp:72]   --->   Operation 644 'bitconcatenate' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln72_278 = sext i22 %tmp_245" [nn.cpp:72]   --->   Operation 645 'sext' 'sext_ln72_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 646 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_241)   --->   "%mul_ln72_215 = mul i24 %sext_ln72, i24 16775938" [nn.cpp:72]   --->   Operation 646 'mul' 'mul_ln72_215' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 647 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_241 = add i24 %sext_ln72_278, i24 %mul_ln72_215" [nn.cpp:72]   --->   Operation 647 'add' 'add_ln72_241' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 648 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_242)   --->   "%mul_ln72_216 = mul i24 %sext_ln72_180, i24 16776034" [nn.cpp:72]   --->   Operation 648 'mul' 'mul_ln72_216' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 649 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_243)   --->   "%mul_ln72_217 = mul i24 %sext_ln72_3, i24 16776714" [nn.cpp:72]   --->   Operation 649 'mul' 'mul_ln72_217' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%shl_ln72_306 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_2_read, i3 0" [nn.cpp:72]   --->   Operation 650 'bitconcatenate' 'shl_ln72_306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln72_283 = sext i19 %shl_ln72_306" [nn.cpp:72]   --->   Operation 651 'sext' 'sext_ln72_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 652 [1/1] (0.00ns)   --->   "%shl_ln72_307 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_2_read, i1 0" [nn.cpp:72]   --->   Operation 652 'bitconcatenate' 'shl_ln72_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln72_284 = sext i17 %shl_ln72_307" [nn.cpp:72]   --->   Operation 653 'sext' 'sext_ln72_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 654 [1/1] (2.25ns)   --->   "%sub_ln72_55 = sub i20 %sext_ln72_284, i20 %sext_ln72_283" [nn.cpp:72]   --->   Operation 654 'sub' 'sub_ln72_55' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln72_10 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %sub_ln72_55, i32 8, i32 19" [nn.cpp:72]   --->   Operation 655 'partselect' 'trunc_ln72_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_254 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %trunc_ln72_10, i8 0" [nn.cpp:72]   --->   Operation 656 'bitconcatenate' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln72_307 = sext i20 %tmp_254" [nn.cpp:72]   --->   Operation 657 'sext' 'sext_ln72_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 658 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_250)   --->   "%mul_ln72_222 = mul i22 %sext_ln72_286, i22 4194260" [nn.cpp:72]   --->   Operation 658 'mul' 'mul_ln72_222' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 659 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_250 = add i22 %sext_ln72_307, i22 %mul_ln72_222" [nn.cpp:72]   --->   Operation 659 'add' 'add_ln72_250' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 660 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_262 = add i24 %shl_ln72_325, i24 %sext_ln72_305" [nn.cpp:72]   --->   Operation 660 'add' 'add_ln72_262' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_262, i32 8, i32 23" [nn.cpp:72]   --->   Operation 661 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln72_326 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_268, i8 0" [nn.cpp:72]   --->   Operation 662 'bitconcatenate' 'shl_ln72_326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 663 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_263)   --->   "%mul_ln72_230 = mul i24 %sext_ln72_28, i24 16776245" [nn.cpp:72]   --->   Operation 663 'mul' 'mul_ln72_230' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 664 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_263 = add i24 %shl_ln72_326, i24 %mul_ln72_230" [nn.cpp:72]   --->   Operation 664 'add' 'add_ln72_263' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 665 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_264)   --->   "%mul_ln72_231 = mul i24 %sext_ln72_226, i24 16776770" [nn.cpp:72]   --->   Operation 665 'mul' 'mul_ln72_231' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 666 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_265)   --->   "%mul_ln72_232 = mul i24 %sext_ln72_6, i24 421" [nn.cpp:72]   --->   Operation 666 'mul' 'mul_ln72_232' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 667 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_273)   --->   "%mul_ln72_241 = mul i24 %sext_ln72_134, i24 16777009" [nn.cpp:72]   --->   Operation 667 'mul' 'mul_ln72_241' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 668 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_274)   --->   "%mul_ln72_242 = mul i24 %sext_ln72_195, i24 2392" [nn.cpp:72]   --->   Operation 668 'mul' 'mul_ln72_242' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 669 [1/1] (5.57ns)   --->   "%mul_ln72_251 = mul i24 %sext_ln72_130, i24 16776983" [nn.cpp:72]   --->   Operation 669 'mul' 'mul_ln72_251' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_251, i32 8, i32 23" [nn.cpp:72]   --->   Operation 670 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 671 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_285)   --->   "%mul_ln72_252 = mul i24 %sext_ln72_6, i24 1151" [nn.cpp:72]   --->   Operation 671 'mul' 'mul_ln72_252' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 672 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_286)   --->   "%mul_ln72_253 = mul i24 %sext_ln72_195, i24 16776558" [nn.cpp:72]   --->   Operation 672 'mul' 'mul_ln72_253' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 673 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_295 = add i24 %shl_ln72_360, i24 %mul_ln72_263" [nn.cpp:72]   --->   Operation 673 'add' 'add_ln72_295' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 674 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_296)   --->   "%mul_ln72_264 = mul i24 %sext_ln72_3, i24 16776667" [nn.cpp:72]   --->   Operation 674 'mul' 'mul_ln72_264' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_295, i32 8, i32 23" [nn.cpp:72]   --->   Operation 675 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 676 [1/1] (0.00ns)   --->   "%shl_ln72_361 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_301, i8 0" [nn.cpp:72]   --->   Operation 676 'bitconcatenate' 'shl_ln72_361' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 677 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_296 = add i24 %shl_ln72_361, i24 %mul_ln72_264" [nn.cpp:72]   --->   Operation 677 'add' 'add_ln72_296' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 678 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_297)   --->   "%mul_ln72_265 = mul i24 %sext_ln72_134, i24 1882" [nn.cpp:72]   --->   Operation 678 'mul' 'mul_ln72_265' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 679 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_298)   --->   "%mul_ln72_266 = mul i24 %sext_ln72_7, i24 16777134" [nn.cpp:72]   --->   Operation 679 'mul' 'mul_ln72_266' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 680 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_308 = add i23 %sext_ln72_322, i23 %sext_ln72_368" [nn.cpp:72]   --->   Operation 680 'add' 'add_ln72_308' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 681 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_309)   --->   "%mul_ln72_274 = mul i24 %sext_ln72_215, i24 16770223" [nn.cpp:72]   --->   Operation 681 'mul' 'mul_ln72_274' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln72_308, i32 8, i32 22" [nn.cpp:72]   --->   Operation 682 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_315 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_314, i8 0" [nn.cpp:72]   --->   Operation 683 'bitconcatenate' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln72_371 = sext i23 %tmp_315" [nn.cpp:72]   --->   Operation 684 'sext' 'sext_ln72_371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 685 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_309 = add i24 %sext_ln72_371, i24 %mul_ln72_274" [nn.cpp:72]   --->   Operation 685 'add' 'add_ln72_309' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 686 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_310)   --->   "%mul_ln72_275 = mul i23 %sext_ln72_227, i23 51" [nn.cpp:72]   --->   Operation 686 'mul' 'mul_ln72_275' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 687 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_311)   --->   "%mul_ln72_276 = mul i24 %sext_ln72_3, i24 89" [nn.cpp:72]   --->   Operation 687 'mul' 'mul_ln72_276' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 688 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_320)   --->   "%mul_ln72_286 = mul i24 %sext_ln72, i24 287" [nn.cpp:72]   --->   Operation 688 'mul' 'mul_ln72_286' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%shl_ln72_387 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_326, i8 0" [nn.cpp:72]   --->   Operation 689 'bitconcatenate' 'shl_ln72_387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 690 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_320 = add i24 %shl_ln72_387, i24 %mul_ln72_286" [nn.cpp:72]   --->   Operation 690 'add' 'add_ln72_320' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 691 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_323)   --->   "%mul_ln72_288 = mul i22 %sext_ln72_36, i22 25" [nn.cpp:72]   --->   Operation 691 'mul' 'mul_ln72_288' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 692 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_331)   --->   "%mul_ln72_295 = mul i22 %sext_ln72_179, i22 4194275" [nn.cpp:72]   --->   Operation 692 'mul' 'mul_ln72_295' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "%shl_ln72_401 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_338, i8 0" [nn.cpp:72]   --->   Operation 693 'bitconcatenate' 'shl_ln72_401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 694 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_331)   --->   "%sext_ln72_337 = sext i22 %mul_ln72_295" [nn.cpp:72]   --->   Operation 694 'sext' 'sext_ln72_337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 695 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_331 = add i24 %shl_ln72_401, i24 %sext_ln72_337" [nn.cpp:72]   --->   Operation 695 'add' 'add_ln72_331' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 696 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_338)   --->   "%mul_ln72_299 = mul i24 %sext_ln72, i24 183" [nn.cpp:72]   --->   Operation 696 'mul' 'mul_ln72_299' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 697 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_339)   --->   "%mul_ln72_300 = mul i24 %sext_ln72_180, i24 16773461" [nn.cpp:72]   --->   Operation 697 'mul' 'mul_ln72_300' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 698 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_346 = add i24 %shl_ln72_423, i24 %mul_ln72_307" [nn.cpp:72]   --->   Operation 698 'add' 'add_ln72_346' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_346, i32 8, i32 23" [nn.cpp:72]   --->   Operation 699 'partselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 700 [1/1] (0.00ns)   --->   "%shl_ln72_424 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_355, i8 0" [nn.cpp:72]   --->   Operation 700 'bitconcatenate' 'shl_ln72_424' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 701 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_347)   --->   "%mul_ln72_308 = mul i24 %sext_ln72_41, i24 16776892" [nn.cpp:72]   --->   Operation 701 'mul' 'mul_ln72_308' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 702 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_347 = add i24 %shl_ln72_424, i24 %mul_ln72_308" [nn.cpp:72]   --->   Operation 702 'add' 'add_ln72_347' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 703 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_348)   --->   "%mul_ln72_309 = mul i24 %sext_ln72_195, i24 1967" [nn.cpp:72]   --->   Operation 703 'mul' 'mul_ln72_309' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 704 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_349)   --->   "%mul_ln72_310 = mul i24 %sext_ln72_7, i24 1000" [nn.cpp:72]   --->   Operation 704 'mul' 'mul_ln72_310' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 705 [1/1] (5.57ns)   --->   "%mul_ln72_316 = mul i24 %sext_ln72_132, i24 16776379" [nn.cpp:72]   --->   Operation 705 'mul' 'mul_ln72_316' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_316, i32 8, i32 23" [nn.cpp:72]   --->   Operation 706 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 707 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_357)   --->   "%mul_ln72_317 = mul i24 %sext_ln72_35, i24 16776778" [nn.cpp:72]   --->   Operation 707 'mul' 'mul_ln72_317' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 708 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_365)   --->   "%mul_ln72_324 = mul i24 %sext_ln72_41, i24 1277" [nn.cpp:72]   --->   Operation 708 'mul' 'mul_ln72_324' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 709 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_366)   --->   "%mul_ln72_325 = mul i24 %sext_ln72_165, i24 519" [nn.cpp:72]   --->   Operation 709 'mul' 'mul_ln72_325' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 710 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_372 = add i24 %sext_ln72_362, i24 %mul_ln72_330" [nn.cpp:72]   --->   Operation 710 'add' 'add_ln72_372' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_372, i32 8, i32 23" [nn.cpp:72]   --->   Operation 711 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (0.00ns)   --->   "%shl_ln72_451 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_381, i8 0" [nn.cpp:72]   --->   Operation 712 'bitconcatenate' 'shl_ln72_451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 713 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_373)   --->   "%mul_ln72_331 = mul i24 %sext_ln72_215, i24 16776044" [nn.cpp:72]   --->   Operation 713 'mul' 'mul_ln72_331' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 714 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_373 = add i24 %shl_ln72_451, i24 %mul_ln72_331" [nn.cpp:72]   --->   Operation 714 'add' 'add_ln72_373' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 715 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_374)   --->   "%mul_ln72_332 = mul i24 %sext_ln72, i24 16776664" [nn.cpp:72]   --->   Operation 715 'mul' 'mul_ln72_332' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 716 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_375)   --->   "%mul_ln72_333 = mul i24 %sext_ln72_132, i24 16776288" [nn.cpp:72]   --->   Operation 716 'mul' 'mul_ln72_333' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_391 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_2_read, i7 0" [nn.cpp:72]   --->   Operation 717 'bitconcatenate' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln72_363 = sext i23 %tmp_391" [nn.cpp:72]   --->   Operation 718 'sext' 'sext_ln72_363' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_126 = sub i24 %sext_ln72_130, i24 %sext_ln72_363" [nn.cpp:72]   --->   Operation 719 'sub' 'sub_ln72_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_392 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln72_13, i8 0" [nn.cpp:72]   --->   Operation 720 'bitconcatenate' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln72_364 = sext i21 %tmp_392" [nn.cpp:72]   --->   Operation 721 'sext' 'sext_ln72_364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 722 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_383 = add i24 %sext_ln72_364, i24 %sub_ln72_126" [nn.cpp:72]   --->   Operation 722 'add' 'add_ln72_383' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_383, i32 8, i32 23" [nn.cpp:72]   --->   Operation 723 'partselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 724 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_384)   --->   "%mul_ln72_342 = mul i24 %sext_ln72_134, i24 16776269" [nn.cpp:72]   --->   Operation 724 'mul' 'mul_ln72_342' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 725 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_385)   --->   "%mul_ln72_343 = mul i24 %sext_ln72_41, i24 11960" [nn.cpp:72]   --->   Operation 725 'mul' 'mul_ln72_343' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 726 [1/1] (5.57ns)   --->   "%mul_ln72_350 = mul i24 %sext_ln72_180, i24 688" [nn.cpp:72]   --->   Operation 726 'mul' 'mul_ln72_350' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_402 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_350, i32 8, i32 23" [nn.cpp:72]   --->   Operation 727 'partselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 728 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_393)   --->   "%mul_ln72_351 = mul i24 %sext_ln72_3, i24 16776847" [nn.cpp:72]   --->   Operation 728 'mul' 'mul_ln72_351' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 729 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_394)   --->   "%mul_ln72_352 = mul i24 %sext_ln72_7, i24 1174" [nn.cpp:72]   --->   Operation 729 'mul' 'mul_ln72_352' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 730 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_404 = add i23 %sext_ln72_417, i23 %mul_ln72_361" [nn.cpp:72]   --->   Operation 730 'add' 'add_ln72_404' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln72_404, i32 8, i32 22" [nn.cpp:72]   --->   Operation 731 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_415 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_414, i8 0" [nn.cpp:72]   --->   Operation 732 'bitconcatenate' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln72_449 = sext i23 %tmp_415" [nn.cpp:72]   --->   Operation 733 'sext' 'sext_ln72_449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 734 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_405)   --->   "%mul_ln72_362 = mul i24 %sext_ln72_132, i24 16776614" [nn.cpp:72]   --->   Operation 734 'mul' 'mul_ln72_362' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 735 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_405 = add i24 %sext_ln72_449, i24 %mul_ln72_362" [nn.cpp:72]   --->   Operation 735 'add' 'add_ln72_405' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 736 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_406)   --->   "%mul_ln72_363 = mul i24 %sext_ln72_41, i24 1861" [nn.cpp:72]   --->   Operation 736 'mul' 'mul_ln72_363' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 737 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_407)   --->   "%mul_ln72_364 = mul i24 %sext_ln72_195, i24 16776598" [nn.cpp:72]   --->   Operation 737 'mul' 'mul_ln72_364' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 738 [1/1] (5.57ns)   --->   "%mul_ln72_372 = mul i24 %sext_ln72_28, i24 16773492" [nn.cpp:72]   --->   Operation 738 'mul' 'mul_ln72_372' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_372, i32 8, i32 23" [nn.cpp:72]   --->   Operation 739 'partselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 740 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_416)   --->   "%mul_ln72_373 = mul i24 %sext_ln72_180, i24 16774920" [nn.cpp:72]   --->   Operation 740 'mul' 'mul_ln72_373' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 741 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_421 = add i22 %sext_ln72_450, i22 %mul_ln72_378" [nn.cpp:72]   --->   Operation 741 'add' 'add_ln72_421' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 742 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_422)   --->   "%mul_ln72_379 = mul i22 %sext_ln72_23, i22 4194282" [nn.cpp:72]   --->   Operation 742 'mul' 'mul_ln72_379' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_432 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %add_ln72_421, i32 8, i32 21" [nn.cpp:72]   --->   Operation 743 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_433 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %tmp_432, i8 0" [nn.cpp:72]   --->   Operation 744 'bitconcatenate' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln72_483 = sext i22 %tmp_433" [nn.cpp:72]   --->   Operation 745 'sext' 'sext_ln72_483' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 746 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_422)   --->   "%sext_ln72_373 = sext i22 %mul_ln72_379" [nn.cpp:72]   --->   Operation 746 'sext' 'sext_ln72_373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 747 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_422 = add i24 %sext_ln72_483, i24 %sext_ln72_373" [nn.cpp:72]   --->   Operation 747 'add' 'add_ln72_422' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 748 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_423)   --->   "%mul_ln72_380 = mul i22 %sext_ln72_30, i22 25" [nn.cpp:72]   --->   Operation 748 'mul' 'mul_ln72_380' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 749 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_435)   --->   "%mul_ln72_386 = mul i22 %sext_ln72_179, i22 26" [nn.cpp:72]   --->   Operation 749 'mul' 'mul_ln72_386' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 750 [1/1] (0.00ns)   --->   "%shl_ln72_514 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_446, i8 0" [nn.cpp:72]   --->   Operation 750 'bitconcatenate' 'shl_ln72_514' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 751 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_435)   --->   "%sext_ln72_394 = sext i22 %mul_ln72_386" [nn.cpp:72]   --->   Operation 751 'sext' 'sext_ln72_394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 752 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_435 = add i24 %shl_ln72_514, i24 %sext_ln72_394" [nn.cpp:72]   --->   Operation 752 'add' 'add_ln72_435' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 753 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_444)   --->   "%mul_ln72_391 = mul i24 %sext_ln72_215, i24 527" [nn.cpp:72]   --->   Operation 753 'mul' 'mul_ln72_391' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 754 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_445)   --->   "%mul_ln72_392 = mul i24 %sext_ln72_134, i24 16776425" [nn.cpp:72]   --->   Operation 754 'mul' 'mul_ln72_392' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln72_532 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_460, i8 0" [nn.cpp:72]   --->   Operation 755 'bitconcatenate' 'shl_ln72_532' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 756 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_449)   --->   "%mul_ln72_397 = mul i24 %sext_ln72_215, i24 202" [nn.cpp:72]   --->   Operation 756 'mul' 'mul_ln72_397' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 757 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_449 = add i24 %shl_ln72_532, i24 %mul_ln72_397" [nn.cpp:72]   --->   Operation 757 'add' 'add_ln72_449' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 758 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_450)   --->   "%mul_ln72_398 = mul i24 %sext_ln72_22, i24 231" [nn.cpp:72]   --->   Operation 758 'mul' 'mul_ln72_398' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 759 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_451)   --->   "%mul_ln72_399 = mul i24 %sext_ln72_28, i24 110" [nn.cpp:72]   --->   Operation 759 'mul' 'mul_ln72_399' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 760 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_458 = add i24 %shl_ln72_542, i24 %mul_ln72_405" [nn.cpp:72]   --->   Operation 760 'add' 'add_ln72_458' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_458, i32 8, i32 23" [nn.cpp:72]   --->   Operation 761 'partselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 762 [1/1] (0.00ns)   --->   "%shl_ln72_543 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_470, i8 0" [nn.cpp:72]   --->   Operation 762 'bitconcatenate' 'shl_ln72_543' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 763 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_459)   --->   "%mul_ln72_406 = mul i24 %sext_ln72_132, i24 789" [nn.cpp:72]   --->   Operation 763 'mul' 'mul_ln72_406' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 764 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_459 = add i24 %shl_ln72_543, i24 %mul_ln72_406" [nn.cpp:72]   --->   Operation 764 'add' 'add_ln72_459' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 765 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_460)   --->   "%mul_ln72_407 = mul i24 %sext_ln72_180, i24 16776690" [nn.cpp:72]   --->   Operation 765 'mul' 'mul_ln72_407' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 766 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_461)   --->   "%mul_ln72_408 = mul i24 %sext_ln72_35, i24 662" [nn.cpp:72]   --->   Operation 766 'mul' 'mul_ln72_408' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 767 [1/1] (0.00ns)   --->   "%shl_ln72_558 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_1_read, i6 0" [nn.cpp:72]   --->   Operation 767 'bitconcatenate' 'shl_ln72_558' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln72_411 = sext i22 %shl_ln72_558" [nn.cpp:72]   --->   Operation 768 'sext' 'sext_ln72_411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 769 [1/1] (0.00ns)   --->   "%shl_ln72_559 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_1_read, i1 0" [nn.cpp:72]   --->   Operation 769 'bitconcatenate' 'shl_ln72_559' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln72_412 = sext i17 %shl_ln72_559" [nn.cpp:72]   --->   Operation 770 'sext' 'sext_ln72_412' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 771 [1/1] (2.35ns)   --->   "%sub_ln72_94 = sub i23 %sext_ln72_412, i23 %sext_ln72_411" [nn.cpp:72]   --->   Operation 771 'sub' 'sub_ln72_94' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln72_16 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %sub_ln72_94, i32 8, i32 22" [nn.cpp:72]   --->   Operation 772 'partselect' 'trunc_ln72_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 773 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_471)   --->   "%mul_ln72_416 = mul i23 %sext_ln72_129, i23 8388559" [nn.cpp:72]   --->   Operation 773 'mul' 'mul_ln72_416' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_482 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_16, i8 0" [nn.cpp:72]   --->   Operation 774 'bitconcatenate' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln72_413 = sext i23 %tmp_482" [nn.cpp:72]   --->   Operation 775 'sext' 'sext_ln72_413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 776 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_471)   --->   "%sext_ln72_414 = sext i23 %mul_ln72_416" [nn.cpp:72]   --->   Operation 776 'sext' 'sext_ln72_414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 777 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_471 = add i24 %sext_ln72_413, i24 %sext_ln72_414" [nn.cpp:72]   --->   Operation 777 'add' 'add_ln72_471' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 778 [1/1] (5.57ns)   --->   "%mul_ln72_424 = mul i23 %sext_ln72_104, i23 51" [nn.cpp:72]   --->   Operation 778 'mul' 'mul_ln72_424' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln72_18 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln72_424, i32 8, i32 22" [nn.cpp:72]   --->   Operation 779 'partselect' 'trunc_ln72_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 780 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_486)   --->   "%mul_ln72_425 = mul i24 %sext_ln72_180, i24 16774953" [nn.cpp:72]   --->   Operation 780 'mul' 'mul_ln72_425' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 781 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_487)   --->   "%mul_ln72_426 = mul i24 %sext_ln72_165, i24 16775208" [nn.cpp:72]   --->   Operation 781 'mul' 'mul_ln72_426' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln72_589 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_510, i8 0" [nn.cpp:72]   --->   Operation 782 'bitconcatenate' 'shl_ln72_589' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 783 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_498)   --->   "%mul_ln72_438 = mul i24 %sext_ln72, i24 16773921" [nn.cpp:72]   --->   Operation 783 'mul' 'mul_ln72_438' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 784 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_498 = add i24 %shl_ln72_589, i24 %mul_ln72_438" [nn.cpp:72]   --->   Operation 784 'add' 'add_ln72_498' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 785 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_499)   --->   "%mul_ln72_439 = mul i24 %sext_ln72_180, i24 16776336" [nn.cpp:72]   --->   Operation 785 'mul' 'mul_ln72_439' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 786 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_500)   --->   "%mul_ln72_440 = mul i24 %sext_ln72_226, i24 16777018" [nn.cpp:72]   --->   Operation 786 'mul' 'mul_ln72_440' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 787 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_510 = add i24 %shl_ln72_605, i24 %mul_ln72_448" [nn.cpp:72]   --->   Operation 787 'add' 'add_ln72_510' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 788 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_511)   --->   "%mul_ln72_449 = mul i24 %sext_ln72_22, i24 534" [nn.cpp:72]   --->   Operation 788 'mul' 'mul_ln72_449' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_523 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_510, i32 8, i32 23" [nn.cpp:72]   --->   Operation 789 'partselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 790 [1/1] (0.00ns)   --->   "%shl_ln72_606 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_523, i8 0" [nn.cpp:72]   --->   Operation 790 'bitconcatenate' 'shl_ln72_606' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 791 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_511 = add i24 %shl_ln72_606, i24 %mul_ln72_449" [nn.cpp:72]   --->   Operation 791 'add' 'add_ln72_511' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 792 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_512)   --->   "%mul_ln72_450 = mul i24 %sext_ln72_28, i24 2133" [nn.cpp:72]   --->   Operation 792 'mul' 'mul_ln72_450' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 793 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_514)   --->   "%mul_ln72_451 = mul i24 %sext_ln72_6, i24 840" [nn.cpp:72]   --->   Operation 793 'mul' 'mul_ln72_451' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln72_622 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_4_read, i4 0" [nn.cpp:72]   --->   Operation 794 'bitconcatenate' 'shl_ln72_622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln72_448 = sext i20 %shl_ln72_622" [nn.cpp:72]   --->   Operation 795 'sext' 'sext_ln72_448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 796 [1/1] (2.28ns)   --->   "%add_ln72_566 = add i21 %sext_ln72_448, i21 %sext_ln72_152" [nn.cpp:72]   --->   Operation 796 'add' 'add_ln72_566' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln72_19 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %add_ln72_566, i32 8, i32 20" [nn.cpp:72]   --->   Operation 797 'partselect' 'trunc_ln72_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 798 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_523)   --->   "%mul_ln72_456 = mul i22 %sext_ln72_131, i22 4194285" [nn.cpp:72]   --->   Operation 798 'mul' 'mul_ln72_456' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_535 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln72_19, i8 0" [nn.cpp:72]   --->   Operation 799 'bitconcatenate' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln72_488 = sext i21 %tmp_535" [nn.cpp:72]   --->   Operation 800 'sext' 'sext_ln72_488' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 801 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_523 = add i22 %sext_ln72_488, i22 %mul_ln72_456" [nn.cpp:72]   --->   Operation 801 'add' 'add_ln72_523' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 802 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_525)   --->   "%mul_ln72_457 = mul i24 %sext_ln72_165, i24 16777121" [nn.cpp:72]   --->   Operation 802 'mul' 'mul_ln72_457' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 803 [1/1] (5.57ns)   --->   "%mul_ln72_462 = mul i24 %sext_ln72_28, i24 16771903" [nn.cpp:72]   --->   Operation 803 'mul' 'mul_ln72_462' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_549 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_462, i32 8, i32 23" [nn.cpp:72]   --->   Operation 804 'partselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 805 [1/1] (0.00ns)   --->   "%shl_ln72_645 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_3_read, i5 0" [nn.cpp:72]   --->   Operation 805 'bitconcatenate' 'shl_ln72_645' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln72_467 = sext i21 %shl_ln72_645" [nn.cpp:72]   --->   Operation 806 'sext' 'sext_ln72_467' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 807 [1/1] (0.00ns)   --->   "%shl_ln72_646 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_3_read, i2 0" [nn.cpp:72]   --->   Operation 807 'bitconcatenate' 'shl_ln72_646' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln72_468 = sext i18 %shl_ln72_646" [nn.cpp:72]   --->   Operation 808 'sext' 'sext_ln72_468' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 809 [1/1] (2.31ns)   --->   "%sub_ln72_114 = sub i22 %sext_ln72_468, i22 %sext_ln72_467" [nn.cpp:72]   --->   Operation 809 'sub' 'sub_ln72_114' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (0.00ns)   --->   "%shl_ln72_647 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_555, i8 0" [nn.cpp:72]   --->   Operation 810 'bitconcatenate' 'shl_ln72_647' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln72_469 = sext i22 %sub_ln72_114" [nn.cpp:72]   --->   Operation 811 'sext' 'sext_ln72_469' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 812 [1/1] (2.42ns)   --->   "%add_ln72_542 = add i24 %shl_ln72_647, i24 %sext_ln72_469" [nn.cpp:72]   --->   Operation 812 'add' 'add_ln72_542' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 813 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_543)   --->   "%mul_ln72_469 = mul i22 %sext_ln72_23, i22 26" [nn.cpp:72]   --->   Operation 813 'mul' 'mul_ln72_469' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_556 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_542, i32 8, i32 23" [nn.cpp:72]   --->   Operation 814 'partselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 815 [1/1] (0.00ns)   --->   "%shl_ln72_648 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_556, i8 0" [nn.cpp:72]   --->   Operation 815 'bitconcatenate' 'shl_ln72_648' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 816 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_543)   --->   "%sext_ln72_470 = sext i22 %mul_ln72_469" [nn.cpp:72]   --->   Operation 816 'sext' 'sext_ln72_470' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 817 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_543 = add i24 %shl_ln72_648, i24 %sext_ln72_470" [nn.cpp:72]   --->   Operation 817 'add' 'add_ln72_543' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 818 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_547)   --->   "%mul_ln72_470 = mul i22 %sext_ln72_36, i22 4194275" [nn.cpp:72]   --->   Operation 818 'mul' 'mul_ln72_470' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 819 [1/1] (5.57ns)   --->   "%mul_ln72_473 = mul i24 %sext_ln72_22, i24 16776874" [nn.cpp:72]   --->   Operation 819 'mul' 'mul_ln72_473' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_567 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_473, i32 8, i32 23" [nn.cpp:72]   --->   Operation 820 'partselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 821 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_554)   --->   "%mul_ln72_474 = mul i24 %sext_ln72_6, i24 16776166" [nn.cpp:72]   --->   Operation 821 'mul' 'mul_ln72_474' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln72_1 = sext i16 %input_5_read" [nn.cpp:72]   --->   Operation 822 'sext' 'sext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 823 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72 = add i24 %shl_ln72_1, i24 %mul_ln72_1" [nn.cpp:72]   --->   Operation 823 'add' 'add_ln72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln72_5 = sext i16 %input_12_read" [nn.cpp:72]   --->   Operation 824 'sext' 'sext_ln72_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72, i32 8, i32 23" [nn.cpp:72]   --->   Operation 825 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 826 [1/1] (0.00ns)   --->   "%shl_ln72_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:72]   --->   Operation 826 'bitconcatenate' 'shl_ln72_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 827 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_1)   --->   "%mul_ln72_2 = mul i24 %sext_ln72_6, i24 16775305" [nn.cpp:72]   --->   Operation 827 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 828 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_1 = add i24 %shl_ln72_3, i24 %mul_ln72_2" [nn.cpp:72]   --->   Operation 828 'add' 'add_ln72_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln72_9 = sext i16 %input_17_read" [nn.cpp:72]   --->   Operation 829 'sext' 'sext_ln72_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln72_10 = sext i16 %input_17_read" [nn.cpp:72]   --->   Operation 830 'sext' 'sext_ln72_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 831 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_2)   --->   "%mul_ln72_3 = mul i24 %sext_ln72_7, i24 227" [nn.cpp:72]   --->   Operation 831 'mul' 'mul_ln72_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln72_11 = sext i16 %input_18_read" [nn.cpp:72]   --->   Operation 832 'sext' 'sext_ln72_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln72_12 = sext i16 %input_18_read" [nn.cpp:72]   --->   Operation 833 'sext' 'sext_ln72_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln72_18 = sext i16 %input_39_read" [nn.cpp:72]   --->   Operation 834 'sext' 'sext_ln72_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 835 [1/1] (0.00ns)   --->   "%shl_ln72_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_11_read, i6 0" [nn.cpp:72]   --->   Operation 835 'bitconcatenate' 'shl_ln72_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln72_37 = sext i22 %shl_ln72_21" [nn.cpp:72]   --->   Operation 836 'sext' 'sext_ln72_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 837 [1/1] (0.00ns)   --->   "%shl_ln72_22 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_11_read, i3 0" [nn.cpp:72]   --->   Operation 837 'bitconcatenate' 'shl_ln72_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln72_39 = sext i19 %shl_ln72_22" [nn.cpp:72]   --->   Operation 838 'sext' 'sext_ln72_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 839 [1/1] (2.35ns)   --->   "%sub_ln72_10 = sub i23 %sext_ln72_39, i23 %sext_ln72_37" [nn.cpp:72]   --->   Operation 839 'sub' 'sub_ln72_10' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 840 [1/1] (0.00ns)   --->   "%shl_ln72_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:72]   --->   Operation 840 'bitconcatenate' 'shl_ln72_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln72_40 = sext i23 %sub_ln72_10" [nn.cpp:72]   --->   Operation 841 'sext' 'sext_ln72_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 842 [1/1] (2.42ns)   --->   "%add_ln72_8 = add i24 %shl_ln72_23, i24 %sext_ln72_40" [nn.cpp:72]   --->   Operation 842 'add' 'add_ln72_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 843 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_9)   --->   "%mul_ln72_7 = mul i21 %sext_ln72_42, i21 11" [nn.cpp:72]   --->   Operation 843 'mul' 'mul_ln72_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_8, i32 8, i32 23" [nn.cpp:72]   --->   Operation 844 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 845 [1/1] (0.00ns)   --->   "%shl_ln72_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:72]   --->   Operation 845 'bitconcatenate' 'shl_ln72_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 846 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_9)   --->   "%sext_ln72_43 = sext i21 %mul_ln72_7" [nn.cpp:72]   --->   Operation 846 'sext' 'sext_ln72_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 847 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_9 = add i24 %shl_ln72_24, i24 %sext_ln72_43" [nn.cpp:72]   --->   Operation 847 'add' 'add_ln72_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln72_46 = sext i16 %input_21_read" [nn.cpp:72]   --->   Operation 848 'sext' 'sext_ln72_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln72_48 = sext i16 %input_21_read" [nn.cpp:72]   --->   Operation 849 'sext' 'sext_ln72_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln72_49 = sext i16 %input_21_read" [nn.cpp:72]   --->   Operation 850 'sext' 'sext_ln72_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 851 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_12)   --->   "%mul_ln72_8 = mul i23 %sext_ln72_49, i23 8388561" [nn.cpp:72]   --->   Operation 851 'mul' 'mul_ln72_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln72_52 = sext i16 %input_22_read" [nn.cpp:72]   --->   Operation 852 'sext' 'sext_ln72_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 853 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_22)   --->   "%mul_ln72_13 = mul i24 %sext_ln72, i24 873" [nn.cpp:72]   --->   Operation 853 'mul' 'mul_ln72_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 854 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_23)   --->   "%mul_ln72_14 = mul i22 %sext_ln72_10, i22 22" [nn.cpp:72]   --->   Operation 854 'mul' 'mul_ln72_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln72_115 = sext i16 %input_20_read" [nn.cpp:72]   --->   Operation 855 'sext' 'sext_ln72_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln72_133 = sext i16 %input_13_read" [nn.cpp:72]   --->   Operation 856 'sext' 'sext_ln72_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 857 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_31 = add i24 %shl_ln72_53, i24 %mul_ln72_22" [nn.cpp:72]   --->   Operation 857 'add' 'add_ln72_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 858 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_32)   --->   "%mul_ln72_23 = mul i24 %sext_ln72_41, i24 7391" [nn.cpp:72]   --->   Operation 858 'mul' 'mul_ln72_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_31, i32 8, i32 23" [nn.cpp:72]   --->   Operation 859 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln72_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0" [nn.cpp:72]   --->   Operation 860 'bitconcatenate' 'shl_ln72_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 861 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_32 = add i24 %shl_ln72_54, i24 %mul_ln72_23" [nn.cpp:72]   --->   Operation 861 'add' 'add_ln72_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 862 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_34)   --->   "%mul_ln72_24 = mul i23 %sext_ln72_13, i23 8388567" [nn.cpp:72]   --->   Operation 862 'mul' 'mul_ln72_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 863 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_35)   --->   "%mul_ln72_25 = mul i22 %sext_ln72_48, i22 4194281" [nn.cpp:72]   --->   Operation 863 'mul' 'mul_ln72_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln72_141 = sext i16 %input_25_read" [nn.cpp:72]   --->   Operation 864 'sext' 'sext_ln72_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 865 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_43)   --->   "%mul_ln72_33 = mul i24 %sext_ln72_35, i24 106" [nn.cpp:72]   --->   Operation 865 'mul' 'mul_ln72_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln72_67 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0" [nn.cpp:72]   --->   Operation 866 'bitconcatenate' 'shl_ln72_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 867 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_43 = add i24 %shl_ln72_67, i24 %mul_ln72_33" [nn.cpp:72]   --->   Operation 867 'add' 'add_ln72_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 868 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_44)   --->   "%mul_ln72_34 = mul i24 %sext_ln72_134, i24 7611" [nn.cpp:72]   --->   Operation 868 'mul' 'mul_ln72_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 869 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_45)   --->   "%mul_ln72_35 = mul i24 %sext_ln72_41, i24 12796" [nn.cpp:72]   --->   Operation 869 'mul' 'mul_ln72_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln72_143 = sext i16 %input_24_read" [nn.cpp:72]   --->   Operation 870 'sext' 'sext_ln72_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 871 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_53 = add i24 %shl_ln72_80, i24 %mul_ln72_42" [nn.cpp:72]   --->   Operation 871 'add' 'add_ln72_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 872 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_54)   --->   "%mul_ln72_43 = mul i24 %sext_ln72_132, i24 1066" [nn.cpp:72]   --->   Operation 872 'mul' 'mul_ln72_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_53, i32 8, i32 23" [nn.cpp:72]   --->   Operation 873 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 874 [1/1] (0.00ns)   --->   "%shl_ln72_81 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0" [nn.cpp:72]   --->   Operation 874 'bitconcatenate' 'shl_ln72_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 875 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_54 = add i24 %shl_ln72_81, i24 %mul_ln72_43" [nn.cpp:72]   --->   Operation 875 'add' 'add_ln72_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 876 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_56)   --->   "%mul_ln72_44 = mul i24 %sext_ln72_41, i24 1191" [nn.cpp:72]   --->   Operation 876 'mul' 'mul_ln72_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 877 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_57)   --->   "%mul_ln72_45 = mul i24 %sext_ln72_7, i24 460" [nn.cpp:72]   --->   Operation 877 'mul' 'mul_ln72_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 878 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_66 = add i24 %shl_ln72_94, i24 %mul_ln72_54" [nn.cpp:72]   --->   Operation 878 'add' 'add_ln72_66' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_66, i32 8, i32 23" [nn.cpp:72]   --->   Operation 879 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln72_95 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_67, i8 0" [nn.cpp:72]   --->   Operation 880 'bitconcatenate' 'shl_ln72_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 881 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_67)   --->   "%mul_ln72_55 = mul i24 %sext_ln72_165, i24 9190" [nn.cpp:72]   --->   Operation 881 'mul' 'mul_ln72_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 882 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_67 = add i24 %shl_ln72_95, i24 %mul_ln72_55" [nn.cpp:72]   --->   Operation 882 'add' 'add_ln72_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 883 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_68)   --->   "%mul_ln72_56 = mul i24 %sext_ln72_7, i24 3096" [nn.cpp:72]   --->   Operation 883 'mul' 'mul_ln72_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln72_169 = sext i16 %input_19_read" [nn.cpp:72]   --->   Operation 884 'sext' 'sext_ln72_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 885 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_69)   --->   "%mul_ln72_57 = mul i24 %sext_ln72_168, i24 5506" [nn.cpp:72]   --->   Operation 885 'mul' 'mul_ln72_57' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln72_178 = sext i16 %input_8_read" [nn.cpp:72]   --->   Operation 886 'sext' 'sext_ln72_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 887 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_80 = add i24 %shl_ln72_110, i24 %mul_ln72_68" [nn.cpp:72]   --->   Operation 887 'add' 'add_ln72_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 888 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_81)   --->   "%mul_ln72_69 = mul i24 %sext_ln72_6, i24 95" [nn.cpp:72]   --->   Operation 888 'mul' 'mul_ln72_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_80, i32 8, i32 23" [nn.cpp:72]   --->   Operation 889 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln72_111 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_81, i8 0" [nn.cpp:72]   --->   Operation 890 'bitconcatenate' 'shl_ln72_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 891 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_81 = add i24 %shl_ln72_111, i24 %mul_ln72_69" [nn.cpp:72]   --->   Operation 891 'add' 'add_ln72_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 892 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_82)   --->   "%mul_ln72_70 = mul i24 %sext_ln72_114, i24 348" [nn.cpp:72]   --->   Operation 892 'mul' 'mul_ln72_70' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 893 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_83)   --->   "%mul_ln72_71 = mul i24 %sext_ln72_143, i24 16776522" [nn.cpp:72]   --->   Operation 893 'mul' 'mul_ln72_71' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 894 [1/1] (0.00ns)   --->   "%shl_ln72_123 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_91, i8 0" [nn.cpp:72]   --->   Operation 894 'bitconcatenate' 'shl_ln72_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 895 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_91)   --->   "%mul_ln72_79 = mul i24 %sext_ln72_28, i24 317" [nn.cpp:72]   --->   Operation 895 'mul' 'mul_ln72_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 896 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_91 = add i24 %shl_ln72_123, i24 %mul_ln72_79" [nn.cpp:72]   --->   Operation 896 'add' 'add_ln72_91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 897 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_92)   --->   "%mul_ln72_80 = mul i24 %sext_ln72_35, i24 198" [nn.cpp:72]   --->   Operation 897 'mul' 'mul_ln72_80' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 898 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_93)   --->   "%mul_ln72_81 = mul i24 %sext_ln72_168, i24 658" [nn.cpp:72]   --->   Operation 898 'mul' 'mul_ln72_81' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 899 [1/1] (5.57ns)   --->   "%mul_ln72_88 = mul i24 %sext_ln72_11, i24 2114" [nn.cpp:72]   --->   Operation 899 'mul' 'mul_ln72_88' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_88, i32 8, i32 23" [nn.cpp:72]   --->   Operation 900 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 901 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_101)   --->   "%mul_ln72_89 = mul i24 %sext_ln72_168, i24 5723" [nn.cpp:72]   --->   Operation 901 'mul' 'mul_ln72_89' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 902 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_106 = add i24 %shl_ln72_140, i24 %mul_ln72_95" [nn.cpp:72]   --->   Operation 902 'add' 'add_ln72_106' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_106, i32 8, i32 23" [nn.cpp:72]   --->   Operation 903 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 904 [1/1] (0.00ns)   --->   "%shl_ln72_141 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_107, i8 0" [nn.cpp:72]   --->   Operation 904 'bitconcatenate' 'shl_ln72_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 905 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_107)   --->   "%mul_ln72_96 = mul i24 %sext_ln72_180, i24 1183" [nn.cpp:72]   --->   Operation 905 'mul' 'mul_ln72_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 906 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_107 = add i24 %shl_ln72_141, i24 %mul_ln72_96" [nn.cpp:72]   --->   Operation 906 'add' 'add_ln72_107' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 907 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_108)   --->   "%mul_ln72_97 = mul i24 %sext_ln72_41, i24 2060" [nn.cpp:72]   --->   Operation 907 'mul' 'mul_ln72_97' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 908 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_109)   --->   "%mul_ln72_98 = mul i24 %sext_ln72_195, i24 2690" [nn.cpp:72]   --->   Operation 908 'mul' 'mul_ln72_98' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 909 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_115 = add i24 %shl_ln72_151, i24 %mul_ln72_102" [nn.cpp:72]   --->   Operation 909 'add' 'add_ln72_115' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_115, i32 8, i32 23" [nn.cpp:72]   --->   Operation 910 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 911 [1/1] (0.00ns)   --->   "%shl_ln72_152 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_116, i8 0" [nn.cpp:72]   --->   Operation 911 'bitconcatenate' 'shl_ln72_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 912 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_116)   --->   "%mul_ln72_103 = mul i24 %sext_ln72_35, i24 16776890" [nn.cpp:72]   --->   Operation 912 'mul' 'mul_ln72_103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 913 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_116 = add i24 %shl_ln72_152, i24 %mul_ln72_103" [nn.cpp:72]   --->   Operation 913 'add' 'add_ln72_116' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 914 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_117)   --->   "%mul_ln72_104 = mul i24 %sext_ln72_165, i24 206" [nn.cpp:72]   --->   Operation 914 'mul' 'mul_ln72_104' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 915 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_118)   --->   "%mul_ln72_105 = mul i24 %sext_ln72_114, i24 231" [nn.cpp:72]   --->   Operation 915 'mul' 'mul_ln72_105' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 916 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_131 = add i24 %shl_ln72_174, i24 %mul_ln72_115" [nn.cpp:72]   --->   Operation 916 'add' 'add_ln72_131' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_131, i32 8, i32 23" [nn.cpp:72]   --->   Operation 917 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 918 [1/1] (0.00ns)   --->   "%shl_ln72_175 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_133, i8 0" [nn.cpp:72]   --->   Operation 918 'bitconcatenate' 'shl_ln72_175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 919 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_132)   --->   "%mul_ln72_116 = mul i24 %sext_ln72_69, i24 16775483" [nn.cpp:72]   --->   Operation 919 'mul' 'mul_ln72_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 920 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_132 = add i24 %shl_ln72_175, i24 %mul_ln72_116" [nn.cpp:72]   --->   Operation 920 'add' 'add_ln72_132' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 921 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_133)   --->   "%mul_ln72_117 = mul i24 %sext_ln72_177, i24 727" [nn.cpp:72]   --->   Operation 921 'mul' 'mul_ln72_117' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 922 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_134)   --->   "%mul_ln72_118 = mul i24 %sext_ln72_18, i24 16776939" [nn.cpp:72]   --->   Operation 922 'mul' 'mul_ln72_118' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 923 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_137)   --->   "%mul_ln72_122 = mul i24 %sext_ln72_6, i24 16776988" [nn.cpp:72]   --->   Operation 923 'mul' 'mul_ln72_122' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 924 [1/1] (0.00ns)   --->   "%shl_ln72_180 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_138, i8 0" [nn.cpp:72]   --->   Operation 924 'bitconcatenate' 'shl_ln72_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 925 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_137 = add i24 %shl_ln72_180, i24 %mul_ln72_122" [nn.cpp:72]   --->   Operation 925 'add' 'add_ln72_137' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 926 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_138)   --->   "%mul_ln72_123 = mul i24 %sext_ln72_134, i24 16775537" [nn.cpp:72]   --->   Operation 926 'mul' 'mul_ln72_123' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 927 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_139)   --->   "%mul_ln72_124 = mul i24 %sext_ln72_7, i24 16777127" [nn.cpp:72]   --->   Operation 927 'mul' 'mul_ln72_124' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 928 [1/1] (0.00ns)   --->   "%shl_ln72_189 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_146, i8 0" [nn.cpp:72]   --->   Operation 928 'bitconcatenate' 'shl_ln72_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 929 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_145)   --->   "%mul_ln72_129 = mul i24 %sext_ln72, i24 16775409" [nn.cpp:72]   --->   Operation 929 'mul' 'mul_ln72_129' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 930 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_145 = add i24 %shl_ln72_189, i24 %mul_ln72_129" [nn.cpp:72]   --->   Operation 930 'add' 'add_ln72_145' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 931 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_146)   --->   "%mul_ln72_130 = mul i24 %sext_ln72_35, i24 16776605" [nn.cpp:72]   --->   Operation 931 'mul' 'mul_ln72_130' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 932 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_147)   --->   "%mul_ln72_131 = mul i24 %sext_ln72_46, i24 115" [nn.cpp:72]   --->   Operation 932 'mul' 'mul_ln72_131' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 933 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_153 = add i24 %shl_ln72_199, i24 %mul_ln72_137" [nn.cpp:72]   --->   Operation 933 'add' 'add_ln72_153' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 934 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_154)   --->   "%mul_ln72_138 = mul i24 %sext_ln72_168, i24 102" [nn.cpp:72]   --->   Operation 934 'mul' 'mul_ln72_138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_153, i32 8, i32 23" [nn.cpp:72]   --->   Operation 935 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 936 [1/1] (0.00ns)   --->   "%shl_ln72_200 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_155, i8 0" [nn.cpp:72]   --->   Operation 936 'bitconcatenate' 'shl_ln72_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 937 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_154 = add i24 %shl_ln72_200, i24 %mul_ln72_138" [nn.cpp:72]   --->   Operation 937 'add' 'add_ln72_154' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 938 [1/1] (0.00ns)   --->   "%shl_ln72_201 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_21_read, i5 0" [nn.cpp:72]   --->   Operation 938 'bitconcatenate' 'shl_ln72_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln72_217 = sext i21 %shl_ln72_201" [nn.cpp:72]   --->   Operation 939 'sext' 'sext_ln72_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 940 [1/1] (2.31ns)   --->   "%sub_ln72_38 = sub i22 0, i22 %sext_ln72_217" [nn.cpp:72]   --->   Operation 940 'sub' 'sub_ln72_38' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 941 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_156)   --->   "%mul_ln72_139 = mul i24 %sext_ln72_122, i24 16777116" [nn.cpp:72]   --->   Operation 941 'mul' 'mul_ln72_139' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 942 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_157)   --->   "%mul_ln72_140 = mul i24 %sext_ln72_177, i24 16776154" [nn.cpp:72]   --->   Operation 942 'mul' 'mul_ln72_140' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 943 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_162 = add i24 %sext_ln72_219, i24 %mul_ln72_146" [nn.cpp:72]   --->   Operation 943 'add' 'add_ln72_162' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 944 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_163)   --->   "%mul_ln72_147 = mul i24 %sext_ln72_28, i24 16777108" [nn.cpp:72]   --->   Operation 944 'mul' 'mul_ln72_147' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_162, i32 8, i32 23" [nn.cpp:72]   --->   Operation 945 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 946 [1/1] (0.00ns)   --->   "%shl_ln72_209 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_164, i8 0" [nn.cpp:72]   --->   Operation 946 'bitconcatenate' 'shl_ln72_209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 947 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_163 = add i24 %shl_ln72_209, i24 %mul_ln72_147" [nn.cpp:72]   --->   Operation 947 'add' 'add_ln72_163' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 948 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_164)   --->   "%mul_ln72_148 = mul i24 %sext_ln72_132, i24 16774255" [nn.cpp:72]   --->   Operation 948 'mul' 'mul_ln72_148' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 949 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_166)   --->   "%mul_ln72_149 = mul i24 %sext_ln72_6, i24 780" [nn.cpp:72]   --->   Operation 949 'mul' 'mul_ln72_149' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 950 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_173 = add i24 %shl_ln72_222, i24 %mul_ln72_156" [nn.cpp:72]   --->   Operation 950 'add' 'add_ln72_173' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln72_228 = sext i16 %input_9_read" [nn.cpp:72]   --->   Operation 951 'sext' 'sext_ln72_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_173, i32 8, i32 23" [nn.cpp:72]   --->   Operation 952 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 953 [1/1] (0.00ns)   --->   "%shl_ln72_223 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_175, i8 0" [nn.cpp:72]   --->   Operation 953 'bitconcatenate' 'shl_ln72_223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 954 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_174)   --->   "%mul_ln72_157 = mul i24 %sext_ln72_226, i24 187" [nn.cpp:72]   --->   Operation 954 'mul' 'mul_ln72_157' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 955 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_174 = add i24 %shl_ln72_223, i24 %mul_ln72_157" [nn.cpp:72]   --->   Operation 955 'add' 'add_ln72_174' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 956 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_175)   --->   "%mul_ln72_158 = mul i24 %sext_ln72_35, i24 16776794" [nn.cpp:72]   --->   Operation 956 'mul' 'mul_ln72_158' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 957 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_176)   --->   "%mul_ln72_159 = mul i24 %sext_ln72_165, i24 744" [nn.cpp:72]   --->   Operation 957 'mul' 'mul_ln72_159' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 958 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_184 = add i24 %shl_ln72_235, i24 %sext_ln72_236" [nn.cpp:72]   --->   Operation 958 'add' 'add_ln72_184' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 959 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_185)   --->   "%mul_ln72_167 = mul i24 %sext_ln72_7, i24 16777137" [nn.cpp:72]   --->   Operation 959 'mul' 'mul_ln72_167' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_184, i32 8, i32 23" [nn.cpp:72]   --->   Operation 960 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 961 [1/1] (0.00ns)   --->   "%shl_ln72_236 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_186, i8 0" [nn.cpp:72]   --->   Operation 961 'bitconcatenate' 'shl_ln72_236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 962 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_185 = add i24 %shl_ln72_236, i24 %mul_ln72_167" [nn.cpp:72]   --->   Operation 962 'add' 'add_ln72_185' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 963 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_197)   --->   "%mul_ln72_175 = mul i24 %sext_ln72_132, i24 415" [nn.cpp:72]   --->   Operation 963 'mul' 'mul_ln72_175' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 964 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_203 = add i24 %shl_ln72_258, i24 %sext_ln72_253" [nn.cpp:72]   --->   Operation 964 'add' 'add_ln72_203' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_203, i32 8, i32 23" [nn.cpp:72]   --->   Operation 965 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 966 [1/1] (0.00ns)   --->   "%shl_ln72_259 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_206, i8 0" [nn.cpp:72]   --->   Operation 966 'bitconcatenate' 'shl_ln72_259' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 967 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_204)   --->   "%mul_ln72_181 = mul i24 %sext_ln72_132, i24 378" [nn.cpp:72]   --->   Operation 967 'mul' 'mul_ln72_181' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 968 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_204 = add i24 %shl_ln72_259, i24 %mul_ln72_181" [nn.cpp:72]   --->   Operation 968 'add' 'add_ln72_204' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 969 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_205)   --->   "%mul_ln72_182 = mul i24 %sext_ln72_180, i24 16775905" [nn.cpp:72]   --->   Operation 969 'mul' 'mul_ln72_182' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 970 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_210 = add i24 %shl_ln72_266, i24 %mul_ln72_186" [nn.cpp:72]   --->   Operation 970 'add' 'add_ln72_210' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_210, i32 8, i32 23" [nn.cpp:72]   --->   Operation 971 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 972 [1/1] (0.00ns)   --->   "%shl_ln72_267 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_213, i8 0" [nn.cpp:72]   --->   Operation 972 'bitconcatenate' 'shl_ln72_267' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 973 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_211)   --->   "%mul_ln72_187 = mul i24 %sext_ln72_3, i24 310" [nn.cpp:72]   --->   Operation 973 'mul' 'mul_ln72_187' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 974 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_211 = add i24 %shl_ln72_267, i24 %mul_ln72_187" [nn.cpp:72]   --->   Operation 974 'add' 'add_ln72_211' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 975 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_212)   --->   "%mul_ln72_188 = mul i24 %sext_ln72_41, i24 1265" [nn.cpp:72]   --->   Operation 975 'mul' 'mul_ln72_188' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 976 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_213)   --->   "%mul_ln72_189 = mul i23 %sext_ln72_169, i23 8388569" [nn.cpp:72]   --->   Operation 976 'mul' 'mul_ln72_189' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 977 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_219 = add i23 %sext_ln72_261, i23 %mul_ln72_195" [nn.cpp:72]   --->   Operation 977 'add' 'add_ln72_219' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 978 [1/1] (0.00ns)   --->   "%shl_ln72_276 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_3_read, i6 0" [nn.cpp:72]   --->   Operation 978 'bitconcatenate' 'shl_ln72_276' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln72_262 = sext i22 %shl_ln72_276" [nn.cpp:72]   --->   Operation 979 'sext' 'sext_ln72_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 980 [1/1] (0.00ns)   --->   "%shl_ln72_277 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_3_read, i3 0" [nn.cpp:72]   --->   Operation 980 'bitconcatenate' 'shl_ln72_277' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln72_263 = sext i19 %shl_ln72_277" [nn.cpp:72]   --->   Operation 981 'sext' 'sext_ln72_263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 982 [1/1] (2.35ns)   --->   "%sub_ln72_52 = sub i23 %sext_ln72_263, i23 %sext_ln72_262" [nn.cpp:72]   --->   Operation 982 'sub' 'sub_ln72_52' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln72_219, i32 8, i32 22" [nn.cpp:72]   --->   Operation 983 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_223 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_222, i8 0" [nn.cpp:72]   --->   Operation 984 'bitconcatenate' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln72_264 = sext i23 %tmp_223" [nn.cpp:72]   --->   Operation 985 'sext' 'sext_ln72_264' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln72_265 = sext i23 %sub_ln72_52" [nn.cpp:72]   --->   Operation 986 'sext' 'sext_ln72_265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 987 [1/1] (2.38ns)   --->   "%add_ln72_220 = add i24 %sext_ln72_264, i24 %sext_ln72_265" [nn.cpp:72]   --->   Operation 987 'add' 'add_ln72_220' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 988 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_221)   --->   "%mul_ln72_196 = mul i23 %sext_ln72_29, i23 8388554" [nn.cpp:72]   --->   Operation 988 'mul' 'mul_ln72_196' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_220, i32 8, i32 23" [nn.cpp:72]   --->   Operation 989 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 990 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_223)   --->   "%mul_ln72_197 = mul i22 %sext_ln72_141, i22 21" [nn.cpp:72]   --->   Operation 990 'mul' 'mul_ln72_197' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 991 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_226)   --->   "%mul_ln72_201 = mul i22 %sext_ln72_1, i22 29" [nn.cpp:72]   --->   Operation 991 'mul' 'mul_ln72_201' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 992 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_230 = add i24 %shl_ln72_285, i24 %mul_ln72_204" [nn.cpp:72]   --->   Operation 992 'add' 'add_ln72_230' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_230, i32 8, i32 23" [nn.cpp:72]   --->   Operation 993 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 994 [1/1] (0.00ns)   --->   "%shl_ln72_286 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_235, i8 0" [nn.cpp:72]   --->   Operation 994 'bitconcatenate' 'shl_ln72_286' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 995 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_231)   --->   "%mul_ln72_205 = mul i24 %sext_ln72_6, i24 1512" [nn.cpp:72]   --->   Operation 995 'mul' 'mul_ln72_205' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 996 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_231 = add i24 %shl_ln72_286, i24 %mul_ln72_205" [nn.cpp:72]   --->   Operation 996 'add' 'add_ln72_231' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 997 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_232)   --->   "%mul_ln72_206 = mul i24 %sext_ln72_165, i24 11718" [nn.cpp:72]   --->   Operation 997 'mul' 'mul_ln72_206' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 998 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_234)   --->   "%mul_ln72_207 = mul i22 %sext_ln72_52, i22 27" [nn.cpp:72]   --->   Operation 998 'mul' 'mul_ln72_207' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 999 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_241 = add i24 %sext_ln72_278, i24 %mul_ln72_215" [nn.cpp:72]   --->   Operation 999 'add' 'add_ln72_241' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_241, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1000 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1001 [1/1] (0.00ns)   --->   "%shl_ln72_296 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_246, i8 0" [nn.cpp:72]   --->   Operation 1001 'bitconcatenate' 'shl_ln72_296' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1002 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_242)   --->   "%mul_ln72_216 = mul i24 %sext_ln72_180, i24 16776034" [nn.cpp:72]   --->   Operation 1002 'mul' 'mul_ln72_216' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1003 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_242 = add i24 %shl_ln72_296, i24 %mul_ln72_216" [nn.cpp:72]   --->   Operation 1003 'add' 'add_ln72_242' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1004 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_243)   --->   "%mul_ln72_217 = mul i24 %sext_ln72_3, i24 16776714" [nn.cpp:72]   --->   Operation 1004 'mul' 'mul_ln72_217' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1005 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_244)   --->   "%mul_ln72_218 = mul i24 %sext_ln72_114, i24 312" [nn.cpp:72]   --->   Operation 1005 'mul' 'mul_ln72_218' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1006 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_250 = add i22 %sext_ln72_307, i22 %mul_ln72_222" [nn.cpp:72]   --->   Operation 1006 'add' 'add_ln72_250' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1007 [1/1] (0.00ns)   --->   "%shl_ln72_308 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_13_read, i4 0" [nn.cpp:72]   --->   Operation 1007 'bitconcatenate' 'shl_ln72_308' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln72_287 = sext i20 %shl_ln72_308" [nn.cpp:72]   --->   Operation 1008 'sext' 'sext_ln72_287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1009 [1/1] (0.00ns)   --->   "%shl_ln72_309 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_13_read, i1 0" [nn.cpp:72]   --->   Operation 1009 'bitconcatenate' 'shl_ln72_309' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln72_288 = sext i17 %shl_ln72_309" [nn.cpp:72]   --->   Operation 1010 'sext' 'sext_ln72_288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1011 [1/1] (2.28ns)   --->   "%add_ln72_559 = add i21 %sext_ln72_287, i21 %sext_ln72_288" [nn.cpp:72]   --->   Operation 1011 'add' 'add_ln72_559' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %add_ln72_250, i32 8, i32 21" [nn.cpp:72]   --->   Operation 1012 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_256 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %tmp_255, i8 0" [nn.cpp:72]   --->   Operation 1013 'bitconcatenate' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln72_321 = sext i22 %tmp_256" [nn.cpp:72]   --->   Operation 1014 'sext' 'sext_ln72_321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln72_289 = sext i21 %add_ln72_559" [nn.cpp:72]   --->   Operation 1015 'sext' 'sext_ln72_289' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1016 [1/1] (2.35ns)   --->   "%add_ln72_251 = add i24 %sext_ln72_321, i24 %sext_ln72_289" [nn.cpp:72]   --->   Operation 1016 'add' 'add_ln72_251' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1017 [1/1] (0.00ns)   --->   "%shl_ln72_310 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_17_read, i3 0" [nn.cpp:72]   --->   Operation 1017 'bitconcatenate' 'shl_ln72_310' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln72_290 = sext i19 %shl_ln72_310" [nn.cpp:72]   --->   Operation 1018 'sext' 'sext_ln72_290' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1019 [1/1] (2.25ns)   --->   "%sub_ln72_56 = sub i20 0, i20 %sext_ln72_290" [nn.cpp:72]   --->   Operation 1019 'sub' 'sub_ln72_56' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1020 [1/1] (0.00ns)   --->   "%shl_ln72_311 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_17_read, i1 0" [nn.cpp:72]   --->   Operation 1020 'bitconcatenate' 'shl_ln72_311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln72_291 = sext i17 %shl_ln72_311" [nn.cpp:72]   --->   Operation 1021 'sext' 'sext_ln72_291' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1022 [1/1] (2.28ns)   --->   "%sub_ln72_57 = sub i20 %sub_ln72_56, i20 %sext_ln72_291" [nn.cpp:72]   --->   Operation 1022 'sub' 'sub_ln72_57' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_251, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1023 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1024 [1/1] (0.00ns)   --->   "%shl_ln72_312 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_257, i8 0" [nn.cpp:72]   --->   Operation 1024 'bitconcatenate' 'shl_ln72_312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln72_292 = sext i20 %sub_ln72_57" [nn.cpp:72]   --->   Operation 1025 'sext' 'sext_ln72_292' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1026 [1/1] (2.42ns)   --->   "%add_ln72_252 = add i24 %shl_ln72_312, i24 %sext_ln72_292" [nn.cpp:72]   --->   Operation 1026 'add' 'add_ln72_252' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_252, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1027 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1028 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_254)   --->   "%mul_ln72_223 = mul i23 %sext_ln72_115, i23 8388558" [nn.cpp:72]   --->   Operation 1028 'mul' 'mul_ln72_223' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1029 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_263 = add i24 %shl_ln72_326, i24 %mul_ln72_230" [nn.cpp:72]   --->   Operation 1029 'add' 'add_ln72_263' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1030 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_264)   --->   "%mul_ln72_231 = mul i24 %sext_ln72_226, i24 16776770" [nn.cpp:72]   --->   Operation 1030 'mul' 'mul_ln72_231' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_263, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1031 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1032 [1/1] (0.00ns)   --->   "%shl_ln72_327 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_269, i8 0" [nn.cpp:72]   --->   Operation 1032 'bitconcatenate' 'shl_ln72_327' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1033 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_264 = add i24 %shl_ln72_327, i24 %mul_ln72_231" [nn.cpp:72]   --->   Operation 1033 'add' 'add_ln72_264' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1034 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_265)   --->   "%mul_ln72_232 = mul i24 %sext_ln72_6, i24 421" [nn.cpp:72]   --->   Operation 1034 'mul' 'mul_ln72_232' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1035 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_266)   --->   "%mul_ln72_233 = mul i24 %sext_ln72_134, i24 16776168" [nn.cpp:72]   --->   Operation 1035 'mul' 'mul_ln72_233' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1036 [1/1] (0.00ns)   --->   "%shl_ln72_336 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_278, i8 0" [nn.cpp:72]   --->   Operation 1036 'bitconcatenate' 'shl_ln72_336' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1037 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_273)   --->   "%mul_ln72_241 = mul i24 %sext_ln72_134, i24 16777009" [nn.cpp:72]   --->   Operation 1037 'mul' 'mul_ln72_241' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1038 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_273 = add i24 %shl_ln72_336, i24 %mul_ln72_241" [nn.cpp:72]   --->   Operation 1038 'add' 'add_ln72_273' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1039 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_274)   --->   "%mul_ln72_242 = mul i24 %sext_ln72_195, i24 2392" [nn.cpp:72]   --->   Operation 1039 'mul' 'mul_ln72_242' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1040 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_275)   --->   "%mul_ln72_243 = mul i24 %sext_ln72_114, i24 16777146" [nn.cpp:72]   --->   Operation 1040 'mul' 'mul_ln72_243' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1041 [1/1] (0.00ns)   --->   "%shl_ln72_347 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_9_read, i4 0" [nn.cpp:72]   --->   Operation 1041 'bitconcatenate' 'shl_ln72_347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln72_309 = sext i20 %shl_ln72_347" [nn.cpp:72]   --->   Operation 1042 'sext' 'sext_ln72_309' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1043 [1/1] (0.00ns)   --->   "%shl_ln72_348 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_9_read, i2 0" [nn.cpp:72]   --->   Operation 1043 'bitconcatenate' 'shl_ln72_348' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln72_310 = sext i18 %shl_ln72_348" [nn.cpp:72]   --->   Operation 1044 'sext' 'sext_ln72_310' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1045 [1/1] (2.28ns)   --->   "%sub_ln72_63 = sub i21 %sext_ln72_310, i21 %sext_ln72_309" [nn.cpp:72]   --->   Operation 1045 'sub' 'sub_ln72_63' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1046 [1/1] (0.00ns)   --->   "%shl_ln72_349 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_289, i8 0" [nn.cpp:72]   --->   Operation 1046 'bitconcatenate' 'shl_ln72_349' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln72_311 = sext i21 %sub_ln72_63" [nn.cpp:72]   --->   Operation 1047 'sext' 'sext_ln72_311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1048 [1/1] (2.42ns)   --->   "%add_ln72_284 = add i24 %shl_ln72_349, i24 %sext_ln72_311" [nn.cpp:72]   --->   Operation 1048 'add' 'add_ln72_284' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_284, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1049 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1050 [1/1] (0.00ns)   --->   "%shl_ln72_350 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_290, i8 0" [nn.cpp:72]   --->   Operation 1050 'bitconcatenate' 'shl_ln72_350' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1051 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_285)   --->   "%mul_ln72_252 = mul i24 %sext_ln72_6, i24 1151" [nn.cpp:72]   --->   Operation 1051 'mul' 'mul_ln72_252' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1052 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_285 = add i24 %shl_ln72_350, i24 %mul_ln72_252" [nn.cpp:72]   --->   Operation 1052 'add' 'add_ln72_285' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1053 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_286)   --->   "%mul_ln72_253 = mul i24 %sext_ln72_195, i24 16776558" [nn.cpp:72]   --->   Operation 1053 'mul' 'mul_ln72_253' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1054 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_287)   --->   "%mul_ln72_254 = mul i21 %sext_ln72_12, i21 2097139" [nn.cpp:72]   --->   Operation 1054 'mul' 'mul_ln72_254' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1055 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_296 = add i24 %shl_ln72_361, i24 %mul_ln72_264" [nn.cpp:72]   --->   Operation 1055 'add' 'add_ln72_296' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_296, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1056 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1057 [1/1] (0.00ns)   --->   "%shl_ln72_362 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_302, i8 0" [nn.cpp:72]   --->   Operation 1057 'bitconcatenate' 'shl_ln72_362' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1058 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_297)   --->   "%mul_ln72_265 = mul i24 %sext_ln72_134, i24 1882" [nn.cpp:72]   --->   Operation 1058 'mul' 'mul_ln72_265' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1059 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_297 = add i24 %shl_ln72_362, i24 %mul_ln72_265" [nn.cpp:72]   --->   Operation 1059 'add' 'add_ln72_297' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1060 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_298)   --->   "%mul_ln72_266 = mul i24 %sext_ln72_7, i24 16777134" [nn.cpp:72]   --->   Operation 1060 'mul' 'mul_ln72_266' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1061 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_299)   --->   "%mul_ln72_267 = mul i24 %sext_ln72_11, i24 16776870" [nn.cpp:72]   --->   Operation 1061 'mul' 'mul_ln72_267' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1062 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_309 = add i24 %sext_ln72_371, i24 %mul_ln72_274" [nn.cpp:72]   --->   Operation 1062 'add' 'add_ln72_309' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1063 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_310)   --->   "%mul_ln72_275 = mul i23 %sext_ln72_227, i23 51" [nn.cpp:72]   --->   Operation 1063 'mul' 'mul_ln72_275' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_309, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1064 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1065 [1/1] (0.00ns)   --->   "%shl_ln72_377 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_316, i8 0" [nn.cpp:72]   --->   Operation 1065 'bitconcatenate' 'shl_ln72_377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1066 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_310)   --->   "%sext_ln72_323 = sext i23 %mul_ln72_275" [nn.cpp:72]   --->   Operation 1066 'sext' 'sext_ln72_323' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1067 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_310 = add i24 %shl_ln72_377, i24 %sext_ln72_323" [nn.cpp:72]   --->   Operation 1067 'add' 'add_ln72_310' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1068 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_311)   --->   "%mul_ln72_276 = mul i24 %sext_ln72_3, i24 89" [nn.cpp:72]   --->   Operation 1068 'mul' 'mul_ln72_276' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1069 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_312)   --->   "%mul_ln72_277 = mul i24 %sext_ln72_41, i24 16774859" [nn.cpp:72]   --->   Operation 1069 'mul' 'mul_ln72_277' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1070 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_320 = add i24 %shl_ln72_387, i24 %mul_ln72_286" [nn.cpp:72]   --->   Operation 1070 'add' 'add_ln72_320' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1071 [1/1] (0.00ns)   --->   "%shl_ln72_388 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_9_read, i3 0" [nn.cpp:72]   --->   Operation 1071 'bitconcatenate' 'shl_ln72_388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln72_325 = sext i19 %shl_ln72_388" [nn.cpp:72]   --->   Operation 1072 'sext' 'sext_ln72_325' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln72_326 = sext i19 %shl_ln72_388" [nn.cpp:72]   --->   Operation 1073 'sext' 'sext_ln72_326' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1074 [1/1] (2.25ns)   --->   "%sub_ln72_68 = sub i20 %sext_ln72_326, i20 %sext_ln72_228" [nn.cpp:72]   --->   Operation 1074 'sub' 'sub_ln72_68' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_320, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1075 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1076 [1/1] (0.00ns)   --->   "%shl_ln72_389 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_327, i8 0" [nn.cpp:72]   --->   Operation 1076 'bitconcatenate' 'shl_ln72_389' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln72_327 = sext i20 %sub_ln72_68" [nn.cpp:72]   --->   Operation 1077 'sext' 'sext_ln72_327' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1078 [1/1] (2.42ns)   --->   "%add_ln72_321 = add i24 %shl_ln72_389, i24 %sext_ln72_327" [nn.cpp:72]   --->   Operation 1078 'add' 'add_ln72_321' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1079 [1/1] (5.57ns)   --->   "%mul_ln72_287 = mul i23 %sext_ln72_4, i23 8388571" [nn.cpp:72]   --->   Operation 1079 'mul' 'mul_ln72_287' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_321, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1080 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1081 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_323)   --->   "%mul_ln72_288 = mul i22 %sext_ln72_36, i22 25" [nn.cpp:72]   --->   Operation 1081 'mul' 'mul_ln72_288' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1082 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_324)   --->   "%mul_ln72_289 = mul i24 %sext_ln72_41, i24 16776744" [nn.cpp:72]   --->   Operation 1082 'mul' 'mul_ln72_289' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1083 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_331 = add i24 %shl_ln72_401, i24 %sext_ln72_337" [nn.cpp:72]   --->   Operation 1083 'add' 'add_ln72_331' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_331, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1084 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1085 [1/1] (0.00ns)   --->   "%shl_ln72_413 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_346, i8 0" [nn.cpp:72]   --->   Operation 1085 'bitconcatenate' 'shl_ln72_413' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1086 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_338)   --->   "%mul_ln72_299 = mul i24 %sext_ln72, i24 183" [nn.cpp:72]   --->   Operation 1086 'mul' 'mul_ln72_299' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1087 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_338 = add i24 %shl_ln72_413, i24 %mul_ln72_299" [nn.cpp:72]   --->   Operation 1087 'add' 'add_ln72_338' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1088 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_339)   --->   "%mul_ln72_300 = mul i24 %sext_ln72_180, i24 16773461" [nn.cpp:72]   --->   Operation 1088 'mul' 'mul_ln72_300' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1089 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_340)   --->   "%mul_ln72_301 = mul i24 %sext_ln72_11, i24 16776860" [nn.cpp:72]   --->   Operation 1089 'mul' 'mul_ln72_301' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1090 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_347 = add i24 %shl_ln72_424, i24 %mul_ln72_308" [nn.cpp:72]   --->   Operation 1090 'add' 'add_ln72_347' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_347, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1091 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1092 [1/1] (0.00ns)   --->   "%shl_ln72_425 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_356, i8 0" [nn.cpp:72]   --->   Operation 1092 'bitconcatenate' 'shl_ln72_425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1093 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_348)   --->   "%mul_ln72_309 = mul i24 %sext_ln72_195, i24 1967" [nn.cpp:72]   --->   Operation 1093 'mul' 'mul_ln72_309' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1094 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_348 = add i24 %shl_ln72_425, i24 %mul_ln72_309" [nn.cpp:72]   --->   Operation 1094 'add' 'add_ln72_348' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1095 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_349)   --->   "%mul_ln72_310 = mul i24 %sext_ln72_7, i24 1000" [nn.cpp:72]   --->   Operation 1095 'mul' 'mul_ln72_310' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1096 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_350)   --->   "%mul_ln72_311 = mul i24 %sext_ln72_11, i24 173" [nn.cpp:72]   --->   Operation 1096 'mul' 'mul_ln72_311' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1097 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_357)   --->   "%mul_ln72_317 = mul i24 %sext_ln72_35, i24 16776778" [nn.cpp:72]   --->   Operation 1097 'mul' 'mul_ln72_317' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1098 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_358)   --->   "%mul_ln72_318 = mul i24 %sext_ln72_6, i24 737" [nn.cpp:72]   --->   Operation 1098 'mul' 'mul_ln72_318' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1099 [1/1] (0.00ns)   --->   "%shl_ln72_443 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_373, i8 0" [nn.cpp:72]   --->   Operation 1099 'bitconcatenate' 'shl_ln72_443' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln72_359 = sext i16 %shl_ln72_443" [nn.cpp:72]   --->   Operation 1100 'sext' 'sext_ln72_359' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1101 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_365)   --->   "%mul_ln72_324 = mul i24 %sext_ln72_41, i24 1277" [nn.cpp:72]   --->   Operation 1101 'mul' 'mul_ln72_324' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1102 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_365 = add i24 %sext_ln72_359, i24 %mul_ln72_324" [nn.cpp:72]   --->   Operation 1102 'add' 'add_ln72_365' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1103 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_366)   --->   "%mul_ln72_325 = mul i24 %sext_ln72_165, i24 519" [nn.cpp:72]   --->   Operation 1103 'mul' 'mul_ln72_325' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1104 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_367)   --->   "%mul_ln72_326 = mul i24 %sext_ln72_195, i24 2356" [nn.cpp:72]   --->   Operation 1104 'mul' 'mul_ln72_326' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1105 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_373 = add i24 %shl_ln72_451, i24 %mul_ln72_331" [nn.cpp:72]   --->   Operation 1105 'add' 'add_ln72_373' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_373, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1106 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1107 [1/1] (0.00ns)   --->   "%shl_ln72_452 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_382, i8 0" [nn.cpp:72]   --->   Operation 1107 'bitconcatenate' 'shl_ln72_452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1108 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_374)   --->   "%mul_ln72_332 = mul i24 %sext_ln72, i24 16776664" [nn.cpp:72]   --->   Operation 1108 'mul' 'mul_ln72_332' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1109 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_374 = add i24 %shl_ln72_452, i24 %mul_ln72_332" [nn.cpp:72]   --->   Operation 1109 'add' 'add_ln72_374' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1110 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_375)   --->   "%mul_ln72_333 = mul i24 %sext_ln72_132, i24 16776288" [nn.cpp:72]   --->   Operation 1110 'mul' 'mul_ln72_333' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1111 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_376)   --->   "%mul_ln72_334 = mul i24 %sext_ln72_226, i24 16777042" [nn.cpp:72]   --->   Operation 1111 'mul' 'mul_ln72_334' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1112 [1/1] (0.00ns)   --->   "%shl_ln72_461 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_393, i8 0" [nn.cpp:72]   --->   Operation 1112 'bitconcatenate' 'shl_ln72_461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1113 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_384)   --->   "%mul_ln72_342 = mul i24 %sext_ln72_134, i24 16776269" [nn.cpp:72]   --->   Operation 1113 'mul' 'mul_ln72_342' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1114 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_384 = add i24 %shl_ln72_461, i24 %mul_ln72_342" [nn.cpp:72]   --->   Operation 1114 'add' 'add_ln72_384' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1115 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_385)   --->   "%mul_ln72_343 = mul i24 %sext_ln72_41, i24 11960" [nn.cpp:72]   --->   Operation 1115 'mul' 'mul_ln72_343' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1116 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_386)   --->   "%mul_ln72_344 = mul i24 %sext_ln72_168, i24 2337" [nn.cpp:72]   --->   Operation 1116 'mul' 'mul_ln72_344' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1117 [1/1] (0.00ns)   --->   "%shl_ln72_470 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_402, i8 0" [nn.cpp:72]   --->   Operation 1117 'bitconcatenate' 'shl_ln72_470' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1118 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_393)   --->   "%mul_ln72_351 = mul i24 %sext_ln72_3, i24 16776847" [nn.cpp:72]   --->   Operation 1118 'mul' 'mul_ln72_351' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1119 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_393 = add i24 %shl_ln72_470, i24 %mul_ln72_351" [nn.cpp:72]   --->   Operation 1119 'add' 'add_ln72_393' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1120 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_394)   --->   "%mul_ln72_352 = mul i24 %sext_ln72_7, i24 1174" [nn.cpp:72]   --->   Operation 1120 'mul' 'mul_ln72_352' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1121 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_395)   --->   "%mul_ln72_353 = mul i24 %sext_ln72_46, i24 16777146" [nn.cpp:72]   --->   Operation 1121 'mul' 'mul_ln72_353' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1122 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_405 = add i24 %sext_ln72_449, i24 %mul_ln72_362" [nn.cpp:72]   --->   Operation 1122 'add' 'add_ln72_405' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_416 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_405, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1123 'partselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1124 [1/1] (0.00ns)   --->   "%shl_ln72_481 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_416, i8 0" [nn.cpp:72]   --->   Operation 1124 'bitconcatenate' 'shl_ln72_481' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1125 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_406)   --->   "%mul_ln72_363 = mul i24 %sext_ln72_41, i24 1861" [nn.cpp:72]   --->   Operation 1125 'mul' 'mul_ln72_363' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1126 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_406 = add i24 %shl_ln72_481, i24 %mul_ln72_363" [nn.cpp:72]   --->   Operation 1126 'add' 'add_ln72_406' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1127 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_407)   --->   "%mul_ln72_364 = mul i24 %sext_ln72_195, i24 16776598" [nn.cpp:72]   --->   Operation 1127 'mul' 'mul_ln72_364' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1128 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_408)   --->   "%mul_ln72_365 = mul i24 %sext_ln72_11, i24 16774711" [nn.cpp:72]   --->   Operation 1128 'mul' 'mul_ln72_365' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1129 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_416)   --->   "%mul_ln72_373 = mul i24 %sext_ln72_180, i24 16774920" [nn.cpp:72]   --->   Operation 1129 'mul' 'mul_ln72_373' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1130 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_422 = add i24 %sext_ln72_483, i24 %sext_ln72_373" [nn.cpp:72]   --->   Operation 1130 'add' 'add_ln72_422' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1131 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_423)   --->   "%mul_ln72_380 = mul i22 %sext_ln72_30, i22 25" [nn.cpp:72]   --->   Operation 1131 'mul' 'mul_ln72_380' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_434 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_422, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1132 'partselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln72_496 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_434, i8 0" [nn.cpp:72]   --->   Operation 1133 'bitconcatenate' 'shl_ln72_496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1134 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_423)   --->   "%sext_ln72_374 = sext i22 %mul_ln72_380" [nn.cpp:72]   --->   Operation 1134 'sext' 'sext_ln72_374' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1135 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_423 = add i24 %shl_ln72_496, i24 %sext_ln72_374" [nn.cpp:72]   --->   Operation 1135 'add' 'add_ln72_423' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1136 [1/1] (0.00ns)   --->   "%shl_ln72_497 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_9_read, i6 0" [nn.cpp:72]   --->   Operation 1136 'bitconcatenate' 'shl_ln72_497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln72_375 = sext i22 %shl_ln72_497" [nn.cpp:72]   --->   Operation 1137 'sext' 'sext_ln72_375' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1138 [1/1] (2.35ns)   --->   "%sub_ln72_80 = sub i23 %sext_ln72_325, i23 %sext_ln72_375" [nn.cpp:72]   --->   Operation 1138 'sub' 'sub_ln72_80' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1139 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_426)   --->   "%mul_ln72_381 = mul i23 %sext_ln72_5, i23 52" [nn.cpp:72]   --->   Operation 1139 'mul' 'mul_ln72_381' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1140 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_435 = add i24 %shl_ln72_514, i24 %sext_ln72_394" [nn.cpp:72]   --->   Operation 1140 'add' 'add_ln72_435' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1141 [1/1] (0.00ns)   --->   "%shl_ln72_515 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_13_read, i2 0" [nn.cpp:72]   --->   Operation 1141 'bitconcatenate' 'shl_ln72_515' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln72_395 = sext i18 %shl_ln72_515" [nn.cpp:72]   --->   Operation 1142 'sext' 'sext_ln72_395' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1143 [1/1] (2.21ns)   --->   "%add_ln72_563 = add i19 %sext_ln72_395, i19 %sext_ln72_133" [nn.cpp:72]   --->   Operation 1143 'add' 'add_ln72_563' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_447 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_435, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1144 'partselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1145 [1/1] (0.00ns)   --->   "%shl_ln72_516 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_447, i8 0" [nn.cpp:72]   --->   Operation 1145 'bitconcatenate' 'shl_ln72_516' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln72_396 = sext i19 %add_ln72_563" [nn.cpp:72]   --->   Operation 1146 'sext' 'sext_ln72_396' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1147 [1/1] (2.42ns)   --->   "%add_ln72_436 = add i24 %shl_ln72_516, i24 %sext_ln72_396" [nn.cpp:72]   --->   Operation 1147 'add' 'add_ln72_436' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_448 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_436, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1148 'partselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1149 [1/1] (0.00ns)   --->   "%shl_ln72_525 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_0_read, i7 0" [nn.cpp:72]   --->   Operation 1149 'bitconcatenate' 'shl_ln72_525' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln72_404 = sext i23 %shl_ln72_525" [nn.cpp:72]   --->   Operation 1150 'sext' 'sext_ln72_404' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1151 [1/1] (0.00ns)   --->   "%shl_ln72_526 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_0_read, i5 0" [nn.cpp:72]   --->   Operation 1151 'bitconcatenate' 'shl_ln72_526' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln72_405 = sext i21 %shl_ln72_526" [nn.cpp:72]   --->   Operation 1152 'sext' 'sext_ln72_405' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1153 [1/1] (2.38ns)   --->   "%sub_ln72_89 = sub i24 %sext_ln72_404, i24 %sext_ln72_405" [nn.cpp:72]   --->   Operation 1153 'sub' 'sub_ln72_89' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1154 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_444)   --->   "%mul_ln72_391 = mul i24 %sext_ln72_215, i24 527" [nn.cpp:72]   --->   Operation 1154 'mul' 'mul_ln72_391' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %sub_ln72_89, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1155 'partselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1156 [1/1] (0.00ns)   --->   "%shl_ln72_527 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_455, i8 0" [nn.cpp:72]   --->   Operation 1156 'bitconcatenate' 'shl_ln72_527' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1157 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_444 = add i24 %shl_ln72_527, i24 %mul_ln72_391" [nn.cpp:72]   --->   Operation 1157 'add' 'add_ln72_444' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1158 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_445)   --->   "%mul_ln72_392 = mul i24 %sext_ln72_134, i24 16776425" [nn.cpp:72]   --->   Operation 1158 'mul' 'mul_ln72_392' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1159 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_446)   --->   "%mul_ln72_393 = mul i24 %sext_ln72_11, i24 16776479" [nn.cpp:72]   --->   Operation 1159 'mul' 'mul_ln72_393' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1160 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_449 = add i24 %shl_ln72_532, i24 %mul_ln72_397" [nn.cpp:72]   --->   Operation 1160 'add' 'add_ln72_449' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_461 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_449, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1161 'partselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1162 [1/1] (0.00ns)   --->   "%shl_ln72_533 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_461, i8 0" [nn.cpp:72]   --->   Operation 1162 'bitconcatenate' 'shl_ln72_533' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1163 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_450)   --->   "%mul_ln72_398 = mul i24 %sext_ln72_22, i24 231" [nn.cpp:72]   --->   Operation 1163 'mul' 'mul_ln72_398' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1164 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_450 = add i24 %shl_ln72_533, i24 %mul_ln72_398" [nn.cpp:72]   --->   Operation 1164 'add' 'add_ln72_450' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1165 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_451)   --->   "%mul_ln72_399 = mul i24 %sext_ln72_28, i24 110" [nn.cpp:72]   --->   Operation 1165 'mul' 'mul_ln72_399' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1166 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_459 = add i24 %shl_ln72_543, i24 %mul_ln72_406" [nn.cpp:72]   --->   Operation 1166 'add' 'add_ln72_459' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_471 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_459, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1167 'partselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1168 [1/1] (0.00ns)   --->   "%shl_ln72_544 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_471, i8 0" [nn.cpp:72]   --->   Operation 1168 'bitconcatenate' 'shl_ln72_544' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1169 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_460)   --->   "%mul_ln72_407 = mul i24 %sext_ln72_180, i24 16776690" [nn.cpp:72]   --->   Operation 1169 'mul' 'mul_ln72_407' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1170 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_460 = add i24 %shl_ln72_544, i24 %mul_ln72_407" [nn.cpp:72]   --->   Operation 1170 'add' 'add_ln72_460' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1171 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_461)   --->   "%mul_ln72_408 = mul i24 %sext_ln72_35, i24 662" [nn.cpp:72]   --->   Operation 1171 'mul' 'mul_ln72_408' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1172 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_462)   --->   "%mul_ln72_409 = mul i24 %sext_ln72_41, i24 730" [nn.cpp:72]   --->   Operation 1172 'mul' 'mul_ln72_409' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1173 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_471 = add i24 %sext_ln72_413, i24 %sext_ln72_414" [nn.cpp:72]   --->   Operation 1173 'add' 'add_ln72_471' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_483 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_8_read, i4 0" [nn.cpp:72]   --->   Operation 1174 'bitconcatenate' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln72_415 = sext i20 %tmp_483" [nn.cpp:72]   --->   Operation 1175 'sext' 'sext_ln72_415' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1176 [1/1] (2.28ns)   --->   "%sub_ln72_127 = sub i21 %sext_ln72_178, i21 %sext_ln72_415" [nn.cpp:72]   --->   Operation 1176 'sub' 'sub_ln72_127' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_484 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_471, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1177 'partselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1178 [1/1] (0.00ns)   --->   "%shl_ln72_560 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_484, i8 0" [nn.cpp:72]   --->   Operation 1178 'bitconcatenate' 'shl_ln72_560' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln72_416 = sext i21 %sub_ln72_127" [nn.cpp:72]   --->   Operation 1179 'sext' 'sext_ln72_416' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1180 [1/1] (2.42ns)   --->   "%add_ln72_472 = add i24 %shl_ln72_560, i24 %sext_ln72_416" [nn.cpp:72]   --->   Operation 1180 'add' 'add_ln72_472' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_472, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1181 'partselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_498 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_18, i8 0" [nn.cpp:72]   --->   Operation 1182 'bitconcatenate' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln72_438 = sext i23 %tmp_498" [nn.cpp:72]   --->   Operation 1183 'sext' 'sext_ln72_438' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1184 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_486)   --->   "%mul_ln72_425 = mul i24 %sext_ln72_180, i24 16774953" [nn.cpp:72]   --->   Operation 1184 'mul' 'mul_ln72_425' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1185 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_486 = add i24 %sext_ln72_438, i24 %mul_ln72_425" [nn.cpp:72]   --->   Operation 1185 'add' 'add_ln72_486' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1186 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_487)   --->   "%mul_ln72_426 = mul i24 %sext_ln72_165, i24 16775208" [nn.cpp:72]   --->   Operation 1186 'mul' 'mul_ln72_426' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1187 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_488)   --->   "%mul_ln72_427 = mul i24 %sext_ln72_195, i24 1106" [nn.cpp:72]   --->   Operation 1187 'mul' 'mul_ln72_427' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1188 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_498 = add i24 %shl_ln72_589, i24 %mul_ln72_438" [nn.cpp:72]   --->   Operation 1188 'add' 'add_ln72_498' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_511 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_498, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1189 'partselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1190 [1/1] (0.00ns)   --->   "%shl_ln72_590 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_511, i8 0" [nn.cpp:72]   --->   Operation 1190 'bitconcatenate' 'shl_ln72_590' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1191 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_499)   --->   "%mul_ln72_439 = mul i24 %sext_ln72_180, i24 16776336" [nn.cpp:72]   --->   Operation 1191 'mul' 'mul_ln72_439' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1192 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_499 = add i24 %shl_ln72_590, i24 %mul_ln72_439" [nn.cpp:72]   --->   Operation 1192 'add' 'add_ln72_499' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1193 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_500)   --->   "%mul_ln72_440 = mul i24 %sext_ln72_226, i24 16777018" [nn.cpp:72]   --->   Operation 1193 'mul' 'mul_ln72_440' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1194 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_501)   --->   "%mul_ln72_441 = mul i24 %sext_ln72_6, i24 1861" [nn.cpp:72]   --->   Operation 1194 'mul' 'mul_ln72_441' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1195 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_511 = add i24 %shl_ln72_606, i24 %mul_ln72_449" [nn.cpp:72]   --->   Operation 1195 'add' 'add_ln72_511' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1196 [1/1] (0.00ns)   --->   "%tmp_524 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_511, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1196 'partselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1197 [1/1] (0.00ns)   --->   "%shl_ln72_607 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_524, i8 0" [nn.cpp:72]   --->   Operation 1197 'bitconcatenate' 'shl_ln72_607' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1198 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_512)   --->   "%mul_ln72_450 = mul i24 %sext_ln72_28, i24 2133" [nn.cpp:72]   --->   Operation 1198 'mul' 'mul_ln72_450' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1199 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_512 = add i24 %shl_ln72_607, i24 %mul_ln72_450" [nn.cpp:72]   --->   Operation 1199 'add' 'add_ln72_512' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1200 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_514)   --->   "%mul_ln72_451 = mul i24 %sext_ln72_6, i24 840" [nn.cpp:72]   --->   Operation 1200 'mul' 'mul_ln72_451' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1201 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_523 = add i22 %sext_ln72_488, i22 %mul_ln72_456" [nn.cpp:72]   --->   Operation 1201 'add' 'add_ln72_523' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1202 [1/1] (0.00ns)   --->   "%shl_ln72_623 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_8_read, i6 0" [nn.cpp:72]   --->   Operation 1202 'bitconcatenate' 'shl_ln72_623' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln72_451 = sext i22 %shl_ln72_623" [nn.cpp:72]   --->   Operation 1203 'sext' 'sext_ln72_451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_104 = sub i23 0, i23 %sext_ln72_451" [nn.cpp:72]   --->   Operation 1204 'sub' 'sub_ln72_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1205 [1/1] (0.00ns)   --->   "%shl_ln72_624 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_8_read, i3 0" [nn.cpp:72]   --->   Operation 1205 'bitconcatenate' 'shl_ln72_624' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln72_452 = sext i19 %shl_ln72_624" [nn.cpp:72]   --->   Operation 1206 'sext' 'sext_ln72_452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1207 [1/1] (4.24ns) (root node of TernaryAdder)   --->   "%sub_ln72_105 = sub i23 %sub_ln72_104, i23 %sext_ln72_452" [nn.cpp:72]   --->   Operation 1207 'sub' 'sub_ln72_105' <Predicate = true> <Delay = 4.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_536 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %add_ln72_523, i32 8, i32 21" [nn.cpp:72]   --->   Operation 1208 'partselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_537 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %tmp_536, i8 0" [nn.cpp:72]   --->   Operation 1209 'bitconcatenate' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln72_489 = sext i22 %tmp_537" [nn.cpp:72]   --->   Operation 1210 'sext' 'sext_ln72_489' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln72_453 = sext i23 %sub_ln72_105" [nn.cpp:72]   --->   Operation 1211 'sext' 'sext_ln72_453' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1212 [1/1] (2.38ns)   --->   "%add_ln72_524 = add i24 %sext_ln72_489, i24 %sext_ln72_453" [nn.cpp:72]   --->   Operation 1212 'add' 'add_ln72_524' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1213 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_525)   --->   "%mul_ln72_457 = mul i24 %sext_ln72_165, i24 16777121" [nn.cpp:72]   --->   Operation 1213 'mul' 'mul_ln72_457' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_538 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_524, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1214 'partselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1215 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_526)   --->   "%mul_ln72_458 = mul i24 %sext_ln72_7, i24 16777133" [nn.cpp:72]   --->   Operation 1215 'mul' 'mul_ln72_458' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1216 [1/1] (2.28ns)   --->   "%sub_ln72_113 = sub i20 %sub_ln72_56, i20 %sext_ln72_9" [nn.cpp:72]   --->   Operation 1216 'sub' 'sub_ln72_113' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1217 [1/1] (0.00ns)   --->   "%shl_ln72_639 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_549, i8 0" [nn.cpp:72]   --->   Operation 1217 'bitconcatenate' 'shl_ln72_639' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln72_466 = sext i20 %sub_ln72_113" [nn.cpp:72]   --->   Operation 1218 'sext' 'sext_ln72_466' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1219 [1/1] (2.42ns)   --->   "%add_ln72_536 = add i24 %shl_ln72_639, i24 %sext_ln72_466" [nn.cpp:72]   --->   Operation 1219 'add' 'add_ln72_536' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_550 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_536, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1220 'partselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1221 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_537)   --->   "%mul_ln72_463 = mul i24 %sext_ln72_11, i24 16776966" [nn.cpp:72]   --->   Operation 1221 'mul' 'mul_ln72_463' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1222 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_543 = add i24 %shl_ln72_648, i24 %sext_ln72_470" [nn.cpp:72]   --->   Operation 1222 'add' 'add_ln72_543' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1223 [1/1] (0.00ns)   --->   "%shl_ln72_14 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_5_read, i2 0" [nn.cpp:72]   --->   Operation 1223 'bitconcatenate' 'shl_ln72_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_557 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_543, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1224 'partselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1225 [1/1] (0.00ns)   --->   "%shl_ln72_649 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_557, i8 0" [nn.cpp:72]   --->   Operation 1225 'bitconcatenate' 'shl_ln72_649' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln72_471 = sext i18 %shl_ln72_14" [nn.cpp:72]   --->   Operation 1226 'sext' 'sext_ln72_471' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1227 [1/1] (2.42ns)   --->   "%add_ln72_544 = add i24 %shl_ln72_649, i24 %sext_ln72_471" [nn.cpp:72]   --->   Operation 1227 'add' 'add_ln72_544' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1228 [1/1] (0.00ns)   --->   "%shl_ln72_650 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_7_read, i3 0" [nn.cpp:72]   --->   Operation 1228 'bitconcatenate' 'shl_ln72_650' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln72_472 = sext i19 %shl_ln72_650" [nn.cpp:72]   --->   Operation 1229 'sext' 'sext_ln72_472' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1230 [1/1] (2.25ns)   --->   "%sub_ln72_115 = sub i20 0, i20 %sext_ln72_472" [nn.cpp:72]   --->   Operation 1230 'sub' 'sub_ln72_115' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_558 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_544, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1231 'partselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1232 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_547)   --->   "%mul_ln72_470 = mul i22 %sext_ln72_36, i22 4194275" [nn.cpp:72]   --->   Operation 1232 'mul' 'mul_ln72_470' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1233 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_548)   --->   "%mul_ln72_471 = mul i23 %sext_ln72_169, i23 8388565" [nn.cpp:72]   --->   Operation 1233 'mul' 'mul_ln72_471' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_117 = sub i21 0, i21 %sext_ln72_415" [nn.cpp:72]   --->   Operation 1234 'sub' 'sub_ln72_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1235 [1/1] (4.18ns) (root node of TernaryAdder)   --->   "%sub_ln72_118 = sub i21 %sub_ln72_117, i21 %sext_ln72_178" [nn.cpp:72]   --->   Operation 1235 'sub' 'sub_ln72_118' <Predicate = true> <Delay = 4.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1236 [1/1] (0.00ns)   --->   "%shl_ln72_660 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_567, i8 0" [nn.cpp:72]   --->   Operation 1236 'bitconcatenate' 'shl_ln72_660' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln72_484 = sext i21 %sub_ln72_118" [nn.cpp:72]   --->   Operation 1237 'sext' 'sext_ln72_484' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1238 [1/1] (2.42ns)   --->   "%add_ln72_553 = add i24 %shl_ln72_660, i24 %sext_ln72_484" [nn.cpp:72]   --->   Operation 1238 'add' 'add_ln72_553' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_568 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_553, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1239 'partselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1240 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_554)   --->   "%mul_ln72_474 = mul i24 %sext_ln72_6, i24 16776166" [nn.cpp:72]   --->   Operation 1240 'mul' 'mul_ln72_474' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1241 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_555)   --->   "%mul_ln72_475 = mul i24 %sext_ln72_134, i24 16777051" [nn.cpp:72]   --->   Operation 1241 'mul' 'mul_ln72_475' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.94>
ST_6 : Operation 1242 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_1 = add i24 %shl_ln72_3, i24 %mul_ln72_2" [nn.cpp:72]   --->   Operation 1242 'add' 'add_ln72_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln72_8 = sext i16 %input_17_read" [nn.cpp:72]   --->   Operation 1243 'sext' 'sext_ln72_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1244 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_2)   --->   "%mul_ln72_3 = mul i24 %sext_ln72_7, i24 227" [nn.cpp:72]   --->   Operation 1244 'mul' 'mul_ln72_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_1, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1245 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1246 [1/1] (0.00ns)   --->   "%shl_ln72_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [nn.cpp:72]   --->   Operation 1246 'bitconcatenate' 'shl_ln72_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1247 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_2 = add i24 %shl_ln72_6, i24 %mul_ln72_3" [nn.cpp:72]   --->   Operation 1247 'add' 'add_ln72_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln72_14 = sext i16 %input_18_read" [nn.cpp:72]   --->   Operation 1248 'sext' 'sext_ln72_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln72_38 = sext i19 %shl_ln72_22" [nn.cpp:72]   --->   Operation 1249 'sext' 'sext_ln72_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1250 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_9 = add i24 %shl_ln72_24, i24 %sext_ln72_43" [nn.cpp:72]   --->   Operation 1250 'add' 'add_ln72_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln72_44 = sext i16 %input_16_read" [nn.cpp:72]   --->   Operation 1251 'sext' 'sext_ln72_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1252 [1/1] (2.14ns)   --->   "%sub_ln72 = sub i17 0, i17 %sext_ln72_44" [nn.cpp:72]   --->   Operation 1252 'sub' 'sub_ln72' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_9, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1253 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1254 [1/1] (0.00ns)   --->   "%shl_ln72_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:72]   --->   Operation 1254 'bitconcatenate' 'shl_ln72_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln72_45 = sext i17 %sub_ln72" [nn.cpp:72]   --->   Operation 1255 'sext' 'sext_ln72_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1256 [1/1] (2.42ns)   --->   "%add_ln72_10 = add i24 %shl_ln72_25, i24 %sext_ln72_45" [nn.cpp:72]   --->   Operation 1256 'add' 'add_ln72_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_10, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1257 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1258 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_12)   --->   "%mul_ln72_8 = mul i23 %sext_ln72_49, i23 8388561" [nn.cpp:72]   --->   Operation 1258 'mul' 'mul_ln72_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln72_51 = sext i16 %input_22_read" [nn.cpp:72]   --->   Operation 1259 'sext' 'sext_ln72_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln72_53 = sext i16 %input_22_read" [nn.cpp:72]   --->   Operation 1260 'sext' 'sext_ln72_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln72_59 = sext i16 %input_23_read" [nn.cpp:72]   --->   Operation 1261 'sext' 'sext_ln72_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln72_61 = sext i16 %input_23_read" [nn.cpp:72]   --->   Operation 1262 'sext' 'sext_ln72_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln72_63 = sext i16 %input_23_read" [nn.cpp:72]   --->   Operation 1263 'sext' 'sext_ln72_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1264 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_14)   --->   "%mul_ln72_9 = mul i22 %sext_ln72_63, i22 21" [nn.cpp:72]   --->   Operation 1264 'mul' 'mul_ln72_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln72_70 = sext i16 %input_28_read" [nn.cpp:72]   --->   Operation 1265 'sext' 'sext_ln72_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln72_75 = sext i16 %input_30_read" [nn.cpp:72]   --->   Operation 1266 'sext' 'sext_ln72_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %trunc_ln72_s, i8 0" [nn.cpp:72]   --->   Operation 1267 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln72_112 = sext i19 %tmp_22" [nn.cpp:72]   --->   Operation 1268 'sext' 'sext_ln72_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1269 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_22)   --->   "%mul_ln72_13 = mul i24 %sext_ln72, i24 873" [nn.cpp:72]   --->   Operation 1269 'mul' 'mul_ln72_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1270 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_22 = add i24 %sext_ln72_112, i24 %mul_ln72_13" [nn.cpp:72]   --->   Operation 1270 'add' 'add_ln72_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1271 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_23)   --->   "%mul_ln72_14 = mul i22 %sext_ln72_10, i22 22" [nn.cpp:72]   --->   Operation 1271 'mul' 'mul_ln72_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln72_123 = sext i16 %input_27_read" [nn.cpp:72]   --->   Operation 1272 'sext' 'sext_ln72_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1273 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_25)   --->   "%mul_ln72_15 = mul i21 %sext_ln72_123, i21 2097139" [nn.cpp:72]   --->   Operation 1273 'mul' 'mul_ln72_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln72_125 = sext i16 %input_35_read" [nn.cpp:72]   --->   Operation 1274 'sext' 'sext_ln72_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1275 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_32 = add i24 %shl_ln72_54, i24 %mul_ln72_23" [nn.cpp:72]   --->   Operation 1275 'add' 'add_ln72_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1276 [1/1] (0.00ns)   --->   "%shl_ln72_55 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_17_read, i4 0" [nn.cpp:72]   --->   Operation 1276 'bitconcatenate' 'shl_ln72_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln72_135 = sext i20 %shl_ln72_55" [nn.cpp:72]   --->   Operation 1277 'sext' 'sext_ln72_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1278 [1/1] (2.28ns)   --->   "%sub_ln72_18 = sub i21 0, i21 %sext_ln72_135" [nn.cpp:72]   --->   Operation 1278 'sub' 'sub_ln72_18' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_32, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1279 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1280 [1/1] (0.00ns)   --->   "%shl_ln72_56 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0" [nn.cpp:72]   --->   Operation 1280 'bitconcatenate' 'shl_ln72_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln72_136 = sext i21 %sub_ln72_18" [nn.cpp:72]   --->   Operation 1281 'sext' 'sext_ln72_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1282 [1/1] (2.42ns)   --->   "%add_ln72_33 = add i24 %shl_ln72_56, i24 %sext_ln72_136" [nn.cpp:72]   --->   Operation 1282 'add' 'add_ln72_33' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1283 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_34)   --->   "%mul_ln72_24 = mul i23 %sext_ln72_13, i23 8388567" [nn.cpp:72]   --->   Operation 1283 'mul' 'mul_ln72_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_33, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1284 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1285 [1/1] (0.00ns)   --->   "%shl_ln72_57 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0" [nn.cpp:72]   --->   Operation 1285 'bitconcatenate' 'shl_ln72_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1286 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_34)   --->   "%sext_ln72_137 = sext i23 %mul_ln72_24" [nn.cpp:72]   --->   Operation 1286 'sext' 'sext_ln72_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1287 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_34 = add i24 %shl_ln72_57, i24 %sext_ln72_137" [nn.cpp:72]   --->   Operation 1287 'add' 'add_ln72_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1288 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_35)   --->   "%mul_ln72_25 = mul i22 %sext_ln72_48, i22 4194281" [nn.cpp:72]   --->   Operation 1288 'mul' 'mul_ln72_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1289 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_36)   --->   "%mul_ln72_26 = mul i24 %sext_ln72_139, i24 16776608" [nn.cpp:72]   --->   Operation 1289 'mul' 'mul_ln72_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1290 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_43 = add i24 %shl_ln72_67, i24 %mul_ln72_33" [nn.cpp:72]   --->   Operation 1290 'add' 'add_ln72_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1291 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_44)   --->   "%mul_ln72_34 = mul i24 %sext_ln72_134, i24 7611" [nn.cpp:72]   --->   Operation 1291 'mul' 'mul_ln72_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_43, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1292 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1293 [1/1] (0.00ns)   --->   "%shl_ln72_68 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0" [nn.cpp:72]   --->   Operation 1293 'bitconcatenate' 'shl_ln72_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1294 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_44 = add i24 %shl_ln72_68, i24 %mul_ln72_34" [nn.cpp:72]   --->   Operation 1294 'add' 'add_ln72_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1295 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_45)   --->   "%mul_ln72_35 = mul i24 %sext_ln72_41, i24 12796" [nn.cpp:72]   --->   Operation 1295 'mul' 'mul_ln72_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln72_145 = sext i16 %input_24_read" [nn.cpp:72]   --->   Operation 1296 'sext' 'sext_ln72_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1297 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_46)   --->   "%mul_ln72_36 = mul i24 %sext_ln72_143, i24 16776925" [nn.cpp:72]   --->   Operation 1297 'mul' 'mul_ln72_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1298 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_54 = add i24 %shl_ln72_81, i24 %mul_ln72_43" [nn.cpp:72]   --->   Operation 1298 'add' 'add_ln72_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1299 [1/1] (0.00ns)   --->   "%shl_ln72_82 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_11_read, i1 0" [nn.cpp:72]   --->   Operation 1299 'bitconcatenate' 'shl_ln72_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln72_155 = sext i17 %shl_ln72_82" [nn.cpp:72]   --->   Operation 1300 'sext' 'sext_ln72_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1301 [1/1] (2.25ns)   --->   "%sub_ln72_24 = sub i20 %sext_ln72_38, i20 %sext_ln72_155" [nn.cpp:72]   --->   Operation 1301 'sub' 'sub_ln72_24' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_54, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1302 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1303 [1/1] (0.00ns)   --->   "%shl_ln72_83 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0" [nn.cpp:72]   --->   Operation 1303 'bitconcatenate' 'shl_ln72_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln72_156 = sext i20 %sub_ln72_24" [nn.cpp:72]   --->   Operation 1304 'sext' 'sext_ln72_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1305 [1/1] (2.42ns)   --->   "%add_ln72_55 = add i24 %shl_ln72_83, i24 %sext_ln72_156" [nn.cpp:72]   --->   Operation 1305 'add' 'add_ln72_55' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_55, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1306 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1307 [1/1] (0.00ns)   --->   "%shl_ln72_84 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_56, i8 0" [nn.cpp:72]   --->   Operation 1307 'bitconcatenate' 'shl_ln72_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1308 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_56)   --->   "%mul_ln72_44 = mul i24 %sext_ln72_41, i24 1191" [nn.cpp:72]   --->   Operation 1308 'mul' 'mul_ln72_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1309 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_56 = add i24 %shl_ln72_84, i24 %mul_ln72_44" [nn.cpp:72]   --->   Operation 1309 'add' 'add_ln72_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1310 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_57)   --->   "%mul_ln72_45 = mul i24 %sext_ln72_7, i24 460" [nn.cpp:72]   --->   Operation 1310 'mul' 'mul_ln72_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1311 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_58)   --->   "%mul_ln72_46 = mul i23 %sext_ln72_49, i23 37" [nn.cpp:72]   --->   Operation 1311 'mul' 'mul_ln72_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1312 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_67 = add i24 %shl_ln72_95, i24 %mul_ln72_55" [nn.cpp:72]   --->   Operation 1312 'add' 'add_ln72_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1313 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_68)   --->   "%mul_ln72_56 = mul i24 %sext_ln72_7, i24 3096" [nn.cpp:72]   --->   Operation 1313 'mul' 'mul_ln72_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1314 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_67, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1314 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1315 [1/1] (0.00ns)   --->   "%shl_ln72_96 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_68, i8 0" [nn.cpp:72]   --->   Operation 1315 'bitconcatenate' 'shl_ln72_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1316 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_68 = add i24 %shl_ln72_96, i24 %mul_ln72_56" [nn.cpp:72]   --->   Operation 1316 'add' 'add_ln72_68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1317 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_69)   --->   "%mul_ln72_57 = mul i24 %sext_ln72_168, i24 5506" [nn.cpp:72]   --->   Operation 1317 'mul' 'mul_ln72_57' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1318 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_70)   --->   "%mul_ln72_58 = mul i24 %sext_ln72_46, i24 16777071" [nn.cpp:72]   --->   Operation 1318 'mul' 'mul_ln72_58' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1319 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_81 = add i24 %shl_ln72_111, i24 %mul_ln72_69" [nn.cpp:72]   --->   Operation 1319 'add' 'add_ln72_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_81, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1320 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1321 [1/1] (0.00ns)   --->   "%shl_ln72_112 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_82, i8 0" [nn.cpp:72]   --->   Operation 1321 'bitconcatenate' 'shl_ln72_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1322 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_82)   --->   "%mul_ln72_70 = mul i24 %sext_ln72_114, i24 348" [nn.cpp:72]   --->   Operation 1322 'mul' 'mul_ln72_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1323 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_82 = add i24 %shl_ln72_112, i24 %mul_ln72_70" [nn.cpp:72]   --->   Operation 1323 'add' 'add_ln72_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1324 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_83)   --->   "%mul_ln72_71 = mul i24 %sext_ln72_143, i24 16776522" [nn.cpp:72]   --->   Operation 1324 'mul' 'mul_ln72_71' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1325 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_91 = add i24 %shl_ln72_123, i24 %mul_ln72_79" [nn.cpp:72]   --->   Operation 1325 'add' 'add_ln72_91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_91, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1326 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1327 [1/1] (0.00ns)   --->   "%shl_ln72_124 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_92, i8 0" [nn.cpp:72]   --->   Operation 1327 'bitconcatenate' 'shl_ln72_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1328 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_92)   --->   "%mul_ln72_80 = mul i24 %sext_ln72_35, i24 198" [nn.cpp:72]   --->   Operation 1328 'mul' 'mul_ln72_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1329 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_92 = add i24 %shl_ln72_124, i24 %mul_ln72_80" [nn.cpp:72]   --->   Operation 1329 'add' 'add_ln72_92' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1330 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_93)   --->   "%mul_ln72_81 = mul i24 %sext_ln72_168, i24 658" [nn.cpp:72]   --->   Operation 1330 'mul' 'mul_ln72_81' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1331 [1/1] (0.00ns)   --->   "%sext_ln72_188 = sext i16 %input_40_read" [nn.cpp:72]   --->   Operation 1331 'sext' 'sext_ln72_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1332 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_101)   --->   "%mul_ln72_89 = mul i24 %sext_ln72_168, i24 5723" [nn.cpp:72]   --->   Operation 1332 'mul' 'mul_ln72_89' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1333 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_102)   --->   "%mul_ln72_90 = mul i24 %sext_ln72_59, i24 156" [nn.cpp:72]   --->   Operation 1333 'mul' 'mul_ln72_90' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1334 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_107 = add i24 %shl_ln72_141, i24 %mul_ln72_96" [nn.cpp:72]   --->   Operation 1334 'add' 'add_ln72_107' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_107, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1335 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1336 [1/1] (0.00ns)   --->   "%shl_ln72_142 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_108, i8 0" [nn.cpp:72]   --->   Operation 1336 'bitconcatenate' 'shl_ln72_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1337 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_108)   --->   "%mul_ln72_97 = mul i24 %sext_ln72_41, i24 2060" [nn.cpp:72]   --->   Operation 1337 'mul' 'mul_ln72_97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1338 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_108 = add i24 %shl_ln72_142, i24 %mul_ln72_97" [nn.cpp:72]   --->   Operation 1338 'add' 'add_ln72_108' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1339 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_109)   --->   "%mul_ln72_98 = mul i24 %sext_ln72_195, i24 2690" [nn.cpp:72]   --->   Operation 1339 'mul' 'mul_ln72_98' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1340 [1/1] (0.00ns)   --->   "%shl_ln72_145 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_21_read, i2 0" [nn.cpp:72]   --->   Operation 1340 'bitconcatenate' 'shl_ln72_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln72_197 = sext i18 %shl_ln72_145" [nn.cpp:72]   --->   Operation 1341 'sext' 'sext_ln72_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1342 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_116 = add i24 %shl_ln72_152, i24 %mul_ln72_103" [nn.cpp:72]   --->   Operation 1342 'add' 'add_ln72_116' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1343 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_117)   --->   "%mul_ln72_104 = mul i24 %sext_ln72_165, i24 206" [nn.cpp:72]   --->   Operation 1343 'mul' 'mul_ln72_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_116, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1344 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1345 [1/1] (0.00ns)   --->   "%shl_ln72_153 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_117, i8 0" [nn.cpp:72]   --->   Operation 1345 'bitconcatenate' 'shl_ln72_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1346 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_117 = add i24 %shl_ln72_153, i24 %mul_ln72_104" [nn.cpp:72]   --->   Operation 1346 'add' 'add_ln72_117' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1347 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_118)   --->   "%mul_ln72_105 = mul i24 %sext_ln72_114, i24 231" [nn.cpp:72]   --->   Operation 1347 'mul' 'mul_ln72_105' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1348 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_120)   --->   "%mul_ln72_106 = mul i24 %sext_ln72_139, i24 284" [nn.cpp:72]   --->   Operation 1348 'mul' 'mul_ln72_106' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1349 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_132 = add i24 %shl_ln72_175, i24 %mul_ln72_116" [nn.cpp:72]   --->   Operation 1349 'add' 'add_ln72_132' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_132, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1350 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1351 [1/1] (0.00ns)   --->   "%shl_ln72_176 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_134, i8 0" [nn.cpp:72]   --->   Operation 1351 'bitconcatenate' 'shl_ln72_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1352 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_133)   --->   "%mul_ln72_117 = mul i24 %sext_ln72_177, i24 727" [nn.cpp:72]   --->   Operation 1352 'mul' 'mul_ln72_117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1353 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_133 = add i24 %shl_ln72_176, i24 %mul_ln72_117" [nn.cpp:72]   --->   Operation 1353 'add' 'add_ln72_133' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1354 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_134)   --->   "%mul_ln72_118 = mul i24 %sext_ln72_18, i24 16776939" [nn.cpp:72]   --->   Operation 1354 'mul' 'mul_ln72_118' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1355 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_135)   --->   "%mul_ln72_119 = mul i24 %sext_ln72_188, i24 69" [nn.cpp:72]   --->   Operation 1355 'mul' 'mul_ln72_119' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1356 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_137 = add i24 %shl_ln72_180, i24 %mul_ln72_122" [nn.cpp:72]   --->   Operation 1356 'add' 'add_ln72_137' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_137, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1357 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1358 [1/1] (0.00ns)   --->   "%shl_ln72_181 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_139, i8 0" [nn.cpp:72]   --->   Operation 1358 'bitconcatenate' 'shl_ln72_181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1359 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_138)   --->   "%mul_ln72_123 = mul i24 %sext_ln72_134, i24 16775537" [nn.cpp:72]   --->   Operation 1359 'mul' 'mul_ln72_123' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1360 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_138 = add i24 %shl_ln72_181, i24 %mul_ln72_123" [nn.cpp:72]   --->   Operation 1360 'add' 'add_ln72_138' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1361 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_139)   --->   "%mul_ln72_124 = mul i24 %sext_ln72_7, i24 16777127" [nn.cpp:72]   --->   Operation 1361 'mul' 'mul_ln72_124' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1362 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_141)   --->   "%mul_ln72_125 = mul i24 %sext_ln72_139, i24 16776789" [nn.cpp:72]   --->   Operation 1362 'mul' 'mul_ln72_125' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1363 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_145 = add i24 %shl_ln72_189, i24 %mul_ln72_129" [nn.cpp:72]   --->   Operation 1363 'add' 'add_ln72_145' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1364 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_145, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1364 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1365 [1/1] (0.00ns)   --->   "%shl_ln72_190 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_147, i8 0" [nn.cpp:72]   --->   Operation 1365 'bitconcatenate' 'shl_ln72_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1366 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_146)   --->   "%mul_ln72_130 = mul i24 %sext_ln72_35, i24 16776605" [nn.cpp:72]   --->   Operation 1366 'mul' 'mul_ln72_130' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1367 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_146 = add i24 %shl_ln72_190, i24 %mul_ln72_130" [nn.cpp:72]   --->   Operation 1367 'add' 'add_ln72_146' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1368 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_147)   --->   "%mul_ln72_131 = mul i24 %sext_ln72_46, i24 115" [nn.cpp:72]   --->   Operation 1368 'mul' 'mul_ln72_131' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1369 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_148)   --->   "%mul_ln72_132 = mul i24 %sext_ln72_53, i24 363" [nn.cpp:72]   --->   Operation 1369 'mul' 'mul_ln72_132' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1370 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_154 = add i24 %shl_ln72_200, i24 %mul_ln72_138" [nn.cpp:72]   --->   Operation 1370 'add' 'add_ln72_154' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1371 [1/1] (2.35ns)   --->   "%sub_ln72_39 = sub i22 %sub_ln72_38, i22 %sext_ln72_197" [nn.cpp:72]   --->   Operation 1371 'sub' 'sub_ln72_39' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_154, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1372 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1373 [1/1] (0.00ns)   --->   "%shl_ln72_202 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_156, i8 0" [nn.cpp:72]   --->   Operation 1373 'bitconcatenate' 'shl_ln72_202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln72_218 = sext i22 %sub_ln72_39" [nn.cpp:72]   --->   Operation 1374 'sext' 'sext_ln72_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1375 [1/1] (2.42ns)   --->   "%add_ln72_155 = add i24 %shl_ln72_202, i24 %sext_ln72_218" [nn.cpp:72]   --->   Operation 1375 'add' 'add_ln72_155' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1376 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_156)   --->   "%mul_ln72_139 = mul i24 %sext_ln72_122, i24 16777116" [nn.cpp:72]   --->   Operation 1376 'mul' 'mul_ln72_139' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1377 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_155, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1377 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1378 [1/1] (0.00ns)   --->   "%shl_ln72_203 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_157, i8 0" [nn.cpp:72]   --->   Operation 1378 'bitconcatenate' 'shl_ln72_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1379 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_156 = add i24 %shl_ln72_203, i24 %mul_ln72_139" [nn.cpp:72]   --->   Operation 1379 'add' 'add_ln72_156' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1380 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_157)   --->   "%mul_ln72_140 = mul i24 %sext_ln72_177, i24 16776154" [nn.cpp:72]   --->   Operation 1380 'mul' 'mul_ln72_140' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1381 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_158)   --->   "%mul_ln72_141 = mul i24 %sext_ln72_125, i24 2094" [nn.cpp:72]   --->   Operation 1381 'mul' 'mul_ln72_141' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1382 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_163 = add i24 %shl_ln72_209, i24 %mul_ln72_147" [nn.cpp:72]   --->   Operation 1382 'add' 'add_ln72_163' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1383 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_163, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1383 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1384 [1/1] (0.00ns)   --->   "%shl_ln72_210 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_165, i8 0" [nn.cpp:72]   --->   Operation 1384 'bitconcatenate' 'shl_ln72_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1385 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_164)   --->   "%mul_ln72_148 = mul i24 %sext_ln72_132, i24 16774255" [nn.cpp:72]   --->   Operation 1385 'mul' 'mul_ln72_148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1386 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_164 = add i24 %shl_ln72_210, i24 %mul_ln72_148" [nn.cpp:72]   --->   Operation 1386 'add' 'add_ln72_164' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1387 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_166)   --->   "%mul_ln72_149 = mul i24 %sext_ln72_6, i24 780" [nn.cpp:72]   --->   Operation 1387 'mul' 'mul_ln72_149' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1388 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_167)   --->   "%mul_ln72_150 = mul i21 %sext_ln72_61, i21 13" [nn.cpp:72]   --->   Operation 1388 'mul' 'mul_ln72_150' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1389 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_174 = add i24 %shl_ln72_223, i24 %mul_ln72_157" [nn.cpp:72]   --->   Operation 1389 'add' 'add_ln72_174' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1390 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_174, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1390 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1391 [1/1] (0.00ns)   --->   "%shl_ln72_224 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_176, i8 0" [nn.cpp:72]   --->   Operation 1391 'bitconcatenate' 'shl_ln72_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1392 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_175)   --->   "%mul_ln72_158 = mul i24 %sext_ln72_35, i24 16776794" [nn.cpp:72]   --->   Operation 1392 'mul' 'mul_ln72_158' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1393 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_175 = add i24 %shl_ln72_224, i24 %mul_ln72_158" [nn.cpp:72]   --->   Operation 1393 'add' 'add_ln72_175' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1394 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_176)   --->   "%mul_ln72_159 = mul i24 %sext_ln72_165, i24 744" [nn.cpp:72]   --->   Operation 1394 'mul' 'mul_ln72_159' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1395 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_177)   --->   "%mul_ln72_160 = mul i23 %sext_ln72_13, i23 8388559" [nn.cpp:72]   --->   Operation 1395 'mul' 'mul_ln72_160' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1396 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_185 = add i24 %shl_ln72_236, i24 %mul_ln72_167" [nn.cpp:72]   --->   Operation 1396 'add' 'add_ln72_185' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1397 [1/1] (0.00ns)   --->   "%shl_ln72_237 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_19_read, i6 0" [nn.cpp:72]   --->   Operation 1397 'bitconcatenate' 'shl_ln72_237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln72_237 = sext i22 %shl_ln72_237" [nn.cpp:72]   --->   Operation 1398 'sext' 'sext_ln72_237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1399 [1/1] (2.35ns)   --->   "%sub_ln72_44 = sub i23 %sext_ln72_237, i23 %sext_ln72_169" [nn.cpp:72]   --->   Operation 1399 'sub' 'sub_ln72_44' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_185, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1400 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1401 [1/1] (0.00ns)   --->   "%shl_ln72_238 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_187, i8 0" [nn.cpp:72]   --->   Operation 1401 'bitconcatenate' 'shl_ln72_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln72_238 = sext i23 %sub_ln72_44" [nn.cpp:72]   --->   Operation 1402 'sext' 'sext_ln72_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1403 [1/1] (2.42ns)   --->   "%add_ln72_186 = add i24 %shl_ln72_238, i24 %sext_ln72_238" [nn.cpp:72]   --->   Operation 1403 'add' 'add_ln72_186' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1404 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_186, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1404 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1405 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_188)   --->   "%mul_ln72_168 = mul i22 %sext_ln72_145, i22 4194277" [nn.cpp:72]   --->   Operation 1405 'mul' 'mul_ln72_168' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1406 [1/1] (0.00ns)   --->   "%shl_ln72_249 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_199, i8 0" [nn.cpp:72]   --->   Operation 1406 'bitconcatenate' 'shl_ln72_249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1407 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_197)   --->   "%mul_ln72_175 = mul i24 %sext_ln72_132, i24 415" [nn.cpp:72]   --->   Operation 1407 'mul' 'mul_ln72_175' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1408 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_197 = add i24 %shl_ln72_249, i24 %mul_ln72_175" [nn.cpp:72]   --->   Operation 1408 'add' 'add_ln72_197' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1409 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_198)   --->   "%mul_ln72_176 = mul i23 %sext_ln72_13, i23 45" [nn.cpp:72]   --->   Operation 1409 'mul' 'mul_ln72_176' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1410 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_204 = add i24 %shl_ln72_259, i24 %mul_ln72_181" [nn.cpp:72]   --->   Operation 1410 'add' 'add_ln72_204' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_204, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1411 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1412 [1/1] (0.00ns)   --->   "%shl_ln72_260 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_207, i8 0" [nn.cpp:72]   --->   Operation 1412 'bitconcatenate' 'shl_ln72_260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1413 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_205)   --->   "%mul_ln72_182 = mul i24 %sext_ln72_180, i24 16775905" [nn.cpp:72]   --->   Operation 1413 'mul' 'mul_ln72_182' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1414 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_205 = add i24 %shl_ln72_260, i24 %mul_ln72_182" [nn.cpp:72]   --->   Operation 1414 'add' 'add_ln72_205' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1415 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_211 = add i24 %shl_ln72_267, i24 %mul_ln72_187" [nn.cpp:72]   --->   Operation 1415 'add' 'add_ln72_211' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_211, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1416 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1417 [1/1] (0.00ns)   --->   "%shl_ln72_268 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_214, i8 0" [nn.cpp:72]   --->   Operation 1417 'bitconcatenate' 'shl_ln72_268' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1418 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_212)   --->   "%mul_ln72_188 = mul i24 %sext_ln72_41, i24 1265" [nn.cpp:72]   --->   Operation 1418 'mul' 'mul_ln72_188' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1419 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_212 = add i24 %shl_ln72_268, i24 %mul_ln72_188" [nn.cpp:72]   --->   Operation 1419 'add' 'add_ln72_212' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1420 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_213)   --->   "%mul_ln72_189 = mul i23 %sext_ln72_169, i23 8388569" [nn.cpp:72]   --->   Operation 1420 'mul' 'mul_ln72_189' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1421 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_214)   --->   "%mul_ln72_190 = mul i22 %sext_ln72_48, i22 4194285" [nn.cpp:72]   --->   Operation 1421 'mul' 'mul_ln72_190' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1422 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_221)   --->   "%mul_ln72_196 = mul i23 %sext_ln72_29, i23 8388554" [nn.cpp:72]   --->   Operation 1422 'mul' 'mul_ln72_196' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1423 [1/1] (0.00ns)   --->   "%shl_ln72_278 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_224, i8 0" [nn.cpp:72]   --->   Operation 1423 'bitconcatenate' 'shl_ln72_278' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1424 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_221)   --->   "%sext_ln72_266 = sext i23 %mul_ln72_196" [nn.cpp:72]   --->   Operation 1424 'sext' 'sext_ln72_266' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1425 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_221 = add i24 %shl_ln72_278, i24 %sext_ln72_266" [nn.cpp:72]   --->   Operation 1425 'add' 'add_ln72_221' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1426 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_223)   --->   "%mul_ln72_197 = mul i22 %sext_ln72_141, i22 21" [nn.cpp:72]   --->   Operation 1426 'mul' 'mul_ln72_197' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1427 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_224)   --->   "%mul_ln72_198 = mul i21 %sext_ln72_75, i21 2097139" [nn.cpp:72]   --->   Operation 1427 'mul' 'mul_ln72_198' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1428 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_226)   --->   "%mul_ln72_201 = mul i22 %sext_ln72_1, i22 29" [nn.cpp:72]   --->   Operation 1428 'mul' 'mul_ln72_201' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1429 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_228)   --->   "%mul_ln72_202 = mul i23 %sext_ln72_70, i23 8388567" [nn.cpp:72]   --->   Operation 1429 'mul' 'mul_ln72_202' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1430 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_231 = add i24 %shl_ln72_286, i24 %mul_ln72_205" [nn.cpp:72]   --->   Operation 1430 'add' 'add_ln72_231' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1431 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_231, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1431 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1432 [1/1] (0.00ns)   --->   "%shl_ln72_287 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_236, i8 0" [nn.cpp:72]   --->   Operation 1432 'bitconcatenate' 'shl_ln72_287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1433 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_232)   --->   "%mul_ln72_206 = mul i24 %sext_ln72_165, i24 11718" [nn.cpp:72]   --->   Operation 1433 'mul' 'mul_ln72_206' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1434 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_232 = add i24 %shl_ln72_287, i24 %mul_ln72_206" [nn.cpp:72]   --->   Operation 1434 'add' 'add_ln72_232' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1435 [1/1] (2.35ns)   --->   "%sub_ln72_53 = sub i22 %sub_ln72_38, i22 %sext_ln72_48" [nn.cpp:72]   --->   Operation 1435 'sub' 'sub_ln72_53' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1436 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_234)   --->   "%mul_ln72_207 = mul i22 %sext_ln72_52, i22 27" [nn.cpp:72]   --->   Operation 1436 'mul' 'mul_ln72_207' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1437 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_235)   --->   "%mul_ln72_208 = mul i24 %sext_ln72_122, i24 1428" [nn.cpp:72]   --->   Operation 1437 'mul' 'mul_ln72_208' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1438 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_242 = add i24 %shl_ln72_296, i24 %mul_ln72_216" [nn.cpp:72]   --->   Operation 1438 'add' 'add_ln72_242' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_242, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1439 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1440 [1/1] (0.00ns)   --->   "%shl_ln72_297 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_247, i8 0" [nn.cpp:72]   --->   Operation 1440 'bitconcatenate' 'shl_ln72_297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1441 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_243)   --->   "%mul_ln72_217 = mul i24 %sext_ln72_3, i24 16776714" [nn.cpp:72]   --->   Operation 1441 'mul' 'mul_ln72_217' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1442 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_243 = add i24 %shl_ln72_297, i24 %mul_ln72_217" [nn.cpp:72]   --->   Operation 1442 'add' 'add_ln72_243' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1443 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_244)   --->   "%mul_ln72_218 = mul i24 %sext_ln72_114, i24 312" [nn.cpp:72]   --->   Operation 1443 'mul' 'mul_ln72_218' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1444 [1/1] (0.00ns)   --->   "%shl_ln72_313 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_18_read, i2 0" [nn.cpp:72]   --->   Operation 1444 'bitconcatenate' 'shl_ln72_313' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln72_293 = sext i18 %shl_ln72_313" [nn.cpp:72]   --->   Operation 1445 'sext' 'sext_ln72_293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_58 = sub i19 0, i19 %sext_ln72_293" [nn.cpp:72]   --->   Operation 1446 'sub' 'sub_ln72_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1447 [1/1] (4.12ns) (root node of TernaryAdder)   --->   "%sub_ln72_59 = sub i19 %sub_ln72_58, i19 %sext_ln72_14" [nn.cpp:72]   --->   Operation 1447 'sub' 'sub_ln72_59' <Predicate = true> <Delay = 4.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1448 [1/1] (0.00ns)   --->   "%shl_ln72_314 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_258, i8 0" [nn.cpp:72]   --->   Operation 1448 'bitconcatenate' 'shl_ln72_314' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln72_294 = sext i19 %sub_ln72_59" [nn.cpp:72]   --->   Operation 1449 'sext' 'sext_ln72_294' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1450 [1/1] (2.42ns)   --->   "%add_ln72_253 = add i24 %shl_ln72_314, i24 %sext_ln72_294" [nn.cpp:72]   --->   Operation 1450 'add' 'add_ln72_253' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1451 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_254)   --->   "%mul_ln72_223 = mul i23 %sext_ln72_115, i23 8388558" [nn.cpp:72]   --->   Operation 1451 'mul' 'mul_ln72_223' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1452 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_253, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1452 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1453 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_264 = add i24 %shl_ln72_327, i24 %mul_ln72_231" [nn.cpp:72]   --->   Operation 1453 'add' 'add_ln72_264' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1454 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_265)   --->   "%mul_ln72_232 = mul i24 %sext_ln72_6, i24 421" [nn.cpp:72]   --->   Operation 1454 'mul' 'mul_ln72_232' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_264, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1455 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1456 [1/1] (0.00ns)   --->   "%shl_ln72_328 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_270, i8 0" [nn.cpp:72]   --->   Operation 1456 'bitconcatenate' 'shl_ln72_328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1457 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_265 = add i24 %shl_ln72_328, i24 %mul_ln72_232" [nn.cpp:72]   --->   Operation 1457 'add' 'add_ln72_265' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1458 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_266)   --->   "%mul_ln72_233 = mul i24 %sext_ln72_134, i24 16776168" [nn.cpp:72]   --->   Operation 1458 'mul' 'mul_ln72_233' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1459 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_273 = add i24 %shl_ln72_336, i24 %mul_ln72_241" [nn.cpp:72]   --->   Operation 1459 'add' 'add_ln72_273' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_273, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1460 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1461 [1/1] (0.00ns)   --->   "%shl_ln72_337 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_279, i8 0" [nn.cpp:72]   --->   Operation 1461 'bitconcatenate' 'shl_ln72_337' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1462 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_274)   --->   "%mul_ln72_242 = mul i24 %sext_ln72_195, i24 2392" [nn.cpp:72]   --->   Operation 1462 'mul' 'mul_ln72_242' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1463 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_274 = add i24 %shl_ln72_337, i24 %mul_ln72_242" [nn.cpp:72]   --->   Operation 1463 'add' 'add_ln72_274' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1464 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_275)   --->   "%mul_ln72_243 = mul i24 %sext_ln72_114, i24 16777146" [nn.cpp:72]   --->   Operation 1464 'mul' 'mul_ln72_243' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1465 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_277)   --->   "%mul_ln72_244 = mul i24 %sext_ln72_143, i24 16776950" [nn.cpp:72]   --->   Operation 1465 'mul' 'mul_ln72_244' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1466 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_285 = add i24 %shl_ln72_350, i24 %mul_ln72_252" [nn.cpp:72]   --->   Operation 1466 'add' 'add_ln72_285' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_285, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1467 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1468 [1/1] (0.00ns)   --->   "%shl_ln72_351 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_291, i8 0" [nn.cpp:72]   --->   Operation 1468 'bitconcatenate' 'shl_ln72_351' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1469 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_286)   --->   "%mul_ln72_253 = mul i24 %sext_ln72_195, i24 16776558" [nn.cpp:72]   --->   Operation 1469 'mul' 'mul_ln72_253' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1470 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_286 = add i24 %shl_ln72_351, i24 %mul_ln72_253" [nn.cpp:72]   --->   Operation 1470 'add' 'add_ln72_286' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1471 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_287)   --->   "%mul_ln72_254 = mul i21 %sext_ln72_12, i21 2097139" [nn.cpp:72]   --->   Operation 1471 'mul' 'mul_ln72_254' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1472 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_288)   --->   "%mul_ln72_255 = mul i23 %sext_ln72_169, i23 8388547" [nn.cpp:72]   --->   Operation 1472 'mul' 'mul_ln72_255' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1473 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_297 = add i24 %shl_ln72_362, i24 %mul_ln72_265" [nn.cpp:72]   --->   Operation 1473 'add' 'add_ln72_297' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1474 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_298)   --->   "%mul_ln72_266 = mul i24 %sext_ln72_7, i24 16777134" [nn.cpp:72]   --->   Operation 1474 'mul' 'mul_ln72_266' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_297, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1475 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1476 [1/1] (0.00ns)   --->   "%shl_ln72_363 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_303, i8 0" [nn.cpp:72]   --->   Operation 1476 'bitconcatenate' 'shl_ln72_363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1477 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_298 = add i24 %shl_ln72_363, i24 %mul_ln72_266" [nn.cpp:72]   --->   Operation 1477 'add' 'add_ln72_298' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1478 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_299)   --->   "%mul_ln72_267 = mul i24 %sext_ln72_11, i24 16776870" [nn.cpp:72]   --->   Operation 1478 'mul' 'mul_ln72_267' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1479 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_300)   --->   "%mul_ln72_268 = mul i24 %sext_ln72_168, i24 16772265" [nn.cpp:72]   --->   Operation 1479 'mul' 'mul_ln72_268' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1480 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_310 = add i24 %shl_ln72_377, i24 %sext_ln72_323" [nn.cpp:72]   --->   Operation 1480 'add' 'add_ln72_310' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1481 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_311)   --->   "%mul_ln72_276 = mul i24 %sext_ln72_3, i24 89" [nn.cpp:72]   --->   Operation 1481 'mul' 'mul_ln72_276' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_310, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1482 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1483 [1/1] (0.00ns)   --->   "%shl_ln72_378 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_317, i8 0" [nn.cpp:72]   --->   Operation 1483 'bitconcatenate' 'shl_ln72_378' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1484 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_311 = add i24 %shl_ln72_378, i24 %mul_ln72_276" [nn.cpp:72]   --->   Operation 1484 'add' 'add_ln72_311' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1485 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_312)   --->   "%mul_ln72_277 = mul i24 %sext_ln72_41, i24 16774859" [nn.cpp:72]   --->   Operation 1485 'mul' 'mul_ln72_277' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1486 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_313)   --->   "%mul_ln72_278 = mul i24 %sext_ln72_168, i24 16775437" [nn.cpp:72]   --->   Operation 1486 'mul' 'mul_ln72_278' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1487 [1/1] (0.00ns)   --->   "%shl_ln72_390 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_328, i8 0" [nn.cpp:72]   --->   Operation 1487 'bitconcatenate' 'shl_ln72_390' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln72_328 = sext i23 %mul_ln72_287" [nn.cpp:72]   --->   Operation 1488 'sext' 'sext_ln72_328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1489 [1/1] (2.42ns)   --->   "%add_ln72_322 = add i24 %shl_ln72_390, i24 %sext_ln72_328" [nn.cpp:72]   --->   Operation 1489 'add' 'add_ln72_322' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1490 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_323)   --->   "%mul_ln72_288 = mul i22 %sext_ln72_36, i22 25" [nn.cpp:72]   --->   Operation 1490 'mul' 'mul_ln72_288' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_322, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1491 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1492 [1/1] (0.00ns)   --->   "%shl_ln72_391 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_329, i8 0" [nn.cpp:72]   --->   Operation 1492 'bitconcatenate' 'shl_ln72_391' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1493 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_323)   --->   "%sext_ln72_329 = sext i22 %mul_ln72_288" [nn.cpp:72]   --->   Operation 1493 'sext' 'sext_ln72_329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1494 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_323 = add i24 %shl_ln72_391, i24 %sext_ln72_329" [nn.cpp:72]   --->   Operation 1494 'add' 'add_ln72_323' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1495 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_324)   --->   "%mul_ln72_289 = mul i24 %sext_ln72_41, i24 16776744" [nn.cpp:72]   --->   Operation 1495 'mul' 'mul_ln72_289' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1496 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_334)   --->   "%mul_ln72_296 = mul i21 %sext_ln72_8, i21 13" [nn.cpp:72]   --->   Operation 1496 'mul' 'mul_ln72_296' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1497 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_338 = add i24 %shl_ln72_413, i24 %mul_ln72_299" [nn.cpp:72]   --->   Operation 1497 'add' 'add_ln72_338' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1498 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_338, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1498 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1499 [1/1] (0.00ns)   --->   "%shl_ln72_414 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_347, i8 0" [nn.cpp:72]   --->   Operation 1499 'bitconcatenate' 'shl_ln72_414' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1500 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_339)   --->   "%mul_ln72_300 = mul i24 %sext_ln72_180, i24 16773461" [nn.cpp:72]   --->   Operation 1500 'mul' 'mul_ln72_300' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1501 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_339 = add i24 %shl_ln72_414, i24 %mul_ln72_300" [nn.cpp:72]   --->   Operation 1501 'add' 'add_ln72_339' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1502 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_340)   --->   "%mul_ln72_301 = mul i24 %sext_ln72_11, i24 16776860" [nn.cpp:72]   --->   Operation 1502 'mul' 'mul_ln72_301' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1503 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_341)   --->   "%mul_ln72_302 = mul i24 %sext_ln72_143, i24 949" [nn.cpp:72]   --->   Operation 1503 'mul' 'mul_ln72_302' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1504 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_348 = add i24 %shl_ln72_425, i24 %mul_ln72_309" [nn.cpp:72]   --->   Operation 1504 'add' 'add_ln72_348' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1505 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_349)   --->   "%mul_ln72_310 = mul i24 %sext_ln72_7, i24 1000" [nn.cpp:72]   --->   Operation 1505 'mul' 'mul_ln72_310' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1506 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_348, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1506 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1507 [1/1] (0.00ns)   --->   "%shl_ln72_426 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_357, i8 0" [nn.cpp:72]   --->   Operation 1507 'bitconcatenate' 'shl_ln72_426' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1508 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_349 = add i24 %shl_ln72_426, i24 %mul_ln72_310" [nn.cpp:72]   --->   Operation 1508 'add' 'add_ln72_349' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1509 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_350)   --->   "%mul_ln72_311 = mul i24 %sext_ln72_11, i24 173" [nn.cpp:72]   --->   Operation 1509 'mul' 'mul_ln72_311' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1510 [1/1] (0.00ns)   --->   "%shl_ln72_434 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_365, i8 0" [nn.cpp:72]   --->   Operation 1510 'bitconcatenate' 'shl_ln72_434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1511 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_357)   --->   "%mul_ln72_317 = mul i24 %sext_ln72_35, i24 16776778" [nn.cpp:72]   --->   Operation 1511 'mul' 'mul_ln72_317' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1512 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_357 = add i24 %shl_ln72_434, i24 %mul_ln72_317" [nn.cpp:72]   --->   Operation 1512 'add' 'add_ln72_357' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1513 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_358)   --->   "%mul_ln72_318 = mul i24 %sext_ln72_6, i24 737" [nn.cpp:72]   --->   Operation 1513 'mul' 'mul_ln72_318' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1514 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_365 = add i24 %sext_ln72_359, i24 %mul_ln72_324" [nn.cpp:72]   --->   Operation 1514 'add' 'add_ln72_365' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1515 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_365, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1515 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1516 [1/1] (0.00ns)   --->   "%shl_ln72_444 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_374, i8 0" [nn.cpp:72]   --->   Operation 1516 'bitconcatenate' 'shl_ln72_444' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1517 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_366)   --->   "%mul_ln72_325 = mul i24 %sext_ln72_165, i24 519" [nn.cpp:72]   --->   Operation 1517 'mul' 'mul_ln72_325' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1518 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_366 = add i24 %shl_ln72_444, i24 %mul_ln72_325" [nn.cpp:72]   --->   Operation 1518 'add' 'add_ln72_366' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1519 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_367)   --->   "%mul_ln72_326 = mul i24 %sext_ln72_195, i24 2356" [nn.cpp:72]   --->   Operation 1519 'mul' 'mul_ln72_326' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1520 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_369)   --->   "%mul_ln72_327 = mul i24 %sext_ln72_143, i24 259" [nn.cpp:72]   --->   Operation 1520 'mul' 'mul_ln72_327' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1521 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_374 = add i24 %shl_ln72_452, i24 %mul_ln72_332" [nn.cpp:72]   --->   Operation 1521 'add' 'add_ln72_374' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1522 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_374, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1522 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1523 [1/1] (0.00ns)   --->   "%shl_ln72_453 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_383, i8 0" [nn.cpp:72]   --->   Operation 1523 'bitconcatenate' 'shl_ln72_453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1524 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_375)   --->   "%mul_ln72_333 = mul i24 %sext_ln72_132, i24 16776288" [nn.cpp:72]   --->   Operation 1524 'mul' 'mul_ln72_333' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1525 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_375 = add i24 %shl_ln72_453, i24 %mul_ln72_333" [nn.cpp:72]   --->   Operation 1525 'add' 'add_ln72_375' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1526 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_376)   --->   "%mul_ln72_334 = mul i24 %sext_ln72_226, i24 16777042" [nn.cpp:72]   --->   Operation 1526 'mul' 'mul_ln72_334' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1527 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_377)   --->   "%mul_ln72_335 = mul i24 %sext_ln72_35, i24 301" [nn.cpp:72]   --->   Operation 1527 'mul' 'mul_ln72_335' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1528 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_384 = add i24 %shl_ln72_461, i24 %mul_ln72_342" [nn.cpp:72]   --->   Operation 1528 'add' 'add_ln72_384' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_394 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_384, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1529 'partselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1530 [1/1] (0.00ns)   --->   "%shl_ln72_462 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_394, i8 0" [nn.cpp:72]   --->   Operation 1530 'bitconcatenate' 'shl_ln72_462' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1531 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_385)   --->   "%mul_ln72_343 = mul i24 %sext_ln72_41, i24 11960" [nn.cpp:72]   --->   Operation 1531 'mul' 'mul_ln72_343' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1532 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_385 = add i24 %shl_ln72_462, i24 %mul_ln72_343" [nn.cpp:72]   --->   Operation 1532 'add' 'add_ln72_385' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1533 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_386)   --->   "%mul_ln72_344 = mul i24 %sext_ln72_168, i24 2337" [nn.cpp:72]   --->   Operation 1533 'mul' 'mul_ln72_344' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1534 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_388)   --->   "%mul_ln72_345 = mul i24 %sext_ln72_59, i24 117" [nn.cpp:72]   --->   Operation 1534 'mul' 'mul_ln72_345' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1535 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_393 = add i24 %shl_ln72_470, i24 %mul_ln72_351" [nn.cpp:72]   --->   Operation 1535 'add' 'add_ln72_393' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1536 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_394)   --->   "%mul_ln72_352 = mul i24 %sext_ln72_7, i24 1174" [nn.cpp:72]   --->   Operation 1536 'mul' 'mul_ln72_352' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1537 [1/1] (0.00ns)   --->   "%tmp_403 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_393, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1537 'partselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1538 [1/1] (0.00ns)   --->   "%shl_ln72_471 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_403, i8 0" [nn.cpp:72]   --->   Operation 1538 'bitconcatenate' 'shl_ln72_471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1539 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_394 = add i24 %shl_ln72_471, i24 %mul_ln72_352" [nn.cpp:72]   --->   Operation 1539 'add' 'add_ln72_394' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1540 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_395)   --->   "%mul_ln72_353 = mul i24 %sext_ln72_46, i24 16777146" [nn.cpp:72]   --->   Operation 1540 'mul' 'mul_ln72_353' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1541 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_396)   --->   "%mul_ln72_354 = mul i24 %sext_ln72_143, i24 16776785" [nn.cpp:72]   --->   Operation 1541 'mul' 'mul_ln72_354' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1542 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_406 = add i24 %shl_ln72_481, i24 %mul_ln72_363" [nn.cpp:72]   --->   Operation 1542 'add' 'add_ln72_406' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_417 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_406, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1543 'partselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1544 [1/1] (0.00ns)   --->   "%shl_ln72_482 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_417, i8 0" [nn.cpp:72]   --->   Operation 1544 'bitconcatenate' 'shl_ln72_482' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1545 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_407)   --->   "%mul_ln72_364 = mul i24 %sext_ln72_195, i24 16776598" [nn.cpp:72]   --->   Operation 1545 'mul' 'mul_ln72_364' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1546 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_407 = add i24 %shl_ln72_482, i24 %mul_ln72_364" [nn.cpp:72]   --->   Operation 1546 'add' 'add_ln72_407' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1547 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_408)   --->   "%mul_ln72_365 = mul i24 %sext_ln72_11, i24 16774711" [nn.cpp:72]   --->   Operation 1547 'mul' 'mul_ln72_365' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1548 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_410)   --->   "%mul_ln72_366 = mul i24 %sext_ln72_143, i24 16777118" [nn.cpp:72]   --->   Operation 1548 'mul' 'mul_ln72_366' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1549 [1/1] (0.00ns)   --->   "%shl_ln72_491 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_426, i8 0" [nn.cpp:72]   --->   Operation 1549 'bitconcatenate' 'shl_ln72_491' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1550 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_416)   --->   "%mul_ln72_373 = mul i24 %sext_ln72_180, i24 16774920" [nn.cpp:72]   --->   Operation 1550 'mul' 'mul_ln72_373' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1551 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_416 = add i24 %shl_ln72_491, i24 %mul_ln72_373" [nn.cpp:72]   --->   Operation 1551 'add' 'add_ln72_416' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1552 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_423 = add i24 %shl_ln72_496, i24 %sext_ln72_374" [nn.cpp:72]   --->   Operation 1552 'add' 'add_ln72_423' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_423, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1553 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1554 [1/1] (0.00ns)   --->   "%shl_ln72_498 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_435, i8 0" [nn.cpp:72]   --->   Operation 1554 'bitconcatenate' 'shl_ln72_498' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln72_376 = sext i23 %sub_ln72_80" [nn.cpp:72]   --->   Operation 1555 'sext' 'sext_ln72_376' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1556 [1/1] (2.42ns)   --->   "%add_ln72_424 = add i24 %shl_ln72_498, i24 %sext_ln72_376" [nn.cpp:72]   --->   Operation 1556 'add' 'add_ln72_424' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1557 [1/1] (0.00ns)   --->   "%tmp_436 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_424, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1557 'partselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1558 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_426)   --->   "%mul_ln72_381 = mul i23 %sext_ln72_5, i23 52" [nn.cpp:72]   --->   Operation 1558 'mul' 'mul_ln72_381' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1559 [1/1] (0.00ns)   --->   "%shl_ln72_501 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_17_read, i2 0" [nn.cpp:72]   --->   Operation 1559 'bitconcatenate' 'shl_ln72_501' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln72_379 = sext i18 %shl_ln72_501" [nn.cpp:72]   --->   Operation 1560 'sext' 'sext_ln72_379' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1561 [1/1] (2.28ns)   --->   "%sub_ln72_82 = sub i21 %sext_ln72_135, i21 %sext_ln72_379" [nn.cpp:72]   --->   Operation 1561 'sub' 'sub_ln72_82' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1562 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_428)   --->   "%mul_ln72_382 = mul i23 %sext_ln72_51, i23 8388550" [nn.cpp:72]   --->   Operation 1562 'mul' 'mul_ln72_382' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1563 [1/1] (0.00ns)   --->   "%shl_ln72_517 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_448, i8 0" [nn.cpp:72]   --->   Operation 1563 'bitconcatenate' 'shl_ln72_517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln72_397 = sext i18 %shl_ln72_313" [nn.cpp:72]   --->   Operation 1564 'sext' 'sext_ln72_397' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1565 [1/1] (2.42ns)   --->   "%add_ln72_437 = add i24 %shl_ln72_517, i24 %sext_ln72_397" [nn.cpp:72]   --->   Operation 1565 'add' 'add_ln72_437' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_437, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1566 'partselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1567 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_439)   --->   "%mul_ln72_387 = mul i21 %sext_ln72_61, i21 2097139" [nn.cpp:72]   --->   Operation 1567 'mul' 'mul_ln72_387' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1568 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_444 = add i24 %shl_ln72_527, i24 %mul_ln72_391" [nn.cpp:72]   --->   Operation 1568 'add' 'add_ln72_444' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_456 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_444, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1569 'partselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1570 [1/1] (0.00ns)   --->   "%shl_ln72_528 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_456, i8 0" [nn.cpp:72]   --->   Operation 1570 'bitconcatenate' 'shl_ln72_528' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1571 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_445)   --->   "%mul_ln72_392 = mul i24 %sext_ln72_134, i24 16776425" [nn.cpp:72]   --->   Operation 1571 'mul' 'mul_ln72_392' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1572 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_445 = add i24 %shl_ln72_528, i24 %mul_ln72_392" [nn.cpp:72]   --->   Operation 1572 'add' 'add_ln72_445' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1573 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_446)   --->   "%mul_ln72_393 = mul i24 %sext_ln72_11, i24 16776479" [nn.cpp:72]   --->   Operation 1573 'mul' 'mul_ln72_393' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1574 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_450 = add i24 %shl_ln72_533, i24 %mul_ln72_398" [nn.cpp:72]   --->   Operation 1574 'add' 'add_ln72_450' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1575 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_451)   --->   "%mul_ln72_399 = mul i24 %sext_ln72_28, i24 110" [nn.cpp:72]   --->   Operation 1575 'mul' 'mul_ln72_399' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1576 [1/1] (0.00ns)   --->   "%tmp_462 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_450, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1576 'partselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1577 [1/1] (0.00ns)   --->   "%shl_ln72_534 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_462, i8 0" [nn.cpp:72]   --->   Operation 1577 'bitconcatenate' 'shl_ln72_534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1578 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_451 = add i24 %shl_ln72_534, i24 %mul_ln72_399" [nn.cpp:72]   --->   Operation 1578 'add' 'add_ln72_451' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1579 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_453)   --->   "%mul_ln72_400 = mul i24 %sext_ln72_168, i24 16776034" [nn.cpp:72]   --->   Operation 1579 'mul' 'mul_ln72_400' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1580 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_460 = add i24 %shl_ln72_544, i24 %mul_ln72_407" [nn.cpp:72]   --->   Operation 1580 'add' 'add_ln72_460' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp_472 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_460, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1581 'partselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1582 [1/1] (0.00ns)   --->   "%shl_ln72_545 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_472, i8 0" [nn.cpp:72]   --->   Operation 1582 'bitconcatenate' 'shl_ln72_545' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1583 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_461)   --->   "%mul_ln72_408 = mul i24 %sext_ln72_35, i24 662" [nn.cpp:72]   --->   Operation 1583 'mul' 'mul_ln72_408' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1584 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_461 = add i24 %shl_ln72_545, i24 %mul_ln72_408" [nn.cpp:72]   --->   Operation 1584 'add' 'add_ln72_461' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1585 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_462)   --->   "%mul_ln72_409 = mul i24 %sext_ln72_41, i24 730" [nn.cpp:72]   --->   Operation 1585 'mul' 'mul_ln72_409' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1586 [1/1] (5.57ns)   --->   "%mul_ln72_419 = mul i23 %sext_ln72_51, i23 8388561" [nn.cpp:72]   --->   Operation 1586 'mul' 'mul_ln72_419' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln72_17 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln72_419, i32 8, i32 22" [nn.cpp:72]   --->   Operation 1587 'partselect' 'trunc_ln72_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1588 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_486 = add i24 %sext_ln72_438, i24 %mul_ln72_425" [nn.cpp:72]   --->   Operation 1588 'add' 'add_ln72_486' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_499 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_486, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1589 'partselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1590 [1/1] (0.00ns)   --->   "%shl_ln72_578 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_499, i8 0" [nn.cpp:72]   --->   Operation 1590 'bitconcatenate' 'shl_ln72_578' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1591 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_487)   --->   "%mul_ln72_426 = mul i24 %sext_ln72_165, i24 16775208" [nn.cpp:72]   --->   Operation 1591 'mul' 'mul_ln72_426' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1592 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_487 = add i24 %shl_ln72_578, i24 %mul_ln72_426" [nn.cpp:72]   --->   Operation 1592 'add' 'add_ln72_487' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1593 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_488)   --->   "%mul_ln72_427 = mul i24 %sext_ln72_195, i24 1106" [nn.cpp:72]   --->   Operation 1593 'mul' 'mul_ln72_427' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1594 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_489)   --->   "%mul_ln72_428 = mul i22 %sext_ln72_63, i22 22" [nn.cpp:72]   --->   Operation 1594 'mul' 'mul_ln72_428' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1595 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_499 = add i24 %shl_ln72_590, i24 %mul_ln72_439" [nn.cpp:72]   --->   Operation 1595 'add' 'add_ln72_499' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1596 [1/1] (0.00ns)   --->   "%tmp_512 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_499, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1596 'partselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1597 [1/1] (0.00ns)   --->   "%shl_ln72_591 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_512, i8 0" [nn.cpp:72]   --->   Operation 1597 'bitconcatenate' 'shl_ln72_591' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1598 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_500)   --->   "%mul_ln72_440 = mul i24 %sext_ln72_226, i24 16777018" [nn.cpp:72]   --->   Operation 1598 'mul' 'mul_ln72_440' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1599 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_500 = add i24 %shl_ln72_591, i24 %mul_ln72_440" [nn.cpp:72]   --->   Operation 1599 'add' 'add_ln72_500' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1600 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_501)   --->   "%mul_ln72_441 = mul i24 %sext_ln72_6, i24 1861" [nn.cpp:72]   --->   Operation 1600 'mul' 'mul_ln72_441' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1601 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_502)   --->   "%mul_ln72_442 = mul i24 %sext_ln72_165, i24 1335" [nn.cpp:72]   --->   Operation 1601 'mul' 'mul_ln72_442' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1602 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_512 = add i24 %shl_ln72_607, i24 %mul_ln72_450" [nn.cpp:72]   --->   Operation 1602 'add' 'add_ln72_512' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_525 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_512, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1603 'partselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1604 [1/1] (0.00ns)   --->   "%shl_ln72_608 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_525, i8 0" [nn.cpp:72]   --->   Operation 1604 'bitconcatenate' 'shl_ln72_608' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1605 [1/1] (2.42ns)   --->   "%add_ln72_513 = add i24 %shl_ln72_608, i24 %sext_ln72_328" [nn.cpp:72]   --->   Operation 1605 'add' 'add_ln72_513' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1606 [1/1] (0.00ns)   --->   "%tmp_526 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_513, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1606 'partselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1607 [1/1] (0.00ns)   --->   "%shl_ln72_609 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_526, i8 0" [nn.cpp:72]   --->   Operation 1607 'bitconcatenate' 'shl_ln72_609' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1608 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_514)   --->   "%mul_ln72_451 = mul i24 %sext_ln72_6, i24 840" [nn.cpp:72]   --->   Operation 1608 'mul' 'mul_ln72_451' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1609 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_514 = add i24 %shl_ln72_609, i24 %mul_ln72_451" [nn.cpp:72]   --->   Operation 1609 'add' 'add_ln72_514' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1610 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_525)   --->   "%mul_ln72_457 = mul i24 %sext_ln72_165, i24 16777121" [nn.cpp:72]   --->   Operation 1610 'mul' 'mul_ln72_457' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1611 [1/1] (0.00ns)   --->   "%shl_ln72_625 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_538, i8 0" [nn.cpp:72]   --->   Operation 1611 'bitconcatenate' 'shl_ln72_625' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1612 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_525 = add i24 %shl_ln72_625, i24 %mul_ln72_457" [nn.cpp:72]   --->   Operation 1612 'add' 'add_ln72_525' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1613 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_526)   --->   "%mul_ln72_458 = mul i24 %sext_ln72_7, i24 16777133" [nn.cpp:72]   --->   Operation 1613 'mul' 'mul_ln72_458' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1614 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_537)   --->   "%mul_ln72_463 = mul i24 %sext_ln72_11, i24 16776966" [nn.cpp:72]   --->   Operation 1614 'mul' 'mul_ln72_463' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1615 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_538)   --->   "%mul_ln72_464 = mul i24 %sext_ln72_143, i24 645" [nn.cpp:72]   --->   Operation 1615 'mul' 'mul_ln72_464' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1616 [1/1] (0.00ns)   --->   "%shl_ln72_651 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_558, i8 0" [nn.cpp:72]   --->   Operation 1616 'bitconcatenate' 'shl_ln72_651' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln72_473 = sext i20 %sub_ln72_115" [nn.cpp:72]   --->   Operation 1617 'sext' 'sext_ln72_473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1618 [1/1] (2.42ns)   --->   "%add_ln72_545 = add i24 %shl_ln72_651, i24 %sext_ln72_473" [nn.cpp:72]   --->   Operation 1618 'add' 'add_ln72_545' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1619 [1/1] (0.00ns)   --->   "%shl_ln72_652 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_10_read, i3 0" [nn.cpp:72]   --->   Operation 1619 'bitconcatenate' 'shl_ln72_652' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1620 [1/1] (0.00ns)   --->   "%sext_ln72_474 = sext i19 %shl_ln72_652" [nn.cpp:72]   --->   Operation 1620 'sext' 'sext_ln72_474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1621 [1/1] (2.25ns)   --->   "%sub_ln72_116 = sub i20 0, i20 %sext_ln72_474" [nn.cpp:72]   --->   Operation 1621 'sub' 'sub_ln72_116' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1622 [1/1] (0.00ns)   --->   "%tmp_559 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_545, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1622 'partselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1623 [1/1] (0.00ns)   --->   "%shl_ln72_653 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_559, i8 0" [nn.cpp:72]   --->   Operation 1623 'bitconcatenate' 'shl_ln72_653' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln72_475 = sext i20 %sub_ln72_116" [nn.cpp:72]   --->   Operation 1624 'sext' 'sext_ln72_475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1625 [1/1] (2.42ns)   --->   "%add_ln72_546 = add i24 %shl_ln72_653, i24 %sext_ln72_475" [nn.cpp:72]   --->   Operation 1625 'add' 'add_ln72_546' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1626 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_547)   --->   "%mul_ln72_470 = mul i22 %sext_ln72_36, i22 4194275" [nn.cpp:72]   --->   Operation 1626 'mul' 'mul_ln72_470' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp_560 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_546, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1627 'partselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1628 [1/1] (0.00ns)   --->   "%shl_ln72_654 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_560, i8 0" [nn.cpp:72]   --->   Operation 1628 'bitconcatenate' 'shl_ln72_654' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1629 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_547)   --->   "%sext_ln72_476 = sext i22 %mul_ln72_470" [nn.cpp:72]   --->   Operation 1629 'sext' 'sext_ln72_476' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1630 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_547 = add i24 %shl_ln72_654, i24 %sext_ln72_476" [nn.cpp:72]   --->   Operation 1630 'add' 'add_ln72_547' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1631 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_548)   --->   "%mul_ln72_471 = mul i23 %sext_ln72_169, i23 8388565" [nn.cpp:72]   --->   Operation 1631 'mul' 'mul_ln72_471' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1632 [1/1] (0.00ns)   --->   "%shl_ln72_661 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_568, i8 0" [nn.cpp:72]   --->   Operation 1632 'bitconcatenate' 'shl_ln72_661' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1633 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_554)   --->   "%mul_ln72_474 = mul i24 %sext_ln72_6, i24 16776166" [nn.cpp:72]   --->   Operation 1633 'mul' 'mul_ln72_474' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1634 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_554 = add i24 %shl_ln72_661, i24 %mul_ln72_474" [nn.cpp:72]   --->   Operation 1634 'add' 'add_ln72_554' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1635 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_555)   --->   "%mul_ln72_475 = mul i24 %sext_ln72_134, i24 16777051" [nn.cpp:72]   --->   Operation 1635 'mul' 'mul_ln72_475' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1636 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_556)   --->   "%mul_ln72_476 = mul i24 %sext_ln72_59, i24 16776840" [nn.cpp:72]   --->   Operation 1636 'mul' 'mul_ln72_476' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 7.13>
ST_7 : Operation 1637 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_2 = add i24 %shl_ln72_6, i24 %mul_ln72_3" [nn.cpp:72]   --->   Operation 1637 'add' 'add_ln72_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1638 [1/1] (0.00ns)   --->   "%shl_ln72_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_18_read, i6 0" [nn.cpp:72]   --->   Operation 1638 'bitconcatenate' 'shl_ln72_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln72_15 = sext i22 %shl_ln72_s" [nn.cpp:72]   --->   Operation 1639 'sext' 'sext_ln72_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_5 = sub i23 0, i23 %sext_ln72_15" [nn.cpp:72]   --->   Operation 1640 'sub' 'sub_ln72_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1641 [1/1] (0.00ns)   --->   "%shl_ln72_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_18_read, i3 0" [nn.cpp:72]   --->   Operation 1641 'bitconcatenate' 'shl_ln72_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln72_16 = sext i19 %shl_ln72_10" [nn.cpp:72]   --->   Operation 1642 'sext' 'sext_ln72_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1643 [1/1] (4.24ns) (root node of TernaryAdder)   --->   "%sub_ln72_6 = sub i23 %sub_ln72_5, i23 %sext_ln72_16" [nn.cpp:72]   --->   Operation 1643 'sub' 'sub_ln72_6' <Predicate = true> <Delay = 4.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_2, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1644 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1645 [1/1] (0.00ns)   --->   "%shl_ln72_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0" [nn.cpp:72]   --->   Operation 1645 'bitconcatenate' 'shl_ln72_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln72_17 = sext i23 %sub_ln72_6" [nn.cpp:72]   --->   Operation 1646 'sext' 'sext_ln72_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1647 [1/1] (2.42ns)   --->   "%add_ln72_3 = add i24 %shl_ln72_15, i24 %sext_ln72_17" [nn.cpp:72]   --->   Operation 1647 'add' 'add_ln72_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_3, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1648 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1649 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_4)   --->   "%mul_ln72_4 = mul i24 %sext_ln72_18, i24 1442" [nn.cpp:72]   --->   Operation 1649 'mul' 'mul_ln72_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1650 [1/1] (0.00ns)   --->   "%shl_ln72_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:72]   --->   Operation 1650 'bitconcatenate' 'shl_ln72_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1651 [1/1] (2.42ns)   --->   "%add_ln72_11 = add i24 %shl_ln72_26, i24 %sext_ln72_7" [nn.cpp:72]   --->   Operation 1651 'add' 'add_ln72_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1652 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_12)   --->   "%mul_ln72_8 = mul i23 %sext_ln72_49, i23 8388561" [nn.cpp:72]   --->   Operation 1652 'mul' 'mul_ln72_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1653 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_11, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1653 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1654 [1/1] (0.00ns)   --->   "%shl_ln72_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:72]   --->   Operation 1654 'bitconcatenate' 'shl_ln72_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1655 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_12)   --->   "%sext_ln72_50 = sext i23 %mul_ln72_8" [nn.cpp:72]   --->   Operation 1655 'sext' 'sext_ln72_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1656 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_12 = add i24 %shl_ln72_27, i24 %sext_ln72_50" [nn.cpp:72]   --->   Operation 1656 'add' 'add_ln72_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1657 [1/1] (0.00ns)   --->   "%shl_ln72_28 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_22_read, i5 0" [nn.cpp:72]   --->   Operation 1657 'bitconcatenate' 'shl_ln72_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln72_56 = sext i21 %shl_ln72_28" [nn.cpp:72]   --->   Operation 1658 'sext' 'sext_ln72_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_11 = sub i22 0, i22 %sext_ln72_56" [nn.cpp:72]   --->   Operation 1659 'sub' 'sub_ln72_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1660 [1/1] (0.00ns)   --->   "%shl_ln72_29 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_22_read, i1 0" [nn.cpp:72]   --->   Operation 1660 'bitconcatenate' 'shl_ln72_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1661 [1/1] (0.00ns)   --->   "%sext_ln72_57 = sext i17 %shl_ln72_29" [nn.cpp:72]   --->   Operation 1661 'sext' 'sext_ln72_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1662 [1/1] (4.21ns) (root node of TernaryAdder)   --->   "%sub_ln72_12 = sub i22 %sub_ln72_11, i22 %sext_ln72_57" [nn.cpp:72]   --->   Operation 1662 'sub' 'sub_ln72_12' <Predicate = true> <Delay = 4.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1663 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_14)   --->   "%mul_ln72_9 = mul i22 %sext_ln72_63, i22 21" [nn.cpp:72]   --->   Operation 1663 'mul' 'mul_ln72_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln72_71 = sext i16 %input_28_read" [nn.cpp:72]   --->   Operation 1664 'sext' 'sext_ln72_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1665 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_16)   --->   "%mul_ln72_10 = mul i22 %sext_ln72_71, i22 4194285" [nn.cpp:72]   --->   Operation 1665 'mul' 'mul_ln72_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln72_73 = sext i16 %input_30_read" [nn.cpp:72]   --->   Operation 1666 'sext' 'sext_ln72_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln72_93 = sext i16 %input_36_read" [nn.cpp:72]   --->   Operation 1667 'sext' 'sext_ln72_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln72_94 = sext i16 %input_36_read" [nn.cpp:72]   --->   Operation 1668 'sext' 'sext_ln72_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1669 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_22 = add i24 %sext_ln72_112, i24 %mul_ln72_13" [nn.cpp:72]   --->   Operation 1669 'add' 'add_ln72_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1670 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_23)   --->   "%mul_ln72_14 = mul i22 %sext_ln72_10, i22 22" [nn.cpp:72]   --->   Operation 1670 'mul' 'mul_ln72_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1671 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_22, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1671 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1672 [1/1] (0.00ns)   --->   "%shl_ln72_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0" [nn.cpp:72]   --->   Operation 1672 'bitconcatenate' 'shl_ln72_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1673 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_23)   --->   "%sext_ln72_113 = sext i22 %mul_ln72_14" [nn.cpp:72]   --->   Operation 1673 'sext' 'sext_ln72_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1674 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_23 = add i24 %shl_ln72_44, i24 %sext_ln72_113" [nn.cpp:72]   --->   Operation 1674 'add' 'add_ln72_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1675 [1/1] (0.00ns)   --->   "%shl_ln72_45 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_20_read, i2 0" [nn.cpp:72]   --->   Operation 1675 'bitconcatenate' 'shl_ln72_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1676 [1/1] (0.00ns)   --->   "%sext_ln72_118 = sext i18 %shl_ln72_45" [nn.cpp:72]   --->   Operation 1676 'sext' 'sext_ln72_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1677 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_25)   --->   "%mul_ln72_15 = mul i21 %sext_ln72_123, i21 2097139" [nn.cpp:72]   --->   Operation 1677 'mul' 'mul_ln72_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1678 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_26)   --->   "%mul_ln72_16 = mul i24 %sext_ln72_125, i24 470" [nn.cpp:72]   --->   Operation 1678 'mul' 'mul_ln72_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1679 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_34 = add i24 %shl_ln72_57, i24 %sext_ln72_137" [nn.cpp:72]   --->   Operation 1679 'add' 'add_ln72_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1680 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_35)   --->   "%mul_ln72_25 = mul i22 %sext_ln72_48, i22 4194281" [nn.cpp:72]   --->   Operation 1680 'mul' 'mul_ln72_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1681 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_34, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1681 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1682 [1/1] (0.00ns)   --->   "%shl_ln72_58 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0" [nn.cpp:72]   --->   Operation 1682 'bitconcatenate' 'shl_ln72_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1683 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_35)   --->   "%sext_ln72_138 = sext i22 %mul_ln72_25" [nn.cpp:72]   --->   Operation 1683 'sext' 'sext_ln72_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1684 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_35 = add i24 %shl_ln72_58, i24 %sext_ln72_138" [nn.cpp:72]   --->   Operation 1684 'add' 'add_ln72_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1685 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_36)   --->   "%mul_ln72_26 = mul i24 %sext_ln72_139, i24 16776608" [nn.cpp:72]   --->   Operation 1685 'mul' 'mul_ln72_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1686 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_44 = add i24 %shl_ln72_68, i24 %mul_ln72_34" [nn.cpp:72]   --->   Operation 1686 'add' 'add_ln72_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1687 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_44, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1687 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1688 [1/1] (0.00ns)   --->   "%shl_ln72_69 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0" [nn.cpp:72]   --->   Operation 1688 'bitconcatenate' 'shl_ln72_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1689 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_45)   --->   "%mul_ln72_35 = mul i24 %sext_ln72_41, i24 12796" [nn.cpp:72]   --->   Operation 1689 'mul' 'mul_ln72_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1690 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_45 = add i24 %shl_ln72_69, i24 %mul_ln72_35" [nn.cpp:72]   --->   Operation 1690 'add' 'add_ln72_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln72_144 = sext i16 %input_24_read" [nn.cpp:72]   --->   Operation 1691 'sext' 'sext_ln72_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1692 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_46)   --->   "%mul_ln72_36 = mul i24 %sext_ln72_143, i24 16776925" [nn.cpp:72]   --->   Operation 1692 'mul' 'mul_ln72_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1693 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_47)   --->   "%mul_ln72_37 = mul i24 %sext_ln72_139, i24 16776525" [nn.cpp:72]   --->   Operation 1693 'mul' 'mul_ln72_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1694 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_56 = add i24 %shl_ln72_84, i24 %mul_ln72_44" [nn.cpp:72]   --->   Operation 1694 'add' 'add_ln72_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1695 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_57)   --->   "%mul_ln72_45 = mul i24 %sext_ln72_7, i24 460" [nn.cpp:72]   --->   Operation 1695 'mul' 'mul_ln72_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1696 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_56, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1696 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1697 [1/1] (0.00ns)   --->   "%shl_ln72_85 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_57, i8 0" [nn.cpp:72]   --->   Operation 1697 'bitconcatenate' 'shl_ln72_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1698 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_57 = add i24 %shl_ln72_85, i24 %mul_ln72_45" [nn.cpp:72]   --->   Operation 1698 'add' 'add_ln72_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1699 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_58)   --->   "%mul_ln72_46 = mul i23 %sext_ln72_49, i23 37" [nn.cpp:72]   --->   Operation 1699 'mul' 'mul_ln72_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1700 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_60)   --->   "%mul_ln72_47 = mul i24 %sext_ln72_143, i24 16777106" [nn.cpp:72]   --->   Operation 1700 'mul' 'mul_ln72_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln72_161 = sext i16 %input_42_read" [nn.cpp:72]   --->   Operation 1701 'sext' 'sext_ln72_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1702 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_68 = add i24 %shl_ln72_96, i24 %mul_ln72_56" [nn.cpp:72]   --->   Operation 1702 'add' 'add_ln72_68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln72_167 = sext i16 %input_19_read" [nn.cpp:72]   --->   Operation 1703 'sext' 'sext_ln72_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1704 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_68, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1704 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1705 [1/1] (0.00ns)   --->   "%shl_ln72_97 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_69, i8 0" [nn.cpp:72]   --->   Operation 1705 'bitconcatenate' 'shl_ln72_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1706 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_69)   --->   "%mul_ln72_57 = mul i24 %sext_ln72_168, i24 5506" [nn.cpp:72]   --->   Operation 1706 'mul' 'mul_ln72_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1707 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_69 = add i24 %shl_ln72_97, i24 %mul_ln72_57" [nn.cpp:72]   --->   Operation 1707 'add' 'add_ln72_69' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1708 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_70)   --->   "%mul_ln72_58 = mul i24 %sext_ln72_46, i24 16777071" [nn.cpp:72]   --->   Operation 1708 'mul' 'mul_ln72_58' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1709 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_82 = add i24 %shl_ln72_112, i24 %mul_ln72_70" [nn.cpp:72]   --->   Operation 1709 'add' 'add_ln72_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1710 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_82, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1710 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1711 [1/1] (0.00ns)   --->   "%shl_ln72_113 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_83, i8 0" [nn.cpp:72]   --->   Operation 1711 'bitconcatenate' 'shl_ln72_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1712 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_83)   --->   "%mul_ln72_71 = mul i24 %sext_ln72_143, i24 16776522" [nn.cpp:72]   --->   Operation 1712 'mul' 'mul_ln72_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1713 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_83 = add i24 %shl_ln72_113, i24 %mul_ln72_71" [nn.cpp:72]   --->   Operation 1713 'add' 'add_ln72_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1714 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_85)   --->   "%mul_ln72_72 = mul i24 %sext_ln72_125, i24 16775578" [nn.cpp:72]   --->   Operation 1714 'mul' 'mul_ln72_72' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1715 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_92 = add i24 %shl_ln72_124, i24 %mul_ln72_80" [nn.cpp:72]   --->   Operation 1715 'add' 'add_ln72_92' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1716 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_93)   --->   "%mul_ln72_81 = mul i24 %sext_ln72_168, i24 658" [nn.cpp:72]   --->   Operation 1716 'mul' 'mul_ln72_81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1717 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_92, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1717 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1718 [1/1] (0.00ns)   --->   "%shl_ln72_125 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_93, i8 0" [nn.cpp:72]   --->   Operation 1718 'bitconcatenate' 'shl_ln72_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1719 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_93 = add i24 %shl_ln72_125, i24 %mul_ln72_81" [nn.cpp:72]   --->   Operation 1719 'add' 'add_ln72_93' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1720 [1/1] (0.00ns)   --->   "%shl_ln72_127 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_20_read, i4 0" [nn.cpp:72]   --->   Operation 1720 'bitconcatenate' 'shl_ln72_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln72_184 = sext i20 %shl_ln72_127" [nn.cpp:72]   --->   Operation 1721 'sext' 'sext_ln72_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1722 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_95)   --->   "%mul_ln72_82 = mul i24 %sext_ln72_59, i24 16777077" [nn.cpp:72]   --->   Operation 1722 'mul' 'mul_ln72_82' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1723 [1/1] (0.00ns)   --->   "%shl_ln72_135 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_101, i8 0" [nn.cpp:72]   --->   Operation 1723 'bitconcatenate' 'shl_ln72_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1724 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_101)   --->   "%mul_ln72_89 = mul i24 %sext_ln72_168, i24 5723" [nn.cpp:72]   --->   Operation 1724 'mul' 'mul_ln72_89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1725 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_101 = add i24 %shl_ln72_135, i24 %mul_ln72_89" [nn.cpp:72]   --->   Operation 1725 'add' 'add_ln72_101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1726 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_102)   --->   "%mul_ln72_90 = mul i24 %sext_ln72_59, i24 156" [nn.cpp:72]   --->   Operation 1726 'mul' 'mul_ln72_90' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1727 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_103)   --->   "%mul_ln72_91 = mul i24 %sext_ln72_139, i24 852" [nn.cpp:72]   --->   Operation 1727 'mul' 'mul_ln72_91' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln72_191 = sext i16 %input_29_read" [nn.cpp:72]   --->   Operation 1728 'sext' 'sext_ln72_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln72_192 = sext i16 %input_29_read" [nn.cpp:72]   --->   Operation 1729 'sext' 'sext_ln72_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1730 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_108 = add i24 %shl_ln72_142, i24 %mul_ln72_97" [nn.cpp:72]   --->   Operation 1730 'add' 'add_ln72_108' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1731 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_108, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1731 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1732 [1/1] (0.00ns)   --->   "%shl_ln72_143 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_109, i8 0" [nn.cpp:72]   --->   Operation 1732 'bitconcatenate' 'shl_ln72_143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1733 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_109)   --->   "%mul_ln72_98 = mul i24 %sext_ln72_195, i24 2690" [nn.cpp:72]   --->   Operation 1733 'mul' 'mul_ln72_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1734 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_109 = add i24 %shl_ln72_143, i24 %mul_ln72_98" [nn.cpp:72]   --->   Operation 1734 'add' 'add_ln72_109' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1735 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_112)   --->   "%mul_ln72_99 = mul i24 %sext_ln72_192, i24 16774702" [nn.cpp:72]   --->   Operation 1735 'mul' 'mul_ln72_99' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1736 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_117 = add i24 %shl_ln72_153, i24 %mul_ln72_104" [nn.cpp:72]   --->   Operation 1736 'add' 'add_ln72_117' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1737 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_118)   --->   "%mul_ln72_105 = mul i24 %sext_ln72_114, i24 231" [nn.cpp:72]   --->   Operation 1737 'mul' 'mul_ln72_105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1738 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_117, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1738 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1739 [1/1] (0.00ns)   --->   "%shl_ln72_154 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_118, i8 0" [nn.cpp:72]   --->   Operation 1739 'bitconcatenate' 'shl_ln72_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1740 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_118 = add i24 %shl_ln72_154, i24 %mul_ln72_105" [nn.cpp:72]   --->   Operation 1740 'add' 'add_ln72_118' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1741 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_120)   --->   "%mul_ln72_106 = mul i24 %sext_ln72_139, i24 284" [nn.cpp:72]   --->   Operation 1741 'mul' 'mul_ln72_106' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1742 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_121)   --->   "%mul_ln72_107 = mul i24 %sext_ln72_192, i24 16777063" [nn.cpp:72]   --->   Operation 1742 'mul' 'mul_ln72_107' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1743 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_133 = add i24 %shl_ln72_176, i24 %mul_ln72_117" [nn.cpp:72]   --->   Operation 1743 'add' 'add_ln72_133' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_133, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1744 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1745 [1/1] (0.00ns)   --->   "%shl_ln72_177 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_135, i8 0" [nn.cpp:72]   --->   Operation 1745 'bitconcatenate' 'shl_ln72_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1746 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_134)   --->   "%mul_ln72_118 = mul i24 %sext_ln72_18, i24 16776939" [nn.cpp:72]   --->   Operation 1746 'mul' 'mul_ln72_118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1747 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_134 = add i24 %shl_ln72_177, i24 %mul_ln72_118" [nn.cpp:72]   --->   Operation 1747 'add' 'add_ln72_134' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1748 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_135)   --->   "%mul_ln72_119 = mul i24 %sext_ln72_188, i24 69" [nn.cpp:72]   --->   Operation 1748 'mul' 'mul_ln72_119' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1749 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_136)   --->   "%mul_ln72_120 = mul i24 %sext_ln72_161, i24 772" [nn.cpp:72]   --->   Operation 1749 'mul' 'mul_ln72_120' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1750 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_138 = add i24 %shl_ln72_181, i24 %mul_ln72_123" [nn.cpp:72]   --->   Operation 1750 'add' 'add_ln72_138' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1751 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_139)   --->   "%mul_ln72_124 = mul i24 %sext_ln72_7, i24 16777127" [nn.cpp:72]   --->   Operation 1751 'mul' 'mul_ln72_124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1752 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_138, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1752 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1753 [1/1] (0.00ns)   --->   "%shl_ln72_182 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_140, i8 0" [nn.cpp:72]   --->   Operation 1753 'bitconcatenate' 'shl_ln72_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1754 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_139 = add i24 %shl_ln72_182, i24 %mul_ln72_124" [nn.cpp:72]   --->   Operation 1754 'add' 'add_ln72_139' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1755 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_141)   --->   "%mul_ln72_125 = mul i24 %sext_ln72_139, i24 16776789" [nn.cpp:72]   --->   Operation 1755 'mul' 'mul_ln72_125' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1756 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_142)   --->   "%mul_ln72_126 = mul i24 %sext_ln72_192, i24 923" [nn.cpp:72]   --->   Operation 1756 'mul' 'mul_ln72_126' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1757 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_146 = add i24 %shl_ln72_190, i24 %mul_ln72_130" [nn.cpp:72]   --->   Operation 1757 'add' 'add_ln72_146' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1758 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_147)   --->   "%mul_ln72_131 = mul i24 %sext_ln72_46, i24 115" [nn.cpp:72]   --->   Operation 1758 'mul' 'mul_ln72_131' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_146, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1759 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1760 [1/1] (0.00ns)   --->   "%shl_ln72_191 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_148, i8 0" [nn.cpp:72]   --->   Operation 1760 'bitconcatenate' 'shl_ln72_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1761 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_147 = add i24 %shl_ln72_191, i24 %mul_ln72_131" [nn.cpp:72]   --->   Operation 1761 'add' 'add_ln72_147' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1762 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_148)   --->   "%mul_ln72_132 = mul i24 %sext_ln72_53, i24 363" [nn.cpp:72]   --->   Operation 1762 'mul' 'mul_ln72_132' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1763 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_156 = add i24 %shl_ln72_203, i24 %mul_ln72_139" [nn.cpp:72]   --->   Operation 1763 'add' 'add_ln72_156' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1764 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_156, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1764 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1765 [1/1] (0.00ns)   --->   "%shl_ln72_204 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_158, i8 0" [nn.cpp:72]   --->   Operation 1765 'bitconcatenate' 'shl_ln72_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1766 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_157)   --->   "%mul_ln72_140 = mul i24 %sext_ln72_177, i24 16776154" [nn.cpp:72]   --->   Operation 1766 'mul' 'mul_ln72_140' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1767 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_157 = add i24 %shl_ln72_204, i24 %mul_ln72_140" [nn.cpp:72]   --->   Operation 1767 'add' 'add_ln72_157' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1768 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_158)   --->   "%mul_ln72_141 = mul i24 %sext_ln72_125, i24 2094" [nn.cpp:72]   --->   Operation 1768 'mul' 'mul_ln72_141' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1769 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_159)   --->   "%mul_ln72_142 = mul i24 %sext_ln72_94, i24 1708" [nn.cpp:72]   --->   Operation 1769 'mul' 'mul_ln72_142' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1770 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_164 = add i24 %shl_ln72_210, i24 %mul_ln72_148" [nn.cpp:72]   --->   Operation 1770 'add' 'add_ln72_164' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1771 [1/1] (0.00ns)   --->   "%shl_ln72_211 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_10_read, i5 0" [nn.cpp:72]   --->   Operation 1771 'bitconcatenate' 'shl_ln72_211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln72_220 = sext i21 %shl_ln72_211" [nn.cpp:72]   --->   Operation 1772 'sext' 'sext_ln72_220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln72_221 = sext i21 %shl_ln72_211" [nn.cpp:72]   --->   Operation 1773 'sext' 'sext_ln72_221' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1774 [1/1] (0.00ns)   --->   "%shl_ln72_212 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_10_read, i1 0" [nn.cpp:72]   --->   Operation 1774 'bitconcatenate' 'shl_ln72_212' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln72_222 = sext i17 %shl_ln72_212" [nn.cpp:72]   --->   Operation 1775 'sext' 'sext_ln72_222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1776 [1/1] (2.31ns)   --->   "%sub_ln72_40 = sub i22 %sext_ln72_221, i22 %sext_ln72_222" [nn.cpp:72]   --->   Operation 1776 'sub' 'sub_ln72_40' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1777 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_164, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1777 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1778 [1/1] (0.00ns)   --->   "%shl_ln72_213 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_166, i8 0" [nn.cpp:72]   --->   Operation 1778 'bitconcatenate' 'shl_ln72_213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln72_223 = sext i22 %sub_ln72_40" [nn.cpp:72]   --->   Operation 1779 'sext' 'sext_ln72_223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1780 [1/1] (2.42ns)   --->   "%add_ln72_165 = add i24 %shl_ln72_213, i24 %sext_ln72_223" [nn.cpp:72]   --->   Operation 1780 'add' 'add_ln72_165' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_165, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1781 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1782 [1/1] (0.00ns)   --->   "%shl_ln72_214 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_167, i8 0" [nn.cpp:72]   --->   Operation 1782 'bitconcatenate' 'shl_ln72_214' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1783 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_166)   --->   "%mul_ln72_149 = mul i24 %sext_ln72_6, i24 780" [nn.cpp:72]   --->   Operation 1783 'mul' 'mul_ln72_149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1784 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_166 = add i24 %shl_ln72_214, i24 %mul_ln72_149" [nn.cpp:72]   --->   Operation 1784 'add' 'add_ln72_166' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1785 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_167)   --->   "%mul_ln72_150 = mul i21 %sext_ln72_61, i21 13" [nn.cpp:72]   --->   Operation 1785 'mul' 'mul_ln72_150' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1786 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_175 = add i24 %shl_ln72_224, i24 %mul_ln72_158" [nn.cpp:72]   --->   Operation 1786 'add' 'add_ln72_175' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_175, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1787 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1788 [1/1] (0.00ns)   --->   "%shl_ln72_225 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_177, i8 0" [nn.cpp:72]   --->   Operation 1788 'bitconcatenate' 'shl_ln72_225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1789 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_176)   --->   "%mul_ln72_159 = mul i24 %sext_ln72_165, i24 744" [nn.cpp:72]   --->   Operation 1789 'mul' 'mul_ln72_159' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1790 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_176 = add i24 %shl_ln72_225, i24 %mul_ln72_159" [nn.cpp:72]   --->   Operation 1790 'add' 'add_ln72_176' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1791 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_177)   --->   "%mul_ln72_160 = mul i23 %sext_ln72_13, i23 8388559" [nn.cpp:72]   --->   Operation 1791 'mul' 'mul_ln72_160' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1792 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_178)   --->   "%mul_ln72_161 = mul i24 %sext_ln72_114, i24 422" [nn.cpp:72]   --->   Operation 1792 'mul' 'mul_ln72_161' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_45 = sub i21 0, i21 %sext_ln72_184" [nn.cpp:72]   --->   Operation 1793 'sub' 'sub_ln72_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1794 [1/1] (4.18ns) (root node of TernaryAdder)   --->   "%sub_ln72_46 = sub i21 %sub_ln72_45, i21 %sext_ln72_118" [nn.cpp:72]   --->   Operation 1794 'sub' 'sub_ln72_46' <Predicate = true> <Delay = 4.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1795 [1/1] (0.00ns)   --->   "%shl_ln72_239 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_188, i8 0" [nn.cpp:72]   --->   Operation 1795 'bitconcatenate' 'shl_ln72_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln72_239 = sext i21 %sub_ln72_46" [nn.cpp:72]   --->   Operation 1796 'sext' 'sext_ln72_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1797 [1/1] (2.42ns)   --->   "%add_ln72_187 = add i24 %shl_ln72_239, i24 %sext_ln72_239" [nn.cpp:72]   --->   Operation 1797 'add' 'add_ln72_187' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1798 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_188)   --->   "%mul_ln72_168 = mul i22 %sext_ln72_145, i22 4194277" [nn.cpp:72]   --->   Operation 1798 'mul' 'mul_ln72_168' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1799 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_187, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1799 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1800 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_189)   --->   "%mul_ln72_169 = mul i24 %sext_ln72_192, i24 97" [nn.cpp:72]   --->   Operation 1800 'mul' 'mul_ln72_169' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1801 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_197 = add i24 %shl_ln72_249, i24 %mul_ln72_175" [nn.cpp:72]   --->   Operation 1801 'add' 'add_ln72_197' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1802 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_198)   --->   "%mul_ln72_176 = mul i23 %sext_ln72_13, i23 45" [nn.cpp:72]   --->   Operation 1802 'mul' 'mul_ln72_176' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_197, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1803 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1804 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_199)   --->   "%mul_ln72_177 = mul i24 %sext_ln72_192, i24 16773525" [nn.cpp:72]   --->   Operation 1804 'mul' 'mul_ln72_177' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1805 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_205 = add i24 %shl_ln72_260, i24 %mul_ln72_182" [nn.cpp:72]   --->   Operation 1805 'add' 'add_ln72_205' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1806 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_205, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1806 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1807 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_212 = add i24 %shl_ln72_268, i24 %mul_ln72_188" [nn.cpp:72]   --->   Operation 1807 'add' 'add_ln72_212' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1808 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_213)   --->   "%mul_ln72_189 = mul i23 %sext_ln72_169, i23 8388569" [nn.cpp:72]   --->   Operation 1808 'mul' 'mul_ln72_189' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_212, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1809 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1810 [1/1] (0.00ns)   --->   "%shl_ln72_269 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_215, i8 0" [nn.cpp:72]   --->   Operation 1810 'bitconcatenate' 'shl_ln72_269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1811 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_213)   --->   "%sext_ln72_258 = sext i23 %mul_ln72_189" [nn.cpp:72]   --->   Operation 1811 'sext' 'sext_ln72_258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1812 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_213 = add i24 %shl_ln72_269, i24 %sext_ln72_258" [nn.cpp:72]   --->   Operation 1812 'add' 'add_ln72_213' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1813 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_214)   --->   "%mul_ln72_190 = mul i22 %sext_ln72_48, i22 4194285" [nn.cpp:72]   --->   Operation 1813 'mul' 'mul_ln72_190' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1814 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_215)   --->   "%mul_ln72_191 = mul i24 %sext_ln72_177, i24 579" [nn.cpp:72]   --->   Operation 1814 'mul' 'mul_ln72_191' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1815 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_221 = add i24 %shl_ln72_278, i24 %sext_ln72_266" [nn.cpp:72]   --->   Operation 1815 'add' 'add_ln72_221' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_221, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1816 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1817 [1/1] (0.00ns)   --->   "%shl_ln72_279 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_225, i8 0" [nn.cpp:72]   --->   Operation 1817 'bitconcatenate' 'shl_ln72_279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln72_267 = sext i19 %shl_ln72_22" [nn.cpp:72]   --->   Operation 1818 'sext' 'sext_ln72_267' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1819 [1/1] (2.42ns)   --->   "%add_ln72_222 = add i24 %shl_ln72_279, i24 %sext_ln72_267" [nn.cpp:72]   --->   Operation 1819 'add' 'add_ln72_222' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1820 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_223)   --->   "%mul_ln72_197 = mul i22 %sext_ln72_141, i22 21" [nn.cpp:72]   --->   Operation 1820 'mul' 'mul_ln72_197' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1821 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_222, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1821 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1822 [1/1] (0.00ns)   --->   "%shl_ln72_280 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_226, i8 0" [nn.cpp:72]   --->   Operation 1822 'bitconcatenate' 'shl_ln72_280' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1823 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_223)   --->   "%sext_ln72_268 = sext i22 %mul_ln72_197" [nn.cpp:72]   --->   Operation 1823 'sext' 'sext_ln72_268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1824 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_223 = add i24 %shl_ln72_280, i24 %sext_ln72_268" [nn.cpp:72]   --->   Operation 1824 'add' 'add_ln72_223' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1825 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_224)   --->   "%mul_ln72_198 = mul i21 %sext_ln72_75, i21 2097139" [nn.cpp:72]   --->   Operation 1825 'mul' 'mul_ln72_198' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1826 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_225)   --->   "%mul_ln72_199 = mul i21 %sext_ln72_93, i21 2097141" [nn.cpp:72]   --->   Operation 1826 'mul' 'mul_ln72_199' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1827 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_226)   --->   "%mul_ln72_201 = mul i22 %sext_ln72_1, i22 29" [nn.cpp:72]   --->   Operation 1827 'mul' 'mul_ln72_201' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1828 [1/1] (0.00ns)   --->   "%tmp_229 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln72_7, i8 0" [nn.cpp:72]   --->   Operation 1828 'bitconcatenate' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln72_271 = sext i22 %tmp_229" [nn.cpp:72]   --->   Operation 1829 'sext' 'sext_ln72_271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1830 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_226)   --->   "%sext_ln72_272 = sext i22 %mul_ln72_201" [nn.cpp:72]   --->   Operation 1830 'sext' 'sext_ln72_272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1831 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_226 = add i23 %sext_ln72_271, i23 %sext_ln72_272" [nn.cpp:72]   --->   Operation 1831 'add' 'add_ln72_226' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1832 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_228)   --->   "%mul_ln72_202 = mul i23 %sext_ln72_70, i23 8388567" [nn.cpp:72]   --->   Operation 1832 'mul' 'mul_ln72_202' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1833 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_232 = add i24 %shl_ln72_287, i24 %mul_ln72_206" [nn.cpp:72]   --->   Operation 1833 'add' 'add_ln72_232' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_232, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1834 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1835 [1/1] (0.00ns)   --->   "%shl_ln72_288 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_237, i8 0" [nn.cpp:72]   --->   Operation 1835 'bitconcatenate' 'shl_ln72_288' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln72_276 = sext i22 %sub_ln72_53" [nn.cpp:72]   --->   Operation 1836 'sext' 'sext_ln72_276' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1837 [1/1] (2.42ns)   --->   "%add_ln72_233 = add i24 %shl_ln72_288, i24 %sext_ln72_276" [nn.cpp:72]   --->   Operation 1837 'add' 'add_ln72_233' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1838 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_234)   --->   "%mul_ln72_207 = mul i22 %sext_ln72_52, i22 27" [nn.cpp:72]   --->   Operation 1838 'mul' 'mul_ln72_207' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1839 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_233, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1839 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1840 [1/1] (0.00ns)   --->   "%shl_ln72_289 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_238, i8 0" [nn.cpp:72]   --->   Operation 1840 'bitconcatenate' 'shl_ln72_289' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1841 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_234)   --->   "%sext_ln72_277 = sext i22 %mul_ln72_207" [nn.cpp:72]   --->   Operation 1841 'sext' 'sext_ln72_277' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1842 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_234 = add i24 %shl_ln72_289, i24 %sext_ln72_277" [nn.cpp:72]   --->   Operation 1842 'add' 'add_ln72_234' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1843 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_235)   --->   "%mul_ln72_208 = mul i24 %sext_ln72_122, i24 1428" [nn.cpp:72]   --->   Operation 1843 'mul' 'mul_ln72_208' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1844 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_236)   --->   "%mul_ln72_209 = mul i24 %sext_ln72_69, i24 994" [nn.cpp:72]   --->   Operation 1844 'mul' 'mul_ln72_209' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1845 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_243 = add i24 %shl_ln72_297, i24 %mul_ln72_217" [nn.cpp:72]   --->   Operation 1845 'add' 'add_ln72_243' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1846 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_243, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1846 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1847 [1/1] (0.00ns)   --->   "%shl_ln72_298 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_248, i8 0" [nn.cpp:72]   --->   Operation 1847 'bitconcatenate' 'shl_ln72_298' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1848 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_244)   --->   "%mul_ln72_218 = mul i24 %sext_ln72_114, i24 312" [nn.cpp:72]   --->   Operation 1848 'mul' 'mul_ln72_218' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1849 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_244 = add i24 %shl_ln72_298, i24 %mul_ln72_218" [nn.cpp:72]   --->   Operation 1849 'add' 'add_ln72_244' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1850 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_247)   --->   "%mul_ln72_219 = mul i24 %sext_ln72_122, i24 1289" [nn.cpp:72]   --->   Operation 1850 'mul' 'mul_ln72_219' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1851 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_254)   --->   "%mul_ln72_223 = mul i23 %sext_ln72_115, i23 8388558" [nn.cpp:72]   --->   Operation 1851 'mul' 'mul_ln72_223' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1852 [1/1] (0.00ns)   --->   "%shl_ln72_315 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_259, i8 0" [nn.cpp:72]   --->   Operation 1852 'bitconcatenate' 'shl_ln72_315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1853 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_254)   --->   "%sext_ln72_295 = sext i23 %mul_ln72_223" [nn.cpp:72]   --->   Operation 1853 'sext' 'sext_ln72_295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1854 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_254 = add i24 %shl_ln72_315, i24 %sext_ln72_295" [nn.cpp:72]   --->   Operation 1854 'add' 'add_ln72_254' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1855 [1/1] (0.00ns)   --->   "%shl_ln72_316 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_28_read, i5 0" [nn.cpp:72]   --->   Operation 1855 'bitconcatenate' 'shl_ln72_316' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln72_296 = sext i21 %shl_ln72_316" [nn.cpp:72]   --->   Operation 1856 'sext' 'sext_ln72_296' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1857 [1/1] (2.31ns)   --->   "%sub_ln72_60 = sub i22 %sext_ln72_296, i22 %sext_ln72_71" [nn.cpp:72]   --->   Operation 1857 'sub' 'sub_ln72_60' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1858 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_265 = add i24 %shl_ln72_328, i24 %mul_ln72_232" [nn.cpp:72]   --->   Operation 1858 'add' 'add_ln72_265' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1859 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_265, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1859 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1860 [1/1] (0.00ns)   --->   "%shl_ln72_329 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_271, i8 0" [nn.cpp:72]   --->   Operation 1860 'bitconcatenate' 'shl_ln72_329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1861 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_266)   --->   "%mul_ln72_233 = mul i24 %sext_ln72_134, i24 16776168" [nn.cpp:72]   --->   Operation 1861 'mul' 'mul_ln72_233' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1862 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_266 = add i24 %shl_ln72_329, i24 %mul_ln72_233" [nn.cpp:72]   --->   Operation 1862 'add' 'add_ln72_266' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1863 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_267)   --->   "%mul_ln72_234 = mul i24 %sext_ln72_139, i24 625" [nn.cpp:72]   --->   Operation 1863 'mul' 'mul_ln72_234' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1864 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_274 = add i24 %shl_ln72_337, i24 %mul_ln72_242" [nn.cpp:72]   --->   Operation 1864 'add' 'add_ln72_274' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1865 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_275)   --->   "%mul_ln72_243 = mul i24 %sext_ln72_114, i24 16777146" [nn.cpp:72]   --->   Operation 1865 'mul' 'mul_ln72_243' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1866 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_274, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1866 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1867 [1/1] (0.00ns)   --->   "%shl_ln72_338 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_280, i8 0" [nn.cpp:72]   --->   Operation 1867 'bitconcatenate' 'shl_ln72_338' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1868 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_275 = add i24 %shl_ln72_338, i24 %mul_ln72_243" [nn.cpp:72]   --->   Operation 1868 'add' 'add_ln72_275' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1869 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_277)   --->   "%mul_ln72_244 = mul i24 %sext_ln72_143, i24 16776950" [nn.cpp:72]   --->   Operation 1869 'mul' 'mul_ln72_244' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1870 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_278)   --->   "%mul_ln72_245 = mul i24 %sext_ln72_139, i24 276" [nn.cpp:72]   --->   Operation 1870 'mul' 'mul_ln72_245' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1871 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_286 = add i24 %shl_ln72_351, i24 %mul_ln72_253" [nn.cpp:72]   --->   Operation 1871 'add' 'add_ln72_286' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1872 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_287)   --->   "%mul_ln72_254 = mul i21 %sext_ln72_12, i21 2097139" [nn.cpp:72]   --->   Operation 1872 'mul' 'mul_ln72_254' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1873 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_286, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1873 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1874 [1/1] (0.00ns)   --->   "%shl_ln72_352 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_292, i8 0" [nn.cpp:72]   --->   Operation 1874 'bitconcatenate' 'shl_ln72_352' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1875 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_287)   --->   "%sext_ln72_312 = sext i21 %mul_ln72_254" [nn.cpp:72]   --->   Operation 1875 'sext' 'sext_ln72_312' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1876 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_287 = add i24 %shl_ln72_352, i24 %sext_ln72_312" [nn.cpp:72]   --->   Operation 1876 'add' 'add_ln72_287' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1877 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_288)   --->   "%mul_ln72_255 = mul i23 %sext_ln72_169, i23 8388547" [nn.cpp:72]   --->   Operation 1877 'mul' 'mul_ln72_255' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1878 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_298 = add i24 %shl_ln72_363, i24 %mul_ln72_266" [nn.cpp:72]   --->   Operation 1878 'add' 'add_ln72_298' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1879 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_298, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1879 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1880 [1/1] (0.00ns)   --->   "%shl_ln72_364 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_304, i8 0" [nn.cpp:72]   --->   Operation 1880 'bitconcatenate' 'shl_ln72_364' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1881 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_299)   --->   "%mul_ln72_267 = mul i24 %sext_ln72_11, i24 16776870" [nn.cpp:72]   --->   Operation 1881 'mul' 'mul_ln72_267' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1882 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_299 = add i24 %shl_ln72_364, i24 %mul_ln72_267" [nn.cpp:72]   --->   Operation 1882 'add' 'add_ln72_299' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1883 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_300)   --->   "%mul_ln72_268 = mul i24 %sext_ln72_168, i24 16772265" [nn.cpp:72]   --->   Operation 1883 'mul' 'mul_ln72_268' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1884 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_302)   --->   "%mul_ln72_269 = mul i24 %sext_ln72_59, i24 217" [nn.cpp:72]   --->   Operation 1884 'mul' 'mul_ln72_269' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1885 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_311 = add i24 %shl_ln72_378, i24 %mul_ln72_276" [nn.cpp:72]   --->   Operation 1885 'add' 'add_ln72_311' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1886 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_311, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1886 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1887 [1/1] (0.00ns)   --->   "%shl_ln72_379 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_318, i8 0" [nn.cpp:72]   --->   Operation 1887 'bitconcatenate' 'shl_ln72_379' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1888 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_312)   --->   "%mul_ln72_277 = mul i24 %sext_ln72_41, i24 16774859" [nn.cpp:72]   --->   Operation 1888 'mul' 'mul_ln72_277' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1889 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_312 = add i24 %shl_ln72_379, i24 %mul_ln72_277" [nn.cpp:72]   --->   Operation 1889 'add' 'add_ln72_312' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1890 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_313)   --->   "%mul_ln72_278 = mul i24 %sext_ln72_168, i24 16775437" [nn.cpp:72]   --->   Operation 1890 'mul' 'mul_ln72_278' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1891 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_314)   --->   "%mul_ln72_279 = mul i24 %sext_ln72_46, i24 16774607" [nn.cpp:72]   --->   Operation 1891 'mul' 'mul_ln72_279' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1892 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_323 = add i24 %shl_ln72_391, i24 %sext_ln72_329" [nn.cpp:72]   --->   Operation 1892 'add' 'add_ln72_323' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_323, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1893 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1894 [1/1] (0.00ns)   --->   "%shl_ln72_392 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_330, i8 0" [nn.cpp:72]   --->   Operation 1894 'bitconcatenate' 'shl_ln72_392' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1895 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_324)   --->   "%mul_ln72_289 = mul i24 %sext_ln72_41, i24 16776744" [nn.cpp:72]   --->   Operation 1895 'mul' 'mul_ln72_289' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1896 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_324 = add i24 %shl_ln72_392, i24 %mul_ln72_289" [nn.cpp:72]   --->   Operation 1896 'add' 'add_ln72_324' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1897 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_326)   --->   "%mul_ln72_290 = mul i24 %sext_ln72_139, i24 524" [nn.cpp:72]   --->   Operation 1897 'mul' 'mul_ln72_290' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1898 [1/1] (0.00ns)   --->   "%shl_ln72_402 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_10_read, i4 0" [nn.cpp:72]   --->   Operation 1898 'bitconcatenate' 'shl_ln72_402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln72_338 = sext i20 %shl_ln72_402" [nn.cpp:72]   --->   Operation 1899 'sext' 'sext_ln72_338' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1900 [1/1] (0.00ns)   --->   "%shl_ln72_403 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_10_read, i2 0" [nn.cpp:72]   --->   Operation 1900 'bitconcatenate' 'shl_ln72_403' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln72_339 = sext i18 %shl_ln72_403" [nn.cpp:72]   --->   Operation 1901 'sext' 'sext_ln72_339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1902 [1/1] (2.28ns)   --->   "%add_ln72_560 = add i21 %sext_ln72_338, i21 %sext_ln72_339" [nn.cpp:72]   --->   Operation 1902 'add' 'add_ln72_560' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1903 [1/1] (0.00ns)   --->   "%shl_ln72_404 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_339, i8 0" [nn.cpp:72]   --->   Operation 1903 'bitconcatenate' 'shl_ln72_404' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln72_340 = sext i21 %add_ln72_560" [nn.cpp:72]   --->   Operation 1904 'sext' 'sext_ln72_340' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1905 [1/1] (2.42ns)   --->   "%add_ln72_332 = add i24 %shl_ln72_404, i24 %sext_ln72_340" [nn.cpp:72]   --->   Operation 1905 'add' 'add_ln72_332' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1906 [1/1] (0.00ns)   --->   "%shl_ln72_405 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_12_read, i6 0" [nn.cpp:72]   --->   Operation 1906 'bitconcatenate' 'shl_ln72_405' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1907 [1/1] (0.00ns)   --->   "%sext_ln72_341 = sext i22 %shl_ln72_405" [nn.cpp:72]   --->   Operation 1907 'sext' 'sext_ln72_341' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1908 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_71 = sub i23 0, i23 %sext_ln72_341" [nn.cpp:72]   --->   Operation 1908 'sub' 'sub_ln72_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1909 [1/1] (0.00ns)   --->   "%shl_ln72_406 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_12_read, i2 0" [nn.cpp:72]   --->   Operation 1909 'bitconcatenate' 'shl_ln72_406' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln72_342 = sext i18 %shl_ln72_406" [nn.cpp:72]   --->   Operation 1910 'sext' 'sext_ln72_342' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1911 [1/1] (4.24ns) (root node of TernaryAdder)   --->   "%sub_ln72_72 = sub i23 %sub_ln72_71, i23 %sext_ln72_342" [nn.cpp:72]   --->   Operation 1911 'sub' 'sub_ln72_72' <Predicate = true> <Delay = 4.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1912 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_332, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1912 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1913 [1/1] (0.00ns)   --->   "%shl_ln72_407 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_340, i8 0" [nn.cpp:72]   --->   Operation 1913 'bitconcatenate' 'shl_ln72_407' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln72_343 = sext i23 %sub_ln72_72" [nn.cpp:72]   --->   Operation 1914 'sext' 'sext_ln72_343' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1915 [1/1] (2.42ns)   --->   "%add_ln72_333 = add i24 %shl_ln72_407, i24 %sext_ln72_343" [nn.cpp:72]   --->   Operation 1915 'add' 'add_ln72_333' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1916 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_334)   --->   "%mul_ln72_296 = mul i21 %sext_ln72_8, i21 13" [nn.cpp:72]   --->   Operation 1916 'mul' 'mul_ln72_296' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1917 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_333, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1917 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1918 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_339 = add i24 %shl_ln72_414, i24 %mul_ln72_300" [nn.cpp:72]   --->   Operation 1918 'add' 'add_ln72_339' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_339, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1919 'partselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1920 [1/1] (0.00ns)   --->   "%shl_ln72_415 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_348, i8 0" [nn.cpp:72]   --->   Operation 1920 'bitconcatenate' 'shl_ln72_415' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1921 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_340)   --->   "%mul_ln72_301 = mul i24 %sext_ln72_11, i24 16776860" [nn.cpp:72]   --->   Operation 1921 'mul' 'mul_ln72_301' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1922 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_340 = add i24 %shl_ln72_415, i24 %mul_ln72_301" [nn.cpp:72]   --->   Operation 1922 'add' 'add_ln72_340' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1923 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_341)   --->   "%mul_ln72_302 = mul i24 %sext_ln72_143, i24 949" [nn.cpp:72]   --->   Operation 1923 'mul' 'mul_ln72_302' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1924 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_342)   --->   "%mul_ln72_303 = mul i24 %sext_ln72_192, i24 16774755" [nn.cpp:72]   --->   Operation 1924 'mul' 'mul_ln72_303' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1925 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_349 = add i24 %shl_ln72_426, i24 %mul_ln72_310" [nn.cpp:72]   --->   Operation 1925 'add' 'add_ln72_349' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1926 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_349, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1926 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1927 [1/1] (0.00ns)   --->   "%shl_ln72_427 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_358, i8 0" [nn.cpp:72]   --->   Operation 1927 'bitconcatenate' 'shl_ln72_427' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1928 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_350)   --->   "%mul_ln72_311 = mul i24 %sext_ln72_11, i24 173" [nn.cpp:72]   --->   Operation 1928 'mul' 'mul_ln72_311' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1929 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_350 = add i24 %shl_ln72_427, i24 %mul_ln72_311" [nn.cpp:72]   --->   Operation 1929 'add' 'add_ln72_350' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1930 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_353)   --->   "%mul_ln72_312 = mul i22 %sext_ln72_63, i22 25" [nn.cpp:72]   --->   Operation 1930 'mul' 'mul_ln72_312' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1931 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_357 = add i24 %shl_ln72_434, i24 %mul_ln72_317" [nn.cpp:72]   --->   Operation 1931 'add' 'add_ln72_357' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_357, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1932 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1933 [1/1] (0.00ns)   --->   "%shl_ln72_435 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_366, i8 0" [nn.cpp:72]   --->   Operation 1933 'bitconcatenate' 'shl_ln72_435' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1934 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_358)   --->   "%mul_ln72_318 = mul i24 %sext_ln72_6, i24 737" [nn.cpp:72]   --->   Operation 1934 'mul' 'mul_ln72_318' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1935 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_358 = add i24 %shl_ln72_435, i24 %mul_ln72_318" [nn.cpp:72]   --->   Operation 1935 'add' 'add_ln72_358' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1936 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_360)   --->   "%mul_ln72_319 = mul i24 %sext_ln72_69, i24 16777134" [nn.cpp:72]   --->   Operation 1936 'mul' 'mul_ln72_319' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1937 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_366 = add i24 %shl_ln72_444, i24 %mul_ln72_325" [nn.cpp:72]   --->   Operation 1937 'add' 'add_ln72_366' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_366, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1938 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1939 [1/1] (0.00ns)   --->   "%shl_ln72_445 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_375, i8 0" [nn.cpp:72]   --->   Operation 1939 'bitconcatenate' 'shl_ln72_445' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1940 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_367)   --->   "%mul_ln72_326 = mul i24 %sext_ln72_195, i24 2356" [nn.cpp:72]   --->   Operation 1940 'mul' 'mul_ln72_326' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1941 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_367 = add i24 %shl_ln72_445, i24 %mul_ln72_326" [nn.cpp:72]   --->   Operation 1941 'add' 'add_ln72_367' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1942 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_369)   --->   "%mul_ln72_327 = mul i24 %sext_ln72_143, i24 259" [nn.cpp:72]   --->   Operation 1942 'mul' 'mul_ln72_327' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1943 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_370)   --->   "%mul_ln72_328 = mul i24 %sext_ln72_139, i24 765" [nn.cpp:72]   --->   Operation 1943 'mul' 'mul_ln72_328' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1944 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_375 = add i24 %shl_ln72_453, i24 %mul_ln72_333" [nn.cpp:72]   --->   Operation 1944 'add' 'add_ln72_375' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_384 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_375, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1945 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1946 [1/1] (0.00ns)   --->   "%shl_ln72_454 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_384, i8 0" [nn.cpp:72]   --->   Operation 1946 'bitconcatenate' 'shl_ln72_454' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1947 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_376)   --->   "%mul_ln72_334 = mul i24 %sext_ln72_226, i24 16777042" [nn.cpp:72]   --->   Operation 1947 'mul' 'mul_ln72_334' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1948 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_376 = add i24 %shl_ln72_454, i24 %mul_ln72_334" [nn.cpp:72]   --->   Operation 1948 'add' 'add_ln72_376' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1949 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_377)   --->   "%mul_ln72_335 = mul i24 %sext_ln72_35, i24 301" [nn.cpp:72]   --->   Operation 1949 'mul' 'mul_ln72_335' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1950 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_378)   --->   "%mul_ln72_336 = mul i24 %sext_ln72_73, i24 3973" [nn.cpp:72]   --->   Operation 1950 'mul' 'mul_ln72_336' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1951 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_385 = add i24 %shl_ln72_462, i24 %mul_ln72_343" [nn.cpp:72]   --->   Operation 1951 'add' 'add_ln72_385' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1952 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_386)   --->   "%mul_ln72_344 = mul i24 %sext_ln72_168, i24 2337" [nn.cpp:72]   --->   Operation 1952 'mul' 'mul_ln72_344' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_395 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_385, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1953 'partselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1954 [1/1] (0.00ns)   --->   "%shl_ln72_463 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_395, i8 0" [nn.cpp:72]   --->   Operation 1954 'bitconcatenate' 'shl_ln72_463' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1955 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_386 = add i24 %shl_ln72_463, i24 %mul_ln72_344" [nn.cpp:72]   --->   Operation 1955 'add' 'add_ln72_386' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1956 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_388)   --->   "%mul_ln72_345 = mul i24 %sext_ln72_59, i24 117" [nn.cpp:72]   --->   Operation 1956 'mul' 'mul_ln72_345' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1957 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_394 = add i24 %shl_ln72_471, i24 %mul_ln72_352" [nn.cpp:72]   --->   Operation 1957 'add' 'add_ln72_394' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1958 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_395)   --->   "%mul_ln72_353 = mul i24 %sext_ln72_46, i24 16777146" [nn.cpp:72]   --->   Operation 1958 'mul' 'mul_ln72_353' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1959 [1/1] (0.00ns)   --->   "%tmp_404 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_394, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1959 'partselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1960 [1/1] (0.00ns)   --->   "%shl_ln72_472 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_404, i8 0" [nn.cpp:72]   --->   Operation 1960 'bitconcatenate' 'shl_ln72_472' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1961 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_395 = add i24 %shl_ln72_472, i24 %mul_ln72_353" [nn.cpp:72]   --->   Operation 1961 'add' 'add_ln72_395' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1962 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_396)   --->   "%mul_ln72_354 = mul i24 %sext_ln72_143, i24 16776785" [nn.cpp:72]   --->   Operation 1962 'mul' 'mul_ln72_354' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1963 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_397)   --->   "%mul_ln72_355 = mul i24 %sext_ln72_139, i24 16777017" [nn.cpp:72]   --->   Operation 1963 'mul' 'mul_ln72_355' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1964 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_407 = add i24 %shl_ln72_482, i24 %mul_ln72_364" [nn.cpp:72]   --->   Operation 1964 'add' 'add_ln72_407' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1965 [1/1] (0.00ns)   --->   "%tmp_418 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_407, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1965 'partselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1966 [1/1] (0.00ns)   --->   "%shl_ln72_483 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_418, i8 0" [nn.cpp:72]   --->   Operation 1966 'bitconcatenate' 'shl_ln72_483' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1967 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_408)   --->   "%mul_ln72_365 = mul i24 %sext_ln72_11, i24 16774711" [nn.cpp:72]   --->   Operation 1967 'mul' 'mul_ln72_365' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1968 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_408 = add i24 %shl_ln72_483, i24 %mul_ln72_365" [nn.cpp:72]   --->   Operation 1968 'add' 'add_ln72_408' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1969 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_410)   --->   "%mul_ln72_366 = mul i24 %sext_ln72_143, i24 16777118" [nn.cpp:72]   --->   Operation 1969 'mul' 'mul_ln72_366' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1970 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_411)   --->   "%mul_ln72_367 = mul i24 %sext_ln72_192, i24 1306" [nn.cpp:72]   --->   Operation 1970 'mul' 'mul_ln72_367' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1971 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_416 = add i24 %shl_ln72_491, i24 %mul_ln72_373" [nn.cpp:72]   --->   Operation 1971 'add' 'add_ln72_416' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1972 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_417)   --->   "%mul_ln72_374 = mul i24 %sext_ln72_165, i24 16772597" [nn.cpp:72]   --->   Operation 1972 'mul' 'mul_ln72_374' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_416, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1973 'partselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1974 [1/1] (2.28ns)   --->   "%sub_ln72_81 = sub i21 %sext_ln72_339, i21 %sext_ln72_338" [nn.cpp:72]   --->   Operation 1974 'sub' 'sub_ln72_81' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1975 [1/1] (0.00ns)   --->   "%shl_ln72_499 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_436, i8 0" [nn.cpp:72]   --->   Operation 1975 'bitconcatenate' 'shl_ln72_499' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln72_377 = sext i21 %sub_ln72_81" [nn.cpp:72]   --->   Operation 1976 'sext' 'sext_ln72_377' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1977 [1/1] (2.42ns)   --->   "%add_ln72_425 = add i24 %shl_ln72_499, i24 %sext_ln72_377" [nn.cpp:72]   --->   Operation 1977 'add' 'add_ln72_425' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1978 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_426)   --->   "%mul_ln72_381 = mul i23 %sext_ln72_5, i23 52" [nn.cpp:72]   --->   Operation 1978 'mul' 'mul_ln72_381' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_425, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1979 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1980 [1/1] (0.00ns)   --->   "%shl_ln72_500 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_437, i8 0" [nn.cpp:72]   --->   Operation 1980 'bitconcatenate' 'shl_ln72_500' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1981 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_426)   --->   "%sext_ln72_378 = sext i23 %mul_ln72_381" [nn.cpp:72]   --->   Operation 1981 'sext' 'sext_ln72_378' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1982 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_426 = add i24 %shl_ln72_500, i24 %sext_ln72_378" [nn.cpp:72]   --->   Operation 1982 'add' 'add_ln72_426' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1983 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_428)   --->   "%mul_ln72_382 = mul i23 %sext_ln72_51, i23 8388550" [nn.cpp:72]   --->   Operation 1983 'mul' 'mul_ln72_382' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1984 [1/1] (0.00ns)   --->   "%shl_ln72_518 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_19_read, i4 0" [nn.cpp:72]   --->   Operation 1984 'bitconcatenate' 'shl_ln72_518' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1985 [1/1] (0.00ns)   --->   "%sext_ln72_398 = sext i20 %shl_ln72_518" [nn.cpp:72]   --->   Operation 1985 'sext' 'sext_ln72_398' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_86 = sub i21 0, i21 %sext_ln72_398" [nn.cpp:72]   --->   Operation 1986 'sub' 'sub_ln72_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1987 [1/1] (4.18ns) (root node of TernaryAdder)   --->   "%sub_ln72_87 = sub i21 %sub_ln72_86, i21 %sext_ln72_167" [nn.cpp:72]   --->   Operation 1987 'sub' 'sub_ln72_87' <Predicate = true> <Delay = 4.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1988 [1/1] (0.00ns)   --->   "%shl_ln72_519 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_449, i8 0" [nn.cpp:72]   --->   Operation 1988 'bitconcatenate' 'shl_ln72_519' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1989 [1/1] (0.00ns)   --->   "%sext_ln72_399 = sext i21 %sub_ln72_87" [nn.cpp:72]   --->   Operation 1989 'sext' 'sext_ln72_399' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1990 [1/1] (2.42ns)   --->   "%add_ln72_438 = add i24 %shl_ln72_519, i24 %sext_ln72_399" [nn.cpp:72]   --->   Operation 1990 'add' 'add_ln72_438' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1991 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_439)   --->   "%mul_ln72_387 = mul i21 %sext_ln72_61, i21 2097139" [nn.cpp:72]   --->   Operation 1991 'mul' 'mul_ln72_387' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp_450 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_438, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1992 'partselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1993 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_440)   --->   "%mul_ln72_388 = mul i21 %sext_ln72_144, i21 2097141" [nn.cpp:72]   --->   Operation 1993 'mul' 'mul_ln72_388' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1994 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_445 = add i24 %shl_ln72_528, i24 %mul_ln72_392" [nn.cpp:72]   --->   Operation 1994 'add' 'add_ln72_445' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1995 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_446)   --->   "%mul_ln72_393 = mul i24 %sext_ln72_11, i24 16776479" [nn.cpp:72]   --->   Operation 1995 'mul' 'mul_ln72_393' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1996 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_445, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1996 'partselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1997 [1/1] (0.00ns)   --->   "%shl_ln72_529 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_457, i8 0" [nn.cpp:72]   --->   Operation 1997 'bitconcatenate' 'shl_ln72_529' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1998 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_446 = add i24 %shl_ln72_529, i24 %mul_ln72_393" [nn.cpp:72]   --->   Operation 1998 'add' 'add_ln72_446' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1999 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_451 = add i24 %shl_ln72_534, i24 %mul_ln72_399" [nn.cpp:72]   --->   Operation 1999 'add' 'add_ln72_451' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2000 [1/1] (0.00ns)   --->   "%shl_ln72_535 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_10_read, i7 0" [nn.cpp:72]   --->   Operation 2000 'bitconcatenate' 'shl_ln72_535' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln72_406 = sext i23 %shl_ln72_535" [nn.cpp:72]   --->   Operation 2001 'sext' 'sext_ln72_406' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_90 = sub i24 %sext_ln72_220, i24 %sext_ln72_406" [nn.cpp:72]   --->   Operation 2002 'sub' 'sub_ln72_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2003 [1/1] (0.00ns)   --->   "%tmp_463 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_451, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2003 'partselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2004 [1/1] (0.00ns)   --->   "%shl_ln72_536 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_463, i8 0" [nn.cpp:72]   --->   Operation 2004 'bitconcatenate' 'shl_ln72_536' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2005 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_452 = add i24 %shl_ln72_536, i24 %sub_ln72_90" [nn.cpp:72]   --->   Operation 2005 'add' 'add_ln72_452' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_464 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_452, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2006 'partselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2007 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_453)   --->   "%mul_ln72_400 = mul i24 %sext_ln72_168, i24 16776034" [nn.cpp:72]   --->   Operation 2007 'mul' 'mul_ln72_400' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2008 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_454)   --->   "%mul_ln72_401 = mul i24 %sext_ln72_143, i24 328" [nn.cpp:72]   --->   Operation 2008 'mul' 'mul_ln72_401' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2009 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_461 = add i24 %shl_ln72_545, i24 %mul_ln72_408" [nn.cpp:72]   --->   Operation 2009 'add' 'add_ln72_461' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2010 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_462)   --->   "%mul_ln72_409 = mul i24 %sext_ln72_41, i24 730" [nn.cpp:72]   --->   Operation 2010 'mul' 'mul_ln72_409' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2011 [1/1] (0.00ns)   --->   "%tmp_473 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_461, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2011 'partselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2012 [1/1] (0.00ns)   --->   "%shl_ln72_546 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_473, i8 0" [nn.cpp:72]   --->   Operation 2012 'bitconcatenate' 'shl_ln72_546' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2013 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_462 = add i24 %shl_ln72_546, i24 %mul_ln72_409" [nn.cpp:72]   --->   Operation 2013 'add' 'add_ln72_462' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2014 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_465)   --->   "%mul_ln72_410 = mul i23 %sext_ln72_49, i23 8388573" [nn.cpp:72]   --->   Operation 2014 'mul' 'mul_ln72_410' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2015 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_476)   --->   "%mul_ln72_417 = mul i23 %sext_ln72_191, i23 58" [nn.cpp:72]   --->   Operation 2015 'mul' 'mul_ln72_417' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2016 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_487 = add i24 %shl_ln72_578, i24 %mul_ln72_426" [nn.cpp:72]   --->   Operation 2016 'add' 'add_ln72_487' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2017 [1/1] (0.00ns)   --->   "%tmp_500 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_487, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2017 'partselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2018 [1/1] (0.00ns)   --->   "%shl_ln72_579 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_500, i8 0" [nn.cpp:72]   --->   Operation 2018 'bitconcatenate' 'shl_ln72_579' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2019 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_488)   --->   "%mul_ln72_427 = mul i24 %sext_ln72_195, i24 1106" [nn.cpp:72]   --->   Operation 2019 'mul' 'mul_ln72_427' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2020 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_488 = add i24 %shl_ln72_579, i24 %mul_ln72_427" [nn.cpp:72]   --->   Operation 2020 'add' 'add_ln72_488' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2021 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_489)   --->   "%mul_ln72_428 = mul i22 %sext_ln72_63, i22 22" [nn.cpp:72]   --->   Operation 2021 'mul' 'mul_ln72_428' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2022 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_490)   --->   "%mul_ln72_429 = mul i24 %sext_ln72_143, i24 16776796" [nn.cpp:72]   --->   Operation 2022 'mul' 'mul_ln72_429' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2023 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_500 = add i24 %shl_ln72_591, i24 %mul_ln72_440" [nn.cpp:72]   --->   Operation 2023 'add' 'add_ln72_500' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2024 [1/1] (0.00ns)   --->   "%tmp_513 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_500, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2024 'partselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2025 [1/1] (0.00ns)   --->   "%shl_ln72_592 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_513, i8 0" [nn.cpp:72]   --->   Operation 2025 'bitconcatenate' 'shl_ln72_592' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2026 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_501)   --->   "%mul_ln72_441 = mul i24 %sext_ln72_6, i24 1861" [nn.cpp:72]   --->   Operation 2026 'mul' 'mul_ln72_441' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2027 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_501 = add i24 %shl_ln72_592, i24 %mul_ln72_441" [nn.cpp:72]   --->   Operation 2027 'add' 'add_ln72_501' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2028 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_502)   --->   "%mul_ln72_442 = mul i24 %sext_ln72_165, i24 1335" [nn.cpp:72]   --->   Operation 2028 'mul' 'mul_ln72_442' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2029 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_504)   --->   "%mul_ln72_443 = mul i24 %sext_ln72_122, i24 1451" [nn.cpp:72]   --->   Operation 2029 'mul' 'mul_ln72_443' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2030 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_514 = add i24 %shl_ln72_609, i24 %mul_ln72_451" [nn.cpp:72]   --->   Operation 2030 'add' 'add_ln72_514' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2031 [1/1] (0.00ns)   --->   "%shl_ln72_610 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln72_25, i9 0" [nn.cpp:72]   --->   Operation 2031 'bitconcatenate' 'shl_ln72_610' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2032 [1/1] (0.00ns)   --->   "%shl_ln72_611 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_19_read, i3 0" [nn.cpp:72]   --->   Operation 2032 'bitconcatenate' 'shl_ln72_611' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln72_444 = sext i19 %shl_ln72_611" [nn.cpp:72]   --->   Operation 2033 'sext' 'sext_ln72_444' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_564 = add i24 %shl_ln72_610, i24 %sext_ln72_444" [nn.cpp:72]   --->   Operation 2034 'add' 'add_ln72_564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2035 [1/1] (0.00ns)   --->   "%tmp_527 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_514, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2035 'partselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2036 [1/1] (0.00ns)   --->   "%shl_ln72_612 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_527, i8 0" [nn.cpp:72]   --->   Operation 2036 'bitconcatenate' 'shl_ln72_612' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2037 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_515 = add i24 %shl_ln72_612, i24 %add_ln72_564" [nn.cpp:72]   --->   Operation 2037 'add' 'add_ln72_515' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2038 [1/1] (0.00ns)   --->   "%tmp_528 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_515, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2038 'partselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2039 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_517)   --->   "%mul_ln72_452 = mul i24 %sext_ln72_143, i24 16776793" [nn.cpp:72]   --->   Operation 2039 'mul' 'mul_ln72_452' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2040 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_525 = add i24 %shl_ln72_625, i24 %mul_ln72_457" [nn.cpp:72]   --->   Operation 2040 'add' 'add_ln72_525' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2041 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_526)   --->   "%mul_ln72_458 = mul i24 %sext_ln72_7, i24 16777133" [nn.cpp:72]   --->   Operation 2041 'mul' 'mul_ln72_458' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2042 [1/1] (0.00ns)   --->   "%tmp_539 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_525, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2042 'partselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2043 [1/1] (0.00ns)   --->   "%shl_ln72_626 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_539, i8 0" [nn.cpp:72]   --->   Operation 2043 'bitconcatenate' 'shl_ln72_626' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2044 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_526 = add i24 %shl_ln72_626, i24 %mul_ln72_458" [nn.cpp:72]   --->   Operation 2044 'add' 'add_ln72_526' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2045 [1/1] (0.00ns)   --->   "%shl_ln72_640 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_550, i8 0" [nn.cpp:72]   --->   Operation 2045 'bitconcatenate' 'shl_ln72_640' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2046 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_537)   --->   "%mul_ln72_463 = mul i24 %sext_ln72_11, i24 16776966" [nn.cpp:72]   --->   Operation 2046 'mul' 'mul_ln72_463' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2047 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_537 = add i24 %shl_ln72_640, i24 %mul_ln72_463" [nn.cpp:72]   --->   Operation 2047 'add' 'add_ln72_537' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2048 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_538)   --->   "%mul_ln72_464 = mul i24 %sext_ln72_143, i24 645" [nn.cpp:72]   --->   Operation 2048 'mul' 'mul_ln72_464' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2049 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_539)   --->   "%mul_ln72_465 = mul i24 %sext_ln72_139, i24 1452" [nn.cpp:72]   --->   Operation 2049 'mul' 'mul_ln72_465' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2050 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_547 = add i24 %shl_ln72_654, i24 %sext_ln72_476" [nn.cpp:72]   --->   Operation 2050 'add' 'add_ln72_547' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2051 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_548)   --->   "%mul_ln72_471 = mul i23 %sext_ln72_169, i23 8388565" [nn.cpp:72]   --->   Operation 2051 'mul' 'mul_ln72_471' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2052 [1/1] (0.00ns)   --->   "%tmp_561 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_547, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2052 'partselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2053 [1/1] (0.00ns)   --->   "%shl_ln72_655 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_561, i8 0" [nn.cpp:72]   --->   Operation 2053 'bitconcatenate' 'shl_ln72_655' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2054 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_548)   --->   "%sext_ln72_477 = sext i23 %mul_ln72_471" [nn.cpp:72]   --->   Operation 2054 'sext' 'sext_ln72_477' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2055 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_548 = add i24 %shl_ln72_655, i24 %sext_ln72_477" [nn.cpp:72]   --->   Operation 2055 'add' 'add_ln72_548' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2056 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_554 = add i24 %shl_ln72_661, i24 %mul_ln72_474" [nn.cpp:72]   --->   Operation 2056 'add' 'add_ln72_554' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2057 [1/1] (0.00ns)   --->   "%tmp_569 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_554, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2057 'partselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2058 [1/1] (0.00ns)   --->   "%shl_ln72_662 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_569, i8 0" [nn.cpp:72]   --->   Operation 2058 'bitconcatenate' 'shl_ln72_662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2059 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_555)   --->   "%mul_ln72_475 = mul i24 %sext_ln72_134, i24 16777051" [nn.cpp:72]   --->   Operation 2059 'mul' 'mul_ln72_475' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2060 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_555 = add i24 %shl_ln72_662, i24 %mul_ln72_475" [nn.cpp:72]   --->   Operation 2060 'add' 'add_ln72_555' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2061 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_556)   --->   "%mul_ln72_476 = mul i24 %sext_ln72_59, i24 16776840" [nn.cpp:72]   --->   Operation 2061 'mul' 'mul_ln72_476' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 2062 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_4)   --->   "%mul_ln72_4 = mul i24 %sext_ln72_18, i24 1442" [nn.cpp:72]   --->   Operation 2062 'mul' 'mul_ln72_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2063 [1/1] (0.00ns)   --->   "%sext_ln72_20 = sext i16 %input_41_read" [nn.cpp:72]   --->   Operation 2063 'sext' 'sext_ln72_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2064 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_5)   --->   "%mul_ln72_5 = mul i24 %sext_ln72_20, i24 581" [nn.cpp:72]   --->   Operation 2064 'mul' 'mul_ln72_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln72_47 = sext i16 %input_21_read" [nn.cpp:72]   --->   Operation 2065 'sext' 'sext_ln72_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2066 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_12 = add i24 %shl_ln72_27, i24 %sext_ln72_50" [nn.cpp:72]   --->   Operation 2066 'add' 'add_ln72_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2067 [1/1] (0.00ns)   --->   "%sext_ln72_54 = sext i16 %input_22_read" [nn.cpp:72]   --->   Operation 2067 'sext' 'sext_ln72_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_12, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2068 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2069 [1/1] (0.00ns)   --->   "%shl_ln72_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:72]   --->   Operation 2069 'bitconcatenate' 'shl_ln72_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln72_58 = sext i22 %sub_ln72_12" [nn.cpp:72]   --->   Operation 2070 'sext' 'sext_ln72_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2071 [1/1] (2.42ns)   --->   "%add_ln72_13 = add i24 %shl_ln72_30, i24 %sext_ln72_58" [nn.cpp:72]   --->   Operation 2071 'add' 'add_ln72_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2072 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_14)   --->   "%mul_ln72_9 = mul i22 %sext_ln72_63, i22 21" [nn.cpp:72]   --->   Operation 2072 'mul' 'mul_ln72_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2073 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_13, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2073 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2074 [1/1] (0.00ns)   --->   "%shl_ln72_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:72]   --->   Operation 2074 'bitconcatenate' 'shl_ln72_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2075 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_14)   --->   "%sext_ln72_64 = sext i22 %mul_ln72_9" [nn.cpp:72]   --->   Operation 2075 'sext' 'sext_ln72_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2076 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_14 = add i24 %shl_ln72_31, i24 %sext_ln72_64" [nn.cpp:72]   --->   Operation 2076 'add' 'add_ln72_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln72_65 = sext i16 %input_26_read" [nn.cpp:72]   --->   Operation 2077 'sext' 'sext_ln72_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln72_66 = sext i16 %input_26_read" [nn.cpp:72]   --->   Operation 2078 'sext' 'sext_ln72_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2079 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_16)   --->   "%mul_ln72_10 = mul i22 %sext_ln72_71, i22 4194285" [nn.cpp:72]   --->   Operation 2079 'mul' 'mul_ln72_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln72_74 = sext i16 %input_30_read" [nn.cpp:72]   --->   Operation 2080 'sext' 'sext_ln72_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2081 [1/1] (0.00ns)   --->   "%sext_ln72_76 = sext i16 %input_30_read" [nn.cpp:72]   --->   Operation 2081 'sext' 'sext_ln72_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2082 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_17)   --->   "%mul_ln72_11 = mul i23 %sext_ln72_76, i23 41" [nn.cpp:72]   --->   Operation 2082 'mul' 'mul_ln72_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln72_79 = sext i16 %input_31_read" [nn.cpp:72]   --->   Operation 2083 'sext' 'sext_ln72_79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln72_100 = sext i16 %input_38_read" [nn.cpp:72]   --->   Operation 2084 'sext' 'sext_ln72_100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2085 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_23 = add i24 %shl_ln72_44, i24 %sext_ln72_113" [nn.cpp:72]   --->   Operation 2085 'add' 'add_ln72_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln72_116 = sext i16 %input_20_read" [nn.cpp:72]   --->   Operation 2086 'sext' 'sext_ln72_116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln72_117 = sext i18 %shl_ln72_45" [nn.cpp:72]   --->   Operation 2087 'sext' 'sext_ln72_117' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln72_119 = sext i18 %shl_ln72_45" [nn.cpp:72]   --->   Operation 2088 'sext' 'sext_ln72_119' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2089 [1/1] (2.21ns)   --->   "%sub_ln72_17 = sub i19 %sext_ln72_119, i19 %sext_ln72_116" [nn.cpp:72]   --->   Operation 2089 'sub' 'sub_ln72_17' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_23, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2090 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2091 [1/1] (0.00ns)   --->   "%shl_ln72_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0" [nn.cpp:72]   --->   Operation 2091 'bitconcatenate' 'shl_ln72_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln72_120 = sext i19 %sub_ln72_17" [nn.cpp:72]   --->   Operation 2092 'sext' 'sext_ln72_120' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2093 [1/1] (2.42ns)   --->   "%add_ln72_24 = add i24 %shl_ln72_46, i24 %sext_ln72_120" [nn.cpp:72]   --->   Operation 2093 'add' 'add_ln72_24' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln72_121 = sext i16 %input_27_read" [nn.cpp:72]   --->   Operation 2094 'sext' 'sext_ln72_121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2095 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_25)   --->   "%mul_ln72_15 = mul i21 %sext_ln72_123, i21 2097139" [nn.cpp:72]   --->   Operation 2095 'mul' 'mul_ln72_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2096 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_24, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2096 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2097 [1/1] (0.00ns)   --->   "%shl_ln72_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0" [nn.cpp:72]   --->   Operation 2097 'bitconcatenate' 'shl_ln72_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2098 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_25)   --->   "%sext_ln72_124 = sext i21 %mul_ln72_15" [nn.cpp:72]   --->   Operation 2098 'sext' 'sext_ln72_124' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2099 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_25 = add i24 %shl_ln72_47, i24 %sext_ln72_124" [nn.cpp:72]   --->   Operation 2099 'add' 'add_ln72_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2100 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_26)   --->   "%mul_ln72_16 = mul i24 %sext_ln72_125, i24 470" [nn.cpp:72]   --->   Operation 2100 'mul' 'mul_ln72_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2101 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_27)   --->   "%mul_ln72_17 = mul i24 %sext_ln72_94, i24 1123" [nn.cpp:72]   --->   Operation 2101 'mul' 'mul_ln72_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2102 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_35 = add i24 %shl_ln72_58, i24 %sext_ln72_138" [nn.cpp:72]   --->   Operation 2102 'add' 'add_ln72_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln72_140 = sext i16 %input_25_read" [nn.cpp:72]   --->   Operation 2103 'sext' 'sext_ln72_140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2104 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_35, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2104 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2105 [1/1] (0.00ns)   --->   "%shl_ln72_59 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0" [nn.cpp:72]   --->   Operation 2105 'bitconcatenate' 'shl_ln72_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2106 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_36)   --->   "%mul_ln72_26 = mul i24 %sext_ln72_139, i24 16776608" [nn.cpp:72]   --->   Operation 2106 'mul' 'mul_ln72_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2107 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_36 = add i24 %shl_ln72_59, i24 %mul_ln72_26" [nn.cpp:72]   --->   Operation 2107 'add' 'add_ln72_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2108 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_38)   --->   "%mul_ln72_27 = mul i24 %sext_ln72_122, i24 16775984" [nn.cpp:72]   --->   Operation 2108 'mul' 'mul_ln72_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2109 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_45 = add i24 %shl_ln72_69, i24 %mul_ln72_35" [nn.cpp:72]   --->   Operation 2109 'add' 'add_ln72_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln72_146 = sext i16 %input_24_read" [nn.cpp:72]   --->   Operation 2110 'sext' 'sext_ln72_146' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2111 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_45, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2111 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2112 [1/1] (0.00ns)   --->   "%shl_ln72_70 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0" [nn.cpp:72]   --->   Operation 2112 'bitconcatenate' 'shl_ln72_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2113 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_46)   --->   "%mul_ln72_36 = mul i24 %sext_ln72_143, i24 16776925" [nn.cpp:72]   --->   Operation 2113 'mul' 'mul_ln72_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2114 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_46 = add i24 %shl_ln72_70, i24 %mul_ln72_36" [nn.cpp:72]   --->   Operation 2114 'add' 'add_ln72_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2115 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_47)   --->   "%mul_ln72_37 = mul i24 %sext_ln72_139, i24 16776525" [nn.cpp:72]   --->   Operation 2115 'mul' 'mul_ln72_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2116 [1/1] (0.00ns)   --->   "%sext_ln72_147 = sext i16 %input_26_read" [nn.cpp:72]   --->   Operation 2116 'sext' 'sext_ln72_147' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2117 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_48)   --->   "%mul_ln72_38 = mul i24 %sext_ln72_147, i24 196" [nn.cpp:72]   --->   Operation 2117 'mul' 'mul_ln72_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2118 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_57 = add i24 %shl_ln72_85, i24 %mul_ln72_45" [nn.cpp:72]   --->   Operation 2118 'add' 'add_ln72_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2119 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_58)   --->   "%mul_ln72_46 = mul i23 %sext_ln72_49, i23 37" [nn.cpp:72]   --->   Operation 2119 'mul' 'mul_ln72_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2120 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_57, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2120 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2121 [1/1] (0.00ns)   --->   "%shl_ln72_86 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_58, i8 0" [nn.cpp:72]   --->   Operation 2121 'bitconcatenate' 'shl_ln72_86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2122 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_58)   --->   "%sext_ln72_157 = sext i23 %mul_ln72_46" [nn.cpp:72]   --->   Operation 2122 'sext' 'sext_ln72_157' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2123 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_58 = add i24 %shl_ln72_86, i24 %sext_ln72_157" [nn.cpp:72]   --->   Operation 2123 'add' 'add_ln72_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2124 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_60)   --->   "%mul_ln72_47 = mul i24 %sext_ln72_143, i24 16777106" [nn.cpp:72]   --->   Operation 2124 'mul' 'mul_ln72_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2125 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_61)   --->   "%mul_ln72_48 = mul i23 %sext_ln72_66, i23 44" [nn.cpp:72]   --->   Operation 2125 'mul' 'mul_ln72_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2126 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_69 = add i24 %shl_ln72_97, i24 %mul_ln72_57" [nn.cpp:72]   --->   Operation 2126 'add' 'add_ln72_69' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2127 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_70)   --->   "%mul_ln72_58 = mul i24 %sext_ln72_46, i24 16777071" [nn.cpp:72]   --->   Operation 2127 'mul' 'mul_ln72_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2128 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_69, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2128 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2129 [1/1] (0.00ns)   --->   "%shl_ln72_98 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_70, i8 0" [nn.cpp:72]   --->   Operation 2129 'bitconcatenate' 'shl_ln72_98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2130 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_70 = add i24 %shl_ln72_98, i24 %mul_ln72_58" [nn.cpp:72]   --->   Operation 2130 'add' 'add_ln72_70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2131 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_72)   --->   "%mul_ln72_59 = mul i24 %sext_ln72_147, i24 16776892" [nn.cpp:72]   --->   Operation 2131 'mul' 'mul_ln72_59' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2132 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_83 = add i24 %shl_ln72_113, i24 %mul_ln72_71" [nn.cpp:72]   --->   Operation 2132 'add' 'add_ln72_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2133 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_83, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2133 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2134 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_85)   --->   "%mul_ln72_72 = mul i24 %sext_ln72_125, i24 16775578" [nn.cpp:72]   --->   Operation 2134 'mul' 'mul_ln72_72' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2135 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_86)   --->   "%mul_ln72_73 = mul i24 %sext_ln72_94, i24 16777005" [nn.cpp:72]   --->   Operation 2135 'mul' 'mul_ln72_73' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2136 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_93 = add i24 %shl_ln72_125, i24 %mul_ln72_81" [nn.cpp:72]   --->   Operation 2136 'add' 'add_ln72_93' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2137 [1/1] (0.00ns)   --->   "%shl_ln72_126 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_20_read, i6 0" [nn.cpp:72]   --->   Operation 2137 'bitconcatenate' 'shl_ln72_126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2138 [1/1] (0.00ns)   --->   "%sext_ln72_182 = sext i22 %shl_ln72_126" [nn.cpp:72]   --->   Operation 2138 'sext' 'sext_ln72_182' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_27 = sub i23 0, i23 %sext_ln72_182" [nn.cpp:72]   --->   Operation 2139 'sub' 'sub_ln72_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2140 [1/1] (0.00ns)   --->   "%sext_ln72_183 = sext i20 %shl_ln72_127" [nn.cpp:72]   --->   Operation 2140 'sext' 'sext_ln72_183' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln72_185 = sext i20 %shl_ln72_127" [nn.cpp:72]   --->   Operation 2141 'sext' 'sext_ln72_185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2142 [1/1] (4.24ns) (root node of TernaryAdder)   --->   "%sub_ln72_28 = sub i23 %sub_ln72_27, i23 %sext_ln72_185" [nn.cpp:72]   --->   Operation 2142 'sub' 'sub_ln72_28' <Predicate = true> <Delay = 4.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2143 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_93, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2143 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2144 [1/1] (0.00ns)   --->   "%shl_ln72_128 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_94, i8 0" [nn.cpp:72]   --->   Operation 2144 'bitconcatenate' 'shl_ln72_128' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln72_186 = sext i23 %sub_ln72_28" [nn.cpp:72]   --->   Operation 2145 'sext' 'sext_ln72_186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2146 [1/1] (2.42ns)   --->   "%add_ln72_94 = add i24 %shl_ln72_128, i24 %sext_ln72_186" [nn.cpp:72]   --->   Operation 2146 'add' 'add_ln72_94' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2147 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_94, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2147 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2148 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_95)   --->   "%mul_ln72_82 = mul i24 %sext_ln72_59, i24 16777077" [nn.cpp:72]   --->   Operation 2148 'mul' 'mul_ln72_82' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2149 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_96)   --->   "%mul_ln72_83 = mul i24 %sext_ln72_73, i24 16776884" [nn.cpp:72]   --->   Operation 2149 'mul' 'mul_ln72_83' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2150 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_101 = add i24 %shl_ln72_135, i24 %mul_ln72_89" [nn.cpp:72]   --->   Operation 2150 'add' 'add_ln72_101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2151 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_101, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2151 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2152 [1/1] (0.00ns)   --->   "%shl_ln72_136 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_102, i8 0" [nn.cpp:72]   --->   Operation 2152 'bitconcatenate' 'shl_ln72_136' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2153 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_102)   --->   "%mul_ln72_90 = mul i24 %sext_ln72_59, i24 156" [nn.cpp:72]   --->   Operation 2153 'mul' 'mul_ln72_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2154 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_102 = add i24 %shl_ln72_136, i24 %mul_ln72_90" [nn.cpp:72]   --->   Operation 2154 'add' 'add_ln72_102' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2155 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_103)   --->   "%mul_ln72_91 = mul i24 %sext_ln72_139, i24 852" [nn.cpp:72]   --->   Operation 2155 'mul' 'mul_ln72_91' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2156 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_104)   --->   "%mul_ln72_92 = mul i24 %sext_ln72_192, i24 16775596" [nn.cpp:72]   --->   Operation 2156 'mul' 'mul_ln72_92' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2157 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_109 = add i24 %shl_ln72_143, i24 %mul_ln72_98" [nn.cpp:72]   --->   Operation 2157 'add' 'add_ln72_109' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2158 [1/1] (0.00ns)   --->   "%shl_ln72_144 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_21_read, i4 0" [nn.cpp:72]   --->   Operation 2158 'bitconcatenate' 'shl_ln72_144' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2159 [1/1] (0.00ns)   --->   "%sext_ln72_196 = sext i20 %shl_ln72_144" [nn.cpp:72]   --->   Operation 2159 'sext' 'sext_ln72_196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2160 [1/1] (0.00ns)   --->   "%sext_ln72_198 = sext i18 %shl_ln72_145" [nn.cpp:72]   --->   Operation 2160 'sext' 'sext_ln72_198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2161 [1/1] (2.28ns)   --->   "%sub_ln72_29 = sub i21 %sext_ln72_196, i21 %sext_ln72_198" [nn.cpp:72]   --->   Operation 2161 'sub' 'sub_ln72_29' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2162 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_109, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2162 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2163 [1/1] (0.00ns)   --->   "%shl_ln72_146 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_110, i8 0" [nn.cpp:72]   --->   Operation 2163 'bitconcatenate' 'shl_ln72_146' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln72_199 = sext i21 %sub_ln72_29" [nn.cpp:72]   --->   Operation 2164 'sext' 'sext_ln72_199' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2165 [1/1] (2.42ns)   --->   "%add_ln72_110 = add i24 %shl_ln72_146, i24 %sext_ln72_199" [nn.cpp:72]   --->   Operation 2165 'add' 'add_ln72_110' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2166 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_110, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2166 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2167 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_112)   --->   "%mul_ln72_99 = mul i24 %sext_ln72_192, i24 16774702" [nn.cpp:72]   --->   Operation 2167 'mul' 'mul_ln72_99' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2168 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_113)   --->   "%mul_ln72_100 = mul i24 %sext_ln72_94, i24 2019" [nn.cpp:72]   --->   Operation 2168 'mul' 'mul_ln72_100' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2169 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_118 = add i24 %shl_ln72_154, i24 %mul_ln72_105" [nn.cpp:72]   --->   Operation 2169 'add' 'add_ln72_118' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2170 [1/1] (0.00ns)   --->   "%shl_ln72_155 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_22_read, i4 0" [nn.cpp:72]   --->   Operation 2170 'bitconcatenate' 'shl_ln72_155' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln72_202 = sext i20 %shl_ln72_155" [nn.cpp:72]   --->   Operation 2171 'sext' 'sext_ln72_202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2172 [1/1] (0.00ns)   --->   "%shl_ln72_156 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_22_read, i2 0" [nn.cpp:72]   --->   Operation 2172 'bitconcatenate' 'shl_ln72_156' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln72_203 = sext i18 %shl_ln72_156" [nn.cpp:72]   --->   Operation 2173 'sext' 'sext_ln72_203' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln72_204 = sext i18 %shl_ln72_156" [nn.cpp:72]   --->   Operation 2174 'sext' 'sext_ln72_204' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2175 [1/1] (2.28ns)   --->   "%sub_ln72_31 = sub i21 %sext_ln72_204, i21 %sext_ln72_202" [nn.cpp:72]   --->   Operation 2175 'sub' 'sub_ln72_31' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2176 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_118, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2176 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2177 [1/1] (0.00ns)   --->   "%shl_ln72_157 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_119, i8 0" [nn.cpp:72]   --->   Operation 2177 'bitconcatenate' 'shl_ln72_157' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2178 [1/1] (0.00ns)   --->   "%sext_ln72_205 = sext i21 %sub_ln72_31" [nn.cpp:72]   --->   Operation 2178 'sext' 'sext_ln72_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2179 [1/1] (2.42ns)   --->   "%add_ln72_119 = add i24 %shl_ln72_157, i24 %sext_ln72_205" [nn.cpp:72]   --->   Operation 2179 'add' 'add_ln72_119' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2180 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_119, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2180 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2181 [1/1] (0.00ns)   --->   "%shl_ln72_158 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_120, i8 0" [nn.cpp:72]   --->   Operation 2181 'bitconcatenate' 'shl_ln72_158' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2182 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_120)   --->   "%mul_ln72_106 = mul i24 %sext_ln72_139, i24 284" [nn.cpp:72]   --->   Operation 2182 'mul' 'mul_ln72_106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2183 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_120 = add i24 %shl_ln72_158, i24 %mul_ln72_106" [nn.cpp:72]   --->   Operation 2183 'add' 'add_ln72_120' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2184 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_121)   --->   "%mul_ln72_107 = mul i24 %sext_ln72_192, i24 16777063" [nn.cpp:72]   --->   Operation 2184 'mul' 'mul_ln72_107' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2185 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_122)   --->   "%mul_ln72_108 = mul i24 %sext_ln72_73, i24 134" [nn.cpp:72]   --->   Operation 2185 'mul' 'mul_ln72_108' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2186 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_134 = add i24 %shl_ln72_177, i24 %mul_ln72_118" [nn.cpp:72]   --->   Operation 2186 'add' 'add_ln72_134' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2187 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_135)   --->   "%mul_ln72_119 = mul i24 %sext_ln72_188, i24 69" [nn.cpp:72]   --->   Operation 2187 'mul' 'mul_ln72_119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2188 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_134, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2188 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2189 [1/1] (0.00ns)   --->   "%shl_ln72_178 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_136, i8 0" [nn.cpp:72]   --->   Operation 2189 'bitconcatenate' 'shl_ln72_178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2190 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_135 = add i24 %shl_ln72_178, i24 %mul_ln72_119" [nn.cpp:72]   --->   Operation 2190 'add' 'add_ln72_135' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2191 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_136)   --->   "%mul_ln72_120 = mul i24 %sext_ln72_161, i24 772" [nn.cpp:72]   --->   Operation 2191 'mul' 'mul_ln72_120' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2192 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_139 = add i24 %shl_ln72_182, i24 %mul_ln72_124" [nn.cpp:72]   --->   Operation 2192 'add' 'add_ln72_139' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2193 [1/1] (0.00ns)   --->   "%shl_ln72_183 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_24_read, i2 0" [nn.cpp:72]   --->   Operation 2193 'bitconcatenate' 'shl_ln72_183' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln72_209 = sext i18 %shl_ln72_183" [nn.cpp:72]   --->   Operation 2194 'sext' 'sext_ln72_209' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2195 [1/1] (2.21ns)   --->   "%sub_ln72_34 = sub i19 %sext_ln72_209, i19 %sext_ln72_146" [nn.cpp:72]   --->   Operation 2195 'sub' 'sub_ln72_34' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2196 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_139, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2196 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2197 [1/1] (0.00ns)   --->   "%shl_ln72_184 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_141, i8 0" [nn.cpp:72]   --->   Operation 2197 'bitconcatenate' 'shl_ln72_184' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln72_210 = sext i19 %sub_ln72_34" [nn.cpp:72]   --->   Operation 2198 'sext' 'sext_ln72_210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2199 [1/1] (2.42ns)   --->   "%add_ln72_140 = add i24 %shl_ln72_184, i24 %sext_ln72_210" [nn.cpp:72]   --->   Operation 2199 'add' 'add_ln72_140' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_140, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2200 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2201 [1/1] (0.00ns)   --->   "%shl_ln72_185 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_142, i8 0" [nn.cpp:72]   --->   Operation 2201 'bitconcatenate' 'shl_ln72_185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2202 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_141)   --->   "%mul_ln72_125 = mul i24 %sext_ln72_139, i24 16776789" [nn.cpp:72]   --->   Operation 2202 'mul' 'mul_ln72_125' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2203 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_141 = add i24 %shl_ln72_185, i24 %mul_ln72_125" [nn.cpp:72]   --->   Operation 2203 'add' 'add_ln72_141' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2204 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_142)   --->   "%mul_ln72_126 = mul i24 %sext_ln72_192, i24 923" [nn.cpp:72]   --->   Operation 2204 'mul' 'mul_ln72_126' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2205 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_143)   --->   "%mul_ln72_127 = mul i24 %sext_ln72_73, i24 16773378" [nn.cpp:72]   --->   Operation 2205 'mul' 'mul_ln72_127' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2206 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_147 = add i24 %shl_ln72_191, i24 %mul_ln72_131" [nn.cpp:72]   --->   Operation 2206 'add' 'add_ln72_147' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2207 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_148)   --->   "%mul_ln72_132 = mul i24 %sext_ln72_53, i24 363" [nn.cpp:72]   --->   Operation 2207 'mul' 'mul_ln72_132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2208 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_147, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2208 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2209 [1/1] (0.00ns)   --->   "%shl_ln72_192 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_149, i8 0" [nn.cpp:72]   --->   Operation 2209 'bitconcatenate' 'shl_ln72_192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2210 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_148 = add i24 %shl_ln72_192, i24 %mul_ln72_132" [nn.cpp:72]   --->   Operation 2210 'add' 'add_ln72_148' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2211 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_150)   --->   "%mul_ln72_133 = mul i24 %sext_ln72_177, i24 119" [nn.cpp:72]   --->   Operation 2211 'mul' 'mul_ln72_133' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_157 = add i24 %shl_ln72_204, i24 %mul_ln72_140" [nn.cpp:72]   --->   Operation 2212 'add' 'add_ln72_157' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2213 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_158)   --->   "%mul_ln72_141 = mul i24 %sext_ln72_125, i24 2094" [nn.cpp:72]   --->   Operation 2213 'mul' 'mul_ln72_141' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2214 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_157, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2214 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2215 [1/1] (0.00ns)   --->   "%shl_ln72_205 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_159, i8 0" [nn.cpp:72]   --->   Operation 2215 'bitconcatenate' 'shl_ln72_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2216 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_158 = add i24 %shl_ln72_205, i24 %mul_ln72_141" [nn.cpp:72]   --->   Operation 2216 'add' 'add_ln72_158' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2217 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_159)   --->   "%mul_ln72_142 = mul i24 %sext_ln72_94, i24 1708" [nn.cpp:72]   --->   Operation 2217 'mul' 'mul_ln72_142' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2218 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_160)   --->   "%mul_ln72_143 = mul i24 %sext_ln72_100, i24 16777102" [nn.cpp:72]   --->   Operation 2218 'mul' 'mul_ln72_143' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2219 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_166 = add i24 %shl_ln72_214, i24 %mul_ln72_149" [nn.cpp:72]   --->   Operation 2219 'add' 'add_ln72_166' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2220 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_167)   --->   "%mul_ln72_150 = mul i21 %sext_ln72_61, i21 13" [nn.cpp:72]   --->   Operation 2220 'mul' 'mul_ln72_150' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_166, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2221 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2222 [1/1] (0.00ns)   --->   "%shl_ln72_215 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_168, i8 0" [nn.cpp:72]   --->   Operation 2222 'bitconcatenate' 'shl_ln72_215' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2223 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_167)   --->   "%sext_ln72_224 = sext i21 %mul_ln72_150" [nn.cpp:72]   --->   Operation 2223 'sext' 'sext_ln72_224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2224 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_167 = add i24 %shl_ln72_215, i24 %sext_ln72_224" [nn.cpp:72]   --->   Operation 2224 'add' 'add_ln72_167' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2225 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_168)   --->   "%mul_ln72_151 = mul i24 %sext_ln72_192, i24 16776887" [nn.cpp:72]   --->   Operation 2225 'mul' 'mul_ln72_151' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2226 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_176 = add i24 %shl_ln72_225, i24 %mul_ln72_159" [nn.cpp:72]   --->   Operation 2226 'add' 'add_ln72_176' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2227 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_177)   --->   "%mul_ln72_160 = mul i23 %sext_ln72_13, i23 8388559" [nn.cpp:72]   --->   Operation 2227 'mul' 'mul_ln72_160' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_176, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2228 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2229 [1/1] (0.00ns)   --->   "%shl_ln72_226 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_178, i8 0" [nn.cpp:72]   --->   Operation 2229 'bitconcatenate' 'shl_ln72_226' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2230 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_177)   --->   "%sext_ln72_229 = sext i23 %mul_ln72_160" [nn.cpp:72]   --->   Operation 2230 'sext' 'sext_ln72_229' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2231 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_177 = add i24 %shl_ln72_226, i24 %sext_ln72_229" [nn.cpp:72]   --->   Operation 2231 'add' 'add_ln72_177' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2232 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_178)   --->   "%mul_ln72_161 = mul i24 %sext_ln72_114, i24 422" [nn.cpp:72]   --->   Operation 2232 'mul' 'mul_ln72_161' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2233 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_179)   --->   "%mul_ln72_162 = mul i24 %sext_ln72_79, i24 189" [nn.cpp:72]   --->   Operation 2233 'mul' 'mul_ln72_162' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2234 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_188)   --->   "%mul_ln72_168 = mul i22 %sext_ln72_145, i22 4194277" [nn.cpp:72]   --->   Operation 2234 'mul' 'mul_ln72_168' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2235 [1/1] (0.00ns)   --->   "%shl_ln72_240 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_189, i8 0" [nn.cpp:72]   --->   Operation 2235 'bitconcatenate' 'shl_ln72_240' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2236 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_188)   --->   "%sext_ln72_240 = sext i22 %mul_ln72_168" [nn.cpp:72]   --->   Operation 2236 'sext' 'sext_ln72_240' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2237 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_188 = add i24 %shl_ln72_240, i24 %sext_ln72_240" [nn.cpp:72]   --->   Operation 2237 'add' 'add_ln72_188' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2238 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_189)   --->   "%mul_ln72_169 = mul i24 %sext_ln72_192, i24 97" [nn.cpp:72]   --->   Operation 2238 'mul' 'mul_ln72_169' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2239 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_190)   --->   "%mul_ln72_170 = mul i23 %sext_ln72_76, i23 55" [nn.cpp:72]   --->   Operation 2239 'mul' 'mul_ln72_170' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2240 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_198)   --->   "%mul_ln72_176 = mul i23 %sext_ln72_13, i23 45" [nn.cpp:72]   --->   Operation 2240 'mul' 'mul_ln72_176' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2241 [1/1] (0.00ns)   --->   "%shl_ln72_250 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_200, i8 0" [nn.cpp:72]   --->   Operation 2241 'bitconcatenate' 'shl_ln72_250' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2242 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_198)   --->   "%sext_ln72_247 = sext i23 %mul_ln72_176" [nn.cpp:72]   --->   Operation 2242 'sext' 'sext_ln72_247' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2243 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_198 = add i24 %shl_ln72_250, i24 %sext_ln72_247" [nn.cpp:72]   --->   Operation 2243 'add' 'add_ln72_198' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2244 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_199)   --->   "%mul_ln72_177 = mul i24 %sext_ln72_192, i24 16773525" [nn.cpp:72]   --->   Operation 2244 'mul' 'mul_ln72_177' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2245 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_213 = add i24 %shl_ln72_269, i24 %sext_ln72_258" [nn.cpp:72]   --->   Operation 2245 'add' 'add_ln72_213' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2246 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_214)   --->   "%mul_ln72_190 = mul i22 %sext_ln72_48, i22 4194285" [nn.cpp:72]   --->   Operation 2246 'mul' 'mul_ln72_190' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2247 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_213, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2247 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2248 [1/1] (0.00ns)   --->   "%shl_ln72_270 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_216, i8 0" [nn.cpp:72]   --->   Operation 2248 'bitconcatenate' 'shl_ln72_270' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2249 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_214)   --->   "%sext_ln72_259 = sext i22 %mul_ln72_190" [nn.cpp:72]   --->   Operation 2249 'sext' 'sext_ln72_259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2250 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_214 = add i24 %shl_ln72_270, i24 %sext_ln72_259" [nn.cpp:72]   --->   Operation 2250 'add' 'add_ln72_214' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2251 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_215)   --->   "%mul_ln72_191 = mul i24 %sext_ln72_177, i24 579" [nn.cpp:72]   --->   Operation 2251 'mul' 'mul_ln72_191' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2252 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_216)   --->   "%mul_ln72_192 = mul i24 %sext_ln72_100, i24 16776351" [nn.cpp:72]   --->   Operation 2252 'mul' 'mul_ln72_192' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2253 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_223 = add i24 %shl_ln72_280, i24 %sext_ln72_268" [nn.cpp:72]   --->   Operation 2253 'add' 'add_ln72_223' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2254 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_224)   --->   "%mul_ln72_198 = mul i21 %sext_ln72_75, i21 2097139" [nn.cpp:72]   --->   Operation 2254 'mul' 'mul_ln72_198' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2255 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_223, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2255 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2256 [1/1] (0.00ns)   --->   "%shl_ln72_281 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_227, i8 0" [nn.cpp:72]   --->   Operation 2256 'bitconcatenate' 'shl_ln72_281' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2257 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_224)   --->   "%sext_ln72_269 = sext i21 %mul_ln72_198" [nn.cpp:72]   --->   Operation 2257 'sext' 'sext_ln72_269' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2258 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_224 = add i24 %shl_ln72_281, i24 %sext_ln72_269" [nn.cpp:72]   --->   Operation 2258 'add' 'add_ln72_224' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2259 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_225)   --->   "%mul_ln72_199 = mul i21 %sext_ln72_93, i21 2097141" [nn.cpp:72]   --->   Operation 2259 'mul' 'mul_ln72_199' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2260 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_226 = add i23 %sext_ln72_271, i23 %sext_ln72_272" [nn.cpp:72]   --->   Operation 2260 'add' 'add_ln72_226' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2261 [1/1] (0.00ns)   --->   "%shl_ln72_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_15_read, i1 0" [nn.cpp:72]   --->   Operation 2261 'bitconcatenate' 'shl_ln72_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln72_226, i32 8, i32 22" [nn.cpp:72]   --->   Operation 2262 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2263 [1/1] (0.00ns)   --->   "%tmp_231 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_230, i8 0" [nn.cpp:72]   --->   Operation 2263 'bitconcatenate' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln72_285 = sext i23 %tmp_231" [nn.cpp:72]   --->   Operation 2264 'sext' 'sext_ln72_285' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln72_273 = sext i17 %shl_ln72_4" [nn.cpp:72]   --->   Operation 2265 'sext' 'sext_ln72_273' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2266 [1/1] (2.38ns)   --->   "%add_ln72_227 = add i24 %sext_ln72_285, i24 %sext_ln72_273" [nn.cpp:72]   --->   Operation 2266 'add' 'add_ln72_227' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2267 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_228)   --->   "%mul_ln72_202 = mul i23 %sext_ln72_70, i23 8388567" [nn.cpp:72]   --->   Operation 2267 'mul' 'mul_ln72_202' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2268 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_227, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2268 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2269 [1/1] (0.00ns)   --->   "%shl_ln72_283 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_232, i8 0" [nn.cpp:72]   --->   Operation 2269 'bitconcatenate' 'shl_ln72_283' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2270 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_228)   --->   "%sext_ln72_274 = sext i23 %mul_ln72_202" [nn.cpp:72]   --->   Operation 2270 'sext' 'sext_ln72_274' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2271 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_228 = add i24 %shl_ln72_283, i24 %sext_ln72_274" [nn.cpp:72]   --->   Operation 2271 'add' 'add_ln72_228' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2272 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_234 = add i24 %shl_ln72_289, i24 %sext_ln72_277" [nn.cpp:72]   --->   Operation 2272 'add' 'add_ln72_234' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2273 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_234, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2273 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2274 [1/1] (0.00ns)   --->   "%shl_ln72_290 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_239, i8 0" [nn.cpp:72]   --->   Operation 2274 'bitconcatenate' 'shl_ln72_290' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2275 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_235)   --->   "%mul_ln72_208 = mul i24 %sext_ln72_122, i24 1428" [nn.cpp:72]   --->   Operation 2275 'mul' 'mul_ln72_208' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2276 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_235 = add i24 %shl_ln72_290, i24 %mul_ln72_208" [nn.cpp:72]   --->   Operation 2276 'add' 'add_ln72_235' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2277 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_236)   --->   "%mul_ln72_209 = mul i24 %sext_ln72_69, i24 994" [nn.cpp:72]   --->   Operation 2277 'mul' 'mul_ln72_209' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2278 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_237)   --->   "%mul_ln72_210 = mul i24 %sext_ln72_192, i24 16772644" [nn.cpp:72]   --->   Operation 2278 'mul' 'mul_ln72_210' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2279 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_244 = add i24 %shl_ln72_298, i24 %mul_ln72_218" [nn.cpp:72]   --->   Operation 2279 'add' 'add_ln72_244' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2280 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_244, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2280 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2281 [1/1] (0.00ns)   --->   "%shl_ln72_299 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_249, i8 0" [nn.cpp:72]   --->   Operation 2281 'bitconcatenate' 'shl_ln72_299' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2282 [1/1] (0.00ns)   --->   "%sext_ln72_279 = sext i18 %shl_ln72_156" [nn.cpp:72]   --->   Operation 2282 'sext' 'sext_ln72_279' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2283 [1/1] (2.42ns)   --->   "%add_ln72_245 = add i24 %shl_ln72_299, i24 %sext_ln72_279" [nn.cpp:72]   --->   Operation 2283 'add' 'add_ln72_245' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2284 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_245, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2284 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2285 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_247)   --->   "%mul_ln72_219 = mul i24 %sext_ln72_122, i24 1289" [nn.cpp:72]   --->   Operation 2285 'mul' 'mul_ln72_219' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2286 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_248)   --->   "%mul_ln72_220 = mul i24 %sext_ln72_73, i24 16776107" [nn.cpp:72]   --->   Operation 2286 'mul' 'mul_ln72_220' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2287 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_254 = add i24 %shl_ln72_315, i24 %sext_ln72_295" [nn.cpp:72]   --->   Operation 2287 'add' 'add_ln72_254' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2288 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_254, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2288 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2289 [1/1] (0.00ns)   --->   "%shl_ln72_317 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_260, i8 0" [nn.cpp:72]   --->   Operation 2289 'bitconcatenate' 'shl_ln72_317' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln72_297 = sext i22 %sub_ln72_60" [nn.cpp:72]   --->   Operation 2290 'sext' 'sext_ln72_297' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2291 [1/1] (2.42ns)   --->   "%add_ln72_255 = add i24 %shl_ln72_317, i24 %sext_ln72_297" [nn.cpp:72]   --->   Operation 2291 'add' 'add_ln72_255' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2292 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_256)   --->   "%mul_ln72_224 = mul i22 %sext_ln72_74, i22 22" [nn.cpp:72]   --->   Operation 2292 'mul' 'mul_ln72_224' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2293 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_255, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2293 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2294 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_266 = add i24 %shl_ln72_329, i24 %mul_ln72_233" [nn.cpp:72]   --->   Operation 2294 'add' 'add_ln72_266' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2295 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_266, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2295 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2296 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_267)   --->   "%mul_ln72_234 = mul i24 %sext_ln72_139, i24 625" [nn.cpp:72]   --->   Operation 2296 'mul' 'mul_ln72_234' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2297 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_268)   --->   "%mul_ln72_235 = mul i23 %sext_ln72_66, i23 8388550" [nn.cpp:72]   --->   Operation 2297 'mul' 'mul_ln72_235' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2298 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_275 = add i24 %shl_ln72_338, i24 %mul_ln72_243" [nn.cpp:72]   --->   Operation 2298 'add' 'add_ln72_275' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2299 [1/1] (2.28ns)   --->   "%sub_ln72_123 = sub i21 %sext_ln72_47, i21 %sext_ln72_196" [nn.cpp:72]   --->   Operation 2299 'sub' 'sub_ln72_123' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2300 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_275, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2300 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2301 [1/1] (0.00ns)   --->   "%shl_ln72_339 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_281, i8 0" [nn.cpp:72]   --->   Operation 2301 'bitconcatenate' 'shl_ln72_339' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln72_308 = sext i21 %sub_ln72_123" [nn.cpp:72]   --->   Operation 2302 'sext' 'sext_ln72_308' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2303 [1/1] (2.42ns)   --->   "%add_ln72_276 = add i24 %shl_ln72_339, i24 %sext_ln72_308" [nn.cpp:72]   --->   Operation 2303 'add' 'add_ln72_276' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2304 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_276, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2304 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2305 [1/1] (0.00ns)   --->   "%shl_ln72_340 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_282, i8 0" [nn.cpp:72]   --->   Operation 2305 'bitconcatenate' 'shl_ln72_340' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2306 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_277)   --->   "%mul_ln72_244 = mul i24 %sext_ln72_143, i24 16776950" [nn.cpp:72]   --->   Operation 2306 'mul' 'mul_ln72_244' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2307 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_277 = add i24 %shl_ln72_340, i24 %mul_ln72_244" [nn.cpp:72]   --->   Operation 2307 'add' 'add_ln72_277' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2308 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_278)   --->   "%mul_ln72_245 = mul i24 %sext_ln72_139, i24 276" [nn.cpp:72]   --->   Operation 2308 'mul' 'mul_ln72_245' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2309 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_279)   --->   "%mul_ln72_246 = mul i24 %sext_ln72_122, i24 16774950" [nn.cpp:72]   --->   Operation 2309 'mul' 'mul_ln72_246' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2310 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_287 = add i24 %shl_ln72_352, i24 %sext_ln72_312" [nn.cpp:72]   --->   Operation 2310 'add' 'add_ln72_287' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2311 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_288)   --->   "%mul_ln72_255 = mul i23 %sext_ln72_169, i23 8388547" [nn.cpp:72]   --->   Operation 2311 'mul' 'mul_ln72_255' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2312 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_287, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2312 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2313 [1/1] (0.00ns)   --->   "%shl_ln72_353 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_293, i8 0" [nn.cpp:72]   --->   Operation 2313 'bitconcatenate' 'shl_ln72_353' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2314 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_288)   --->   "%sext_ln72_313 = sext i23 %mul_ln72_255" [nn.cpp:72]   --->   Operation 2314 'sext' 'sext_ln72_313' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2315 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_288 = add i24 %shl_ln72_353, i24 %sext_ln72_313" [nn.cpp:72]   --->   Operation 2315 'add' 'add_ln72_288' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2316 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_289)   --->   "%mul_ln72_256 = mul i24 %sext_ln72_147, i24 16776636" [nn.cpp:72]   --->   Operation 2316 'mul' 'mul_ln72_256' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2317 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_299 = add i24 %shl_ln72_364, i24 %mul_ln72_267" [nn.cpp:72]   --->   Operation 2317 'add' 'add_ln72_299' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2318 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_299, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2318 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2319 [1/1] (0.00ns)   --->   "%shl_ln72_365 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_305, i8 0" [nn.cpp:72]   --->   Operation 2319 'bitconcatenate' 'shl_ln72_365' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2320 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_300)   --->   "%mul_ln72_268 = mul i24 %sext_ln72_168, i24 16772265" [nn.cpp:72]   --->   Operation 2320 'mul' 'mul_ln72_268' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2321 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_300 = add i24 %shl_ln72_365, i24 %mul_ln72_268" [nn.cpp:72]   --->   Operation 2321 'add' 'add_ln72_300' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2322 [1/1] (2.28ns)   --->   "%sub_ln72_64 = sub i21 %sext_ln72_198, i21 %sext_ln72_196" [nn.cpp:72]   --->   Operation 2322 'sub' 'sub_ln72_64' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2323 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_302)   --->   "%mul_ln72_269 = mul i24 %sext_ln72_59, i24 217" [nn.cpp:72]   --->   Operation 2323 'mul' 'mul_ln72_269' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2324 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_312 = add i24 %shl_ln72_379, i24 %mul_ln72_277" [nn.cpp:72]   --->   Operation 2324 'add' 'add_ln72_312' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2325 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_312, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2325 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2326 [1/1] (0.00ns)   --->   "%shl_ln72_380 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_319, i8 0" [nn.cpp:72]   --->   Operation 2326 'bitconcatenate' 'shl_ln72_380' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2327 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_313)   --->   "%mul_ln72_278 = mul i24 %sext_ln72_168, i24 16775437" [nn.cpp:72]   --->   Operation 2327 'mul' 'mul_ln72_278' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2328 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_313 = add i24 %shl_ln72_380, i24 %mul_ln72_278" [nn.cpp:72]   --->   Operation 2328 'add' 'add_ln72_313' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2329 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_314)   --->   "%mul_ln72_279 = mul i24 %sext_ln72_46, i24 16774607" [nn.cpp:72]   --->   Operation 2329 'mul' 'mul_ln72_279' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2330 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_315)   --->   "%mul_ln72_280 = mul i24 %sext_ln72_143, i24 16771774" [nn.cpp:72]   --->   Operation 2330 'mul' 'mul_ln72_280' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2331 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_324 = add i24 %shl_ln72_392, i24 %mul_ln72_289" [nn.cpp:72]   --->   Operation 2331 'add' 'add_ln72_324' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2332 [1/1] (0.00ns)   --->   "%shl_ln72_393 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_23_read, i5 0" [nn.cpp:72]   --->   Operation 2332 'bitconcatenate' 'shl_ln72_393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2333 [1/1] (0.00ns)   --->   "%sext_ln72_330 = sext i21 %shl_ln72_393" [nn.cpp:72]   --->   Operation 2333 'sext' 'sext_ln72_330' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_69 = sub i22 0, i22 %sext_ln72_330" [nn.cpp:72]   --->   Operation 2334 'sub' 'sub_ln72_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2335 [1/1] (0.00ns)   --->   "%shl_ln72_394 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_23_read, i3 0" [nn.cpp:72]   --->   Operation 2335 'bitconcatenate' 'shl_ln72_394' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2336 [1/1] (0.00ns)   --->   "%sext_ln72_331 = sext i19 %shl_ln72_394" [nn.cpp:72]   --->   Operation 2336 'sext' 'sext_ln72_331' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln72_332 = sext i19 %shl_ln72_394" [nn.cpp:72]   --->   Operation 2337 'sext' 'sext_ln72_332' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2338 [1/1] (4.21ns) (root node of TernaryAdder)   --->   "%sub_ln72_70 = sub i22 %sub_ln72_69, i22 %sext_ln72_332" [nn.cpp:72]   --->   Operation 2338 'sub' 'sub_ln72_70' <Predicate = true> <Delay = 4.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2339 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_324, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2339 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2340 [1/1] (0.00ns)   --->   "%shl_ln72_395 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_331, i8 0" [nn.cpp:72]   --->   Operation 2340 'bitconcatenate' 'shl_ln72_395' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2341 [1/1] (0.00ns)   --->   "%sext_ln72_333 = sext i22 %sub_ln72_70" [nn.cpp:72]   --->   Operation 2341 'sext' 'sext_ln72_333' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2342 [1/1] (2.42ns)   --->   "%add_ln72_325 = add i24 %shl_ln72_395, i24 %sext_ln72_333" [nn.cpp:72]   --->   Operation 2342 'add' 'add_ln72_325' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2343 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_325, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2343 'partselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2344 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_326)   --->   "%mul_ln72_290 = mul i24 %sext_ln72_139, i24 524" [nn.cpp:72]   --->   Operation 2344 'mul' 'mul_ln72_290' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2345 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_327)   --->   "%mul_ln72_291 = mul i23 %sext_ln72_121, i23 8388571" [nn.cpp:72]   --->   Operation 2345 'mul' 'mul_ln72_291' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2346 [1/1] (0.00ns)   --->   "%tmp_334 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_30_read, i5 0" [nn.cpp:72]   --->   Operation 2346 'bitconcatenate' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln72_335 = sext i21 %tmp_334" [nn.cpp:72]   --->   Operation 2347 'sext' 'sext_ln72_335' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2348 [1/1] (2.31ns)   --->   "%sub_ln72_124 = sub i22 %sext_ln72_74, i22 %sext_ln72_335" [nn.cpp:72]   --->   Operation 2348 'sub' 'sub_ln72_124' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2349 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_334)   --->   "%mul_ln72_296 = mul i21 %sext_ln72_8, i21 13" [nn.cpp:72]   --->   Operation 2349 'mul' 'mul_ln72_296' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2350 [1/1] (0.00ns)   --->   "%shl_ln72_408 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_341, i8 0" [nn.cpp:72]   --->   Operation 2350 'bitconcatenate' 'shl_ln72_408' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2351 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_334)   --->   "%sext_ln72_344 = sext i21 %mul_ln72_296" [nn.cpp:72]   --->   Operation 2351 'sext' 'sext_ln72_344' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2352 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_334 = add i24 %shl_ln72_408, i24 %sext_ln72_344" [nn.cpp:72]   --->   Operation 2352 'add' 'add_ln72_334' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2353 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_340 = add i24 %shl_ln72_415, i24 %mul_ln72_301" [nn.cpp:72]   --->   Operation 2353 'add' 'add_ln72_340' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2354 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_340, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2354 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2355 [1/1] (0.00ns)   --->   "%shl_ln72_416 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_349, i8 0" [nn.cpp:72]   --->   Operation 2355 'bitconcatenate' 'shl_ln72_416' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2356 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_341)   --->   "%mul_ln72_302 = mul i24 %sext_ln72_143, i24 949" [nn.cpp:72]   --->   Operation 2356 'mul' 'mul_ln72_302' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2357 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_341 = add i24 %shl_ln72_416, i24 %mul_ln72_302" [nn.cpp:72]   --->   Operation 2357 'add' 'add_ln72_341' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2358 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_342)   --->   "%mul_ln72_303 = mul i24 %sext_ln72_192, i24 16774755" [nn.cpp:72]   --->   Operation 2358 'mul' 'mul_ln72_303' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2359 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_343)   --->   "%mul_ln72_304 = mul i24 %sext_ln72_73, i24 16772410" [nn.cpp:72]   --->   Operation 2359 'mul' 'mul_ln72_304' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2360 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_350 = add i24 %shl_ln72_427, i24 %mul_ln72_311" [nn.cpp:72]   --->   Operation 2360 'add' 'add_ln72_350' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2361 [1/1] (2.21ns)   --->   "%sub_ln72_74 = sub i19 0, i19 %sext_ln72_119" [nn.cpp:72]   --->   Operation 2361 'sub' 'sub_ln72_74' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2362 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_350, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2362 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2363 [1/1] (0.00ns)   --->   "%shl_ln72_428 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_359, i8 0" [nn.cpp:72]   --->   Operation 2363 'bitconcatenate' 'shl_ln72_428' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln72_354 = sext i19 %sub_ln72_74" [nn.cpp:72]   --->   Operation 2364 'sext' 'sext_ln72_354' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2365 [1/1] (2.42ns)   --->   "%add_ln72_351 = add i24 %shl_ln72_428, i24 %sext_ln72_354" [nn.cpp:72]   --->   Operation 2365 'add' 'add_ln72_351' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2366 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_351, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2366 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2367 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_353)   --->   "%mul_ln72_312 = mul i22 %sext_ln72_63, i22 25" [nn.cpp:72]   --->   Operation 2367 'mul' 'mul_ln72_312' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2368 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_354)   --->   "%mul_ln72_313 = mul i24 %sext_ln72_177, i24 530" [nn.cpp:72]   --->   Operation 2368 'mul' 'mul_ln72_313' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2369 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_358 = add i24 %shl_ln72_435, i24 %mul_ln72_318" [nn.cpp:72]   --->   Operation 2369 'add' 'add_ln72_358' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2370 [1/1] (0.00ns)   --->   "%shl_ln72_436 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_20_read, i8 0" [nn.cpp:72]   --->   Operation 2370 'bitconcatenate' 'shl_ln72_436' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_75 = sub i24 %shl_ln72_436, i24 %sext_ln72_183" [nn.cpp:72]   --->   Operation 2371 'sub' 'sub_ln72_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2372 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_358, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2372 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2373 [1/1] (0.00ns)   --->   "%shl_ln72_437 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_367, i8 0" [nn.cpp:72]   --->   Operation 2373 'bitconcatenate' 'shl_ln72_437' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2374 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_359 = add i24 %shl_ln72_437, i24 %sub_ln72_75" [nn.cpp:72]   --->   Operation 2374 'add' 'add_ln72_359' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2375 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_360)   --->   "%mul_ln72_319 = mul i24 %sext_ln72_69, i24 16777134" [nn.cpp:72]   --->   Operation 2375 'mul' 'mul_ln72_319' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2376 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_359, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2376 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2377 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_361)   --->   "%mul_ln72_320 = mul i22 %sext_ln72_74, i22 4194279" [nn.cpp:72]   --->   Operation 2377 'mul' 'mul_ln72_320' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2378 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_367 = add i24 %shl_ln72_445, i24 %mul_ln72_326" [nn.cpp:72]   --->   Operation 2378 'add' 'add_ln72_367' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2379 [1/1] (2.21ns)   --->   "%add_ln72_562 = add i19 %sext_ln72_203, i19 %sext_ln72_54" [nn.cpp:72]   --->   Operation 2379 'add' 'add_ln72_562' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2380 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_367, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2380 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2381 [1/1] (0.00ns)   --->   "%shl_ln72_446 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_376, i8 0" [nn.cpp:72]   --->   Operation 2381 'bitconcatenate' 'shl_ln72_446' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln72_360 = sext i19 %add_ln72_562" [nn.cpp:72]   --->   Operation 2382 'sext' 'sext_ln72_360' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2383 [1/1] (2.42ns)   --->   "%add_ln72_368 = add i24 %shl_ln72_446, i24 %sext_ln72_360" [nn.cpp:72]   --->   Operation 2383 'add' 'add_ln72_368' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2384 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_368, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2384 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2385 [1/1] (0.00ns)   --->   "%shl_ln72_447 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_377, i8 0" [nn.cpp:72]   --->   Operation 2385 'bitconcatenate' 'shl_ln72_447' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2386 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_369)   --->   "%mul_ln72_327 = mul i24 %sext_ln72_143, i24 259" [nn.cpp:72]   --->   Operation 2386 'mul' 'mul_ln72_327' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2387 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_369 = add i24 %shl_ln72_447, i24 %mul_ln72_327" [nn.cpp:72]   --->   Operation 2387 'add' 'add_ln72_369' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2388 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_370)   --->   "%mul_ln72_328 = mul i24 %sext_ln72_139, i24 765" [nn.cpp:72]   --->   Operation 2388 'mul' 'mul_ln72_328' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2389 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_371)   --->   "%mul_ln72_329 = mul i24 %sext_ln72_94, i24 1495" [nn.cpp:72]   --->   Operation 2389 'mul' 'mul_ln72_329' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2390 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_376 = add i24 %shl_ln72_454, i24 %mul_ln72_334" [nn.cpp:72]   --->   Operation 2390 'add' 'add_ln72_376' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2391 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_376, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2391 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2392 [1/1] (0.00ns)   --->   "%shl_ln72_455 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_385, i8 0" [nn.cpp:72]   --->   Operation 2392 'bitconcatenate' 'shl_ln72_455' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2393 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_377)   --->   "%mul_ln72_335 = mul i24 %sext_ln72_35, i24 301" [nn.cpp:72]   --->   Operation 2393 'mul' 'mul_ln72_335' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2394 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_377 = add i24 %shl_ln72_455, i24 %mul_ln72_335" [nn.cpp:72]   --->   Operation 2394 'add' 'add_ln72_377' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2395 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_378)   --->   "%mul_ln72_336 = mul i24 %sext_ln72_73, i24 3973" [nn.cpp:72]   --->   Operation 2395 'mul' 'mul_ln72_336' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2396 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_379)   --->   "%mul_ln72_337 = mul i24 %sext_ln72_79, i24 816" [nn.cpp:72]   --->   Operation 2396 'mul' 'mul_ln72_337' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2397 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_386 = add i24 %shl_ln72_463, i24 %mul_ln72_344" [nn.cpp:72]   --->   Operation 2397 'add' 'add_ln72_386' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2398 [1/1] (0.00ns)   --->   "%shl_ln72_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_21_read, i3 0" [nn.cpp:72]   --->   Operation 2398 'bitconcatenate' 'shl_ln72_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2399 [1/1] (0.00ns)   --->   "%tmp_396 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_386, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2399 'partselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2400 [1/1] (0.00ns)   --->   "%shl_ln72_464 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_396, i8 0" [nn.cpp:72]   --->   Operation 2400 'bitconcatenate' 'shl_ln72_464' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln72_365 = sext i19 %shl_ln72_8" [nn.cpp:72]   --->   Operation 2401 'sext' 'sext_ln72_365' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2402 [1/1] (2.42ns)   --->   "%add_ln72_387 = add i24 %shl_ln72_464, i24 %sext_ln72_365" [nn.cpp:72]   --->   Operation 2402 'add' 'add_ln72_387' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2403 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_388)   --->   "%mul_ln72_345 = mul i24 %sext_ln72_59, i24 117" [nn.cpp:72]   --->   Operation 2403 'mul' 'mul_ln72_345' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2404 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_387, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2404 'partselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2405 [1/1] (0.00ns)   --->   "%shl_ln72_465 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_397, i8 0" [nn.cpp:72]   --->   Operation 2405 'bitconcatenate' 'shl_ln72_465' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2406 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_388 = add i24 %shl_ln72_465, i24 %mul_ln72_345" [nn.cpp:72]   --->   Operation 2406 'add' 'add_ln72_388' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2407 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_389)   --->   "%mul_ln72_346 = mul i24 %sext_ln72_69, i24 1945" [nn.cpp:72]   --->   Operation 2407 'mul' 'mul_ln72_346' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2408 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_395 = add i24 %shl_ln72_472, i24 %mul_ln72_353" [nn.cpp:72]   --->   Operation 2408 'add' 'add_ln72_395' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2409 [1/1] (0.00ns)   --->   "%tmp_405 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_395, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2409 'partselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2410 [1/1] (0.00ns)   --->   "%shl_ln72_473 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_405, i8 0" [nn.cpp:72]   --->   Operation 2410 'bitconcatenate' 'shl_ln72_473' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2411 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_396)   --->   "%mul_ln72_354 = mul i24 %sext_ln72_143, i24 16776785" [nn.cpp:72]   --->   Operation 2411 'mul' 'mul_ln72_354' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2412 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_396 = add i24 %shl_ln72_473, i24 %mul_ln72_354" [nn.cpp:72]   --->   Operation 2412 'add' 'add_ln72_396' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2413 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_397)   --->   "%mul_ln72_355 = mul i24 %sext_ln72_139, i24 16777017" [nn.cpp:72]   --->   Operation 2413 'mul' 'mul_ln72_355' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2414 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_398)   --->   "%mul_ln72_356 = mul i24 %sext_ln72_147, i24 16776605" [nn.cpp:72]   --->   Operation 2414 'mul' 'mul_ln72_356' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2415 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_408 = add i24 %shl_ln72_483, i24 %mul_ln72_365" [nn.cpp:72]   --->   Operation 2415 'add' 'add_ln72_408' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2416 [1/1] (2.35ns)   --->   "%sub_ln72_78 = sub i23 %sext_ln72_185, i23 %sext_ln72_182" [nn.cpp:72]   --->   Operation 2416 'sub' 'sub_ln72_78' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_408, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2417 'partselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2418 [1/1] (0.00ns)   --->   "%shl_ln72_484 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_419, i8 0" [nn.cpp:72]   --->   Operation 2418 'bitconcatenate' 'shl_ln72_484' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln72_369 = sext i23 %sub_ln72_78" [nn.cpp:72]   --->   Operation 2419 'sext' 'sext_ln72_369' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2420 [1/1] (2.42ns)   --->   "%add_ln72_409 = add i24 %shl_ln72_484, i24 %sext_ln72_369" [nn.cpp:72]   --->   Operation 2420 'add' 'add_ln72_409' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2421 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_410)   --->   "%mul_ln72_366 = mul i24 %sext_ln72_143, i24 16777118" [nn.cpp:72]   --->   Operation 2421 'mul' 'mul_ln72_366' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2422 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_409, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2422 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2423 [1/1] (0.00ns)   --->   "%shl_ln72_485 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_420, i8 0" [nn.cpp:72]   --->   Operation 2423 'bitconcatenate' 'shl_ln72_485' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2424 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_410 = add i24 %shl_ln72_485, i24 %mul_ln72_366" [nn.cpp:72]   --->   Operation 2424 'add' 'add_ln72_410' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2425 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_411)   --->   "%mul_ln72_367 = mul i24 %sext_ln72_192, i24 1306" [nn.cpp:72]   --->   Operation 2425 'mul' 'mul_ln72_367' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2426 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_412)   --->   "%mul_ln72_368 = mul i24 %sext_ln72_79, i24 16776124" [nn.cpp:72]   --->   Operation 2426 'mul' 'mul_ln72_368' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2427 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_417)   --->   "%mul_ln72_374 = mul i24 %sext_ln72_165, i24 16772597" [nn.cpp:72]   --->   Operation 2427 'mul' 'mul_ln72_374' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2428 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_418)   --->   "%mul_ln72_375 = mul i22 %sext_ln72_65, i22 4194277" [nn.cpp:72]   --->   Operation 2428 'mul' 'mul_ln72_375' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2429 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_426 = add i24 %shl_ln72_500, i24 %sext_ln72_378" [nn.cpp:72]   --->   Operation 2429 'add' 'add_ln72_426' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2430 [1/1] (0.00ns)   --->   "%tmp_438 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_426, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2430 'partselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2431 [1/1] (0.00ns)   --->   "%shl_ln72_502 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_438, i8 0" [nn.cpp:72]   --->   Operation 2431 'bitconcatenate' 'shl_ln72_502' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2432 [1/1] (0.00ns)   --->   "%sext_ln72_380 = sext i21 %sub_ln72_82" [nn.cpp:72]   --->   Operation 2432 'sext' 'sext_ln72_380' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2433 [1/1] (2.42ns)   --->   "%add_ln72_427 = add i24 %shl_ln72_502, i24 %sext_ln72_380" [nn.cpp:72]   --->   Operation 2433 'add' 'add_ln72_427' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2434 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_428)   --->   "%mul_ln72_382 = mul i23 %sext_ln72_51, i23 8388550" [nn.cpp:72]   --->   Operation 2434 'mul' 'mul_ln72_382' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2435 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_427, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2435 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2436 [1/1] (0.00ns)   --->   "%shl_ln72_503 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_439, i8 0" [nn.cpp:72]   --->   Operation 2436 'bitconcatenate' 'shl_ln72_503' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2437 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_428)   --->   "%sext_ln72_381 = sext i23 %mul_ln72_382" [nn.cpp:72]   --->   Operation 2437 'sext' 'sext_ln72_381' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2438 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_428 = add i24 %shl_ln72_503, i24 %sext_ln72_381" [nn.cpp:72]   --->   Operation 2438 'add' 'add_ln72_428' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2439 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_431)   --->   "%mul_ln72_383 = mul i24 %sext_ln72_69, i24 16777137" [nn.cpp:72]   --->   Operation 2439 'mul' 'mul_ln72_383' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2440 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_439)   --->   "%mul_ln72_387 = mul i21 %sext_ln72_61, i21 2097139" [nn.cpp:72]   --->   Operation 2440 'mul' 'mul_ln72_387' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2441 [1/1] (0.00ns)   --->   "%shl_ln72_520 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_450, i8 0" [nn.cpp:72]   --->   Operation 2441 'bitconcatenate' 'shl_ln72_520' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2442 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_439)   --->   "%sext_ln72_400 = sext i21 %mul_ln72_387" [nn.cpp:72]   --->   Operation 2442 'sext' 'sext_ln72_400' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2443 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_439 = add i24 %shl_ln72_520, i24 %sext_ln72_400" [nn.cpp:72]   --->   Operation 2443 'add' 'add_ln72_439' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2444 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_440)   --->   "%mul_ln72_388 = mul i21 %sext_ln72_144, i21 2097141" [nn.cpp:72]   --->   Operation 2444 'mul' 'mul_ln72_388' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2445 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_441)   --->   "%mul_ln72_389 = mul i24 %sext_ln72_122, i24 16777139" [nn.cpp:72]   --->   Operation 2445 'mul' 'mul_ln72_389' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2446 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_446 = add i24 %shl_ln72_529, i24 %mul_ln72_393" [nn.cpp:72]   --->   Operation 2446 'add' 'add_ln72_446' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2447 [1/1] (0.00ns)   --->   "%tmp_458 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_446, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2447 'partselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2448 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_447)   --->   "%mul_ln72_394 = mul i24 %sext_ln72_147, i24 268" [nn.cpp:72]   --->   Operation 2448 'mul' 'mul_ln72_394' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2449 [1/1] (0.00ns)   --->   "%shl_ln72_537 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_464, i8 0" [nn.cpp:72]   --->   Operation 2449 'bitconcatenate' 'shl_ln72_537' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2450 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_453)   --->   "%mul_ln72_400 = mul i24 %sext_ln72_168, i24 16776034" [nn.cpp:72]   --->   Operation 2450 'mul' 'mul_ln72_400' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2451 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_453 = add i24 %shl_ln72_537, i24 %mul_ln72_400" [nn.cpp:72]   --->   Operation 2451 'add' 'add_ln72_453' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2452 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_454)   --->   "%mul_ln72_401 = mul i24 %sext_ln72_143, i24 328" [nn.cpp:72]   --->   Operation 2452 'mul' 'mul_ln72_401' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2453 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_455)   --->   "%mul_ln72_402 = mul i24 %sext_ln72_125, i24 922" [nn.cpp:72]   --->   Operation 2453 'mul' 'mul_ln72_402' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2454 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_462 = add i24 %shl_ln72_546, i24 %mul_ln72_409" [nn.cpp:72]   --->   Operation 2454 'add' 'add_ln72_462' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2455 [1/1] (0.00ns)   --->   "%shl_ln72_547 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_15_read, i8 0" [nn.cpp:72]   --->   Operation 2455 'bitconcatenate' 'shl_ln72_547' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2456 [1/1] (2.42ns)   --->   "%sub_ln72_91 = sub i24 0, i24 %shl_ln72_547" [nn.cpp:72]   --->   Operation 2456 'sub' 'sub_ln72_91' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_92 = sub i24 %sub_ln72_91, i24 %sext_ln72_165" [nn.cpp:72]   --->   Operation 2457 'sub' 'sub_ln72_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2458 [1/1] (0.00ns)   --->   "%tmp_474 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_462, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2458 'partselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2459 [1/1] (0.00ns)   --->   "%shl_ln72_548 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_474, i8 0" [nn.cpp:72]   --->   Operation 2459 'bitconcatenate' 'shl_ln72_548' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2460 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_463 = add i24 %shl_ln72_548, i24 %sub_ln72_92" [nn.cpp:72]   --->   Operation 2460 'add' 'add_ln72_463' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2461 [1/1] (0.00ns)   --->   "%tmp_475 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_463, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2461 'partselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2462 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_465)   --->   "%mul_ln72_410 = mul i23 %sext_ln72_49, i23 8388573" [nn.cpp:72]   --->   Operation 2462 'mul' 'mul_ln72_410' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2463 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_466)   --->   "%mul_ln72_411 = mul i24 %sext_ln72_139, i24 16776509" [nn.cpp:72]   --->   Operation 2463 'mul' 'mul_ln72_411' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2464 [1/1] (2.21ns)   --->   "%sub_ln72_128 = sub i19 %sext_ln72_54, i19 %sext_ln72_203" [nn.cpp:72]   --->   Operation 2464 'sub' 'sub_ln72_128' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2465 [1/1] (0.00ns)   --->   "%shl_ln72_561 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_485, i8 0" [nn.cpp:72]   --->   Operation 2465 'bitconcatenate' 'shl_ln72_561' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2466 [1/1] (0.00ns)   --->   "%sext_ln72_418 = sext i19 %sub_ln72_128" [nn.cpp:72]   --->   Operation 2466 'sext' 'sext_ln72_418' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2467 [1/1] (2.42ns)   --->   "%add_ln72_473 = add i24 %shl_ln72_561, i24 %sext_ln72_418" [nn.cpp:72]   --->   Operation 2467 'add' 'add_ln72_473' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2468 [1/1] (0.00ns)   --->   "%shl_ln72_562 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_23_read, i1 0" [nn.cpp:72]   --->   Operation 2468 'bitconcatenate' 'shl_ln72_562' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln72_419 = sext i17 %shl_ln72_562" [nn.cpp:72]   --->   Operation 2469 'sext' 'sext_ln72_419' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2470 [1/1] (0.00ns)   --->   "%sext_ln72_420 = sext i17 %shl_ln72_562" [nn.cpp:72]   --->   Operation 2470 'sext' 'sext_ln72_420' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2471 [1/1] (2.18ns)   --->   "%sub_ln72_95 = sub i18 0, i18 %sext_ln72_420" [nn.cpp:72]   --->   Operation 2471 'sub' 'sub_ln72_95' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2472 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_473, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2472 'partselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2473 [1/1] (0.00ns)   --->   "%shl_ln72_563 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_486, i8 0" [nn.cpp:72]   --->   Operation 2473 'bitconcatenate' 'shl_ln72_563' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2474 [1/1] (0.00ns)   --->   "%sext_ln72_421 = sext i18 %sub_ln72_95" [nn.cpp:72]   --->   Operation 2474 'sext' 'sext_ln72_421' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2475 [1/1] (2.42ns)   --->   "%add_ln72_474 = add i24 %shl_ln72_563, i24 %sext_ln72_421" [nn.cpp:72]   --->   Operation 2475 'add' 'add_ln72_474' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2476 [1/1] (0.00ns)   --->   "%tmp_487 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_474, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2476 'partselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2477 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_476)   --->   "%mul_ln72_417 = mul i23 %sext_ln72_191, i23 58" [nn.cpp:72]   --->   Operation 2477 'mul' 'mul_ln72_417' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2478 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_480)   --->   "%mul_ln72_420 = mul i23 %sext_ln72_140, i23 8388556" [nn.cpp:72]   --->   Operation 2478 'mul' 'mul_ln72_420' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2479 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_488 = add i24 %shl_ln72_579, i24 %mul_ln72_427" [nn.cpp:72]   --->   Operation 2479 'add' 'add_ln72_488' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2480 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_489)   --->   "%mul_ln72_428 = mul i22 %sext_ln72_63, i22 22" [nn.cpp:72]   --->   Operation 2480 'mul' 'mul_ln72_428' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2481 [1/1] (0.00ns)   --->   "%tmp_501 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_488, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2481 'partselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2482 [1/1] (0.00ns)   --->   "%shl_ln72_580 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_501, i8 0" [nn.cpp:72]   --->   Operation 2482 'bitconcatenate' 'shl_ln72_580' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2483 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_489)   --->   "%sext_ln72_439 = sext i22 %mul_ln72_428" [nn.cpp:72]   --->   Operation 2483 'sext' 'sext_ln72_439' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2484 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_489 = add i24 %shl_ln72_580, i24 %sext_ln72_439" [nn.cpp:72]   --->   Operation 2484 'add' 'add_ln72_489' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2485 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_490)   --->   "%mul_ln72_429 = mul i24 %sext_ln72_143, i24 16776796" [nn.cpp:72]   --->   Operation 2485 'mul' 'mul_ln72_429' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2486 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_491)   --->   "%mul_ln72_430 = mul i24 %sext_ln72_147, i24 16776714" [nn.cpp:72]   --->   Operation 2486 'mul' 'mul_ln72_430' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2487 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_501 = add i24 %shl_ln72_592, i24 %mul_ln72_441" [nn.cpp:72]   --->   Operation 2487 'add' 'add_ln72_501' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2488 [1/1] (0.00ns)   --->   "%tmp_514 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_501, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2488 'partselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2489 [1/1] (0.00ns)   --->   "%shl_ln72_593 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_514, i8 0" [nn.cpp:72]   --->   Operation 2489 'bitconcatenate' 'shl_ln72_593' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2490 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_502)   --->   "%mul_ln72_442 = mul i24 %sext_ln72_165, i24 1335" [nn.cpp:72]   --->   Operation 2490 'mul' 'mul_ln72_442' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2491 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_502 = add i24 %shl_ln72_593, i24 %mul_ln72_442" [nn.cpp:72]   --->   Operation 2491 'add' 'add_ln72_502' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2492 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_504)   --->   "%mul_ln72_443 = mul i24 %sext_ln72_122, i24 1451" [nn.cpp:72]   --->   Operation 2492 'mul' 'mul_ln72_443' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2493 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_505)   --->   "%mul_ln72_444 = mul i24 %sext_ln72_73, i24 16776710" [nn.cpp:72]   --->   Operation 2493 'mul' 'mul_ln72_444' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2494 [1/1] (0.00ns)   --->   "%shl_ln72_613 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln72_26, i9 0" [nn.cpp:72]   --->   Operation 2494 'bitconcatenate' 'shl_ln72_613' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2495 [1/1] (2.42ns)   --->   "%sub_ln72_102 = sub i24 0, i24 %shl_ln72_613" [nn.cpp:72]   --->   Operation 2495 'sub' 'sub_ln72_102' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_103 = sub i24 %sub_ln72_102, i24 %sext_ln72_117" [nn.cpp:72]   --->   Operation 2496 'sub' 'sub_ln72_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2497 [1/1] (0.00ns)   --->   "%shl_ln72_614 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_528, i8 0" [nn.cpp:72]   --->   Operation 2497 'bitconcatenate' 'shl_ln72_614' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2498 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_516 = add i24 %shl_ln72_614, i24 %sub_ln72_103" [nn.cpp:72]   --->   Operation 2498 'add' 'add_ln72_516' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2499 [1/1] (0.00ns)   --->   "%tmp_529 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_516, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2499 'partselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2500 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_517)   --->   "%mul_ln72_452 = mul i24 %sext_ln72_143, i24 16776793" [nn.cpp:72]   --->   Operation 2500 'mul' 'mul_ln72_452' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2501 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_518)   --->   "%mul_ln72_453 = mul i23 %sext_ln72_66, i23 8388566" [nn.cpp:72]   --->   Operation 2501 'mul' 'mul_ln72_453' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2502 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_526 = add i24 %shl_ln72_626, i24 %mul_ln72_458" [nn.cpp:72]   --->   Operation 2502 'add' 'add_ln72_526' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2503 [1/1] (2.25ns)   --->   "%add_ln72_567 = add i20 %sext_ln72_331, i20 %sext_ln72_419" [nn.cpp:72]   --->   Operation 2503 'add' 'add_ln72_567' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2504 [1/1] (0.00ns)   --->   "%tmp_540 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_526, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2504 'partselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2505 [1/1] (0.00ns)   --->   "%shl_ln72_627 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_540, i8 0" [nn.cpp:72]   --->   Operation 2505 'bitconcatenate' 'shl_ln72_627' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2506 [1/1] (0.00ns)   --->   "%sext_ln72_454 = sext i20 %add_ln72_567" [nn.cpp:72]   --->   Operation 2506 'sext' 'sext_ln72_454' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2507 [1/1] (2.42ns)   --->   "%add_ln72_527 = add i24 %shl_ln72_627, i24 %sext_ln72_454" [nn.cpp:72]   --->   Operation 2507 'add' 'add_ln72_527' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2508 [1/1] (0.00ns)   --->   "%tmp_541 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_527, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2508 'partselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2509 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_537 = add i24 %shl_ln72_640, i24 %mul_ln72_463" [nn.cpp:72]   --->   Operation 2509 'add' 'add_ln72_537' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2510 [1/1] (0.00ns)   --->   "%tmp_551 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_537, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2510 'partselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2511 [1/1] (0.00ns)   --->   "%shl_ln72_641 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_551, i8 0" [nn.cpp:72]   --->   Operation 2511 'bitconcatenate' 'shl_ln72_641' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2512 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_538)   --->   "%mul_ln72_464 = mul i24 %sext_ln72_143, i24 645" [nn.cpp:72]   --->   Operation 2512 'mul' 'mul_ln72_464' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2513 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_538 = add i24 %shl_ln72_641, i24 %mul_ln72_464" [nn.cpp:72]   --->   Operation 2513 'add' 'add_ln72_538' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2514 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_539)   --->   "%mul_ln72_465 = mul i24 %sext_ln72_139, i24 1452" [nn.cpp:72]   --->   Operation 2514 'mul' 'mul_ln72_465' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2515 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_540)   --->   "%mul_ln72_466 = mul i24 %sext_ln72_147, i24 16776989" [nn.cpp:72]   --->   Operation 2515 'mul' 'mul_ln72_466' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2516 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_548 = add i24 %shl_ln72_655, i24 %sext_ln72_477" [nn.cpp:72]   --->   Operation 2516 'add' 'add_ln72_548' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2517 [1/1] (0.00ns)   --->   "%tmp_562 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_548, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2517 'partselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2518 [1/1] (0.00ns)   --->   "%shl_ln72_656 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_562, i8 0" [nn.cpp:72]   --->   Operation 2518 'bitconcatenate' 'shl_ln72_656' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln72_478 = sext i21 %shl_ln72_28" [nn.cpp:72]   --->   Operation 2519 'sext' 'sext_ln72_478' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2520 [1/1] (2.42ns)   --->   "%add_ln72_549 = add i24 %shl_ln72_656, i24 %sext_ln72_478" [nn.cpp:72]   --->   Operation 2520 'add' 'add_ln72_549' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2521 [1/1] (0.00ns)   --->   "%tmp_563 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_549, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2521 'partselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2522 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_551)   --->   "%mul_ln72_472 = mul i23 %sext_ln72_76, i23 35" [nn.cpp:72]   --->   Operation 2522 'mul' 'mul_ln72_472' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2523 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_555 = add i24 %shl_ln72_662, i24 %mul_ln72_475" [nn.cpp:72]   --->   Operation 2523 'add' 'add_ln72_555' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2524 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_556)   --->   "%mul_ln72_476 = mul i24 %sext_ln72_59, i24 16776840" [nn.cpp:72]   --->   Operation 2524 'mul' 'mul_ln72_476' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2525 [1/1] (0.00ns)   --->   "%tmp_570 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_555, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2525 'partselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2526 [1/1] (0.00ns)   --->   "%shl_ln72_663 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_570, i8 0" [nn.cpp:72]   --->   Operation 2526 'bitconcatenate' 'shl_ln72_663' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2527 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_556 = add i24 %shl_ln72_663, i24 %mul_ln72_476" [nn.cpp:72]   --->   Operation 2527 'add' 'add_ln72_556' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 7.13>
ST_9 : Operation 2528 [1/1] (0.00ns)   --->   "%shl_ln72_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:72]   --->   Operation 2528 'bitconcatenate' 'shl_ln72_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2529 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_4)   --->   "%mul_ln72_4 = mul i24 %sext_ln72_18, i24 1442" [nn.cpp:72]   --->   Operation 2529 'mul' 'mul_ln72_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2530 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_4 = add i24 %shl_ln72_16, i24 %mul_ln72_4" [nn.cpp:72]   --->   Operation 2530 'add' 'add_ln72_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2531 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_5)   --->   "%mul_ln72_5 = mul i24 %sext_ln72_20, i24 581" [nn.cpp:72]   --->   Operation 2531 'mul' 'mul_ln72_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln72_55 = sext i16 %input_22_read" [nn.cpp:72]   --->   Operation 2532 'sext' 'sext_ln72_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln72_60 = sext i16 %input_23_read" [nn.cpp:72]   --->   Operation 2533 'sext' 'sext_ln72_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2534 [1/1] (0.00ns)   --->   "%sext_ln72_62 = sext i16 %input_23_read" [nn.cpp:72]   --->   Operation 2534 'sext' 'sext_ln72_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2535 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_14 = add i24 %shl_ln72_31, i24 %sext_ln72_64" [nn.cpp:72]   --->   Operation 2535 'add' 'add_ln72_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2536 [1/1] (0.00ns)   --->   "%sext_ln72_67 = sext i16 %input_26_read" [nn.cpp:72]   --->   Operation 2536 'sext' 'sext_ln72_67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2537 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_26_read, i4 0" [nn.cpp:72]   --->   Operation 2537 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln72_68 = sext i20 %shl_ln" [nn.cpp:72]   --->   Operation 2538 'sext' 'sext_ln72_68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2539 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_14, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2539 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2540 [1/1] (0.00ns)   --->   "%shl_ln72_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:72]   --->   Operation 2540 'bitconcatenate' 'shl_ln72_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2541 [1/1] (2.42ns)   --->   "%add_ln72_15 = add i24 %shl_ln72_32, i24 %sext_ln72_68" [nn.cpp:72]   --->   Operation 2541 'add' 'add_ln72_15' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2542 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_16)   --->   "%mul_ln72_10 = mul i22 %sext_ln72_71, i22 4194285" [nn.cpp:72]   --->   Operation 2542 'mul' 'mul_ln72_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2543 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_15, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2543 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2544 [1/1] (0.00ns)   --->   "%shl_ln72_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:72]   --->   Operation 2544 'bitconcatenate' 'shl_ln72_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2545 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_16)   --->   "%sext_ln72_72 = sext i22 %mul_ln72_10" [nn.cpp:72]   --->   Operation 2545 'sext' 'sext_ln72_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2546 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_16 = add i24 %shl_ln72_33, i24 %sext_ln72_72" [nn.cpp:72]   --->   Operation 2546 'add' 'add_ln72_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2547 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_17)   --->   "%mul_ln72_11 = mul i23 %sext_ln72_76, i23 41" [nn.cpp:72]   --->   Operation 2547 'mul' 'mul_ln72_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2548 [1/1] (0.00ns)   --->   "%sext_ln72_80 = sext i16 %input_31_read" [nn.cpp:72]   --->   Operation 2548 'sext' 'sext_ln72_80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln72_82 = sext i16 %input_31_read" [nn.cpp:72]   --->   Operation 2549 'sext' 'sext_ln72_82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln72_85 = sext i16 %input_32_read" [nn.cpp:72]   --->   Operation 2550 'sext' 'sext_ln72_85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln72_86 = sext i16 %input_32_read" [nn.cpp:72]   --->   Operation 2551 'sext' 'sext_ln72_86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2552 [1/1] (0.00ns)   --->   "%sext_ln72_96 = sext i16 %input_36_read" [nn.cpp:72]   --->   Operation 2552 'sext' 'sext_ln72_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2553 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_25 = add i24 %shl_ln72_47, i24 %sext_ln72_124" [nn.cpp:72]   --->   Operation 2553 'add' 'add_ln72_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2554 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_25, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2554 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2555 [1/1] (0.00ns)   --->   "%shl_ln72_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0" [nn.cpp:72]   --->   Operation 2555 'bitconcatenate' 'shl_ln72_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2556 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_26)   --->   "%mul_ln72_16 = mul i24 %sext_ln72_125, i24 470" [nn.cpp:72]   --->   Operation 2556 'mul' 'mul_ln72_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2557 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_26 = add i24 %shl_ln72_48, i24 %mul_ln72_16" [nn.cpp:72]   --->   Operation 2557 'add' 'add_ln72_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2558 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_27)   --->   "%mul_ln72_17 = mul i24 %sext_ln72_94, i24 1123" [nn.cpp:72]   --->   Operation 2558 'mul' 'mul_ln72_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2559 [1/1] (0.00ns)   --->   "%sext_ln72_126 = sext i16 %input_37_read" [nn.cpp:72]   --->   Operation 2559 'sext' 'sext_ln72_126' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2560 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_28)   --->   "%mul_ln72_18 = mul i24 %sext_ln72_126, i24 2135" [nn.cpp:72]   --->   Operation 2560 'mul' 'mul_ln72_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2561 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_36 = add i24 %shl_ln72_59, i24 %mul_ln72_26" [nn.cpp:72]   --->   Operation 2561 'add' 'add_ln72_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2562 [1/1] (0.00ns)   --->   "%shl_ln72_60 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_26_read, i7 0" [nn.cpp:72]   --->   Operation 2562 'bitconcatenate' 'shl_ln72_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln72_142 = sext i23 %shl_ln72_60" [nn.cpp:72]   --->   Operation 2563 'sext' 'sext_ln72_142' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2564 [1/1] (2.38ns)   --->   "%sub_ln72_19 = sub i24 0, i24 %sext_ln72_142" [nn.cpp:72]   --->   Operation 2564 'sub' 'sub_ln72_19' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_20 = sub i24 %sub_ln72_19, i24 %sext_ln72_68" [nn.cpp:72]   --->   Operation 2565 'sub' 'sub_ln72_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2566 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_36, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2566 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2567 [1/1] (0.00ns)   --->   "%shl_ln72_61 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0" [nn.cpp:72]   --->   Operation 2567 'bitconcatenate' 'shl_ln72_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2568 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_37 = add i24 %shl_ln72_61, i24 %sub_ln72_20" [nn.cpp:72]   --->   Operation 2568 'add' 'add_ln72_37' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2569 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_37, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2569 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2570 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_38)   --->   "%mul_ln72_27 = mul i24 %sext_ln72_122, i24 16775984" [nn.cpp:72]   --->   Operation 2570 'mul' 'mul_ln72_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2571 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_39)   --->   "%mul_ln72_28 = mul i24 %sext_ln72_69, i24 16776701" [nn.cpp:72]   --->   Operation 2571 'mul' 'mul_ln72_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2572 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_46 = add i24 %shl_ln72_70, i24 %mul_ln72_36" [nn.cpp:72]   --->   Operation 2572 'add' 'add_ln72_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2573 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_46, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2573 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2574 [1/1] (0.00ns)   --->   "%shl_ln72_71 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0" [nn.cpp:72]   --->   Operation 2574 'bitconcatenate' 'shl_ln72_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2575 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_47)   --->   "%mul_ln72_37 = mul i24 %sext_ln72_139, i24 16776525" [nn.cpp:72]   --->   Operation 2575 'mul' 'mul_ln72_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2576 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_47 = add i24 %shl_ln72_71, i24 %mul_ln72_37" [nn.cpp:72]   --->   Operation 2576 'add' 'add_ln72_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2577 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_48)   --->   "%mul_ln72_38 = mul i24 %sext_ln72_147, i24 196" [nn.cpp:72]   --->   Operation 2577 'mul' 'mul_ln72_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2578 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_49)   --->   "%mul_ln72_39 = mul i24 %sext_ln72_125, i24 16776495" [nn.cpp:72]   --->   Operation 2578 'mul' 'mul_ln72_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2579 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_58 = add i24 %shl_ln72_86, i24 %sext_ln72_157" [nn.cpp:72]   --->   Operation 2579 'add' 'add_ln72_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2580 [1/1] (0.00ns)   --->   "%shl_ln72_87 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_22_read, i3 0" [nn.cpp:72]   --->   Operation 2580 'bitconcatenate' 'shl_ln72_87' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln72_158 = sext i19 %shl_ln72_87" [nn.cpp:72]   --->   Operation 2581 'sext' 'sext_ln72_158' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2582 [1/1] (2.25ns)   --->   "%sub_ln72_25 = sub i20 0, i20 %sext_ln72_158" [nn.cpp:72]   --->   Operation 2582 'sub' 'sub_ln72_25' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2583 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_58, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2583 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2584 [1/1] (0.00ns)   --->   "%shl_ln72_88 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_59, i8 0" [nn.cpp:72]   --->   Operation 2584 'bitconcatenate' 'shl_ln72_88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln72_159 = sext i20 %sub_ln72_25" [nn.cpp:72]   --->   Operation 2585 'sext' 'sext_ln72_159' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2586 [1/1] (2.42ns)   --->   "%add_ln72_59 = add i24 %shl_ln72_88, i24 %sext_ln72_159" [nn.cpp:72]   --->   Operation 2586 'add' 'add_ln72_59' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2587 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_60)   --->   "%mul_ln72_47 = mul i24 %sext_ln72_143, i24 16777106" [nn.cpp:72]   --->   Operation 2587 'mul' 'mul_ln72_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2588 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_59, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2588 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2589 [1/1] (0.00ns)   --->   "%shl_ln72_89 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_60, i8 0" [nn.cpp:72]   --->   Operation 2589 'bitconcatenate' 'shl_ln72_89' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2590 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_60 = add i24 %shl_ln72_89, i24 %mul_ln72_47" [nn.cpp:72]   --->   Operation 2590 'add' 'add_ln72_60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2591 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_61)   --->   "%mul_ln72_48 = mul i23 %sext_ln72_66, i23 44" [nn.cpp:72]   --->   Operation 2591 'mul' 'mul_ln72_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2592 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_62)   --->   "%mul_ln72_49 = mul i24 %sext_ln72_85, i24 16777105" [nn.cpp:72]   --->   Operation 2592 'mul' 'mul_ln72_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2593 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_70 = add i24 %shl_ln72_98, i24 %mul_ln72_58" [nn.cpp:72]   --->   Operation 2593 'add' 'add_ln72_70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2594 [1/1] (0.00ns)   --->   "%shl_ln72_99 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_23_read, i8 0" [nn.cpp:72]   --->   Operation 2594 'bitconcatenate' 'shl_ln72_99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2595 [1/1] (0.00ns)   --->   "%shl_ln72_100 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_23_read, i2 0" [nn.cpp:72]   --->   Operation 2595 'bitconcatenate' 'shl_ln72_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2596 [1/1] (0.00ns)   --->   "%sext_ln72_170 = sext i18 %shl_ln72_100" [nn.cpp:72]   --->   Operation 2596 'sext' 'sext_ln72_170' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln72_171 = sext i18 %shl_ln72_100" [nn.cpp:72]   --->   Operation 2597 'sext' 'sext_ln72_171' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_26 = sub i24 %shl_ln72_99, i24 %sext_ln72_171" [nn.cpp:72]   --->   Operation 2598 'sub' 'sub_ln72_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2599 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_70, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2599 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2600 [1/1] (0.00ns)   --->   "%shl_ln72_101 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_71, i8 0" [nn.cpp:72]   --->   Operation 2600 'bitconcatenate' 'shl_ln72_101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2601 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_71 = add i24 %shl_ln72_101, i24 %sub_ln72_26" [nn.cpp:72]   --->   Operation 2601 'add' 'add_ln72_71' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2602 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_71, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2602 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2603 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_72)   --->   "%mul_ln72_59 = mul i24 %sext_ln72_147, i24 16776892" [nn.cpp:72]   --->   Operation 2603 'mul' 'mul_ln72_59' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2604 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_73)   --->   "%mul_ln72_60 = mul i24 %sext_ln72_122, i24 779" [nn.cpp:72]   --->   Operation 2604 'mul' 'mul_ln72_60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2605 [1/1] (0.00ns)   --->   "%sext_ln72_175 = sext i16 %input_33_read" [nn.cpp:72]   --->   Operation 2605 'sext' 'sext_ln72_175' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2606 [1/1] (0.00ns)   --->   "%shl_ln72_114 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_31_read, i8 0" [nn.cpp:72]   --->   Operation 2606 'bitconcatenate' 'shl_ln72_114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2607 [1/1] (0.00ns)   --->   "%shl_ln72_115 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_31_read, i5 0" [nn.cpp:72]   --->   Operation 2607 'bitconcatenate' 'shl_ln72_115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln72_181 = sext i21 %shl_ln72_115" [nn.cpp:72]   --->   Operation 2608 'sext' 'sext_ln72_181' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_558 = add i24 %shl_ln72_114, i24 %sext_ln72_181" [nn.cpp:72]   --->   Operation 2609 'add' 'add_ln72_558' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2610 [1/1] (0.00ns)   --->   "%shl_ln72_116 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_84, i8 0" [nn.cpp:72]   --->   Operation 2610 'bitconcatenate' 'shl_ln72_116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2611 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_84 = add i24 %shl_ln72_116, i24 %add_ln72_558" [nn.cpp:72]   --->   Operation 2611 'add' 'add_ln72_84' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_84, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2612 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2613 [1/1] (0.00ns)   --->   "%shl_ln72_117 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_85, i8 0" [nn.cpp:72]   --->   Operation 2613 'bitconcatenate' 'shl_ln72_117' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2614 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_85)   --->   "%mul_ln72_72 = mul i24 %sext_ln72_125, i24 16775578" [nn.cpp:72]   --->   Operation 2614 'mul' 'mul_ln72_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2615 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_85 = add i24 %shl_ln72_117, i24 %mul_ln72_72" [nn.cpp:72]   --->   Operation 2615 'add' 'add_ln72_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2616 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_86)   --->   "%mul_ln72_73 = mul i24 %sext_ln72_94, i24 16777005" [nn.cpp:72]   --->   Operation 2616 'mul' 'mul_ln72_73' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2617 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_87)   --->   "%mul_ln72_74 = mul i24 %sext_ln72_126, i24 16777112" [nn.cpp:72]   --->   Operation 2617 'mul' 'mul_ln72_74' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2618 [1/1] (0.00ns)   --->   "%shl_ln72_129 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_95, i8 0" [nn.cpp:72]   --->   Operation 2618 'bitconcatenate' 'shl_ln72_129' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2619 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_95)   --->   "%mul_ln72_82 = mul i24 %sext_ln72_59, i24 16777077" [nn.cpp:72]   --->   Operation 2619 'mul' 'mul_ln72_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2620 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_95 = add i24 %shl_ln72_129, i24 %mul_ln72_82" [nn.cpp:72]   --->   Operation 2620 'add' 'add_ln72_95' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2621 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_96)   --->   "%mul_ln72_83 = mul i24 %sext_ln72_73, i24 16776884" [nn.cpp:72]   --->   Operation 2621 'mul' 'mul_ln72_83' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2622 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_97)   --->   "%mul_ln72_84 = mul i24 %sext_ln72_85, i24 16777113" [nn.cpp:72]   --->   Operation 2622 'mul' 'mul_ln72_84' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2623 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_102 = add i24 %shl_ln72_136, i24 %mul_ln72_90" [nn.cpp:72]   --->   Operation 2623 'add' 'add_ln72_102' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2624 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_102, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2624 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2625 [1/1] (0.00ns)   --->   "%shl_ln72_137 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_103, i8 0" [nn.cpp:72]   --->   Operation 2625 'bitconcatenate' 'shl_ln72_137' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2626 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_103)   --->   "%mul_ln72_91 = mul i24 %sext_ln72_139, i24 852" [nn.cpp:72]   --->   Operation 2626 'mul' 'mul_ln72_91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2627 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_103 = add i24 %shl_ln72_137, i24 %mul_ln72_91" [nn.cpp:72]   --->   Operation 2627 'add' 'add_ln72_103' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2628 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_104)   --->   "%mul_ln72_92 = mul i24 %sext_ln72_192, i24 16775596" [nn.cpp:72]   --->   Operation 2628 'mul' 'mul_ln72_92' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2629 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_105)   --->   "%mul_ln72_93 = mul i24 %sext_ln72_18, i24 1061" [nn.cpp:72]   --->   Operation 2629 'mul' 'mul_ln72_93' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2630 [1/1] (2.21ns)   --->   "%sub_ln72_30 = sub i19 %sext_ln72_170, i19 %sext_ln72_62" [nn.cpp:72]   --->   Operation 2630 'sub' 'sub_ln72_30' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2631 [1/1] (0.00ns)   --->   "%shl_ln72_147 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_111, i8 0" [nn.cpp:72]   --->   Operation 2631 'bitconcatenate' 'shl_ln72_147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln72_200 = sext i19 %sub_ln72_30" [nn.cpp:72]   --->   Operation 2632 'sext' 'sext_ln72_200' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2633 [1/1] (2.42ns)   --->   "%add_ln72_111 = add i24 %shl_ln72_147, i24 %sext_ln72_200" [nn.cpp:72]   --->   Operation 2633 'add' 'add_ln72_111' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2634 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_111, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2634 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2635 [1/1] (0.00ns)   --->   "%shl_ln72_148 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0" [nn.cpp:72]   --->   Operation 2635 'bitconcatenate' 'shl_ln72_148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2636 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_112)   --->   "%mul_ln72_99 = mul i24 %sext_ln72_192, i24 16774702" [nn.cpp:72]   --->   Operation 2636 'mul' 'mul_ln72_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2637 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_112 = add i24 %shl_ln72_148, i24 %mul_ln72_99" [nn.cpp:72]   --->   Operation 2637 'add' 'add_ln72_112' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2638 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_113)   --->   "%mul_ln72_100 = mul i24 %sext_ln72_94, i24 2019" [nn.cpp:72]   --->   Operation 2638 'mul' 'mul_ln72_100' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2639 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_120 = add i24 %shl_ln72_158, i24 %mul_ln72_106" [nn.cpp:72]   --->   Operation 2639 'add' 'add_ln72_120' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2640 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_121)   --->   "%mul_ln72_107 = mul i24 %sext_ln72_192, i24 16777063" [nn.cpp:72]   --->   Operation 2640 'mul' 'mul_ln72_107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2641 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_120, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2641 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2642 [1/1] (0.00ns)   --->   "%shl_ln72_159 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_121, i8 0" [nn.cpp:72]   --->   Operation 2642 'bitconcatenate' 'shl_ln72_159' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2643 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_121 = add i24 %shl_ln72_159, i24 %mul_ln72_107" [nn.cpp:72]   --->   Operation 2643 'add' 'add_ln72_121' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2644 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_122)   --->   "%mul_ln72_108 = mul i24 %sext_ln72_73, i24 134" [nn.cpp:72]   --->   Operation 2644 'mul' 'mul_ln72_108' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2645 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_123)   --->   "%mul_ln72_109 = mul i23 %sext_ln72_175, i23 8388554" [nn.cpp:72]   --->   Operation 2645 'mul' 'mul_ln72_109' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2646 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_135 = add i24 %shl_ln72_178, i24 %mul_ln72_119" [nn.cpp:72]   --->   Operation 2646 'add' 'add_ln72_135' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2647 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_135, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2647 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2648 [1/1] (0.00ns)   --->   "%shl_ln72_179 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_137, i8 0" [nn.cpp:72]   --->   Operation 2648 'bitconcatenate' 'shl_ln72_179' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2649 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_136)   --->   "%mul_ln72_120 = mul i24 %sext_ln72_161, i24 772" [nn.cpp:72]   --->   Operation 2649 'mul' 'mul_ln72_120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2650 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_136 = add i24 %shl_ln72_179, i24 %mul_ln72_120" [nn.cpp:72]   --->   Operation 2650 'add' 'add_ln72_136' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2651 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_141 = add i24 %shl_ln72_185, i24 %mul_ln72_125" [nn.cpp:72]   --->   Operation 2651 'add' 'add_ln72_141' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2652 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_142)   --->   "%mul_ln72_126 = mul i24 %sext_ln72_192, i24 923" [nn.cpp:72]   --->   Operation 2652 'mul' 'mul_ln72_126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2653 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_141, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2653 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2654 [1/1] (0.00ns)   --->   "%shl_ln72_186 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_143, i8 0" [nn.cpp:72]   --->   Operation 2654 'bitconcatenate' 'shl_ln72_186' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2655 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_142 = add i24 %shl_ln72_186, i24 %mul_ln72_126" [nn.cpp:72]   --->   Operation 2655 'add' 'add_ln72_142' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2656 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_143)   --->   "%mul_ln72_127 = mul i24 %sext_ln72_73, i24 16773378" [nn.cpp:72]   --->   Operation 2656 'mul' 'mul_ln72_127' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2657 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_148 = add i24 %shl_ln72_192, i24 %mul_ln72_132" [nn.cpp:72]   --->   Operation 2657 'add' 'add_ln72_148' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2658 [1/1] (0.00ns)   --->   "%shl_ln72_193 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_25_read, i4 0" [nn.cpp:72]   --->   Operation 2658 'bitconcatenate' 'shl_ln72_193' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln72_212 = sext i20 %shl_ln72_193" [nn.cpp:72]   --->   Operation 2659 'sext' 'sext_ln72_212' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_36 = sub i21 0, i21 %sext_ln72_212" [nn.cpp:72]   --->   Operation 2660 'sub' 'sub_ln72_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2661 [1/1] (0.00ns)   --->   "%shl_ln72_194 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_25_read, i2 0" [nn.cpp:72]   --->   Operation 2661 'bitconcatenate' 'shl_ln72_194' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln72_213 = sext i18 %shl_ln72_194" [nn.cpp:72]   --->   Operation 2662 'sext' 'sext_ln72_213' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2663 [1/1] (4.18ns) (root node of TernaryAdder)   --->   "%sub_ln72_37 = sub i21 %sub_ln72_36, i21 %sext_ln72_213" [nn.cpp:72]   --->   Operation 2663 'sub' 'sub_ln72_37' <Predicate = true> <Delay = 4.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2664 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_148, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2664 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2665 [1/1] (0.00ns)   --->   "%shl_ln72_195 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_150, i8 0" [nn.cpp:72]   --->   Operation 2665 'bitconcatenate' 'shl_ln72_195' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln72_214 = sext i21 %sub_ln72_37" [nn.cpp:72]   --->   Operation 2666 'sext' 'sext_ln72_214' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2667 [1/1] (2.42ns)   --->   "%add_ln72_149 = add i24 %shl_ln72_195, i24 %sext_ln72_214" [nn.cpp:72]   --->   Operation 2667 'add' 'add_ln72_149' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2668 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_150)   --->   "%mul_ln72_133 = mul i24 %sext_ln72_177, i24 119" [nn.cpp:72]   --->   Operation 2668 'mul' 'mul_ln72_133' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2669 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_149, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2669 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2670 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_151)   --->   "%mul_ln72_134 = mul i24 %sext_ln72_188, i24 16775854" [nn.cpp:72]   --->   Operation 2670 'mul' 'mul_ln72_134' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2671 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_158 = add i24 %shl_ln72_205, i24 %mul_ln72_141" [nn.cpp:72]   --->   Operation 2671 'add' 'add_ln72_158' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2672 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_158, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2672 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2673 [1/1] (0.00ns)   --->   "%shl_ln72_206 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_160, i8 0" [nn.cpp:72]   --->   Operation 2673 'bitconcatenate' 'shl_ln72_206' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2674 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_159)   --->   "%mul_ln72_142 = mul i24 %sext_ln72_94, i24 1708" [nn.cpp:72]   --->   Operation 2674 'mul' 'mul_ln72_142' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2675 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_159 = add i24 %shl_ln72_206, i24 %mul_ln72_142" [nn.cpp:72]   --->   Operation 2675 'add' 'add_ln72_159' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2676 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_160)   --->   "%mul_ln72_143 = mul i24 %sext_ln72_100, i24 16777102" [nn.cpp:72]   --->   Operation 2676 'mul' 'mul_ln72_143' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2677 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_161)   --->   "%mul_ln72_144 = mul i24 %sext_ln72_20, i24 16776986" [nn.cpp:72]   --->   Operation 2677 'mul' 'mul_ln72_144' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2678 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_167 = add i24 %shl_ln72_215, i24 %sext_ln72_224" [nn.cpp:72]   --->   Operation 2678 'add' 'add_ln72_167' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2679 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_168)   --->   "%mul_ln72_151 = mul i24 %sext_ln72_192, i24 16776887" [nn.cpp:72]   --->   Operation 2679 'mul' 'mul_ln72_151' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2680 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_167, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2680 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2681 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_169)   --->   "%mul_ln72_152 = mul i24 %sext_ln72_177, i24 16776495" [nn.cpp:72]   --->   Operation 2681 'mul' 'mul_ln72_152' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2682 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_177 = add i24 %shl_ln72_226, i24 %sext_ln72_229" [nn.cpp:72]   --->   Operation 2682 'add' 'add_ln72_177' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2683 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_177, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2683 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2684 [1/1] (0.00ns)   --->   "%shl_ln72_227 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_179, i8 0" [nn.cpp:72]   --->   Operation 2684 'bitconcatenate' 'shl_ln72_227' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2685 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_178)   --->   "%mul_ln72_161 = mul i24 %sext_ln72_114, i24 422" [nn.cpp:72]   --->   Operation 2685 'mul' 'mul_ln72_161' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2686 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_178 = add i24 %shl_ln72_227, i24 %mul_ln72_161" [nn.cpp:72]   --->   Operation 2686 'add' 'add_ln72_178' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2687 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_179)   --->   "%mul_ln72_162 = mul i24 %sext_ln72_79, i24 189" [nn.cpp:72]   --->   Operation 2687 'mul' 'mul_ln72_162' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2688 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_180)   --->   "%mul_ln72_163 = mul i24 %sext_ln72_94, i24 639" [nn.cpp:72]   --->   Operation 2688 'mul' 'mul_ln72_163' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2689 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_188 = add i24 %shl_ln72_240, i24 %sext_ln72_240" [nn.cpp:72]   --->   Operation 2689 'add' 'add_ln72_188' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2690 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_189)   --->   "%mul_ln72_169 = mul i24 %sext_ln72_192, i24 97" [nn.cpp:72]   --->   Operation 2690 'mul' 'mul_ln72_169' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2691 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_188, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2691 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2692 [1/1] (0.00ns)   --->   "%shl_ln72_241 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_190, i8 0" [nn.cpp:72]   --->   Operation 2692 'bitconcatenate' 'shl_ln72_241' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2693 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_189 = add i24 %shl_ln72_241, i24 %mul_ln72_169" [nn.cpp:72]   --->   Operation 2693 'add' 'add_ln72_189' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2694 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_190)   --->   "%mul_ln72_170 = mul i23 %sext_ln72_76, i23 55" [nn.cpp:72]   --->   Operation 2694 'mul' 'mul_ln72_170' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2695 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_191)   --->   "%mul_ln72_171 = mul i23 %sext_ln72_175, i23 8388556" [nn.cpp:72]   --->   Operation 2695 'mul' 'mul_ln72_171' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2696 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_198 = add i24 %shl_ln72_250, i24 %sext_ln72_247" [nn.cpp:72]   --->   Operation 2696 'add' 'add_ln72_198' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2697 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_198, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2697 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2698 [1/1] (0.00ns)   --->   "%shl_ln72_251 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_201, i8 0" [nn.cpp:72]   --->   Operation 2698 'bitconcatenate' 'shl_ln72_251' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2699 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_199)   --->   "%mul_ln72_177 = mul i24 %sext_ln72_192, i24 16773525" [nn.cpp:72]   --->   Operation 2699 'mul' 'mul_ln72_177' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2700 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_199 = add i24 %shl_ln72_251, i24 %mul_ln72_177" [nn.cpp:72]   --->   Operation 2700 'add' 'add_ln72_199' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2701 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_201)   --->   "%mul_ln72_178 = mul i24 %sext_ln72_177, i24 1878" [nn.cpp:72]   --->   Operation 2701 'mul' 'mul_ln72_178' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2702 [1/1] (0.00ns)   --->   "%shl_ln72_261 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_23_read, i4 0" [nn.cpp:72]   --->   Operation 2702 'bitconcatenate' 'shl_ln72_261' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln72_254 = sext i20 %shl_ln72_261" [nn.cpp:72]   --->   Operation 2703 'sext' 'sext_ln72_254' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2704 [1/1] (2.28ns)   --->   "%sub_ln72_50 = sub i21 0, i21 %sext_ln72_254" [nn.cpp:72]   --->   Operation 2704 'sub' 'sub_ln72_50' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2705 [1/1] (0.00ns)   --->   "%shl_ln72_262 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_208, i8 0" [nn.cpp:72]   --->   Operation 2705 'bitconcatenate' 'shl_ln72_262' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln72_255 = sext i21 %sub_ln72_50" [nn.cpp:72]   --->   Operation 2706 'sext' 'sext_ln72_255' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2707 [1/1] (2.42ns)   --->   "%add_ln72_206 = add i24 %shl_ln72_262, i24 %sext_ln72_255" [nn.cpp:72]   --->   Operation 2707 'add' 'add_ln72_206' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2708 [1/1] (0.00ns)   --->   "%sext_ln72_256 = sext i21 %shl_ln72_115" [nn.cpp:72]   --->   Operation 2708 'sext' 'sext_ln72_256' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2709 [1/1] (2.31ns)   --->   "%sub_ln72_122 = sub i22 %sext_ln72_80, i22 %sext_ln72_256" [nn.cpp:72]   --->   Operation 2709 'sub' 'sub_ln72_122' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2710 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_206, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2710 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2711 [1/1] (0.00ns)   --->   "%shl_ln72_263 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_209, i8 0" [nn.cpp:72]   --->   Operation 2711 'bitconcatenate' 'shl_ln72_263' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln72_257 = sext i22 %sub_ln72_122" [nn.cpp:72]   --->   Operation 2712 'sext' 'sext_ln72_257' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2713 [1/1] (2.42ns)   --->   "%add_ln72_207 = add i24 %shl_ln72_263, i24 %sext_ln72_257" [nn.cpp:72]   --->   Operation 2713 'add' 'add_ln72_207' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2714 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_207, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2714 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2715 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_214 = add i24 %shl_ln72_270, i24 %sext_ln72_259" [nn.cpp:72]   --->   Operation 2715 'add' 'add_ln72_214' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2716 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_214, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2716 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2717 [1/1] (0.00ns)   --->   "%shl_ln72_271 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_217, i8 0" [nn.cpp:72]   --->   Operation 2717 'bitconcatenate' 'shl_ln72_271' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2718 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_215)   --->   "%mul_ln72_191 = mul i24 %sext_ln72_177, i24 579" [nn.cpp:72]   --->   Operation 2718 'mul' 'mul_ln72_191' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2719 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_215 = add i24 %shl_ln72_271, i24 %mul_ln72_191" [nn.cpp:72]   --->   Operation 2719 'add' 'add_ln72_215' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2720 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_216)   --->   "%mul_ln72_192 = mul i24 %sext_ln72_100, i24 16776351" [nn.cpp:72]   --->   Operation 2720 'mul' 'mul_ln72_192' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2721 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_217)   --->   "%mul_ln72_193 = mul i24 %sext_ln72_18, i24 1744" [nn.cpp:72]   --->   Operation 2721 'mul' 'mul_ln72_193' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2722 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_224 = add i24 %shl_ln72_281, i24 %sext_ln72_269" [nn.cpp:72]   --->   Operation 2722 'add' 'add_ln72_224' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2723 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_225)   --->   "%mul_ln72_199 = mul i21 %sext_ln72_93, i21 2097141" [nn.cpp:72]   --->   Operation 2723 'mul' 'mul_ln72_199' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2724 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_224, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2724 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2725 [1/1] (0.00ns)   --->   "%shl_ln72_282 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_228, i8 0" [nn.cpp:72]   --->   Operation 2725 'bitconcatenate' 'shl_ln72_282' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2726 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_225)   --->   "%sext_ln72_270 = sext i21 %mul_ln72_199" [nn.cpp:72]   --->   Operation 2726 'sext' 'sext_ln72_270' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2727 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_225 = add i24 %shl_ln72_282, i24 %sext_ln72_270" [nn.cpp:72]   --->   Operation 2727 'add' 'add_ln72_225' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2728 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_228 = add i24 %shl_ln72_283, i24 %sext_ln72_274" [nn.cpp:72]   --->   Operation 2728 'add' 'add_ln72_228' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2729 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_228, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2729 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2730 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_235 = add i24 %shl_ln72_290, i24 %mul_ln72_208" [nn.cpp:72]   --->   Operation 2730 'add' 'add_ln72_235' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2731 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_235, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2731 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2732 [1/1] (0.00ns)   --->   "%shl_ln72_291 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_240, i8 0" [nn.cpp:72]   --->   Operation 2732 'bitconcatenate' 'shl_ln72_291' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2733 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_236)   --->   "%mul_ln72_209 = mul i24 %sext_ln72_69, i24 994" [nn.cpp:72]   --->   Operation 2733 'mul' 'mul_ln72_209' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2734 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_236 = add i24 %shl_ln72_291, i24 %mul_ln72_209" [nn.cpp:72]   --->   Operation 2734 'add' 'add_ln72_236' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2735 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_237)   --->   "%mul_ln72_210 = mul i24 %sext_ln72_192, i24 16772644" [nn.cpp:72]   --->   Operation 2735 'mul' 'mul_ln72_210' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2736 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_238)   --->   "%mul_ln72_211 = mul i24 %sext_ln72_73, i24 2475" [nn.cpp:72]   --->   Operation 2736 'mul' 'mul_ln72_211' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2737 [1/1] (0.00ns)   --->   "%shl_ln72_300 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_26_read, i5 0" [nn.cpp:72]   --->   Operation 2737 'bitconcatenate' 'shl_ln72_300' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln72_280 = sext i21 %shl_ln72_300" [nn.cpp:72]   --->   Operation 2738 'sext' 'sext_ln72_280' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2739 [1/1] (0.00ns)   --->   "%shl_ln72_301 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_26_read, i2 0" [nn.cpp:72]   --->   Operation 2739 'bitconcatenate' 'shl_ln72_301' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2740 [1/1] (0.00ns)   --->   "%sext_ln72_281 = sext i18 %shl_ln72_301" [nn.cpp:72]   --->   Operation 2740 'sext' 'sext_ln72_281' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2741 [1/1] (2.31ns)   --->   "%sub_ln72_54 = sub i22 %sext_ln72_281, i22 %sext_ln72_280" [nn.cpp:72]   --->   Operation 2741 'sub' 'sub_ln72_54' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2742 [1/1] (0.00ns)   --->   "%shl_ln72_302 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_250, i8 0" [nn.cpp:72]   --->   Operation 2742 'bitconcatenate' 'shl_ln72_302' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln72_282 = sext i22 %sub_ln72_54" [nn.cpp:72]   --->   Operation 2743 'sext' 'sext_ln72_282' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2744 [1/1] (2.42ns)   --->   "%add_ln72_246 = add i24 %shl_ln72_302, i24 %sext_ln72_282" [nn.cpp:72]   --->   Operation 2744 'add' 'add_ln72_246' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2745 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_246, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2745 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2746 [1/1] (0.00ns)   --->   "%shl_ln72_303 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_251, i8 0" [nn.cpp:72]   --->   Operation 2746 'bitconcatenate' 'shl_ln72_303' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2747 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_247)   --->   "%mul_ln72_219 = mul i24 %sext_ln72_122, i24 1289" [nn.cpp:72]   --->   Operation 2747 'mul' 'mul_ln72_219' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2748 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_247 = add i24 %shl_ln72_303, i24 %mul_ln72_219" [nn.cpp:72]   --->   Operation 2748 'add' 'add_ln72_247' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2749 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_248)   --->   "%mul_ln72_220 = mul i24 %sext_ln72_73, i24 16776107" [nn.cpp:72]   --->   Operation 2749 'mul' 'mul_ln72_220' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2750 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_249)   --->   "%mul_ln72_221 = mul i24 %sext_ln72_100, i24 917" [nn.cpp:72]   --->   Operation 2750 'mul' 'mul_ln72_221' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2751 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_256)   --->   "%mul_ln72_224 = mul i22 %sext_ln72_74, i22 22" [nn.cpp:72]   --->   Operation 2751 'mul' 'mul_ln72_224' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2752 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_257)   --->   "%mul_ln72_225 = mul i23 %sext_ln72_82, i23 8388570" [nn.cpp:72]   --->   Operation 2752 'mul' 'mul_ln72_225' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2753 [1/1] (0.00ns)   --->   "%shl_ln72_330 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_272, i8 0" [nn.cpp:72]   --->   Operation 2753 'bitconcatenate' 'shl_ln72_330' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2754 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_267)   --->   "%mul_ln72_234 = mul i24 %sext_ln72_139, i24 625" [nn.cpp:72]   --->   Operation 2754 'mul' 'mul_ln72_234' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2755 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_267 = add i24 %shl_ln72_330, i24 %mul_ln72_234" [nn.cpp:72]   --->   Operation 2755 'add' 'add_ln72_267' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2756 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_268)   --->   "%mul_ln72_235 = mul i23 %sext_ln72_66, i23 8388550" [nn.cpp:72]   --->   Operation 2756 'mul' 'mul_ln72_235' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2757 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_269)   --->   "%mul_ln72_236 = mul i24 %sext_ln72_85, i24 16776525" [nn.cpp:72]   --->   Operation 2757 'mul' 'mul_ln72_236' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2758 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_277 = add i24 %shl_ln72_340, i24 %mul_ln72_244" [nn.cpp:72]   --->   Operation 2758 'add' 'add_ln72_277' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2759 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_277, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2759 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2760 [1/1] (0.00ns)   --->   "%shl_ln72_341 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_283, i8 0" [nn.cpp:72]   --->   Operation 2760 'bitconcatenate' 'shl_ln72_341' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2761 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_278)   --->   "%mul_ln72_245 = mul i24 %sext_ln72_139, i24 276" [nn.cpp:72]   --->   Operation 2761 'mul' 'mul_ln72_245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2762 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_278 = add i24 %shl_ln72_341, i24 %mul_ln72_245" [nn.cpp:72]   --->   Operation 2762 'add' 'add_ln72_278' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2763 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_279)   --->   "%mul_ln72_246 = mul i24 %sext_ln72_122, i24 16774950" [nn.cpp:72]   --->   Operation 2763 'mul' 'mul_ln72_246' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2764 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_280)   --->   "%mul_ln72_247 = mul i24 %sext_ln72_192, i24 1737" [nn.cpp:72]   --->   Operation 2764 'mul' 'mul_ln72_247' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2765 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_288 = add i24 %shl_ln72_353, i24 %sext_ln72_313" [nn.cpp:72]   --->   Operation 2765 'add' 'add_ln72_288' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2766 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_288, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2766 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2767 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_289)   --->   "%mul_ln72_256 = mul i24 %sext_ln72_147, i24 16776636" [nn.cpp:72]   --->   Operation 2767 'mul' 'mul_ln72_256' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2768 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_290)   --->   "%mul_ln72_257 = mul i24 %sext_ln72_79, i24 468" [nn.cpp:72]   --->   Operation 2768 'mul' 'mul_ln72_257' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2769 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_300 = add i24 %shl_ln72_365, i24 %mul_ln72_268" [nn.cpp:72]   --->   Operation 2769 'add' 'add_ln72_300' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2770 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_300, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2770 'partselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2771 [1/1] (0.00ns)   --->   "%shl_ln72_366 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_306, i8 0" [nn.cpp:72]   --->   Operation 2771 'bitconcatenate' 'shl_ln72_366' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2772 [1/1] (0.00ns)   --->   "%sext_ln72_314 = sext i21 %sub_ln72_64" [nn.cpp:72]   --->   Operation 2772 'sext' 'sext_ln72_314' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2773 [1/1] (2.42ns)   --->   "%add_ln72_301 = add i24 %shl_ln72_366, i24 %sext_ln72_314" [nn.cpp:72]   --->   Operation 2773 'add' 'add_ln72_301' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2774 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_301, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2774 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2775 [1/1] (0.00ns)   --->   "%shl_ln72_367 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_307, i8 0" [nn.cpp:72]   --->   Operation 2775 'bitconcatenate' 'shl_ln72_367' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2776 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_302)   --->   "%mul_ln72_269 = mul i24 %sext_ln72_59, i24 217" [nn.cpp:72]   --->   Operation 2776 'mul' 'mul_ln72_269' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2777 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_302 = add i24 %shl_ln72_367, i24 %mul_ln72_269" [nn.cpp:72]   --->   Operation 2777 'add' 'add_ln72_302' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2778 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_305)   --->   "%mul_ln72_270 = mul i24 %sext_ln72_192, i24 1189" [nn.cpp:72]   --->   Operation 2778 'mul' 'mul_ln72_270' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2779 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_313 = add i24 %shl_ln72_380, i24 %mul_ln72_278" [nn.cpp:72]   --->   Operation 2779 'add' 'add_ln72_313' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2780 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_314)   --->   "%mul_ln72_279 = mul i24 %sext_ln72_46, i24 16774607" [nn.cpp:72]   --->   Operation 2780 'mul' 'mul_ln72_279' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2781 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_313, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2781 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2782 [1/1] (0.00ns)   --->   "%shl_ln72_381 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_320, i8 0" [nn.cpp:72]   --->   Operation 2782 'bitconcatenate' 'shl_ln72_381' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2783 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_314 = add i24 %shl_ln72_381, i24 %mul_ln72_279" [nn.cpp:72]   --->   Operation 2783 'add' 'add_ln72_314' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2784 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_315)   --->   "%mul_ln72_280 = mul i24 %sext_ln72_143, i24 16771774" [nn.cpp:72]   --->   Operation 2784 'mul' 'mul_ln72_280' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2785 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_316)   --->   "%mul_ln72_281 = mul i23 %sext_ln72_82, i23 51" [nn.cpp:72]   --->   Operation 2785 'mul' 'mul_ln72_281' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2786 [1/1] (0.00ns)   --->   "%shl_ln72_396 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_332, i8 0" [nn.cpp:72]   --->   Operation 2786 'bitconcatenate' 'shl_ln72_396' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2787 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_326)   --->   "%mul_ln72_290 = mul i24 %sext_ln72_139, i24 524" [nn.cpp:72]   --->   Operation 2787 'mul' 'mul_ln72_290' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2788 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_326 = add i24 %shl_ln72_396, i24 %mul_ln72_290" [nn.cpp:72]   --->   Operation 2788 'add' 'add_ln72_326' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2789 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_327)   --->   "%mul_ln72_291 = mul i23 %sext_ln72_121, i23 8388571" [nn.cpp:72]   --->   Operation 2789 'mul' 'mul_ln72_291' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2790 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_329)   --->   "%mul_ln72_292 = mul i24 %sext_ln72_94, i24 505" [nn.cpp:72]   --->   Operation 2790 'mul' 'mul_ln72_292' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2791 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_334 = add i24 %shl_ln72_408, i24 %sext_ln72_344" [nn.cpp:72]   --->   Operation 2791 'add' 'add_ln72_334' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2792 [1/1] (0.00ns)   --->   "%tmp_342 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_32_read, i6 0" [nn.cpp:72]   --->   Operation 2792 'bitconcatenate' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln72_345 = sext i22 %tmp_342" [nn.cpp:72]   --->   Operation 2793 'sext' 'sext_ln72_345' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2794 [1/1] (2.35ns)   --->   "%sub_ln72_125 = sub i23 %sext_ln72_86, i23 %sext_ln72_345" [nn.cpp:72]   --->   Operation 2794 'sub' 'sub_ln72_125' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_334, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2795 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2796 [1/1] (0.00ns)   --->   "%shl_ln72_409 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_343, i8 0" [nn.cpp:72]   --->   Operation 2796 'bitconcatenate' 'shl_ln72_409' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln72_346 = sext i23 %sub_ln72_125" [nn.cpp:72]   --->   Operation 2797 'sext' 'sext_ln72_346' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2798 [1/1] (2.42ns)   --->   "%add_ln72_335 = add i24 %shl_ln72_409, i24 %sext_ln72_346" [nn.cpp:72]   --->   Operation 2798 'add' 'add_ln72_335' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2799 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_335, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2799 'partselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2800 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_341 = add i24 %shl_ln72_416, i24 %mul_ln72_302" [nn.cpp:72]   --->   Operation 2800 'add' 'add_ln72_341' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2801 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_341, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2801 'partselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2802 [1/1] (0.00ns)   --->   "%shl_ln72_417 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_350, i8 0" [nn.cpp:72]   --->   Operation 2802 'bitconcatenate' 'shl_ln72_417' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2803 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_342)   --->   "%mul_ln72_303 = mul i24 %sext_ln72_192, i24 16774755" [nn.cpp:72]   --->   Operation 2803 'mul' 'mul_ln72_303' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2804 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_342 = add i24 %shl_ln72_417, i24 %mul_ln72_303" [nn.cpp:72]   --->   Operation 2804 'add' 'add_ln72_342' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2805 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_343)   --->   "%mul_ln72_304 = mul i24 %sext_ln72_73, i24 16772410" [nn.cpp:72]   --->   Operation 2805 'mul' 'mul_ln72_304' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2806 [1/1] (2.14ns)   --->   "%sub_ln72_1 = sub i17 0, i17 %sext_ln72_55" [nn.cpp:72]   --->   Operation 2806 'sub' 'sub_ln72_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2807 [1/1] (0.00ns)   --->   "%shl_ln72_429 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_360, i8 0" [nn.cpp:72]   --->   Operation 2807 'bitconcatenate' 'shl_ln72_429' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln72_355 = sext i17 %sub_ln72_1" [nn.cpp:72]   --->   Operation 2808 'sext' 'sext_ln72_355' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2809 [1/1] (2.42ns)   --->   "%add_ln72_352 = add i24 %shl_ln72_429, i24 %sext_ln72_355" [nn.cpp:72]   --->   Operation 2809 'add' 'add_ln72_352' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2810 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_353)   --->   "%mul_ln72_312 = mul i22 %sext_ln72_63, i22 25" [nn.cpp:72]   --->   Operation 2810 'mul' 'mul_ln72_312' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2811 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_352, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2811 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2812 [1/1] (0.00ns)   --->   "%shl_ln72_430 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_361, i8 0" [nn.cpp:72]   --->   Operation 2812 'bitconcatenate' 'shl_ln72_430' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2813 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_353)   --->   "%sext_ln72_356 = sext i22 %mul_ln72_312" [nn.cpp:72]   --->   Operation 2813 'sext' 'sext_ln72_356' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2814 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_353 = add i24 %shl_ln72_430, i24 %sext_ln72_356" [nn.cpp:72]   --->   Operation 2814 'add' 'add_ln72_353' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2815 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_354)   --->   "%mul_ln72_313 = mul i24 %sext_ln72_177, i24 530" [nn.cpp:72]   --->   Operation 2815 'mul' 'mul_ln72_313' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2816 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_355)   --->   "%mul_ln72_314 = mul i24 %sext_ln72_125, i24 1001" [nn.cpp:72]   --->   Operation 2816 'mul' 'mul_ln72_314' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2817 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_360)   --->   "%mul_ln72_319 = mul i24 %sext_ln72_69, i24 16777134" [nn.cpp:72]   --->   Operation 2817 'mul' 'mul_ln72_319' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2818 [1/1] (0.00ns)   --->   "%shl_ln72_438 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_368, i8 0" [nn.cpp:72]   --->   Operation 2818 'bitconcatenate' 'shl_ln72_438' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2819 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_360 = add i24 %shl_ln72_438, i24 %mul_ln72_319" [nn.cpp:72]   --->   Operation 2819 'add' 'add_ln72_360' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2820 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_361)   --->   "%mul_ln72_320 = mul i22 %sext_ln72_74, i22 4194279" [nn.cpp:72]   --->   Operation 2820 'mul' 'mul_ln72_320' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2821 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_362)   --->   "%mul_ln72_321 = mul i24 %sext_ln72_79, i24 811" [nn.cpp:72]   --->   Operation 2821 'mul' 'mul_ln72_321' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2822 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_369 = add i24 %shl_ln72_447, i24 %mul_ln72_327" [nn.cpp:72]   --->   Operation 2822 'add' 'add_ln72_369' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2823 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_369, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2823 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2824 [1/1] (0.00ns)   --->   "%shl_ln72_448 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_378, i8 0" [nn.cpp:72]   --->   Operation 2824 'bitconcatenate' 'shl_ln72_448' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2825 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_370)   --->   "%mul_ln72_328 = mul i24 %sext_ln72_139, i24 765" [nn.cpp:72]   --->   Operation 2825 'mul' 'mul_ln72_328' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2826 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_370 = add i24 %shl_ln72_448, i24 %mul_ln72_328" [nn.cpp:72]   --->   Operation 2826 'add' 'add_ln72_370' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2827 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_371)   --->   "%mul_ln72_329 = mul i24 %sext_ln72_94, i24 1495" [nn.cpp:72]   --->   Operation 2827 'mul' 'mul_ln72_329' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2828 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_377 = add i24 %shl_ln72_455, i24 %mul_ln72_335" [nn.cpp:72]   --->   Operation 2828 'add' 'add_ln72_377' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2829 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_377, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2829 'partselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2830 [1/1] (0.00ns)   --->   "%shl_ln72_456 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_386, i8 0" [nn.cpp:72]   --->   Operation 2830 'bitconcatenate' 'shl_ln72_456' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2831 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_378)   --->   "%mul_ln72_336 = mul i24 %sext_ln72_73, i24 3973" [nn.cpp:72]   --->   Operation 2831 'mul' 'mul_ln72_336' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2832 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_378 = add i24 %shl_ln72_456, i24 %mul_ln72_336" [nn.cpp:72]   --->   Operation 2832 'add' 'add_ln72_378' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2833 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_379)   --->   "%mul_ln72_337 = mul i24 %sext_ln72_79, i24 816" [nn.cpp:72]   --->   Operation 2833 'mul' 'mul_ln72_337' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2834 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_380)   --->   "%mul_ln72_338 = mul i24 %sext_ln72_85, i24 16776756" [nn.cpp:72]   --->   Operation 2834 'mul' 'mul_ln72_338' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2835 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_388 = add i24 %shl_ln72_465, i24 %mul_ln72_345" [nn.cpp:72]   --->   Operation 2835 'add' 'add_ln72_388' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2836 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_388, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2836 'partselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2837 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_389)   --->   "%mul_ln72_346 = mul i24 %sext_ln72_69, i24 1945" [nn.cpp:72]   --->   Operation 2837 'mul' 'mul_ln72_346' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2838 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_390)   --->   "%mul_ln72_347 = mul i23 %sext_ln72_86, i23 8388567" [nn.cpp:72]   --->   Operation 2838 'mul' 'mul_ln72_347' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2839 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_396 = add i24 %shl_ln72_473, i24 %mul_ln72_354" [nn.cpp:72]   --->   Operation 2839 'add' 'add_ln72_396' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2840 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_397)   --->   "%mul_ln72_355 = mul i24 %sext_ln72_139, i24 16777017" [nn.cpp:72]   --->   Operation 2840 'mul' 'mul_ln72_355' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2841 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_396, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2841 'partselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2842 [1/1] (0.00ns)   --->   "%shl_ln72_474 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_406, i8 0" [nn.cpp:72]   --->   Operation 2842 'bitconcatenate' 'shl_ln72_474' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2843 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_397 = add i24 %shl_ln72_474, i24 %mul_ln72_355" [nn.cpp:72]   --->   Operation 2843 'add' 'add_ln72_397' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2844 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_398)   --->   "%mul_ln72_356 = mul i24 %sext_ln72_147, i24 16776605" [nn.cpp:72]   --->   Operation 2844 'mul' 'mul_ln72_356' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2845 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_399)   --->   "%mul_ln72_357 = mul i22 %sext_ln72_80, i22 27" [nn.cpp:72]   --->   Operation 2845 'mul' 'mul_ln72_357' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2846 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_410 = add i24 %shl_ln72_485, i24 %mul_ln72_366" [nn.cpp:72]   --->   Operation 2846 'add' 'add_ln72_410' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2847 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_410, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2847 'partselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2848 [1/1] (0.00ns)   --->   "%shl_ln72_486 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_421, i8 0" [nn.cpp:72]   --->   Operation 2848 'bitconcatenate' 'shl_ln72_486' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2849 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_411)   --->   "%mul_ln72_367 = mul i24 %sext_ln72_192, i24 1306" [nn.cpp:72]   --->   Operation 2849 'mul' 'mul_ln72_367' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2850 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_411 = add i24 %shl_ln72_486, i24 %mul_ln72_367" [nn.cpp:72]   --->   Operation 2850 'add' 'add_ln72_411' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2851 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_412)   --->   "%mul_ln72_368 = mul i24 %sext_ln72_79, i24 16776124" [nn.cpp:72]   --->   Operation 2851 'mul' 'mul_ln72_368' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2852 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_413)   --->   "%mul_ln72_369 = mul i24 %sext_ln72_125, i24 1469" [nn.cpp:72]   --->   Operation 2852 'mul' 'mul_ln72_369' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2853 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_417)   --->   "%mul_ln72_374 = mul i24 %sext_ln72_165, i24 16772597" [nn.cpp:72]   --->   Operation 2853 'mul' 'mul_ln72_374' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2854 [1/1] (0.00ns)   --->   "%shl_ln72_492 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_427, i8 0" [nn.cpp:72]   --->   Operation 2854 'bitconcatenate' 'shl_ln72_492' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2855 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_417 = add i24 %shl_ln72_492, i24 %mul_ln72_374" [nn.cpp:72]   --->   Operation 2855 'add' 'add_ln72_417' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2856 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_418)   --->   "%mul_ln72_375 = mul i22 %sext_ln72_65, i22 4194277" [nn.cpp:72]   --->   Operation 2856 'mul' 'mul_ln72_375' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2857 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_419)   --->   "%mul_ln72_376 = mul i24 %sext_ln72_126, i24 431" [nn.cpp:72]   --->   Operation 2857 'mul' 'mul_ln72_376' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2858 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_428 = add i24 %shl_ln72_503, i24 %sext_ln72_381" [nn.cpp:72]   --->   Operation 2858 'add' 'add_ln72_428' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2859 [1/1] (2.14ns)   --->   "%sub_ln72_3 = sub i17 0, i17 %sext_ln72_60" [nn.cpp:72]   --->   Operation 2859 'sub' 'sub_ln72_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2860 [1/1] (0.00ns)   --->   "%tmp_440 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_428, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2860 'partselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2861 [1/1] (0.00ns)   --->   "%shl_ln72_504 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_440, i8 0" [nn.cpp:72]   --->   Operation 2861 'bitconcatenate' 'shl_ln72_504' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln72_382 = sext i17 %sub_ln72_3" [nn.cpp:72]   --->   Operation 2862 'sext' 'sext_ln72_382' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2863 [1/1] (2.42ns)   --->   "%add_ln72_429 = add i24 %shl_ln72_504, i24 %sext_ln72_382" [nn.cpp:72]   --->   Operation 2863 'add' 'add_ln72_429' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2864 [1/1] (0.00ns)   --->   "%shl_ln72_505 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_24_read, i3 0" [nn.cpp:72]   --->   Operation 2864 'bitconcatenate' 'shl_ln72_505' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln72_384 = sext i19 %shl_ln72_505" [nn.cpp:72]   --->   Operation 2865 'sext' 'sext_ln72_384' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2866 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_429, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2866 'partselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2867 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_431)   --->   "%mul_ln72_383 = mul i24 %sext_ln72_69, i24 16777137" [nn.cpp:72]   --->   Operation 2867 'mul' 'mul_ln72_383' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2868 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_439 = add i24 %shl_ln72_520, i24 %sext_ln72_400" [nn.cpp:72]   --->   Operation 2868 'add' 'add_ln72_439' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2869 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_440)   --->   "%mul_ln72_388 = mul i21 %sext_ln72_144, i21 2097141" [nn.cpp:72]   --->   Operation 2869 'mul' 'mul_ln72_388' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2870 [1/1] (0.00ns)   --->   "%tmp_451 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_439, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2870 'partselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2871 [1/1] (0.00ns)   --->   "%shl_ln72_521 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_451, i8 0" [nn.cpp:72]   --->   Operation 2871 'bitconcatenate' 'shl_ln72_521' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2872 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_440)   --->   "%sext_ln72_401 = sext i21 %mul_ln72_388" [nn.cpp:72]   --->   Operation 2872 'sext' 'sext_ln72_401' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2873 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_440 = add i24 %shl_ln72_521, i24 %sext_ln72_401" [nn.cpp:72]   --->   Operation 2873 'add' 'add_ln72_440' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2874 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_441)   --->   "%mul_ln72_389 = mul i24 %sext_ln72_122, i24 16777139" [nn.cpp:72]   --->   Operation 2874 'mul' 'mul_ln72_389' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2875 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_447)   --->   "%mul_ln72_394 = mul i24 %sext_ln72_147, i24 268" [nn.cpp:72]   --->   Operation 2875 'mul' 'mul_ln72_394' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2876 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_453 = add i24 %shl_ln72_537, i24 %mul_ln72_400" [nn.cpp:72]   --->   Operation 2876 'add' 'add_ln72_453' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2877 [1/1] (0.00ns)   --->   "%tmp_465 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_453, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2877 'partselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2878 [1/1] (0.00ns)   --->   "%shl_ln72_538 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_465, i8 0" [nn.cpp:72]   --->   Operation 2878 'bitconcatenate' 'shl_ln72_538' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2879 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_454)   --->   "%mul_ln72_401 = mul i24 %sext_ln72_143, i24 328" [nn.cpp:72]   --->   Operation 2879 'mul' 'mul_ln72_401' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2880 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_454 = add i24 %shl_ln72_538, i24 %mul_ln72_401" [nn.cpp:72]   --->   Operation 2880 'add' 'add_ln72_454' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2881 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_455)   --->   "%mul_ln72_402 = mul i24 %sext_ln72_125, i24 922" [nn.cpp:72]   --->   Operation 2881 'mul' 'mul_ln72_402' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2882 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_456)   --->   "%mul_ln72_403 = mul i24 %sext_ln72_94, i24 441" [nn.cpp:72]   --->   Operation 2882 'mul' 'mul_ln72_403' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2883 [1/1] (0.00ns)   --->   "%shl_ln72_549 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i14.i10, i14 %trunc_ln72_23, i10 0" [nn.cpp:72]   --->   Operation 2883 'bitconcatenate' 'shl_ln72_549' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2884 [1/1] (0.00ns)   --->   "%shl_ln72_550 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_20_read, i7 0" [nn.cpp:72]   --->   Operation 2884 'bitconcatenate' 'shl_ln72_550' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln72_408 = sext i23 %shl_ln72_550" [nn.cpp:72]   --->   Operation 2885 'sext' 'sext_ln72_408' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_93 = sub i24 %sext_ln72_408, i24 %shl_ln72_549" [nn.cpp:72]   --->   Operation 2886 'sub' 'sub_ln72_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2887 [1/1] (0.00ns)   --->   "%shl_ln72_551 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_475, i8 0" [nn.cpp:72]   --->   Operation 2887 'bitconcatenate' 'shl_ln72_551' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2888 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_464 = add i24 %shl_ln72_551, i24 %sub_ln72_93" [nn.cpp:72]   --->   Operation 2888 'add' 'add_ln72_464' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2889 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_465)   --->   "%mul_ln72_410 = mul i23 %sext_ln72_49, i23 8388573" [nn.cpp:72]   --->   Operation 2889 'mul' 'mul_ln72_410' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2890 [1/1] (0.00ns)   --->   "%tmp_476 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_464, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2890 'partselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2891 [1/1] (0.00ns)   --->   "%shl_ln72_552 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_476, i8 0" [nn.cpp:72]   --->   Operation 2891 'bitconcatenate' 'shl_ln72_552' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2892 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_465)   --->   "%sext_ln72_409 = sext i23 %mul_ln72_410" [nn.cpp:72]   --->   Operation 2892 'sext' 'sext_ln72_409' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2893 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_465 = add i24 %shl_ln72_552, i24 %sext_ln72_409" [nn.cpp:72]   --->   Operation 2893 'add' 'add_ln72_465' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2894 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_466)   --->   "%mul_ln72_411 = mul i24 %sext_ln72_139, i24 16776509" [nn.cpp:72]   --->   Operation 2894 'mul' 'mul_ln72_411' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2895 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_467)   --->   "%mul_ln72_412 = mul i24 %sext_ln72_85, i24 16777110" [nn.cpp:72]   --->   Operation 2895 'mul' 'mul_ln72_412' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2896 [1/1] (0.00ns)   --->   "%shl_ln72_564 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_26_read, i3 0" [nn.cpp:72]   --->   Operation 2896 'bitconcatenate' 'shl_ln72_564' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2897 [1/1] (0.00ns)   --->   "%sext_ln72_422 = sext i19 %shl_ln72_564" [nn.cpp:72]   --->   Operation 2897 'sext' 'sext_ln72_422' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln72_423 = sext i19 %shl_ln72_564" [nn.cpp:72]   --->   Operation 2898 'sext' 'sext_ln72_423' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2899 [1/1] (2.31ns)   --->   "%sub_ln72_96 = sub i22 %sext_ln72_280, i22 %sext_ln72_423" [nn.cpp:72]   --->   Operation 2899 'sub' 'sub_ln72_96' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2900 [1/1] (0.00ns)   --->   "%shl_ln72_565 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_487, i8 0" [nn.cpp:72]   --->   Operation 2900 'bitconcatenate' 'shl_ln72_565' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2901 [1/1] (0.00ns)   --->   "%sext_ln72_424 = sext i22 %sub_ln72_96" [nn.cpp:72]   --->   Operation 2901 'sext' 'sext_ln72_424' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2902 [1/1] (2.42ns)   --->   "%add_ln72_475 = add i24 %shl_ln72_565, i24 %sext_ln72_424" [nn.cpp:72]   --->   Operation 2902 'add' 'add_ln72_475' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2903 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_476)   --->   "%mul_ln72_417 = mul i23 %sext_ln72_191, i23 58" [nn.cpp:72]   --->   Operation 2903 'mul' 'mul_ln72_417' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2904 [1/1] (0.00ns)   --->   "%tmp_488 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_475, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2904 'partselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2905 [1/1] (0.00ns)   --->   "%shl_ln72_566 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_488, i8 0" [nn.cpp:72]   --->   Operation 2905 'bitconcatenate' 'shl_ln72_566' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2906 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_476)   --->   "%sext_ln72_425 = sext i23 %mul_ln72_417" [nn.cpp:72]   --->   Operation 2906 'sext' 'sext_ln72_425' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2907 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_476 = add i24 %shl_ln72_566, i24 %sext_ln72_425" [nn.cpp:72]   --->   Operation 2907 'add' 'add_ln72_476' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2908 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_477)   --->   "%mul_ln72_418 = mul i23 %sext_ln72_175, i23 8388553" [nn.cpp:72]   --->   Operation 2908 'mul' 'mul_ln72_418' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2909 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_480)   --->   "%mul_ln72_420 = mul i23 %sext_ln72_140, i23 8388556" [nn.cpp:72]   --->   Operation 2909 'mul' 'mul_ln72_420' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2910 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_482)   --->   "%mul_ln72_421 = mul i22 %sext_ln72_96, i22 21" [nn.cpp:72]   --->   Operation 2910 'mul' 'mul_ln72_421' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2911 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_489 = add i24 %shl_ln72_580, i24 %sext_ln72_439" [nn.cpp:72]   --->   Operation 2911 'add' 'add_ln72_489' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2912 [1/1] (0.00ns)   --->   "%tmp_502 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_489, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2912 'partselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2913 [1/1] (0.00ns)   --->   "%shl_ln72_581 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_502, i8 0" [nn.cpp:72]   --->   Operation 2913 'bitconcatenate' 'shl_ln72_581' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2914 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_490)   --->   "%mul_ln72_429 = mul i24 %sext_ln72_143, i24 16776796" [nn.cpp:72]   --->   Operation 2914 'mul' 'mul_ln72_429' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2915 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_490 = add i24 %shl_ln72_581, i24 %mul_ln72_429" [nn.cpp:72]   --->   Operation 2915 'add' 'add_ln72_490' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2916 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_491)   --->   "%mul_ln72_430 = mul i24 %sext_ln72_147, i24 16776714" [nn.cpp:72]   --->   Operation 2916 'mul' 'mul_ln72_430' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2917 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_492)   --->   "%mul_ln72_431 = mul i24 %sext_ln72_73, i24 16774704" [nn.cpp:72]   --->   Operation 2917 'mul' 'mul_ln72_431' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2918 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_502 = add i24 %shl_ln72_593, i24 %mul_ln72_442" [nn.cpp:72]   --->   Operation 2918 'add' 'add_ln72_502' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2919 [1/1] (0.00ns)   --->   "%tmp_515 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_502, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2919 'partselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2920 [1/1] (0.00ns)   --->   "%shl_ln72_594 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_515, i8 0" [nn.cpp:72]   --->   Operation 2920 'bitconcatenate' 'shl_ln72_594' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2921 [1/1] (2.42ns)   --->   "%add_ln72_503 = add i24 %shl_ln72_594, i24 %sext_ln72_314" [nn.cpp:72]   --->   Operation 2921 'add' 'add_ln72_503' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2922 [1/1] (0.00ns)   --->   "%tmp_516 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_503, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2922 'partselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2923 [1/1] (0.00ns)   --->   "%shl_ln72_595 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_516, i8 0" [nn.cpp:72]   --->   Operation 2923 'bitconcatenate' 'shl_ln72_595' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2924 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_504)   --->   "%mul_ln72_443 = mul i24 %sext_ln72_122, i24 1451" [nn.cpp:72]   --->   Operation 2924 'mul' 'mul_ln72_443' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2925 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_504 = add i24 %shl_ln72_595, i24 %mul_ln72_443" [nn.cpp:72]   --->   Operation 2925 'add' 'add_ln72_504' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2926 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_505)   --->   "%mul_ln72_444 = mul i24 %sext_ln72_73, i24 16776710" [nn.cpp:72]   --->   Operation 2926 'mul' 'mul_ln72_444' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2927 [1/1] (0.00ns)   --->   "%shl_ln72_615 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_529, i8 0" [nn.cpp:72]   --->   Operation 2927 'bitconcatenate' 'shl_ln72_615' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2928 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_517)   --->   "%mul_ln72_452 = mul i24 %sext_ln72_143, i24 16776793" [nn.cpp:72]   --->   Operation 2928 'mul' 'mul_ln72_452' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2929 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_517 = add i24 %shl_ln72_615, i24 %mul_ln72_452" [nn.cpp:72]   --->   Operation 2929 'add' 'add_ln72_517' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2930 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_518)   --->   "%mul_ln72_453 = mul i23 %sext_ln72_66, i23 8388566" [nn.cpp:72]   --->   Operation 2930 'mul' 'mul_ln72_453' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2931 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_519)   --->   "%mul_ln72_454 = mul i24 %sext_ln72_94, i24 968" [nn.cpp:72]   --->   Operation 2931 'mul' 'mul_ln72_454' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2932 [1/1] (0.00ns)   --->   "%shl_ln72_628 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_24_read, i6 0" [nn.cpp:72]   --->   Operation 2932 'bitconcatenate' 'shl_ln72_628' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2933 [1/1] (0.00ns)   --->   "%sext_ln72_455 = sext i22 %shl_ln72_628" [nn.cpp:72]   --->   Operation 2933 'sext' 'sext_ln72_455' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_106 = sub i23 0, i23 %sext_ln72_455" [nn.cpp:72]   --->   Operation 2934 'sub' 'sub_ln72_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2935 [1/1] (4.24ns) (root node of TernaryAdder)   --->   "%sub_ln72_107 = sub i23 %sub_ln72_106, i23 %sext_ln72_384" [nn.cpp:72]   --->   Operation 2935 'sub' 'sub_ln72_107' <Predicate = true> <Delay = 4.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2936 [1/1] (0.00ns)   --->   "%shl_ln72_629 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_541, i8 0" [nn.cpp:72]   --->   Operation 2936 'bitconcatenate' 'shl_ln72_629' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2937 [1/1] (0.00ns)   --->   "%sext_ln72_456 = sext i23 %sub_ln72_107" [nn.cpp:72]   --->   Operation 2937 'sext' 'sext_ln72_456' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2938 [1/1] (2.42ns)   --->   "%add_ln72_528 = add i24 %shl_ln72_629, i24 %sext_ln72_456" [nn.cpp:72]   --->   Operation 2938 'add' 'add_ln72_528' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_108 = sub i20 0, i20 %sext_ln72_422" [nn.cpp:72]   --->   Operation 2939 'sub' 'sub_ln72_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2940 [1/1] (4.15ns) (root node of TernaryAdder)   --->   "%sub_ln72_109 = sub i20 %sub_ln72_108, i20 %sext_ln72_67" [nn.cpp:72]   --->   Operation 2940 'sub' 'sub_ln72_109' <Predicate = true> <Delay = 4.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2941 [1/1] (0.00ns)   --->   "%tmp_542 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_528, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2941 'partselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2942 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_530)   --->   "%mul_ln72_459 = mul i22 %sext_ln72_80, i22 4194279" [nn.cpp:72]   --->   Operation 2942 'mul' 'mul_ln72_459' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2943 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_538 = add i24 %shl_ln72_641, i24 %mul_ln72_464" [nn.cpp:72]   --->   Operation 2943 'add' 'add_ln72_538' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2944 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_539)   --->   "%mul_ln72_465 = mul i24 %sext_ln72_139, i24 1452" [nn.cpp:72]   --->   Operation 2944 'mul' 'mul_ln72_465' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2945 [1/1] (0.00ns)   --->   "%tmp_552 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_538, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2945 'partselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2946 [1/1] (0.00ns)   --->   "%shl_ln72_642 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_552, i8 0" [nn.cpp:72]   --->   Operation 2946 'bitconcatenate' 'shl_ln72_642' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2947 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_539 = add i24 %shl_ln72_642, i24 %mul_ln72_465" [nn.cpp:72]   --->   Operation 2947 'add' 'add_ln72_539' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2948 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_540)   --->   "%mul_ln72_466 = mul i24 %sext_ln72_147, i24 16776989" [nn.cpp:72]   --->   Operation 2948 'mul' 'mul_ln72_466' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2949 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_541)   --->   "%mul_ln72_467 = mul i24 %sext_ln72_161, i24 596" [nn.cpp:72]   --->   Operation 2949 'mul' 'mul_ln72_467' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2950 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_551)   --->   "%mul_ln72_472 = mul i23 %sext_ln72_76, i23 35" [nn.cpp:72]   --->   Operation 2950 'mul' 'mul_ln72_472' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2951 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_556 = add i24 %shl_ln72_663, i24 %mul_ln72_476" [nn.cpp:72]   --->   Operation 2951 'add' 'add_ln72_556' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2952 [1/1] (0.00ns)   --->   "%shl_ln72_664 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_38_read, i6 0" [nn.cpp:72]   --->   Operation 2952 'bitconcatenate' 'shl_ln72_664' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln72_485 = sext i22 %shl_ln72_664" [nn.cpp:72]   --->   Operation 2953 'sext' 'sext_ln72_485' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2954 [1/1] (0.00ns)   --->   "%shl_ln72_665 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_38_read, i2 0" [nn.cpp:72]   --->   Operation 2954 'bitconcatenate' 'shl_ln72_665' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln72_486 = sext i18 %shl_ln72_665" [nn.cpp:72]   --->   Operation 2955 'sext' 'sext_ln72_486' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2956 [1/1] (2.35ns)   --->   "%sub_ln72_119 = sub i23 %sext_ln72_485, i23 %sext_ln72_486" [nn.cpp:72]   --->   Operation 2956 'sub' 'sub_ln72_119' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2957 [1/1] (0.00ns)   --->   "%tmp_571 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_556, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2957 'partselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2958 [1/1] (0.00ns)   --->   "%shl_ln72_666 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_571, i8 0" [nn.cpp:72]   --->   Operation 2958 'bitconcatenate' 'shl_ln72_666' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2959 [1/1] (0.00ns)   --->   "%sext_ln72_487 = sext i23 %sub_ln72_119" [nn.cpp:72]   --->   Operation 2959 'sext' 'sext_ln72_487' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2960 [1/1] (2.42ns)   --->   "%add_ln72_557 = add i24 %shl_ln72_666, i24 %sext_ln72_487" [nn.cpp:72]   --->   Operation 2960 'add' 'add_ln72_557' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2961 [1/1] (0.00ns)   --->   "%sum_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_557, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2961 'partselect' 'sum_111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2962 [1/1] (0.00ns)   --->   "%trunc_ln74_54 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_557, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2962 'partselect' 'trunc_ln74_54' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.84>
ST_10 : Operation 2963 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_4 = add i24 %shl_ln72_16, i24 %mul_ln72_4" [nn.cpp:72]   --->   Operation 2963 'add' 'add_ln72_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2964 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_4, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2964 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2965 [1/1] (0.00ns)   --->   "%shl_ln72_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:72]   --->   Operation 2965 'bitconcatenate' 'shl_ln72_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2966 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_5)   --->   "%mul_ln72_5 = mul i24 %sext_ln72_20, i24 581" [nn.cpp:72]   --->   Operation 2966 'mul' 'mul_ln72_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2967 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_5 = add i24 %shl_ln72_17, i24 %mul_ln72_5" [nn.cpp:72]   --->   Operation 2967 'add' 'add_ln72_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2968 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_16 = add i24 %shl_ln72_33, i24 %sext_ln72_72" [nn.cpp:72]   --->   Operation 2968 'add' 'add_ln72_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2969 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_17)   --->   "%mul_ln72_11 = mul i23 %sext_ln72_76, i23 41" [nn.cpp:72]   --->   Operation 2969 'mul' 'mul_ln72_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2970 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_16, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2970 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2971 [1/1] (0.00ns)   --->   "%shl_ln72_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [nn.cpp:72]   --->   Operation 2971 'bitconcatenate' 'shl_ln72_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2972 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_17)   --->   "%sext_ln72_77 = sext i23 %mul_ln72_11" [nn.cpp:72]   --->   Operation 2972 'sext' 'sext_ln72_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2973 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_17 = add i24 %shl_ln72_34, i24 %sext_ln72_77" [nn.cpp:72]   --->   Operation 2973 'add' 'add_ln72_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln72_87 = sext i16 %input_32_read" [nn.cpp:72]   --->   Operation 2974 'sext' 'sext_ln72_87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln72_92 = sext i16 %input_36_read" [nn.cpp:72]   --->   Operation 2975 'sext' 'sext_ln72_92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2976 [1/1] (0.00ns)   --->   "%sext_ln72_102 = sext i16 %input_38_read" [nn.cpp:72]   --->   Operation 2976 'sext' 'sext_ln72_102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2977 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_21)   --->   "%mul_ln72_12 = mul i22 %sext_ln72_102, i22 21" [nn.cpp:72]   --->   Operation 2977 'mul' 'mul_ln72_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2978 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_26 = add i24 %shl_ln72_48, i24 %mul_ln72_16" [nn.cpp:72]   --->   Operation 2978 'add' 'add_ln72_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2979 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_26, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2979 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2980 [1/1] (0.00ns)   --->   "%shl_ln72_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0" [nn.cpp:72]   --->   Operation 2980 'bitconcatenate' 'shl_ln72_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2981 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_27)   --->   "%mul_ln72_17 = mul i24 %sext_ln72_94, i24 1123" [nn.cpp:72]   --->   Operation 2981 'mul' 'mul_ln72_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2982 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_27 = add i24 %shl_ln72_49, i24 %mul_ln72_17" [nn.cpp:72]   --->   Operation 2982 'add' 'add_ln72_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2983 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_28)   --->   "%mul_ln72_18 = mul i24 %sext_ln72_126, i24 2135" [nn.cpp:72]   --->   Operation 2983 'mul' 'mul_ln72_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2984 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_29)   --->   "%mul_ln72_19 = mul i24 %sext_ln72_20, i24 1540" [nn.cpp:72]   --->   Operation 2984 'mul' 'mul_ln72_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2985 [1/1] (0.00ns)   --->   "%shl_ln72_62 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0" [nn.cpp:72]   --->   Operation 2985 'bitconcatenate' 'shl_ln72_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2986 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_38)   --->   "%mul_ln72_27 = mul i24 %sext_ln72_122, i24 16775984" [nn.cpp:72]   --->   Operation 2986 'mul' 'mul_ln72_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2987 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_38 = add i24 %shl_ln72_62, i24 %mul_ln72_27" [nn.cpp:72]   --->   Operation 2987 'add' 'add_ln72_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2988 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_39)   --->   "%mul_ln72_28 = mul i24 %sext_ln72_69, i24 16776701" [nn.cpp:72]   --->   Operation 2988 'mul' 'mul_ln72_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2989 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_40)   --->   "%mul_ln72_29 = mul i24 %sext_ln72_125, i24 16775950" [nn.cpp:72]   --->   Operation 2989 'mul' 'mul_ln72_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2990 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_47 = add i24 %shl_ln72_71, i24 %mul_ln72_37" [nn.cpp:72]   --->   Operation 2990 'add' 'add_ln72_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2991 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_47, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2991 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2992 [1/1] (0.00ns)   --->   "%shl_ln72_72 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_48, i8 0" [nn.cpp:72]   --->   Operation 2992 'bitconcatenate' 'shl_ln72_72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2993 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_48)   --->   "%mul_ln72_38 = mul i24 %sext_ln72_147, i24 196" [nn.cpp:72]   --->   Operation 2993 'mul' 'mul_ln72_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2994 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_48 = add i24 %shl_ln72_72, i24 %mul_ln72_38" [nn.cpp:72]   --->   Operation 2994 'add' 'add_ln72_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2995 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_49)   --->   "%mul_ln72_39 = mul i24 %sext_ln72_125, i24 16776495" [nn.cpp:72]   --->   Operation 2995 'mul' 'mul_ln72_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2996 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_50)   --->   "%mul_ln72_40 = mul i24 %sext_ln72_94, i24 16775713" [nn.cpp:72]   --->   Operation 2996 'mul' 'mul_ln72_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2997 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_60 = add i24 %shl_ln72_89, i24 %mul_ln72_47" [nn.cpp:72]   --->   Operation 2997 'add' 'add_ln72_60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2998 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_61)   --->   "%mul_ln72_48 = mul i23 %sext_ln72_66, i23 44" [nn.cpp:72]   --->   Operation 2998 'mul' 'mul_ln72_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2999 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_60, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2999 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3000 [1/1] (0.00ns)   --->   "%shl_ln72_90 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_61, i8 0" [nn.cpp:72]   --->   Operation 3000 'bitconcatenate' 'shl_ln72_90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3001 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_61)   --->   "%sext_ln72_160 = sext i23 %mul_ln72_48" [nn.cpp:72]   --->   Operation 3001 'sext' 'sext_ln72_160' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3002 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_61 = add i24 %shl_ln72_90, i24 %sext_ln72_160" [nn.cpp:72]   --->   Operation 3002 'add' 'add_ln72_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3003 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_62)   --->   "%mul_ln72_49 = mul i24 %sext_ln72_85, i24 16777105" [nn.cpp:72]   --->   Operation 3003 'mul' 'mul_ln72_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3004 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_63)   --->   "%mul_ln72_50 = mul i24 %sext_ln72_125, i24 16776934" [nn.cpp:72]   --->   Operation 3004 'mul' 'mul_ln72_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3005 [1/1] (0.00ns)   --->   "%shl_ln72_102 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_72, i8 0" [nn.cpp:72]   --->   Operation 3005 'bitconcatenate' 'shl_ln72_102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3006 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_72)   --->   "%mul_ln72_59 = mul i24 %sext_ln72_147, i24 16776892" [nn.cpp:72]   --->   Operation 3006 'mul' 'mul_ln72_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3007 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_72 = add i24 %shl_ln72_102, i24 %mul_ln72_59" [nn.cpp:72]   --->   Operation 3007 'add' 'add_ln72_72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3008 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_73)   --->   "%mul_ln72_60 = mul i24 %sext_ln72_122, i24 779" [nn.cpp:72]   --->   Operation 3008 'mul' 'mul_ln72_60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3009 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_74)   --->   "%mul_ln72_61 = mul i22 %sext_ln72_87, i22 4194281" [nn.cpp:72]   --->   Operation 3009 'mul' 'mul_ln72_61' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3010 [1/1] (0.00ns)   --->   "%sext_ln72_173 = sext i16 %input_33_read" [nn.cpp:72]   --->   Operation 3010 'sext' 'sext_ln72_173' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln72_174 = sext i16 %input_33_read" [nn.cpp:72]   --->   Operation 3011 'sext' 'sext_ln72_174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3012 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_85 = add i24 %shl_ln72_117, i24 %mul_ln72_72" [nn.cpp:72]   --->   Operation 3012 'add' 'add_ln72_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3013 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_86)   --->   "%mul_ln72_73 = mul i24 %sext_ln72_94, i24 16777005" [nn.cpp:72]   --->   Operation 3013 'mul' 'mul_ln72_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3014 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_85, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3014 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3015 [1/1] (0.00ns)   --->   "%shl_ln72_118 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_86, i8 0" [nn.cpp:72]   --->   Operation 3015 'bitconcatenate' 'shl_ln72_118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3016 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_86 = add i24 %shl_ln72_118, i24 %mul_ln72_73" [nn.cpp:72]   --->   Operation 3016 'add' 'add_ln72_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3017 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_87)   --->   "%mul_ln72_74 = mul i24 %sext_ln72_126, i24 16777112" [nn.cpp:72]   --->   Operation 3017 'mul' 'mul_ln72_74' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3018 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_88)   --->   "%mul_ln72_75 = mul i24 %sext_ln72_100, i24 16777074" [nn.cpp:72]   --->   Operation 3018 'mul' 'mul_ln72_75' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3019 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_95 = add i24 %shl_ln72_129, i24 %mul_ln72_82" [nn.cpp:72]   --->   Operation 3019 'add' 'add_ln72_95' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3020 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_95, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3020 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3021 [1/1] (0.00ns)   --->   "%shl_ln72_130 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_96, i8 0" [nn.cpp:72]   --->   Operation 3021 'bitconcatenate' 'shl_ln72_130' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3022 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_96)   --->   "%mul_ln72_83 = mul i24 %sext_ln72_73, i24 16776884" [nn.cpp:72]   --->   Operation 3022 'mul' 'mul_ln72_83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3023 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_96 = add i24 %shl_ln72_130, i24 %mul_ln72_83" [nn.cpp:72]   --->   Operation 3023 'add' 'add_ln72_96' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3024 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_97)   --->   "%mul_ln72_84 = mul i24 %sext_ln72_85, i24 16777113" [nn.cpp:72]   --->   Operation 3024 'mul' 'mul_ln72_84' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3025 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_98)   --->   "%mul_ln72_85 = mul i24 %sext_ln72_125, i24 16776629" [nn.cpp:72]   --->   Operation 3025 'mul' 'mul_ln72_85' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3026 [1/1] (0.00ns)   --->   "%sext_ln72_187 = sext i16 %input_40_read" [nn.cpp:72]   --->   Operation 3026 'sext' 'sext_ln72_187' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3027 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_103 = add i24 %shl_ln72_137, i24 %mul_ln72_91" [nn.cpp:72]   --->   Operation 3027 'add' 'add_ln72_103' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3028 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_103, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3028 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3029 [1/1] (0.00ns)   --->   "%shl_ln72_138 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_104, i8 0" [nn.cpp:72]   --->   Operation 3029 'bitconcatenate' 'shl_ln72_138' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3030 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_104)   --->   "%mul_ln72_92 = mul i24 %sext_ln72_192, i24 16775596" [nn.cpp:72]   --->   Operation 3030 'mul' 'mul_ln72_92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3031 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_104 = add i24 %shl_ln72_138, i24 %mul_ln72_92" [nn.cpp:72]   --->   Operation 3031 'add' 'add_ln72_104' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3032 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_105)   --->   "%mul_ln72_93 = mul i24 %sext_ln72_18, i24 1061" [nn.cpp:72]   --->   Operation 3032 'mul' 'mul_ln72_93' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3033 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_112 = add i24 %shl_ln72_148, i24 %mul_ln72_99" [nn.cpp:72]   --->   Operation 3033 'add' 'add_ln72_112' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3034 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_112, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3034 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3035 [1/1] (0.00ns)   --->   "%shl_ln72_149 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_113, i8 0" [nn.cpp:72]   --->   Operation 3035 'bitconcatenate' 'shl_ln72_149' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3036 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_113)   --->   "%mul_ln72_100 = mul i24 %sext_ln72_94, i24 2019" [nn.cpp:72]   --->   Operation 3036 'mul' 'mul_ln72_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3037 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_113 = add i24 %shl_ln72_149, i24 %mul_ln72_100" [nn.cpp:72]   --->   Operation 3037 'add' 'add_ln72_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3038 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_121 = add i24 %shl_ln72_159, i24 %mul_ln72_107" [nn.cpp:72]   --->   Operation 3038 'add' 'add_ln72_121' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3039 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_122)   --->   "%mul_ln72_108 = mul i24 %sext_ln72_73, i24 134" [nn.cpp:72]   --->   Operation 3039 'mul' 'mul_ln72_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3040 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_121, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3040 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3041 [1/1] (0.00ns)   --->   "%shl_ln72_160 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_122, i8 0" [nn.cpp:72]   --->   Operation 3041 'bitconcatenate' 'shl_ln72_160' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3042 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_122 = add i24 %shl_ln72_160, i24 %mul_ln72_108" [nn.cpp:72]   --->   Operation 3042 'add' 'add_ln72_122' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3043 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_123)   --->   "%mul_ln72_109 = mul i23 %sext_ln72_175, i23 8388554" [nn.cpp:72]   --->   Operation 3043 'mul' 'mul_ln72_109' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3044 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_124)   --->   "%mul_ln72_110 = mul i24 %sext_ln72_125, i24 16775935" [nn.cpp:72]   --->   Operation 3044 'mul' 'mul_ln72_110' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3045 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_136 = add i24 %shl_ln72_179, i24 %mul_ln72_120" [nn.cpp:72]   --->   Operation 3045 'add' 'add_ln72_136' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3046 [1/1] (0.00ns)   --->   "%sum_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_136, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3046 'partselect' 'sum_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3047 [1/1] (0.00ns)   --->   "%trunc_ln74_11 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_136, i32 8, i32 22" [nn.cpp:74]   --->   Operation 3047 'partselect' 'trunc_ln74_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3048 [1/1] (2.14ns)   --->   "%sum_147 = add i16 %sum_24, i16 390" [nn.cpp:74]   --->   Operation 3048 'add' 'sum_147' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3049 [1/1] (2.14ns)   --->   "%add_ln69_12 = add i15 %trunc_ln74_11, i15 390" [nn.cpp:69]   --->   Operation 3049 'add' 'add_ln69_12' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3050 [1/1] (2.14ns)   --->   "%icmp_ln14_12 = icmp_sgt  i16 %sum_147, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3050 'icmp' 'icmp_ln14_12' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3051 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_142 = add i24 %shl_ln72_186, i24 %mul_ln72_126" [nn.cpp:72]   --->   Operation 3051 'add' 'add_ln72_142' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3052 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_142, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3052 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3053 [1/1] (0.00ns)   --->   "%shl_ln72_187 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_144, i8 0" [nn.cpp:72]   --->   Operation 3053 'bitconcatenate' 'shl_ln72_187' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3054 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_143)   --->   "%mul_ln72_127 = mul i24 %sext_ln72_73, i24 16773378" [nn.cpp:72]   --->   Operation 3054 'mul' 'mul_ln72_127' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3055 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_143 = add i24 %shl_ln72_187, i24 %mul_ln72_127" [nn.cpp:72]   --->   Operation 3055 'add' 'add_ln72_143' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3056 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_150)   --->   "%mul_ln72_133 = mul i24 %sext_ln72_177, i24 119" [nn.cpp:72]   --->   Operation 3056 'mul' 'mul_ln72_133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3057 [1/1] (0.00ns)   --->   "%shl_ln72_196 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_151, i8 0" [nn.cpp:72]   --->   Operation 3057 'bitconcatenate' 'shl_ln72_196' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3058 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_150 = add i24 %shl_ln72_196, i24 %mul_ln72_133" [nn.cpp:72]   --->   Operation 3058 'add' 'add_ln72_150' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3059 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_151)   --->   "%mul_ln72_134 = mul i24 %sext_ln72_188, i24 16775854" [nn.cpp:72]   --->   Operation 3059 'mul' 'mul_ln72_134' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3060 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_152)   --->   "%mul_ln72_135 = mul i24 %sext_ln72_20, i24 857" [nn.cpp:72]   --->   Operation 3060 'mul' 'mul_ln72_135' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3061 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_159 = add i24 %shl_ln72_206, i24 %mul_ln72_142" [nn.cpp:72]   --->   Operation 3061 'add' 'add_ln72_159' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3062 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_160)   --->   "%mul_ln72_143 = mul i24 %sext_ln72_100, i24 16777102" [nn.cpp:72]   --->   Operation 3062 'mul' 'mul_ln72_143' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3063 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_159, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3063 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3064 [1/1] (0.00ns)   --->   "%shl_ln72_207 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_161, i8 0" [nn.cpp:72]   --->   Operation 3064 'bitconcatenate' 'shl_ln72_207' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3065 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_160 = add i24 %shl_ln72_207, i24 %mul_ln72_143" [nn.cpp:72]   --->   Operation 3065 'add' 'add_ln72_160' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3066 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_161)   --->   "%mul_ln72_144 = mul i24 %sext_ln72_20, i24 16776986" [nn.cpp:72]   --->   Operation 3066 'mul' 'mul_ln72_144' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3067 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_168)   --->   "%mul_ln72_151 = mul i24 %sext_ln72_192, i24 16776887" [nn.cpp:72]   --->   Operation 3067 'mul' 'mul_ln72_151' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3068 [1/1] (0.00ns)   --->   "%shl_ln72_216 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_169, i8 0" [nn.cpp:72]   --->   Operation 3068 'bitconcatenate' 'shl_ln72_216' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3069 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_168 = add i24 %shl_ln72_216, i24 %mul_ln72_151" [nn.cpp:72]   --->   Operation 3069 'add' 'add_ln72_168' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3070 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_169)   --->   "%mul_ln72_152 = mul i24 %sext_ln72_177, i24 16776495" [nn.cpp:72]   --->   Operation 3070 'mul' 'mul_ln72_152' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3071 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_170)   --->   "%mul_ln72_153 = mul i24 %sext_ln72_20, i24 470" [nn.cpp:72]   --->   Operation 3071 'mul' 'mul_ln72_153' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3072 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_178 = add i24 %shl_ln72_227, i24 %mul_ln72_161" [nn.cpp:72]   --->   Operation 3072 'add' 'add_ln72_178' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3073 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_179)   --->   "%mul_ln72_162 = mul i24 %sext_ln72_79, i24 189" [nn.cpp:72]   --->   Operation 3073 'mul' 'mul_ln72_162' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3074 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_178, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3074 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3075 [1/1] (0.00ns)   --->   "%shl_ln72_228 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_180, i8 0" [nn.cpp:72]   --->   Operation 3075 'bitconcatenate' 'shl_ln72_228' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3076 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_179 = add i24 %shl_ln72_228, i24 %mul_ln72_162" [nn.cpp:72]   --->   Operation 3076 'add' 'add_ln72_179' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3077 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_180)   --->   "%mul_ln72_163 = mul i24 %sext_ln72_94, i24 639" [nn.cpp:72]   --->   Operation 3077 'mul' 'mul_ln72_163' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3078 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_181)   --->   "%mul_ln72_164 = mul i23 %sext_ln72_187, i23 8388553" [nn.cpp:72]   --->   Operation 3078 'mul' 'mul_ln72_164' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3079 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_189 = add i24 %shl_ln72_241, i24 %mul_ln72_169" [nn.cpp:72]   --->   Operation 3079 'add' 'add_ln72_189' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3080 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_190)   --->   "%mul_ln72_170 = mul i23 %sext_ln72_76, i23 55" [nn.cpp:72]   --->   Operation 3080 'mul' 'mul_ln72_170' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3081 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_189, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3081 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3082 [1/1] (0.00ns)   --->   "%shl_ln72_242 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_191, i8 0" [nn.cpp:72]   --->   Operation 3082 'bitconcatenate' 'shl_ln72_242' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3083 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_190)   --->   "%sext_ln72_241 = sext i23 %mul_ln72_170" [nn.cpp:72]   --->   Operation 3083 'sext' 'sext_ln72_241' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3084 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_190 = add i24 %shl_ln72_242, i24 %sext_ln72_241" [nn.cpp:72]   --->   Operation 3084 'add' 'add_ln72_190' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3085 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_191)   --->   "%mul_ln72_171 = mul i23 %sext_ln72_175, i23 8388556" [nn.cpp:72]   --->   Operation 3085 'mul' 'mul_ln72_171' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3086 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_192)   --->   "%mul_ln72_172 = mul i24 %sext_ln72_94, i24 16777113" [nn.cpp:72]   --->   Operation 3086 'mul' 'mul_ln72_172' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3087 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_199 = add i24 %shl_ln72_251, i24 %mul_ln72_177" [nn.cpp:72]   --->   Operation 3087 'add' 'add_ln72_199' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3088 [1/1] (0.00ns)   --->   "%shl_ln72_252 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_33_read, i7 0" [nn.cpp:72]   --->   Operation 3088 'bitconcatenate' 'shl_ln72_252' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln72_248 = sext i23 %shl_ln72_252" [nn.cpp:72]   --->   Operation 3089 'sext' 'sext_ln72_248' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3090 [1/1] (0.00ns)   --->   "%shl_ln72_253 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_33_read, i3 0" [nn.cpp:72]   --->   Operation 3090 'bitconcatenate' 'shl_ln72_253' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln72_249 = sext i19 %shl_ln72_253" [nn.cpp:72]   --->   Operation 3091 'sext' 'sext_ln72_249' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_47 = sub i24 %sext_ln72_248, i24 %sext_ln72_249" [nn.cpp:72]   --->   Operation 3092 'sub' 'sub_ln72_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3093 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_199, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3093 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3094 [1/1] (0.00ns)   --->   "%shl_ln72_254 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_202, i8 0" [nn.cpp:72]   --->   Operation 3094 'bitconcatenate' 'shl_ln72_254' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3095 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_200 = add i24 %shl_ln72_254, i24 %sub_ln72_47" [nn.cpp:72]   --->   Operation 3095 'add' 'add_ln72_200' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3096 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_200, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3096 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3097 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_201)   --->   "%mul_ln72_178 = mul i24 %sext_ln72_177, i24 1878" [nn.cpp:72]   --->   Operation 3097 'mul' 'mul_ln72_178' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3098 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_208)   --->   "%mul_ln72_183 = mul i24 %sext_ln72_174, i24 16777139" [nn.cpp:72]   --->   Operation 3098 'mul' 'mul_ln72_183' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3099 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_215 = add i24 %shl_ln72_271, i24 %mul_ln72_191" [nn.cpp:72]   --->   Operation 3099 'add' 'add_ln72_215' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3100 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_215, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3100 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3101 [1/1] (0.00ns)   --->   "%shl_ln72_272 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_218, i8 0" [nn.cpp:72]   --->   Operation 3101 'bitconcatenate' 'shl_ln72_272' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3102 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_216)   --->   "%mul_ln72_192 = mul i24 %sext_ln72_100, i24 16776351" [nn.cpp:72]   --->   Operation 3102 'mul' 'mul_ln72_192' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3103 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_216 = add i24 %shl_ln72_272, i24 %mul_ln72_192" [nn.cpp:72]   --->   Operation 3103 'add' 'add_ln72_216' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3104 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_217)   --->   "%mul_ln72_193 = mul i24 %sext_ln72_18, i24 1744" [nn.cpp:72]   --->   Operation 3104 'mul' 'mul_ln72_193' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3105 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_218)   --->   "%mul_ln72_194 = mul i24 %sext_ln72_20, i24 16776263" [nn.cpp:72]   --->   Operation 3105 'mul' 'mul_ln72_194' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3106 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_225 = add i24 %shl_ln72_282, i24 %sext_ln72_270" [nn.cpp:72]   --->   Operation 3106 'add' 'add_ln72_225' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3107 [1/1] (0.00ns)   --->   "%sum_157 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_225, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3107 'partselect' 'sum_157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3108 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_225, i32 8, i32 22" [nn.cpp:69]   --->   Operation 3108 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3109 [1/1] (2.14ns)   --->   "%icmp_ln14_22 = icmp_sgt  i16 %sum_157, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3109 'icmp' 'icmp_ln14_22' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3110 [1/1] (0.99ns)   --->   "%layer1_output_22 = select i1 %icmp_ln14_22, i15 %trunc_ln2, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3110 'select' 'layer1_output_22' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3111 [1/1] (0.00ns)   --->   "%shl_ln72_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_35_read, i3 0" [nn.cpp:72]   --->   Operation 3111 'bitconcatenate' 'shl_ln72_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3112 [1/1] (0.00ns)   --->   "%shl_ln72_284 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_233, i8 0" [nn.cpp:72]   --->   Operation 3112 'bitconcatenate' 'shl_ln72_284' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln72_275 = sext i19 %shl_ln72_5" [nn.cpp:72]   --->   Operation 3113 'sext' 'sext_ln72_275' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3114 [1/1] (2.42ns)   --->   "%add_ln72_229 = add i24 %shl_ln72_284, i24 %sext_ln72_275" [nn.cpp:72]   --->   Operation 3114 'add' 'add_ln72_229' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3115 [1/1] (0.00ns)   --->   "%sum_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_229, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3115 'partselect' 'sum_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3116 [1/1] (0.00ns)   --->   "%trunc_ln74_21 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_229, i32 8, i32 22" [nn.cpp:74]   --->   Operation 3116 'partselect' 'trunc_ln74_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3117 [1/1] (2.14ns)   --->   "%sum_158 = add i16 %sum_45, i16 65514" [nn.cpp:74]   --->   Operation 3117 'add' 'sum_158' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3118 [1/1] (2.14ns)   --->   "%icmp_ln14_23 = icmp_sgt  i16 %sum_158, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3118 'icmp' 'icmp_ln14_23' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3119 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_236 = add i24 %shl_ln72_291, i24 %mul_ln72_209" [nn.cpp:72]   --->   Operation 3119 'add' 'add_ln72_236' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3120 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_237)   --->   "%mul_ln72_210 = mul i24 %sext_ln72_192, i24 16772644" [nn.cpp:72]   --->   Operation 3120 'mul' 'mul_ln72_210' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3121 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_236, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3121 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3122 [1/1] (0.00ns)   --->   "%shl_ln72_292 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_241, i8 0" [nn.cpp:72]   --->   Operation 3122 'bitconcatenate' 'shl_ln72_292' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3123 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_237 = add i24 %shl_ln72_292, i24 %mul_ln72_210" [nn.cpp:72]   --->   Operation 3123 'add' 'add_ln72_237' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3124 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_238)   --->   "%mul_ln72_211 = mul i24 %sext_ln72_73, i24 2475" [nn.cpp:72]   --->   Operation 3124 'mul' 'mul_ln72_211' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3125 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_239)   --->   "%mul_ln72_212 = mul i24 %sext_ln72_125, i24 16776781" [nn.cpp:72]   --->   Operation 3125 'mul' 'mul_ln72_212' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3126 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_247 = add i24 %shl_ln72_303, i24 %mul_ln72_219" [nn.cpp:72]   --->   Operation 3126 'add' 'add_ln72_247' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3127 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_248)   --->   "%mul_ln72_220 = mul i24 %sext_ln72_73, i24 16776107" [nn.cpp:72]   --->   Operation 3127 'mul' 'mul_ln72_220' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3128 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_247, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3128 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3129 [1/1] (0.00ns)   --->   "%shl_ln72_304 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_252, i8 0" [nn.cpp:72]   --->   Operation 3129 'bitconcatenate' 'shl_ln72_304' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3130 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_248 = add i24 %shl_ln72_304, i24 %mul_ln72_220" [nn.cpp:72]   --->   Operation 3130 'add' 'add_ln72_248' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3131 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_249)   --->   "%mul_ln72_221 = mul i24 %sext_ln72_100, i24 917" [nn.cpp:72]   --->   Operation 3131 'mul' 'mul_ln72_221' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3132 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_256)   --->   "%mul_ln72_224 = mul i22 %sext_ln72_74, i22 22" [nn.cpp:72]   --->   Operation 3132 'mul' 'mul_ln72_224' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3133 [1/1] (0.00ns)   --->   "%shl_ln72_318 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_261, i8 0" [nn.cpp:72]   --->   Operation 3133 'bitconcatenate' 'shl_ln72_318' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3134 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_256)   --->   "%sext_ln72_298 = sext i22 %mul_ln72_224" [nn.cpp:72]   --->   Operation 3134 'sext' 'sext_ln72_298' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3135 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_256 = add i24 %shl_ln72_318, i24 %sext_ln72_298" [nn.cpp:72]   --->   Operation 3135 'add' 'add_ln72_256' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3136 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_257)   --->   "%mul_ln72_225 = mul i23 %sext_ln72_82, i23 8388570" [nn.cpp:72]   --->   Operation 3136 'mul' 'mul_ln72_225' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3137 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_267 = add i24 %shl_ln72_330, i24 %mul_ln72_234" [nn.cpp:72]   --->   Operation 3137 'add' 'add_ln72_267' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3138 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_268)   --->   "%mul_ln72_235 = mul i23 %sext_ln72_66, i23 8388550" [nn.cpp:72]   --->   Operation 3138 'mul' 'mul_ln72_235' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3139 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_267, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3139 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3140 [1/1] (0.00ns)   --->   "%shl_ln72_331 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_273, i8 0" [nn.cpp:72]   --->   Operation 3140 'bitconcatenate' 'shl_ln72_331' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3141 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_268)   --->   "%sext_ln72_306 = sext i23 %mul_ln72_235" [nn.cpp:72]   --->   Operation 3141 'sext' 'sext_ln72_306' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3142 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_268 = add i24 %shl_ln72_331, i24 %sext_ln72_306" [nn.cpp:72]   --->   Operation 3142 'add' 'add_ln72_268' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3143 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_269)   --->   "%mul_ln72_236 = mul i24 %sext_ln72_85, i24 16776525" [nn.cpp:72]   --->   Operation 3143 'mul' 'mul_ln72_236' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3144 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_270)   --->   "%mul_ln72_237 = mul i24 %sext_ln72_177, i24 289" [nn.cpp:72]   --->   Operation 3144 'mul' 'mul_ln72_237' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3145 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_278 = add i24 %shl_ln72_341, i24 %mul_ln72_245" [nn.cpp:72]   --->   Operation 3145 'add' 'add_ln72_278' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3146 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_279)   --->   "%mul_ln72_246 = mul i24 %sext_ln72_122, i24 16774950" [nn.cpp:72]   --->   Operation 3146 'mul' 'mul_ln72_246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3147 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_278, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3147 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3148 [1/1] (0.00ns)   --->   "%shl_ln72_342 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_284, i8 0" [nn.cpp:72]   --->   Operation 3148 'bitconcatenate' 'shl_ln72_342' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3149 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_279 = add i24 %shl_ln72_342, i24 %mul_ln72_246" [nn.cpp:72]   --->   Operation 3149 'add' 'add_ln72_279' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3150 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_280)   --->   "%mul_ln72_247 = mul i24 %sext_ln72_192, i24 1737" [nn.cpp:72]   --->   Operation 3150 'mul' 'mul_ln72_247' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3151 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_281)   --->   "%mul_ln72_248 = mul i24 %sext_ln72_100, i24 16776426" [nn.cpp:72]   --->   Operation 3151 'mul' 'mul_ln72_248' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3152 [1/1] (0.00ns)   --->   "%shl_ln72_354 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_294, i8 0" [nn.cpp:72]   --->   Operation 3152 'bitconcatenate' 'shl_ln72_354' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3153 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_289)   --->   "%mul_ln72_256 = mul i24 %sext_ln72_147, i24 16776636" [nn.cpp:72]   --->   Operation 3153 'mul' 'mul_ln72_256' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3154 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_289 = add i24 %shl_ln72_354, i24 %mul_ln72_256" [nn.cpp:72]   --->   Operation 3154 'add' 'add_ln72_289' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3155 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_290)   --->   "%mul_ln72_257 = mul i24 %sext_ln72_79, i24 468" [nn.cpp:72]   --->   Operation 3155 'mul' 'mul_ln72_257' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3156 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_291)   --->   "%mul_ln72_258 = mul i24 %sext_ln72_177, i24 16777112" [nn.cpp:72]   --->   Operation 3156 'mul' 'mul_ln72_258' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3157 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_302 = add i24 %shl_ln72_367, i24 %mul_ln72_269" [nn.cpp:72]   --->   Operation 3157 'add' 'add_ln72_302' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3158 [1/1] (0.00ns)   --->   "%shl_ln72_368 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_24_read, i5 0" [nn.cpp:72]   --->   Operation 3158 'bitconcatenate' 'shl_ln72_368' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln72_315 = sext i21 %shl_ln72_368" [nn.cpp:72]   --->   Operation 3159 'sext' 'sext_ln72_315' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3160 [1/1] (0.00ns)   --->   "%shl_ln72_369 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_24_read, i1 0" [nn.cpp:72]   --->   Operation 3160 'bitconcatenate' 'shl_ln72_369' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3161 [1/1] (0.00ns)   --->   "%sext_ln72_316 = sext i17 %shl_ln72_369" [nn.cpp:72]   --->   Operation 3161 'sext' 'sext_ln72_316' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3162 [1/1] (0.00ns)   --->   "%sext_ln72_317 = sext i17 %shl_ln72_369" [nn.cpp:72]   --->   Operation 3162 'sext' 'sext_ln72_317' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3163 [1/1] (2.31ns)   --->   "%sub_ln72_65 = sub i22 %sext_ln72_317, i22 %sext_ln72_315" [nn.cpp:72]   --->   Operation 3163 'sub' 'sub_ln72_65' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3164 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_302, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3164 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3165 [1/1] (0.00ns)   --->   "%shl_ln72_370 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_308, i8 0" [nn.cpp:72]   --->   Operation 3165 'bitconcatenate' 'shl_ln72_370' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln72_318 = sext i22 %sub_ln72_65" [nn.cpp:72]   --->   Operation 3166 'sext' 'sext_ln72_318' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3167 [1/1] (2.42ns)   --->   "%add_ln72_303 = add i24 %shl_ln72_370, i24 %sext_ln72_318" [nn.cpp:72]   --->   Operation 3167 'add' 'add_ln72_303' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3168 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_303, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3168 'partselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3169 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_305)   --->   "%mul_ln72_270 = mul i24 %sext_ln72_192, i24 1189" [nn.cpp:72]   --->   Operation 3169 'mul' 'mul_ln72_270' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3170 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_306)   --->   "%mul_ln72_271 = mul i24 %sext_ln72_94, i24 683" [nn.cpp:72]   --->   Operation 3170 'mul' 'mul_ln72_271' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3171 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_314 = add i24 %shl_ln72_381, i24 %mul_ln72_279" [nn.cpp:72]   --->   Operation 3171 'add' 'add_ln72_314' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3172 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_315)   --->   "%mul_ln72_280 = mul i24 %sext_ln72_143, i24 16771774" [nn.cpp:72]   --->   Operation 3172 'mul' 'mul_ln72_280' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3173 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_314, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3173 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3174 [1/1] (0.00ns)   --->   "%shl_ln72_382 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_321, i8 0" [nn.cpp:72]   --->   Operation 3174 'bitconcatenate' 'shl_ln72_382' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3175 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_315 = add i24 %shl_ln72_382, i24 %mul_ln72_280" [nn.cpp:72]   --->   Operation 3175 'add' 'add_ln72_315' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3176 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_316)   --->   "%mul_ln72_281 = mul i23 %sext_ln72_82, i23 51" [nn.cpp:72]   --->   Operation 3176 'mul' 'mul_ln72_281' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3177 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_317)   --->   "%mul_ln72_282 = mul i24 %sext_ln72_94, i24 1367" [nn.cpp:72]   --->   Operation 3177 'mul' 'mul_ln72_282' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3178 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_326 = add i24 %shl_ln72_396, i24 %mul_ln72_290" [nn.cpp:72]   --->   Operation 3178 'add' 'add_ln72_326' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3179 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_327)   --->   "%mul_ln72_291 = mul i23 %sext_ln72_121, i23 8388571" [nn.cpp:72]   --->   Operation 3179 'mul' 'mul_ln72_291' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3180 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_326, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3180 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3181 [1/1] (0.00ns)   --->   "%shl_ln72_397 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_333, i8 0" [nn.cpp:72]   --->   Operation 3181 'bitconcatenate' 'shl_ln72_397' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3182 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_327)   --->   "%sext_ln72_334 = sext i23 %mul_ln72_291" [nn.cpp:72]   --->   Operation 3182 'sext' 'sext_ln72_334' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3183 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_327 = add i24 %shl_ln72_397, i24 %sext_ln72_334" [nn.cpp:72]   --->   Operation 3183 'add' 'add_ln72_327' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3184 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_329)   --->   "%mul_ln72_292 = mul i24 %sext_ln72_94, i24 505" [nn.cpp:72]   --->   Operation 3184 'mul' 'mul_ln72_292' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3185 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_330)   --->   "%mul_ln72_293 = mul i24 %sext_ln72_20, i24 16776643" [nn.cpp:72]   --->   Operation 3185 'mul' 'mul_ln72_293' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3186 [1/1] (0.00ns)   --->   "%shl_ln72_410 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_36_read, i5 0" [nn.cpp:72]   --->   Operation 3186 'bitconcatenate' 'shl_ln72_410' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln72_347 = sext i21 %shl_ln72_410" [nn.cpp:72]   --->   Operation 3187 'sext' 'sext_ln72_347' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3188 [1/1] (2.31ns)   --->   "%sub_ln72_73 = sub i22 0, i22 %sext_ln72_347" [nn.cpp:72]   --->   Operation 3188 'sub' 'sub_ln72_73' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3189 [1/1] (0.00ns)   --->   "%shl_ln72_411 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_344, i8 0" [nn.cpp:72]   --->   Operation 3189 'bitconcatenate' 'shl_ln72_411' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln72_348 = sext i22 %sub_ln72_73" [nn.cpp:72]   --->   Operation 3190 'sext' 'sext_ln72_348' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3191 [1/1] (2.42ns)   --->   "%add_ln72_336 = add i24 %shl_ln72_411, i24 %sext_ln72_348" [nn.cpp:72]   --->   Operation 3191 'add' 'add_ln72_336' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3192 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_336, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3192 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3193 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_342 = add i24 %shl_ln72_417, i24 %mul_ln72_303" [nn.cpp:72]   --->   Operation 3193 'add' 'add_ln72_342' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3194 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_343)   --->   "%mul_ln72_304 = mul i24 %sext_ln72_73, i24 16772410" [nn.cpp:72]   --->   Operation 3194 'mul' 'mul_ln72_304' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3195 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_342, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3195 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3196 [1/1] (0.00ns)   --->   "%shl_ln72_418 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_351, i8 0" [nn.cpp:72]   --->   Operation 3196 'bitconcatenate' 'shl_ln72_418' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3197 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_343 = add i24 %shl_ln72_418, i24 %mul_ln72_304" [nn.cpp:72]   --->   Operation 3197 'add' 'add_ln72_343' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3198 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_345)   --->   "%mul_ln72_305 = mul i22 %sext_ln72_102, i22 27" [nn.cpp:72]   --->   Operation 3198 'mul' 'mul_ln72_305' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3199 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_353 = add i24 %shl_ln72_430, i24 %sext_ln72_356" [nn.cpp:72]   --->   Operation 3199 'add' 'add_ln72_353' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3200 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_353, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3200 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3201 [1/1] (0.00ns)   --->   "%shl_ln72_431 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_362, i8 0" [nn.cpp:72]   --->   Operation 3201 'bitconcatenate' 'shl_ln72_431' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3202 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_354)   --->   "%mul_ln72_313 = mul i24 %sext_ln72_177, i24 530" [nn.cpp:72]   --->   Operation 3202 'mul' 'mul_ln72_313' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3203 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_354 = add i24 %shl_ln72_431, i24 %mul_ln72_313" [nn.cpp:72]   --->   Operation 3203 'add' 'add_ln72_354' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3204 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_355)   --->   "%mul_ln72_314 = mul i24 %sext_ln72_125, i24 1001" [nn.cpp:72]   --->   Operation 3204 'mul' 'mul_ln72_314' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3205 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_356)   --->   "%mul_ln72_315 = mul i24 %sext_ln72_100, i24 2926" [nn.cpp:72]   --->   Operation 3205 'mul' 'mul_ln72_315' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3206 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_360 = add i24 %shl_ln72_438, i24 %mul_ln72_319" [nn.cpp:72]   --->   Operation 3206 'add' 'add_ln72_360' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3207 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_361)   --->   "%mul_ln72_320 = mul i22 %sext_ln72_74, i22 4194279" [nn.cpp:72]   --->   Operation 3207 'mul' 'mul_ln72_320' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3208 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_360, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3208 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3209 [1/1] (0.00ns)   --->   "%shl_ln72_439 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_369, i8 0" [nn.cpp:72]   --->   Operation 3209 'bitconcatenate' 'shl_ln72_439' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3210 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_361)   --->   "%sext_ln72_357 = sext i22 %mul_ln72_320" [nn.cpp:72]   --->   Operation 3210 'sext' 'sext_ln72_357' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3211 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_361 = add i24 %shl_ln72_439, i24 %sext_ln72_357" [nn.cpp:72]   --->   Operation 3211 'add' 'add_ln72_361' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3212 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_362)   --->   "%mul_ln72_321 = mul i24 %sext_ln72_79, i24 811" [nn.cpp:72]   --->   Operation 3212 'mul' 'mul_ln72_321' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3213 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_363)   --->   "%mul_ln72_322 = mul i22 %sext_ln72_173, i22 22" [nn.cpp:72]   --->   Operation 3213 'mul' 'mul_ln72_322' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_370 = add i24 %shl_ln72_448, i24 %mul_ln72_328" [nn.cpp:72]   --->   Operation 3214 'add' 'add_ln72_370' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3215 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_370, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3215 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3216 [1/1] (0.00ns)   --->   "%shl_ln72_449 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_379, i8 0" [nn.cpp:72]   --->   Operation 3216 'bitconcatenate' 'shl_ln72_449' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3217 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_371)   --->   "%mul_ln72_329 = mul i24 %sext_ln72_94, i24 1495" [nn.cpp:72]   --->   Operation 3217 'mul' 'mul_ln72_329' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3218 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_371 = add i24 %shl_ln72_449, i24 %mul_ln72_329" [nn.cpp:72]   --->   Operation 3218 'add' 'add_ln72_371' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3219 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_378 = add i24 %shl_ln72_456, i24 %mul_ln72_336" [nn.cpp:72]   --->   Operation 3219 'add' 'add_ln72_378' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3220 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_378, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3220 'partselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3221 [1/1] (0.00ns)   --->   "%shl_ln72_457 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_387, i8 0" [nn.cpp:72]   --->   Operation 3221 'bitconcatenate' 'shl_ln72_457' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3222 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_379)   --->   "%mul_ln72_337 = mul i24 %sext_ln72_79, i24 816" [nn.cpp:72]   --->   Operation 3222 'mul' 'mul_ln72_337' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3223 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_379 = add i24 %shl_ln72_457, i24 %mul_ln72_337" [nn.cpp:72]   --->   Operation 3223 'add' 'add_ln72_379' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3224 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_380)   --->   "%mul_ln72_338 = mul i24 %sext_ln72_85, i24 16776756" [nn.cpp:72]   --->   Operation 3224 'mul' 'mul_ln72_338' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3225 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_381)   --->   "%mul_ln72_339 = mul i24 %sext_ln72_100, i24 7138" [nn.cpp:72]   --->   Operation 3225 'mul' 'mul_ln72_339' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3226 [1/1] (0.00ns)   --->   "%shl_ln72_466 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_398, i8 0" [nn.cpp:72]   --->   Operation 3226 'bitconcatenate' 'shl_ln72_466' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3227 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_389)   --->   "%mul_ln72_346 = mul i24 %sext_ln72_69, i24 1945" [nn.cpp:72]   --->   Operation 3227 'mul' 'mul_ln72_346' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3228 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_389 = add i24 %shl_ln72_466, i24 %mul_ln72_346" [nn.cpp:72]   --->   Operation 3228 'add' 'add_ln72_389' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3229 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_390)   --->   "%mul_ln72_347 = mul i23 %sext_ln72_86, i23 8388567" [nn.cpp:72]   --->   Operation 3229 'mul' 'mul_ln72_347' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3230 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_391)   --->   "%mul_ln72_348 = mul i24 %sext_ln72_126, i24 204" [nn.cpp:72]   --->   Operation 3230 'mul' 'mul_ln72_348' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3231 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_397 = add i24 %shl_ln72_474, i24 %mul_ln72_355" [nn.cpp:72]   --->   Operation 3231 'add' 'add_ln72_397' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3232 [1/1] (0.00ns)   --->   "%tmp_407 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_397, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3232 'partselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3233 [1/1] (0.00ns)   --->   "%shl_ln72_475 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_407, i8 0" [nn.cpp:72]   --->   Operation 3233 'bitconcatenate' 'shl_ln72_475' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3234 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_398)   --->   "%mul_ln72_356 = mul i24 %sext_ln72_147, i24 16776605" [nn.cpp:72]   --->   Operation 3234 'mul' 'mul_ln72_356' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3235 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_398 = add i24 %shl_ln72_475, i24 %mul_ln72_356" [nn.cpp:72]   --->   Operation 3235 'add' 'add_ln72_398' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3236 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_399)   --->   "%mul_ln72_357 = mul i22 %sext_ln72_80, i22 27" [nn.cpp:72]   --->   Operation 3236 'mul' 'mul_ln72_357' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3237 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_400)   --->   "%mul_ln72_358 = mul i24 %sext_ln72_174, i24 203" [nn.cpp:72]   --->   Operation 3237 'mul' 'mul_ln72_358' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3238 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_411 = add i24 %shl_ln72_486, i24 %mul_ln72_367" [nn.cpp:72]   --->   Operation 3238 'add' 'add_ln72_411' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3239 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_412)   --->   "%mul_ln72_368 = mul i24 %sext_ln72_79, i24 16776124" [nn.cpp:72]   --->   Operation 3239 'mul' 'mul_ln72_368' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3240 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_411, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3240 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3241 [1/1] (0.00ns)   --->   "%shl_ln72_487 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_422, i8 0" [nn.cpp:72]   --->   Operation 3241 'bitconcatenate' 'shl_ln72_487' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3242 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_412 = add i24 %shl_ln72_487, i24 %mul_ln72_368" [nn.cpp:72]   --->   Operation 3242 'add' 'add_ln72_412' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3243 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_413)   --->   "%mul_ln72_369 = mul i24 %sext_ln72_125, i24 1469" [nn.cpp:72]   --->   Operation 3243 'mul' 'mul_ln72_369' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3244 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_414)   --->   "%mul_ln72_370 = mul i24 %sext_ln72_20, i24 16776632" [nn.cpp:72]   --->   Operation 3244 'mul' 'mul_ln72_370' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3245 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_417 = add i24 %shl_ln72_492, i24 %mul_ln72_374" [nn.cpp:72]   --->   Operation 3245 'add' 'add_ln72_417' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3246 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_418)   --->   "%mul_ln72_375 = mul i22 %sext_ln72_65, i22 4194277" [nn.cpp:72]   --->   Operation 3246 'mul' 'mul_ln72_375' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3247 [1/1] (0.00ns)   --->   "%tmp_428 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_417, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3247 'partselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3248 [1/1] (0.00ns)   --->   "%shl_ln72_493 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_428, i8 0" [nn.cpp:72]   --->   Operation 3248 'bitconcatenate' 'shl_ln72_493' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3249 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_418)   --->   "%sext_ln72_370 = sext i22 %mul_ln72_375" [nn.cpp:72]   --->   Operation 3249 'sext' 'sext_ln72_370' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3250 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_418 = add i24 %shl_ln72_493, i24 %sext_ln72_370" [nn.cpp:72]   --->   Operation 3250 'add' 'add_ln72_418' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3251 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_419)   --->   "%mul_ln72_376 = mul i24 %sext_ln72_126, i24 431" [nn.cpp:72]   --->   Operation 3251 'mul' 'mul_ln72_376' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3252 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_420)   --->   "%mul_ln72_377 = mul i24 %sext_ln72_20, i24 1074" [nn.cpp:72]   --->   Operation 3252 'mul' 'mul_ln72_377' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3253 [1/1] (0.00ns)   --->   "%sext_ln72_383 = sext i19 %shl_ln72_505" [nn.cpp:72]   --->   Operation 3253 'sext' 'sext_ln72_383' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3254 [1/1] (0.00ns)   --->   "%sext_ln72_385 = sext i19 %shl_ln72_505" [nn.cpp:72]   --->   Operation 3254 'sext' 'sext_ln72_385' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3255 [1/1] (2.31ns)   --->   "%sub_ln72_83 = sub i22 %sext_ln72_315, i22 %sext_ln72_385" [nn.cpp:72]   --->   Operation 3255 'sub' 'sub_ln72_83' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3256 [1/1] (0.00ns)   --->   "%shl_ln72_506 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_441, i8 0" [nn.cpp:72]   --->   Operation 3256 'bitconcatenate' 'shl_ln72_506' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3257 [1/1] (0.00ns)   --->   "%sext_ln72_386 = sext i22 %sub_ln72_83" [nn.cpp:72]   --->   Operation 3257 'sext' 'sext_ln72_386' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3258 [1/1] (2.42ns)   --->   "%add_ln72_430 = add i24 %shl_ln72_506, i24 %sext_ln72_386" [nn.cpp:72]   --->   Operation 3258 'add' 'add_ln72_430' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3259 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_431)   --->   "%mul_ln72_383 = mul i24 %sext_ln72_69, i24 16777137" [nn.cpp:72]   --->   Operation 3259 'mul' 'mul_ln72_383' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3260 [1/1] (0.00ns)   --->   "%tmp_442 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_430, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3260 'partselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3261 [1/1] (0.00ns)   --->   "%shl_ln72_507 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_442, i8 0" [nn.cpp:72]   --->   Operation 3261 'bitconcatenate' 'shl_ln72_507' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3262 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_431 = add i24 %shl_ln72_507, i24 %mul_ln72_383" [nn.cpp:72]   --->   Operation 3262 'add' 'add_ln72_431' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3263 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_434)   --->   "%mul_ln72_384 = mul i23 %sext_ln72_92, i23 8388573" [nn.cpp:72]   --->   Operation 3263 'mul' 'mul_ln72_384' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3264 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_440 = add i24 %shl_ln72_521, i24 %sext_ln72_401" [nn.cpp:72]   --->   Operation 3264 'add' 'add_ln72_440' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3265 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_441)   --->   "%mul_ln72_389 = mul i24 %sext_ln72_122, i24 16777139" [nn.cpp:72]   --->   Operation 3265 'mul' 'mul_ln72_389' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3266 [1/1] (0.00ns)   --->   "%tmp_452 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_440, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3266 'partselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3267 [1/1] (0.00ns)   --->   "%shl_ln72_522 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_452, i8 0" [nn.cpp:72]   --->   Operation 3267 'bitconcatenate' 'shl_ln72_522' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3268 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_441 = add i24 %shl_ln72_522, i24 %mul_ln72_389" [nn.cpp:72]   --->   Operation 3268 'add' 'add_ln72_441' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3269 [1/1] (0.00ns)   --->   "%shl_ln72_530 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_458, i8 0" [nn.cpp:72]   --->   Operation 3269 'bitconcatenate' 'shl_ln72_530' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3270 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_447)   --->   "%mul_ln72_394 = mul i24 %sext_ln72_147, i24 268" [nn.cpp:72]   --->   Operation 3270 'mul' 'mul_ln72_394' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3271 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_447 = add i24 %shl_ln72_530, i24 %mul_ln72_394" [nn.cpp:72]   --->   Operation 3271 'add' 'add_ln72_447' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3272 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_448)   --->   "%mul_ln72_395 = mul i24 %sext_ln72_174, i24 188" [nn.cpp:72]   --->   Operation 3272 'mul' 'mul_ln72_395' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3273 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_454 = add i24 %shl_ln72_538, i24 %mul_ln72_401" [nn.cpp:72]   --->   Operation 3273 'add' 'add_ln72_454' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3274 [1/1] (0.00ns)   --->   "%tmp_466 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_454, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3274 'partselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3275 [1/1] (0.00ns)   --->   "%shl_ln72_539 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_466, i8 0" [nn.cpp:72]   --->   Operation 3275 'bitconcatenate' 'shl_ln72_539' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3276 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_455)   --->   "%mul_ln72_402 = mul i24 %sext_ln72_125, i24 922" [nn.cpp:72]   --->   Operation 3276 'mul' 'mul_ln72_402' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3277 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_455 = add i24 %shl_ln72_539, i24 %mul_ln72_402" [nn.cpp:72]   --->   Operation 3277 'add' 'add_ln72_455' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3278 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_456)   --->   "%mul_ln72_403 = mul i24 %sext_ln72_94, i24 441" [nn.cpp:72]   --->   Operation 3278 'mul' 'mul_ln72_403' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3279 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_465 = add i24 %shl_ln72_552, i24 %sext_ln72_409" [nn.cpp:72]   --->   Operation 3279 'add' 'add_ln72_465' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3280 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_465, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3280 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3281 [1/1] (0.00ns)   --->   "%shl_ln72_553 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_477, i8 0" [nn.cpp:72]   --->   Operation 3281 'bitconcatenate' 'shl_ln72_553' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3282 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_466)   --->   "%mul_ln72_411 = mul i24 %sext_ln72_139, i24 16776509" [nn.cpp:72]   --->   Operation 3282 'mul' 'mul_ln72_411' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3283 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_466 = add i24 %shl_ln72_553, i24 %mul_ln72_411" [nn.cpp:72]   --->   Operation 3283 'add' 'add_ln72_466' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3284 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_467)   --->   "%mul_ln72_412 = mul i24 %sext_ln72_85, i24 16777110" [nn.cpp:72]   --->   Operation 3284 'mul' 'mul_ln72_412' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3285 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_468)   --->   "%mul_ln72_413 = mul i23 %sext_ln72_187, i23 54" [nn.cpp:72]   --->   Operation 3285 'mul' 'mul_ln72_413' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3286 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_476 = add i24 %shl_ln72_566, i24 %sext_ln72_425" [nn.cpp:72]   --->   Operation 3286 'add' 'add_ln72_476' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3287 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_477)   --->   "%mul_ln72_418 = mul i23 %sext_ln72_175, i23 8388553" [nn.cpp:72]   --->   Operation 3287 'mul' 'mul_ln72_418' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3288 [1/1] (0.00ns)   --->   "%tmp_489 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_476, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3288 'partselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3289 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_480)   --->   "%mul_ln72_420 = mul i23 %sext_ln72_140, i23 8388556" [nn.cpp:72]   --->   Operation 3289 'mul' 'mul_ln72_420' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3290 [1/1] (0.00ns)   --->   "%tmp_492 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_17, i8 0" [nn.cpp:72]   --->   Operation 3290 'bitconcatenate' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln72_432 = sext i23 %tmp_492" [nn.cpp:72]   --->   Operation 3291 'sext' 'sext_ln72_432' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3292 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_480)   --->   "%sext_ln72_433 = sext i23 %mul_ln72_420" [nn.cpp:72]   --->   Operation 3292 'sext' 'sext_ln72_433' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3293 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_480 = add i24 %sext_ln72_432, i24 %sext_ln72_433" [nn.cpp:72]   --->   Operation 3293 'add' 'add_ln72_480' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3294 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_482)   --->   "%mul_ln72_421 = mul i22 %sext_ln72_96, i22 21" [nn.cpp:72]   --->   Operation 3294 'mul' 'mul_ln72_421' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3295 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_484)   --->   "%mul_ln72_422 = mul i22 %sext_ln72_102, i22 4194285" [nn.cpp:72]   --->   Operation 3295 'mul' 'mul_ln72_422' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3296 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_490 = add i24 %shl_ln72_581, i24 %mul_ln72_429" [nn.cpp:72]   --->   Operation 3296 'add' 'add_ln72_490' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3297 [1/1] (0.00ns)   --->   "%tmp_503 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_490, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3297 'partselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3298 [1/1] (0.00ns)   --->   "%shl_ln72_582 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_503, i8 0" [nn.cpp:72]   --->   Operation 3298 'bitconcatenate' 'shl_ln72_582' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3299 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_491)   --->   "%mul_ln72_430 = mul i24 %sext_ln72_147, i24 16776714" [nn.cpp:72]   --->   Operation 3299 'mul' 'mul_ln72_430' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3300 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_491 = add i24 %shl_ln72_582, i24 %mul_ln72_430" [nn.cpp:72]   --->   Operation 3300 'add' 'add_ln72_491' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3301 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_492)   --->   "%mul_ln72_431 = mul i24 %sext_ln72_73, i24 16774704" [nn.cpp:72]   --->   Operation 3301 'mul' 'mul_ln72_431' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3302 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_493)   --->   "%mul_ln72_432 = mul i24 %sext_ln72_125, i24 630" [nn.cpp:72]   --->   Operation 3302 'mul' 'mul_ln72_432' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3303 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_504 = add i24 %shl_ln72_595, i24 %mul_ln72_443" [nn.cpp:72]   --->   Operation 3303 'add' 'add_ln72_504' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3304 [1/1] (0.00ns)   --->   "%tmp_517 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_504, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3304 'partselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3305 [1/1] (0.00ns)   --->   "%shl_ln72_596 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_517, i8 0" [nn.cpp:72]   --->   Operation 3305 'bitconcatenate' 'shl_ln72_596' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3306 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_505)   --->   "%mul_ln72_444 = mul i24 %sext_ln72_73, i24 16776710" [nn.cpp:72]   --->   Operation 3306 'mul' 'mul_ln72_444' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3307 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_505 = add i24 %shl_ln72_596, i24 %mul_ln72_444" [nn.cpp:72]   --->   Operation 3307 'add' 'add_ln72_505' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3308 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_507)   --->   "%mul_ln72_445 = mul i24 %sext_ln72_125, i24 16776869" [nn.cpp:72]   --->   Operation 3308 'mul' 'mul_ln72_445' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3309 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_517 = add i24 %shl_ln72_615, i24 %mul_ln72_452" [nn.cpp:72]   --->   Operation 3309 'add' 'add_ln72_517' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3310 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_518)   --->   "%mul_ln72_453 = mul i23 %sext_ln72_66, i23 8388566" [nn.cpp:72]   --->   Operation 3310 'mul' 'mul_ln72_453' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3311 [1/1] (0.00ns)   --->   "%tmp_530 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_517, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3311 'partselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3312 [1/1] (0.00ns)   --->   "%shl_ln72_616 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_530, i8 0" [nn.cpp:72]   --->   Operation 3312 'bitconcatenate' 'shl_ln72_616' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3313 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_518)   --->   "%sext_ln72_445 = sext i23 %mul_ln72_453" [nn.cpp:72]   --->   Operation 3313 'sext' 'sext_ln72_445' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3314 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_518 = add i24 %shl_ln72_616, i24 %sext_ln72_445" [nn.cpp:72]   --->   Operation 3314 'add' 'add_ln72_518' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3315 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_519)   --->   "%mul_ln72_454 = mul i24 %sext_ln72_94, i24 968" [nn.cpp:72]   --->   Operation 3315 'mul' 'mul_ln72_454' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3316 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_520)   --->   "%mul_ln72_455 = mul i24 %sext_ln72_100, i24 153" [nn.cpp:72]   --->   Operation 3316 'mul' 'mul_ln72_455' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3317 [1/1] (0.00ns)   --->   "%shl_ln72_630 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_542, i8 0" [nn.cpp:72]   --->   Operation 3317 'bitconcatenate' 'shl_ln72_630' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln72_457 = sext i20 %sub_ln72_109" [nn.cpp:72]   --->   Operation 3318 'sext' 'sext_ln72_457' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3319 [1/1] (2.42ns)   --->   "%add_ln72_529 = add i24 %shl_ln72_630, i24 %sext_ln72_457" [nn.cpp:72]   --->   Operation 3319 'add' 'add_ln72_529' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3320 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_530)   --->   "%mul_ln72_459 = mul i22 %sext_ln72_80, i22 4194279" [nn.cpp:72]   --->   Operation 3320 'mul' 'mul_ln72_459' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3321 [1/1] (0.00ns)   --->   "%tmp_543 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_529, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3321 'partselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3322 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_531)   --->   "%mul_ln72_460 = mul i22 %sext_ln72_173, i22 4194279" [nn.cpp:72]   --->   Operation 3322 'mul' 'mul_ln72_460' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3323 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_539 = add i24 %shl_ln72_642, i24 %mul_ln72_465" [nn.cpp:72]   --->   Operation 3323 'add' 'add_ln72_539' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3324 [1/1] (0.00ns)   --->   "%tmp_553 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_539, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3324 'partselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3325 [1/1] (0.00ns)   --->   "%shl_ln72_643 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_553, i8 0" [nn.cpp:72]   --->   Operation 3325 'bitconcatenate' 'shl_ln72_643' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3326 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_540)   --->   "%mul_ln72_466 = mul i24 %sext_ln72_147, i24 16776989" [nn.cpp:72]   --->   Operation 3326 'mul' 'mul_ln72_466' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3327 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_540 = add i24 %shl_ln72_643, i24 %mul_ln72_466" [nn.cpp:72]   --->   Operation 3327 'add' 'add_ln72_540' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3328 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_541)   --->   "%mul_ln72_467 = mul i24 %sext_ln72_161, i24 596" [nn.cpp:72]   --->   Operation 3328 'mul' 'mul_ln72_467' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3329 [1/1] (2.25ns)   --->   "%add_ln72_568 = add i20 %sext_ln72_383, i20 %sext_ln72_316" [nn.cpp:72]   --->   Operation 3329 'add' 'add_ln72_568' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3330 [1/1] (0.00ns)   --->   "%shl_ln72_657 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_563, i8 0" [nn.cpp:72]   --->   Operation 3330 'bitconcatenate' 'shl_ln72_657' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3331 [1/1] (0.00ns)   --->   "%sext_ln72_479 = sext i20 %add_ln72_568" [nn.cpp:72]   --->   Operation 3331 'sext' 'sext_ln72_479' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3332 [1/1] (2.42ns)   --->   "%add_ln72_550 = add i24 %shl_ln72_657, i24 %sext_ln72_479" [nn.cpp:72]   --->   Operation 3332 'add' 'add_ln72_550' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3333 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_551)   --->   "%mul_ln72_472 = mul i23 %sext_ln72_76, i23 35" [nn.cpp:72]   --->   Operation 3333 'mul' 'mul_ln72_472' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3334 [1/1] (0.00ns)   --->   "%tmp_564 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_550, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3334 'partselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3335 [1/1] (0.00ns)   --->   "%shl_ln72_658 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_564, i8 0" [nn.cpp:72]   --->   Operation 3335 'bitconcatenate' 'shl_ln72_658' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3336 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_551)   --->   "%sext_ln72_480 = sext i23 %mul_ln72_472" [nn.cpp:72]   --->   Operation 3336 'sext' 'sext_ln72_480' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3337 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_551 = add i24 %shl_ln72_658, i24 %sext_ln72_480" [nn.cpp:72]   --->   Operation 3337 'add' 'add_ln72_551' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3338 [1/1] (2.14ns)   --->   "%sum_191 = add i16 %sum_111, i16 289" [nn.cpp:74]   --->   Operation 3338 'add' 'sum_191' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3339 [1/1] (2.14ns)   --->   "%add_ln69_55 = add i15 %trunc_ln74_54, i15 289" [nn.cpp:69]   --->   Operation 3339 'add' 'add_ln69_55' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3340 [1/1] (2.14ns)   --->   "%icmp_ln14_56 = icmp_sgt  i16 %sum_191, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3340 'icmp' 'icmp_ln14_56' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3341 [1/1] (0.99ns)   --->   "%layer1_output_56 = select i1 %icmp_ln14_56, i15 %add_ln69_55, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3341 'select' 'layer1_output_56' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.67>
ST_11 : Operation 3342 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_5 = add i24 %shl_ln72_17, i24 %mul_ln72_5" [nn.cpp:72]   --->   Operation 3342 'add' 'add_ln72_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3343 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_5, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3343 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3344 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_5, i32 8, i32 22" [nn.cpp:74]   --->   Operation 3344 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3345 [1/1] (2.14ns)   --->   "%sum_135 = add i16 %sum, i16 119" [nn.cpp:74]   --->   Operation 3345 'add' 'sum_135' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3346 [1/1] (2.14ns)   --->   "%add_ln69 = add i15 %trunc_ln1, i15 119" [nn.cpp:69]   --->   Operation 3346 'add' 'add_ln69' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3347 [1/1] (2.14ns)   --->   "%icmp_ln14 = icmp_sgt  i16 %sum_135, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3347 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3348 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_17 = add i24 %shl_ln72_34, i24 %sext_ln72_77" [nn.cpp:72]   --->   Operation 3348 'add' 'add_ln72_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln72_78 = sext i16 %input_31_read" [nn.cpp:72]   --->   Operation 3349 'sext' 'sext_ln72_78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln72_81 = sext i16 %input_31_read" [nn.cpp:72]   --->   Operation 3350 'sext' 'sext_ln72_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3351 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_31_read, i6 0" [nn.cpp:72]   --->   Operation 3351 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln72_83 = sext i22 %tmp_17" [nn.cpp:72]   --->   Operation 3352 'sext' 'sext_ln72_83' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3353 [1/1] (2.35ns)   --->   "%sub_ln72_120 = sub i23 %sext_ln72_82, i23 %sext_ln72_83" [nn.cpp:72]   --->   Operation 3353 'sub' 'sub_ln72_120' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3354 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_17, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3354 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3355 [1/1] (0.00ns)   --->   "%shl_ln72_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:72]   --->   Operation 3355 'bitconcatenate' 'shl_ln72_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln72_84 = sext i23 %sub_ln72_120" [nn.cpp:72]   --->   Operation 3356 'sext' 'sext_ln72_84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3357 [1/1] (2.42ns)   --->   "%add_ln72_18 = add i24 %shl_ln72_35, i24 %sext_ln72_84" [nn.cpp:72]   --->   Operation 3357 'add' 'add_ln72_18' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3358 [1/1] (0.00ns)   --->   "%shl_ln72_36 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_32_read, i5 0" [nn.cpp:72]   --->   Operation 3358 'bitconcatenate' 'shl_ln72_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln72_88 = sext i21 %shl_ln72_36" [nn.cpp:72]   --->   Operation 3359 'sext' 'sext_ln72_88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_13 = sub i22 0, i22 %sext_ln72_88" [nn.cpp:72]   --->   Operation 3360 'sub' 'sub_ln72_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3361 [1/1] (0.00ns)   --->   "%shl_ln72_37 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_32_read, i3 0" [nn.cpp:72]   --->   Operation 3361 'bitconcatenate' 'shl_ln72_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3362 [1/1] (0.00ns)   --->   "%sext_ln72_89 = sext i19 %shl_ln72_37" [nn.cpp:72]   --->   Operation 3362 'sext' 'sext_ln72_89' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3363 [1/1] (0.00ns)   --->   "%sext_ln72_90 = sext i19 %shl_ln72_37" [nn.cpp:72]   --->   Operation 3363 'sext' 'sext_ln72_90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3364 [1/1] (4.21ns) (root node of TernaryAdder)   --->   "%sub_ln72_14 = sub i22 %sub_ln72_13, i22 %sext_ln72_90" [nn.cpp:72]   --->   Operation 3364 'sub' 'sub_ln72_14' <Predicate = true> <Delay = 4.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3365 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_18, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3365 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln72_101 = sext i16 %input_38_read" [nn.cpp:72]   --->   Operation 3366 'sext' 'sext_ln72_101' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3367 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_21)   --->   "%mul_ln72_12 = mul i22 %sext_ln72_102, i22 21" [nn.cpp:72]   --->   Operation 3367 'mul' 'mul_ln72_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3368 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_27 = add i24 %shl_ln72_49, i24 %mul_ln72_17" [nn.cpp:72]   --->   Operation 3368 'add' 'add_ln72_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3369 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_27, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3369 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3370 [1/1] (0.00ns)   --->   "%shl_ln72_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0" [nn.cpp:72]   --->   Operation 3370 'bitconcatenate' 'shl_ln72_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3371 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_28)   --->   "%mul_ln72_18 = mul i24 %sext_ln72_126, i24 2135" [nn.cpp:72]   --->   Operation 3371 'mul' 'mul_ln72_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3372 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_28 = add i24 %shl_ln72_50, i24 %mul_ln72_18" [nn.cpp:72]   --->   Operation 3372 'add' 'add_ln72_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3373 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_29)   --->   "%mul_ln72_19 = mul i24 %sext_ln72_20, i24 1540" [nn.cpp:72]   --->   Operation 3373 'mul' 'mul_ln72_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3374 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_38 = add i24 %shl_ln72_62, i24 %mul_ln72_27" [nn.cpp:72]   --->   Operation 3374 'add' 'add_ln72_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3375 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_38, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3375 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3376 [1/1] (0.00ns)   --->   "%shl_ln72_63 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0" [nn.cpp:72]   --->   Operation 3376 'bitconcatenate' 'shl_ln72_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3377 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_39)   --->   "%mul_ln72_28 = mul i24 %sext_ln72_69, i24 16776701" [nn.cpp:72]   --->   Operation 3377 'mul' 'mul_ln72_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3378 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_39 = add i24 %shl_ln72_63, i24 %mul_ln72_28" [nn.cpp:72]   --->   Operation 3378 'add' 'add_ln72_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3379 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_40)   --->   "%mul_ln72_29 = mul i24 %sext_ln72_125, i24 16775950" [nn.cpp:72]   --->   Operation 3379 'mul' 'mul_ln72_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3380 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_41)   --->   "%mul_ln72_30 = mul i24 %sext_ln72_126, i24 2412" [nn.cpp:72]   --->   Operation 3380 'mul' 'mul_ln72_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3381 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_48 = add i24 %shl_ln72_72, i24 %mul_ln72_38" [nn.cpp:72]   --->   Operation 3381 'add' 'add_ln72_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3382 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_48, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3382 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3383 [1/1] (0.00ns)   --->   "%shl_ln72_73 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0" [nn.cpp:72]   --->   Operation 3383 'bitconcatenate' 'shl_ln72_73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3384 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_49)   --->   "%mul_ln72_39 = mul i24 %sext_ln72_125, i24 16776495" [nn.cpp:72]   --->   Operation 3384 'mul' 'mul_ln72_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3385 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_49 = add i24 %shl_ln72_73, i24 %mul_ln72_39" [nn.cpp:72]   --->   Operation 3385 'add' 'add_ln72_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3386 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_50)   --->   "%mul_ln72_40 = mul i24 %sext_ln72_94, i24 16775713" [nn.cpp:72]   --->   Operation 3386 'mul' 'mul_ln72_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3387 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_51)   --->   "%mul_ln72_41 = mul i24 %sext_ln72_126, i24 1442" [nn.cpp:72]   --->   Operation 3387 'mul' 'mul_ln72_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3388 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_61 = add i24 %shl_ln72_90, i24 %sext_ln72_160" [nn.cpp:72]   --->   Operation 3388 'add' 'add_ln72_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3389 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_62)   --->   "%mul_ln72_49 = mul i24 %sext_ln72_85, i24 16777105" [nn.cpp:72]   --->   Operation 3389 'mul' 'mul_ln72_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3390 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_61, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3390 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3391 [1/1] (0.00ns)   --->   "%shl_ln72_91 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_62, i8 0" [nn.cpp:72]   --->   Operation 3391 'bitconcatenate' 'shl_ln72_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3392 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_62 = add i24 %shl_ln72_91, i24 %mul_ln72_49" [nn.cpp:72]   --->   Operation 3392 'add' 'add_ln72_62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3393 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_63)   --->   "%mul_ln72_50 = mul i24 %sext_ln72_125, i24 16776934" [nn.cpp:72]   --->   Operation 3393 'mul' 'mul_ln72_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3394 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_64)   --->   "%mul_ln72_51 = mul i24 %sext_ln72_161, i24 3376" [nn.cpp:72]   --->   Operation 3394 'mul' 'mul_ln72_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3395 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_72 = add i24 %shl_ln72_102, i24 %mul_ln72_59" [nn.cpp:72]   --->   Operation 3395 'add' 'add_ln72_72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3396 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_73)   --->   "%mul_ln72_60 = mul i24 %sext_ln72_122, i24 779" [nn.cpp:72]   --->   Operation 3396 'mul' 'mul_ln72_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3397 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_72, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3397 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3398 [1/1] (0.00ns)   --->   "%shl_ln72_103 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_73, i8 0" [nn.cpp:72]   --->   Operation 3398 'bitconcatenate' 'shl_ln72_103' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3399 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_73 = add i24 %shl_ln72_103, i24 %mul_ln72_60" [nn.cpp:72]   --->   Operation 3399 'add' 'add_ln72_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3400 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_74)   --->   "%mul_ln72_61 = mul i22 %sext_ln72_87, i22 4194281" [nn.cpp:72]   --->   Operation 3400 'mul' 'mul_ln72_61' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3401 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_75)   --->   "%mul_ln72_62 = mul i24 %sext_ln72_174, i24 16776836" [nn.cpp:72]   --->   Operation 3401 'mul' 'mul_ln72_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3402 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_86 = add i24 %shl_ln72_118, i24 %mul_ln72_73" [nn.cpp:72]   --->   Operation 3402 'add' 'add_ln72_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3403 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_87)   --->   "%mul_ln72_74 = mul i24 %sext_ln72_126, i24 16777112" [nn.cpp:72]   --->   Operation 3403 'mul' 'mul_ln72_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3404 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_86, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3404 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3405 [1/1] (0.00ns)   --->   "%shl_ln72_119 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_87, i8 0" [nn.cpp:72]   --->   Operation 3405 'bitconcatenate' 'shl_ln72_119' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3406 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_87 = add i24 %shl_ln72_119, i24 %mul_ln72_74" [nn.cpp:72]   --->   Operation 3406 'add' 'add_ln72_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3407 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_88)   --->   "%mul_ln72_75 = mul i24 %sext_ln72_100, i24 16777074" [nn.cpp:72]   --->   Operation 3407 'mul' 'mul_ln72_75' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3408 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_89)   --->   "%mul_ln72_76 = mul i24 %sext_ln72_18, i24 16776860" [nn.cpp:72]   --->   Operation 3408 'mul' 'mul_ln72_76' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3409 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_96 = add i24 %shl_ln72_130, i24 %mul_ln72_83" [nn.cpp:72]   --->   Operation 3409 'add' 'add_ln72_96' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3410 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_97)   --->   "%mul_ln72_84 = mul i24 %sext_ln72_85, i24 16777113" [nn.cpp:72]   --->   Operation 3410 'mul' 'mul_ln72_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3411 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_96, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3411 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3412 [1/1] (0.00ns)   --->   "%shl_ln72_131 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_97, i8 0" [nn.cpp:72]   --->   Operation 3412 'bitconcatenate' 'shl_ln72_131' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3413 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_97 = add i24 %shl_ln72_131, i24 %mul_ln72_84" [nn.cpp:72]   --->   Operation 3413 'add' 'add_ln72_97' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3414 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_98)   --->   "%mul_ln72_85 = mul i24 %sext_ln72_125, i24 16776629" [nn.cpp:72]   --->   Operation 3414 'mul' 'mul_ln72_85' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3415 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_99)   --->   "%mul_ln72_86 = mul i24 %sext_ln72_94, i24 16771905" [nn.cpp:72]   --->   Operation 3415 'mul' 'mul_ln72_86' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3416 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_104 = add i24 %shl_ln72_138, i24 %mul_ln72_92" [nn.cpp:72]   --->   Operation 3416 'add' 'add_ln72_104' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3417 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_104, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3417 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3418 [1/1] (0.00ns)   --->   "%shl_ln72_139 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_105, i8 0" [nn.cpp:72]   --->   Operation 3418 'bitconcatenate' 'shl_ln72_139' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3419 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_105)   --->   "%mul_ln72_93 = mul i24 %sext_ln72_18, i24 1061" [nn.cpp:72]   --->   Operation 3419 'mul' 'mul_ln72_93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3420 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_105 = add i24 %shl_ln72_139, i24 %mul_ln72_93" [nn.cpp:72]   --->   Operation 3420 'add' 'add_ln72_105' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3421 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_113 = add i24 %shl_ln72_149, i24 %mul_ln72_100" [nn.cpp:72]   --->   Operation 3421 'add' 'add_ln72_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3422 [1/1] (0.00ns)   --->   "%sum_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_113, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3422 'partselect' 'sum_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3423 [1/1] (0.00ns)   --->   "%trunc_ln74_s = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_113, i32 8, i32 22" [nn.cpp:74]   --->   Operation 3423 'partselect' 'trunc_ln74_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3424 [1/1] (2.14ns)   --->   "%sum_145 = add i16 %sum_20, i16 170" [nn.cpp:74]   --->   Operation 3424 'add' 'sum_145' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3425 [1/1] (2.14ns)   --->   "%icmp_ln14_10 = icmp_sgt  i16 %sum_145, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3425 'icmp' 'icmp_ln14_10' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3426 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_122 = add i24 %shl_ln72_160, i24 %mul_ln72_108" [nn.cpp:72]   --->   Operation 3426 'add' 'add_ln72_122' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3427 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_123)   --->   "%mul_ln72_109 = mul i23 %sext_ln72_175, i23 8388554" [nn.cpp:72]   --->   Operation 3427 'mul' 'mul_ln72_109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3428 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_122, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3428 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3429 [1/1] (0.00ns)   --->   "%shl_ln72_161 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_123, i8 0" [nn.cpp:72]   --->   Operation 3429 'bitconcatenate' 'shl_ln72_161' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3430 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_123)   --->   "%sext_ln72_206 = sext i23 %mul_ln72_109" [nn.cpp:72]   --->   Operation 3430 'sext' 'sext_ln72_206' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3431 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_123 = add i24 %shl_ln72_161, i24 %sext_ln72_206" [nn.cpp:72]   --->   Operation 3431 'add' 'add_ln72_123' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3432 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_124)   --->   "%mul_ln72_110 = mul i24 %sext_ln72_125, i24 16775935" [nn.cpp:72]   --->   Operation 3432 'mul' 'mul_ln72_110' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3433 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_125)   --->   "%mul_ln72_111 = mul i24 %sext_ln72_126, i24 16776836" [nn.cpp:72]   --->   Operation 3433 'mul' 'mul_ln72_111' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3434 [1/1] (0.99ns)   --->   "%layer1_output_12 = select i1 %icmp_ln14_12, i15 %add_ln69_12, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3434 'select' 'layer1_output_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 3435 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_143 = add i24 %shl_ln72_187, i24 %mul_ln72_127" [nn.cpp:72]   --->   Operation 3435 'add' 'add_ln72_143' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3436 [1/1] (0.00ns)   --->   "%sum_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_143, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3436 'partselect' 'sum_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3437 [1/1] (0.00ns)   --->   "%trunc_ln74_12 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_143, i32 8, i32 22" [nn.cpp:74]   --->   Operation 3437 'partselect' 'trunc_ln74_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3438 [1/1] (2.14ns)   --->   "%sum_148 = add i16 %sum_26, i16 60" [nn.cpp:74]   --->   Operation 3438 'add' 'sum_148' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3439 [1/1] (2.14ns)   --->   "%icmp_ln14_13 = icmp_sgt  i16 %sum_148, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3439 'icmp' 'icmp_ln14_13' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3440 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_150 = add i24 %shl_ln72_196, i24 %mul_ln72_133" [nn.cpp:72]   --->   Operation 3440 'add' 'add_ln72_150' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3441 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_151)   --->   "%mul_ln72_134 = mul i24 %sext_ln72_188, i24 16775854" [nn.cpp:72]   --->   Operation 3441 'mul' 'mul_ln72_134' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3442 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_150, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3442 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3443 [1/1] (0.00ns)   --->   "%shl_ln72_197 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_152, i8 0" [nn.cpp:72]   --->   Operation 3443 'bitconcatenate' 'shl_ln72_197' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3444 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_151 = add i24 %shl_ln72_197, i24 %mul_ln72_134" [nn.cpp:72]   --->   Operation 3444 'add' 'add_ln72_151' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3445 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_152)   --->   "%mul_ln72_135 = mul i24 %sext_ln72_20, i24 857" [nn.cpp:72]   --->   Operation 3445 'mul' 'mul_ln72_135' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3446 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_160 = add i24 %shl_ln72_207, i24 %mul_ln72_143" [nn.cpp:72]   --->   Operation 3446 'add' 'add_ln72_160' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3447 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_160, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3447 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3448 [1/1] (0.00ns)   --->   "%shl_ln72_208 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_162, i8 0" [nn.cpp:72]   --->   Operation 3448 'bitconcatenate' 'shl_ln72_208' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3449 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_161)   --->   "%mul_ln72_144 = mul i24 %sext_ln72_20, i24 16776986" [nn.cpp:72]   --->   Operation 3449 'mul' 'mul_ln72_144' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3450 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_161 = add i24 %shl_ln72_208, i24 %mul_ln72_144" [nn.cpp:72]   --->   Operation 3450 'add' 'add_ln72_161' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3451 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_168 = add i24 %shl_ln72_216, i24 %mul_ln72_151" [nn.cpp:72]   --->   Operation 3451 'add' 'add_ln72_168' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3452 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_168, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3452 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3453 [1/1] (0.00ns)   --->   "%shl_ln72_217 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_170, i8 0" [nn.cpp:72]   --->   Operation 3453 'bitconcatenate' 'shl_ln72_217' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3454 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_169)   --->   "%mul_ln72_152 = mul i24 %sext_ln72_177, i24 16776495" [nn.cpp:72]   --->   Operation 3454 'mul' 'mul_ln72_152' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3455 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_169 = add i24 %shl_ln72_217, i24 %mul_ln72_152" [nn.cpp:72]   --->   Operation 3455 'add' 'add_ln72_169' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3456 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_170)   --->   "%mul_ln72_153 = mul i24 %sext_ln72_20, i24 470" [nn.cpp:72]   --->   Operation 3456 'mul' 'mul_ln72_153' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3457 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_179 = add i24 %shl_ln72_228, i24 %mul_ln72_162" [nn.cpp:72]   --->   Operation 3457 'add' 'add_ln72_179' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3458 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_179, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3458 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3459 [1/1] (0.00ns)   --->   "%shl_ln72_229 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_181, i8 0" [nn.cpp:72]   --->   Operation 3459 'bitconcatenate' 'shl_ln72_229' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3460 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_180)   --->   "%mul_ln72_163 = mul i24 %sext_ln72_94, i24 639" [nn.cpp:72]   --->   Operation 3460 'mul' 'mul_ln72_163' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3461 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_180 = add i24 %shl_ln72_229, i24 %mul_ln72_163" [nn.cpp:72]   --->   Operation 3461 'add' 'add_ln72_180' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3462 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_181)   --->   "%mul_ln72_164 = mul i23 %sext_ln72_187, i23 8388553" [nn.cpp:72]   --->   Operation 3462 'mul' 'mul_ln72_164' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3463 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_190 = add i24 %shl_ln72_242, i24 %sext_ln72_241" [nn.cpp:72]   --->   Operation 3463 'add' 'add_ln72_190' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3464 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_191)   --->   "%mul_ln72_171 = mul i23 %sext_ln72_175, i23 8388556" [nn.cpp:72]   --->   Operation 3464 'mul' 'mul_ln72_171' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3465 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_190, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3465 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3466 [1/1] (0.00ns)   --->   "%shl_ln72_243 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_192, i8 0" [nn.cpp:72]   --->   Operation 3466 'bitconcatenate' 'shl_ln72_243' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3467 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_191)   --->   "%sext_ln72_242 = sext i23 %mul_ln72_171" [nn.cpp:72]   --->   Operation 3467 'sext' 'sext_ln72_242' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3468 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_191 = add i24 %shl_ln72_243, i24 %sext_ln72_242" [nn.cpp:72]   --->   Operation 3468 'add' 'add_ln72_191' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3469 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_192)   --->   "%mul_ln72_172 = mul i24 %sext_ln72_94, i24 16777113" [nn.cpp:72]   --->   Operation 3469 'mul' 'mul_ln72_172' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3470 [1/1] (0.00ns)   --->   "%shl_ln72_255 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_203, i8 0" [nn.cpp:72]   --->   Operation 3470 'bitconcatenate' 'shl_ln72_255' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3471 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_201)   --->   "%mul_ln72_178 = mul i24 %sext_ln72_177, i24 1878" [nn.cpp:72]   --->   Operation 3471 'mul' 'mul_ln72_178' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3472 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_201 = add i24 %shl_ln72_255, i24 %mul_ln72_178" [nn.cpp:72]   --->   Operation 3472 'add' 'add_ln72_201' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3473 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_208)   --->   "%mul_ln72_183 = mul i24 %sext_ln72_174, i24 16777139" [nn.cpp:72]   --->   Operation 3473 'mul' 'mul_ln72_183' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3474 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_209)   --->   "%mul_ln72_184 = mul i24 %sext_ln72_126, i24 1587" [nn.cpp:72]   --->   Operation 3474 'mul' 'mul_ln72_184' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3475 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_216 = add i24 %shl_ln72_272, i24 %mul_ln72_192" [nn.cpp:72]   --->   Operation 3475 'add' 'add_ln72_216' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3476 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_216, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3476 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3477 [1/1] (0.00ns)   --->   "%shl_ln72_273 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_219, i8 0" [nn.cpp:72]   --->   Operation 3477 'bitconcatenate' 'shl_ln72_273' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3478 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_217)   --->   "%mul_ln72_193 = mul i24 %sext_ln72_18, i24 1744" [nn.cpp:72]   --->   Operation 3478 'mul' 'mul_ln72_193' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3479 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_217 = add i24 %shl_ln72_273, i24 %mul_ln72_193" [nn.cpp:72]   --->   Operation 3479 'add' 'add_ln72_217' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3480 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_218)   --->   "%mul_ln72_194 = mul i24 %sext_ln72_20, i24 16776263" [nn.cpp:72]   --->   Operation 3480 'mul' 'mul_ln72_194' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3481 [1/1] (2.14ns)   --->   "%add_ln69_22 = add i15 %trunc_ln74_21, i15 32746" [nn.cpp:69]   --->   Operation 3481 'add' 'add_ln69_22' <Predicate = (icmp_ln14_23)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3482 [1/1] (0.99ns)   --->   "%layer1_output_23 = select i1 %icmp_ln14_23, i15 %add_ln69_22, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3482 'select' 'layer1_output_23' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 3483 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_237 = add i24 %shl_ln72_292, i24 %mul_ln72_210" [nn.cpp:72]   --->   Operation 3483 'add' 'add_ln72_237' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3484 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_237, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3484 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3485 [1/1] (0.00ns)   --->   "%shl_ln72_293 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_242, i8 0" [nn.cpp:72]   --->   Operation 3485 'bitconcatenate' 'shl_ln72_293' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3486 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_238)   --->   "%mul_ln72_211 = mul i24 %sext_ln72_73, i24 2475" [nn.cpp:72]   --->   Operation 3486 'mul' 'mul_ln72_211' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3487 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_238 = add i24 %shl_ln72_293, i24 %mul_ln72_211" [nn.cpp:72]   --->   Operation 3487 'add' 'add_ln72_238' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3488 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_239)   --->   "%mul_ln72_212 = mul i24 %sext_ln72_125, i24 16776781" [nn.cpp:72]   --->   Operation 3488 'mul' 'mul_ln72_212' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3489 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_240)   --->   "%mul_ln72_213 = mul i24 %sext_ln72_20, i24 16776000" [nn.cpp:72]   --->   Operation 3489 'mul' 'mul_ln72_213' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3490 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_248 = add i24 %shl_ln72_304, i24 %mul_ln72_220" [nn.cpp:72]   --->   Operation 3490 'add' 'add_ln72_248' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3491 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_248, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3491 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3492 [1/1] (0.00ns)   --->   "%shl_ln72_305 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_253, i8 0" [nn.cpp:72]   --->   Operation 3492 'bitconcatenate' 'shl_ln72_305' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3493 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_249)   --->   "%mul_ln72_221 = mul i24 %sext_ln72_100, i24 917" [nn.cpp:72]   --->   Operation 3493 'mul' 'mul_ln72_221' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3494 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_249 = add i24 %shl_ln72_305, i24 %mul_ln72_221" [nn.cpp:72]   --->   Operation 3494 'add' 'add_ln72_249' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3495 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_256 = add i24 %shl_ln72_318, i24 %sext_ln72_298" [nn.cpp:72]   --->   Operation 3495 'add' 'add_ln72_256' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3496 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_257)   --->   "%mul_ln72_225 = mul i23 %sext_ln72_82, i23 8388570" [nn.cpp:72]   --->   Operation 3496 'mul' 'mul_ln72_225' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3497 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_256, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3497 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3498 [1/1] (0.00ns)   --->   "%shl_ln72_319 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_262, i8 0" [nn.cpp:72]   --->   Operation 3498 'bitconcatenate' 'shl_ln72_319' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3499 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_257)   --->   "%sext_ln72_299 = sext i23 %mul_ln72_225" [nn.cpp:72]   --->   Operation 3499 'sext' 'sext_ln72_299' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3500 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_257 = add i24 %shl_ln72_319, i24 %sext_ln72_299" [nn.cpp:72]   --->   Operation 3500 'add' 'add_ln72_257' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3501 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_260)   --->   "%mul_ln72_226 = mul i23 %sext_ln72_101, i23 53" [nn.cpp:72]   --->   Operation 3501 'mul' 'mul_ln72_226' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3502 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_268 = add i24 %shl_ln72_331, i24 %sext_ln72_306" [nn.cpp:72]   --->   Operation 3502 'add' 'add_ln72_268' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3503 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_269)   --->   "%mul_ln72_236 = mul i24 %sext_ln72_85, i24 16776525" [nn.cpp:72]   --->   Operation 3503 'mul' 'mul_ln72_236' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3504 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_268, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3504 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3505 [1/1] (0.00ns)   --->   "%shl_ln72_332 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_274, i8 0" [nn.cpp:72]   --->   Operation 3505 'bitconcatenate' 'shl_ln72_332' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3506 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_269 = add i24 %shl_ln72_332, i24 %mul_ln72_236" [nn.cpp:72]   --->   Operation 3506 'add' 'add_ln72_269' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3507 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_270)   --->   "%mul_ln72_237 = mul i24 %sext_ln72_177, i24 289" [nn.cpp:72]   --->   Operation 3507 'mul' 'mul_ln72_237' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3508 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_271)   --->   "%mul_ln72_238 = mul i24 %sext_ln72_20, i24 867" [nn.cpp:72]   --->   Operation 3508 'mul' 'mul_ln72_238' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3509 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_279 = add i24 %shl_ln72_342, i24 %mul_ln72_246" [nn.cpp:72]   --->   Operation 3509 'add' 'add_ln72_279' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3510 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_279, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3510 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3511 [1/1] (0.00ns)   --->   "%shl_ln72_343 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_285, i8 0" [nn.cpp:72]   --->   Operation 3511 'bitconcatenate' 'shl_ln72_343' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3512 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_280)   --->   "%mul_ln72_247 = mul i24 %sext_ln72_192, i24 1737" [nn.cpp:72]   --->   Operation 3512 'mul' 'mul_ln72_247' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3513 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_280 = add i24 %shl_ln72_343, i24 %mul_ln72_247" [nn.cpp:72]   --->   Operation 3513 'add' 'add_ln72_280' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3514 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_281)   --->   "%mul_ln72_248 = mul i24 %sext_ln72_100, i24 16776426" [nn.cpp:72]   --->   Operation 3514 'mul' 'mul_ln72_248' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3515 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_282)   --->   "%mul_ln72_249 = mul i24 %sext_ln72_18, i24 166" [nn.cpp:72]   --->   Operation 3515 'mul' 'mul_ln72_249' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3516 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_289 = add i24 %shl_ln72_354, i24 %mul_ln72_256" [nn.cpp:72]   --->   Operation 3516 'add' 'add_ln72_289' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3517 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_290)   --->   "%mul_ln72_257 = mul i24 %sext_ln72_79, i24 468" [nn.cpp:72]   --->   Operation 3517 'mul' 'mul_ln72_257' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3518 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_289, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3518 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3519 [1/1] (0.00ns)   --->   "%shl_ln72_355 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_295, i8 0" [nn.cpp:72]   --->   Operation 3519 'bitconcatenate' 'shl_ln72_355' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3520 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_290 = add i24 %shl_ln72_355, i24 %mul_ln72_257" [nn.cpp:72]   --->   Operation 3520 'add' 'add_ln72_290' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3521 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_291)   --->   "%mul_ln72_258 = mul i24 %sext_ln72_177, i24 16777112" [nn.cpp:72]   --->   Operation 3521 'mul' 'mul_ln72_258' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3522 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_292)   --->   "%mul_ln72_259 = mul i24 %sext_ln72_126, i24 16777113" [nn.cpp:72]   --->   Operation 3522 'mul' 'mul_ln72_259' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3523 [1/1] (0.00ns)   --->   "%shl_ln72_371 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_25_read, i7 0" [nn.cpp:72]   --->   Operation 3523 'bitconcatenate' 'shl_ln72_371' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3524 [1/1] (0.00ns)   --->   "%sext_ln72_319 = sext i23 %shl_ln72_371" [nn.cpp:72]   --->   Operation 3524 'sext' 'sext_ln72_319' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3525 [1/1] (0.00ns)   --->   "%shl_ln72_372 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_25_read, i3 0" [nn.cpp:72]   --->   Operation 3525 'bitconcatenate' 'shl_ln72_372' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3526 [1/1] (0.00ns)   --->   "%sext_ln72_320 = sext i19 %shl_ln72_372" [nn.cpp:72]   --->   Operation 3526 'sext' 'sext_ln72_320' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_66 = sub i24 %sext_ln72_319, i24 %sext_ln72_320" [nn.cpp:72]   --->   Operation 3527 'sub' 'sub_ln72_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3528 [1/1] (0.00ns)   --->   "%shl_ln72_373 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_309, i8 0" [nn.cpp:72]   --->   Operation 3528 'bitconcatenate' 'shl_ln72_373' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3529 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_304 = add i24 %shl_ln72_373, i24 %sub_ln72_66" [nn.cpp:72]   --->   Operation 3529 'add' 'add_ln72_304' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3530 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_304, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3530 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3531 [1/1] (0.00ns)   --->   "%shl_ln72_374 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_310, i8 0" [nn.cpp:72]   --->   Operation 3531 'bitconcatenate' 'shl_ln72_374' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3532 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_305)   --->   "%mul_ln72_270 = mul i24 %sext_ln72_192, i24 1189" [nn.cpp:72]   --->   Operation 3532 'mul' 'mul_ln72_270' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3533 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_305 = add i24 %shl_ln72_374, i24 %mul_ln72_270" [nn.cpp:72]   --->   Operation 3533 'add' 'add_ln72_305' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3534 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_306)   --->   "%mul_ln72_271 = mul i24 %sext_ln72_94, i24 683" [nn.cpp:72]   --->   Operation 3534 'mul' 'mul_ln72_271' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3535 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_307)   --->   "%mul_ln72_272 = mul i24 %sext_ln72_126, i24 16775806" [nn.cpp:72]   --->   Operation 3535 'mul' 'mul_ln72_272' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3536 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_315 = add i24 %shl_ln72_382, i24 %mul_ln72_280" [nn.cpp:72]   --->   Operation 3536 'add' 'add_ln72_315' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3537 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_316)   --->   "%mul_ln72_281 = mul i23 %sext_ln72_82, i23 51" [nn.cpp:72]   --->   Operation 3537 'mul' 'mul_ln72_281' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3538 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_315, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3538 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3539 [1/1] (0.00ns)   --->   "%shl_ln72_383 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_322, i8 0" [nn.cpp:72]   --->   Operation 3539 'bitconcatenate' 'shl_ln72_383' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3540 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_316)   --->   "%sext_ln72_324 = sext i23 %mul_ln72_281" [nn.cpp:72]   --->   Operation 3540 'sext' 'sext_ln72_324' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3541 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_316 = add i24 %shl_ln72_383, i24 %sext_ln72_324" [nn.cpp:72]   --->   Operation 3541 'add' 'add_ln72_316' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3542 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_317)   --->   "%mul_ln72_282 = mul i24 %sext_ln72_94, i24 1367" [nn.cpp:72]   --->   Operation 3542 'mul' 'mul_ln72_282' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3543 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_318)   --->   "%mul_ln72_283 = mul i24 %sext_ln72_126, i24 76" [nn.cpp:72]   --->   Operation 3543 'mul' 'mul_ln72_283' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3544 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_327 = add i24 %shl_ln72_397, i24 %sext_ln72_334" [nn.cpp:72]   --->   Operation 3544 'add' 'add_ln72_327' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3545 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_327, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3545 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3546 [1/1] (0.00ns)   --->   "%shl_ln72_398 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_335, i8 0" [nn.cpp:72]   --->   Operation 3546 'bitconcatenate' 'shl_ln72_398' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3547 [1/1] (0.00ns)   --->   "%sext_ln72_336 = sext i22 %sub_ln72_124" [nn.cpp:72]   --->   Operation 3547 'sext' 'sext_ln72_336' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3548 [1/1] (2.42ns)   --->   "%add_ln72_328 = add i24 %shl_ln72_398, i24 %sext_ln72_336" [nn.cpp:72]   --->   Operation 3548 'add' 'add_ln72_328' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3549 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_328, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3549 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3550 [1/1] (0.00ns)   --->   "%shl_ln72_399 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_336, i8 0" [nn.cpp:72]   --->   Operation 3550 'bitconcatenate' 'shl_ln72_399' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3551 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_329)   --->   "%mul_ln72_292 = mul i24 %sext_ln72_94, i24 505" [nn.cpp:72]   --->   Operation 3551 'mul' 'mul_ln72_292' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3552 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_329 = add i24 %shl_ln72_399, i24 %mul_ln72_292" [nn.cpp:72]   --->   Operation 3552 'add' 'add_ln72_329' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3553 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_330)   --->   "%mul_ln72_293 = mul i24 %sext_ln72_20, i24 16776643" [nn.cpp:72]   --->   Operation 3553 'mul' 'mul_ln72_293' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3554 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_343 = add i24 %shl_ln72_418, i24 %mul_ln72_304" [nn.cpp:72]   --->   Operation 3554 'add' 'add_ln72_343' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3555 [1/1] (0.00ns)   --->   "%tmp_352 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_343, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3555 'partselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3556 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_345)   --->   "%mul_ln72_305 = mul i22 %sext_ln72_102, i22 27" [nn.cpp:72]   --->   Operation 3556 'mul' 'mul_ln72_305' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3557 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_354 = add i24 %shl_ln72_431, i24 %mul_ln72_313" [nn.cpp:72]   --->   Operation 3557 'add' 'add_ln72_354' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3558 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_354, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3558 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3559 [1/1] (0.00ns)   --->   "%shl_ln72_432 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_363, i8 0" [nn.cpp:72]   --->   Operation 3559 'bitconcatenate' 'shl_ln72_432' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3560 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_355)   --->   "%mul_ln72_314 = mul i24 %sext_ln72_125, i24 1001" [nn.cpp:72]   --->   Operation 3560 'mul' 'mul_ln72_314' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3561 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_355 = add i24 %shl_ln72_432, i24 %mul_ln72_314" [nn.cpp:72]   --->   Operation 3561 'add' 'add_ln72_355' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3562 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_356)   --->   "%mul_ln72_315 = mul i24 %sext_ln72_100, i24 2926" [nn.cpp:72]   --->   Operation 3562 'mul' 'mul_ln72_315' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3563 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_361 = add i24 %shl_ln72_439, i24 %sext_ln72_357" [nn.cpp:72]   --->   Operation 3563 'add' 'add_ln72_361' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3564 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_361, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3564 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3565 [1/1] (0.00ns)   --->   "%shl_ln72_440 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_370, i8 0" [nn.cpp:72]   --->   Operation 3565 'bitconcatenate' 'shl_ln72_440' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3566 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_362)   --->   "%mul_ln72_321 = mul i24 %sext_ln72_79, i24 811" [nn.cpp:72]   --->   Operation 3566 'mul' 'mul_ln72_321' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3567 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_362 = add i24 %shl_ln72_440, i24 %mul_ln72_321" [nn.cpp:72]   --->   Operation 3567 'add' 'add_ln72_362' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3568 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_363)   --->   "%mul_ln72_322 = mul i22 %sext_ln72_173, i22 22" [nn.cpp:72]   --->   Operation 3568 'mul' 'mul_ln72_322' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3569 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_364)   --->   "%mul_ln72_323 = mul i24 %sext_ln72_94, i24 1836" [nn.cpp:72]   --->   Operation 3569 'mul' 'mul_ln72_323' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3570 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_371 = add i24 %shl_ln72_449, i24 %mul_ln72_329" [nn.cpp:72]   --->   Operation 3570 'add' 'add_ln72_371' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3571 [1/1] (0.00ns)   --->   "%sum_73 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_371, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3571 'partselect' 'sum_73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3572 [1/1] (0.00ns)   --->   "%trunc_ln74_35 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_371, i32 8, i32 22" [nn.cpp:74]   --->   Operation 3572 'partselect' 'trunc_ln74_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3573 [1/1] (2.14ns)   --->   "%sum_172 = add i16 %sum_73, i16 65521" [nn.cpp:74]   --->   Operation 3573 'add' 'sum_172' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3574 [1/1] (2.14ns)   --->   "%icmp_ln14_37 = icmp_sgt  i16 %sum_172, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3574 'icmp' 'icmp_ln14_37' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3575 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_379 = add i24 %shl_ln72_457, i24 %mul_ln72_337" [nn.cpp:72]   --->   Operation 3575 'add' 'add_ln72_379' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3576 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_380)   --->   "%mul_ln72_338 = mul i24 %sext_ln72_85, i24 16776756" [nn.cpp:72]   --->   Operation 3576 'mul' 'mul_ln72_338' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3577 [1/1] (0.00ns)   --->   "%tmp_388 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_379, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3577 'partselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3578 [1/1] (0.00ns)   --->   "%shl_ln72_458 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_388, i8 0" [nn.cpp:72]   --->   Operation 3578 'bitconcatenate' 'shl_ln72_458' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3579 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_380 = add i24 %shl_ln72_458, i24 %mul_ln72_338" [nn.cpp:72]   --->   Operation 3579 'add' 'add_ln72_380' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3580 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_381)   --->   "%mul_ln72_339 = mul i24 %sext_ln72_100, i24 7138" [nn.cpp:72]   --->   Operation 3580 'mul' 'mul_ln72_339' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3581 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_382)   --->   "%mul_ln72_340 = mul i24 %sext_ln72_20, i24 937" [nn.cpp:72]   --->   Operation 3581 'mul' 'mul_ln72_340' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3582 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_389 = add i24 %shl_ln72_466, i24 %mul_ln72_346" [nn.cpp:72]   --->   Operation 3582 'add' 'add_ln72_389' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3583 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_390)   --->   "%mul_ln72_347 = mul i23 %sext_ln72_86, i23 8388567" [nn.cpp:72]   --->   Operation 3583 'mul' 'mul_ln72_347' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3584 [1/1] (0.00ns)   --->   "%tmp_399 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_389, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3584 'partselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3585 [1/1] (0.00ns)   --->   "%shl_ln72_467 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_399, i8 0" [nn.cpp:72]   --->   Operation 3585 'bitconcatenate' 'shl_ln72_467' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3586 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_390)   --->   "%sext_ln72_366 = sext i23 %mul_ln72_347" [nn.cpp:72]   --->   Operation 3586 'sext' 'sext_ln72_366' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3587 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_390 = add i24 %shl_ln72_467, i24 %sext_ln72_366" [nn.cpp:72]   --->   Operation 3587 'add' 'add_ln72_390' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3588 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_391)   --->   "%mul_ln72_348 = mul i24 %sext_ln72_126, i24 204" [nn.cpp:72]   --->   Operation 3588 'mul' 'mul_ln72_348' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3589 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_392)   --->   "%mul_ln72_349 = mul i24 %sext_ln72_20, i24 16775792" [nn.cpp:72]   --->   Operation 3589 'mul' 'mul_ln72_349' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3590 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_398 = add i24 %shl_ln72_475, i24 %mul_ln72_356" [nn.cpp:72]   --->   Operation 3590 'add' 'add_ln72_398' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3591 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_399)   --->   "%mul_ln72_357 = mul i22 %sext_ln72_80, i22 27" [nn.cpp:72]   --->   Operation 3591 'mul' 'mul_ln72_357' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3592 [1/1] (0.00ns)   --->   "%tmp_408 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_398, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3592 'partselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3593 [1/1] (0.00ns)   --->   "%shl_ln72_476 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_408, i8 0" [nn.cpp:72]   --->   Operation 3593 'bitconcatenate' 'shl_ln72_476' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3594 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_399)   --->   "%sext_ln72_367 = sext i22 %mul_ln72_357" [nn.cpp:72]   --->   Operation 3594 'sext' 'sext_ln72_367' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3595 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_399 = add i24 %shl_ln72_476, i24 %sext_ln72_367" [nn.cpp:72]   --->   Operation 3595 'add' 'add_ln72_399' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3596 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_400)   --->   "%mul_ln72_358 = mul i24 %sext_ln72_174, i24 203" [nn.cpp:72]   --->   Operation 3596 'mul' 'mul_ln72_358' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3597 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_402)   --->   "%mul_ln72_359 = mul i24 %sext_ln72_188, i24 477" [nn.cpp:72]   --->   Operation 3597 'mul' 'mul_ln72_359' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3598 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_412 = add i24 %shl_ln72_487, i24 %mul_ln72_368" [nn.cpp:72]   --->   Operation 3598 'add' 'add_ln72_412' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3599 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_412, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3599 'partselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3600 [1/1] (0.00ns)   --->   "%shl_ln72_488 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_423, i8 0" [nn.cpp:72]   --->   Operation 3600 'bitconcatenate' 'shl_ln72_488' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3601 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_413)   --->   "%mul_ln72_369 = mul i24 %sext_ln72_125, i24 1469" [nn.cpp:72]   --->   Operation 3601 'mul' 'mul_ln72_369' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3602 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_413 = add i24 %shl_ln72_488, i24 %mul_ln72_369" [nn.cpp:72]   --->   Operation 3602 'add' 'add_ln72_413' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3603 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_414)   --->   "%mul_ln72_370 = mul i24 %sext_ln72_20, i24 16776632" [nn.cpp:72]   --->   Operation 3603 'mul' 'mul_ln72_370' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3604 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_415)   --->   "%mul_ln72_371 = mul i24 %sext_ln72_161, i24 16776849" [nn.cpp:72]   --->   Operation 3604 'mul' 'mul_ln72_371' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3605 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_418 = add i24 %shl_ln72_493, i24 %sext_ln72_370" [nn.cpp:72]   --->   Operation 3605 'add' 'add_ln72_418' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3606 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_418, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3606 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3607 [1/1] (0.00ns)   --->   "%shl_ln72_494 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_429, i8 0" [nn.cpp:72]   --->   Operation 3607 'bitconcatenate' 'shl_ln72_494' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3608 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_419)   --->   "%mul_ln72_376 = mul i24 %sext_ln72_126, i24 431" [nn.cpp:72]   --->   Operation 3608 'mul' 'mul_ln72_376' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3609 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_419 = add i24 %shl_ln72_494, i24 %mul_ln72_376" [nn.cpp:72]   --->   Operation 3609 'add' 'add_ln72_419' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3610 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_420)   --->   "%mul_ln72_377 = mul i24 %sext_ln72_20, i24 1074" [nn.cpp:72]   --->   Operation 3610 'mul' 'mul_ln72_377' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3611 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_431 = add i24 %shl_ln72_507, i24 %mul_ln72_383" [nn.cpp:72]   --->   Operation 3611 'add' 'add_ln72_431' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3612 [1/1] (0.00ns)   --->   "%shl_ln72_508 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_32_read, i1 0" [nn.cpp:72]   --->   Operation 3612 'bitconcatenate' 'shl_ln72_508' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3613 [1/1] (0.00ns)   --->   "%sext_ln72_387 = sext i17 %shl_ln72_508" [nn.cpp:72]   --->   Operation 3613 'sext' 'sext_ln72_387' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln72_388 = sext i17 %shl_ln72_508" [nn.cpp:72]   --->   Operation 3614 'sext' 'sext_ln72_388' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3615 [1/1] (2.25ns)   --->   "%sub_ln72_84 = sub i20 %sext_ln72_388, i20 %sext_ln72_89" [nn.cpp:72]   --->   Operation 3615 'sub' 'sub_ln72_84' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3616 [1/1] (0.00ns)   --->   "%tmp_443 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_431, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3616 'partselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3617 [1/1] (0.00ns)   --->   "%shl_ln72_509 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_443, i8 0" [nn.cpp:72]   --->   Operation 3617 'bitconcatenate' 'shl_ln72_509' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln72_389 = sext i20 %sub_ln72_84" [nn.cpp:72]   --->   Operation 3618 'sext' 'sext_ln72_389' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3619 [1/1] (2.42ns)   --->   "%add_ln72_432 = add i24 %shl_ln72_509, i24 %sext_ln72_389" [nn.cpp:72]   --->   Operation 3619 'add' 'add_ln72_432' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3620 [1/1] (0.00ns)   --->   "%tmp_444 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_432, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3620 'partselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3621 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_434)   --->   "%mul_ln72_384 = mul i23 %sext_ln72_92, i23 8388573" [nn.cpp:72]   --->   Operation 3621 'mul' 'mul_ln72_384' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3622 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_441 = add i24 %shl_ln72_522, i24 %mul_ln72_389" [nn.cpp:72]   --->   Operation 3622 'add' 'add_ln72_441' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3623 [1/1] (2.18ns)   --->   "%sub_ln72_88 = sub i18 0, i18 %sext_ln72_387" [nn.cpp:72]   --->   Operation 3623 'sub' 'sub_ln72_88' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3624 [1/1] (0.00ns)   --->   "%tmp_453 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_441, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3624 'partselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3625 [1/1] (0.00ns)   --->   "%shl_ln72_523 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_453, i8 0" [nn.cpp:72]   --->   Operation 3625 'bitconcatenate' 'shl_ln72_523' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3626 [1/1] (0.00ns)   --->   "%sext_ln72_402 = sext i18 %sub_ln72_88" [nn.cpp:72]   --->   Operation 3626 'sext' 'sext_ln72_402' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3627 [1/1] (2.42ns)   --->   "%add_ln72_442 = add i24 %shl_ln72_523, i24 %sext_ln72_402" [nn.cpp:72]   --->   Operation 3627 'add' 'add_ln72_442' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3628 [1/1] (0.00ns)   --->   "%tmp_454 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_442, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3628 'partselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3629 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_447 = add i24 %shl_ln72_530, i24 %mul_ln72_394" [nn.cpp:72]   --->   Operation 3629 'add' 'add_ln72_447' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3630 [1/1] (0.00ns)   --->   "%tmp_459 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_447, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3630 'partselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3631 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_448)   --->   "%mul_ln72_395 = mul i24 %sext_ln72_174, i24 188" [nn.cpp:72]   --->   Operation 3631 'mul' 'mul_ln72_395' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3632 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_455 = add i24 %shl_ln72_539, i24 %mul_ln72_402" [nn.cpp:72]   --->   Operation 3632 'add' 'add_ln72_455' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3633 [1/1] (0.00ns)   --->   "%tmp_467 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_455, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3633 'partselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3634 [1/1] (0.00ns)   --->   "%shl_ln72_540 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_467, i8 0" [nn.cpp:72]   --->   Operation 3634 'bitconcatenate' 'shl_ln72_540' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3635 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_456)   --->   "%mul_ln72_403 = mul i24 %sext_ln72_94, i24 441" [nn.cpp:72]   --->   Operation 3635 'mul' 'mul_ln72_403' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3636 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_456 = add i24 %shl_ln72_540, i24 %mul_ln72_403" [nn.cpp:72]   --->   Operation 3636 'add' 'add_ln72_456' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3637 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_466 = add i24 %shl_ln72_553, i24 %mul_ln72_411" [nn.cpp:72]   --->   Operation 3637 'add' 'add_ln72_466' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3638 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_467)   --->   "%mul_ln72_412 = mul i24 %sext_ln72_85, i24 16777110" [nn.cpp:72]   --->   Operation 3638 'mul' 'mul_ln72_412' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3639 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_466, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3639 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3640 [1/1] (0.00ns)   --->   "%shl_ln72_554 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_478, i8 0" [nn.cpp:72]   --->   Operation 3640 'bitconcatenate' 'shl_ln72_554' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3641 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_467 = add i24 %shl_ln72_554, i24 %mul_ln72_412" [nn.cpp:72]   --->   Operation 3641 'add' 'add_ln72_467' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3642 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_468)   --->   "%mul_ln72_413 = mul i23 %sext_ln72_187, i23 54" [nn.cpp:72]   --->   Operation 3642 'mul' 'mul_ln72_413' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3643 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_469)   --->   "%mul_ln72_414 = mul i24 %sext_ln72_20, i24 1071" [nn.cpp:72]   --->   Operation 3643 'mul' 'mul_ln72_414' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3644 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_477)   --->   "%mul_ln72_418 = mul i23 %sext_ln72_175, i23 8388553" [nn.cpp:72]   --->   Operation 3644 'mul' 'mul_ln72_418' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3645 [1/1] (0.00ns)   --->   "%shl_ln72_567 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_489, i8 0" [nn.cpp:72]   --->   Operation 3645 'bitconcatenate' 'shl_ln72_567' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3646 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_477)   --->   "%sext_ln72_426 = sext i23 %mul_ln72_418" [nn.cpp:72]   --->   Operation 3646 'sext' 'sext_ln72_426' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3647 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_477 = add i24 %shl_ln72_567, i24 %sext_ln72_426" [nn.cpp:72]   --->   Operation 3647 'add' 'add_ln72_477' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3648 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_480 = add i24 %sext_ln72_432, i24 %sext_ln72_433" [nn.cpp:72]   --->   Operation 3648 'add' 'add_ln72_480' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3649 [1/1] (2.14ns)   --->   "%sub_ln72_4 = sub i17 0, i17 %sext_ln72_78" [nn.cpp:72]   --->   Operation 3649 'sub' 'sub_ln72_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3650 [1/1] (0.00ns)   --->   "%tmp_493 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_480, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3650 'partselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3651 [1/1] (0.00ns)   --->   "%shl_ln72_573 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_493, i8 0" [nn.cpp:72]   --->   Operation 3651 'bitconcatenate' 'shl_ln72_573' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3652 [1/1] (0.00ns)   --->   "%sext_ln72_434 = sext i17 %sub_ln72_4" [nn.cpp:72]   --->   Operation 3652 'sext' 'sext_ln72_434' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3653 [1/1] (2.42ns)   --->   "%add_ln72_481 = add i24 %shl_ln72_573, i24 %sext_ln72_434" [nn.cpp:72]   --->   Operation 3653 'add' 'add_ln72_481' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3654 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_482)   --->   "%mul_ln72_421 = mul i22 %sext_ln72_96, i22 21" [nn.cpp:72]   --->   Operation 3654 'mul' 'mul_ln72_421' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3655 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_481, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3655 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3656 [1/1] (0.00ns)   --->   "%shl_ln72_574 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_494, i8 0" [nn.cpp:72]   --->   Operation 3656 'bitconcatenate' 'shl_ln72_574' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3657 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_482)   --->   "%sext_ln72_435 = sext i22 %mul_ln72_421" [nn.cpp:72]   --->   Operation 3657 'sext' 'sext_ln72_435' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3658 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_482 = add i24 %shl_ln72_574, i24 %sext_ln72_435" [nn.cpp:72]   --->   Operation 3658 'add' 'add_ln72_482' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3659 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_484)   --->   "%mul_ln72_422 = mul i22 %sext_ln72_102, i22 4194285" [nn.cpp:72]   --->   Operation 3659 'mul' 'mul_ln72_422' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3660 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_485)   --->   "%mul_ln72_423 = mul i24 %sext_ln72_20, i24 16777134" [nn.cpp:72]   --->   Operation 3660 'mul' 'mul_ln72_423' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3661 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_491 = add i24 %shl_ln72_582, i24 %mul_ln72_430" [nn.cpp:72]   --->   Operation 3661 'add' 'add_ln72_491' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3662 [1/1] (0.00ns)   --->   "%tmp_504 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_491, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3662 'partselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3663 [1/1] (0.00ns)   --->   "%shl_ln72_583 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_504, i8 0" [nn.cpp:72]   --->   Operation 3663 'bitconcatenate' 'shl_ln72_583' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3664 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_492)   --->   "%mul_ln72_431 = mul i24 %sext_ln72_73, i24 16774704" [nn.cpp:72]   --->   Operation 3664 'mul' 'mul_ln72_431' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3665 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_492 = add i24 %shl_ln72_583, i24 %mul_ln72_431" [nn.cpp:72]   --->   Operation 3665 'add' 'add_ln72_492' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3666 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_493)   --->   "%mul_ln72_432 = mul i24 %sext_ln72_125, i24 630" [nn.cpp:72]   --->   Operation 3666 'mul' 'mul_ln72_432' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3667 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_494)   --->   "%mul_ln72_433 = mul i24 %sext_ln72_126, i24 1825" [nn.cpp:72]   --->   Operation 3667 'mul' 'mul_ln72_433' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3668 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_505 = add i24 %shl_ln72_596, i24 %mul_ln72_444" [nn.cpp:72]   --->   Operation 3668 'add' 'add_ln72_505' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3669 [1/1] (0.00ns)   --->   "%shl_ln72_597 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln72_24, i9 0" [nn.cpp:72]   --->   Operation 3669 'bitconcatenate' 'shl_ln72_597' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3670 [1/1] (0.00ns)   --->   "%shl_ln72_598 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_34_read, i4 0" [nn.cpp:72]   --->   Operation 3670 'bitconcatenate' 'shl_ln72_598' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3671 [1/1] (0.00ns)   --->   "%sext_ln72_440 = sext i20 %shl_ln72_598" [nn.cpp:72]   --->   Operation 3671 'sext' 'sext_ln72_440' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_100 = sub i24 %shl_ln72_597, i24 %sext_ln72_440" [nn.cpp:72]   --->   Operation 3672 'sub' 'sub_ln72_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3673 [1/1] (0.00ns)   --->   "%tmp_518 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_505, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3673 'partselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3674 [1/1] (0.00ns)   --->   "%shl_ln72_599 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_518, i8 0" [nn.cpp:72]   --->   Operation 3674 'bitconcatenate' 'shl_ln72_599' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3675 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_506 = add i24 %shl_ln72_599, i24 %sub_ln72_100" [nn.cpp:72]   --->   Operation 3675 'add' 'add_ln72_506' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3676 [1/1] (0.00ns)   --->   "%tmp_519 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_506, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3676 'partselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3677 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_507)   --->   "%mul_ln72_445 = mul i24 %sext_ln72_125, i24 16776869" [nn.cpp:72]   --->   Operation 3677 'mul' 'mul_ln72_445' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3678 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_508)   --->   "%mul_ln72_446 = mul i24 %sext_ln72_100, i24 241" [nn.cpp:72]   --->   Operation 3678 'mul' 'mul_ln72_446' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3679 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_518 = add i24 %shl_ln72_616, i24 %sext_ln72_445" [nn.cpp:72]   --->   Operation 3679 'add' 'add_ln72_518' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3680 [1/1] (0.00ns)   --->   "%tmp_531 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_518, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3680 'partselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3681 [1/1] (0.00ns)   --->   "%shl_ln72_617 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_531, i8 0" [nn.cpp:72]   --->   Operation 3681 'bitconcatenate' 'shl_ln72_617' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3682 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_519)   --->   "%mul_ln72_454 = mul i24 %sext_ln72_94, i24 968" [nn.cpp:72]   --->   Operation 3682 'mul' 'mul_ln72_454' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3683 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_519 = add i24 %shl_ln72_617, i24 %mul_ln72_454" [nn.cpp:72]   --->   Operation 3683 'add' 'add_ln72_519' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3684 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_520)   --->   "%mul_ln72_455 = mul i24 %sext_ln72_100, i24 153" [nn.cpp:72]   --->   Operation 3684 'mul' 'mul_ln72_455' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3685 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_530)   --->   "%mul_ln72_459 = mul i22 %sext_ln72_80, i22 4194279" [nn.cpp:72]   --->   Operation 3685 'mul' 'mul_ln72_459' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3686 [1/1] (0.00ns)   --->   "%shl_ln72_631 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_543, i8 0" [nn.cpp:72]   --->   Operation 3686 'bitconcatenate' 'shl_ln72_631' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3687 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_530)   --->   "%sext_ln72_458 = sext i22 %mul_ln72_459" [nn.cpp:72]   --->   Operation 3687 'sext' 'sext_ln72_458' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3688 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_530 = add i24 %shl_ln72_631, i24 %sext_ln72_458" [nn.cpp:72]   --->   Operation 3688 'add' 'add_ln72_530' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3689 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_531)   --->   "%mul_ln72_460 = mul i22 %sext_ln72_173, i22 4194279" [nn.cpp:72]   --->   Operation 3689 'mul' 'mul_ln72_460' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3690 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_540 = add i24 %shl_ln72_643, i24 %mul_ln72_466" [nn.cpp:72]   --->   Operation 3690 'add' 'add_ln72_540' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3691 [1/1] (0.00ns)   --->   "%tmp_554 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_540, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3691 'partselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3692 [1/1] (0.00ns)   --->   "%shl_ln72_644 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_554, i8 0" [nn.cpp:72]   --->   Operation 3692 'bitconcatenate' 'shl_ln72_644' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3693 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_541)   --->   "%mul_ln72_467 = mul i24 %sext_ln72_161, i24 596" [nn.cpp:72]   --->   Operation 3693 'mul' 'mul_ln72_467' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3694 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_541 = add i24 %shl_ln72_644, i24 %mul_ln72_467" [nn.cpp:72]   --->   Operation 3694 'add' 'add_ln72_541' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3695 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_551 = add i24 %shl_ln72_658, i24 %sext_ln72_480" [nn.cpp:72]   --->   Operation 3695 'add' 'add_ln72_551' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3696 [1/1] (0.00ns)   --->   "%tmp_565 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_31_read, i4 0" [nn.cpp:72]   --->   Operation 3696 'bitconcatenate' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3697 [1/1] (0.00ns)   --->   "%sext_ln72_481 = sext i20 %tmp_565" [nn.cpp:72]   --->   Operation 3697 'sext' 'sext_ln72_481' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3698 [1/1] (2.28ns)   --->   "%sub_ln72_129 = sub i21 %sext_ln72_81, i21 %sext_ln72_481" [nn.cpp:72]   --->   Operation 3698 'sub' 'sub_ln72_129' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3699 [1/1] (0.00ns)   --->   "%tmp_566 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_551, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3699 'partselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3700 [1/1] (0.00ns)   --->   "%shl_ln72_659 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_566, i8 0" [nn.cpp:72]   --->   Operation 3700 'bitconcatenate' 'shl_ln72_659' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3701 [1/1] (0.00ns)   --->   "%sext_ln72_482 = sext i21 %sub_ln72_129" [nn.cpp:72]   --->   Operation 3701 'sext' 'sext_ln72_482' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3702 [1/1] (2.42ns)   --->   "%add_ln72_552 = add i24 %shl_ln72_659, i24 %sext_ln72_482" [nn.cpp:72]   --->   Operation 3702 'add' 'add_ln72_552' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3703 [1/1] (0.00ns)   --->   "%sum_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_552, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3703 'partselect' 'sum_109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3704 [1/1] (0.00ns)   --->   "%trunc_ln74_53 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_552, i32 8, i32 22" [nn.cpp:74]   --->   Operation 3704 'partselect' 'trunc_ln74_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3705 [1/1] (0.00ns)   --->   "%zext_ln85_69 = zext i15 %layer1_output_12" [nn.cpp:85]   --->   Operation 3705 'zext' 'zext_ln85_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3706 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_38)   --->   "%mul_ln85_34 = mul i24 %zext_ln85_69, i24 714" [nn.cpp:85]   --->   Operation 3706 'mul' 'mul_ln85_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3707 [1/1] (5.58ns)   --->   "%mul_ln85_49 = mul i24 %zext_ln85_69, i24 16776904" [nn.cpp:85]   --->   Operation 3707 'mul' 'mul_ln85_49' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3708 [1/1] (0.00ns)   --->   "%tmp_632 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_49, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3708 'partselect' 'tmp_632' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.94>
ST_12 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln72_21 = sext i16 %input_41_read" [nn.cpp:72]   --->   Operation 3709 'sext' 'sext_ln72_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3710 [1/1] (0.99ns)   --->   "%layer1_output = select i1 %icmp_ln14, i15 %add_ln69, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3710 'select' 'layer1_output' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 3711 [1/1] (0.00ns)   --->   "%shl_ln72_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:72]   --->   Operation 3711 'bitconcatenate' 'shl_ln72_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln72_91 = sext i22 %sub_ln72_14" [nn.cpp:72]   --->   Operation 3712 'sext' 'sext_ln72_91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3713 [1/1] (2.42ns)   --->   "%add_ln72_19 = add i24 %shl_ln72_38, i24 %sext_ln72_91" [nn.cpp:72]   --->   Operation 3713 'add' 'add_ln72_19' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3714 [1/1] (0.00ns)   --->   "%sext_ln72_95 = sext i16 %input_36_read" [nn.cpp:72]   --->   Operation 3714 'sext' 'sext_ln72_95' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3715 [1/1] (0.00ns)   --->   "%shl_ln72_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_36_read, i6 0" [nn.cpp:72]   --->   Operation 3715 'bitconcatenate' 'shl_ln72_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln72_97 = sext i22 %shl_ln72_39" [nn.cpp:72]   --->   Operation 3716 'sext' 'sext_ln72_97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3717 [1/1] (0.00ns)   --->   "%shl_ln72_40 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_36_read, i4 0" [nn.cpp:72]   --->   Operation 3717 'bitconcatenate' 'shl_ln72_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3718 [1/1] (0.00ns)   --->   "%sext_ln72_98 = sext i20 %shl_ln72_40" [nn.cpp:72]   --->   Operation 3718 'sext' 'sext_ln72_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3719 [1/1] (2.35ns)   --->   "%sub_ln72_15 = sub i23 %sext_ln72_98, i23 %sext_ln72_97" [nn.cpp:72]   --->   Operation 3719 'sub' 'sub_ln72_15' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3720 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_19, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3720 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3721 [1/1] (0.00ns)   --->   "%shl_ln72_41 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0" [nn.cpp:72]   --->   Operation 3721 'bitconcatenate' 'shl_ln72_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3722 [1/1] (0.00ns)   --->   "%sext_ln72_99 = sext i23 %sub_ln72_15" [nn.cpp:72]   --->   Operation 3722 'sext' 'sext_ln72_99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3723 [1/1] (2.42ns)   --->   "%add_ln72_20 = add i24 %shl_ln72_41, i24 %sext_ln72_99" [nn.cpp:72]   --->   Operation 3723 'add' 'add_ln72_20' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3724 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_21)   --->   "%mul_ln72_12 = mul i22 %sext_ln72_102, i22 21" [nn.cpp:72]   --->   Operation 3724 'mul' 'mul_ln72_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3725 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_20, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3725 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3726 [1/1] (0.00ns)   --->   "%shl_ln72_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0" [nn.cpp:72]   --->   Operation 3726 'bitconcatenate' 'shl_ln72_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3727 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_21)   --->   "%sext_ln72_103 = sext i22 %mul_ln72_12" [nn.cpp:72]   --->   Operation 3727 'sext' 'sext_ln72_103' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3728 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_21 = add i24 %shl_ln72_42, i24 %sext_ln72_103" [nn.cpp:72]   --->   Operation 3728 'add' 'add_ln72_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3729 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_28 = add i24 %shl_ln72_50, i24 %mul_ln72_18" [nn.cpp:72]   --->   Operation 3729 'add' 'add_ln72_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3730 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_28, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3730 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3731 [1/1] (0.00ns)   --->   "%shl_ln72_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0" [nn.cpp:72]   --->   Operation 3731 'bitconcatenate' 'shl_ln72_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3732 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_29)   --->   "%mul_ln72_19 = mul i24 %sext_ln72_20, i24 1540" [nn.cpp:72]   --->   Operation 3732 'mul' 'mul_ln72_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3733 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_29 = add i24 %shl_ln72_51, i24 %mul_ln72_19" [nn.cpp:72]   --->   Operation 3733 'add' 'add_ln72_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3734 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_39 = add i24 %shl_ln72_63, i24 %mul_ln72_28" [nn.cpp:72]   --->   Operation 3734 'add' 'add_ln72_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3735 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_39, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3735 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3736 [1/1] (0.00ns)   --->   "%shl_ln72_64 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0" [nn.cpp:72]   --->   Operation 3736 'bitconcatenate' 'shl_ln72_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3737 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_40)   --->   "%mul_ln72_29 = mul i24 %sext_ln72_125, i24 16775950" [nn.cpp:72]   --->   Operation 3737 'mul' 'mul_ln72_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3738 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_40 = add i24 %shl_ln72_64, i24 %mul_ln72_29" [nn.cpp:72]   --->   Operation 3738 'add' 'add_ln72_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3739 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_41)   --->   "%mul_ln72_30 = mul i24 %sext_ln72_126, i24 2412" [nn.cpp:72]   --->   Operation 3739 'mul' 'mul_ln72_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3740 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_42)   --->   "%mul_ln72_31 = mul i24 %sext_ln72_20, i24 439" [nn.cpp:72]   --->   Operation 3740 'mul' 'mul_ln72_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3741 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_49 = add i24 %shl_ln72_73, i24 %mul_ln72_39" [nn.cpp:72]   --->   Operation 3741 'add' 'add_ln72_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3742 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_49, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3742 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3743 [1/1] (0.00ns)   --->   "%shl_ln72_74 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0" [nn.cpp:72]   --->   Operation 3743 'bitconcatenate' 'shl_ln72_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3744 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_50)   --->   "%mul_ln72_40 = mul i24 %sext_ln72_94, i24 16775713" [nn.cpp:72]   --->   Operation 3744 'mul' 'mul_ln72_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3745 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_50 = add i24 %shl_ln72_74, i24 %mul_ln72_40" [nn.cpp:72]   --->   Operation 3745 'add' 'add_ln72_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3746 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_51)   --->   "%mul_ln72_41 = mul i24 %sext_ln72_126, i24 1442" [nn.cpp:72]   --->   Operation 3746 'mul' 'mul_ln72_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3747 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_62 = add i24 %shl_ln72_91, i24 %mul_ln72_49" [nn.cpp:72]   --->   Operation 3747 'add' 'add_ln72_62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3748 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_62, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3748 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3749 [1/1] (0.00ns)   --->   "%shl_ln72_92 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_63, i8 0" [nn.cpp:72]   --->   Operation 3749 'bitconcatenate' 'shl_ln72_92' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3750 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_63)   --->   "%mul_ln72_50 = mul i24 %sext_ln72_125, i24 16776934" [nn.cpp:72]   --->   Operation 3750 'mul' 'mul_ln72_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3751 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_63 = add i24 %shl_ln72_92, i24 %mul_ln72_50" [nn.cpp:72]   --->   Operation 3751 'add' 'add_ln72_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3752 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_64)   --->   "%mul_ln72_51 = mul i24 %sext_ln72_161, i24 3376" [nn.cpp:72]   --->   Operation 3752 'mul' 'mul_ln72_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3753 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_73 = add i24 %shl_ln72_103, i24 %mul_ln72_60" [nn.cpp:72]   --->   Operation 3753 'add' 'add_ln72_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3754 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_74)   --->   "%mul_ln72_61 = mul i22 %sext_ln72_87, i22 4194281" [nn.cpp:72]   --->   Operation 3754 'mul' 'mul_ln72_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3755 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_73, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3755 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3756 [1/1] (0.00ns)   --->   "%shl_ln72_104 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_74, i8 0" [nn.cpp:72]   --->   Operation 3756 'bitconcatenate' 'shl_ln72_104' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3757 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_74)   --->   "%sext_ln72_172 = sext i22 %mul_ln72_61" [nn.cpp:72]   --->   Operation 3757 'sext' 'sext_ln72_172' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3758 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_74 = add i24 %shl_ln72_104, i24 %sext_ln72_172" [nn.cpp:72]   --->   Operation 3758 'add' 'add_ln72_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3759 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_75)   --->   "%mul_ln72_62 = mul i24 %sext_ln72_174, i24 16776836" [nn.cpp:72]   --->   Operation 3759 'mul' 'mul_ln72_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3760 [1/1] (0.00ns)   --->   "%sext_ln72_176 = sext i16 %input_34_read" [nn.cpp:72]   --->   Operation 3760 'sext' 'sext_ln72_176' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3761 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_76)   --->   "%mul_ln72_63 = mul i24 %sext_ln72_177, i24 16776875" [nn.cpp:72]   --->   Operation 3761 'mul' 'mul_ln72_63' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3762 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_87 = add i24 %shl_ln72_119, i24 %mul_ln72_74" [nn.cpp:72]   --->   Operation 3762 'add' 'add_ln72_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3763 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_87, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3763 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3764 [1/1] (0.00ns)   --->   "%shl_ln72_120 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_88, i8 0" [nn.cpp:72]   --->   Operation 3764 'bitconcatenate' 'shl_ln72_120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3765 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_88)   --->   "%mul_ln72_75 = mul i24 %sext_ln72_100, i24 16777074" [nn.cpp:72]   --->   Operation 3765 'mul' 'mul_ln72_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3766 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_88 = add i24 %shl_ln72_120, i24 %mul_ln72_75" [nn.cpp:72]   --->   Operation 3766 'add' 'add_ln72_88' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3767 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_89)   --->   "%mul_ln72_76 = mul i24 %sext_ln72_18, i24 16776860" [nn.cpp:72]   --->   Operation 3767 'mul' 'mul_ln72_76' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3768 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_90)   --->   "%mul_ln72_77 = mul i24 %sext_ln72_20, i24 16775731" [nn.cpp:72]   --->   Operation 3768 'mul' 'mul_ln72_77' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3769 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_97 = add i24 %shl_ln72_131, i24 %mul_ln72_84" [nn.cpp:72]   --->   Operation 3769 'add' 'add_ln72_97' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3770 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_97, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3770 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3771 [1/1] (0.00ns)   --->   "%shl_ln72_132 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_98, i8 0" [nn.cpp:72]   --->   Operation 3771 'bitconcatenate' 'shl_ln72_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3772 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_98)   --->   "%mul_ln72_85 = mul i24 %sext_ln72_125, i24 16776629" [nn.cpp:72]   --->   Operation 3772 'mul' 'mul_ln72_85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3773 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_98 = add i24 %shl_ln72_132, i24 %mul_ln72_85" [nn.cpp:72]   --->   Operation 3773 'add' 'add_ln72_98' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3774 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_99)   --->   "%mul_ln72_86 = mul i24 %sext_ln72_94, i24 16771905" [nn.cpp:72]   --->   Operation 3774 'mul' 'mul_ln72_86' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3775 [1/1] (0.00ns)   --->   "%sext_ln72_189 = sext i16 %input_40_read" [nn.cpp:72]   --->   Operation 3775 'sext' 'sext_ln72_189' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3776 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_100)   --->   "%mul_ln72_87 = mul i21 %sext_ln72_189, i21 2097141" [nn.cpp:72]   --->   Operation 3776 'mul' 'mul_ln72_87' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3777 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_105 = add i24 %shl_ln72_139, i24 %mul_ln72_93" [nn.cpp:72]   --->   Operation 3777 'add' 'add_ln72_105' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3778 [1/1] (0.00ns)   --->   "%sum_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_105, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3778 'partselect' 'sum_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3779 [1/1] (0.00ns)   --->   "%trunc_ln74_9 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_105, i32 8, i32 22" [nn.cpp:74]   --->   Operation 3779 'partselect' 'trunc_ln74_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3780 [1/1] (2.14ns)   --->   "%sum_144 = add i16 %sum_18, i16 65462" [nn.cpp:74]   --->   Operation 3780 'add' 'sum_144' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3781 [1/1] (2.14ns)   --->   "%icmp_ln14_9 = icmp_sgt  i16 %sum_144, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3781 'icmp' 'icmp_ln14_9' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3782 [1/1] (2.14ns)   --->   "%add_ln69_10 = add i15 %trunc_ln74_s, i15 170" [nn.cpp:69]   --->   Operation 3782 'add' 'add_ln69_10' <Predicate = (icmp_ln14_10)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3783 [1/1] (0.99ns)   --->   "%layer1_output_10 = select i1 %icmp_ln14_10, i15 %add_ln69_10, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3783 'select' 'layer1_output_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 3784 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_123 = add i24 %shl_ln72_161, i24 %sext_ln72_206" [nn.cpp:72]   --->   Operation 3784 'add' 'add_ln72_123' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3785 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_123, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3785 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3786 [1/1] (0.00ns)   --->   "%shl_ln72_162 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_124, i8 0" [nn.cpp:72]   --->   Operation 3786 'bitconcatenate' 'shl_ln72_162' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3787 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_124)   --->   "%mul_ln72_110 = mul i24 %sext_ln72_125, i24 16775935" [nn.cpp:72]   --->   Operation 3787 'mul' 'mul_ln72_110' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3788 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_124 = add i24 %shl_ln72_162, i24 %mul_ln72_110" [nn.cpp:72]   --->   Operation 3788 'add' 'add_ln72_124' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3789 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_125)   --->   "%mul_ln72_111 = mul i24 %sext_ln72_126, i24 16776836" [nn.cpp:72]   --->   Operation 3789 'mul' 'mul_ln72_111' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3790 [1/1] (2.14ns)   --->   "%add_ln69_13 = add i15 %trunc_ln74_12, i15 60" [nn.cpp:69]   --->   Operation 3790 'add' 'add_ln69_13' <Predicate = (icmp_ln14_13)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3791 [1/1] (0.99ns)   --->   "%layer1_output_13 = select i1 %icmp_ln14_13, i15 %add_ln69_13, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3791 'select' 'layer1_output_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 3792 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_151 = add i24 %shl_ln72_197, i24 %mul_ln72_134" [nn.cpp:72]   --->   Operation 3792 'add' 'add_ln72_151' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3793 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_151, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3793 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3794 [1/1] (0.00ns)   --->   "%shl_ln72_198 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_153, i8 0" [nn.cpp:72]   --->   Operation 3794 'bitconcatenate' 'shl_ln72_198' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3795 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_152)   --->   "%mul_ln72_135 = mul i24 %sext_ln72_20, i24 857" [nn.cpp:72]   --->   Operation 3795 'mul' 'mul_ln72_135' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3796 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_152 = add i24 %shl_ln72_198, i24 %mul_ln72_135" [nn.cpp:72]   --->   Operation 3796 'add' 'add_ln72_152' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3797 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_161 = add i24 %shl_ln72_208, i24 %mul_ln72_144" [nn.cpp:72]   --->   Operation 3797 'add' 'add_ln72_161' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3798 [1/1] (0.00ns)   --->   "%sum_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_161, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3798 'partselect' 'sum_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3799 [1/1] (0.00ns)   --->   "%trunc_ln74_14 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_161, i32 8, i32 22" [nn.cpp:74]   --->   Operation 3799 'partselect' 'trunc_ln74_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3800 [1/1] (2.14ns)   --->   "%sum_150 = add i16 %sum_30, i16 228" [nn.cpp:74]   --->   Operation 3800 'add' 'sum_150' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3801 [1/1] (2.14ns)   --->   "%icmp_ln14_15 = icmp_sgt  i16 %sum_150, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3801 'icmp' 'icmp_ln14_15' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3802 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_169 = add i24 %shl_ln72_217, i24 %mul_ln72_152" [nn.cpp:72]   --->   Operation 3802 'add' 'add_ln72_169' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3803 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_169, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3803 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3804 [1/1] (0.00ns)   --->   "%shl_ln72_218 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_171, i8 0" [nn.cpp:72]   --->   Operation 3804 'bitconcatenate' 'shl_ln72_218' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3805 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_170)   --->   "%mul_ln72_153 = mul i24 %sext_ln72_20, i24 470" [nn.cpp:72]   --->   Operation 3805 'mul' 'mul_ln72_153' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3806 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_170 = add i24 %shl_ln72_218, i24 %mul_ln72_153" [nn.cpp:72]   --->   Operation 3806 'add' 'add_ln72_170' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3807 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_180 = add i24 %shl_ln72_229, i24 %mul_ln72_163" [nn.cpp:72]   --->   Operation 3807 'add' 'add_ln72_180' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3808 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_181)   --->   "%mul_ln72_164 = mul i23 %sext_ln72_187, i23 8388553" [nn.cpp:72]   --->   Operation 3808 'mul' 'mul_ln72_164' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3809 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_180, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3809 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3810 [1/1] (0.00ns)   --->   "%shl_ln72_230 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_182, i8 0" [nn.cpp:72]   --->   Operation 3810 'bitconcatenate' 'shl_ln72_230' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3811 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_181)   --->   "%sext_ln72_230 = sext i23 %mul_ln72_164" [nn.cpp:72]   --->   Operation 3811 'sext' 'sext_ln72_230' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3812 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_181 = add i24 %shl_ln72_230, i24 %sext_ln72_230" [nn.cpp:72]   --->   Operation 3812 'add' 'add_ln72_181' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3813 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_191 = add i24 %shl_ln72_243, i24 %sext_ln72_242" [nn.cpp:72]   --->   Operation 3813 'add' 'add_ln72_191' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3814 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_192)   --->   "%mul_ln72_172 = mul i24 %sext_ln72_94, i24 16777113" [nn.cpp:72]   --->   Operation 3814 'mul' 'mul_ln72_172' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3815 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_191, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3815 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3816 [1/1] (0.00ns)   --->   "%shl_ln72_244 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_193, i8 0" [nn.cpp:72]   --->   Operation 3816 'bitconcatenate' 'shl_ln72_244' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3817 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_192 = add i24 %shl_ln72_244, i24 %mul_ln72_172" [nn.cpp:72]   --->   Operation 3817 'add' 'add_ln72_192' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3818 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_195)   --->   "%mul_ln72_173 = mul i21 %sext_ln72_21, i21 2097141" [nn.cpp:72]   --->   Operation 3818 'mul' 'mul_ln72_173' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3819 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_201 = add i24 %shl_ln72_255, i24 %mul_ln72_178" [nn.cpp:72]   --->   Operation 3819 'add' 'add_ln72_201' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3820 [1/1] (0.00ns)   --->   "%sum_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_201, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3820 'partselect' 'sum_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3821 [1/1] (0.00ns)   --->   "%trunc_ln74_18 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_201, i32 8, i32 22" [nn.cpp:74]   --->   Operation 3821 'partselect' 'trunc_ln74_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3822 [1/1] (2.14ns)   --->   "%sum_154 = add i16 %sum_38, i16 9" [nn.cpp:74]   --->   Operation 3822 'add' 'sum_154' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3823 [1/1] (2.14ns)   --->   "%icmp_ln14_19 = icmp_sgt  i16 %sum_154, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3823 'icmp' 'icmp_ln14_19' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3824 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_208)   --->   "%mul_ln72_183 = mul i24 %sext_ln72_174, i24 16777139" [nn.cpp:72]   --->   Operation 3824 'mul' 'mul_ln72_183' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3825 [1/1] (0.00ns)   --->   "%shl_ln72_264 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_210, i8 0" [nn.cpp:72]   --->   Operation 3825 'bitconcatenate' 'shl_ln72_264' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3826 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_208 = add i24 %shl_ln72_264, i24 %mul_ln72_183" [nn.cpp:72]   --->   Operation 3826 'add' 'add_ln72_208' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3827 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_209)   --->   "%mul_ln72_184 = mul i24 %sext_ln72_126, i24 1587" [nn.cpp:72]   --->   Operation 3827 'mul' 'mul_ln72_184' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3828 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_217 = add i24 %shl_ln72_273, i24 %mul_ln72_193" [nn.cpp:72]   --->   Operation 3828 'add' 'add_ln72_217' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3829 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_217, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3829 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3830 [1/1] (0.00ns)   --->   "%shl_ln72_274 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_220, i8 0" [nn.cpp:72]   --->   Operation 3830 'bitconcatenate' 'shl_ln72_274' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3831 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_218)   --->   "%mul_ln72_194 = mul i24 %sext_ln72_20, i24 16776263" [nn.cpp:72]   --->   Operation 3831 'mul' 'mul_ln72_194' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3832 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_218 = add i24 %shl_ln72_274, i24 %mul_ln72_194" [nn.cpp:72]   --->   Operation 3832 'add' 'add_ln72_218' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3833 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_238 = add i24 %shl_ln72_293, i24 %mul_ln72_211" [nn.cpp:72]   --->   Operation 3833 'add' 'add_ln72_238' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3834 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_238, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3834 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3835 [1/1] (0.00ns)   --->   "%shl_ln72_294 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_243, i8 0" [nn.cpp:72]   --->   Operation 3835 'bitconcatenate' 'shl_ln72_294' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3836 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_239)   --->   "%mul_ln72_212 = mul i24 %sext_ln72_125, i24 16776781" [nn.cpp:72]   --->   Operation 3836 'mul' 'mul_ln72_212' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3837 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_239 = add i24 %shl_ln72_294, i24 %mul_ln72_212" [nn.cpp:72]   --->   Operation 3837 'add' 'add_ln72_239' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3838 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_240)   --->   "%mul_ln72_213 = mul i24 %sext_ln72_20, i24 16776000" [nn.cpp:72]   --->   Operation 3838 'mul' 'mul_ln72_213' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3839 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_249 = add i24 %shl_ln72_305, i24 %mul_ln72_221" [nn.cpp:72]   --->   Operation 3839 'add' 'add_ln72_249' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3840 [1/1] (0.00ns)   --->   "%sum_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_249, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3840 'partselect' 'sum_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3841 [1/1] (0.00ns)   --->   "%trunc_ln74_23 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_249, i32 8, i32 22" [nn.cpp:74]   --->   Operation 3841 'partselect' 'trunc_ln74_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3842 [1/1] (2.14ns)   --->   "%sum_160 = add i16 %sum_49, i16 128" [nn.cpp:74]   --->   Operation 3842 'add' 'sum_160' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3843 [1/1] (2.14ns)   --->   "%icmp_ln14_25 = icmp_sgt  i16 %sum_160, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3843 'icmp' 'icmp_ln14_25' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3844 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_257 = add i24 %shl_ln72_319, i24 %sext_ln72_299" [nn.cpp:72]   --->   Operation 3844 'add' 'add_ln72_257' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3845 [1/1] (0.00ns)   --->   "%shl_ln72_320 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_36_read, i3 0" [nn.cpp:72]   --->   Operation 3845 'bitconcatenate' 'shl_ln72_320' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3846 [1/1] (0.00ns)   --->   "%sext_ln72_300 = sext i19 %shl_ln72_320" [nn.cpp:72]   --->   Operation 3846 'sext' 'sext_ln72_300' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_61 = sub i20 0, i20 %sext_ln72_300" [nn.cpp:72]   --->   Operation 3847 'sub' 'sub_ln72_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3848 [1/1] (4.15ns) (root node of TernaryAdder)   --->   "%sub_ln72_62 = sub i20 %sub_ln72_61, i20 %sext_ln72_95" [nn.cpp:72]   --->   Operation 3848 'sub' 'sub_ln72_62' <Predicate = true> <Delay = 4.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3849 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_257, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3849 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3850 [1/1] (0.00ns)   --->   "%shl_ln72_321 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_263, i8 0" [nn.cpp:72]   --->   Operation 3850 'bitconcatenate' 'shl_ln72_321' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3851 [1/1] (0.00ns)   --->   "%sext_ln72_301 = sext i20 %sub_ln72_62" [nn.cpp:72]   --->   Operation 3851 'sext' 'sext_ln72_301' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3852 [1/1] (2.42ns)   --->   "%add_ln72_258 = add i24 %shl_ln72_321, i24 %sext_ln72_301" [nn.cpp:72]   --->   Operation 3852 'add' 'add_ln72_258' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3853 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_258, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3853 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3854 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_260)   --->   "%mul_ln72_226 = mul i23 %sext_ln72_101, i23 53" [nn.cpp:72]   --->   Operation 3854 'mul' 'mul_ln72_226' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3855 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_269 = add i24 %shl_ln72_332, i24 %mul_ln72_236" [nn.cpp:72]   --->   Operation 3855 'add' 'add_ln72_269' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3856 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_269, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3856 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3857 [1/1] (0.00ns)   --->   "%shl_ln72_333 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_275, i8 0" [nn.cpp:72]   --->   Operation 3857 'bitconcatenate' 'shl_ln72_333' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3858 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_270)   --->   "%mul_ln72_237 = mul i24 %sext_ln72_177, i24 289" [nn.cpp:72]   --->   Operation 3858 'mul' 'mul_ln72_237' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3859 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_270 = add i24 %shl_ln72_333, i24 %mul_ln72_237" [nn.cpp:72]   --->   Operation 3859 'add' 'add_ln72_270' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3860 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_271)   --->   "%mul_ln72_238 = mul i24 %sext_ln72_20, i24 867" [nn.cpp:72]   --->   Operation 3860 'mul' 'mul_ln72_238' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3861 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_272)   --->   "%mul_ln72_239 = mul i24 %sext_ln72_161, i24 331" [nn.cpp:72]   --->   Operation 3861 'mul' 'mul_ln72_239' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3862 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_280 = add i24 %shl_ln72_343, i24 %mul_ln72_247" [nn.cpp:72]   --->   Operation 3862 'add' 'add_ln72_280' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3863 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_280, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3863 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3864 [1/1] (0.00ns)   --->   "%shl_ln72_344 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_286, i8 0" [nn.cpp:72]   --->   Operation 3864 'bitconcatenate' 'shl_ln72_344' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3865 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_281)   --->   "%mul_ln72_248 = mul i24 %sext_ln72_100, i24 16776426" [nn.cpp:72]   --->   Operation 3865 'mul' 'mul_ln72_248' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3866 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_281 = add i24 %shl_ln72_344, i24 %mul_ln72_248" [nn.cpp:72]   --->   Operation 3866 'add' 'add_ln72_281' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3867 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_282)   --->   "%mul_ln72_249 = mul i24 %sext_ln72_18, i24 166" [nn.cpp:72]   --->   Operation 3867 'mul' 'mul_ln72_249' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3868 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_283)   --->   "%mul_ln72_250 = mul i24 %sext_ln72_20, i24 253" [nn.cpp:72]   --->   Operation 3868 'mul' 'mul_ln72_250' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3869 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_290 = add i24 %shl_ln72_355, i24 %mul_ln72_257" [nn.cpp:72]   --->   Operation 3869 'add' 'add_ln72_290' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3870 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_291)   --->   "%mul_ln72_258 = mul i24 %sext_ln72_177, i24 16777112" [nn.cpp:72]   --->   Operation 3870 'mul' 'mul_ln72_258' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3871 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_290, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3871 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3872 [1/1] (0.00ns)   --->   "%shl_ln72_356 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_296, i8 0" [nn.cpp:72]   --->   Operation 3872 'bitconcatenate' 'shl_ln72_356' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3873 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_291 = add i24 %shl_ln72_356, i24 %mul_ln72_258" [nn.cpp:72]   --->   Operation 3873 'add' 'add_ln72_291' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3874 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_292)   --->   "%mul_ln72_259 = mul i24 %sext_ln72_126, i24 16777113" [nn.cpp:72]   --->   Operation 3874 'mul' 'mul_ln72_259' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3875 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_293)   --->   "%mul_ln72_260 = mul i24 %sext_ln72_18, i24 755" [nn.cpp:72]   --->   Operation 3875 'mul' 'mul_ln72_260' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3876 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_305 = add i24 %shl_ln72_374, i24 %mul_ln72_270" [nn.cpp:72]   --->   Operation 3876 'add' 'add_ln72_305' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3877 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_305, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3877 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3878 [1/1] (0.00ns)   --->   "%shl_ln72_375 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_311, i8 0" [nn.cpp:72]   --->   Operation 3878 'bitconcatenate' 'shl_ln72_375' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3879 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_306)   --->   "%mul_ln72_271 = mul i24 %sext_ln72_94, i24 683" [nn.cpp:72]   --->   Operation 3879 'mul' 'mul_ln72_271' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3880 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_306 = add i24 %shl_ln72_375, i24 %mul_ln72_271" [nn.cpp:72]   --->   Operation 3880 'add' 'add_ln72_306' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3881 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_307)   --->   "%mul_ln72_272 = mul i24 %sext_ln72_126, i24 16775806" [nn.cpp:72]   --->   Operation 3881 'mul' 'mul_ln72_272' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3882 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_316 = add i24 %shl_ln72_383, i24 %sext_ln72_324" [nn.cpp:72]   --->   Operation 3882 'add' 'add_ln72_316' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3883 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_316, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3883 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3884 [1/1] (0.00ns)   --->   "%shl_ln72_384 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_323, i8 0" [nn.cpp:72]   --->   Operation 3884 'bitconcatenate' 'shl_ln72_384' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3885 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_317)   --->   "%mul_ln72_282 = mul i24 %sext_ln72_94, i24 1367" [nn.cpp:72]   --->   Operation 3885 'mul' 'mul_ln72_282' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3886 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_317 = add i24 %shl_ln72_384, i24 %mul_ln72_282" [nn.cpp:72]   --->   Operation 3886 'add' 'add_ln72_317' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3887 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_318)   --->   "%mul_ln72_283 = mul i24 %sext_ln72_126, i24 76" [nn.cpp:72]   --->   Operation 3887 'mul' 'mul_ln72_283' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3888 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_319)   --->   "%mul_ln72_284 = mul i24 %sext_ln72_18, i24 16776624" [nn.cpp:72]   --->   Operation 3888 'mul' 'mul_ln72_284' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3889 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_329 = add i24 %shl_ln72_399, i24 %mul_ln72_292" [nn.cpp:72]   --->   Operation 3889 'add' 'add_ln72_329' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3890 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_329, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3890 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3891 [1/1] (0.00ns)   --->   "%shl_ln72_400 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_337, i8 0" [nn.cpp:72]   --->   Operation 3891 'bitconcatenate' 'shl_ln72_400' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3892 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_330)   --->   "%mul_ln72_293 = mul i24 %sext_ln72_20, i24 16776643" [nn.cpp:72]   --->   Operation 3892 'mul' 'mul_ln72_293' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3893 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_330 = add i24 %shl_ln72_400, i24 %mul_ln72_293" [nn.cpp:72]   --->   Operation 3893 'add' 'add_ln72_330' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3894 [1/1] (0.00ns)   --->   "%shl_ln72_419 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_37_read, i3 0" [nn.cpp:72]   --->   Operation 3894 'bitconcatenate' 'shl_ln72_419' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln72_350 = sext i19 %shl_ln72_419" [nn.cpp:72]   --->   Operation 3895 'sext' 'sext_ln72_350' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3896 [1/1] (0.00ns)   --->   "%shl_ln72_420 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_37_read, i1 0" [nn.cpp:72]   --->   Operation 3896 'bitconcatenate' 'shl_ln72_420' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3897 [1/1] (0.00ns)   --->   "%sext_ln72_351 = sext i17 %shl_ln72_420" [nn.cpp:72]   --->   Operation 3897 'sext' 'sext_ln72_351' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3898 [1/1] (2.25ns)   --->   "%add_ln72_561 = add i20 %sext_ln72_350, i20 %sext_ln72_351" [nn.cpp:72]   --->   Operation 3898 'add' 'add_ln72_561' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3899 [1/1] (0.00ns)   --->   "%shl_ln72_421 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_352, i8 0" [nn.cpp:72]   --->   Operation 3899 'bitconcatenate' 'shl_ln72_421' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3900 [1/1] (0.00ns)   --->   "%sext_ln72_352 = sext i20 %add_ln72_561" [nn.cpp:72]   --->   Operation 3900 'sext' 'sext_ln72_352' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3901 [1/1] (2.42ns)   --->   "%add_ln72_344 = add i24 %shl_ln72_421, i24 %sext_ln72_352" [nn.cpp:72]   --->   Operation 3901 'add' 'add_ln72_344' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3902 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_345)   --->   "%mul_ln72_305 = mul i22 %sext_ln72_102, i22 27" [nn.cpp:72]   --->   Operation 3902 'mul' 'mul_ln72_305' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3903 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_344, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3903 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3904 [1/1] (0.00ns)   --->   "%shl_ln72_422 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_353, i8 0" [nn.cpp:72]   --->   Operation 3904 'bitconcatenate' 'shl_ln72_422' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3905 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_345)   --->   "%sext_ln72_353 = sext i22 %mul_ln72_305" [nn.cpp:72]   --->   Operation 3905 'sext' 'sext_ln72_353' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3906 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_345 = add i24 %shl_ln72_422, i24 %sext_ln72_353" [nn.cpp:72]   --->   Operation 3906 'add' 'add_ln72_345' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3907 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_355 = add i24 %shl_ln72_432, i24 %mul_ln72_314" [nn.cpp:72]   --->   Operation 3907 'add' 'add_ln72_355' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3908 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_356)   --->   "%mul_ln72_315 = mul i24 %sext_ln72_100, i24 2926" [nn.cpp:72]   --->   Operation 3908 'mul' 'mul_ln72_315' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3909 [1/1] (0.00ns)   --->   "%tmp_364 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_355, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3909 'partselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3910 [1/1] (0.00ns)   --->   "%shl_ln72_433 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_364, i8 0" [nn.cpp:72]   --->   Operation 3910 'bitconcatenate' 'shl_ln72_433' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3911 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_356 = add i24 %shl_ln72_433, i24 %mul_ln72_315" [nn.cpp:72]   --->   Operation 3911 'add' 'add_ln72_356' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3912 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_362 = add i24 %shl_ln72_440, i24 %mul_ln72_321" [nn.cpp:72]   --->   Operation 3912 'add' 'add_ln72_362' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3913 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_363)   --->   "%mul_ln72_322 = mul i22 %sext_ln72_173, i22 22" [nn.cpp:72]   --->   Operation 3913 'mul' 'mul_ln72_322' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3914 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_362, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3914 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3915 [1/1] (0.00ns)   --->   "%shl_ln72_441 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_371, i8 0" [nn.cpp:72]   --->   Operation 3915 'bitconcatenate' 'shl_ln72_441' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3916 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_363)   --->   "%sext_ln72_358 = sext i22 %mul_ln72_322" [nn.cpp:72]   --->   Operation 3916 'sext' 'sext_ln72_358' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3917 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_363 = add i24 %shl_ln72_441, i24 %sext_ln72_358" [nn.cpp:72]   --->   Operation 3917 'add' 'add_ln72_363' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3918 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_364)   --->   "%mul_ln72_323 = mul i24 %sext_ln72_94, i24 1836" [nn.cpp:72]   --->   Operation 3918 'mul' 'mul_ln72_323' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3919 [1/1] (2.14ns)   --->   "%add_ln69_36 = add i15 %trunc_ln74_35, i15 32753" [nn.cpp:69]   --->   Operation 3919 'add' 'add_ln69_36' <Predicate = (icmp_ln14_37)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3920 [1/1] (0.99ns)   --->   "%layer1_output_37 = select i1 %icmp_ln14_37, i15 %add_ln69_36, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 3920 'select' 'layer1_output_37' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 3921 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_380 = add i24 %shl_ln72_458, i24 %mul_ln72_338" [nn.cpp:72]   --->   Operation 3921 'add' 'add_ln72_380' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3922 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_381)   --->   "%mul_ln72_339 = mul i24 %sext_ln72_100, i24 7138" [nn.cpp:72]   --->   Operation 3922 'mul' 'mul_ln72_339' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3923 [1/1] (0.00ns)   --->   "%tmp_389 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_380, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3923 'partselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3924 [1/1] (0.00ns)   --->   "%shl_ln72_459 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_389, i8 0" [nn.cpp:72]   --->   Operation 3924 'bitconcatenate' 'shl_ln72_459' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3925 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_381 = add i24 %shl_ln72_459, i24 %mul_ln72_339" [nn.cpp:72]   --->   Operation 3925 'add' 'add_ln72_381' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3926 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_382)   --->   "%mul_ln72_340 = mul i24 %sext_ln72_20, i24 937" [nn.cpp:72]   --->   Operation 3926 'mul' 'mul_ln72_340' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3927 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_390 = add i24 %shl_ln72_467, i24 %sext_ln72_366" [nn.cpp:72]   --->   Operation 3927 'add' 'add_ln72_390' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3928 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_391)   --->   "%mul_ln72_348 = mul i24 %sext_ln72_126, i24 204" [nn.cpp:72]   --->   Operation 3928 'mul' 'mul_ln72_348' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3929 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_390, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3929 'partselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3930 [1/1] (0.00ns)   --->   "%shl_ln72_468 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_400, i8 0" [nn.cpp:72]   --->   Operation 3930 'bitconcatenate' 'shl_ln72_468' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3931 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_391 = add i24 %shl_ln72_468, i24 %mul_ln72_348" [nn.cpp:72]   --->   Operation 3931 'add' 'add_ln72_391' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3932 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_392)   --->   "%mul_ln72_349 = mul i24 %sext_ln72_20, i24 16775792" [nn.cpp:72]   --->   Operation 3932 'mul' 'mul_ln72_349' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3933 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_399 = add i24 %shl_ln72_476, i24 %sext_ln72_367" [nn.cpp:72]   --->   Operation 3933 'add' 'add_ln72_399' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3934 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_399, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3934 'partselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3935 [1/1] (0.00ns)   --->   "%shl_ln72_477 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_409, i8 0" [nn.cpp:72]   --->   Operation 3935 'bitconcatenate' 'shl_ln72_477' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3936 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_400)   --->   "%mul_ln72_358 = mul i24 %sext_ln72_174, i24 203" [nn.cpp:72]   --->   Operation 3936 'mul' 'mul_ln72_358' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3937 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_400 = add i24 %shl_ln72_477, i24 %mul_ln72_358" [nn.cpp:72]   --->   Operation 3937 'add' 'add_ln72_400' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3938 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_402)   --->   "%mul_ln72_359 = mul i24 %sext_ln72_188, i24 477" [nn.cpp:72]   --->   Operation 3938 'mul' 'mul_ln72_359' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3939 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_403)   --->   "%mul_ln72_360 = mul i24 %sext_ln72_161, i24 600" [nn.cpp:72]   --->   Operation 3939 'mul' 'mul_ln72_360' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3940 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_413 = add i24 %shl_ln72_488, i24 %mul_ln72_369" [nn.cpp:72]   --->   Operation 3940 'add' 'add_ln72_413' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3941 [1/1] (0.00ns)   --->   "%tmp_424 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_413, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3941 'partselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3942 [1/1] (0.00ns)   --->   "%shl_ln72_489 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_424, i8 0" [nn.cpp:72]   --->   Operation 3942 'bitconcatenate' 'shl_ln72_489' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3943 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_414)   --->   "%mul_ln72_370 = mul i24 %sext_ln72_20, i24 16776632" [nn.cpp:72]   --->   Operation 3943 'mul' 'mul_ln72_370' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3944 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_414 = add i24 %shl_ln72_489, i24 %mul_ln72_370" [nn.cpp:72]   --->   Operation 3944 'add' 'add_ln72_414' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3945 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_415)   --->   "%mul_ln72_371 = mul i24 %sext_ln72_161, i24 16776849" [nn.cpp:72]   --->   Operation 3945 'mul' 'mul_ln72_371' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3946 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_419 = add i24 %shl_ln72_494, i24 %mul_ln72_376" [nn.cpp:72]   --->   Operation 3946 'add' 'add_ln72_419' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3947 [1/1] (0.00ns)   --->   "%tmp_430 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_419, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3947 'partselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3948 [1/1] (0.00ns)   --->   "%shl_ln72_495 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_430, i8 0" [nn.cpp:72]   --->   Operation 3948 'bitconcatenate' 'shl_ln72_495' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3949 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_420)   --->   "%mul_ln72_377 = mul i24 %sext_ln72_20, i24 1074" [nn.cpp:72]   --->   Operation 3949 'mul' 'mul_ln72_377' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3950 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_420 = add i24 %shl_ln72_495, i24 %mul_ln72_377" [nn.cpp:72]   --->   Operation 3950 'add' 'add_ln72_420' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3951 [1/1] (0.00ns)   --->   "%shl_ln72_510 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_35_read, i6 0" [nn.cpp:72]   --->   Operation 3951 'bitconcatenate' 'shl_ln72_510' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3952 [1/1] (0.00ns)   --->   "%sext_ln72_390 = sext i22 %shl_ln72_510" [nn.cpp:72]   --->   Operation 3952 'sext' 'sext_ln72_390' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3953 [1/1] (0.00ns)   --->   "%shl_ln72_511 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_35_read, i1 0" [nn.cpp:72]   --->   Operation 3953 'bitconcatenate' 'shl_ln72_511' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3954 [1/1] (0.00ns)   --->   "%sext_ln72_391 = sext i17 %shl_ln72_511" [nn.cpp:72]   --->   Operation 3954 'sext' 'sext_ln72_391' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3955 [1/1] (2.35ns)   --->   "%sub_ln72_85 = sub i23 %sext_ln72_391, i23 %sext_ln72_390" [nn.cpp:72]   --->   Operation 3955 'sub' 'sub_ln72_85' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3956 [1/1] (0.00ns)   --->   "%shl_ln72_512 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_444, i8 0" [nn.cpp:72]   --->   Operation 3956 'bitconcatenate' 'shl_ln72_512' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln72_392 = sext i23 %sub_ln72_85" [nn.cpp:72]   --->   Operation 3957 'sext' 'sext_ln72_392' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3958 [1/1] (2.42ns)   --->   "%add_ln72_433 = add i24 %shl_ln72_512, i24 %sext_ln72_392" [nn.cpp:72]   --->   Operation 3958 'add' 'add_ln72_433' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3959 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_434)   --->   "%mul_ln72_384 = mul i23 %sext_ln72_92, i23 8388573" [nn.cpp:72]   --->   Operation 3959 'mul' 'mul_ln72_384' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3960 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_433, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3960 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3961 [1/1] (0.00ns)   --->   "%shl_ln72_513 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_445, i8 0" [nn.cpp:72]   --->   Operation 3961 'bitconcatenate' 'shl_ln72_513' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3962 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_434)   --->   "%sext_ln72_393 = sext i23 %mul_ln72_384" [nn.cpp:72]   --->   Operation 3962 'sext' 'sext_ln72_393' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3963 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_434 = add i24 %shl_ln72_513, i24 %sext_ln72_393" [nn.cpp:72]   --->   Operation 3963 'add' 'add_ln72_434' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3964 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_443)   --->   "%mul_ln72_390 = mul i21 %sext_ln72_21, i21 2097139" [nn.cpp:72]   --->   Operation 3964 'mul' 'mul_ln72_390' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3965 [1/1] (0.00ns)   --->   "%shl_ln72_531 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_459, i8 0" [nn.cpp:72]   --->   Operation 3965 'bitconcatenate' 'shl_ln72_531' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3966 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_448)   --->   "%mul_ln72_395 = mul i24 %sext_ln72_174, i24 188" [nn.cpp:72]   --->   Operation 3966 'mul' 'mul_ln72_395' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3967 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_448 = add i24 %shl_ln72_531, i24 %mul_ln72_395" [nn.cpp:72]   --->   Operation 3967 'add' 'add_ln72_448' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3968 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_456 = add i24 %shl_ln72_540, i24 %mul_ln72_403" [nn.cpp:72]   --->   Operation 3968 'add' 'add_ln72_456' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3969 [1/1] (0.00ns)   --->   "%tmp_468 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_456, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3969 'partselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3970 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_467 = add i24 %shl_ln72_554, i24 %mul_ln72_412" [nn.cpp:72]   --->   Operation 3970 'add' 'add_ln72_467' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3971 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_468)   --->   "%mul_ln72_413 = mul i23 %sext_ln72_187, i23 54" [nn.cpp:72]   --->   Operation 3971 'mul' 'mul_ln72_413' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3972 [1/1] (0.00ns)   --->   "%tmp_479 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_467, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3972 'partselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3973 [1/1] (0.00ns)   --->   "%shl_ln72_555 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_479, i8 0" [nn.cpp:72]   --->   Operation 3973 'bitconcatenate' 'shl_ln72_555' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3974 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_468)   --->   "%sext_ln72_410 = sext i23 %mul_ln72_413" [nn.cpp:72]   --->   Operation 3974 'sext' 'sext_ln72_410' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3975 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_468 = add i24 %shl_ln72_555, i24 %sext_ln72_410" [nn.cpp:72]   --->   Operation 3975 'add' 'add_ln72_468' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3976 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_469)   --->   "%mul_ln72_414 = mul i24 %sext_ln72_20, i24 1071" [nn.cpp:72]   --->   Operation 3976 'mul' 'mul_ln72_414' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3977 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_470)   --->   "%mul_ln72_415 = mul i24 %sext_ln72_161, i24 16777022" [nn.cpp:72]   --->   Operation 3977 'mul' 'mul_ln72_415' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3978 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_477 = add i24 %shl_ln72_567, i24 %sext_ln72_426" [nn.cpp:72]   --->   Operation 3978 'add' 'add_ln72_477' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3979 [1/1] (0.00ns)   --->   "%shl_ln72_568 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_34_read, i3 0" [nn.cpp:72]   --->   Operation 3979 'bitconcatenate' 'shl_ln72_568' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3980 [1/1] (0.00ns)   --->   "%sext_ln72_427 = sext i19 %shl_ln72_568" [nn.cpp:72]   --->   Operation 3980 'sext' 'sext_ln72_427' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3981 [1/1] (2.25ns)   --->   "%sub_ln72_97 = sub i20 %sext_ln72_427, i20 %sext_ln72_176" [nn.cpp:72]   --->   Operation 3981 'sub' 'sub_ln72_97' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3982 [1/1] (0.00ns)   --->   "%tmp_490 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_477, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3982 'partselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3983 [1/1] (0.00ns)   --->   "%shl_ln72_569 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_490, i8 0" [nn.cpp:72]   --->   Operation 3983 'bitconcatenate' 'shl_ln72_569' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3984 [1/1] (0.00ns)   --->   "%sext_ln72_428 = sext i20 %sub_ln72_97" [nn.cpp:72]   --->   Operation 3984 'sext' 'sext_ln72_428' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3985 [1/1] (2.42ns)   --->   "%add_ln72_478 = add i24 %shl_ln72_569, i24 %sext_ln72_428" [nn.cpp:72]   --->   Operation 3985 'add' 'add_ln72_478' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3986 [1/1] (0.00ns)   --->   "%tmp_491 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_478, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3986 'partselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3987 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_482 = add i24 %shl_ln72_574, i24 %sext_ln72_435" [nn.cpp:72]   --->   Operation 3987 'add' 'add_ln72_482' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3988 [1/1] (2.25ns)   --->   "%sub_ln72_99 = sub i20 %sext_ln72_350, i20 %sext_ln72_351" [nn.cpp:72]   --->   Operation 3988 'sub' 'sub_ln72_99' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3989 [1/1] (0.00ns)   --->   "%tmp_495 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_482, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3989 'partselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3990 [1/1] (0.00ns)   --->   "%shl_ln72_575 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_495, i8 0" [nn.cpp:72]   --->   Operation 3990 'bitconcatenate' 'shl_ln72_575' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3991 [1/1] (0.00ns)   --->   "%sext_ln72_436 = sext i20 %sub_ln72_99" [nn.cpp:72]   --->   Operation 3991 'sext' 'sext_ln72_436' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3992 [1/1] (2.42ns)   --->   "%add_ln72_483 = add i24 %shl_ln72_575, i24 %sext_ln72_436" [nn.cpp:72]   --->   Operation 3992 'add' 'add_ln72_483' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3993 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_484)   --->   "%mul_ln72_422 = mul i22 %sext_ln72_102, i22 4194285" [nn.cpp:72]   --->   Operation 3993 'mul' 'mul_ln72_422' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3994 [1/1] (0.00ns)   --->   "%tmp_496 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_483, i32 8, i32 23" [nn.cpp:72]   --->   Operation 3994 'partselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3995 [1/1] (0.00ns)   --->   "%shl_ln72_576 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_496, i8 0" [nn.cpp:72]   --->   Operation 3995 'bitconcatenate' 'shl_ln72_576' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3996 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_484)   --->   "%sext_ln72_437 = sext i22 %mul_ln72_422" [nn.cpp:72]   --->   Operation 3996 'sext' 'sext_ln72_437' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3997 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_484 = add i24 %shl_ln72_576, i24 %sext_ln72_437" [nn.cpp:72]   --->   Operation 3997 'add' 'add_ln72_484' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3998 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_485)   --->   "%mul_ln72_423 = mul i24 %sext_ln72_20, i24 16777134" [nn.cpp:72]   --->   Operation 3998 'mul' 'mul_ln72_423' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3999 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_492 = add i24 %shl_ln72_583, i24 %mul_ln72_431" [nn.cpp:72]   --->   Operation 3999 'add' 'add_ln72_492' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4000 [1/1] (0.00ns)   --->   "%tmp_505 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_492, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4000 'partselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4001 [1/1] (0.00ns)   --->   "%shl_ln72_584 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_505, i8 0" [nn.cpp:72]   --->   Operation 4001 'bitconcatenate' 'shl_ln72_584' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4002 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_493)   --->   "%mul_ln72_432 = mul i24 %sext_ln72_125, i24 630" [nn.cpp:72]   --->   Operation 4002 'mul' 'mul_ln72_432' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4003 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_493 = add i24 %shl_ln72_584, i24 %mul_ln72_432" [nn.cpp:72]   --->   Operation 4003 'add' 'add_ln72_493' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4004 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_494)   --->   "%mul_ln72_433 = mul i24 %sext_ln72_126, i24 1825" [nn.cpp:72]   --->   Operation 4004 'mul' 'mul_ln72_433' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4005 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_495)   --->   "%mul_ln72_434 = mul i24 %sext_ln72_18, i24 16775044" [nn.cpp:72]   --->   Operation 4005 'mul' 'mul_ln72_434' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4006 [1/1] (0.00ns)   --->   "%shl_ln72_600 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_519, i8 0" [nn.cpp:72]   --->   Operation 4006 'bitconcatenate' 'shl_ln72_600' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4007 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_507)   --->   "%mul_ln72_445 = mul i24 %sext_ln72_125, i24 16776869" [nn.cpp:72]   --->   Operation 4007 'mul' 'mul_ln72_445' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4008 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_507 = add i24 %shl_ln72_600, i24 %mul_ln72_445" [nn.cpp:72]   --->   Operation 4008 'add' 'add_ln72_507' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4009 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_508)   --->   "%mul_ln72_446 = mul i24 %sext_ln72_100, i24 241" [nn.cpp:72]   --->   Operation 4009 'mul' 'mul_ln72_446' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4010 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_519 = add i24 %shl_ln72_617, i24 %mul_ln72_454" [nn.cpp:72]   --->   Operation 4010 'add' 'add_ln72_519' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4011 [1/1] (0.00ns)   --->   "%tmp_532 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_519, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4011 'partselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4012 [1/1] (0.00ns)   --->   "%shl_ln72_618 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_532, i8 0" [nn.cpp:72]   --->   Operation 4012 'bitconcatenate' 'shl_ln72_618' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4013 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_520)   --->   "%mul_ln72_455 = mul i24 %sext_ln72_100, i24 153" [nn.cpp:72]   --->   Operation 4013 'mul' 'mul_ln72_455' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4014 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_520 = add i24 %shl_ln72_618, i24 %mul_ln72_455" [nn.cpp:72]   --->   Operation 4014 'add' 'add_ln72_520' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4015 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_530 = add i24 %shl_ln72_631, i24 %sext_ln72_458" [nn.cpp:72]   --->   Operation 4015 'add' 'add_ln72_530' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4016 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_531)   --->   "%mul_ln72_460 = mul i22 %sext_ln72_173, i22 4194279" [nn.cpp:72]   --->   Operation 4016 'mul' 'mul_ln72_460' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4017 [1/1] (0.00ns)   --->   "%tmp_544 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_530, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4017 'partselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4018 [1/1] (0.00ns)   --->   "%shl_ln72_632 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_544, i8 0" [nn.cpp:72]   --->   Operation 4018 'bitconcatenate' 'shl_ln72_632' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4019 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_531)   --->   "%sext_ln72_459 = sext i22 %mul_ln72_460" [nn.cpp:72]   --->   Operation 4019 'sext' 'sext_ln72_459' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4020 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_531 = add i24 %shl_ln72_632, i24 %sext_ln72_459" [nn.cpp:72]   --->   Operation 4020 'add' 'add_ln72_531' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4021 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_541 = add i24 %shl_ln72_644, i24 %mul_ln72_467" [nn.cpp:72]   --->   Operation 4021 'add' 'add_ln72_541' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4022 [1/1] (0.00ns)   --->   "%sum_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_541, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4022 'partselect' 'sum_107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4023 [1/1] (0.00ns)   --->   "%trunc_ln74_52 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_541, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4023 'partselect' 'trunc_ln74_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4024 [1/1] (2.14ns)   --->   "%sum_189 = add i16 %sum_107, i16 65535" [nn.cpp:74]   --->   Operation 4024 'add' 'sum_189' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4025 [1/1] (2.14ns)   --->   "%icmp_ln14_54 = icmp_sgt  i16 %sum_189, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4025 'icmp' 'icmp_ln14_54' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4026 [1/1] (2.14ns)   --->   "%sum_190 = add i16 %sum_109, i16 65514" [nn.cpp:74]   --->   Operation 4026 'add' 'sum_190' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4027 [1/1] (2.14ns)   --->   "%add_ln69_54 = add i15 %trunc_ln74_53, i15 32746" [nn.cpp:69]   --->   Operation 4027 'add' 'add_ln69_54' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4028 [1/1] (2.14ns)   --->   "%icmp_ln14_55 = icmp_sgt  i16 %sum_190, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4028 'icmp' 'icmp_ln14_55' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4029 [1/1] (0.99ns)   --->   "%layer1_output_55 = select i1 %icmp_ln14_55, i15 %add_ln69_54, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4029 'select' 'layer1_output_55' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4030 [1/1] (0.00ns)   --->   "%zext_ln85_5 = zext i15 %layer1_output_13" [nn.cpp:85]   --->   Operation 4030 'zext' 'zext_ln85_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4031 [1/1] (0.00ns)   --->   "%zext_ln85_24 = zext i15 %layer1_output" [nn.cpp:85]   --->   Operation 4031 'zext' 'zext_ln85_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4032 [1/1] (0.00ns)   --->   "%zext_ln85_25 = zext i15 %layer1_output" [nn.cpp:85]   --->   Operation 4032 'zext' 'zext_ln85_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4033 [1/1] (5.58ns)   --->   "%mul_ln85_12 = mul i24 %zext_ln85_25, i24 16777025" [nn.cpp:85]   --->   Operation 4033 'mul' 'mul_ln85_12' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4034 [1/1] (0.00ns)   --->   "%tmp_584 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_12, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4034 'partselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4035 [1/1] (5.58ns)   --->   "%mul_ln85_33 = mul i24 %zext_ln85_25, i24 842" [nn.cpp:85]   --->   Operation 4035 'mul' 'mul_ln85_33' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4036 [1/1] (0.00ns)   --->   "%tmp_611 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_33, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4036 'partselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4037 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_38)   --->   "%mul_ln85_34 = mul i24 %zext_ln85_69, i24 714" [nn.cpp:85]   --->   Operation 4037 'mul' 'mul_ln85_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4038 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_39)   --->   "%mul_ln85_35 = mul i24 %zext_ln85_5, i24 16777014" [nn.cpp:85]   --->   Operation 4038 'mul' 'mul_ln85_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 4039 [1/1] (5.58ns)   --->   "%mul_ln85_92 = mul i22 %zext_ln85_24, i22 4194265" [nn.cpp:85]   --->   Operation 4039 'mul' 'mul_ln85_92' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4040 [1/1] (0.00ns)   --->   "%trunc_ln85_s = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %mul_ln85_92, i32 8, i32 21" [nn.cpp:85]   --->   Operation 4040 'partselect' 'trunc_ln85_s' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 4041 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_21 = add i24 %shl_ln72_42, i24 %sext_ln72_103" [nn.cpp:72]   --->   Operation 4041 'add' 'add_ln72_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4042 [1/1] (0.00ns)   --->   "%sum_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_21, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4042 'partselect' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4043 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_21, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4043 'partselect' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4044 [1/1] (2.14ns)   --->   "%sum_136 = add i16 %sum_2, i16 65506" [nn.cpp:74]   --->   Operation 4044 'add' 'sum_136' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4045 [1/1] (2.14ns)   --->   "%add_ln69_1 = add i15 %trunc_ln74_1, i15 32738" [nn.cpp:69]   --->   Operation 4045 'add' 'add_ln69_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4046 [1/1] (2.14ns)   --->   "%icmp_ln14_1 = icmp_sgt  i16 %sum_136, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4046 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4047 [1/1] (0.00ns)   --->   "%sext_ln72_127 = sext i16 %input_37_read" [nn.cpp:72]   --->   Operation 4047 'sext' 'sext_ln72_127' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4048 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_29 = add i24 %shl_ln72_51, i24 %mul_ln72_19" [nn.cpp:72]   --->   Operation 4048 'add' 'add_ln72_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4049 [1/1] (0.00ns)   --->   "%sum_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_29, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4049 'partselect' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4050 [1/1] (0.00ns)   --->   "%trunc_ln74_2 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_29, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4050 'partselect' 'trunc_ln74_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4051 [1/1] (2.14ns)   --->   "%sum_137 = add i16 %sum_4, i16 65479" [nn.cpp:74]   --->   Operation 4051 'add' 'sum_137' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4052 [1/1] (2.14ns)   --->   "%icmp_ln14_2 = icmp_sgt  i16 %sum_137, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4052 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4053 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_40 = add i24 %shl_ln72_64, i24 %mul_ln72_29" [nn.cpp:72]   --->   Operation 4053 'add' 'add_ln72_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4054 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_40, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4054 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4055 [1/1] (0.00ns)   --->   "%shl_ln72_65 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0" [nn.cpp:72]   --->   Operation 4055 'bitconcatenate' 'shl_ln72_65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4056 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_41)   --->   "%mul_ln72_30 = mul i24 %sext_ln72_126, i24 2412" [nn.cpp:72]   --->   Operation 4056 'mul' 'mul_ln72_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4057 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_41 = add i24 %shl_ln72_65, i24 %mul_ln72_30" [nn.cpp:72]   --->   Operation 4057 'add' 'add_ln72_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4058 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_42)   --->   "%mul_ln72_31 = mul i24 %sext_ln72_20, i24 439" [nn.cpp:72]   --->   Operation 4058 'mul' 'mul_ln72_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4059 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_50 = add i24 %shl_ln72_74, i24 %mul_ln72_40" [nn.cpp:72]   --->   Operation 4059 'add' 'add_ln72_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4060 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_50, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4060 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4061 [1/1] (0.00ns)   --->   "%shl_ln72_75 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0" [nn.cpp:72]   --->   Operation 4061 'bitconcatenate' 'shl_ln72_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4062 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_51)   --->   "%mul_ln72_41 = mul i24 %sext_ln72_126, i24 1442" [nn.cpp:72]   --->   Operation 4062 'mul' 'mul_ln72_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4063 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_51 = add i24 %shl_ln72_75, i24 %mul_ln72_41" [nn.cpp:72]   --->   Operation 4063 'add' 'add_ln72_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4064 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_63 = add i24 %shl_ln72_92, i24 %mul_ln72_50" [nn.cpp:72]   --->   Operation 4064 'add' 'add_ln72_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4065 [1/1] (0.00ns)   --->   "%sext_ln72_162 = sext i16 %input_42_read" [nn.cpp:72]   --->   Operation 4065 'sext' 'sext_ln72_162' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4066 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_64)   --->   "%mul_ln72_51 = mul i24 %sext_ln72_161, i24 3376" [nn.cpp:72]   --->   Operation 4066 'mul' 'mul_ln72_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4067 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_63, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4067 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4068 [1/1] (0.00ns)   --->   "%shl_ln72_93 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_64, i8 0" [nn.cpp:72]   --->   Operation 4068 'bitconcatenate' 'shl_ln72_93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4069 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_64 = add i24 %shl_ln72_93, i24 %mul_ln72_51" [nn.cpp:72]   --->   Operation 4069 'add' 'add_ln72_64' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4070 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_74 = add i24 %shl_ln72_104, i24 %sext_ln72_172" [nn.cpp:72]   --->   Operation 4070 'add' 'add_ln72_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4071 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_75)   --->   "%mul_ln72_62 = mul i24 %sext_ln72_174, i24 16776836" [nn.cpp:72]   --->   Operation 4071 'mul' 'mul_ln72_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4072 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_74, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4072 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4073 [1/1] (0.00ns)   --->   "%shl_ln72_105 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_75, i8 0" [nn.cpp:72]   --->   Operation 4073 'bitconcatenate' 'shl_ln72_105' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4074 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_75 = add i24 %shl_ln72_105, i24 %mul_ln72_62" [nn.cpp:72]   --->   Operation 4074 'add' 'add_ln72_75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4075 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_76)   --->   "%mul_ln72_63 = mul i24 %sext_ln72_177, i24 16776875" [nn.cpp:72]   --->   Operation 4075 'mul' 'mul_ln72_63' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4076 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_77)   --->   "%mul_ln72_64 = mul i24 %sext_ln72_125, i24 16775387" [nn.cpp:72]   --->   Operation 4076 'mul' 'mul_ln72_64' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4077 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_88 = add i24 %shl_ln72_120, i24 %mul_ln72_75" [nn.cpp:72]   --->   Operation 4077 'add' 'add_ln72_88' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4078 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_88, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4078 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4079 [1/1] (0.00ns)   --->   "%shl_ln72_121 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_89, i8 0" [nn.cpp:72]   --->   Operation 4079 'bitconcatenate' 'shl_ln72_121' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4080 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_89)   --->   "%mul_ln72_76 = mul i24 %sext_ln72_18, i24 16776860" [nn.cpp:72]   --->   Operation 4080 'mul' 'mul_ln72_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4081 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_89 = add i24 %shl_ln72_121, i24 %mul_ln72_76" [nn.cpp:72]   --->   Operation 4081 'add' 'add_ln72_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4082 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_90)   --->   "%mul_ln72_77 = mul i24 %sext_ln72_20, i24 16775731" [nn.cpp:72]   --->   Operation 4082 'mul' 'mul_ln72_77' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4083 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_98 = add i24 %shl_ln72_132, i24 %mul_ln72_85" [nn.cpp:72]   --->   Operation 4083 'add' 'add_ln72_98' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4084 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_99)   --->   "%mul_ln72_86 = mul i24 %sext_ln72_94, i24 16771905" [nn.cpp:72]   --->   Operation 4084 'mul' 'mul_ln72_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4085 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_98, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4085 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4086 [1/1] (0.00ns)   --->   "%shl_ln72_133 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_99, i8 0" [nn.cpp:72]   --->   Operation 4086 'bitconcatenate' 'shl_ln72_133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4087 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_99 = add i24 %shl_ln72_133, i24 %mul_ln72_86" [nn.cpp:72]   --->   Operation 4087 'add' 'add_ln72_99' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4088 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_100)   --->   "%mul_ln72_87 = mul i21 %sext_ln72_189, i21 2097141" [nn.cpp:72]   --->   Operation 4088 'mul' 'mul_ln72_87' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4089 [1/1] (2.14ns)   --->   "%add_ln69_9 = add i15 %trunc_ln74_9, i15 32694" [nn.cpp:69]   --->   Operation 4089 'add' 'add_ln69_9' <Predicate = (icmp_ln14_9)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4090 [1/1] (0.99ns)   --->   "%layer1_output_9 = select i1 %icmp_ln14_9, i15 %add_ln69_9, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4090 'select' 'layer1_output_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4091 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_124 = add i24 %shl_ln72_162, i24 %mul_ln72_110" [nn.cpp:72]   --->   Operation 4091 'add' 'add_ln72_124' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4092 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_124, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4092 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4093 [1/1] (0.00ns)   --->   "%shl_ln72_163 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_125, i8 0" [nn.cpp:72]   --->   Operation 4093 'bitconcatenate' 'shl_ln72_163' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4094 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_125)   --->   "%mul_ln72_111 = mul i24 %sext_ln72_126, i24 16776836" [nn.cpp:72]   --->   Operation 4094 'mul' 'mul_ln72_111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4095 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_125 = add i24 %shl_ln72_163, i24 %mul_ln72_111" [nn.cpp:72]   --->   Operation 4095 'add' 'add_ln72_125' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4096 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_127)   --->   "%mul_ln72_112 = mul i24 %sext_ln72_20, i24 629" [nn.cpp:72]   --->   Operation 4096 'mul' 'mul_ln72_112' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4097 [1/1] (0.00ns)   --->   "%shl_ln72_168 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln72_21, i9 0" [nn.cpp:72]   --->   Operation 4097 'bitconcatenate' 'shl_ln72_168' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4098 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_152 = add i24 %shl_ln72_198, i24 %mul_ln72_135" [nn.cpp:72]   --->   Operation 4098 'add' 'add_ln72_152' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4099 [1/1] (0.00ns)   --->   "%sum_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_152, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4099 'partselect' 'sum_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4100 [1/1] (0.00ns)   --->   "%trunc_ln74_13 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_152, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4100 'partselect' 'trunc_ln74_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4101 [1/1] (2.14ns)   --->   "%sum_149 = add i16 %sum_28, i16 65437" [nn.cpp:74]   --->   Operation 4101 'add' 'sum_149' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4102 [1/1] (2.14ns)   --->   "%icmp_ln14_14 = icmp_sgt  i16 %sum_149, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4102 'icmp' 'icmp_ln14_14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4103 [1/1] (2.14ns)   --->   "%add_ln69_15 = add i15 %trunc_ln74_14, i15 228" [nn.cpp:69]   --->   Operation 4103 'add' 'add_ln69_15' <Predicate = (icmp_ln14_15)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4104 [1/1] (0.99ns)   --->   "%layer1_output_15 = select i1 %icmp_ln14_15, i15 %add_ln69_15, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4104 'select' 'layer1_output_15' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4105 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_170 = add i24 %shl_ln72_218, i24 %mul_ln72_153" [nn.cpp:72]   --->   Operation 4105 'add' 'add_ln72_170' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4106 [1/1] (0.00ns)   --->   "%shl_ln72_219 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_42_read, i5 0" [nn.cpp:72]   --->   Operation 4106 'bitconcatenate' 'shl_ln72_219' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4107 [1/1] (0.00ns)   --->   "%sext_ln72_225 = sext i21 %shl_ln72_219" [nn.cpp:72]   --->   Operation 4107 'sext' 'sext_ln72_225' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_41 = sub i24 %shl_ln72_168, i24 %sext_ln72_225" [nn.cpp:72]   --->   Operation 4108 'sub' 'sub_ln72_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4109 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_170, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4109 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4110 [1/1] (0.00ns)   --->   "%shl_ln72_220 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_172, i8 0" [nn.cpp:72]   --->   Operation 4110 'bitconcatenate' 'shl_ln72_220' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4111 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_171 = add i24 %shl_ln72_220, i24 %sub_ln72_41" [nn.cpp:72]   --->   Operation 4111 'add' 'add_ln72_171' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4112 [1/1] (0.00ns)   --->   "%sum_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_171, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4112 'partselect' 'sum_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4113 [1/1] (0.00ns)   --->   "%trunc_ln74_15 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_171, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4113 'partselect' 'trunc_ln74_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4114 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_181 = add i24 %shl_ln72_230, i24 %sext_ln72_230" [nn.cpp:72]   --->   Operation 4114 'add' 'add_ln72_181' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4115 [1/1] (0.00ns)   --->   "%sum_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_181, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4115 'partselect' 'sum_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4116 [1/1] (0.00ns)   --->   "%trunc_ln74_16 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_181, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4116 'partselect' 'trunc_ln74_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4117 [1/1] (2.14ns)   --->   "%sum_152 = add i16 %sum_34, i16 306" [nn.cpp:74]   --->   Operation 4117 'add' 'sum_152' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4118 [1/1] (2.14ns)   --->   "%icmp_ln14_17 = icmp_sgt  i16 %sum_152, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4118 'icmp' 'icmp_ln14_17' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4119 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_192 = add i24 %shl_ln72_244, i24 %mul_ln72_172" [nn.cpp:72]   --->   Operation 4119 'add' 'add_ln72_192' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4120 [1/1] (0.00ns)   --->   "%tmp_194 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_37_read, i5 0" [nn.cpp:72]   --->   Operation 4120 'bitconcatenate' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4121 [1/1] (0.00ns)   --->   "%sext_ln72_243 = sext i21 %tmp_194" [nn.cpp:72]   --->   Operation 4121 'sext' 'sext_ln72_243' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4122 [1/1] (2.31ns)   --->   "%sub_ln72_121 = sub i22 %sext_ln72_127, i22 %sext_ln72_243" [nn.cpp:72]   --->   Operation 4122 'sub' 'sub_ln72_121' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4123 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_192, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4123 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4124 [1/1] (0.00ns)   --->   "%shl_ln72_245 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_195, i8 0" [nn.cpp:72]   --->   Operation 4124 'bitconcatenate' 'shl_ln72_245' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4125 [1/1] (0.00ns)   --->   "%sext_ln72_244 = sext i22 %sub_ln72_121" [nn.cpp:72]   --->   Operation 4125 'sext' 'sext_ln72_244' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4126 [1/1] (2.42ns)   --->   "%add_ln72_193 = add i24 %shl_ln72_245, i24 %sext_ln72_244" [nn.cpp:72]   --->   Operation 4126 'add' 'add_ln72_193' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4127 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_193, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4127 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4128 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_195)   --->   "%mul_ln72_173 = mul i21 %sext_ln72_21, i21 2097141" [nn.cpp:72]   --->   Operation 4128 'mul' 'mul_ln72_173' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4129 [1/1] (2.14ns)   --->   "%add_ln69_19 = add i15 %trunc_ln74_18, i15 9" [nn.cpp:69]   --->   Operation 4129 'add' 'add_ln69_19' <Predicate = (icmp_ln14_19)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4130 [1/1] (0.99ns)   --->   "%layer1_output_19 = select i1 %icmp_ln14_19, i15 %add_ln69_19, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4130 'select' 'layer1_output_19' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4131 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_208 = add i24 %shl_ln72_264, i24 %mul_ln72_183" [nn.cpp:72]   --->   Operation 4131 'add' 'add_ln72_208' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4132 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_208, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4132 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4133 [1/1] (0.00ns)   --->   "%shl_ln72_265 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_211, i8 0" [nn.cpp:72]   --->   Operation 4133 'bitconcatenate' 'shl_ln72_265' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4134 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_209)   --->   "%mul_ln72_184 = mul i24 %sext_ln72_126, i24 1587" [nn.cpp:72]   --->   Operation 4134 'mul' 'mul_ln72_184' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4135 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_209 = add i24 %shl_ln72_265, i24 %mul_ln72_184" [nn.cpp:72]   --->   Operation 4135 'add' 'add_ln72_209' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4136 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_218 = add i24 %shl_ln72_274, i24 %mul_ln72_194" [nn.cpp:72]   --->   Operation 4136 'add' 'add_ln72_218' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4137 [1/1] (0.00ns)   --->   "%sum_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_218, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4137 'partselect' 'sum_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4138 [1/1] (0.00ns)   --->   "%trunc_ln74_20 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_218, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4138 'partselect' 'trunc_ln74_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4139 [1/1] (2.14ns)   --->   "%sum_156 = add i16 %sum_42, i16 10" [nn.cpp:74]   --->   Operation 4139 'add' 'sum_156' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4140 [1/1] (2.14ns)   --->   "%icmp_ln14_21 = icmp_sgt  i16 %sum_156, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4140 'icmp' 'icmp_ln14_21' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4141 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_239 = add i24 %shl_ln72_294, i24 %mul_ln72_212" [nn.cpp:72]   --->   Operation 4141 'add' 'add_ln72_239' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4142 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_239, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4142 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4143 [1/1] (0.00ns)   --->   "%shl_ln72_295 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_244, i8 0" [nn.cpp:72]   --->   Operation 4143 'bitconcatenate' 'shl_ln72_295' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4144 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_240)   --->   "%mul_ln72_213 = mul i24 %sext_ln72_20, i24 16776000" [nn.cpp:72]   --->   Operation 4144 'mul' 'mul_ln72_213' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4145 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_240 = add i24 %shl_ln72_295, i24 %mul_ln72_213" [nn.cpp:72]   --->   Operation 4145 'add' 'add_ln72_240' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4146 [1/1] (2.14ns)   --->   "%add_ln69_24 = add i15 %trunc_ln74_23, i15 128" [nn.cpp:69]   --->   Operation 4146 'add' 'add_ln69_24' <Predicate = (icmp_ln14_25)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4147 [1/1] (0.99ns)   --->   "%layer1_output_25 = select i1 %icmp_ln14_25, i15 %add_ln69_24, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4147 'select' 'layer1_output_25' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4148 [1/1] (0.00ns)   --->   "%shl_ln72_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_37_read, i2 0" [nn.cpp:72]   --->   Operation 4148 'bitconcatenate' 'shl_ln72_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4149 [1/1] (0.00ns)   --->   "%shl_ln72_322 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_264, i8 0" [nn.cpp:72]   --->   Operation 4149 'bitconcatenate' 'shl_ln72_322' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4150 [1/1] (0.00ns)   --->   "%sext_ln72_302 = sext i18 %shl_ln72_7" [nn.cpp:72]   --->   Operation 4150 'sext' 'sext_ln72_302' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4151 [1/1] (2.42ns)   --->   "%add_ln72_259 = add i24 %shl_ln72_322, i24 %sext_ln72_302" [nn.cpp:72]   --->   Operation 4151 'add' 'add_ln72_259' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4152 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_260)   --->   "%mul_ln72_226 = mul i23 %sext_ln72_101, i23 53" [nn.cpp:72]   --->   Operation 4152 'mul' 'mul_ln72_226' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4153 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_259, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4153 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4154 [1/1] (0.00ns)   --->   "%shl_ln72_323 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_265, i8 0" [nn.cpp:72]   --->   Operation 4154 'bitconcatenate' 'shl_ln72_323' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4155 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_260)   --->   "%sext_ln72_303 = sext i23 %mul_ln72_226" [nn.cpp:72]   --->   Operation 4155 'sext' 'sext_ln72_303' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4156 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_260 = add i24 %shl_ln72_323, i24 %sext_ln72_303" [nn.cpp:72]   --->   Operation 4156 'add' 'add_ln72_260' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4157 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_261)   --->   "%mul_ln72_227 = mul i23 %sext_ln72_162, i23 8388567" [nn.cpp:72]   --->   Operation 4157 'mul' 'mul_ln72_227' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4158 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_270 = add i24 %shl_ln72_333, i24 %mul_ln72_237" [nn.cpp:72]   --->   Operation 4158 'add' 'add_ln72_270' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4159 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_270, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4159 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4160 [1/1] (0.00ns)   --->   "%shl_ln72_334 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_276, i8 0" [nn.cpp:72]   --->   Operation 4160 'bitconcatenate' 'shl_ln72_334' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4161 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_271)   --->   "%mul_ln72_238 = mul i24 %sext_ln72_20, i24 867" [nn.cpp:72]   --->   Operation 4161 'mul' 'mul_ln72_238' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4162 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_271 = add i24 %shl_ln72_334, i24 %mul_ln72_238" [nn.cpp:72]   --->   Operation 4162 'add' 'add_ln72_271' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4163 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_272)   --->   "%mul_ln72_239 = mul i24 %sext_ln72_161, i24 331" [nn.cpp:72]   --->   Operation 4163 'mul' 'mul_ln72_239' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4164 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_281 = add i24 %shl_ln72_344, i24 %mul_ln72_248" [nn.cpp:72]   --->   Operation 4164 'add' 'add_ln72_281' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4165 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_282)   --->   "%mul_ln72_249 = mul i24 %sext_ln72_18, i24 166" [nn.cpp:72]   --->   Operation 4165 'mul' 'mul_ln72_249' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4166 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_281, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4166 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4167 [1/1] (0.00ns)   --->   "%shl_ln72_345 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_287, i8 0" [nn.cpp:72]   --->   Operation 4167 'bitconcatenate' 'shl_ln72_345' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4168 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_282 = add i24 %shl_ln72_345, i24 %mul_ln72_249" [nn.cpp:72]   --->   Operation 4168 'add' 'add_ln72_282' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4169 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_283)   --->   "%mul_ln72_250 = mul i24 %sext_ln72_20, i24 253" [nn.cpp:72]   --->   Operation 4169 'mul' 'mul_ln72_250' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4170 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_291 = add i24 %shl_ln72_356, i24 %mul_ln72_258" [nn.cpp:72]   --->   Operation 4170 'add' 'add_ln72_291' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4171 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_292)   --->   "%mul_ln72_259 = mul i24 %sext_ln72_126, i24 16777113" [nn.cpp:72]   --->   Operation 4171 'mul' 'mul_ln72_259' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4172 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_291, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4172 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4173 [1/1] (0.00ns)   --->   "%shl_ln72_357 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_297, i8 0" [nn.cpp:72]   --->   Operation 4173 'bitconcatenate' 'shl_ln72_357' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4174 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_292 = add i24 %shl_ln72_357, i24 %mul_ln72_259" [nn.cpp:72]   --->   Operation 4174 'add' 'add_ln72_292' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4175 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_293)   --->   "%mul_ln72_260 = mul i24 %sext_ln72_18, i24 755" [nn.cpp:72]   --->   Operation 4175 'mul' 'mul_ln72_260' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4176 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_294)   --->   "%mul_ln72_261 = mul i24 %sext_ln72_188, i24 16776916" [nn.cpp:72]   --->   Operation 4176 'mul' 'mul_ln72_261' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4177 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_306 = add i24 %shl_ln72_375, i24 %mul_ln72_271" [nn.cpp:72]   --->   Operation 4177 'add' 'add_ln72_306' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4178 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_306, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4178 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4179 [1/1] (0.00ns)   --->   "%shl_ln72_376 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_312, i8 0" [nn.cpp:72]   --->   Operation 4179 'bitconcatenate' 'shl_ln72_376' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4180 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_307)   --->   "%mul_ln72_272 = mul i24 %sext_ln72_126, i24 16775806" [nn.cpp:72]   --->   Operation 4180 'mul' 'mul_ln72_272' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4181 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_307 = add i24 %shl_ln72_376, i24 %mul_ln72_272" [nn.cpp:72]   --->   Operation 4181 'add' 'add_ln72_307' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4182 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_317 = add i24 %shl_ln72_384, i24 %mul_ln72_282" [nn.cpp:72]   --->   Operation 4182 'add' 'add_ln72_317' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4183 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_318)   --->   "%mul_ln72_283 = mul i24 %sext_ln72_126, i24 76" [nn.cpp:72]   --->   Operation 4183 'mul' 'mul_ln72_283' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4184 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_317, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4184 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4185 [1/1] (0.00ns)   --->   "%shl_ln72_385 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_324, i8 0" [nn.cpp:72]   --->   Operation 4185 'bitconcatenate' 'shl_ln72_385' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4186 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_318 = add i24 %shl_ln72_385, i24 %mul_ln72_283" [nn.cpp:72]   --->   Operation 4186 'add' 'add_ln72_318' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4187 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_319)   --->   "%mul_ln72_284 = mul i24 %sext_ln72_18, i24 16776624" [nn.cpp:72]   --->   Operation 4187 'mul' 'mul_ln72_284' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4188 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_330 = add i24 %shl_ln72_400, i24 %mul_ln72_293" [nn.cpp:72]   --->   Operation 4188 'add' 'add_ln72_330' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4189 [1/1] (0.00ns)   --->   "%sum_63 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_330, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4189 'partselect' 'sum_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4190 [1/1] (0.00ns)   --->   "%trunc_ln74_30 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_330, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4190 'partselect' 'trunc_ln74_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4191 [1/1] (2.14ns)   --->   "%sum_167 = add i16 %sum_63, i16 749" [nn.cpp:74]   --->   Operation 4191 'add' 'sum_167' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4192 [1/1] (2.14ns)   --->   "%icmp_ln14_32 = icmp_sgt  i16 %sum_167, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4192 'icmp' 'icmp_ln14_32' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4193 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_337)   --->   "%mul_ln72_297 = mul i23 %sext_ln72_162, i23 8388561" [nn.cpp:72]   --->   Operation 4193 'mul' 'mul_ln72_297' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4194 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_345 = add i24 %shl_ln72_422, i24 %sext_ln72_353" [nn.cpp:72]   --->   Operation 4194 'add' 'add_ln72_345' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4195 [1/1] (0.00ns)   --->   "%sum_67 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_345, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4195 'partselect' 'sum_67' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4196 [1/1] (0.00ns)   --->   "%trunc_ln74_32 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_345, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4196 'partselect' 'trunc_ln74_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4197 [1/1] (2.14ns)   --->   "%sum_169 = add i16 %sum_67, i16 86" [nn.cpp:74]   --->   Operation 4197 'add' 'sum_169' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4198 [1/1] (2.14ns)   --->   "%icmp_ln14_34 = icmp_sgt  i16 %sum_169, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4198 'icmp' 'icmp_ln14_34' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4199 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_356 = add i24 %shl_ln72_433, i24 %mul_ln72_315" [nn.cpp:72]   --->   Operation 4199 'add' 'add_ln72_356' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4200 [1/1] (0.00ns)   --->   "%sum_69 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_356, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4200 'partselect' 'sum_69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4201 [1/1] (0.00ns)   --->   "%trunc_ln74_33 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_356, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4201 'partselect' 'trunc_ln74_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4202 [1/1] (2.14ns)   --->   "%sum_170 = add i16 %sum_69, i16 65382" [nn.cpp:74]   --->   Operation 4202 'add' 'sum_170' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4203 [1/1] (2.14ns)   --->   "%icmp_ln14_35 = icmp_sgt  i16 %sum_170, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4203 'icmp' 'icmp_ln14_35' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4204 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_363 = add i24 %shl_ln72_441, i24 %sext_ln72_358" [nn.cpp:72]   --->   Operation 4204 'add' 'add_ln72_363' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4205 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_363, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4205 'partselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4206 [1/1] (0.00ns)   --->   "%shl_ln72_442 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_372, i8 0" [nn.cpp:72]   --->   Operation 4206 'bitconcatenate' 'shl_ln72_442' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4207 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_364)   --->   "%mul_ln72_323 = mul i24 %sext_ln72_94, i24 1836" [nn.cpp:72]   --->   Operation 4207 'mul' 'mul_ln72_323' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4208 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_364 = add i24 %shl_ln72_442, i24 %mul_ln72_323" [nn.cpp:72]   --->   Operation 4208 'add' 'add_ln72_364' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4209 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_381 = add i24 %shl_ln72_459, i24 %mul_ln72_339" [nn.cpp:72]   --->   Operation 4209 'add' 'add_ln72_381' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4210 [1/1] (0.00ns)   --->   "%tmp_390 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_381, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4210 'partselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4211 [1/1] (0.00ns)   --->   "%shl_ln72_460 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_390, i8 0" [nn.cpp:72]   --->   Operation 4211 'bitconcatenate' 'shl_ln72_460' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4212 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_382)   --->   "%mul_ln72_340 = mul i24 %sext_ln72_20, i24 937" [nn.cpp:72]   --->   Operation 4212 'mul' 'mul_ln72_340' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4213 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_382 = add i24 %shl_ln72_460, i24 %mul_ln72_340" [nn.cpp:72]   --->   Operation 4213 'add' 'add_ln72_382' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_391 = add i24 %shl_ln72_468, i24 %mul_ln72_348" [nn.cpp:72]   --->   Operation 4214 'add' 'add_ln72_391' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4215 [1/1] (0.00ns)   --->   "%tmp_401 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_391, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4215 'partselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4216 [1/1] (0.00ns)   --->   "%shl_ln72_469 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_401, i8 0" [nn.cpp:72]   --->   Operation 4216 'bitconcatenate' 'shl_ln72_469' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4217 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_392)   --->   "%mul_ln72_349 = mul i24 %sext_ln72_20, i24 16775792" [nn.cpp:72]   --->   Operation 4217 'mul' 'mul_ln72_349' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4218 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_392 = add i24 %shl_ln72_469, i24 %mul_ln72_349" [nn.cpp:72]   --->   Operation 4218 'add' 'add_ln72_392' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4219 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_400 = add i24 %shl_ln72_477, i24 %mul_ln72_358" [nn.cpp:72]   --->   Operation 4219 'add' 'add_ln72_400' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4220 [1/1] (0.00ns)   --->   "%shl_ln72_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i14.i10, i14 %trunc_ln72_22, i10 0" [nn.cpp:72]   --->   Operation 4220 'bitconcatenate' 'shl_ln72_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4221 [1/1] (0.00ns)   --->   "%tmp_410 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_400, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4221 'partselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4222 [1/1] (0.00ns)   --->   "%shl_ln72_478 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_410, i8 0" [nn.cpp:72]   --->   Operation 4222 'bitconcatenate' 'shl_ln72_478' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4223 [1/1] (2.42ns)   --->   "%add_ln72_401 = add i24 %shl_ln72_478, i24 %shl_ln72_9" [nn.cpp:72]   --->   Operation 4223 'add' 'add_ln72_401' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4224 [1/1] (0.00ns)   --->   "%tmp_411 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_401, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4224 'partselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4225 [1/1] (0.00ns)   --->   "%shl_ln72_479 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_411, i8 0" [nn.cpp:72]   --->   Operation 4225 'bitconcatenate' 'shl_ln72_479' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4226 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_402)   --->   "%mul_ln72_359 = mul i24 %sext_ln72_188, i24 477" [nn.cpp:72]   --->   Operation 4226 'mul' 'mul_ln72_359' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4227 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_402 = add i24 %shl_ln72_479, i24 %mul_ln72_359" [nn.cpp:72]   --->   Operation 4227 'add' 'add_ln72_402' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4228 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_403)   --->   "%mul_ln72_360 = mul i24 %sext_ln72_161, i24 600" [nn.cpp:72]   --->   Operation 4228 'mul' 'mul_ln72_360' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_414 = add i24 %shl_ln72_489, i24 %mul_ln72_370" [nn.cpp:72]   --->   Operation 4229 'add' 'add_ln72_414' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4230 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_414, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4230 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4231 [1/1] (0.00ns)   --->   "%shl_ln72_490 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_425, i8 0" [nn.cpp:72]   --->   Operation 4231 'bitconcatenate' 'shl_ln72_490' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4232 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_415)   --->   "%mul_ln72_371 = mul i24 %sext_ln72_161, i24 16776849" [nn.cpp:72]   --->   Operation 4232 'mul' 'mul_ln72_371' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4233 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_415 = add i24 %shl_ln72_490, i24 %mul_ln72_371" [nn.cpp:72]   --->   Operation 4233 'add' 'add_ln72_415' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4234 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_420 = add i24 %shl_ln72_495, i24 %mul_ln72_377" [nn.cpp:72]   --->   Operation 4234 'add' 'add_ln72_420' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4235 [1/1] (0.00ns)   --->   "%sum_83 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_420, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4235 'partselect' 'sum_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4236 [1/1] (0.00ns)   --->   "%trunc_ln74_40 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_420, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4236 'partselect' 'trunc_ln74_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4237 [1/1] (2.14ns)   --->   "%sum_177 = add i16 %sum_83, i16 10" [nn.cpp:74]   --->   Operation 4237 'add' 'sum_177' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4238 [1/1] (2.14ns)   --->   "%icmp_ln14_42 = icmp_sgt  i16 %sum_177, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4238 'icmp' 'icmp_ln14_42' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4239 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_434 = add i24 %shl_ln72_513, i24 %sext_ln72_393" [nn.cpp:72]   --->   Operation 4239 'add' 'add_ln72_434' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4240 [1/1] (0.00ns)   --->   "%sum_85 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_434, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4240 'partselect' 'sum_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4241 [1/1] (0.00ns)   --->   "%trunc_ln74_41 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_434, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4241 'partselect' 'trunc_ln74_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4242 [1/1] (2.14ns)   --->   "%sum_178 = add i16 %sum_85, i16 65508" [nn.cpp:74]   --->   Operation 4242 'add' 'sum_178' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4243 [1/1] (2.14ns)   --->   "%add_ln69_42 = add i15 %trunc_ln74_41, i15 32740" [nn.cpp:69]   --->   Operation 4243 'add' 'add_ln69_42' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4244 [1/1] (2.14ns)   --->   "%icmp_ln14_43 = icmp_sgt  i16 %sum_178, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4244 'icmp' 'icmp_ln14_43' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4245 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_443)   --->   "%mul_ln72_390 = mul i21 %sext_ln72_21, i21 2097139" [nn.cpp:72]   --->   Operation 4245 'mul' 'mul_ln72_390' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4246 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_448 = add i24 %shl_ln72_531, i24 %mul_ln72_395" [nn.cpp:72]   --->   Operation 4246 'add' 'add_ln72_448' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4247 [1/1] (0.00ns)   --->   "%sum_89 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_448, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4247 'partselect' 'sum_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4248 [1/1] (0.00ns)   --->   "%trunc_ln74_43 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_448, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4248 'partselect' 'trunc_ln74_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4249 [1/1] (2.14ns)   --->   "%sum_180 = add i16 %sum_89, i16 65420" [nn.cpp:74]   --->   Operation 4249 'add' 'sum_180' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4250 [1/1] (2.14ns)   --->   "%icmp_ln14_45 = icmp_sgt  i16 %sum_180, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4250 'icmp' 'icmp_ln14_45' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4251 [1/1] (0.00ns)   --->   "%shl_ln72_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_41_read, i6 0" [nn.cpp:72]   --->   Operation 4251 'bitconcatenate' 'shl_ln72_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4252 [1/1] (0.00ns)   --->   "%shl_ln72_541 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_468, i8 0" [nn.cpp:72]   --->   Operation 4252 'bitconcatenate' 'shl_ln72_541' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4253 [1/1] (0.00ns)   --->   "%sext_ln72_407 = sext i22 %shl_ln72_11" [nn.cpp:72]   --->   Operation 4253 'sext' 'sext_ln72_407' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4254 [1/1] (2.42ns)   --->   "%add_ln72_457 = add i24 %shl_ln72_541, i24 %sext_ln72_407" [nn.cpp:72]   --->   Operation 4254 'add' 'add_ln72_457' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4255 [1/1] (0.00ns)   --->   "%sum_91 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_457, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4255 'partselect' 'sum_91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4256 [1/1] (0.00ns)   --->   "%trunc_ln74_44 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_457, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4256 'partselect' 'trunc_ln74_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4257 [1/1] (2.14ns)   --->   "%sum_181 = add i16 %sum_91, i16 177" [nn.cpp:74]   --->   Operation 4257 'add' 'sum_181' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4258 [1/1] (2.14ns)   --->   "%icmp_ln14_46 = icmp_sgt  i16 %sum_181, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4258 'icmp' 'icmp_ln14_46' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4259 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_468 = add i24 %shl_ln72_555, i24 %sext_ln72_410" [nn.cpp:72]   --->   Operation 4259 'add' 'add_ln72_468' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4260 [1/1] (0.00ns)   --->   "%tmp_480 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_468, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4260 'partselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4261 [1/1] (0.00ns)   --->   "%shl_ln72_556 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_480, i8 0" [nn.cpp:72]   --->   Operation 4261 'bitconcatenate' 'shl_ln72_556' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4262 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_469)   --->   "%mul_ln72_414 = mul i24 %sext_ln72_20, i24 1071" [nn.cpp:72]   --->   Operation 4262 'mul' 'mul_ln72_414' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4263 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_469 = add i24 %shl_ln72_556, i24 %mul_ln72_414" [nn.cpp:72]   --->   Operation 4263 'add' 'add_ln72_469' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4264 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_470)   --->   "%mul_ln72_415 = mul i24 %sext_ln72_161, i24 16777022" [nn.cpp:72]   --->   Operation 4264 'mul' 'mul_ln72_415' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4265 [1/1] (0.00ns)   --->   "%shl_ln72_570 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_42_read, i4 0" [nn.cpp:72]   --->   Operation 4265 'bitconcatenate' 'shl_ln72_570' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4266 [1/1] (0.00ns)   --->   "%sext_ln72_429 = sext i20 %shl_ln72_570" [nn.cpp:72]   --->   Operation 4266 'sext' 'sext_ln72_429' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4267 [1/1] (0.00ns)   --->   "%shl_ln72_571 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_42_read, i2 0" [nn.cpp:72]   --->   Operation 4267 'bitconcatenate' 'shl_ln72_571' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4268 [1/1] (0.00ns)   --->   "%sext_ln72_430 = sext i18 %shl_ln72_571" [nn.cpp:72]   --->   Operation 4268 'sext' 'sext_ln72_430' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4269 [1/1] (2.28ns)   --->   "%sub_ln72_98 = sub i21 %sext_ln72_430, i21 %sext_ln72_429" [nn.cpp:72]   --->   Operation 4269 'sub' 'sub_ln72_98' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4270 [1/1] (0.00ns)   --->   "%shl_ln72_572 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_491, i8 0" [nn.cpp:72]   --->   Operation 4270 'bitconcatenate' 'shl_ln72_572' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4271 [1/1] (0.00ns)   --->   "%sext_ln72_431 = sext i21 %sub_ln72_98" [nn.cpp:72]   --->   Operation 4271 'sext' 'sext_ln72_431' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4272 [1/1] (2.42ns)   --->   "%add_ln72_479 = add i24 %shl_ln72_572, i24 %sext_ln72_431" [nn.cpp:72]   --->   Operation 4272 'add' 'add_ln72_479' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4273 [1/1] (0.00ns)   --->   "%sum_95 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_479, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4273 'partselect' 'sum_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4274 [1/1] (0.00ns)   --->   "%trunc_ln74_46 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_479, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4274 'partselect' 'trunc_ln74_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4275 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_484 = add i24 %shl_ln72_576, i24 %sext_ln72_437" [nn.cpp:72]   --->   Operation 4275 'add' 'add_ln72_484' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4276 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_485)   --->   "%mul_ln72_423 = mul i24 %sext_ln72_20, i24 16777134" [nn.cpp:72]   --->   Operation 4276 'mul' 'mul_ln72_423' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4277 [1/1] (0.00ns)   --->   "%tmp_497 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_484, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4277 'partselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4278 [1/1] (0.00ns)   --->   "%shl_ln72_577 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_497, i8 0" [nn.cpp:72]   --->   Operation 4278 'bitconcatenate' 'shl_ln72_577' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4279 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_485 = add i24 %shl_ln72_577, i24 %mul_ln72_423" [nn.cpp:72]   --->   Operation 4279 'add' 'add_ln72_485' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4280 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_493 = add i24 %shl_ln72_584, i24 %mul_ln72_432" [nn.cpp:72]   --->   Operation 4280 'add' 'add_ln72_493' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4281 [1/1] (0.00ns)   --->   "%tmp_506 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_493, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4281 'partselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4282 [1/1] (0.00ns)   --->   "%shl_ln72_585 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_506, i8 0" [nn.cpp:72]   --->   Operation 4282 'bitconcatenate' 'shl_ln72_585' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4283 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_494)   --->   "%mul_ln72_433 = mul i24 %sext_ln72_126, i24 1825" [nn.cpp:72]   --->   Operation 4283 'mul' 'mul_ln72_433' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4284 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_494 = add i24 %shl_ln72_585, i24 %mul_ln72_433" [nn.cpp:72]   --->   Operation 4284 'add' 'add_ln72_494' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4285 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_495)   --->   "%mul_ln72_434 = mul i24 %sext_ln72_18, i24 16775044" [nn.cpp:72]   --->   Operation 4285 'mul' 'mul_ln72_434' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4286 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_496)   --->   "%mul_ln72_435 = mul i24 %sext_ln72_188, i24 16776926" [nn.cpp:72]   --->   Operation 4286 'mul' 'mul_ln72_435' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4287 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_507 = add i24 %shl_ln72_600, i24 %mul_ln72_445" [nn.cpp:72]   --->   Operation 4287 'add' 'add_ln72_507' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4288 [1/1] (0.00ns)   --->   "%tmp_520 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_507, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4288 'partselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4289 [1/1] (0.00ns)   --->   "%shl_ln72_601 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_520, i8 0" [nn.cpp:72]   --->   Operation 4289 'bitconcatenate' 'shl_ln72_601' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4290 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_508)   --->   "%mul_ln72_446 = mul i24 %sext_ln72_100, i24 241" [nn.cpp:72]   --->   Operation 4290 'mul' 'mul_ln72_446' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4291 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_508 = add i24 %shl_ln72_601, i24 %mul_ln72_446" [nn.cpp:72]   --->   Operation 4291 'add' 'add_ln72_508' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4292 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_520 = add i24 %shl_ln72_618, i24 %mul_ln72_455" [nn.cpp:72]   --->   Operation 4292 'add' 'add_ln72_520' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4293 [1/1] (0.00ns)   --->   "%shl_ln72_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln72_27, i9 0" [nn.cpp:72]   --->   Operation 4293 'bitconcatenate' 'shl_ln72_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4294 [1/1] (0.00ns)   --->   "%tmp_533 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_520, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4294 'partselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4295 [1/1] (0.00ns)   --->   "%shl_ln72_619 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_533, i8 0" [nn.cpp:72]   --->   Operation 4295 'bitconcatenate' 'shl_ln72_619' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4296 [1/1] (2.42ns)   --->   "%add_ln72_521 = add i24 %shl_ln72_619, i24 %shl_ln72_12" [nn.cpp:72]   --->   Operation 4296 'add' 'add_ln72_521' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4297 [1/1] (0.00ns)   --->   "%tmp_534 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_521, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4297 'partselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4298 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_531 = add i24 %shl_ln72_632, i24 %sext_ln72_459" [nn.cpp:72]   --->   Operation 4298 'add' 'add_ln72_531' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4299 [1/1] (0.00ns)   --->   "%shl_ln72_633 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_35_read, i2 0" [nn.cpp:72]   --->   Operation 4299 'bitconcatenate' 'shl_ln72_633' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4300 [1/1] (0.00ns)   --->   "%sext_ln72_460 = sext i18 %shl_ln72_633" [nn.cpp:72]   --->   Operation 4300 'sext' 'sext_ln72_460' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4301 [1/1] (2.21ns)   --->   "%sub_ln72_110 = sub i19 0, i19 %sext_ln72_460" [nn.cpp:72]   --->   Operation 4301 'sub' 'sub_ln72_110' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4302 [1/1] (0.00ns)   --->   "%tmp_545 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_531, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4302 'partselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4303 [1/1] (0.00ns)   --->   "%shl_ln72_634 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_545, i8 0" [nn.cpp:72]   --->   Operation 4303 'bitconcatenate' 'shl_ln72_634' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4304 [1/1] (0.00ns)   --->   "%sext_ln72_461 = sext i19 %sub_ln72_110" [nn.cpp:72]   --->   Operation 4304 'sext' 'sext_ln72_461' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4305 [1/1] (2.42ns)   --->   "%add_ln72_532 = add i24 %shl_ln72_634, i24 %sext_ln72_461" [nn.cpp:72]   --->   Operation 4305 'add' 'add_ln72_532' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4306 [1/1] (0.00ns)   --->   "%tmp_546 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_532, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4306 'partselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4307 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_535)   --->   "%mul_ln72_461 = mul i23 %sext_ln72_162, i23 8388570" [nn.cpp:72]   --->   Operation 4307 'mul' 'mul_ln72_461' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4308 [1/1] (2.14ns)   --->   "%add_ln69_53 = add i15 %trunc_ln74_52, i15 32767" [nn.cpp:69]   --->   Operation 4308 'add' 'add_ln69_53' <Predicate = (icmp_ln14_54)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4309 [1/1] (0.99ns)   --->   "%layer1_output_54 = select i1 %icmp_ln14_54, i15 %add_ln69_53, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4309 'select' 'layer1_output_54' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 4310 [1/1] (0.00ns)   --->   "%zext_ln85_26 = zext i15 %layer1_output_9" [nn.cpp:85]   --->   Operation 4310 'zext' 'zext_ln85_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4311 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_12)   --->   "%mul_ln85_13 = mul i24 %zext_ln85_26, i24 16776943" [nn.cpp:85]   --->   Operation 4311 'mul' 'mul_ln85_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4312 [1/1] (0.00ns)   --->   "%zext_ln85_55 = zext i15 %layer1_output_15" [nn.cpp:85]   --->   Operation 4312 'zext' 'zext_ln85_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4313 [1/1] (0.00ns)   --->   "%shl_ln85_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_611, i8 0" [nn.cpp:85]   --->   Operation 4313 'bitconcatenate' 'shl_ln85_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4314 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_38)   --->   "%mul_ln85_34 = mul i24 %zext_ln85_69, i24 714" [nn.cpp:85]   --->   Operation 4314 'mul' 'mul_ln85_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4315 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_38 = add i24 %shl_ln85_50, i24 %mul_ln85_34" [nn.cpp:85]   --->   Operation 4315 'add' 'add_ln85_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4316 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_39)   --->   "%mul_ln85_35 = mul i24 %zext_ln85_5, i24 16777014" [nn.cpp:85]   --->   Operation 4316 'mul' 'mul_ln85_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4317 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_40)   --->   "%mul_ln85_36 = mul i24 %zext_ln85_55, i24 16776149" [nn.cpp:85]   --->   Operation 4317 'mul' 'mul_ln85_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4318 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_59)   --->   "%mul_ln85_50 = mul i24 %zext_ln85_5, i24 16776981" [nn.cpp:85]   --->   Operation 4318 'mul' 'mul_ln85_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4319 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_97)   --->   "%mul_ln85_83 = mul i24 %zext_ln85_26, i24 16776646" [nn.cpp:85]   --->   Operation 4319 'mul' 'mul_ln85_83' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.73>
ST_14 : Operation 4320 [1/1] (0.00ns)   --->   "%sext_ln72_19 = sext i16 %input_41_read" [nn.cpp:72]   --->   Operation 4320 'sext' 'sext_ln72_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4321 [1/1] (0.99ns)   --->   "%layer1_output_1 = select i1 %icmp_ln14_1, i15 %add_ln69_1, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4321 'select' 'layer1_output_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4322 [1/1] (2.14ns)   --->   "%add_ln69_2 = add i15 %trunc_ln74_2, i15 32711" [nn.cpp:69]   --->   Operation 4322 'add' 'add_ln69_2' <Predicate = (icmp_ln14_2)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4323 [1/1] (0.99ns)   --->   "%layer1_output_2 = select i1 %icmp_ln14_2, i15 %add_ln69_2, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4323 'select' 'layer1_output_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4324 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_41 = add i24 %shl_ln72_65, i24 %mul_ln72_30" [nn.cpp:72]   --->   Operation 4324 'add' 'add_ln72_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4325 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_41, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4325 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4326 [1/1] (0.00ns)   --->   "%shl_ln72_66 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0" [nn.cpp:72]   --->   Operation 4326 'bitconcatenate' 'shl_ln72_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4327 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_42)   --->   "%mul_ln72_31 = mul i24 %sext_ln72_20, i24 439" [nn.cpp:72]   --->   Operation 4327 'mul' 'mul_ln72_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4328 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_42 = add i24 %shl_ln72_66, i24 %mul_ln72_31" [nn.cpp:72]   --->   Operation 4328 'add' 'add_ln72_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4329 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_51 = add i24 %shl_ln72_75, i24 %mul_ln72_41" [nn.cpp:72]   --->   Operation 4329 'add' 'add_ln72_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4330 [1/1] (0.00ns)   --->   "%sum_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_51, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4330 'partselect' 'sum_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4331 [1/1] (0.00ns)   --->   "%trunc_ln74_4 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_51, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4331 'partselect' 'trunc_ln74_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4332 [1/1] (2.14ns)   --->   "%sum_139 = add i16 %sum_8, i16 3" [nn.cpp:74]   --->   Operation 4332 'add' 'sum_139' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4333 [1/1] (2.14ns)   --->   "%icmp_ln14_4 = icmp_sgt  i16 %sum_139, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4333 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4334 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_64 = add i24 %shl_ln72_93, i24 %mul_ln72_51" [nn.cpp:72]   --->   Operation 4334 'add' 'add_ln72_64' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4335 [1/1] (0.00ns)   --->   "%sum_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_64, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4335 'partselect' 'sum_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4336 [1/1] (0.00ns)   --->   "%trunc_ln74_5 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_64, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4336 'partselect' 'trunc_ln74_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4337 [1/1] (2.14ns)   --->   "%sum_140 = add i16 %sum_10, i16 65495" [nn.cpp:74]   --->   Operation 4337 'add' 'sum_140' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4338 [1/1] (2.14ns)   --->   "%icmp_ln14_5 = icmp_sgt  i16 %sum_140, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4338 'icmp' 'icmp_ln14_5' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4339 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_75 = add i24 %shl_ln72_105, i24 %mul_ln72_62" [nn.cpp:72]   --->   Operation 4339 'add' 'add_ln72_75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4340 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_75, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4340 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4341 [1/1] (0.00ns)   --->   "%shl_ln72_106 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_76, i8 0" [nn.cpp:72]   --->   Operation 4341 'bitconcatenate' 'shl_ln72_106' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4342 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_76)   --->   "%mul_ln72_63 = mul i24 %sext_ln72_177, i24 16776875" [nn.cpp:72]   --->   Operation 4342 'mul' 'mul_ln72_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4343 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_76 = add i24 %shl_ln72_106, i24 %mul_ln72_63" [nn.cpp:72]   --->   Operation 4343 'add' 'add_ln72_76' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4344 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_77)   --->   "%mul_ln72_64 = mul i24 %sext_ln72_125, i24 16775387" [nn.cpp:72]   --->   Operation 4344 'mul' 'mul_ln72_64' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4345 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_78)   --->   "%mul_ln72_65 = mul i24 %sext_ln72_20, i24 725" [nn.cpp:72]   --->   Operation 4345 'mul' 'mul_ln72_65' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4346 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_89 = add i24 %shl_ln72_121, i24 %mul_ln72_76" [nn.cpp:72]   --->   Operation 4346 'add' 'add_ln72_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4347 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_89, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4347 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4348 [1/1] (0.00ns)   --->   "%shl_ln72_122 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_90, i8 0" [nn.cpp:72]   --->   Operation 4348 'bitconcatenate' 'shl_ln72_122' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4349 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_90)   --->   "%mul_ln72_77 = mul i24 %sext_ln72_20, i24 16775731" [nn.cpp:72]   --->   Operation 4349 'mul' 'mul_ln72_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4350 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_90 = add i24 %shl_ln72_122, i24 %mul_ln72_77" [nn.cpp:72]   --->   Operation 4350 'add' 'add_ln72_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4351 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_99 = add i24 %shl_ln72_133, i24 %mul_ln72_86" [nn.cpp:72]   --->   Operation 4351 'add' 'add_ln72_99' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4352 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_100)   --->   "%mul_ln72_87 = mul i21 %sext_ln72_189, i21 2097141" [nn.cpp:72]   --->   Operation 4352 'mul' 'mul_ln72_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4353 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_99, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4353 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4354 [1/1] (0.00ns)   --->   "%shl_ln72_134 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_100, i8 0" [nn.cpp:72]   --->   Operation 4354 'bitconcatenate' 'shl_ln72_134' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4355 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_100)   --->   "%sext_ln72_190 = sext i21 %mul_ln72_87" [nn.cpp:72]   --->   Operation 4355 'sext' 'sext_ln72_190' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4356 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_100 = add i24 %shl_ln72_134, i24 %sext_ln72_190" [nn.cpp:72]   --->   Operation 4356 'add' 'add_ln72_100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4357 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_125 = add i24 %shl_ln72_163, i24 %mul_ln72_111" [nn.cpp:72]   --->   Operation 4357 'add' 'add_ln72_125' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4358 [1/1] (0.00ns)   --->   "%shl_ln72_164 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i13.i11, i13 %trunc_ln72, i11 0" [nn.cpp:72]   --->   Operation 4358 'bitconcatenate' 'shl_ln72_164' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4359 [1/1] (0.00ns)   --->   "%shl_ln72_165 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln72_20, i9 0" [nn.cpp:72]   --->   Operation 4359 'bitconcatenate' 'shl_ln72_165' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_32 = sub i24 %shl_ln72_164, i24 %shl_ln72_165" [nn.cpp:72]   --->   Operation 4360 'sub' 'sub_ln72_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4361 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_125, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4361 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4362 [1/1] (0.00ns)   --->   "%shl_ln72_166 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_126, i8 0" [nn.cpp:72]   --->   Operation 4362 'bitconcatenate' 'shl_ln72_166' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4363 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_126 = add i24 %shl_ln72_166, i24 %sub_ln72_32" [nn.cpp:72]   --->   Operation 4363 'add' 'add_ln72_126' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4364 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_126, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4364 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4365 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_127)   --->   "%mul_ln72_112 = mul i24 %sext_ln72_20, i24 629" [nn.cpp:72]   --->   Operation 4365 'mul' 'mul_ln72_112' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4366 [1/1] (2.14ns)   --->   "%add_ln69_14 = add i15 %trunc_ln74_13, i15 32669" [nn.cpp:69]   --->   Operation 4366 'add' 'add_ln69_14' <Predicate = (icmp_ln14_14)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4367 [1/1] (0.99ns)   --->   "%layer1_output_14 = select i1 %icmp_ln14_14, i15 %add_ln69_14, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4367 'select' 'layer1_output_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4368 [1/1] (2.14ns)   --->   "%sum_151 = add i16 %sum_32, i16 65203" [nn.cpp:74]   --->   Operation 4368 'add' 'sum_151' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4369 [1/1] (2.14ns)   --->   "%add_ln69_16 = add i15 %trunc_ln74_15, i15 32435" [nn.cpp:69]   --->   Operation 4369 'add' 'add_ln69_16' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4370 [1/1] (2.14ns)   --->   "%icmp_ln14_16 = icmp_sgt  i16 %sum_151, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4370 'icmp' 'icmp_ln14_16' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4371 [1/1] (0.99ns)   --->   "%layer1_output_16 = select i1 %icmp_ln14_16, i15 %add_ln69_16, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4371 'select' 'layer1_output_16' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4372 [1/1] (2.14ns)   --->   "%add_ln69_17 = add i15 %trunc_ln74_16, i15 306" [nn.cpp:69]   --->   Operation 4372 'add' 'add_ln69_17' <Predicate = (icmp_ln14_17)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4373 [1/1] (0.99ns)   --->   "%layer1_output_17 = select i1 %icmp_ln14_17, i15 %add_ln69_17, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4373 'select' 'layer1_output_17' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4374 [1/1] (0.00ns)   --->   "%shl_ln72_246 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_196, i8 0" [nn.cpp:72]   --->   Operation 4374 'bitconcatenate' 'shl_ln72_246' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4375 [1/1] (2.42ns)   --->   "%add_ln72_194 = add i24 %shl_ln72_246, i24 %sext_ln72_100" [nn.cpp:72]   --->   Operation 4375 'add' 'add_ln72_194' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4376 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_195)   --->   "%mul_ln72_173 = mul i21 %sext_ln72_21, i21 2097141" [nn.cpp:72]   --->   Operation 4376 'mul' 'mul_ln72_173' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4377 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_194, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4377 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4378 [1/1] (0.00ns)   --->   "%shl_ln72_247 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_197, i8 0" [nn.cpp:72]   --->   Operation 4378 'bitconcatenate' 'shl_ln72_247' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4379 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_195)   --->   "%sext_ln72_245 = sext i21 %mul_ln72_173" [nn.cpp:72]   --->   Operation 4379 'sext' 'sext_ln72_245' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4380 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_195 = add i24 %shl_ln72_247, i24 %sext_ln72_245" [nn.cpp:72]   --->   Operation 4380 'add' 'add_ln72_195' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4381 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_209 = add i24 %shl_ln72_265, i24 %mul_ln72_184" [nn.cpp:72]   --->   Operation 4381 'add' 'add_ln72_209' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4382 [1/1] (0.00ns)   --->   "%sum_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_209, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4382 'partselect' 'sum_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4383 [1/1] (0.00ns)   --->   "%trunc_ln74_19 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_209, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4383 'partselect' 'trunc_ln74_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4384 [1/1] (2.14ns)   --->   "%sum_155 = add i16 %sum_40, i16 65503" [nn.cpp:74]   --->   Operation 4384 'add' 'sum_155' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4385 [1/1] (2.14ns)   --->   "%icmp_ln14_20 = icmp_sgt  i16 %sum_155, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4385 'icmp' 'icmp_ln14_20' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4386 [1/1] (2.14ns)   --->   "%add_ln69_21 = add i15 %trunc_ln74_20, i15 10" [nn.cpp:69]   --->   Operation 4386 'add' 'add_ln69_21' <Predicate = (icmp_ln14_21)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4387 [1/1] (0.99ns)   --->   "%layer1_output_21 = select i1 %icmp_ln14_21, i15 %add_ln69_21, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4387 'select' 'layer1_output_21' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4388 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_240 = add i24 %shl_ln72_295, i24 %mul_ln72_213" [nn.cpp:72]   --->   Operation 4388 'add' 'add_ln72_240' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4389 [1/1] (0.00ns)   --->   "%sum_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_240, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4389 'partselect' 'sum_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4390 [1/1] (0.00ns)   --->   "%trunc_ln74_22 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_240, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4390 'partselect' 'trunc_ln74_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4391 [1/1] (2.14ns)   --->   "%sum_159 = add i16 %sum_47, i16 65391" [nn.cpp:74]   --->   Operation 4391 'add' 'sum_159' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4392 [1/1] (2.14ns)   --->   "%icmp_ln14_24 = icmp_sgt  i16 %sum_159, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4392 'icmp' 'icmp_ln14_24' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4393 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_260 = add i24 %shl_ln72_323, i24 %sext_ln72_303" [nn.cpp:72]   --->   Operation 4393 'add' 'add_ln72_260' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4394 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_261)   --->   "%mul_ln72_227 = mul i23 %sext_ln72_162, i23 8388567" [nn.cpp:72]   --->   Operation 4394 'mul' 'mul_ln72_227' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4395 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_260, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4395 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4396 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_271 = add i24 %shl_ln72_334, i24 %mul_ln72_238" [nn.cpp:72]   --->   Operation 4396 'add' 'add_ln72_271' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4397 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_271, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4397 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4398 [1/1] (0.00ns)   --->   "%shl_ln72_335 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_277, i8 0" [nn.cpp:72]   --->   Operation 4398 'bitconcatenate' 'shl_ln72_335' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4399 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_272)   --->   "%mul_ln72_239 = mul i24 %sext_ln72_161, i24 331" [nn.cpp:72]   --->   Operation 4399 'mul' 'mul_ln72_239' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4400 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_272 = add i24 %shl_ln72_335, i24 %mul_ln72_239" [nn.cpp:72]   --->   Operation 4400 'add' 'add_ln72_272' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4401 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_282 = add i24 %shl_ln72_345, i24 %mul_ln72_249" [nn.cpp:72]   --->   Operation 4401 'add' 'add_ln72_282' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4402 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_282, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4402 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4403 [1/1] (0.00ns)   --->   "%shl_ln72_346 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_288, i8 0" [nn.cpp:72]   --->   Operation 4403 'bitconcatenate' 'shl_ln72_346' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4404 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_283)   --->   "%mul_ln72_250 = mul i24 %sext_ln72_20, i24 253" [nn.cpp:72]   --->   Operation 4404 'mul' 'mul_ln72_250' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4405 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_283 = add i24 %shl_ln72_346, i24 %mul_ln72_250" [nn.cpp:72]   --->   Operation 4405 'add' 'add_ln72_283' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4406 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_292 = add i24 %shl_ln72_357, i24 %mul_ln72_259" [nn.cpp:72]   --->   Operation 4406 'add' 'add_ln72_292' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4407 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_292, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4407 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4408 [1/1] (0.00ns)   --->   "%shl_ln72_358 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_298, i8 0" [nn.cpp:72]   --->   Operation 4408 'bitconcatenate' 'shl_ln72_358' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4409 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_293)   --->   "%mul_ln72_260 = mul i24 %sext_ln72_18, i24 755" [nn.cpp:72]   --->   Operation 4409 'mul' 'mul_ln72_260' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4410 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_293 = add i24 %shl_ln72_358, i24 %mul_ln72_260" [nn.cpp:72]   --->   Operation 4410 'add' 'add_ln72_293' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4411 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_294)   --->   "%mul_ln72_261 = mul i24 %sext_ln72_188, i24 16776916" [nn.cpp:72]   --->   Operation 4411 'mul' 'mul_ln72_261' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4412 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_307 = add i24 %shl_ln72_376, i24 %mul_ln72_272" [nn.cpp:72]   --->   Operation 4412 'add' 'add_ln72_307' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4413 [1/1] (0.00ns)   --->   "%sum_59 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_307, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4413 'partselect' 'sum_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4414 [1/1] (0.00ns)   --->   "%trunc_ln74_28 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_307, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4414 'partselect' 'trunc_ln74_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4415 [1/1] (2.14ns)   --->   "%sum_165 = add i16 %sum_59, i16 210" [nn.cpp:74]   --->   Operation 4415 'add' 'sum_165' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4416 [1/1] (2.14ns)   --->   "%icmp_ln14_30 = icmp_sgt  i16 %sum_165, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4416 'icmp' 'icmp_ln14_30' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4417 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_318 = add i24 %shl_ln72_385, i24 %mul_ln72_283" [nn.cpp:72]   --->   Operation 4417 'add' 'add_ln72_318' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4418 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_318, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4418 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4419 [1/1] (0.00ns)   --->   "%shl_ln72_386 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_325, i8 0" [nn.cpp:72]   --->   Operation 4419 'bitconcatenate' 'shl_ln72_386' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4420 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_319)   --->   "%mul_ln72_284 = mul i24 %sext_ln72_18, i24 16776624" [nn.cpp:72]   --->   Operation 4420 'mul' 'mul_ln72_284' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4421 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_319 = add i24 %shl_ln72_386, i24 %mul_ln72_284" [nn.cpp:72]   --->   Operation 4421 'add' 'add_ln72_319' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4422 [1/1] (2.14ns)   --->   "%add_ln69_31 = add i15 %trunc_ln74_30, i15 749" [nn.cpp:69]   --->   Operation 4422 'add' 'add_ln69_31' <Predicate = (icmp_ln14_32)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4423 [1/1] (0.99ns)   --->   "%layer1_output_32 = select i1 %icmp_ln14_32, i15 %add_ln69_31, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4423 'select' 'layer1_output_32' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4424 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_337)   --->   "%mul_ln72_297 = mul i23 %sext_ln72_162, i23 8388561" [nn.cpp:72]   --->   Operation 4424 'mul' 'mul_ln72_297' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4425 [1/1] (2.14ns)   --->   "%add_ln69_33 = add i15 %trunc_ln74_32, i15 86" [nn.cpp:69]   --->   Operation 4425 'add' 'add_ln69_33' <Predicate = (icmp_ln14_34)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4426 [1/1] (0.99ns)   --->   "%layer1_output_34 = select i1 %icmp_ln14_34, i15 %add_ln69_33, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4426 'select' 'layer1_output_34' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4427 [1/1] (2.14ns)   --->   "%add_ln69_34 = add i15 %trunc_ln74_33, i15 32614" [nn.cpp:69]   --->   Operation 4427 'add' 'add_ln69_34' <Predicate = (icmp_ln14_35)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4428 [1/1] (0.99ns)   --->   "%layer1_output_35 = select i1 %icmp_ln14_35, i15 %add_ln69_34, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4428 'select' 'layer1_output_35' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4429 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_364 = add i24 %shl_ln72_442, i24 %mul_ln72_323" [nn.cpp:72]   --->   Operation 4429 'add' 'add_ln72_364' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4430 [1/1] (0.00ns)   --->   "%sum_71 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_364, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4430 'partselect' 'sum_71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4431 [1/1] (0.00ns)   --->   "%trunc_ln74_34 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_364, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4431 'partselect' 'trunc_ln74_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4432 [1/1] (2.14ns)   --->   "%sum_171 = add i16 %sum_71, i16 181" [nn.cpp:74]   --->   Operation 4432 'add' 'sum_171' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4433 [1/1] (2.14ns)   --->   "%icmp_ln14_36 = icmp_sgt  i16 %sum_171, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4433 'icmp' 'icmp_ln14_36' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4434 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_382 = add i24 %shl_ln72_460, i24 %mul_ln72_340" [nn.cpp:72]   --->   Operation 4434 'add' 'add_ln72_382' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4435 [1/1] (0.00ns)   --->   "%sum_75 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_382, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4435 'partselect' 'sum_75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4436 [1/1] (0.00ns)   --->   "%trunc_ln74_36 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_382, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4436 'partselect' 'trunc_ln74_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4437 [1/1] (2.14ns)   --->   "%sum_173 = add i16 %sum_75, i16 65299" [nn.cpp:74]   --->   Operation 4437 'add' 'sum_173' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4438 [1/1] (2.14ns)   --->   "%icmp_ln14_38 = icmp_sgt  i16 %sum_173, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4438 'icmp' 'icmp_ln14_38' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4439 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_392 = add i24 %shl_ln72_469, i24 %mul_ln72_349" [nn.cpp:72]   --->   Operation 4439 'add' 'add_ln72_392' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4440 [1/1] (0.00ns)   --->   "%sum_77 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_392, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4440 'partselect' 'sum_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4441 [1/1] (0.00ns)   --->   "%trunc_ln74_37 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_392, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4441 'partselect' 'trunc_ln74_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4442 [1/1] (2.14ns)   --->   "%sum_174 = add i16 %sum_77, i16 146" [nn.cpp:74]   --->   Operation 4442 'add' 'sum_174' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4443 [1/1] (2.14ns)   --->   "%icmp_ln14_39 = icmp_sgt  i16 %sum_174, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4443 'icmp' 'icmp_ln14_39' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4444 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_402 = add i24 %shl_ln72_479, i24 %mul_ln72_359" [nn.cpp:72]   --->   Operation 4444 'add' 'add_ln72_402' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4445 [1/1] (0.00ns)   --->   "%tmp_412 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_402, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4445 'partselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4446 [1/1] (0.00ns)   --->   "%shl_ln72_480 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_412, i8 0" [nn.cpp:72]   --->   Operation 4446 'bitconcatenate' 'shl_ln72_480' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4447 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_403)   --->   "%mul_ln72_360 = mul i24 %sext_ln72_161, i24 600" [nn.cpp:72]   --->   Operation 4447 'mul' 'mul_ln72_360' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4448 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_403 = add i24 %shl_ln72_480, i24 %mul_ln72_360" [nn.cpp:72]   --->   Operation 4448 'add' 'add_ln72_403' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4449 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_415 = add i24 %shl_ln72_490, i24 %mul_ln72_371" [nn.cpp:72]   --->   Operation 4449 'add' 'add_ln72_415' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4450 [1/1] (0.00ns)   --->   "%sum_81 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_415, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4450 'partselect' 'sum_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4451 [1/1] (0.00ns)   --->   "%trunc_ln74_39 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_415, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4451 'partselect' 'trunc_ln74_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4452 [1/1] (2.14ns)   --->   "%sum_176 = add i16 %sum_81, i16 361" [nn.cpp:74]   --->   Operation 4452 'add' 'sum_176' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4453 [1/1] (2.14ns)   --->   "%icmp_ln14_41 = icmp_sgt  i16 %sum_176, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4453 'icmp' 'icmp_ln14_41' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4454 [1/1] (2.14ns)   --->   "%add_ln69_41 = add i15 %trunc_ln74_40, i15 10" [nn.cpp:69]   --->   Operation 4454 'add' 'add_ln69_41' <Predicate = (icmp_ln14_42)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4455 [1/1] (0.99ns)   --->   "%layer1_output_42 = select i1 %icmp_ln14_42, i15 %add_ln69_41, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4455 'select' 'layer1_output_42' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4456 [1/1] (0.99ns)   --->   "%layer1_output_43 = select i1 %icmp_ln14_43, i15 %add_ln69_42, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4456 'select' 'layer1_output_43' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4457 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_443)   --->   "%mul_ln72_390 = mul i21 %sext_ln72_21, i21 2097139" [nn.cpp:72]   --->   Operation 4457 'mul' 'mul_ln72_390' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4458 [1/1] (0.00ns)   --->   "%shl_ln72_524 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_454, i8 0" [nn.cpp:72]   --->   Operation 4458 'bitconcatenate' 'shl_ln72_524' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4459 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_443)   --->   "%sext_ln72_403 = sext i21 %mul_ln72_390" [nn.cpp:72]   --->   Operation 4459 'sext' 'sext_ln72_403' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4460 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_443 = add i24 %shl_ln72_524, i24 %sext_ln72_403" [nn.cpp:72]   --->   Operation 4460 'add' 'add_ln72_443' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4461 [1/1] (2.14ns)   --->   "%add_ln69_44 = add i15 %trunc_ln74_43, i15 32652" [nn.cpp:69]   --->   Operation 4461 'add' 'add_ln69_44' <Predicate = (icmp_ln14_45)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4462 [1/1] (0.99ns)   --->   "%layer1_output_45 = select i1 %icmp_ln14_45, i15 %add_ln69_44, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4462 'select' 'layer1_output_45' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4463 [1/1] (2.14ns)   --->   "%add_ln69_45 = add i15 %trunc_ln74_44, i15 177" [nn.cpp:69]   --->   Operation 4463 'add' 'add_ln69_45' <Predicate = (icmp_ln14_46)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4464 [1/1] (0.99ns)   --->   "%layer1_output_46 = select i1 %icmp_ln14_46, i15 %add_ln69_45, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4464 'select' 'layer1_output_46' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4465 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_469 = add i24 %shl_ln72_556, i24 %mul_ln72_414" [nn.cpp:72]   --->   Operation 4465 'add' 'add_ln72_469' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4466 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_470)   --->   "%mul_ln72_415 = mul i24 %sext_ln72_161, i24 16777022" [nn.cpp:72]   --->   Operation 4466 'mul' 'mul_ln72_415' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4467 [1/1] (0.00ns)   --->   "%tmp_481 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_469, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4467 'partselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4468 [1/1] (0.00ns)   --->   "%shl_ln72_557 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_481, i8 0" [nn.cpp:72]   --->   Operation 4468 'bitconcatenate' 'shl_ln72_557' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4469 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_470 = add i24 %shl_ln72_557, i24 %mul_ln72_415" [nn.cpp:72]   --->   Operation 4469 'add' 'add_ln72_470' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4470 [1/1] (2.14ns)   --->   "%sum_183 = add i16 %sum_95, i16 65521" [nn.cpp:74]   --->   Operation 4470 'add' 'sum_183' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4471 [1/1] (2.14ns)   --->   "%add_ln69_47 = add i15 %trunc_ln74_46, i15 32753" [nn.cpp:69]   --->   Operation 4471 'add' 'add_ln69_47' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4472 [1/1] (2.14ns)   --->   "%icmp_ln14_48 = icmp_sgt  i16 %sum_183, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4472 'icmp' 'icmp_ln14_48' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4473 [1/1] (0.99ns)   --->   "%layer1_output_48 = select i1 %icmp_ln14_48, i15 %add_ln69_47, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4473 'select' 'layer1_output_48' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 4474 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_485 = add i24 %shl_ln72_577, i24 %mul_ln72_423" [nn.cpp:72]   --->   Operation 4474 'add' 'add_ln72_485' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4475 [1/1] (0.00ns)   --->   "%sum_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_485, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4475 'partselect' 'sum_97' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4476 [1/1] (0.00ns)   --->   "%trunc_ln74_47 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_485, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4476 'partselect' 'trunc_ln74_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4477 [1/1] (2.14ns)   --->   "%sum_184 = add i16 %sum_97, i16 65504" [nn.cpp:74]   --->   Operation 4477 'add' 'sum_184' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4478 [1/1] (2.14ns)   --->   "%icmp_ln14_49 = icmp_sgt  i16 %sum_184, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4478 'icmp' 'icmp_ln14_49' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4479 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_494 = add i24 %shl_ln72_585, i24 %mul_ln72_433" [nn.cpp:72]   --->   Operation 4479 'add' 'add_ln72_494' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4480 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_495)   --->   "%mul_ln72_434 = mul i24 %sext_ln72_18, i24 16775044" [nn.cpp:72]   --->   Operation 4480 'mul' 'mul_ln72_434' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4481 [1/1] (0.00ns)   --->   "%tmp_507 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_494, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4481 'partselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4482 [1/1] (0.00ns)   --->   "%shl_ln72_586 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_507, i8 0" [nn.cpp:72]   --->   Operation 4482 'bitconcatenate' 'shl_ln72_586' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4483 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_495 = add i24 %shl_ln72_586, i24 %mul_ln72_434" [nn.cpp:72]   --->   Operation 4483 'add' 'add_ln72_495' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4484 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_496)   --->   "%mul_ln72_435 = mul i24 %sext_ln72_188, i24 16776926" [nn.cpp:72]   --->   Operation 4484 'mul' 'mul_ln72_435' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4485 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_497)   --->   "%mul_ln72_436 = mul i24 %sext_ln72_20, i24 2395" [nn.cpp:72]   --->   Operation 4485 'mul' 'mul_ln72_436' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4486 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_508 = add i24 %shl_ln72_601, i24 %mul_ln72_446" [nn.cpp:72]   --->   Operation 4486 'add' 'add_ln72_508' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4487 [1/1] (0.00ns)   --->   "%shl_ln72_602 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_41_read, i7 0" [nn.cpp:72]   --->   Operation 4487 'bitconcatenate' 'shl_ln72_602' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4488 [1/1] (0.00ns)   --->   "%sext_ln72_441 = sext i23 %shl_ln72_602" [nn.cpp:72]   --->   Operation 4488 'sext' 'sext_ln72_441' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4489 [1/1] (0.00ns)   --->   "%shl_ln72_603 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_41_read, i4 0" [nn.cpp:72]   --->   Operation 4489 'bitconcatenate' 'shl_ln72_603' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4490 [1/1] (0.00ns)   --->   "%sext_ln72_442 = sext i20 %shl_ln72_603" [nn.cpp:72]   --->   Operation 4490 'sext' 'sext_ln72_442' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4491 [1/1] (0.00ns)   --->   "%sext_ln72_443 = sext i20 %shl_ln72_603" [nn.cpp:72]   --->   Operation 4491 'sext' 'sext_ln72_443' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_101 = sub i24 %sext_ln72_443, i24 %sext_ln72_441" [nn.cpp:72]   --->   Operation 4492 'sub' 'sub_ln72_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4493 [1/1] (0.00ns)   --->   "%tmp_521 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_508, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4493 'partselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4494 [1/1] (0.00ns)   --->   "%shl_ln72_604 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_521, i8 0" [nn.cpp:72]   --->   Operation 4494 'bitconcatenate' 'shl_ln72_604' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4495 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_509 = add i24 %shl_ln72_604, i24 %sub_ln72_101" [nn.cpp:72]   --->   Operation 4495 'add' 'add_ln72_509' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4496 [1/1] (0.00ns)   --->   "%sum_101 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_509, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4496 'partselect' 'sum_101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4497 [1/1] (0.00ns)   --->   "%trunc_ln74_49 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_509, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4497 'partselect' 'trunc_ln74_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4498 [1/1] (0.00ns)   --->   "%shl_ln72_620 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_41_read, i2 0" [nn.cpp:72]   --->   Operation 4498 'bitconcatenate' 'shl_ln72_620' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4499 [1/1] (0.00ns)   --->   "%sext_ln72_446 = sext i18 %shl_ln72_620" [nn.cpp:72]   --->   Operation 4499 'sext' 'sext_ln72_446' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4500 [1/1] (2.28ns)   --->   "%add_ln72_565 = add i21 %sext_ln72_442, i21 %sext_ln72_446" [nn.cpp:72]   --->   Operation 4500 'add' 'add_ln72_565' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4501 [1/1] (0.00ns)   --->   "%shl_ln72_621 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_534, i8 0" [nn.cpp:72]   --->   Operation 4501 'bitconcatenate' 'shl_ln72_621' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4502 [1/1] (0.00ns)   --->   "%sext_ln72_447 = sext i21 %add_ln72_565" [nn.cpp:72]   --->   Operation 4502 'sext' 'sext_ln72_447' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4503 [1/1] (2.42ns)   --->   "%add_ln72_522 = add i24 %shl_ln72_621, i24 %sext_ln72_447" [nn.cpp:72]   --->   Operation 4503 'add' 'add_ln72_522' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4504 [1/1] (0.00ns)   --->   "%sum_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_522, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4504 'partselect' 'sum_103' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4505 [1/1] (0.00ns)   --->   "%trunc_ln74_50 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_522, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4505 'partselect' 'trunc_ln74_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4506 [1/1] (0.00ns)   --->   "%shl_ln72_13 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_36_read, i2 0" [nn.cpp:72]   --->   Operation 4506 'bitconcatenate' 'shl_ln72_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4507 [1/1] (0.00ns)   --->   "%shl_ln72_635 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_546, i8 0" [nn.cpp:72]   --->   Operation 4507 'bitconcatenate' 'shl_ln72_635' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4508 [1/1] (0.00ns)   --->   "%sext_ln72_462 = sext i18 %shl_ln72_13" [nn.cpp:72]   --->   Operation 4508 'sext' 'sext_ln72_462' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4509 [1/1] (2.42ns)   --->   "%add_ln72_533 = add i24 %shl_ln72_635, i24 %sext_ln72_462" [nn.cpp:72]   --->   Operation 4509 'add' 'add_ln72_533' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4510 [1/1] (0.00ns)   --->   "%shl_ln72_636 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_41_read, i3 0" [nn.cpp:72]   --->   Operation 4510 'bitconcatenate' 'shl_ln72_636' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4511 [1/1] (0.00ns)   --->   "%sext_ln72_463 = sext i19 %shl_ln72_636" [nn.cpp:72]   --->   Operation 4511 'sext' 'sext_ln72_463' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_111 = sub i20 0, i20 %sext_ln72_463" [nn.cpp:72]   --->   Operation 4512 'sub' 'sub_ln72_111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4513 [1/1] (4.15ns) (root node of TernaryAdder)   --->   "%sub_ln72_112 = sub i20 %sub_ln72_111, i20 %sext_ln72_19" [nn.cpp:72]   --->   Operation 4513 'sub' 'sub_ln72_112' <Predicate = true> <Delay = 4.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4514 [1/1] (0.00ns)   --->   "%tmp_547 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_533, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4514 'partselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4515 [1/1] (0.00ns)   --->   "%shl_ln72_637 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_547, i8 0" [nn.cpp:72]   --->   Operation 4515 'bitconcatenate' 'shl_ln72_637' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4516 [1/1] (0.00ns)   --->   "%sext_ln72_464 = sext i20 %sub_ln72_112" [nn.cpp:72]   --->   Operation 4516 'sext' 'sext_ln72_464' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4517 [1/1] (2.42ns)   --->   "%add_ln72_534 = add i24 %shl_ln72_637, i24 %sext_ln72_464" [nn.cpp:72]   --->   Operation 4517 'add' 'add_ln72_534' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4518 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_535)   --->   "%mul_ln72_461 = mul i23 %sext_ln72_162, i23 8388570" [nn.cpp:72]   --->   Operation 4518 'mul' 'mul_ln72_461' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4519 [1/1] (0.00ns)   --->   "%tmp_548 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_534, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4519 'partselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4520 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_12)   --->   "%mul_ln85_13 = mul i24 %zext_ln85_26, i24 16776943" [nn.cpp:85]   --->   Operation 4520 'mul' 'mul_ln85_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4521 [1/1] (0.00ns)   --->   "%zext_ln85_27 = zext i15 %layer1_output_10" [nn.cpp:85]   --->   Operation 4521 'zext' 'zext_ln85_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4522 [1/1] (0.00ns)   --->   "%zext_ln85_28 = zext i15 %layer1_output_10" [nn.cpp:85]   --->   Operation 4522 'zext' 'zext_ln85_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4523 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_13)   --->   "%mul_ln85_14 = mul i24 %zext_ln85_28, i24 16775990" [nn.cpp:85]   --->   Operation 4523 'mul' 'mul_ln85_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4524 [1/1] (0.00ns)   --->   "%zext_ln85_68 = zext i15 %layer1_output_12" [nn.cpp:85]   --->   Operation 4524 'zext' 'zext_ln85_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4525 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_38 = add i24 %shl_ln85_50, i24 %mul_ln85_34" [nn.cpp:85]   --->   Operation 4525 'add' 'add_ln85_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4526 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_39)   --->   "%mul_ln85_35 = mul i24 %zext_ln85_5, i24 16777014" [nn.cpp:85]   --->   Operation 4526 'mul' 'mul_ln85_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4527 [1/1] (0.00ns)   --->   "%tmp_612 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_38, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4527 'partselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4528 [1/1] (0.00ns)   --->   "%shl_ln85_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_612, i8 0" [nn.cpp:85]   --->   Operation 4528 'bitconcatenate' 'shl_ln85_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4529 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_39 = add i24 %shl_ln85_51, i24 %mul_ln85_35" [nn.cpp:85]   --->   Operation 4529 'add' 'add_ln85_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4530 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_40)   --->   "%mul_ln85_36 = mul i24 %zext_ln85_55, i24 16776149" [nn.cpp:85]   --->   Operation 4530 'mul' 'mul_ln85_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4531 [1/1] (0.00ns)   --->   "%zext_ln85_71 = zext i15 %layer1_output_16" [nn.cpp:85]   --->   Operation 4531 'zext' 'zext_ln85_71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4532 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_41)   --->   "%mul_ln85_37 = mul i23 %zext_ln85_71, i23 131" [nn.cpp:85]   --->   Operation 4532 'mul' 'mul_ln85_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4533 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_59)   --->   "%mul_ln85_50 = mul i24 %zext_ln85_5, i24 16776981" [nn.cpp:85]   --->   Operation 4533 'mul' 'mul_ln85_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4534 [1/1] (0.00ns)   --->   "%zext_ln85_99 = zext i15 %layer1_output_1" [nn.cpp:85]   --->   Operation 4534 'zext' 'zext_ln85_99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4535 [1/1] (0.00ns)   --->   "%zext_ln85_100 = zext i15 %layer1_output_1" [nn.cpp:85]   --->   Operation 4535 'zext' 'zext_ln85_100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4536 [1/1] (5.58ns)   --->   "%mul_ln85_59 = mul i22 %zext_ln85_100, i22 4194265" [nn.cpp:85]   --->   Operation 4536 'mul' 'mul_ln85_59' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4537 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %mul_ln85_59, i32 8, i32 21" [nn.cpp:85]   --->   Operation 4537 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4538 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_71)   --->   "%mul_ln85_60 = mul i23 %zext_ln85_27, i23 140" [nn.cpp:85]   --->   Operation 4538 'mul' 'mul_ln85_60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4539 [1/1] (5.58ns)   --->   "%mul_ln85_82 = mul i20 %zext_ln85_99, i20 23" [nn.cpp:85]   --->   Operation 4539 'mul' 'mul_ln85_82' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 4540 [1/1] (0.00ns)   --->   "%tmp_670 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %mul_ln85_82, i32 8, i32 19" [nn.cpp:85]   --->   Operation 4540 'partselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 4541 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_97)   --->   "%mul_ln85_83 = mul i24 %zext_ln85_26, i24 16776646" [nn.cpp:85]   --->   Operation 4541 'mul' 'mul_ln85_83' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 4542 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_98)   --->   "%mul_ln85_84 = mul i19 %zext_ln85_68, i19 11" [nn.cpp:85]   --->   Operation 4542 'mul' 'mul_ln85_84' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 6.39>
ST_15 : Operation 4543 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_42 = add i24 %shl_ln72_66, i24 %mul_ln72_31" [nn.cpp:72]   --->   Operation 4543 'add' 'add_ln72_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4544 [1/1] (0.00ns)   --->   "%sum_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_42, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4544 'partselect' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4545 [1/1] (0.00ns)   --->   "%trunc_ln74_3 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_42, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4545 'partselect' 'trunc_ln74_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4546 [1/1] (2.14ns)   --->   "%sum_138 = add i16 %sum_6, i16 30" [nn.cpp:74]   --->   Operation 4546 'add' 'sum_138' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4547 [1/1] (2.14ns)   --->   "%add_ln69_3 = add i15 %trunc_ln74_3, i15 30" [nn.cpp:69]   --->   Operation 4547 'add' 'add_ln69_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4548 [1/1] (2.14ns)   --->   "%icmp_ln14_3 = icmp_sgt  i16 %sum_138, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4548 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4549 [1/1] (2.14ns)   --->   "%add_ln69_4 = add i15 %trunc_ln74_4, i15 3" [nn.cpp:69]   --->   Operation 4549 'add' 'add_ln69_4' <Predicate = (icmp_ln14_4)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4550 [1/1] (0.99ns)   --->   "%layer1_output_4 = select i1 %icmp_ln14_4, i15 %add_ln69_4, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4550 'select' 'layer1_output_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 4551 [1/1] (2.14ns)   --->   "%add_ln69_5 = add i15 %trunc_ln74_5, i15 32727" [nn.cpp:69]   --->   Operation 4551 'add' 'add_ln69_5' <Predicate = (icmp_ln14_5)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4552 [1/1] (0.99ns)   --->   "%layer1_output_5 = select i1 %icmp_ln14_5, i15 %add_ln69_5, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4552 'select' 'layer1_output_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 4553 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_76 = add i24 %shl_ln72_106, i24 %mul_ln72_63" [nn.cpp:72]   --->   Operation 4553 'add' 'add_ln72_76' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4554 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_76, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4554 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4555 [1/1] (0.00ns)   --->   "%shl_ln72_107 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_77, i8 0" [nn.cpp:72]   --->   Operation 4555 'bitconcatenate' 'shl_ln72_107' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4556 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_77)   --->   "%mul_ln72_64 = mul i24 %sext_ln72_125, i24 16775387" [nn.cpp:72]   --->   Operation 4556 'mul' 'mul_ln72_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4557 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_77 = add i24 %shl_ln72_107, i24 %mul_ln72_64" [nn.cpp:72]   --->   Operation 4557 'add' 'add_ln72_77' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4558 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_78)   --->   "%mul_ln72_65 = mul i24 %sext_ln72_20, i24 725" [nn.cpp:72]   --->   Operation 4558 'mul' 'mul_ln72_65' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4559 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_90 = add i24 %shl_ln72_122, i24 %mul_ln72_77" [nn.cpp:72]   --->   Operation 4559 'add' 'add_ln72_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4560 [1/1] (0.00ns)   --->   "%sum_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_90, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4560 'partselect' 'sum_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4561 [1/1] (0.00ns)   --->   "%trunc_ln74_7 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_90, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4561 'partselect' 'trunc_ln74_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4562 [1/1] (2.14ns)   --->   "%sum_142 = add i16 %sum_14, i16 65353" [nn.cpp:74]   --->   Operation 4562 'add' 'sum_142' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4563 [1/1] (2.14ns)   --->   "%icmp_ln14_7 = icmp_sgt  i16 %sum_142, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4563 'icmp' 'icmp_ln14_7' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4564 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_100 = add i24 %shl_ln72_134, i24 %sext_ln72_190" [nn.cpp:72]   --->   Operation 4564 'add' 'add_ln72_100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4565 [1/1] (0.00ns)   --->   "%sum_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_100, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4565 'partselect' 'sum_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4566 [1/1] (0.00ns)   --->   "%trunc_ln74_8 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_100, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4566 'partselect' 'trunc_ln74_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4567 [1/1] (2.14ns)   --->   "%sum_143 = add i16 %sum_16, i16 262" [nn.cpp:74]   --->   Operation 4567 'add' 'sum_143' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4568 [1/1] (2.14ns)   --->   "%icmp_ln14_8 = icmp_sgt  i16 %sum_143, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4568 'icmp' 'icmp_ln14_8' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4569 [1/1] (0.00ns)   --->   "%shl_ln72_167 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_128, i8 0" [nn.cpp:72]   --->   Operation 4569 'bitconcatenate' 'shl_ln72_167' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4570 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_127)   --->   "%mul_ln72_112 = mul i24 %sext_ln72_20, i24 629" [nn.cpp:72]   --->   Operation 4570 'mul' 'mul_ln72_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4571 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_127 = add i24 %shl_ln72_167, i24 %mul_ln72_112" [nn.cpp:72]   --->   Operation 4571 'add' 'add_ln72_127' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4572 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_195 = add i24 %shl_ln72_247, i24 %sext_ln72_245" [nn.cpp:72]   --->   Operation 4572 'add' 'add_ln72_195' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4573 [1/1] (0.00ns)   --->   "%shl_ln72_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_42_read, i3 0" [nn.cpp:72]   --->   Operation 4573 'bitconcatenate' 'shl_ln72_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4574 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_195, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4574 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4575 [1/1] (0.00ns)   --->   "%shl_ln72_248 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_198, i8 0" [nn.cpp:72]   --->   Operation 4575 'bitconcatenate' 'shl_ln72_248' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4576 [1/1] (0.00ns)   --->   "%sext_ln72_246 = sext i19 %shl_ln72_2" [nn.cpp:72]   --->   Operation 4576 'sext' 'sext_ln72_246' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4577 [1/1] (2.42ns)   --->   "%add_ln72_196 = add i24 %shl_ln72_248, i24 %sext_ln72_246" [nn.cpp:72]   --->   Operation 4577 'add' 'add_ln72_196' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4578 [1/1] (0.00ns)   --->   "%sum_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_196, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4578 'partselect' 'sum_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4579 [1/1] (0.00ns)   --->   "%trunc_ln74_17 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_196, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4579 'partselect' 'trunc_ln74_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4580 [1/1] (2.14ns)   --->   "%add_ln69_20 = add i15 %trunc_ln74_19, i15 32735" [nn.cpp:69]   --->   Operation 4580 'add' 'add_ln69_20' <Predicate = (icmp_ln14_20)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4581 [1/1] (0.99ns)   --->   "%layer1_output_20 = select i1 %icmp_ln14_20, i15 %add_ln69_20, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4581 'select' 'layer1_output_20' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 4582 [1/1] (2.14ns)   --->   "%add_ln69_23 = add i15 %trunc_ln74_22, i15 32623" [nn.cpp:69]   --->   Operation 4582 'add' 'add_ln69_23' <Predicate = (icmp_ln14_24)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4583 [1/1] (0.99ns)   --->   "%layer1_output_24 = select i1 %icmp_ln14_24, i15 %add_ln69_23, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4583 'select' 'layer1_output_24' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 4584 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_261)   --->   "%mul_ln72_227 = mul i23 %sext_ln72_162, i23 8388567" [nn.cpp:72]   --->   Operation 4584 'mul' 'mul_ln72_227' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4585 [1/1] (0.00ns)   --->   "%shl_ln72_324 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_266, i8 0" [nn.cpp:72]   --->   Operation 4585 'bitconcatenate' 'shl_ln72_324' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4586 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_261)   --->   "%sext_ln72_304 = sext i23 %mul_ln72_227" [nn.cpp:72]   --->   Operation 4586 'sext' 'sext_ln72_304' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4587 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_261 = add i24 %shl_ln72_324, i24 %sext_ln72_304" [nn.cpp:72]   --->   Operation 4587 'add' 'add_ln72_261' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4588 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_272 = add i24 %shl_ln72_335, i24 %mul_ln72_239" [nn.cpp:72]   --->   Operation 4588 'add' 'add_ln72_272' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4589 [1/1] (0.00ns)   --->   "%sum_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_272, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4589 'partselect' 'sum_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4590 [1/1] (0.00ns)   --->   "%trunc_ln74_25 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_272, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4590 'partselect' 'trunc_ln74_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4591 [1/1] (2.14ns)   --->   "%sum_162 = add i16 %sum_53, i16 186" [nn.cpp:74]   --->   Operation 4591 'add' 'sum_162' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4592 [1/1] (2.14ns)   --->   "%icmp_ln14_27 = icmp_sgt  i16 %sum_162, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4592 'icmp' 'icmp_ln14_27' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4593 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_283 = add i24 %shl_ln72_346, i24 %mul_ln72_250" [nn.cpp:72]   --->   Operation 4593 'add' 'add_ln72_283' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4594 [1/1] (0.00ns)   --->   "%sum_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_283, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4594 'partselect' 'sum_55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4595 [1/1] (0.00ns)   --->   "%trunc_ln74_26 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_283, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4595 'partselect' 'trunc_ln74_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4596 [1/1] (2.14ns)   --->   "%sum_163 = add i16 %sum_55, i16 206" [nn.cpp:74]   --->   Operation 4596 'add' 'sum_163' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4597 [1/1] (2.14ns)   --->   "%icmp_ln14_28 = icmp_sgt  i16 %sum_163, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4597 'icmp' 'icmp_ln14_28' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4598 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_293 = add i24 %shl_ln72_358, i24 %mul_ln72_260" [nn.cpp:72]   --->   Operation 4598 'add' 'add_ln72_293' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4599 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_293, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4599 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4600 [1/1] (0.00ns)   --->   "%shl_ln72_359 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_299, i8 0" [nn.cpp:72]   --->   Operation 4600 'bitconcatenate' 'shl_ln72_359' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4601 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_294)   --->   "%mul_ln72_261 = mul i24 %sext_ln72_188, i24 16776916" [nn.cpp:72]   --->   Operation 4601 'mul' 'mul_ln72_261' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4602 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_294 = add i24 %shl_ln72_359, i24 %mul_ln72_261" [nn.cpp:72]   --->   Operation 4602 'add' 'add_ln72_294' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4603 [1/1] (2.14ns)   --->   "%add_ln69_29 = add i15 %trunc_ln74_28, i15 210" [nn.cpp:69]   --->   Operation 4603 'add' 'add_ln69_29' <Predicate = (icmp_ln14_30)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4604 [1/1] (0.99ns)   --->   "%layer1_output_30 = select i1 %icmp_ln14_30, i15 %add_ln69_29, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4604 'select' 'layer1_output_30' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 4605 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_319 = add i24 %shl_ln72_386, i24 %mul_ln72_284" [nn.cpp:72]   --->   Operation 4605 'add' 'add_ln72_319' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4606 [1/1] (0.00ns)   --->   "%sum_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_319, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4606 'partselect' 'sum_61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4607 [1/1] (0.00ns)   --->   "%trunc_ln74_29 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_319, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4607 'partselect' 'trunc_ln74_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4608 [1/1] (2.14ns)   --->   "%sum_166 = add i16 %sum_61, i16 81" [nn.cpp:74]   --->   Operation 4608 'add' 'sum_166' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4609 [1/1] (2.14ns)   --->   "%icmp_ln14_31 = icmp_sgt  i16 %sum_166, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4609 'icmp' 'icmp_ln14_31' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4610 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_337)   --->   "%mul_ln72_297 = mul i23 %sext_ln72_162, i23 8388561" [nn.cpp:72]   --->   Operation 4610 'mul' 'mul_ln72_297' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4611 [1/1] (0.00ns)   --->   "%shl_ln72_412 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_345, i8 0" [nn.cpp:72]   --->   Operation 4611 'bitconcatenate' 'shl_ln72_412' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4612 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_337)   --->   "%sext_ln72_349 = sext i23 %mul_ln72_297" [nn.cpp:72]   --->   Operation 4612 'sext' 'sext_ln72_349' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4613 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_337 = add i24 %shl_ln72_412, i24 %sext_ln72_349" [nn.cpp:72]   --->   Operation 4613 'add' 'add_ln72_337' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4614 [1/1] (2.14ns)   --->   "%add_ln69_35 = add i15 %trunc_ln74_34, i15 181" [nn.cpp:69]   --->   Operation 4614 'add' 'add_ln69_35' <Predicate = (icmp_ln14_36)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4615 [1/1] (0.99ns)   --->   "%layer1_output_36 = select i1 %icmp_ln14_36, i15 %add_ln69_35, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4615 'select' 'layer1_output_36' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 4616 [1/1] (2.14ns)   --->   "%add_ln69_37 = add i15 %trunc_ln74_36, i15 32531" [nn.cpp:69]   --->   Operation 4616 'add' 'add_ln69_37' <Predicate = (icmp_ln14_38)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4617 [1/1] (0.99ns)   --->   "%layer1_output_38 = select i1 %icmp_ln14_38, i15 %add_ln69_37, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4617 'select' 'layer1_output_38' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 4618 [1/1] (2.14ns)   --->   "%add_ln69_38 = add i15 %trunc_ln74_37, i15 146" [nn.cpp:69]   --->   Operation 4618 'add' 'add_ln69_38' <Predicate = (icmp_ln14_39)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4619 [1/1] (0.99ns)   --->   "%layer1_output_39 = select i1 %icmp_ln14_39, i15 %add_ln69_38, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4619 'select' 'layer1_output_39' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 4620 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_403 = add i24 %shl_ln72_480, i24 %mul_ln72_360" [nn.cpp:72]   --->   Operation 4620 'add' 'add_ln72_403' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4621 [1/1] (0.00ns)   --->   "%sum_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_403, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4621 'partselect' 'sum_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4622 [1/1] (0.00ns)   --->   "%trunc_ln74_38 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_403, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4622 'partselect' 'trunc_ln74_38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4623 [1/1] (2.14ns)   --->   "%sum_175 = add i16 %sum_79, i16 307" [nn.cpp:74]   --->   Operation 4623 'add' 'sum_175' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4624 [1/1] (2.14ns)   --->   "%icmp_ln14_40 = icmp_sgt  i16 %sum_175, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4624 'icmp' 'icmp_ln14_40' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4625 [1/1] (2.14ns)   --->   "%add_ln69_40 = add i15 %trunc_ln74_39, i15 361" [nn.cpp:69]   --->   Operation 4625 'add' 'add_ln69_40' <Predicate = (icmp_ln14_41)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4626 [1/1] (0.99ns)   --->   "%layer1_output_41 = select i1 %icmp_ln14_41, i15 %add_ln69_40, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4626 'select' 'layer1_output_41' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 4627 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_443 = add i24 %shl_ln72_524, i24 %sext_ln72_403" [nn.cpp:72]   --->   Operation 4627 'add' 'add_ln72_443' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4628 [1/1] (0.00ns)   --->   "%sum_87 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_443, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4628 'partselect' 'sum_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4629 [1/1] (0.00ns)   --->   "%trunc_ln74_42 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_443, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4629 'partselect' 'trunc_ln74_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4630 [1/1] (2.14ns)   --->   "%sum_179 = add i16 %sum_87, i16 65505" [nn.cpp:74]   --->   Operation 4630 'add' 'sum_179' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4631 [1/1] (2.14ns)   --->   "%icmp_ln14_44 = icmp_sgt  i16 %sum_179, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4631 'icmp' 'icmp_ln14_44' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4632 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_470 = add i24 %shl_ln72_557, i24 %mul_ln72_415" [nn.cpp:72]   --->   Operation 4632 'add' 'add_ln72_470' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4633 [1/1] (0.00ns)   --->   "%sum_93 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_470, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4633 'partselect' 'sum_93' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4634 [1/1] (0.00ns)   --->   "%trunc_ln74_45 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_470, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4634 'partselect' 'trunc_ln74_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4635 [1/1] (2.14ns)   --->   "%sum_182 = add i16 %sum_93, i16 89" [nn.cpp:74]   --->   Operation 4635 'add' 'sum_182' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4636 [1/1] (2.14ns)   --->   "%icmp_ln14_47 = icmp_sgt  i16 %sum_182, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4636 'icmp' 'icmp_ln14_47' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4637 [1/1] (2.14ns)   --->   "%add_ln69_48 = add i15 %trunc_ln74_47, i15 32736" [nn.cpp:69]   --->   Operation 4637 'add' 'add_ln69_48' <Predicate = (icmp_ln14_49)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4638 [1/1] (0.99ns)   --->   "%layer1_output_49 = select i1 %icmp_ln14_49, i15 %add_ln69_48, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4638 'select' 'layer1_output_49' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 4639 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_495 = add i24 %shl_ln72_586, i24 %mul_ln72_434" [nn.cpp:72]   --->   Operation 4639 'add' 'add_ln72_495' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4640 [1/1] (0.00ns)   --->   "%tmp_508 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_495, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4640 'partselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4641 [1/1] (0.00ns)   --->   "%shl_ln72_587 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_508, i8 0" [nn.cpp:72]   --->   Operation 4641 'bitconcatenate' 'shl_ln72_587' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4642 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_496)   --->   "%mul_ln72_435 = mul i24 %sext_ln72_188, i24 16776926" [nn.cpp:72]   --->   Operation 4642 'mul' 'mul_ln72_435' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4643 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_496 = add i24 %shl_ln72_587, i24 %mul_ln72_435" [nn.cpp:72]   --->   Operation 4643 'add' 'add_ln72_496' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4644 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_497)   --->   "%mul_ln72_436 = mul i24 %sext_ln72_20, i24 2395" [nn.cpp:72]   --->   Operation 4644 'mul' 'mul_ln72_436' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4645 [1/1] (2.14ns)   --->   "%sum_186 = add i16 %sum_101, i16 66" [nn.cpp:74]   --->   Operation 4645 'add' 'sum_186' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4646 [1/1] (2.14ns)   --->   "%add_ln69_50 = add i15 %trunc_ln74_49, i15 66" [nn.cpp:69]   --->   Operation 4646 'add' 'add_ln69_50' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4647 [1/1] (2.14ns)   --->   "%icmp_ln14_51 = icmp_sgt  i16 %sum_186, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4647 'icmp' 'icmp_ln14_51' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4648 [1/1] (0.99ns)   --->   "%layer1_output_51 = select i1 %icmp_ln14_51, i15 %add_ln69_50, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4648 'select' 'layer1_output_51' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 4649 [1/1] (2.14ns)   --->   "%sum_187 = add i16 %sum_103, i16 186" [nn.cpp:74]   --->   Operation 4649 'add' 'sum_187' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4650 [1/1] (2.14ns)   --->   "%add_ln69_51 = add i15 %trunc_ln74_50, i15 186" [nn.cpp:69]   --->   Operation 4650 'add' 'add_ln69_51' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4651 [1/1] (2.14ns)   --->   "%icmp_ln14_52 = icmp_sgt  i16 %sum_187, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4651 'icmp' 'icmp_ln14_52' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4652 [1/1] (0.99ns)   --->   "%layer1_output_52 = select i1 %icmp_ln14_52, i15 %add_ln69_51, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4652 'select' 'layer1_output_52' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 4653 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_535)   --->   "%mul_ln72_461 = mul i23 %sext_ln72_162, i23 8388570" [nn.cpp:72]   --->   Operation 4653 'mul' 'mul_ln72_461' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4654 [1/1] (0.00ns)   --->   "%shl_ln72_638 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_548, i8 0" [nn.cpp:72]   --->   Operation 4654 'bitconcatenate' 'shl_ln72_638' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4655 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_535)   --->   "%sext_ln72_465 = sext i23 %mul_ln72_461" [nn.cpp:72]   --->   Operation 4655 'sext' 'sext_ln72_465' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4656 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_535 = add i24 %shl_ln72_638, i24 %sext_ln72_465" [nn.cpp:72]   --->   Operation 4656 'add' 'add_ln72_535' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4657 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_12)   --->   "%mul_ln85_13 = mul i24 %zext_ln85_26, i24 16776943" [nn.cpp:85]   --->   Operation 4657 'mul' 'mul_ln85_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4658 [1/1] (0.00ns)   --->   "%shl_ln85_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_584, i8 0" [nn.cpp:85]   --->   Operation 4658 'bitconcatenate' 'shl_ln85_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4659 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_12 = add i24 %shl_ln85_15, i24 %mul_ln85_13" [nn.cpp:85]   --->   Operation 4659 'add' 'add_ln85_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4660 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_13)   --->   "%mul_ln85_14 = mul i24 %zext_ln85_28, i24 16775990" [nn.cpp:85]   --->   Operation 4660 'mul' 'mul_ln85_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4661 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_39 = add i24 %shl_ln85_51, i24 %mul_ln85_35" [nn.cpp:85]   --->   Operation 4661 'add' 'add_ln85_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4662 [1/1] (0.00ns)   --->   "%tmp_613 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_39, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4662 'partselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4663 [1/1] (0.00ns)   --->   "%shl_ln85_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_613, i8 0" [nn.cpp:85]   --->   Operation 4663 'bitconcatenate' 'shl_ln85_52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4664 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_40)   --->   "%mul_ln85_36 = mul i24 %zext_ln85_55, i24 16776149" [nn.cpp:85]   --->   Operation 4664 'mul' 'mul_ln85_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4665 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_40 = add i24 %shl_ln85_52, i24 %mul_ln85_36" [nn.cpp:85]   --->   Operation 4665 'add' 'add_ln85_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4666 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_41)   --->   "%mul_ln85_37 = mul i23 %zext_ln85_71, i23 131" [nn.cpp:85]   --->   Operation 4666 'mul' 'mul_ln85_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4667 [1/1] (0.00ns)   --->   "%zext_ln85_73 = zext i15 %layer1_output_17" [nn.cpp:85]   --->   Operation 4667 'zext' 'zext_ln85_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4668 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_42)   --->   "%mul_ln85_38 = mul i24 %zext_ln85_73, i24 589" [nn.cpp:85]   --->   Operation 4668 'mul' 'mul_ln85_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4669 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_59)   --->   "%mul_ln85_50 = mul i24 %zext_ln85_5, i24 16776981" [nn.cpp:85]   --->   Operation 4669 'mul' 'mul_ln85_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4670 [1/1] (0.00ns)   --->   "%shl_ln85_77 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_632, i8 0" [nn.cpp:85]   --->   Operation 4670 'bitconcatenate' 'shl_ln85_77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4671 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_59 = add i24 %shl_ln85_77, i24 %mul_ln85_50" [nn.cpp:85]   --->   Operation 4671 'add' 'add_ln85_59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4672 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_71)   --->   "%mul_ln85_60 = mul i23 %zext_ln85_27, i23 140" [nn.cpp:85]   --->   Operation 4672 'mul' 'mul_ln85_60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4673 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_72)   --->   "%mul_ln85_61 = mul i24 %zext_ln85_55, i24 16775996" [nn.cpp:85]   --->   Operation 4673 'mul' 'mul_ln85_61' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4674 [1/1] (0.00ns)   --->   "%and_ln85_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_670, i8 0" [nn.cpp:85]   --->   Operation 4674 'bitconcatenate' 'and_ln85_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4675 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_97)   --->   "%mul_ln85_83 = mul i24 %zext_ln85_26, i24 16776646" [nn.cpp:85]   --->   Operation 4675 'mul' 'mul_ln85_83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4676 [1/1] (0.00ns)   --->   "%zext_ln85_124 = zext i20 %and_ln85_1" [nn.cpp:85]   --->   Operation 4676 'zext' 'zext_ln85_124' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4677 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_97 = add i24 %zext_ln85_124, i24 %mul_ln85_83" [nn.cpp:85]   --->   Operation 4677 'add' 'add_ln85_97' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4678 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_98)   --->   "%mul_ln85_84 = mul i19 %zext_ln85_68, i19 11" [nn.cpp:85]   --->   Operation 4678 'mul' 'mul_ln85_84' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4679 [1/1] (0.00ns)   --->   "%zext_ln85_142 = zext i15 %layer1_output_4" [nn.cpp:85]   --->   Operation 4679 'zext' 'zext_ln85_142' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4680 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_121)   --->   "%mul_ln85_104 = mul i24 %zext_ln85_142, i24 16776811" [nn.cpp:85]   --->   Operation 4680 'mul' 'mul_ln85_104' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.73>
ST_16 : Operation 4681 [1/1] (0.99ns)   --->   "%layer1_output_3 = select i1 %icmp_ln14_3, i15 %add_ln69_3, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4681 'select' 'layer1_output_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 4682 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_77 = add i24 %shl_ln72_107, i24 %mul_ln72_64" [nn.cpp:72]   --->   Operation 4682 'add' 'add_ln72_77' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4683 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_77, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4683 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4684 [1/1] (0.00ns)   --->   "%shl_ln72_108 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_78, i8 0" [nn.cpp:72]   --->   Operation 4684 'bitconcatenate' 'shl_ln72_108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4685 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_78)   --->   "%mul_ln72_65 = mul i24 %sext_ln72_20, i24 725" [nn.cpp:72]   --->   Operation 4685 'mul' 'mul_ln72_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4686 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_78 = add i24 %shl_ln72_108, i24 %mul_ln72_65" [nn.cpp:72]   --->   Operation 4686 'add' 'add_ln72_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4687 [1/1] (2.14ns)   --->   "%add_ln69_7 = add i15 %trunc_ln74_7, i15 32585" [nn.cpp:69]   --->   Operation 4687 'add' 'add_ln69_7' <Predicate = (icmp_ln14_7)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4688 [1/1] (0.99ns)   --->   "%layer1_output_7 = select i1 %icmp_ln14_7, i15 %add_ln69_7, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4688 'select' 'layer1_output_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 4689 [1/1] (2.14ns)   --->   "%add_ln69_8 = add i15 %trunc_ln74_8, i15 262" [nn.cpp:69]   --->   Operation 4689 'add' 'add_ln69_8' <Predicate = (icmp_ln14_8)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4690 [1/1] (0.99ns)   --->   "%layer1_output_8 = select i1 %icmp_ln14_8, i15 %add_ln69_8, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4690 'select' 'layer1_output_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 4691 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_127 = add i24 %shl_ln72_167, i24 %mul_ln72_112" [nn.cpp:72]   --->   Operation 4691 'add' 'add_ln72_127' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4692 [1/1] (0.00ns)   --->   "%shl_ln72_169 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_42_read, i7 0" [nn.cpp:72]   --->   Operation 4692 'bitconcatenate' 'shl_ln72_169' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4693 [1/1] (0.00ns)   --->   "%sext_ln72_207 = sext i23 %shl_ln72_169" [nn.cpp:72]   --->   Operation 4693 'sext' 'sext_ln72_207' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_33 = sub i24 %shl_ln72_168, i24 %sext_ln72_207" [nn.cpp:72]   --->   Operation 4694 'sub' 'sub_ln72_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4695 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_127, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4695 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4696 [1/1] (0.00ns)   --->   "%shl_ln72_170 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_129, i8 0" [nn.cpp:72]   --->   Operation 4696 'bitconcatenate' 'shl_ln72_170' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4697 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_128 = add i24 %shl_ln72_170, i24 %sub_ln72_33" [nn.cpp:72]   --->   Operation 4697 'add' 'add_ln72_128' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4698 [1/1] (0.00ns)   --->   "%sum_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_128, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4698 'partselect' 'sum_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4699 [1/1] (0.00ns)   --->   "%trunc_ln74_10 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_128, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4699 'partselect' 'trunc_ln74_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4700 [1/1] (2.14ns)   --->   "%sum_153 = add i16 %sum_36, i16 65478" [nn.cpp:74]   --->   Operation 4700 'add' 'sum_153' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4701 [1/1] (2.14ns)   --->   "%add_ln69_18 = add i15 %trunc_ln74_17, i15 32710" [nn.cpp:69]   --->   Operation 4701 'add' 'add_ln69_18' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4702 [1/1] (2.14ns)   --->   "%icmp_ln14_18 = icmp_sgt  i16 %sum_153, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4702 'icmp' 'icmp_ln14_18' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4703 [1/1] (0.99ns)   --->   "%layer1_output_18 = select i1 %icmp_ln14_18, i15 %add_ln69_18, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4703 'select' 'layer1_output_18' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 4704 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_261 = add i24 %shl_ln72_324, i24 %sext_ln72_304" [nn.cpp:72]   --->   Operation 4704 'add' 'add_ln72_261' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4705 [1/1] (0.00ns)   --->   "%sum_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_261, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4705 'partselect' 'sum_51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4706 [1/1] (0.00ns)   --->   "%trunc_ln74_24 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_261, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4706 'partselect' 'trunc_ln74_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4707 [1/1] (2.14ns)   --->   "%sum_161 = add i16 %sum_51, i16 65532" [nn.cpp:74]   --->   Operation 4707 'add' 'sum_161' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4708 [1/1] (2.14ns)   --->   "%icmp_ln14_26 = icmp_sgt  i16 %sum_161, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4708 'icmp' 'icmp_ln14_26' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4709 [1/1] (2.14ns)   --->   "%add_ln69_26 = add i15 %trunc_ln74_25, i15 186" [nn.cpp:69]   --->   Operation 4709 'add' 'add_ln69_26' <Predicate = (icmp_ln14_27)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4710 [1/1] (0.99ns)   --->   "%layer1_output_27 = select i1 %icmp_ln14_27, i15 %add_ln69_26, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4710 'select' 'layer1_output_27' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 4711 [1/1] (2.14ns)   --->   "%add_ln69_27 = add i15 %trunc_ln74_26, i15 206" [nn.cpp:69]   --->   Operation 4711 'add' 'add_ln69_27' <Predicate = (icmp_ln14_28)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4712 [1/1] (0.99ns)   --->   "%layer1_output_28 = select i1 %icmp_ln14_28, i15 %add_ln69_27, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4712 'select' 'layer1_output_28' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 4713 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_294 = add i24 %shl_ln72_359, i24 %mul_ln72_261" [nn.cpp:72]   --->   Operation 4713 'add' 'add_ln72_294' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4714 [1/1] (0.00ns)   --->   "%sum_57 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_294, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4714 'partselect' 'sum_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4715 [1/1] (0.00ns)   --->   "%trunc_ln74_27 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_294, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4715 'partselect' 'trunc_ln74_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4716 [1/1] (2.14ns)   --->   "%sum_164 = add i16 %sum_57, i16 164" [nn.cpp:74]   --->   Operation 4716 'add' 'sum_164' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4717 [1/1] (2.14ns)   --->   "%icmp_ln14_29 = icmp_sgt  i16 %sum_164, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4717 'icmp' 'icmp_ln14_29' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4718 [1/1] (2.14ns)   --->   "%add_ln69_30 = add i15 %trunc_ln74_29, i15 81" [nn.cpp:69]   --->   Operation 4718 'add' 'add_ln69_30' <Predicate = (icmp_ln14_31)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4719 [1/1] (0.99ns)   --->   "%layer1_output_31 = select i1 %icmp_ln14_31, i15 %add_ln69_30, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4719 'select' 'layer1_output_31' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 4720 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_337 = add i24 %shl_ln72_412, i24 %sext_ln72_349" [nn.cpp:72]   --->   Operation 4720 'add' 'add_ln72_337' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4721 [1/1] (0.00ns)   --->   "%sum_65 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_337, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4721 'partselect' 'sum_65' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4722 [1/1] (0.00ns)   --->   "%trunc_ln74_31 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_337, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4722 'partselect' 'trunc_ln74_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4723 [1/1] (2.14ns)   --->   "%sum_168 = add i16 %sum_65, i16 65502" [nn.cpp:74]   --->   Operation 4723 'add' 'sum_168' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4724 [1/1] (2.14ns)   --->   "%icmp_ln14_33 = icmp_sgt  i16 %sum_168, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4724 'icmp' 'icmp_ln14_33' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4725 [1/1] (2.14ns)   --->   "%add_ln69_39 = add i15 %trunc_ln74_38, i15 307" [nn.cpp:69]   --->   Operation 4725 'add' 'add_ln69_39' <Predicate = (icmp_ln14_40)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4726 [1/1] (0.99ns)   --->   "%layer1_output_40 = select i1 %icmp_ln14_40, i15 %add_ln69_39, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4726 'select' 'layer1_output_40' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 4727 [1/1] (2.14ns)   --->   "%add_ln69_43 = add i15 %trunc_ln74_42, i15 32737" [nn.cpp:69]   --->   Operation 4727 'add' 'add_ln69_43' <Predicate = (icmp_ln14_44)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4728 [1/1] (0.99ns)   --->   "%layer1_output_44 = select i1 %icmp_ln14_44, i15 %add_ln69_43, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4728 'select' 'layer1_output_44' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 4729 [1/1] (2.14ns)   --->   "%add_ln69_46 = add i15 %trunc_ln74_45, i15 89" [nn.cpp:69]   --->   Operation 4729 'add' 'add_ln69_46' <Predicate = (icmp_ln14_47)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4730 [1/1] (0.99ns)   --->   "%layer1_output_47 = select i1 %icmp_ln14_47, i15 %add_ln69_46, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4730 'select' 'layer1_output_47' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 4731 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_496 = add i24 %shl_ln72_587, i24 %mul_ln72_435" [nn.cpp:72]   --->   Operation 4731 'add' 'add_ln72_496' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4732 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_497)   --->   "%mul_ln72_436 = mul i24 %sext_ln72_20, i24 2395" [nn.cpp:72]   --->   Operation 4732 'mul' 'mul_ln72_436' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4733 [1/1] (0.00ns)   --->   "%tmp_509 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_496, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4733 'partselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4734 [1/1] (0.00ns)   --->   "%shl_ln72_588 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_509, i8 0" [nn.cpp:72]   --->   Operation 4734 'bitconcatenate' 'shl_ln72_588' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4735 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_497 = add i24 %shl_ln72_588, i24 %mul_ln72_436" [nn.cpp:72]   --->   Operation 4735 'add' 'add_ln72_497' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4736 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_535 = add i24 %shl_ln72_638, i24 %sext_ln72_465" [nn.cpp:72]   --->   Operation 4736 'add' 'add_ln72_535' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4737 [1/1] (0.00ns)   --->   "%sum_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_535, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4737 'partselect' 'sum_105' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4738 [1/1] (0.00ns)   --->   "%trunc_ln74_51 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_535, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4738 'partselect' 'trunc_ln74_51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4739 [1/1] (2.14ns)   --->   "%sum_188 = add i16 %sum_105, i16 65498" [nn.cpp:74]   --->   Operation 4739 'add' 'sum_188' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4740 [1/1] (2.14ns)   --->   "%icmp_ln14_53 = icmp_sgt  i16 %sum_188, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4740 'icmp' 'icmp_ln14_53' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4741 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i15 %layer1_output_3" [nn.cpp:85]   --->   Operation 4741 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4742 [1/1] (5.58ns)   --->   "%mul_ln85 = mul i24 %zext_ln85, i24 16776643" [nn.cpp:85]   --->   Operation 4742 'mul' 'mul_ln85' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4743 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i15 %layer1_output_7" [nn.cpp:85]   --->   Operation 4743 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4744 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i15 %layer1_output_7" [nn.cpp:85]   --->   Operation 4744 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4745 [3/3] (1.45ns) (grouped into DSP with root node add_ln85)   --->   "%mul_ln85_1 = mul i22 %zext_ln85_2, i22 119" [nn.cpp:85]   --->   Operation 4745 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4746 [1/1] (0.00ns)   --->   "%tmp_572 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4746 'partselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4747 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_12 = add i24 %shl_ln85_15, i24 %mul_ln85_13" [nn.cpp:85]   --->   Operation 4747 'add' 'add_ln85_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4748 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_13)   --->   "%mul_ln85_14 = mul i24 %zext_ln85_28, i24 16775990" [nn.cpp:85]   --->   Operation 4748 'mul' 'mul_ln85_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4749 [1/1] (0.00ns)   --->   "%tmp_585 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_12, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4749 'partselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4750 [1/1] (0.00ns)   --->   "%shl_ln85_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_585, i8 0" [nn.cpp:85]   --->   Operation 4750 'bitconcatenate' 'shl_ln85_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4751 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_13 = add i24 %shl_ln85_16, i24 %mul_ln85_14" [nn.cpp:85]   --->   Operation 4751 'add' 'add_ln85_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4752 [1/1] (0.00ns)   --->   "%zext_ln85_30 = zext i15 %layer1_output_18" [nn.cpp:85]   --->   Operation 4752 'zext' 'zext_ln85_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4753 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_26)   --->   "%mul_ln85_25 = mul i24 %zext_ln85_1, i24 476" [nn.cpp:85]   --->   Operation 4753 'mul' 'mul_ln85_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4754 [1/1] (0.00ns)   --->   "%zext_ln85_54 = zext i15 %layer1_output_15" [nn.cpp:85]   --->   Operation 4754 'zext' 'zext_ln85_54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4755 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_40 = add i24 %shl_ln85_52, i24 %mul_ln85_36" [nn.cpp:85]   --->   Operation 4755 'add' 'add_ln85_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4756 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_41)   --->   "%mul_ln85_37 = mul i23 %zext_ln85_71, i23 131" [nn.cpp:85]   --->   Operation 4756 'mul' 'mul_ln85_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4757 [1/1] (0.00ns)   --->   "%tmp_614 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_40, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4757 'partselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4758 [1/1] (0.00ns)   --->   "%shl_ln85_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_614, i8 0" [nn.cpp:85]   --->   Operation 4758 'bitconcatenate' 'shl_ln85_53' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4759 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_41)   --->   "%zext_ln85_72 = zext i23 %mul_ln85_37" [nn.cpp:85]   --->   Operation 4759 'zext' 'zext_ln85_72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4760 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_41 = add i24 %shl_ln85_53, i24 %zext_ln85_72" [nn.cpp:85]   --->   Operation 4760 'add' 'add_ln85_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4761 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_42)   --->   "%mul_ln85_38 = mul i24 %zext_ln85_73, i24 589" [nn.cpp:85]   --->   Operation 4761 'mul' 'mul_ln85_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4762 [1/1] (0.00ns)   --->   "%zext_ln85_76 = zext i15 %layer1_output_19" [nn.cpp:85]   --->   Operation 4762 'zext' 'zext_ln85_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4763 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_44)   --->   "%mul_ln85_39 = mul i23 %zext_ln85_76, i23 214" [nn.cpp:85]   --->   Operation 4763 'mul' 'mul_ln85_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4764 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_59 = add i24 %shl_ln85_77, i24 %mul_ln85_50" [nn.cpp:85]   --->   Operation 4764 'add' 'add_ln85_59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4765 [1/1] (0.00ns)   --->   "%shl_ln85_78 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %layer1_output_15, i8 0" [nn.cpp:85]   --->   Operation 4765 'bitconcatenate' 'shl_ln85_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4766 [1/1] (0.00ns)   --->   "%zext_ln85_93 = zext i23 %shl_ln85_78" [nn.cpp:85]   --->   Operation 4766 'zext' 'zext_ln85_93' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4767 [1/1] (0.00ns)   --->   "%shl_ln85_79 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_15, i3 0" [nn.cpp:85]   --->   Operation 4767 'bitconcatenate' 'shl_ln85_79' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4768 [1/1] (0.00ns)   --->   "%zext_ln85_94 = zext i18 %shl_ln85_79" [nn.cpp:85]   --->   Operation 4768 'zext' 'zext_ln85_94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85_11 = sub i24 %zext_ln85_94, i24 %zext_ln85_93" [nn.cpp:85]   --->   Operation 4769 'sub' 'sub_ln85_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4770 [1/1] (0.00ns)   --->   "%tmp_633 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_59, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4770 'partselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4771 [1/1] (0.00ns)   --->   "%shl_ln85_80 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_633, i8 0" [nn.cpp:85]   --->   Operation 4771 'bitconcatenate' 'shl_ln85_80' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4772 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln85_60 = add i24 %shl_ln85_80, i24 %sub_ln85_11" [nn.cpp:85]   --->   Operation 4772 'add' 'add_ln85_60' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4773 [1/1] (0.00ns)   --->   "%tmp_634 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_60, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4773 'partselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4774 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_71)   --->   "%mul_ln85_60 = mul i23 %zext_ln85_27, i23 140" [nn.cpp:85]   --->   Operation 4774 'mul' 'mul_ln85_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4775 [1/1] (0.00ns)   --->   "%tmp_644 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln3, i8 0" [nn.cpp:85]   --->   Operation 4775 'bitconcatenate' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4776 [1/1] (0.00ns)   --->   "%sext_ln85_17 = sext i22 %tmp_644" [nn.cpp:85]   --->   Operation 4776 'sext' 'sext_ln85_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4777 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_71)   --->   "%zext_ln85_101 = zext i23 %mul_ln85_60" [nn.cpp:85]   --->   Operation 4777 'zext' 'zext_ln85_101' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4778 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_71 = add i24 %sext_ln85_17, i24 %zext_ln85_101" [nn.cpp:85]   --->   Operation 4778 'add' 'add_ln85_71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4779 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_72)   --->   "%mul_ln85_61 = mul i24 %zext_ln85_55, i24 16775996" [nn.cpp:85]   --->   Operation 4779 'mul' 'mul_ln85_61' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4780 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_73)   --->   "%mul_ln85_62 = mul i19 %zext_ln85_30, i19 11" [nn.cpp:85]   --->   Operation 4780 'mul' 'mul_ln85_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4781 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_97 = add i24 %zext_ln85_124, i24 %mul_ln85_83" [nn.cpp:85]   --->   Operation 4781 'add' 'add_ln85_97' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4782 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_98)   --->   "%mul_ln85_84 = mul i19 %zext_ln85_68, i19 11" [nn.cpp:85]   --->   Operation 4782 'mul' 'mul_ln85_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4783 [1/1] (0.00ns)   --->   "%tmp_671 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_97, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4783 'partselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4784 [1/1] (0.00ns)   --->   "%shl_ln85_127 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_671, i8 0" [nn.cpp:85]   --->   Operation 4784 'bitconcatenate' 'shl_ln85_127' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4785 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_98)   --->   "%zext_ln85_125 = zext i19 %mul_ln85_84" [nn.cpp:85]   --->   Operation 4785 'zext' 'zext_ln85_125' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4786 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_98 = add i24 %shl_ln85_127, i24 %zext_ln85_125" [nn.cpp:85]   --->   Operation 4786 'add' 'add_ln85_98' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4787 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_99)   --->   "%mul_ln85_85 = mul i23 %zext_ln85_54, i23 135" [nn.cpp:85]   --->   Operation 4787 'mul' 'mul_ln85_85' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4788 [1/1] (5.58ns)   --->   "%mul_ln85_103 = mul i24 %zext_ln85, i24 16776897" [nn.cpp:85]   --->   Operation 4788 'mul' 'mul_ln85_103' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4789 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_121)   --->   "%mul_ln85_104 = mul i24 %zext_ln85_142, i24 16776811" [nn.cpp:85]   --->   Operation 4789 'mul' 'mul_ln85_104' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4790 [1/1] (0.00ns)   --->   "%tmp_695 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_103, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4790 'partselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4791 [1/1] (0.00ns)   --->   "%zext_ln85_143 = zext i15 %layer1_output_5" [nn.cpp:85]   --->   Operation 4791 'zext' 'zext_ln85_143' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4792 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_122)   --->   "%mul_ln85_105 = mul i23 %zext_ln85_143, i23 8388532" [nn.cpp:85]   --->   Operation 4792 'mul' 'mul_ln85_105' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 6.73>
ST_17 : Operation 4793 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_78 = add i24 %shl_ln72_108, i24 %mul_ln72_65" [nn.cpp:72]   --->   Operation 4793 'add' 'add_ln72_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4794 [1/1] (0.00ns)   --->   "%sum_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_78, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4794 'partselect' 'sum_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4795 [1/1] (0.00ns)   --->   "%trunc_ln74_6 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_78, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4795 'partselect' 'trunc_ln74_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4796 [1/1] (2.14ns)   --->   "%sum_141 = add i16 %sum_12, i16 22" [nn.cpp:74]   --->   Operation 4796 'add' 'sum_141' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4797 [1/1] (2.14ns)   --->   "%icmp_ln14_6 = icmp_sgt  i16 %sum_141, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4797 'icmp' 'icmp_ln14_6' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4798 [1/1] (2.14ns)   --->   "%sum_146 = add i16 %sum_22, i16 65278" [nn.cpp:74]   --->   Operation 4798 'add' 'sum_146' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4799 [1/1] (2.14ns)   --->   "%add_ln69_11 = add i15 %trunc_ln74_10, i15 32510" [nn.cpp:69]   --->   Operation 4799 'add' 'add_ln69_11' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4800 [1/1] (2.14ns)   --->   "%icmp_ln14_11 = icmp_sgt  i16 %sum_146, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4800 'icmp' 'icmp_ln14_11' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4801 [1/1] (0.99ns)   --->   "%layer1_output_11 = select i1 %icmp_ln14_11, i15 %add_ln69_11, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4801 'select' 'layer1_output_11' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 4802 [1/1] (2.14ns)   --->   "%add_ln69_25 = add i15 %trunc_ln74_24, i15 32764" [nn.cpp:69]   --->   Operation 4802 'add' 'add_ln69_25' <Predicate = (icmp_ln14_26)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4803 [1/1] (0.99ns)   --->   "%layer1_output_26 = select i1 %icmp_ln14_26, i15 %add_ln69_25, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4803 'select' 'layer1_output_26' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 4804 [1/1] (2.14ns)   --->   "%add_ln69_28 = add i15 %trunc_ln74_27, i15 164" [nn.cpp:69]   --->   Operation 4804 'add' 'add_ln69_28' <Predicate = (icmp_ln14_29)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4805 [1/1] (0.99ns)   --->   "%layer1_output_29 = select i1 %icmp_ln14_29, i15 %add_ln69_28, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4805 'select' 'layer1_output_29' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 4806 [1/1] (2.14ns)   --->   "%add_ln69_32 = add i15 %trunc_ln74_31, i15 32734" [nn.cpp:69]   --->   Operation 4806 'add' 'add_ln69_32' <Predicate = (icmp_ln14_33)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4807 [1/1] (0.99ns)   --->   "%layer1_output_33 = select i1 %icmp_ln14_33, i15 %add_ln69_32, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4807 'select' 'layer1_output_33' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 4808 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_497 = add i24 %shl_ln72_588, i24 %mul_ln72_436" [nn.cpp:72]   --->   Operation 4808 'add' 'add_ln72_497' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4809 [1/1] (0.00ns)   --->   "%sum_99 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_497, i32 8, i32 23" [nn.cpp:72]   --->   Operation 4809 'partselect' 'sum_99' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4810 [1/1] (0.00ns)   --->   "%trunc_ln74_48 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_497, i32 8, i32 22" [nn.cpp:74]   --->   Operation 4810 'partselect' 'trunc_ln74_48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4811 [1/1] (2.14ns)   --->   "%sum_185 = add i16 %sum_99, i16 127" [nn.cpp:74]   --->   Operation 4811 'add' 'sum_185' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4812 [1/1] (2.14ns)   --->   "%icmp_ln14_50 = icmp_sgt  i16 %sum_185, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4812 'icmp' 'icmp_ln14_50' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4813 [1/1] (2.14ns)   --->   "%add_ln69_52 = add i15 %trunc_ln74_51, i15 32730" [nn.cpp:69]   --->   Operation 4813 'add' 'add_ln69_52' <Predicate = (icmp_ln14_53)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4814 [1/1] (0.99ns)   --->   "%layer1_output_53 = select i1 %icmp_ln14_53, i15 %add_ln69_52, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4814 'select' 'layer1_output_53' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 4815 [2/3] (1.45ns) (grouped into DSP with root node add_ln85)   --->   "%mul_ln85_1 = mul i22 %zext_ln85_2, i22 119" [nn.cpp:85]   --->   Operation 4815 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4816 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_1)   --->   "%mul_ln85_2 = mul i24 %zext_ln85_5, i24 16776337" [nn.cpp:85]   --->   Operation 4816 'mul' 'mul_ln85_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4817 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_13 = add i24 %shl_ln85_16, i24 %mul_ln85_14" [nn.cpp:85]   --->   Operation 4817 'add' 'add_ln85_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4818 [1/1] (0.00ns)   --->   "%zext_ln85_29 = zext i15 %layer1_output_18" [nn.cpp:85]   --->   Operation 4818 'zext' 'zext_ln85_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4819 [1/1] (0.00ns)   --->   "%tmp_586 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_18, i3 0" [nn.cpp:85]   --->   Operation 4819 'bitconcatenate' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4820 [1/1] (0.00ns)   --->   "%zext_ln85_31 = zext i18 %tmp_586" [nn.cpp:85]   --->   Operation 4820 'zext' 'zext_ln85_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4821 [1/1] (2.21ns)   --->   "%sub_ln85_26 = sub i19 %zext_ln85_30, i19 %zext_ln85_31" [nn.cpp:85]   --->   Operation 4821 'sub' 'sub_ln85_26' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4822 [1/1] (0.00ns)   --->   "%tmp_587 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_13, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4822 'partselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4823 [1/1] (0.00ns)   --->   "%shl_ln85_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_587, i8 0" [nn.cpp:85]   --->   Operation 4823 'bitconcatenate' 'shl_ln85_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4824 [1/1] (0.00ns)   --->   "%sext_ln85_1 = sext i19 %sub_ln85_26" [nn.cpp:85]   --->   Operation 4824 'sext' 'sext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4825 [1/1] (2.42ns)   --->   "%add_ln85_14 = add i24 %shl_ln85_17, i24 %sext_ln85_1" [nn.cpp:85]   --->   Operation 4825 'add' 'add_ln85_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4826 [1/1] (0.00ns)   --->   "%zext_ln85_32 = zext i15 %layer1_output_20" [nn.cpp:85]   --->   Operation 4826 'zext' 'zext_ln85_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4827 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_15)   --->   "%mul_ln85_15 = mul i24 %zext_ln85_32, i24 16776335" [nn.cpp:85]   --->   Operation 4827 'mul' 'mul_ln85_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4828 [1/1] (0.00ns)   --->   "%tmp_588 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_14, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4828 'partselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4829 [1/1] (0.00ns)   --->   "%zext_ln85_50 = zext i15 %layer1_output_2" [nn.cpp:85]   --->   Operation 4829 'zext' 'zext_ln85_50' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4830 [1/1] (5.58ns)   --->   "%mul_ln85_24 = mul i24 %zext_ln85_50, i24 16776707" [nn.cpp:85]   --->   Operation 4830 'mul' 'mul_ln85_24' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4831 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_26)   --->   "%mul_ln85_25 = mul i24 %zext_ln85_1, i24 476" [nn.cpp:85]   --->   Operation 4831 'mul' 'mul_ln85_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4832 [1/1] (0.00ns)   --->   "%tmp_599 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_24, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4832 'partselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4833 [1/1] (0.00ns)   --->   "%zext_ln85_51 = zext i15 %layer1_output_8" [nn.cpp:85]   --->   Operation 4833 'zext' 'zext_ln85_51' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4834 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_27)   --->   "%mul_ln85_26 = mul i24 %zext_ln85_51, i24 1373" [nn.cpp:85]   --->   Operation 4834 'mul' 'mul_ln85_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4835 [1/1] (0.00ns)   --->   "%zext_ln85_52 = zext i15 %layer1_output_11" [nn.cpp:85]   --->   Operation 4835 'zext' 'zext_ln85_52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4836 [1/1] (0.00ns)   --->   "%zext_ln85_70 = zext i15 %layer1_output_16" [nn.cpp:85]   --->   Operation 4836 'zext' 'zext_ln85_70' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4837 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_41 = add i24 %shl_ln85_53, i24 %zext_ln85_72" [nn.cpp:85]   --->   Operation 4837 'add' 'add_ln85_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4838 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_42)   --->   "%mul_ln85_38 = mul i24 %zext_ln85_73, i24 589" [nn.cpp:85]   --->   Operation 4838 'mul' 'mul_ln85_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4839 [1/1] (0.00ns)   --->   "%tmp_615 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_41, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4839 'partselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4840 [1/1] (0.00ns)   --->   "%shl_ln85_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_615, i8 0" [nn.cpp:85]   --->   Operation 4840 'bitconcatenate' 'shl_ln85_54' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4841 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_42 = add i24 %shl_ln85_54, i24 %mul_ln85_38" [nn.cpp:85]   --->   Operation 4841 'add' 'add_ln85_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4842 [1/1] (0.00ns)   --->   "%shl_ln85_55 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_18, i4 0" [nn.cpp:85]   --->   Operation 4842 'bitconcatenate' 'shl_ln85_55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4843 [1/1] (0.00ns)   --->   "%zext_ln85_74 = zext i19 %shl_ln85_55" [nn.cpp:85]   --->   Operation 4843 'zext' 'zext_ln85_74' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4844 [1/1] (2.25ns)   --->   "%sub_ln85_6 = sub i20 0, i20 %zext_ln85_74" [nn.cpp:85]   --->   Operation 4844 'sub' 'sub_ln85_6' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4845 [1/1] (0.00ns)   --->   "%sext_ln85_9 = sext i20 %sub_ln85_6" [nn.cpp:85]   --->   Operation 4845 'sext' 'sext_ln85_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4846 [1/1] (2.28ns)   --->   "%sub_ln85_7 = sub i21 %sext_ln85_9, i21 %zext_ln85_29" [nn.cpp:85]   --->   Operation 4846 'sub' 'sub_ln85_7' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4847 [1/1] (0.00ns)   --->   "%zext_ln85_75 = zext i15 %layer1_output_19" [nn.cpp:85]   --->   Operation 4847 'zext' 'zext_ln85_75' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4848 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_44)   --->   "%mul_ln85_39 = mul i23 %zext_ln85_76, i23 214" [nn.cpp:85]   --->   Operation 4848 'mul' 'mul_ln85_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4849 [1/1] (0.00ns)   --->   "%zext_ln85_78 = zext i15 %layer1_output_21" [nn.cpp:85]   --->   Operation 4849 'zext' 'zext_ln85_78' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4850 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_45)   --->   "%mul_ln85_40 = mul i24 %zext_ln85_78, i24 16776545" [nn.cpp:85]   --->   Operation 4850 'mul' 'mul_ln85_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4851 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_61)   --->   "%mul_ln85_51 = mul i24 %zext_ln85_75, i24 1034" [nn.cpp:85]   --->   Operation 4851 'mul' 'mul_ln85_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4852 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_71 = add i24 %sext_ln85_17, i24 %zext_ln85_101" [nn.cpp:85]   --->   Operation 4852 'add' 'add_ln85_71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4853 [1/1] (0.00ns)   --->   "%tmp_645 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_71, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4853 'partselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4854 [1/1] (0.00ns)   --->   "%shl_ln85_94 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_645, i8 0" [nn.cpp:85]   --->   Operation 4854 'bitconcatenate' 'shl_ln85_94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4855 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_72)   --->   "%mul_ln85_61 = mul i24 %zext_ln85_55, i24 16775996" [nn.cpp:85]   --->   Operation 4855 'mul' 'mul_ln85_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4856 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_72 = add i24 %shl_ln85_94, i24 %mul_ln85_61" [nn.cpp:85]   --->   Operation 4856 'add' 'add_ln85_72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4857 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_73)   --->   "%mul_ln85_62 = mul i19 %zext_ln85_30, i19 11" [nn.cpp:85]   --->   Operation 4857 'mul' 'mul_ln85_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4858 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_74)   --->   "%mul_ln85_63 = mul i24 %zext_ln85_75, i24 524" [nn.cpp:85]   --->   Operation 4858 'mul' 'mul_ln85_63' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4859 [1/1] (0.00ns)   --->   "%shl_ln85_112 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %layer1_output_8, i8 0" [nn.cpp:85]   --->   Operation 4859 'bitconcatenate' 'shl_ln85_112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4860 [1/1] (0.00ns)   --->   "%zext_ln85_112 = zext i23 %shl_ln85_112" [nn.cpp:85]   --->   Operation 4860 'zext' 'zext_ln85_112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4861 [1/1] (2.38ns)   --->   "%sub_ln85_18 = sub i24 %zext_ln85_112, i24 %zext_ln85_51" [nn.cpp:85]   --->   Operation 4861 'sub' 'sub_ln85_18' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4862 [1/1] (0.00ns)   --->   "%tmp_659 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %sub_ln85_18, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4862 'partselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4863 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_86)   --->   "%mul_ln85_73 = mul i24 %zext_ln85_52, i24 16776796" [nn.cpp:85]   --->   Operation 4863 'mul' 'mul_ln85_73' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4864 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_98 = add i24 %shl_ln85_127, i24 %zext_ln85_125" [nn.cpp:85]   --->   Operation 4864 'add' 'add_ln85_98' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4865 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_99)   --->   "%mul_ln85_85 = mul i23 %zext_ln85_54, i23 135" [nn.cpp:85]   --->   Operation 4865 'mul' 'mul_ln85_85' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4866 [1/1] (0.00ns)   --->   "%tmp_672 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_98, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4866 'partselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4867 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_100)   --->   "%mul_ln85_86 = mul i24 %zext_ln85_70, i24 16776933" [nn.cpp:85]   --->   Operation 4867 'mul' 'mul_ln85_86' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4868 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_121)   --->   "%mul_ln85_104 = mul i24 %zext_ln85_142, i24 16776811" [nn.cpp:85]   --->   Operation 4868 'mul' 'mul_ln85_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4869 [1/1] (0.00ns)   --->   "%shl_ln85_154 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_695, i8 0" [nn.cpp:85]   --->   Operation 4869 'bitconcatenate' 'shl_ln85_154' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4870 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_121 = add i24 %shl_ln85_154, i24 %mul_ln85_104" [nn.cpp:85]   --->   Operation 4870 'add' 'add_ln85_121' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4871 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_122)   --->   "%mul_ln85_105 = mul i23 %zext_ln85_143, i23 8388532" [nn.cpp:85]   --->   Operation 4871 'mul' 'mul_ln85_105' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4872 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_123)   --->   "%mul_ln85_106 = mul i24 %zext_ln85_1, i24 16776667" [nn.cpp:85]   --->   Operation 4872 'mul' 'mul_ln85_106' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 6.62>
ST_18 : Operation 4873 [1/1] (2.14ns)   --->   "%add_ln69_6 = add i15 %trunc_ln74_6, i15 22" [nn.cpp:69]   --->   Operation 4873 'add' 'add_ln69_6' <Predicate = (icmp_ln14_6)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4874 [1/1] (0.99ns)   --->   "%layer1_output_6 = select i1 %icmp_ln14_6, i15 %add_ln69_6, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4874 'select' 'layer1_output_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 4875 [1/1] (2.14ns)   --->   "%add_ln69_49 = add i15 %trunc_ln74_48, i15 127" [nn.cpp:69]   --->   Operation 4875 'add' 'add_ln69_49' <Predicate = (icmp_ln14_50)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4876 [1/1] (0.99ns)   --->   "%layer1_output_50 = select i1 %icmp_ln14_50, i15 %add_ln69_49, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 4876 'select' 'layer1_output_50' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 4877 [1/3] (0.00ns) (grouped into DSP with root node add_ln85)   --->   "%mul_ln85_1 = mul i22 %zext_ln85_2, i22 119" [nn.cpp:85]   --->   Operation 4877 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4878 [1/1] (0.00ns)   --->   "%shl_ln85_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_572, i8 0" [nn.cpp:85]   --->   Operation 4878 'bitconcatenate' 'shl_ln85_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4879 [1/1] (0.00ns) (grouped into DSP with root node add_ln85)   --->   "%zext_ln85_3 = zext i22 %mul_ln85_1" [nn.cpp:85]   --->   Operation 4879 'zext' 'zext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4880 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85 = add i24 %shl_ln85_3, i24 %zext_ln85_3" [nn.cpp:85]   --->   Operation 4880 'add' 'add_ln85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4881 [1/1] (0.00ns)   --->   "%zext_ln85_4 = zext i15 %layer1_output_13" [nn.cpp:85]   --->   Operation 4881 'zext' 'zext_ln85_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4882 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_1)   --->   "%mul_ln85_2 = mul i24 %zext_ln85_5, i24 16776337" [nn.cpp:85]   --->   Operation 4882 'mul' 'mul_ln85_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4883 [1/1] (0.00ns)   --->   "%zext_ln85_6 = zext i15 %layer1_output_14" [nn.cpp:85]   --->   Operation 4883 'zext' 'zext_ln85_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4884 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_2)   --->   "%mul_ln85_3 = mul i24 %zext_ln85_6, i24 717" [nn.cpp:85]   --->   Operation 4884 'mul' 'mul_ln85_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4885 [1/1] (0.00ns)   --->   "%zext_ln85_9 = zext i15 %layer1_output_25" [nn.cpp:85]   --->   Operation 4885 'zext' 'zext_ln85_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4886 [1/1] (0.00ns)   --->   "%zext_ln85_11 = zext i15 %layer1_output_25" [nn.cpp:85]   --->   Operation 4886 'zext' 'zext_ln85_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4887 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_15)   --->   "%mul_ln85_15 = mul i24 %zext_ln85_32, i24 16776335" [nn.cpp:85]   --->   Operation 4887 'mul' 'mul_ln85_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4888 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_16)   --->   "%mul_ln85_16 = mul i24 %zext_ln85_11, i24 16775687" [nn.cpp:85]   --->   Operation 4888 'mul' 'mul_ln85_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4889 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_26)   --->   "%mul_ln85_25 = mul i24 %zext_ln85_1, i24 476" [nn.cpp:85]   --->   Operation 4889 'mul' 'mul_ln85_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4890 [1/1] (0.00ns)   --->   "%shl_ln85_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_599, i8 0" [nn.cpp:85]   --->   Operation 4890 'bitconcatenate' 'shl_ln85_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4891 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_26 = add i24 %shl_ln85_32, i24 %mul_ln85_25" [nn.cpp:85]   --->   Operation 4891 'add' 'add_ln85_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4892 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_27)   --->   "%mul_ln85_26 = mul i24 %zext_ln85_51, i24 1373" [nn.cpp:85]   --->   Operation 4892 'mul' 'mul_ln85_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4893 [1/1] (0.00ns)   --->   "%zext_ln85_53 = zext i15 %layer1_output_11" [nn.cpp:85]   --->   Operation 4893 'zext' 'zext_ln85_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4894 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_28)   --->   "%mul_ln85_27 = mul i23 %zext_ln85_53, i23 8388519" [nn.cpp:85]   --->   Operation 4894 'mul' 'mul_ln85_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4895 [1/1] (0.00ns)   --->   "%zext_ln85_59 = zext i15 %layer1_output_22" [nn.cpp:85]   --->   Operation 4895 'zext' 'zext_ln85_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4896 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_42 = add i24 %shl_ln85_54, i24 %mul_ln85_38" [nn.cpp:85]   --->   Operation 4896 'add' 'add_ln85_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4897 [1/1] (0.00ns)   --->   "%tmp_616 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_42, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4897 'partselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4898 [1/1] (0.00ns)   --->   "%shl_ln85_56 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_616, i8 0" [nn.cpp:85]   --->   Operation 4898 'bitconcatenate' 'shl_ln85_56' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4899 [1/1] (0.00ns)   --->   "%sext_ln85_10 = sext i21 %sub_ln85_7" [nn.cpp:85]   --->   Operation 4899 'sext' 'sext_ln85_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4900 [1/1] (2.42ns)   --->   "%add_ln85_43 = add i24 %shl_ln85_56, i24 %sext_ln85_10" [nn.cpp:85]   --->   Operation 4900 'add' 'add_ln85_43' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4901 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_44)   --->   "%mul_ln85_39 = mul i23 %zext_ln85_76, i23 214" [nn.cpp:85]   --->   Operation 4901 'mul' 'mul_ln85_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4902 [1/1] (0.00ns)   --->   "%tmp_617 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_43, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4902 'partselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4903 [1/1] (0.00ns)   --->   "%shl_ln85_57 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_617, i8 0" [nn.cpp:85]   --->   Operation 4903 'bitconcatenate' 'shl_ln85_57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4904 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_44)   --->   "%zext_ln85_77 = zext i23 %mul_ln85_39" [nn.cpp:85]   --->   Operation 4904 'zext' 'zext_ln85_77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4905 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_44 = add i24 %shl_ln85_57, i24 %zext_ln85_77" [nn.cpp:85]   --->   Operation 4905 'add' 'add_ln85_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4906 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_45)   --->   "%mul_ln85_40 = mul i24 %zext_ln85_78, i24 16776545" [nn.cpp:85]   --->   Operation 4906 'mul' 'mul_ln85_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4907 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_46)   --->   "%mul_ln85_41 = mul i24 %zext_ln85_11, i24 16776749" [nn.cpp:85]   --->   Operation 4907 'mul' 'mul_ln85_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4908 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_61)   --->   "%mul_ln85_51 = mul i24 %zext_ln85_75, i24 1034" [nn.cpp:85]   --->   Operation 4908 'mul' 'mul_ln85_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4909 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_62)   --->   "%mul_ln85_52 = mul i23 %zext_ln85_59, i23 8388535" [nn.cpp:85]   --->   Operation 4909 'mul' 'mul_ln85_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4910 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_72 = add i24 %shl_ln85_94, i24 %mul_ln85_61" [nn.cpp:85]   --->   Operation 4910 'add' 'add_ln85_72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4911 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_73)   --->   "%mul_ln85_62 = mul i19 %zext_ln85_30, i19 11" [nn.cpp:85]   --->   Operation 4911 'mul' 'mul_ln85_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4912 [1/1] (0.00ns)   --->   "%tmp_646 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_72, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4912 'partselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4913 [1/1] (0.00ns)   --->   "%shl_ln85_95 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_646, i8 0" [nn.cpp:85]   --->   Operation 4913 'bitconcatenate' 'shl_ln85_95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4914 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_73)   --->   "%zext_ln85_102 = zext i19 %mul_ln85_62" [nn.cpp:85]   --->   Operation 4914 'zext' 'zext_ln85_102' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4915 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_73 = add i24 %shl_ln85_95, i24 %zext_ln85_102" [nn.cpp:85]   --->   Operation 4915 'add' 'add_ln85_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4916 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_74)   --->   "%mul_ln85_63 = mul i24 %zext_ln85_75, i24 524" [nn.cpp:85]   --->   Operation 4916 'mul' 'mul_ln85_63' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4917 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_86)   --->   "%mul_ln85_73 = mul i24 %zext_ln85_52, i24 16776796" [nn.cpp:85]   --->   Operation 4917 'mul' 'mul_ln85_73' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4918 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_87)   --->   "%mul_ln85_74 = mul i21 %zext_ln85_4, i21 43" [nn.cpp:85]   --->   Operation 4918 'mul' 'mul_ln85_74' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4919 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_99)   --->   "%mul_ln85_85 = mul i23 %zext_ln85_54, i23 135" [nn.cpp:85]   --->   Operation 4919 'mul' 'mul_ln85_85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4920 [1/1] (0.00ns)   --->   "%shl_ln85_128 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_672, i8 0" [nn.cpp:85]   --->   Operation 4920 'bitconcatenate' 'shl_ln85_128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4921 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_99)   --->   "%zext_ln85_126 = zext i23 %mul_ln85_85" [nn.cpp:85]   --->   Operation 4921 'zext' 'zext_ln85_126' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4922 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_99 = add i24 %shl_ln85_128, i24 %zext_ln85_126" [nn.cpp:85]   --->   Operation 4922 'add' 'add_ln85_99' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4923 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_100)   --->   "%mul_ln85_86 = mul i24 %zext_ln85_70, i24 16776933" [nn.cpp:85]   --->   Operation 4923 'mul' 'mul_ln85_86' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4924 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_102)   --->   "%mul_ln85_87 = mul i22 %zext_ln85_9, i22 4194253" [nn.cpp:85]   --->   Operation 4924 'mul' 'mul_ln85_87' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4925 [1/1] (0.00ns)   --->   "%zext_ln85_130 = zext i15 %layer1_output_6" [nn.cpp:85]   --->   Operation 4925 'zext' 'zext_ln85_130' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4926 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_108)   --->   "%mul_ln85_93 = mul i24 %zext_ln85_130, i24 16777047" [nn.cpp:85]   --->   Operation 4926 'mul' 'mul_ln85_93' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4927 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_121 = add i24 %shl_ln85_154, i24 %mul_ln85_104" [nn.cpp:85]   --->   Operation 4927 'add' 'add_ln85_121' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4928 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_122)   --->   "%mul_ln85_105 = mul i23 %zext_ln85_143, i23 8388532" [nn.cpp:85]   --->   Operation 4928 'mul' 'mul_ln85_105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4929 [1/1] (0.00ns)   --->   "%tmp_696 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_121, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4929 'partselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4930 [1/1] (0.00ns)   --->   "%shl_ln85_155 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_696, i8 0" [nn.cpp:85]   --->   Operation 4930 'bitconcatenate' 'shl_ln85_155' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4931 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_122)   --->   "%sext_ln85_34 = sext i23 %mul_ln85_105" [nn.cpp:85]   --->   Operation 4931 'sext' 'sext_ln85_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4932 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_122 = add i24 %shl_ln85_155, i24 %sext_ln85_34" [nn.cpp:85]   --->   Operation 4932 'add' 'add_ln85_122' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4933 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_123)   --->   "%mul_ln85_106 = mul i24 %zext_ln85_1, i24 16776667" [nn.cpp:85]   --->   Operation 4933 'mul' 'mul_ln85_106' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4934 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_124)   --->   "%mul_ln85_107 = mul i24 %zext_ln85_6, i24 16776983" [nn.cpp:85]   --->   Operation 4934 'mul' 'mul_ln85_107' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 4935 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85 = add i24 %shl_ln85_3, i24 %zext_ln85_3" [nn.cpp:85]   --->   Operation 4935 'add' 'add_ln85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4936 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_1)   --->   "%mul_ln85_2 = mul i24 %zext_ln85_5, i24 16776337" [nn.cpp:85]   --->   Operation 4936 'mul' 'mul_ln85_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4937 [1/1] (0.00ns)   --->   "%tmp_573 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4937 'partselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4938 [1/1] (0.00ns)   --->   "%shl_ln85_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_573, i8 0" [nn.cpp:85]   --->   Operation 4938 'bitconcatenate' 'shl_ln85_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4939 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_1 = add i24 %shl_ln85_4, i24 %mul_ln85_2" [nn.cpp:85]   --->   Operation 4939 'add' 'add_ln85_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4940 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_2)   --->   "%mul_ln85_3 = mul i24 %zext_ln85_6, i24 717" [nn.cpp:85]   --->   Operation 4940 'mul' 'mul_ln85_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4941 [1/1] (0.00ns)   --->   "%zext_ln85_7 = zext i15 %layer1_output_23" [nn.cpp:85]   --->   Operation 4941 'zext' 'zext_ln85_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4942 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_3)   --->   "%mul_ln85_4 = mul i21 %zext_ln85_7, i21 42" [nn.cpp:85]   --->   Operation 4942 'mul' 'mul_ln85_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4943 [1/1] (0.00ns)   --->   "%zext_ln85_10 = zext i15 %layer1_output_25" [nn.cpp:85]   --->   Operation 4943 'zext' 'zext_ln85_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4944 [1/1] (0.00ns)   --->   "%zext_ln85_12 = zext i15 %layer1_output_28" [nn.cpp:85]   --->   Operation 4944 'zext' 'zext_ln85_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4945 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_15)   --->   "%mul_ln85_15 = mul i24 %zext_ln85_32, i24 16776335" [nn.cpp:85]   --->   Operation 4945 'mul' 'mul_ln85_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4946 [1/1] (0.00ns)   --->   "%shl_ln85_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_588, i8 0" [nn.cpp:85]   --->   Operation 4946 'bitconcatenate' 'shl_ln85_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4947 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_15 = add i24 %shl_ln85_18, i24 %mul_ln85_15" [nn.cpp:85]   --->   Operation 4947 'add' 'add_ln85_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4948 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_16)   --->   "%mul_ln85_16 = mul i24 %zext_ln85_11, i24 16775687" [nn.cpp:85]   --->   Operation 4948 'mul' 'mul_ln85_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4949 [1/1] (0.00ns)   --->   "%zext_ln85_34 = zext i15 %layer1_output_27" [nn.cpp:85]   --->   Operation 4949 'zext' 'zext_ln85_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4950 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_17)   --->   "%mul_ln85_17 = mul i23 %zext_ln85_34, i23 8388490" [nn.cpp:85]   --->   Operation 4950 'mul' 'mul_ln85_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4951 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_26 = add i24 %shl_ln85_32, i24 %mul_ln85_25" [nn.cpp:85]   --->   Operation 4951 'add' 'add_ln85_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4952 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_27)   --->   "%mul_ln85_26 = mul i24 %zext_ln85_51, i24 1373" [nn.cpp:85]   --->   Operation 4952 'mul' 'mul_ln85_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4953 [1/1] (0.00ns)   --->   "%tmp_600 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_26, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4953 'partselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4954 [1/1] (0.00ns)   --->   "%shl_ln85_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_600, i8 0" [nn.cpp:85]   --->   Operation 4954 'bitconcatenate' 'shl_ln85_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4955 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_27 = add i24 %shl_ln85_33, i24 %mul_ln85_26" [nn.cpp:85]   --->   Operation 4955 'add' 'add_ln85_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4956 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_28)   --->   "%mul_ln85_27 = mul i23 %zext_ln85_53, i23 8388519" [nn.cpp:85]   --->   Operation 4956 'mul' 'mul_ln85_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4957 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_29)   --->   "%mul_ln85_28 = mul i24 %zext_ln85_55, i24 611" [nn.cpp:85]   --->   Operation 4957 'mul' 'mul_ln85_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4958 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_44 = add i24 %shl_ln85_57, i24 %zext_ln85_77" [nn.cpp:85]   --->   Operation 4958 'add' 'add_ln85_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4959 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_45)   --->   "%mul_ln85_40 = mul i24 %zext_ln85_78, i24 16776545" [nn.cpp:85]   --->   Operation 4959 'mul' 'mul_ln85_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4960 [1/1] (0.00ns)   --->   "%tmp_618 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_44, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4960 'partselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4961 [1/1] (0.00ns)   --->   "%shl_ln85_58 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_618, i8 0" [nn.cpp:85]   --->   Operation 4961 'bitconcatenate' 'shl_ln85_58' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4962 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_45 = add i24 %shl_ln85_58, i24 %mul_ln85_40" [nn.cpp:85]   --->   Operation 4962 'add' 'add_ln85_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4963 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_46)   --->   "%mul_ln85_41 = mul i24 %zext_ln85_11, i24 16776749" [nn.cpp:85]   --->   Operation 4963 'mul' 'mul_ln85_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4964 [1/1] (0.00ns)   --->   "%zext_ln85_79 = zext i15 %layer1_output_26" [nn.cpp:85]   --->   Operation 4964 'zext' 'zext_ln85_79' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4965 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_48)   --->   "%mul_ln85_42 = mul i24 %zext_ln85_12, i24 620" [nn.cpp:85]   --->   Operation 4965 'mul' 'mul_ln85_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4966 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_61)   --->   "%mul_ln85_51 = mul i24 %zext_ln85_75, i24 1034" [nn.cpp:85]   --->   Operation 4966 'mul' 'mul_ln85_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4967 [1/1] (0.00ns)   --->   "%shl_ln85_81 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_634, i8 0" [nn.cpp:85]   --->   Operation 4967 'bitconcatenate' 'shl_ln85_81' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4968 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_61 = add i24 %shl_ln85_81, i24 %mul_ln85_51" [nn.cpp:85]   --->   Operation 4968 'add' 'add_ln85_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4969 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_62)   --->   "%mul_ln85_52 = mul i23 %zext_ln85_59, i23 8388535" [nn.cpp:85]   --->   Operation 4969 'mul' 'mul_ln85_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4970 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_63)   --->   "%mul_ln85_53 = mul i23 %zext_ln85_79, i23 8388524" [nn.cpp:85]   --->   Operation 4970 'mul' 'mul_ln85_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4971 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_73 = add i24 %shl_ln85_95, i24 %zext_ln85_102" [nn.cpp:85]   --->   Operation 4971 'add' 'add_ln85_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4972 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_74)   --->   "%mul_ln85_63 = mul i24 %zext_ln85_75, i24 524" [nn.cpp:85]   --->   Operation 4972 'mul' 'mul_ln85_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4973 [1/1] (0.00ns)   --->   "%tmp_647 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_73, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4973 'partselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4974 [1/1] (0.00ns)   --->   "%shl_ln85_96 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_647, i8 0" [nn.cpp:85]   --->   Operation 4974 'bitconcatenate' 'shl_ln85_96' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4975 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_74 = add i24 %shl_ln85_96, i24 %mul_ln85_63" [nn.cpp:85]   --->   Operation 4975 'add' 'add_ln85_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4976 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_76)   --->   "%mul_ln85_64 = mul i23 %zext_ln85_79, i23 8388527" [nn.cpp:85]   --->   Operation 4976 'mul' 'mul_ln85_64' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4977 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_659, i8 0" [nn.cpp:85]   --->   Operation 4977 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4978 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_86)   --->   "%mul_ln85_73 = mul i24 %zext_ln85_52, i24 16776796" [nn.cpp:85]   --->   Operation 4978 'mul' 'mul_ln85_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4979 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_86 = add i24 %and_ln, i24 %mul_ln85_73" [nn.cpp:85]   --->   Operation 4979 'add' 'add_ln85_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4980 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_87)   --->   "%mul_ln85_74 = mul i21 %zext_ln85_4, i21 43" [nn.cpp:85]   --->   Operation 4980 'mul' 'mul_ln85_74' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4981 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_89)   --->   "%mul_ln85_75 = mul i19 %zext_ln85_10, i19 11" [nn.cpp:85]   --->   Operation 4981 'mul' 'mul_ln85_75' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4982 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_99 = add i24 %shl_ln85_128, i24 %zext_ln85_126" [nn.cpp:85]   --->   Operation 4982 'add' 'add_ln85_99' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4983 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_100)   --->   "%mul_ln85_86 = mul i24 %zext_ln85_70, i24 16776933" [nn.cpp:85]   --->   Operation 4983 'mul' 'mul_ln85_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4984 [1/1] (0.00ns)   --->   "%tmp_673 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_99, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4984 'partselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4985 [1/1] (0.00ns)   --->   "%shl_ln85_129 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_673, i8 0" [nn.cpp:85]   --->   Operation 4985 'bitconcatenate' 'shl_ln85_129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4986 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_100 = add i24 %shl_ln85_129, i24 %mul_ln85_86" [nn.cpp:85]   --->   Operation 4986 'add' 'add_ln85_100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4987 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_102)   --->   "%mul_ln85_87 = mul i22 %zext_ln85_9, i22 4194253" [nn.cpp:85]   --->   Operation 4987 'mul' 'mul_ln85_87' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4988 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_108)   --->   "%mul_ln85_93 = mul i24 %zext_ln85_130, i24 16777047" [nn.cpp:85]   --->   Operation 4988 'mul' 'mul_ln85_93' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4989 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_109)   --->   "%mul_ln85_94 = mul i24 %zext_ln85_6, i24 16776891" [nn.cpp:85]   --->   Operation 4989 'mul' 'mul_ln85_94' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4990 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_122 = add i24 %shl_ln85_155, i24 %sext_ln85_34" [nn.cpp:85]   --->   Operation 4990 'add' 'add_ln85_122' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4991 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_123)   --->   "%mul_ln85_106 = mul i24 %zext_ln85_1, i24 16776667" [nn.cpp:85]   --->   Operation 4991 'mul' 'mul_ln85_106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4992 [1/1] (0.00ns)   --->   "%tmp_697 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_122, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4992 'partselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4993 [1/1] (0.00ns)   --->   "%shl_ln85_156 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_697, i8 0" [nn.cpp:85]   --->   Operation 4993 'bitconcatenate' 'shl_ln85_156' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4994 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_123 = add i24 %shl_ln85_156, i24 %mul_ln85_106" [nn.cpp:85]   --->   Operation 4994 'add' 'add_ln85_123' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4995 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_124)   --->   "%mul_ln85_107 = mul i24 %zext_ln85_6, i24 16776983" [nn.cpp:85]   --->   Operation 4995 'mul' 'mul_ln85_107' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4996 [1/1] (0.00ns)   --->   "%zext_ln85_144 = zext i15 %layer1_output_24" [nn.cpp:85]   --->   Operation 4996 'zext' 'zext_ln85_144' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4997 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_125)   --->   "%mul_ln85_108 = mul i24 %zext_ln85_144, i24 16776471" [nn.cpp:85]   --->   Operation 4997 'mul' 'mul_ln85_108' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 7.02>
ST_20 : Operation 4998 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_1 = add i24 %shl_ln85_4, i24 %mul_ln85_2" [nn.cpp:85]   --->   Operation 4998 'add' 'add_ln85_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 4999 [1/1] (0.00ns)   --->   "%tmp_574 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_1, i32 8, i32 23" [nn.cpp:85]   --->   Operation 4999 'partselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5000 [1/1] (0.00ns)   --->   "%shl_ln85_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_574, i8 0" [nn.cpp:85]   --->   Operation 5000 'bitconcatenate' 'shl_ln85_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5001 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_2)   --->   "%mul_ln85_3 = mul i24 %zext_ln85_6, i24 717" [nn.cpp:85]   --->   Operation 5001 'mul' 'mul_ln85_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5002 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_2 = add i24 %shl_ln85_5, i24 %mul_ln85_3" [nn.cpp:85]   --->   Operation 5002 'add' 'add_ln85_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5003 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_3)   --->   "%mul_ln85_4 = mul i21 %zext_ln85_7, i21 42" [nn.cpp:85]   --->   Operation 5003 'mul' 'mul_ln85_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5004 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_4)   --->   "%mul_ln85_5 = mul i24 %zext_ln85_11, i24 16776967" [nn.cpp:85]   --->   Operation 5004 'mul' 'mul_ln85_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5005 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_15 = add i24 %shl_ln85_18, i24 %mul_ln85_15" [nn.cpp:85]   --->   Operation 5005 'add' 'add_ln85_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5006 [1/1] (0.00ns)   --->   "%tmp_589 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_15, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5006 'partselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5007 [1/1] (0.00ns)   --->   "%shl_ln85_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_589, i8 0" [nn.cpp:85]   --->   Operation 5007 'bitconcatenate' 'shl_ln85_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5008 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_16)   --->   "%mul_ln85_16 = mul i24 %zext_ln85_11, i24 16775687" [nn.cpp:85]   --->   Operation 5008 'mul' 'mul_ln85_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5009 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_16 = add i24 %shl_ln85_19, i24 %mul_ln85_16" [nn.cpp:85]   --->   Operation 5009 'add' 'add_ln85_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5010 [1/1] (0.00ns)   --->   "%zext_ln85_33 = zext i15 %layer1_output_27" [nn.cpp:85]   --->   Operation 5010 'zext' 'zext_ln85_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5011 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_17)   --->   "%mul_ln85_17 = mul i23 %zext_ln85_34, i23 8388490" [nn.cpp:85]   --->   Operation 5011 'mul' 'mul_ln85_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5012 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_18)   --->   "%mul_ln85_18 = mul i24 %zext_ln85_12, i24 16775934" [nn.cpp:85]   --->   Operation 5012 'mul' 'mul_ln85_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5013 [1/1] (0.00ns)   --->   "%zext_ln85_36 = zext i15 %layer1_output_31" [nn.cpp:85]   --->   Operation 5013 'zext' 'zext_ln85_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5014 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_27 = add i24 %shl_ln85_33, i24 %mul_ln85_26" [nn.cpp:85]   --->   Operation 5014 'add' 'add_ln85_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5015 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_28)   --->   "%mul_ln85_27 = mul i23 %zext_ln85_53, i23 8388519" [nn.cpp:85]   --->   Operation 5015 'mul' 'mul_ln85_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5016 [1/1] (0.00ns)   --->   "%tmp_601 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_27, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5016 'partselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5017 [1/1] (0.00ns)   --->   "%shl_ln85_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_601, i8 0" [nn.cpp:85]   --->   Operation 5017 'bitconcatenate' 'shl_ln85_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5018 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_28)   --->   "%sext_ln85_4 = sext i23 %mul_ln85_27" [nn.cpp:85]   --->   Operation 5018 'sext' 'sext_ln85_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5019 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_28 = add i24 %shl_ln85_34, i24 %sext_ln85_4" [nn.cpp:85]   --->   Operation 5019 'add' 'add_ln85_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5020 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_29)   --->   "%mul_ln85_28 = mul i24 %zext_ln85_55, i24 611" [nn.cpp:85]   --->   Operation 5020 'mul' 'mul_ln85_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5021 [1/1] (0.00ns)   --->   "%shl_ln85_40 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_23, i4 0" [nn.cpp:85]   --->   Operation 5021 'bitconcatenate' 'shl_ln85_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5022 [1/1] (0.00ns)   --->   "%zext_ln85_61 = zext i19 %shl_ln85_40" [nn.cpp:85]   --->   Operation 5022 'zext' 'zext_ln85_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5023 [1/1] (2.25ns)   --->   "%sub_ln85_3 = sub i20 0, i20 %zext_ln85_61" [nn.cpp:85]   --->   Operation 5023 'sub' 'sub_ln85_3' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5024 [1/1] (0.00ns)   --->   "%sext_ln85_6 = sext i20 %sub_ln85_3" [nn.cpp:85]   --->   Operation 5024 'sext' 'sext_ln85_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5025 [1/1] (0.00ns)   --->   "%shl_ln85_41 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_23, i2 0" [nn.cpp:85]   --->   Operation 5025 'bitconcatenate' 'shl_ln85_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5026 [1/1] (0.00ns)   --->   "%zext_ln85_62 = zext i17 %shl_ln85_41" [nn.cpp:85]   --->   Operation 5026 'zext' 'zext_ln85_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5027 [1/1] (2.28ns)   --->   "%sub_ln85_4 = sub i21 %sext_ln85_6, i21 %zext_ln85_62" [nn.cpp:85]   --->   Operation 5027 'sub' 'sub_ln85_4' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5028 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_45 = add i24 %shl_ln85_58, i24 %mul_ln85_40" [nn.cpp:85]   --->   Operation 5028 'add' 'add_ln85_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5029 [1/1] (0.00ns)   --->   "%tmp_619 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_45, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5029 'partselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5030 [1/1] (0.00ns)   --->   "%shl_ln85_59 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_619, i8 0" [nn.cpp:85]   --->   Operation 5030 'bitconcatenate' 'shl_ln85_59' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5031 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_46)   --->   "%mul_ln85_41 = mul i24 %zext_ln85_11, i24 16776749" [nn.cpp:85]   --->   Operation 5031 'mul' 'mul_ln85_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5032 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_46 = add i24 %shl_ln85_59, i24 %mul_ln85_41" [nn.cpp:85]   --->   Operation 5032 'add' 'add_ln85_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5033 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_48)   --->   "%mul_ln85_42 = mul i24 %zext_ln85_12, i24 620" [nn.cpp:85]   --->   Operation 5033 'mul' 'mul_ln85_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5034 [1/1] (0.00ns)   --->   "%zext_ln85_82 = zext i15 %layer1_output_29" [nn.cpp:85]   --->   Operation 5034 'zext' 'zext_ln85_82' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5035 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_49)   --->   "%mul_ln85_43 = mul i24 %zext_ln85_82, i24 16776729" [nn.cpp:85]   --->   Operation 5035 'mul' 'mul_ln85_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5036 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_61 = add i24 %shl_ln85_81, i24 %mul_ln85_51" [nn.cpp:85]   --->   Operation 5036 'add' 'add_ln85_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5037 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_62)   --->   "%mul_ln85_52 = mul i23 %zext_ln85_59, i23 8388535" [nn.cpp:85]   --->   Operation 5037 'mul' 'mul_ln85_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5038 [1/1] (0.00ns)   --->   "%tmp_635 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_61, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5038 'partselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5039 [1/1] (0.00ns)   --->   "%shl_ln85_82 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_635, i8 0" [nn.cpp:85]   --->   Operation 5039 'bitconcatenate' 'shl_ln85_82' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5040 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_62)   --->   "%sext_ln85_13 = sext i23 %mul_ln85_52" [nn.cpp:85]   --->   Operation 5040 'sext' 'sext_ln85_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5041 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_62 = add i24 %shl_ln85_82, i24 %sext_ln85_13" [nn.cpp:85]   --->   Operation 5041 'add' 'add_ln85_62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5042 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_63)   --->   "%mul_ln85_53 = mul i23 %zext_ln85_79, i23 8388524" [nn.cpp:85]   --->   Operation 5042 'mul' 'mul_ln85_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5043 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_64)   --->   "%mul_ln85_54 = mul i24 %zext_ln85_36, i24 16775724" [nn.cpp:85]   --->   Operation 5043 'mul' 'mul_ln85_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5044 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_74 = add i24 %shl_ln85_96, i24 %mul_ln85_63" [nn.cpp:85]   --->   Operation 5044 'add' 'add_ln85_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5045 [1/1] (0.00ns)   --->   "%shl_ln85_97 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i15.i5, i15 %layer1_output_23, i5 0" [nn.cpp:85]   --->   Operation 5045 'bitconcatenate' 'shl_ln85_97' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5046 [1/1] (0.00ns)   --->   "%zext_ln85_103 = zext i20 %shl_ln85_97" [nn.cpp:85]   --->   Operation 5046 'zext' 'zext_ln85_103' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5047 [1/1] (2.28ns)   --->   "%sub_ln85_15 = sub i21 0, i21 %zext_ln85_103" [nn.cpp:85]   --->   Operation 5047 'sub' 'sub_ln85_15' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5048 [1/1] (0.00ns)   --->   "%sext_ln85_18 = sext i21 %sub_ln85_15" [nn.cpp:85]   --->   Operation 5048 'sext' 'sext_ln85_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5049 [1/1] (0.00ns)   --->   "%shl_ln85_98 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_23, i3 0" [nn.cpp:85]   --->   Operation 5049 'bitconcatenate' 'shl_ln85_98' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5050 [1/1] (0.00ns)   --->   "%zext_ln85_104 = zext i18 %shl_ln85_98" [nn.cpp:85]   --->   Operation 5050 'zext' 'zext_ln85_104' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5051 [1/1] (2.31ns)   --->   "%sub_ln85_16 = sub i22 %sext_ln85_18, i22 %zext_ln85_104" [nn.cpp:85]   --->   Operation 5051 'sub' 'sub_ln85_16' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5052 [1/1] (0.00ns)   --->   "%tmp_648 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_74, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5052 'partselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5053 [1/1] (0.00ns)   --->   "%shl_ln85_99 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_648, i8 0" [nn.cpp:85]   --->   Operation 5053 'bitconcatenate' 'shl_ln85_99' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5054 [1/1] (0.00ns)   --->   "%sext_ln85_19 = sext i22 %sub_ln85_16" [nn.cpp:85]   --->   Operation 5054 'sext' 'sext_ln85_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5055 [1/1] (2.42ns)   --->   "%add_ln85_75 = add i24 %shl_ln85_99, i24 %sext_ln85_19" [nn.cpp:85]   --->   Operation 5055 'add' 'add_ln85_75' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5056 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_76)   --->   "%mul_ln85_64 = mul i23 %zext_ln85_79, i23 8388527" [nn.cpp:85]   --->   Operation 5056 'mul' 'mul_ln85_64' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5057 [1/1] (0.00ns)   --->   "%tmp_649 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_75, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5057 'partselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5058 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_77)   --->   "%mul_ln85_65 = mul i24 %zext_ln85_36, i24 16776310" [nn.cpp:85]   --->   Operation 5058 'mul' 'mul_ln85_65' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5059 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_86 = add i24 %and_ln, i24 %mul_ln85_73" [nn.cpp:85]   --->   Operation 5059 'add' 'add_ln85_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5060 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_87)   --->   "%mul_ln85_74 = mul i21 %zext_ln85_4, i21 43" [nn.cpp:85]   --->   Operation 5060 'mul' 'mul_ln85_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5061 [1/1] (0.00ns)   --->   "%tmp_660 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_86, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5061 'partselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5062 [1/1] (0.00ns)   --->   "%shl_ln85_113 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_660, i8 0" [nn.cpp:85]   --->   Operation 5062 'bitconcatenate' 'shl_ln85_113' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5063 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_87)   --->   "%zext_ln85_113 = zext i21 %mul_ln85_74" [nn.cpp:85]   --->   Operation 5063 'zext' 'zext_ln85_113' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5064 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_87 = add i24 %shl_ln85_113, i24 %zext_ln85_113" [nn.cpp:85]   --->   Operation 5064 'add' 'add_ln85_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5065 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_89)   --->   "%mul_ln85_75 = mul i19 %zext_ln85_10, i19 11" [nn.cpp:85]   --->   Operation 5065 'mul' 'mul_ln85_75' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5066 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_90)   --->   "%mul_ln85_76 = mul i24 %zext_ln85_33, i24 16776531" [nn.cpp:85]   --->   Operation 5066 'mul' 'mul_ln85_76' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5067 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_100 = add i24 %shl_ln85_129, i24 %mul_ln85_86" [nn.cpp:85]   --->   Operation 5067 'add' 'add_ln85_100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5068 [1/1] (2.28ns)   --->   "%sub_ln85_21 = sub i21 %zext_ln85_103, i21 %zext_ln85_62" [nn.cpp:85]   --->   Operation 5068 'sub' 'sub_ln85_21' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5069 [1/1] (0.00ns)   --->   "%tmp_674 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_100, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5069 'partselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5070 [1/1] (0.00ns)   --->   "%shl_ln85_130 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_674, i8 0" [nn.cpp:85]   --->   Operation 5070 'bitconcatenate' 'shl_ln85_130' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5071 [1/1] (0.00ns)   --->   "%sext_ln85_27 = sext i21 %sub_ln85_21" [nn.cpp:85]   --->   Operation 5071 'sext' 'sext_ln85_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5072 [1/1] (2.42ns)   --->   "%add_ln85_101 = add i24 %shl_ln85_130, i24 %sext_ln85_27" [nn.cpp:85]   --->   Operation 5072 'add' 'add_ln85_101' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5073 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_102)   --->   "%mul_ln85_87 = mul i22 %zext_ln85_9, i22 4194253" [nn.cpp:85]   --->   Operation 5073 'mul' 'mul_ln85_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5074 [1/1] (0.00ns)   --->   "%tmp_675 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_101, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5074 'partselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5075 [1/1] (0.00ns)   --->   "%shl_ln85_131 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_675, i8 0" [nn.cpp:85]   --->   Operation 5075 'bitconcatenate' 'shl_ln85_131' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5076 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_102)   --->   "%sext_ln85_28 = sext i22 %mul_ln85_87" [nn.cpp:85]   --->   Operation 5076 'sext' 'sext_ln85_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5077 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_102 = add i24 %shl_ln85_131, i24 %sext_ln85_28" [nn.cpp:85]   --->   Operation 5077 'add' 'add_ln85_102' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5078 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_108)   --->   "%mul_ln85_93 = mul i24 %zext_ln85_130, i24 16777047" [nn.cpp:85]   --->   Operation 5078 'mul' 'mul_ln85_93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5079 [1/1] (0.00ns)   --->   "%tmp_681 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln85_s, i8 0" [nn.cpp:85]   --->   Operation 5079 'bitconcatenate' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5080 [1/1] (0.00ns)   --->   "%sext_ln85_30 = sext i22 %tmp_681" [nn.cpp:85]   --->   Operation 5080 'sext' 'sext_ln85_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5081 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_108 = add i24 %sext_ln85_30, i24 %mul_ln85_93" [nn.cpp:85]   --->   Operation 5081 'add' 'add_ln85_108' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5082 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_109)   --->   "%mul_ln85_94 = mul i24 %zext_ln85_6, i24 16776891" [nn.cpp:85]   --->   Operation 5082 'mul' 'mul_ln85_94' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5083 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_110)   --->   "%mul_ln85_95 = mul i23 %zext_ln85_54, i23 153" [nn.cpp:85]   --->   Operation 5083 'mul' 'mul_ln85_95' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5084 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_123 = add i24 %shl_ln85_156, i24 %mul_ln85_106" [nn.cpp:85]   --->   Operation 5084 'add' 'add_ln85_123' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5085 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_124)   --->   "%mul_ln85_107 = mul i24 %zext_ln85_6, i24 16776983" [nn.cpp:85]   --->   Operation 5085 'mul' 'mul_ln85_107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5086 [1/1] (0.00ns)   --->   "%tmp_698 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_123, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5086 'partselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5087 [1/1] (0.00ns)   --->   "%shl_ln85_157 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_698, i8 0" [nn.cpp:85]   --->   Operation 5087 'bitconcatenate' 'shl_ln85_157' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5088 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_124 = add i24 %shl_ln85_157, i24 %mul_ln85_107" [nn.cpp:85]   --->   Operation 5088 'add' 'add_ln85_124' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5089 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_125)   --->   "%mul_ln85_108 = mul i24 %zext_ln85_144, i24 16776471" [nn.cpp:85]   --->   Operation 5089 'mul' 'mul_ln85_108' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5090 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_126)   --->   "%mul_ln85_109 = mul i24 %zext_ln85_11, i24 447" [nn.cpp:85]   --->   Operation 5090 'mul' 'mul_ln85_109' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 6.87>
ST_21 : Operation 5091 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_2 = add i24 %shl_ln85_5, i24 %mul_ln85_3" [nn.cpp:85]   --->   Operation 5091 'add' 'add_ln85_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5092 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_3)   --->   "%mul_ln85_4 = mul i21 %zext_ln85_7, i21 42" [nn.cpp:85]   --->   Operation 5092 'mul' 'mul_ln85_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5093 [1/1] (0.00ns)   --->   "%tmp_575 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_2, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5093 'partselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5094 [1/1] (0.00ns)   --->   "%shl_ln85_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_575, i8 0" [nn.cpp:85]   --->   Operation 5094 'bitconcatenate' 'shl_ln85_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5095 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_3)   --->   "%zext_ln85_8 = zext i21 %mul_ln85_4" [nn.cpp:85]   --->   Operation 5095 'zext' 'zext_ln85_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5096 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_3 = add i24 %shl_ln85_6, i24 %zext_ln85_8" [nn.cpp:85]   --->   Operation 5096 'add' 'add_ln85_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5097 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_4)   --->   "%mul_ln85_5 = mul i24 %zext_ln85_11, i24 16776967" [nn.cpp:85]   --->   Operation 5097 'mul' 'mul_ln85_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5098 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_5)   --->   "%mul_ln85_6 = mul i24 %zext_ln85_12, i24 16776376" [nn.cpp:85]   --->   Operation 5098 'mul' 'mul_ln85_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5099 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_16 = add i24 %shl_ln85_19, i24 %mul_ln85_16" [nn.cpp:85]   --->   Operation 5099 'add' 'add_ln85_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5100 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_17)   --->   "%mul_ln85_17 = mul i23 %zext_ln85_34, i23 8388490" [nn.cpp:85]   --->   Operation 5100 'mul' 'mul_ln85_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5101 [1/1] (0.00ns)   --->   "%tmp_590 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_16, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5101 'partselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5102 [1/1] (0.00ns)   --->   "%shl_ln85_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_590, i8 0" [nn.cpp:85]   --->   Operation 5102 'bitconcatenate' 'shl_ln85_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5103 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_17)   --->   "%sext_ln85_2 = sext i23 %mul_ln85_17" [nn.cpp:85]   --->   Operation 5103 'sext' 'sext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5104 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_17 = add i24 %shl_ln85_20, i24 %sext_ln85_2" [nn.cpp:85]   --->   Operation 5104 'add' 'add_ln85_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5105 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_18)   --->   "%mul_ln85_18 = mul i24 %zext_ln85_12, i24 16775934" [nn.cpp:85]   --->   Operation 5105 'mul' 'mul_ln85_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5106 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_19)   --->   "%mul_ln85_19 = mul i24 %zext_ln85_36, i24 16776924" [nn.cpp:85]   --->   Operation 5106 'mul' 'mul_ln85_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5107 [1/1] (0.00ns)   --->   "%zext_ln85_37 = zext i15 %layer1_output_32" [nn.cpp:85]   --->   Operation 5107 'zext' 'zext_ln85_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5108 [1/1] (0.00ns)   --->   "%zext_ln85_41 = zext i15 %layer1_output_34" [nn.cpp:85]   --->   Operation 5108 'zext' 'zext_ln85_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5109 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_28 = add i24 %shl_ln85_34, i24 %sext_ln85_4" [nn.cpp:85]   --->   Operation 5109 'add' 'add_ln85_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5110 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_29)   --->   "%mul_ln85_28 = mul i24 %zext_ln85_55, i24 611" [nn.cpp:85]   --->   Operation 5110 'mul' 'mul_ln85_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5111 [1/1] (0.00ns)   --->   "%tmp_602 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_28, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5111 'partselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5112 [1/1] (0.00ns)   --->   "%shl_ln85_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_602, i8 0" [nn.cpp:85]   --->   Operation 5112 'bitconcatenate' 'shl_ln85_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5113 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_29 = add i24 %shl_ln85_35, i24 %mul_ln85_28" [nn.cpp:85]   --->   Operation 5113 'add' 'add_ln85_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5114 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_33)   --->   "%mul_ln85_29 = mul i24 %zext_ln85_11, i24 16776147" [nn.cpp:85]   --->   Operation 5114 'mul' 'mul_ln85_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5115 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_46 = add i24 %shl_ln85_59, i24 %mul_ln85_41" [nn.cpp:85]   --->   Operation 5115 'add' 'add_ln85_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5116 [1/1] (0.00ns)   --->   "%shl_ln85_60 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_26, i4 0" [nn.cpp:85]   --->   Operation 5116 'bitconcatenate' 'shl_ln85_60' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5117 [1/1] (0.00ns)   --->   "%zext_ln85_80 = zext i19 %shl_ln85_60" [nn.cpp:85]   --->   Operation 5117 'zext' 'zext_ln85_80' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5118 [1/1] (2.25ns)   --->   "%sub_ln85_8 = sub i20 0, i20 %zext_ln85_80" [nn.cpp:85]   --->   Operation 5118 'sub' 'sub_ln85_8' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5119 [1/1] (0.00ns)   --->   "%tmp_620 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_46, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5119 'partselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5120 [1/1] (0.00ns)   --->   "%shl_ln85_61 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_620, i8 0" [nn.cpp:85]   --->   Operation 5120 'bitconcatenate' 'shl_ln85_61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5121 [1/1] (0.00ns)   --->   "%sext_ln85_11 = sext i20 %sub_ln85_8" [nn.cpp:85]   --->   Operation 5121 'sext' 'sext_ln85_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5122 [1/1] (2.42ns)   --->   "%add_ln85_47 = add i24 %shl_ln85_61, i24 %sext_ln85_11" [nn.cpp:85]   --->   Operation 5122 'add' 'add_ln85_47' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5123 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_48)   --->   "%mul_ln85_42 = mul i24 %zext_ln85_12, i24 620" [nn.cpp:85]   --->   Operation 5123 'mul' 'mul_ln85_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5124 [1/1] (0.00ns)   --->   "%tmp_621 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_47, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5124 'partselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5125 [1/1] (0.00ns)   --->   "%shl_ln85_62 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_621, i8 0" [nn.cpp:85]   --->   Operation 5125 'bitconcatenate' 'shl_ln85_62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5126 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_48 = add i24 %shl_ln85_62, i24 %mul_ln85_42" [nn.cpp:85]   --->   Operation 5126 'add' 'add_ln85_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5127 [1/1] (0.00ns)   --->   "%zext_ln85_81 = zext i15 %layer1_output_29" [nn.cpp:85]   --->   Operation 5127 'zext' 'zext_ln85_81' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5128 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_49)   --->   "%mul_ln85_43 = mul i24 %zext_ln85_82, i24 16776729" [nn.cpp:85]   --->   Operation 5128 'mul' 'mul_ln85_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5129 [1/1] (0.00ns)   --->   "%zext_ln85_83 = zext i15 %layer1_output_30" [nn.cpp:85]   --->   Operation 5129 'zext' 'zext_ln85_83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5130 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_50)   --->   "%mul_ln85_44 = mul i24 %zext_ln85_83, i24 803" [nn.cpp:85]   --->   Operation 5130 'mul' 'mul_ln85_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5131 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_62 = add i24 %shl_ln85_82, i24 %sext_ln85_13" [nn.cpp:85]   --->   Operation 5131 'add' 'add_ln85_62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5132 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_63)   --->   "%mul_ln85_53 = mul i23 %zext_ln85_79, i23 8388524" [nn.cpp:85]   --->   Operation 5132 'mul' 'mul_ln85_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5133 [1/1] (0.00ns)   --->   "%tmp_636 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_62, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5133 'partselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5134 [1/1] (0.00ns)   --->   "%shl_ln85_83 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_636, i8 0" [nn.cpp:85]   --->   Operation 5134 'bitconcatenate' 'shl_ln85_83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5135 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_63)   --->   "%sext_ln85_14 = sext i23 %mul_ln85_53" [nn.cpp:85]   --->   Operation 5135 'sext' 'sext_ln85_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5136 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_63 = add i24 %shl_ln85_83, i24 %sext_ln85_14" [nn.cpp:85]   --->   Operation 5136 'add' 'add_ln85_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5137 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_64)   --->   "%mul_ln85_54 = mul i24 %zext_ln85_36, i24 16775724" [nn.cpp:85]   --->   Operation 5137 'mul' 'mul_ln85_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5138 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_65)   --->   "%mul_ln85_55 = mul i24 %zext_ln85_37, i24 16774129" [nn.cpp:85]   --->   Operation 5138 'mul' 'mul_ln85_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5139 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_76)   --->   "%mul_ln85_64 = mul i23 %zext_ln85_79, i23 8388527" [nn.cpp:85]   --->   Operation 5139 'mul' 'mul_ln85_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5140 [1/1] (0.00ns)   --->   "%shl_ln85_100 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_649, i8 0" [nn.cpp:85]   --->   Operation 5140 'bitconcatenate' 'shl_ln85_100' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5141 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_76)   --->   "%sext_ln85_20 = sext i23 %mul_ln85_64" [nn.cpp:85]   --->   Operation 5141 'sext' 'sext_ln85_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5142 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_76 = add i24 %shl_ln85_100, i24 %sext_ln85_20" [nn.cpp:85]   --->   Operation 5142 'add' 'add_ln85_76' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5143 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_77)   --->   "%mul_ln85_65 = mul i24 %zext_ln85_36, i24 16776310" [nn.cpp:85]   --->   Operation 5143 'mul' 'mul_ln85_65' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5144 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_78)   --->   "%mul_ln85_66 = mul i23 %zext_ln85_41, i23 175" [nn.cpp:85]   --->   Operation 5144 'mul' 'mul_ln85_66' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5145 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_87 = add i24 %shl_ln85_113, i24 %zext_ln85_113" [nn.cpp:85]   --->   Operation 5145 'add' 'add_ln85_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5146 [1/1] (0.00ns)   --->   "%shl_ln85_114 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %layer1_output_21, i7 0" [nn.cpp:85]   --->   Operation 5146 'bitconcatenate' 'shl_ln85_114' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5147 [1/1] (0.00ns)   --->   "%zext_ln85_114 = zext i22 %shl_ln85_114" [nn.cpp:85]   --->   Operation 5147 'zext' 'zext_ln85_114' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5148 [1/1] (0.00ns)   --->   "%shl_ln85_115 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %layer1_output_21, i1 0" [nn.cpp:85]   --->   Operation 5148 'bitconcatenate' 'shl_ln85_115' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5149 [1/1] (0.00ns)   --->   "%zext_ln85_115 = zext i16 %shl_ln85_115" [nn.cpp:85]   --->   Operation 5149 'zext' 'zext_ln85_115' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5150 [1/1] (2.35ns)   --->   "%sub_ln85_19 = sub i23 %zext_ln85_115, i23 %zext_ln85_114" [nn.cpp:85]   --->   Operation 5150 'sub' 'sub_ln85_19' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5151 [1/1] (0.00ns)   --->   "%tmp_661 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_87, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5151 'partselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5152 [1/1] (0.00ns)   --->   "%shl_ln85_116 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_661, i8 0" [nn.cpp:85]   --->   Operation 5152 'bitconcatenate' 'shl_ln85_116' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5153 [1/1] (0.00ns)   --->   "%sext_ln85_23 = sext i23 %sub_ln85_19" [nn.cpp:85]   --->   Operation 5153 'sext' 'sext_ln85_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5154 [1/1] (2.42ns)   --->   "%add_ln85_88 = add i24 %shl_ln85_116, i24 %sext_ln85_23" [nn.cpp:85]   --->   Operation 5154 'add' 'add_ln85_88' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5155 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_89)   --->   "%mul_ln85_75 = mul i19 %zext_ln85_10, i19 11" [nn.cpp:85]   --->   Operation 5155 'mul' 'mul_ln85_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5156 [1/1] (0.00ns)   --->   "%tmp_662 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_88, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5156 'partselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5157 [1/1] (0.00ns)   --->   "%shl_ln85_117 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_662, i8 0" [nn.cpp:85]   --->   Operation 5157 'bitconcatenate' 'shl_ln85_117' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5158 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_89)   --->   "%zext_ln85_116 = zext i19 %mul_ln85_75" [nn.cpp:85]   --->   Operation 5158 'zext' 'zext_ln85_116' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5159 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_89 = add i24 %shl_ln85_117, i24 %zext_ln85_116" [nn.cpp:85]   --->   Operation 5159 'add' 'add_ln85_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5160 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_90)   --->   "%mul_ln85_76 = mul i24 %zext_ln85_33, i24 16776531" [nn.cpp:85]   --->   Operation 5160 'mul' 'mul_ln85_76' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5161 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_91)   --->   "%mul_ln85_77 = mul i23 %zext_ln85_81, i23 8388502" [nn.cpp:85]   --->   Operation 5161 'mul' 'mul_ln85_77' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5162 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_102 = add i24 %shl_ln85_131, i24 %sext_ln85_28" [nn.cpp:85]   --->   Operation 5162 'add' 'add_ln85_102' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5163 [1/1] (0.00ns)   --->   "%tmp_676 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_102, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5163 'partselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5164 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_108 = add i24 %sext_ln85_30, i24 %mul_ln85_93" [nn.cpp:85]   --->   Operation 5164 'add' 'add_ln85_108' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5165 [1/1] (0.00ns)   --->   "%tmp_682 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_108, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5165 'partselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5166 [1/1] (0.00ns)   --->   "%shl_ln85_138 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_682, i8 0" [nn.cpp:85]   --->   Operation 5166 'bitconcatenate' 'shl_ln85_138' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5167 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_109)   --->   "%mul_ln85_94 = mul i24 %zext_ln85_6, i24 16776891" [nn.cpp:85]   --->   Operation 5167 'mul' 'mul_ln85_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5168 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_109 = add i24 %shl_ln85_138, i24 %mul_ln85_94" [nn.cpp:85]   --->   Operation 5168 'add' 'add_ln85_109' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5169 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_110)   --->   "%mul_ln85_95 = mul i23 %zext_ln85_54, i23 153" [nn.cpp:85]   --->   Operation 5169 'mul' 'mul_ln85_95' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5170 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_124 = add i24 %shl_ln85_157, i24 %mul_ln85_107" [nn.cpp:85]   --->   Operation 5170 'add' 'add_ln85_124' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5171 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_125)   --->   "%mul_ln85_108 = mul i24 %zext_ln85_144, i24 16776471" [nn.cpp:85]   --->   Operation 5171 'mul' 'mul_ln85_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5172 [1/1] (0.00ns)   --->   "%tmp_699 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_124, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5172 'partselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5173 [1/1] (0.00ns)   --->   "%shl_ln85_158 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_699, i8 0" [nn.cpp:85]   --->   Operation 5173 'bitconcatenate' 'shl_ln85_158' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5174 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_125 = add i24 %shl_ln85_158, i24 %mul_ln85_108" [nn.cpp:85]   --->   Operation 5174 'add' 'add_ln85_125' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5175 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_126)   --->   "%mul_ln85_109 = mul i24 %zext_ln85_11, i24 447" [nn.cpp:85]   --->   Operation 5175 'mul' 'mul_ln85_109' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5176 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_128)   --->   "%mul_ln85_110 = mul i24 %zext_ln85_33, i24 16776927" [nn.cpp:85]   --->   Operation 5176 'mul' 'mul_ln85_110' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 4.77>
ST_22 : Operation 5177 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_3 = add i24 %shl_ln85_6, i24 %zext_ln85_8" [nn.cpp:85]   --->   Operation 5177 'add' 'add_ln85_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5178 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_4)   --->   "%mul_ln85_5 = mul i24 %zext_ln85_11, i24 16776967" [nn.cpp:85]   --->   Operation 5178 'mul' 'mul_ln85_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5179 [1/1] (0.00ns)   --->   "%tmp_576 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_3, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5179 'partselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5180 [1/1] (0.00ns)   --->   "%shl_ln85_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_576, i8 0" [nn.cpp:85]   --->   Operation 5180 'bitconcatenate' 'shl_ln85_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5181 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_4 = add i24 %shl_ln85_7, i24 %mul_ln85_5" [nn.cpp:85]   --->   Operation 5181 'add' 'add_ln85_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5182 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_5)   --->   "%mul_ln85_6 = mul i24 %zext_ln85_12, i24 16776376" [nn.cpp:85]   --->   Operation 5182 'mul' 'mul_ln85_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5183 [1/1] (0.00ns)   --->   "%zext_ln85_13 = zext i15 %layer1_output_36" [nn.cpp:85]   --->   Operation 5183 'zext' 'zext_ln85_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5184 [1/1] (0.00ns)   --->   "%zext_ln85_14 = zext i15 %layer1_output_36" [nn.cpp:85]   --->   Operation 5184 'zext' 'zext_ln85_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5185 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_6)   --->   "%mul_ln85_7 = mul i24 %zext_ln85_14, i24 16776948" [nn.cpp:85]   --->   Operation 5185 'mul' 'mul_ln85_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5186 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_17 = add i24 %shl_ln85_20, i24 %sext_ln85_2" [nn.cpp:85]   --->   Operation 5186 'add' 'add_ln85_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5187 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_18)   --->   "%mul_ln85_18 = mul i24 %zext_ln85_12, i24 16775934" [nn.cpp:85]   --->   Operation 5187 'mul' 'mul_ln85_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5188 [1/1] (0.00ns)   --->   "%tmp_591 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_17, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5188 'partselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5189 [1/1] (0.00ns)   --->   "%shl_ln85_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_591, i8 0" [nn.cpp:85]   --->   Operation 5189 'bitconcatenate' 'shl_ln85_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5190 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_18 = add i24 %shl_ln85_21, i24 %mul_ln85_18" [nn.cpp:85]   --->   Operation 5190 'add' 'add_ln85_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5191 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_19)   --->   "%mul_ln85_19 = mul i24 %zext_ln85_36, i24 16776924" [nn.cpp:85]   --->   Operation 5191 'mul' 'mul_ln85_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5192 [1/1] (0.00ns)   --->   "%zext_ln85_42 = zext i15 %layer1_output_34" [nn.cpp:85]   --->   Operation 5192 'zext' 'zext_ln85_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5193 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_21)   --->   "%mul_ln85_20 = mul i24 %zext_ln85_42, i24 616" [nn.cpp:85]   --->   Operation 5193 'mul' 'mul_ln85_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5194 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_29 = add i24 %shl_ln85_35, i24 %mul_ln85_28" [nn.cpp:85]   --->   Operation 5194 'add' 'add_ln85_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5195 [1/1] (0.00ns)   --->   "%shl_ln85_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %layer1_output_20, i7 0" [nn.cpp:85]   --->   Operation 5195 'bitconcatenate' 'shl_ln85_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5196 [1/1] (0.00ns)   --->   "%zext_ln85_56 = zext i22 %shl_ln85_36" [nn.cpp:85]   --->   Operation 5196 'zext' 'zext_ln85_56' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5197 [1/1] (0.00ns)   --->   "%shl_ln85_37 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_20, i3 0" [nn.cpp:85]   --->   Operation 5197 'bitconcatenate' 'shl_ln85_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5198 [1/1] (0.00ns)   --->   "%zext_ln85_57 = zext i18 %shl_ln85_37" [nn.cpp:85]   --->   Operation 5198 'zext' 'zext_ln85_57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5199 [1/1] (2.35ns)   --->   "%sub_ln85_2 = sub i23 %zext_ln85_57, i23 %zext_ln85_56" [nn.cpp:85]   --->   Operation 5199 'sub' 'sub_ln85_2' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5200 [1/1] (0.00ns)   --->   "%tmp_603 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_29, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5200 'partselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5201 [1/1] (0.00ns)   --->   "%shl_ln85_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_603, i8 0" [nn.cpp:85]   --->   Operation 5201 'bitconcatenate' 'shl_ln85_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5202 [1/1] (0.00ns)   --->   "%sext_ln85_5 = sext i23 %sub_ln85_2" [nn.cpp:85]   --->   Operation 5202 'sext' 'sext_ln85_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5203 [1/1] (2.42ns)   --->   "%add_ln85_30 = add i24 %shl_ln85_38, i24 %sext_ln85_5" [nn.cpp:85]   --->   Operation 5203 'add' 'add_ln85_30' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5204 [1/1] (0.00ns)   --->   "%zext_ln85_58 = zext i15 %layer1_output_22" [nn.cpp:85]   --->   Operation 5204 'zext' 'zext_ln85_58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5205 [1/1] (0.00ns)   --->   "%tmp_604 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_30, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5205 'partselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5206 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_33)   --->   "%mul_ln85_29 = mul i24 %zext_ln85_11, i24 16776147" [nn.cpp:85]   --->   Operation 5206 'mul' 'mul_ln85_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5207 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_34)   --->   "%mul_ln85_30 = mul i24 %zext_ln85_33, i24 16776989" [nn.cpp:85]   --->   Operation 5207 'mul' 'mul_ln85_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5208 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_48 = add i24 %shl_ln85_62, i24 %mul_ln85_42" [nn.cpp:85]   --->   Operation 5208 'add' 'add_ln85_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5209 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_49)   --->   "%mul_ln85_43 = mul i24 %zext_ln85_82, i24 16776729" [nn.cpp:85]   --->   Operation 5209 'mul' 'mul_ln85_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5210 [1/1] (0.00ns)   --->   "%tmp_622 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_48, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5210 'partselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5211 [1/1] (0.00ns)   --->   "%shl_ln85_63 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_622, i8 0" [nn.cpp:85]   --->   Operation 5211 'bitconcatenate' 'shl_ln85_63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5212 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_49 = add i24 %shl_ln85_63, i24 %mul_ln85_43" [nn.cpp:85]   --->   Operation 5212 'add' 'add_ln85_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5213 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_50)   --->   "%mul_ln85_44 = mul i24 %zext_ln85_83, i24 803" [nn.cpp:85]   --->   Operation 5213 'mul' 'mul_ln85_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5214 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_52)   --->   "%mul_ln85_45 = mul i24 %zext_ln85_14, i24 619" [nn.cpp:85]   --->   Operation 5214 'mul' 'mul_ln85_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5215 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_63 = add i24 %shl_ln85_83, i24 %sext_ln85_14" [nn.cpp:85]   --->   Operation 5215 'add' 'add_ln85_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5216 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_64)   --->   "%mul_ln85_54 = mul i24 %zext_ln85_36, i24 16775724" [nn.cpp:85]   --->   Operation 5216 'mul' 'mul_ln85_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5217 [1/1] (0.00ns)   --->   "%tmp_637 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_63, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5217 'partselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5218 [1/1] (0.00ns)   --->   "%shl_ln85_84 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_637, i8 0" [nn.cpp:85]   --->   Operation 5218 'bitconcatenate' 'shl_ln85_84' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5219 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_64 = add i24 %shl_ln85_84, i24 %mul_ln85_54" [nn.cpp:85]   --->   Operation 5219 'add' 'add_ln85_64' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5220 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_65)   --->   "%mul_ln85_55 = mul i24 %zext_ln85_37, i24 16774129" [nn.cpp:85]   --->   Operation 5220 'mul' 'mul_ln85_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5221 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_66)   --->   "%mul_ln85_56 = mul i24 %zext_ln85_42, i24 16776652" [nn.cpp:85]   --->   Operation 5221 'mul' 'mul_ln85_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5222 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_76 = add i24 %shl_ln85_100, i24 %sext_ln85_20" [nn.cpp:85]   --->   Operation 5222 'add' 'add_ln85_76' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5223 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_77)   --->   "%mul_ln85_65 = mul i24 %zext_ln85_36, i24 16776310" [nn.cpp:85]   --->   Operation 5223 'mul' 'mul_ln85_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5224 [1/1] (0.00ns)   --->   "%tmp_650 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_76, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5224 'partselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5225 [1/1] (0.00ns)   --->   "%shl_ln85_101 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_650, i8 0" [nn.cpp:85]   --->   Operation 5225 'bitconcatenate' 'shl_ln85_101' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5226 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_77 = add i24 %shl_ln85_101, i24 %mul_ln85_65" [nn.cpp:85]   --->   Operation 5226 'add' 'add_ln85_77' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5227 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_78)   --->   "%mul_ln85_66 = mul i23 %zext_ln85_41, i23 175" [nn.cpp:85]   --->   Operation 5227 'mul' 'mul_ln85_66' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5228 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_79)   --->   "%mul_ln85_67 = mul i24 %zext_ln85_14, i24 529" [nn.cpp:85]   --->   Operation 5228 'mul' 'mul_ln85_67' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_89 = add i24 %shl_ln85_117, i24 %zext_ln85_116" [nn.cpp:85]   --->   Operation 5229 'add' 'add_ln85_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5230 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_90)   --->   "%mul_ln85_76 = mul i24 %zext_ln85_33, i24 16776531" [nn.cpp:85]   --->   Operation 5230 'mul' 'mul_ln85_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5231 [1/1] (0.00ns)   --->   "%tmp_663 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_89, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5231 'partselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5232 [1/1] (0.00ns)   --->   "%shl_ln85_118 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_663, i8 0" [nn.cpp:85]   --->   Operation 5232 'bitconcatenate' 'shl_ln85_118' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5233 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_90 = add i24 %shl_ln85_118, i24 %mul_ln85_76" [nn.cpp:85]   --->   Operation 5233 'add' 'add_ln85_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5234 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_91)   --->   "%mul_ln85_77 = mul i23 %zext_ln85_81, i23 8388502" [nn.cpp:85]   --->   Operation 5234 'mul' 'mul_ln85_77' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5235 [1/1] (0.00ns)   --->   "%zext_ln85_117 = zext i15 %layer1_output_41" [nn.cpp:85]   --->   Operation 5235 'zext' 'zext_ln85_117' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5236 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_92)   --->   "%mul_ln85_78 = mul i24 %zext_ln85_117, i24 394" [nn.cpp:85]   --->   Operation 5236 'mul' 'mul_ln85_78' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5237 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_103)   --->   "%mul_ln85_88 = mul i24 %zext_ln85_117, i24 407" [nn.cpp:85]   --->   Operation 5237 'mul' 'mul_ln85_88' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5238 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_109 = add i24 %shl_ln85_138, i24 %mul_ln85_94" [nn.cpp:85]   --->   Operation 5238 'add' 'add_ln85_109' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5239 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_110)   --->   "%mul_ln85_95 = mul i23 %zext_ln85_54, i23 153" [nn.cpp:85]   --->   Operation 5239 'mul' 'mul_ln85_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5240 [1/1] (0.00ns)   --->   "%tmp_683 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_109, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5240 'partselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5241 [1/1] (0.00ns)   --->   "%shl_ln85_139 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_683, i8 0" [nn.cpp:85]   --->   Operation 5241 'bitconcatenate' 'shl_ln85_139' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5242 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_110)   --->   "%zext_ln85_131 = zext i23 %mul_ln85_95" [nn.cpp:85]   --->   Operation 5242 'zext' 'zext_ln85_131' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5243 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_110 = add i24 %shl_ln85_139, i24 %zext_ln85_131" [nn.cpp:85]   --->   Operation 5243 'add' 'add_ln85_110' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5244 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_112)   --->   "%mul_ln85_96 = mul i21 %zext_ln85_58, i21 59" [nn.cpp:85]   --->   Operation 5244 'mul' 'mul_ln85_96' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5245 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_125 = add i24 %shl_ln85_158, i24 %mul_ln85_108" [nn.cpp:85]   --->   Operation 5245 'add' 'add_ln85_125' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5246 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_126)   --->   "%mul_ln85_109 = mul i24 %zext_ln85_11, i24 447" [nn.cpp:85]   --->   Operation 5246 'mul' 'mul_ln85_109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5247 [1/1] (0.00ns)   --->   "%tmp_700 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_125, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5247 'partselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5248 [1/1] (0.00ns)   --->   "%shl_ln85_159 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_700, i8 0" [nn.cpp:85]   --->   Operation 5248 'bitconcatenate' 'shl_ln85_159' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5249 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_126 = add i24 %shl_ln85_159, i24 %mul_ln85_109" [nn.cpp:85]   --->   Operation 5249 'add' 'add_ln85_126' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5250 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_128)   --->   "%mul_ln85_110 = mul i24 %zext_ln85_33, i24 16776927" [nn.cpp:85]   --->   Operation 5250 'mul' 'mul_ln85_110' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5251 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_129)   --->   "%mul_ln85_111 = mul i22 %zext_ln85_13, i22 4194243" [nn.cpp:85]   --->   Operation 5251 'mul' 'mul_ln85_111' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 6.94>
ST_23 : Operation 5252 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_4 = add i24 %shl_ln85_7, i24 %mul_ln85_5" [nn.cpp:85]   --->   Operation 5252 'add' 'add_ln85_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5253 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_5)   --->   "%mul_ln85_6 = mul i24 %zext_ln85_12, i24 16776376" [nn.cpp:85]   --->   Operation 5253 'mul' 'mul_ln85_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5254 [1/1] (0.00ns)   --->   "%tmp_577 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_4, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5254 'partselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5255 [1/1] (0.00ns)   --->   "%shl_ln85_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_577, i8 0" [nn.cpp:85]   --->   Operation 5255 'bitconcatenate' 'shl_ln85_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5256 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_5 = add i24 %shl_ln85_8, i24 %mul_ln85_6" [nn.cpp:85]   --->   Operation 5256 'add' 'add_ln85_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5257 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_6)   --->   "%mul_ln85_7 = mul i24 %zext_ln85_14, i24 16776948" [nn.cpp:85]   --->   Operation 5257 'mul' 'mul_ln85_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5258 [1/1] (0.00ns)   --->   "%zext_ln85_15 = zext i15 %layer1_output_40" [nn.cpp:85]   --->   Operation 5258 'zext' 'zext_ln85_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5259 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_7)   --->   "%mul_ln85_8 = mul i24 %zext_ln85_15, i24 16776017" [nn.cpp:85]   --->   Operation 5259 'mul' 'mul_ln85_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5260 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_18 = add i24 %shl_ln85_21, i24 %mul_ln85_18" [nn.cpp:85]   --->   Operation 5260 'add' 'add_ln85_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5261 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_19)   --->   "%mul_ln85_19 = mul i24 %zext_ln85_36, i24 16776924" [nn.cpp:85]   --->   Operation 5261 'mul' 'mul_ln85_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5262 [1/1] (0.00ns)   --->   "%tmp_592 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_18, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5262 'partselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5263 [1/1] (0.00ns)   --->   "%shl_ln85_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_592, i8 0" [nn.cpp:85]   --->   Operation 5263 'bitconcatenate' 'shl_ln85_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5264 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_19 = add i24 %shl_ln85_22, i24 %mul_ln85_19" [nn.cpp:85]   --->   Operation 5264 'add' 'add_ln85_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5265 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_21)   --->   "%mul_ln85_20 = mul i24 %zext_ln85_42, i24 616" [nn.cpp:85]   --->   Operation 5265 'mul' 'mul_ln85_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5266 [1/1] (0.00ns)   --->   "%zext_ln85_43 = zext i15 %layer1_output_37" [nn.cpp:85]   --->   Operation 5266 'zext' 'zext_ln85_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5267 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_22, i2 0" [nn.cpp:85]   --->   Operation 5267 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5268 [1/1] (0.00ns)   --->   "%shl_ln85_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_604, i8 0" [nn.cpp:85]   --->   Operation 5268 'bitconcatenate' 'shl_ln85_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5269 [1/1] (0.00ns)   --->   "%zext_ln85_60 = zext i17 %shl_ln1" [nn.cpp:85]   --->   Operation 5269 'zext' 'zext_ln85_60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5270 [1/1] (2.42ns)   --->   "%add_ln85_31 = add i24 %shl_ln85_39, i24 %zext_ln85_60" [nn.cpp:85]   --->   Operation 5270 'add' 'add_ln85_31' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5271 [1/1] (0.00ns)   --->   "%tmp_605 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_31, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5271 'partselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5272 [1/1] (0.00ns)   --->   "%shl_ln85_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_605, i8 0" [nn.cpp:85]   --->   Operation 5272 'bitconcatenate' 'shl_ln85_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5273 [1/1] (0.00ns)   --->   "%sext_ln85_7 = sext i21 %sub_ln85_4" [nn.cpp:85]   --->   Operation 5273 'sext' 'sext_ln85_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5274 [1/1] (2.42ns)   --->   "%add_ln85_32 = add i24 %shl_ln85_42, i24 %sext_ln85_7" [nn.cpp:85]   --->   Operation 5274 'add' 'add_ln85_32' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5275 [1/1] (0.00ns)   --->   "%tmp_606 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_32, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5275 'partselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5276 [1/1] (0.00ns)   --->   "%shl_ln85_43 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_606, i8 0" [nn.cpp:85]   --->   Operation 5276 'bitconcatenate' 'shl_ln85_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5277 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_33)   --->   "%mul_ln85_29 = mul i24 %zext_ln85_11, i24 16776147" [nn.cpp:85]   --->   Operation 5277 'mul' 'mul_ln85_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5278 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_33 = add i24 %shl_ln85_43, i24 %mul_ln85_29" [nn.cpp:85]   --->   Operation 5278 'add' 'add_ln85_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5279 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_34)   --->   "%mul_ln85_30 = mul i24 %zext_ln85_33, i24 16776989" [nn.cpp:85]   --->   Operation 5279 'mul' 'mul_ln85_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5280 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_49 = add i24 %shl_ln85_63, i24 %mul_ln85_43" [nn.cpp:85]   --->   Operation 5280 'add' 'add_ln85_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5281 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_50)   --->   "%mul_ln85_44 = mul i24 %zext_ln85_83, i24 803" [nn.cpp:85]   --->   Operation 5281 'mul' 'mul_ln85_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5282 [1/1] (0.00ns)   --->   "%tmp_623 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_49, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5282 'partselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5283 [1/1] (0.00ns)   --->   "%shl_ln85_64 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_623, i8 0" [nn.cpp:85]   --->   Operation 5283 'bitconcatenate' 'shl_ln85_64' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5284 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_50 = add i24 %shl_ln85_64, i24 %mul_ln85_44" [nn.cpp:85]   --->   Operation 5284 'add' 'add_ln85_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5285 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_52)   --->   "%mul_ln85_45 = mul i24 %zext_ln85_14, i24 619" [nn.cpp:85]   --->   Operation 5285 'mul' 'mul_ln85_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5286 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_53)   --->   "%mul_ln85_46 = mul i24 %zext_ln85_15, i24 458" [nn.cpp:85]   --->   Operation 5286 'mul' 'mul_ln85_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5287 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_64 = add i24 %shl_ln85_84, i24 %mul_ln85_54" [nn.cpp:85]   --->   Operation 5287 'add' 'add_ln85_64' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5288 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_65)   --->   "%mul_ln85_55 = mul i24 %zext_ln85_37, i24 16774129" [nn.cpp:85]   --->   Operation 5288 'mul' 'mul_ln85_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5289 [1/1] (0.00ns)   --->   "%tmp_638 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_64, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5289 'partselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5290 [1/1] (0.00ns)   --->   "%shl_ln85_85 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_638, i8 0" [nn.cpp:85]   --->   Operation 5290 'bitconcatenate' 'shl_ln85_85' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5291 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_65 = add i24 %shl_ln85_85, i24 %mul_ln85_55" [nn.cpp:85]   --->   Operation 5291 'add' 'add_ln85_65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5292 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_66)   --->   "%mul_ln85_56 = mul i24 %zext_ln85_42, i24 16776652" [nn.cpp:85]   --->   Operation 5292 'mul' 'mul_ln85_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5293 [1/1] (0.00ns)   --->   "%zext_ln85_96 = zext i15 %layer1_output_35" [nn.cpp:85]   --->   Operation 5293 'zext' 'zext_ln85_96' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5294 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_67)   --->   "%mul_ln85_57 = mul i24 %zext_ln85_96, i24 16776442" [nn.cpp:85]   --->   Operation 5294 'mul' 'mul_ln85_57' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5295 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_77 = add i24 %shl_ln85_101, i24 %mul_ln85_65" [nn.cpp:85]   --->   Operation 5295 'add' 'add_ln85_77' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5296 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_78)   --->   "%mul_ln85_66 = mul i23 %zext_ln85_41, i23 175" [nn.cpp:85]   --->   Operation 5296 'mul' 'mul_ln85_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5297 [1/1] (0.00ns)   --->   "%tmp_651 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_77, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5297 'partselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5298 [1/1] (0.00ns)   --->   "%shl_ln85_102 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_651, i8 0" [nn.cpp:85]   --->   Operation 5298 'bitconcatenate' 'shl_ln85_102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5299 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_78)   --->   "%zext_ln85_105 = zext i23 %mul_ln85_66" [nn.cpp:85]   --->   Operation 5299 'zext' 'zext_ln85_105' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5300 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_78 = add i24 %shl_ln85_102, i24 %zext_ln85_105" [nn.cpp:85]   --->   Operation 5300 'add' 'add_ln85_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5301 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_79)   --->   "%mul_ln85_67 = mul i24 %zext_ln85_14, i24 529" [nn.cpp:85]   --->   Operation 5301 'mul' 'mul_ln85_67' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5302 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_80)   --->   "%mul_ln85_68 = mul i24 %zext_ln85_43, i24 378" [nn.cpp:85]   --->   Operation 5302 'mul' 'mul_ln85_68' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5303 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_90 = add i24 %shl_ln85_118, i24 %mul_ln85_76" [nn.cpp:85]   --->   Operation 5303 'add' 'add_ln85_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5304 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_91)   --->   "%mul_ln85_77 = mul i23 %zext_ln85_81, i23 8388502" [nn.cpp:85]   --->   Operation 5304 'mul' 'mul_ln85_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5305 [1/1] (0.00ns)   --->   "%tmp_664 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_90, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5305 'partselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5306 [1/1] (0.00ns)   --->   "%shl_ln85_119 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_664, i8 0" [nn.cpp:85]   --->   Operation 5306 'bitconcatenate' 'shl_ln85_119' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5307 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_91)   --->   "%sext_ln85_24 = sext i23 %mul_ln85_77" [nn.cpp:85]   --->   Operation 5307 'sext' 'sext_ln85_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5308 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_91 = add i24 %shl_ln85_119, i24 %sext_ln85_24" [nn.cpp:85]   --->   Operation 5308 'add' 'add_ln85_91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5309 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_92)   --->   "%mul_ln85_78 = mul i24 %zext_ln85_117, i24 394" [nn.cpp:85]   --->   Operation 5309 'mul' 'mul_ln85_78' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5310 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_103)   --->   "%mul_ln85_88 = mul i24 %zext_ln85_117, i24 407" [nn.cpp:85]   --->   Operation 5310 'mul' 'mul_ln85_88' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5311 [1/1] (0.00ns)   --->   "%zext_ln85_127 = zext i15 %layer1_output_46" [nn.cpp:85]   --->   Operation 5311 'zext' 'zext_ln85_127' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5312 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_104)   --->   "%mul_ln85_89 = mul i24 %zext_ln85_127, i24 16776777" [nn.cpp:85]   --->   Operation 5312 'mul' 'mul_ln85_89' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5313 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_110 = add i24 %shl_ln85_139, i24 %zext_ln85_131" [nn.cpp:85]   --->   Operation 5313 'add' 'add_ln85_110' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5314 [1/1] (0.00ns)   --->   "%shl_ln85_140 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %layer1_output_16, i8 0" [nn.cpp:85]   --->   Operation 5314 'bitconcatenate' 'shl_ln85_140' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5315 [1/1] (0.00ns)   --->   "%zext_ln85_132 = zext i23 %shl_ln85_140" [nn.cpp:85]   --->   Operation 5315 'zext' 'zext_ln85_132' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5316 [1/1] (0.00ns)   --->   "%shl_ln85_141 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_16, i3 0" [nn.cpp:85]   --->   Operation 5316 'bitconcatenate' 'shl_ln85_141' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5317 [1/1] (0.00ns)   --->   "%zext_ln85_133 = zext i18 %shl_ln85_141" [nn.cpp:85]   --->   Operation 5317 'zext' 'zext_ln85_133' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85_22 = sub i24 %zext_ln85_133, i24 %zext_ln85_132" [nn.cpp:85]   --->   Operation 5318 'sub' 'sub_ln85_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5319 [1/1] (0.00ns)   --->   "%tmp_684 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_110, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5319 'partselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5320 [1/1] (0.00ns)   --->   "%shl_ln85_142 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_684, i8 0" [nn.cpp:85]   --->   Operation 5320 'bitconcatenate' 'shl_ln85_142' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5321 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln85_111 = add i24 %shl_ln85_142, i24 %sub_ln85_22" [nn.cpp:85]   --->   Operation 5321 'add' 'add_ln85_111' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5322 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_112)   --->   "%mul_ln85_96 = mul i21 %zext_ln85_58, i21 59" [nn.cpp:85]   --->   Operation 5322 'mul' 'mul_ln85_96' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5323 [1/1] (0.00ns)   --->   "%tmp_685 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_111, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5323 'partselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5324 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_113)   --->   "%mul_ln85_97 = mul i24 %zext_ln85_11, i24 16776815" [nn.cpp:85]   --->   Operation 5324 'mul' 'mul_ln85_97' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5325 [1/1] (0.00ns)   --->   "%zext_ln85_139 = zext i15 %layer1_output_38" [nn.cpp:85]   --->   Operation 5325 'zext' 'zext_ln85_139' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5326 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_126 = add i24 %shl_ln85_159, i24 %mul_ln85_109" [nn.cpp:85]   --->   Operation 5326 'add' 'add_ln85_126' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5327 [1/1] (0.00ns)   --->   "%shl_ln85_160 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_26, i3 0" [nn.cpp:85]   --->   Operation 5327 'bitconcatenate' 'shl_ln85_160' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5328 [1/1] (0.00ns)   --->   "%zext_ln85_145 = zext i18 %shl_ln85_160" [nn.cpp:85]   --->   Operation 5328 'zext' 'zext_ln85_145' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5329 [1/1] (0.00ns)   --->   "%shl_ln85_161 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %layer1_output_26, i1 0" [nn.cpp:85]   --->   Operation 5329 'bitconcatenate' 'shl_ln85_161' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5330 [1/1] (0.00ns)   --->   "%zext_ln85_146 = zext i16 %shl_ln85_161" [nn.cpp:85]   --->   Operation 5330 'zext' 'zext_ln85_146' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5331 [1/1] (2.21ns)   --->   "%add_ln85_142 = add i19 %zext_ln85_145, i19 %zext_ln85_146" [nn.cpp:85]   --->   Operation 5331 'add' 'add_ln85_142' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5332 [1/1] (0.00ns)   --->   "%tmp_701 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_126, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5332 'partselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5333 [1/1] (0.00ns)   --->   "%shl_ln85_162 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_701, i8 0" [nn.cpp:85]   --->   Operation 5333 'bitconcatenate' 'shl_ln85_162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5334 [1/1] (0.00ns)   --->   "%zext_ln85_147 = zext i19 %add_ln85_142" [nn.cpp:85]   --->   Operation 5334 'zext' 'zext_ln85_147' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5335 [1/1] (2.42ns)   --->   "%add_ln85_127 = add i24 %shl_ln85_162, i24 %zext_ln85_147" [nn.cpp:85]   --->   Operation 5335 'add' 'add_ln85_127' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5336 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_128)   --->   "%mul_ln85_110 = mul i24 %zext_ln85_33, i24 16776927" [nn.cpp:85]   --->   Operation 5336 'mul' 'mul_ln85_110' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5337 [1/1] (0.00ns)   --->   "%tmp_702 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_127, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5337 'partselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5338 [1/1] (0.00ns)   --->   "%shl_ln85_163 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_702, i8 0" [nn.cpp:85]   --->   Operation 5338 'bitconcatenate' 'shl_ln85_163' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5339 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_128 = add i24 %shl_ln85_163, i24 %mul_ln85_110" [nn.cpp:85]   --->   Operation 5339 'add' 'add_ln85_128' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5340 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_129)   --->   "%mul_ln85_111 = mul i22 %zext_ln85_13, i22 4194243" [nn.cpp:85]   --->   Operation 5340 'mul' 'mul_ln85_111' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5341 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_130)   --->   "%mul_ln85_112 = mul i24 %zext_ln85_139, i24 16776119" [nn.cpp:85]   --->   Operation 5341 'mul' 'mul_ln85_112' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 6.80>
ST_24 : Operation 5342 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_5 = add i24 %shl_ln85_8, i24 %mul_ln85_6" [nn.cpp:85]   --->   Operation 5342 'add' 'add_ln85_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5343 [1/1] (0.00ns)   --->   "%tmp_578 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_5, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5343 'partselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5344 [1/1] (0.00ns)   --->   "%shl_ln85_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_578, i8 0" [nn.cpp:85]   --->   Operation 5344 'bitconcatenate' 'shl_ln85_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5345 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_6)   --->   "%mul_ln85_7 = mul i24 %zext_ln85_14, i24 16776948" [nn.cpp:85]   --->   Operation 5345 'mul' 'mul_ln85_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5346 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_6 = add i24 %shl_ln85_9, i24 %mul_ln85_7" [nn.cpp:85]   --->   Operation 5346 'add' 'add_ln85_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5347 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_7)   --->   "%mul_ln85_8 = mul i24 %zext_ln85_15, i24 16776017" [nn.cpp:85]   --->   Operation 5347 'mul' 'mul_ln85_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5348 [1/1] (0.00ns)   --->   "%zext_ln85_16 = zext i15 %layer1_output_50" [nn.cpp:85]   --->   Operation 5348 'zext' 'zext_ln85_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5349 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_8)   --->   "%mul_ln85_9 = mul i24 %zext_ln85_16, i24 16776421" [nn.cpp:85]   --->   Operation 5349 'mul' 'mul_ln85_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5350 [1/1] (0.00ns)   --->   "%zext_ln85_35 = zext i15 %layer1_output_31" [nn.cpp:85]   --->   Operation 5350 'zext' 'zext_ln85_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5351 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_19 = add i24 %shl_ln85_22, i24 %mul_ln85_19" [nn.cpp:85]   --->   Operation 5351 'add' 'add_ln85_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5352 [1/1] (0.00ns)   --->   "%shl_ln85_23 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i15.i5, i15 %layer1_output_32, i5 0" [nn.cpp:85]   --->   Operation 5352 'bitconcatenate' 'shl_ln85_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5353 [1/1] (0.00ns)   --->   "%zext_ln85_38 = zext i20 %shl_ln85_23" [nn.cpp:85]   --->   Operation 5353 'zext' 'zext_ln85_38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5354 [1/1] (0.00ns)   --->   "%shl_ln85_24 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_32, i3 0" [nn.cpp:85]   --->   Operation 5354 'bitconcatenate' 'shl_ln85_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5355 [1/1] (0.00ns)   --->   "%zext_ln85_39 = zext i18 %shl_ln85_24" [nn.cpp:85]   --->   Operation 5355 'zext' 'zext_ln85_39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5356 [1/1] (2.28ns)   --->   "%add_ln85_140 = add i21 %zext_ln85_38, i21 %zext_ln85_39" [nn.cpp:85]   --->   Operation 5356 'add' 'add_ln85_140' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5357 [1/1] (0.00ns)   --->   "%tmp_593 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_19, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5357 'partselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5358 [1/1] (0.00ns)   --->   "%shl_ln85_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_593, i8 0" [nn.cpp:85]   --->   Operation 5358 'bitconcatenate' 'shl_ln85_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5359 [1/1] (0.00ns)   --->   "%zext_ln85_40 = zext i21 %add_ln85_140" [nn.cpp:85]   --->   Operation 5359 'zext' 'zext_ln85_40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5360 [1/1] (2.42ns)   --->   "%add_ln85_20 = add i24 %shl_ln85_25, i24 %zext_ln85_40" [nn.cpp:85]   --->   Operation 5360 'add' 'add_ln85_20' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5361 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_21)   --->   "%mul_ln85_20 = mul i24 %zext_ln85_42, i24 616" [nn.cpp:85]   --->   Operation 5361 'mul' 'mul_ln85_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5362 [1/1] (0.00ns)   --->   "%tmp_594 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_20, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5362 'partselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5363 [1/1] (0.00ns)   --->   "%shl_ln85_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_594, i8 0" [nn.cpp:85]   --->   Operation 5363 'bitconcatenate' 'shl_ln85_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5364 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_21 = add i24 %shl_ln85_26, i24 %mul_ln85_20" [nn.cpp:85]   --->   Operation 5364 'add' 'add_ln85_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5365 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_22)   --->   "%mul_ln85_21 = mul i24 %zext_ln85_43, i24 16776267" [nn.cpp:85]   --->   Operation 5365 'mul' 'mul_ln85_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5366 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_33 = add i24 %shl_ln85_43, i24 %mul_ln85_29" [nn.cpp:85]   --->   Operation 5366 'add' 'add_ln85_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5367 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_34)   --->   "%mul_ln85_30 = mul i24 %zext_ln85_33, i24 16776989" [nn.cpp:85]   --->   Operation 5367 'mul' 'mul_ln85_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5368 [1/1] (0.00ns)   --->   "%tmp_607 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_33, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5368 'partselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5369 [1/1] (0.00ns)   --->   "%shl_ln85_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_607, i8 0" [nn.cpp:85]   --->   Operation 5369 'bitconcatenate' 'shl_ln85_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5370 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_34 = add i24 %shl_ln85_44, i24 %mul_ln85_30" [nn.cpp:85]   --->   Operation 5370 'add' 'add_ln85_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5371 [1/1] (0.00ns)   --->   "%zext_ln85_65 = zext i15 %layer1_output_39" [nn.cpp:85]   --->   Operation 5371 'zext' 'zext_ln85_65' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5372 [1/1] (0.00ns)   --->   "%zext_ln85_66 = zext i15 %layer1_output_39" [nn.cpp:85]   --->   Operation 5372 'zext' 'zext_ln85_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5373 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_36)   --->   "%mul_ln85_31 = mul i24 %zext_ln85_66, i24 16776404" [nn.cpp:85]   --->   Operation 5373 'mul' 'mul_ln85_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5374 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_50 = add i24 %shl_ln85_64, i24 %mul_ln85_44" [nn.cpp:85]   --->   Operation 5374 'add' 'add_ln85_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5375 [1/1] (0.00ns)   --->   "%shl_ln85_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %layer1_output_34, i7 0" [nn.cpp:85]   --->   Operation 5375 'bitconcatenate' 'shl_ln85_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5376 [1/1] (0.00ns)   --->   "%tmp_624 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_50, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5376 'partselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5377 [1/1] (0.00ns)   --->   "%shl_ln85_65 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_624, i8 0" [nn.cpp:85]   --->   Operation 5377 'bitconcatenate' 'shl_ln85_65' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5378 [1/1] (0.00ns)   --->   "%zext_ln85_84 = zext i22 %shl_ln85_1" [nn.cpp:85]   --->   Operation 5378 'zext' 'zext_ln85_84' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5379 [1/1] (2.42ns)   --->   "%add_ln85_51 = add i24 %shl_ln85_65, i24 %zext_ln85_84" [nn.cpp:85]   --->   Operation 5379 'add' 'add_ln85_51' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5380 [1/1] (0.00ns)   --->   "%tmp_625 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_51, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5380 'partselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5381 [1/1] (0.00ns)   --->   "%shl_ln85_66 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_625, i8 0" [nn.cpp:85]   --->   Operation 5381 'bitconcatenate' 'shl_ln85_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5382 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_52)   --->   "%mul_ln85_45 = mul i24 %zext_ln85_14, i24 619" [nn.cpp:85]   --->   Operation 5382 'mul' 'mul_ln85_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5383 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_52 = add i24 %shl_ln85_66, i24 %mul_ln85_45" [nn.cpp:85]   --->   Operation 5383 'add' 'add_ln85_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5384 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_53)   --->   "%mul_ln85_46 = mul i24 %zext_ln85_15, i24 458" [nn.cpp:85]   --->   Operation 5384 'mul' 'mul_ln85_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5385 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_65 = add i24 %shl_ln85_85, i24 %mul_ln85_55" [nn.cpp:85]   --->   Operation 5385 'add' 'add_ln85_65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5386 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_66)   --->   "%mul_ln85_56 = mul i24 %zext_ln85_42, i24 16776652" [nn.cpp:85]   --->   Operation 5386 'mul' 'mul_ln85_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5387 [1/1] (0.00ns)   --->   "%tmp_639 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_65, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5387 'partselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5388 [1/1] (0.00ns)   --->   "%shl_ln85_86 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_639, i8 0" [nn.cpp:85]   --->   Operation 5388 'bitconcatenate' 'shl_ln85_86' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5389 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_66 = add i24 %shl_ln85_86, i24 %mul_ln85_56" [nn.cpp:85]   --->   Operation 5389 'add' 'add_ln85_66' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5390 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_67)   --->   "%mul_ln85_57 = mul i24 %zext_ln85_96, i24 16776442" [nn.cpp:85]   --->   Operation 5390 'mul' 'mul_ln85_57' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5391 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_68)   --->   "%mul_ln85_58 = mul i24 %zext_ln85_14, i24 636" [nn.cpp:85]   --->   Operation 5391 'mul' 'mul_ln85_58' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5392 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_78 = add i24 %shl_ln85_102, i24 %zext_ln85_105" [nn.cpp:85]   --->   Operation 5392 'add' 'add_ln85_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5393 [1/1] (0.00ns)   --->   "%tmp_652 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_78, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5393 'partselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5394 [1/1] (0.00ns)   --->   "%shl_ln85_103 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_652, i8 0" [nn.cpp:85]   --->   Operation 5394 'bitconcatenate' 'shl_ln85_103' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5395 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_79)   --->   "%mul_ln85_67 = mul i24 %zext_ln85_14, i24 529" [nn.cpp:85]   --->   Operation 5395 'mul' 'mul_ln85_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5396 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_79 = add i24 %shl_ln85_103, i24 %mul_ln85_67" [nn.cpp:85]   --->   Operation 5396 'add' 'add_ln85_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5397 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_80)   --->   "%mul_ln85_68 = mul i24 %zext_ln85_43, i24 378" [nn.cpp:85]   --->   Operation 5397 'mul' 'mul_ln85_68' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5398 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_81)   --->   "%mul_ln85_69 = mul i22 %zext_ln85_65, i22 4194254" [nn.cpp:85]   --->   Operation 5398 'mul' 'mul_ln85_69' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5399 [1/1] (0.00ns)   --->   "%zext_ln85_106 = zext i15 %layer1_output_42" [nn.cpp:85]   --->   Operation 5399 'zext' 'zext_ln85_106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5400 [1/1] (0.00ns)   --->   "%zext_ln85_109 = zext i15 %layer1_output_48" [nn.cpp:85]   --->   Operation 5400 'zext' 'zext_ln85_109' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5401 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_91 = add i24 %shl_ln85_119, i24 %sext_ln85_24" [nn.cpp:85]   --->   Operation 5401 'add' 'add_ln85_91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5402 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_92)   --->   "%mul_ln85_78 = mul i24 %zext_ln85_117, i24 394" [nn.cpp:85]   --->   Operation 5402 'mul' 'mul_ln85_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5403 [1/1] (0.00ns)   --->   "%tmp_665 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_91, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5403 'partselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5404 [1/1] (0.00ns)   --->   "%shl_ln85_120 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_665, i8 0" [nn.cpp:85]   --->   Operation 5404 'bitconcatenate' 'shl_ln85_120' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5405 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_92 = add i24 %shl_ln85_120, i24 %mul_ln85_78" [nn.cpp:85]   --->   Operation 5405 'add' 'add_ln85_92' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5406 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_103)   --->   "%mul_ln85_88 = mul i24 %zext_ln85_117, i24 407" [nn.cpp:85]   --->   Operation 5406 'mul' 'mul_ln85_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5407 [1/1] (0.00ns)   --->   "%shl_ln85_132 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_676, i8 0" [nn.cpp:85]   --->   Operation 5407 'bitconcatenate' 'shl_ln85_132' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5408 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_103 = add i24 %shl_ln85_132, i24 %mul_ln85_88" [nn.cpp:85]   --->   Operation 5408 'add' 'add_ln85_103' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5409 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_104)   --->   "%mul_ln85_89 = mul i24 %zext_ln85_127, i24 16776777" [nn.cpp:85]   --->   Operation 5409 'mul' 'mul_ln85_89' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5410 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_105)   --->   "%mul_ln85_90 = mul i22 %zext_ln85_109, i22 4194245" [nn.cpp:85]   --->   Operation 5410 'mul' 'mul_ln85_90' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5411 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_112)   --->   "%mul_ln85_96 = mul i21 %zext_ln85_58, i21 59" [nn.cpp:85]   --->   Operation 5411 'mul' 'mul_ln85_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5412 [1/1] (0.00ns)   --->   "%shl_ln85_143 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_685, i8 0" [nn.cpp:85]   --->   Operation 5412 'bitconcatenate' 'shl_ln85_143' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5413 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_112)   --->   "%zext_ln85_134 = zext i21 %mul_ln85_96" [nn.cpp:85]   --->   Operation 5413 'zext' 'zext_ln85_134' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5414 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_112 = add i24 %shl_ln85_143, i24 %zext_ln85_134" [nn.cpp:85]   --->   Operation 5414 'add' 'add_ln85_112' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5415 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_113)   --->   "%mul_ln85_97 = mul i24 %zext_ln85_11, i24 16776815" [nn.cpp:85]   --->   Operation 5415 'mul' 'mul_ln85_97' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5416 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_114)   --->   "%mul_ln85_98 = mul i22 %zext_ln85_35, i22 122" [nn.cpp:85]   --->   Operation 5416 'mul' 'mul_ln85_98' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5417 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_128 = add i24 %shl_ln85_163, i24 %mul_ln85_110" [nn.cpp:85]   --->   Operation 5417 'add' 'add_ln85_128' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5418 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_129)   --->   "%mul_ln85_111 = mul i22 %zext_ln85_13, i22 4194243" [nn.cpp:85]   --->   Operation 5418 'mul' 'mul_ln85_111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5419 [1/1] (0.00ns)   --->   "%tmp_703 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_128, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5419 'partselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5420 [1/1] (0.00ns)   --->   "%shl_ln85_164 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_703, i8 0" [nn.cpp:85]   --->   Operation 5420 'bitconcatenate' 'shl_ln85_164' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5421 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_129)   --->   "%sext_ln85_35 = sext i22 %mul_ln85_111" [nn.cpp:85]   --->   Operation 5421 'sext' 'sext_ln85_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5422 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_129 = add i24 %shl_ln85_164, i24 %sext_ln85_35" [nn.cpp:85]   --->   Operation 5422 'add' 'add_ln85_129' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5423 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_130)   --->   "%mul_ln85_112 = mul i24 %zext_ln85_139, i24 16776119" [nn.cpp:85]   --->   Operation 5423 'mul' 'mul_ln85_112' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5424 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_131)   --->   "%mul_ln85_113 = mul i21 %zext_ln85_106, i21 54" [nn.cpp:85]   --->   Operation 5424 'mul' 'mul_ln85_113' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 4.67>
ST_25 : Operation 5425 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_6 = add i24 %shl_ln85_9, i24 %mul_ln85_7" [nn.cpp:85]   --->   Operation 5425 'add' 'add_ln85_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5426 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_7)   --->   "%mul_ln85_8 = mul i24 %zext_ln85_15, i24 16776017" [nn.cpp:85]   --->   Operation 5426 'mul' 'mul_ln85_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5427 [1/1] (0.00ns)   --->   "%tmp_579 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_6, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5427 'partselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5428 [1/1] (0.00ns)   --->   "%shl_ln85_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_579, i8 0" [nn.cpp:85]   --->   Operation 5428 'bitconcatenate' 'shl_ln85_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5429 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_7 = add i24 %shl_ln85_s, i24 %mul_ln85_8" [nn.cpp:85]   --->   Operation 5429 'add' 'add_ln85_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5430 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_8)   --->   "%mul_ln85_9 = mul i24 %zext_ln85_16, i24 16776421" [nn.cpp:85]   --->   Operation 5430 'mul' 'mul_ln85_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5431 [1/1] (0.00ns)   --->   "%zext_ln85_18 = zext i15 %layer1_output_52" [nn.cpp:85]   --->   Operation 5431 'zext' 'zext_ln85_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5432 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_9)   --->   "%mul_ln85_10 = mul i21 %zext_ln85_18, i21 49" [nn.cpp:85]   --->   Operation 5432 'mul' 'mul_ln85_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5433 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_21 = add i24 %shl_ln85_26, i24 %mul_ln85_20" [nn.cpp:85]   --->   Operation 5433 'add' 'add_ln85_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5434 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_22)   --->   "%mul_ln85_21 = mul i24 %zext_ln85_43, i24 16776267" [nn.cpp:85]   --->   Operation 5434 'mul' 'mul_ln85_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5435 [1/1] (0.00ns)   --->   "%tmp_595 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_21, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5435 'partselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5436 [1/1] (0.00ns)   --->   "%zext_ln85_48 = zext i15 %layer1_output_47" [nn.cpp:85]   --->   Operation 5436 'zext' 'zext_ln85_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5437 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_24)   --->   "%mul_ln85_23 = mul i24 %zext_ln85_48, i24 16776378" [nn.cpp:85]   --->   Operation 5437 'mul' 'mul_ln85_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5438 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_34 = add i24 %shl_ln85_44, i24 %mul_ln85_30" [nn.cpp:85]   --->   Operation 5438 'add' 'add_ln85_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5439 [1/1] (0.00ns)   --->   "%shl_ln85_45 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_32, i4 0" [nn.cpp:85]   --->   Operation 5439 'bitconcatenate' 'shl_ln85_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5440 [1/1] (0.00ns)   --->   "%zext_ln85_63 = zext i19 %shl_ln85_45" [nn.cpp:85]   --->   Operation 5440 'zext' 'zext_ln85_63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5441 [1/1] (0.00ns)   --->   "%shl_ln85_46 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_32, i2 0" [nn.cpp:85]   --->   Operation 5441 'bitconcatenate' 'shl_ln85_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5442 [1/1] (0.00ns)   --->   "%zext_ln85_64 = zext i17 %shl_ln85_46" [nn.cpp:85]   --->   Operation 5442 'zext' 'zext_ln85_64' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5443 [1/1] (2.25ns)   --->   "%sub_ln85_5 = sub i20 %zext_ln85_64, i20 %zext_ln85_63" [nn.cpp:85]   --->   Operation 5443 'sub' 'sub_ln85_5' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 5444 [1/1] (0.00ns)   --->   "%tmp_608 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_34, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5444 'partselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5445 [1/1] (0.00ns)   --->   "%shl_ln85_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_608, i8 0" [nn.cpp:85]   --->   Operation 5445 'bitconcatenate' 'shl_ln85_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5446 [1/1] (0.00ns)   --->   "%sext_ln85_8 = sext i20 %sub_ln85_5" [nn.cpp:85]   --->   Operation 5446 'sext' 'sext_ln85_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5447 [1/1] (2.42ns)   --->   "%add_ln85_35 = add i24 %shl_ln85_47, i24 %sext_ln85_8" [nn.cpp:85]   --->   Operation 5447 'add' 'add_ln85_35' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 5448 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_36)   --->   "%mul_ln85_31 = mul i24 %zext_ln85_66, i24 16776404" [nn.cpp:85]   --->   Operation 5448 'mul' 'mul_ln85_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5449 [1/1] (0.00ns)   --->   "%tmp_609 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_35, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5449 'partselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5450 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_52 = add i24 %shl_ln85_66, i24 %mul_ln85_45" [nn.cpp:85]   --->   Operation 5450 'add' 'add_ln85_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5451 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_53)   --->   "%mul_ln85_46 = mul i24 %zext_ln85_15, i24 458" [nn.cpp:85]   --->   Operation 5451 'mul' 'mul_ln85_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5452 [1/1] (0.00ns)   --->   "%tmp_626 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_52, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5452 'partselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5453 [1/1] (0.00ns)   --->   "%shl_ln85_67 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_626, i8 0" [nn.cpp:85]   --->   Operation 5453 'bitconcatenate' 'shl_ln85_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5454 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_53 = add i24 %shl_ln85_67, i24 %mul_ln85_46" [nn.cpp:85]   --->   Operation 5454 'add' 'add_ln85_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5455 [1/1] (0.00ns)   --->   "%zext_ln85_85 = zext i15 %layer1_output_43" [nn.cpp:85]   --->   Operation 5455 'zext' 'zext_ln85_85' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5456 [1/1] (0.00ns)   --->   "%zext_ln85_86 = zext i15 %layer1_output_43" [nn.cpp:85]   --->   Operation 5456 'zext' 'zext_ln85_86' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5457 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_66 = add i24 %shl_ln85_86, i24 %mul_ln85_56" [nn.cpp:85]   --->   Operation 5457 'add' 'add_ln85_66' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5458 [1/1] (0.00ns)   --->   "%zext_ln85_95 = zext i15 %layer1_output_35" [nn.cpp:85]   --->   Operation 5458 'zext' 'zext_ln85_95' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5459 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_67)   --->   "%mul_ln85_57 = mul i24 %zext_ln85_96, i24 16776442" [nn.cpp:85]   --->   Operation 5459 'mul' 'mul_ln85_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5460 [1/1] (0.00ns)   --->   "%tmp_640 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_66, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5460 'partselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5461 [1/1] (0.00ns)   --->   "%shl_ln85_87 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_640, i8 0" [nn.cpp:85]   --->   Operation 5461 'bitconcatenate' 'shl_ln85_87' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5462 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_67 = add i24 %shl_ln85_87, i24 %mul_ln85_57" [nn.cpp:85]   --->   Operation 5462 'add' 'add_ln85_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5463 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_68)   --->   "%mul_ln85_58 = mul i24 %zext_ln85_14, i24 636" [nn.cpp:85]   --->   Operation 5463 'mul' 'mul_ln85_58' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5464 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_79 = add i24 %shl_ln85_103, i24 %mul_ln85_67" [nn.cpp:85]   --->   Operation 5464 'add' 'add_ln85_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5465 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_80)   --->   "%mul_ln85_68 = mul i24 %zext_ln85_43, i24 378" [nn.cpp:85]   --->   Operation 5465 'mul' 'mul_ln85_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5466 [1/1] (0.00ns)   --->   "%tmp_653 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_79, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5466 'partselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5467 [1/1] (0.00ns)   --->   "%shl_ln85_104 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_653, i8 0" [nn.cpp:85]   --->   Operation 5467 'bitconcatenate' 'shl_ln85_104' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5468 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_80 = add i24 %shl_ln85_104, i24 %mul_ln85_68" [nn.cpp:85]   --->   Operation 5468 'add' 'add_ln85_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5469 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_81)   --->   "%mul_ln85_69 = mul i22 %zext_ln85_65, i22 4194254" [nn.cpp:85]   --->   Operation 5469 'mul' 'mul_ln85_69' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5470 [1/1] (0.00ns)   --->   "%zext_ln85_107 = zext i15 %layer1_output_42" [nn.cpp:85]   --->   Operation 5470 'zext' 'zext_ln85_107' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5471 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_82)   --->   "%mul_ln85_70 = mul i24 %zext_ln85_107, i24 444" [nn.cpp:85]   --->   Operation 5471 'mul' 'mul_ln85_70' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5472 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_92 = add i24 %shl_ln85_120, i24 %mul_ln85_78" [nn.cpp:85]   --->   Operation 5472 'add' 'add_ln85_92' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5473 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_93)   --->   "%mul_ln85_79 = mul i21 %zext_ln85_86, i21 2097126" [nn.cpp:85]   --->   Operation 5473 'mul' 'mul_ln85_79' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5474 [1/1] (0.00ns)   --->   "%tmp_666 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_92, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5474 'partselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5475 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_103 = add i24 %shl_ln85_132, i24 %mul_ln85_88" [nn.cpp:85]   --->   Operation 5475 'add' 'add_ln85_103' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5476 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_104)   --->   "%mul_ln85_89 = mul i24 %zext_ln85_127, i24 16776777" [nn.cpp:85]   --->   Operation 5476 'mul' 'mul_ln85_89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5477 [1/1] (0.00ns)   --->   "%tmp_677 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_103, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5477 'partselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5478 [1/1] (0.00ns)   --->   "%shl_ln85_133 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_677, i8 0" [nn.cpp:85]   --->   Operation 5478 'bitconcatenate' 'shl_ln85_133' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5479 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_104 = add i24 %shl_ln85_133, i24 %mul_ln85_89" [nn.cpp:85]   --->   Operation 5479 'add' 'add_ln85_104' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5480 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_105)   --->   "%mul_ln85_90 = mul i22 %zext_ln85_109, i22 4194245" [nn.cpp:85]   --->   Operation 5480 'mul' 'mul_ln85_90' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5481 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_112 = add i24 %shl_ln85_143, i24 %zext_ln85_134" [nn.cpp:85]   --->   Operation 5481 'add' 'add_ln85_112' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5482 [1/1] (0.00ns)   --->   "%tmp_686 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_112, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5482 'partselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5483 [1/1] (0.00ns)   --->   "%shl_ln85_144 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_686, i8 0" [nn.cpp:85]   --->   Operation 5483 'bitconcatenate' 'shl_ln85_144' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5484 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_113)   --->   "%mul_ln85_97 = mul i24 %zext_ln85_11, i24 16776815" [nn.cpp:85]   --->   Operation 5484 'mul' 'mul_ln85_97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5485 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_113 = add i24 %shl_ln85_144, i24 %mul_ln85_97" [nn.cpp:85]   --->   Operation 5485 'add' 'add_ln85_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5486 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_114)   --->   "%mul_ln85_98 = mul i22 %zext_ln85_35, i22 122" [nn.cpp:85]   --->   Operation 5486 'mul' 'mul_ln85_98' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5487 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_116)   --->   "%mul_ln85_99 = mul i23 %zext_ln85_95, i23 164" [nn.cpp:85]   --->   Operation 5487 'mul' 'mul_ln85_99' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5488 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_129 = add i24 %shl_ln85_164, i24 %sext_ln85_35" [nn.cpp:85]   --->   Operation 5488 'add' 'add_ln85_129' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5489 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_130)   --->   "%mul_ln85_112 = mul i24 %zext_ln85_139, i24 16776119" [nn.cpp:85]   --->   Operation 5489 'mul' 'mul_ln85_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5490 [1/1] (0.00ns)   --->   "%tmp_704 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_129, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5490 'partselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5491 [1/1] (0.00ns)   --->   "%shl_ln85_165 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_704, i8 0" [nn.cpp:85]   --->   Operation 5491 'bitconcatenate' 'shl_ln85_165' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5492 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_130 = add i24 %shl_ln85_165, i24 %mul_ln85_112" [nn.cpp:85]   --->   Operation 5492 'add' 'add_ln85_130' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5493 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_131)   --->   "%mul_ln85_113 = mul i21 %zext_ln85_106, i21 54" [nn.cpp:85]   --->   Operation 5493 'mul' 'mul_ln85_113' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5494 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_132)   --->   "%mul_ln85_114 = mul i23 %zext_ln85_85, i23 8388537" [nn.cpp:85]   --->   Operation 5494 'mul' 'mul_ln85_114' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 5.58>
ST_26 : Operation 5495 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_7 = add i24 %shl_ln85_s, i24 %mul_ln85_8" [nn.cpp:85]   --->   Operation 5495 'add' 'add_ln85_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5496 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_8)   --->   "%mul_ln85_9 = mul i24 %zext_ln85_16, i24 16776421" [nn.cpp:85]   --->   Operation 5496 'mul' 'mul_ln85_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5497 [1/1] (0.00ns)   --->   "%tmp_580 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_7, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5497 'partselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5498 [1/1] (0.00ns)   --->   "%shl_ln85_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_580, i8 0" [nn.cpp:85]   --->   Operation 5498 'bitconcatenate' 'shl_ln85_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5499 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_8 = add i24 %shl_ln85_10, i24 %mul_ln85_9" [nn.cpp:85]   --->   Operation 5499 'add' 'add_ln85_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5500 [1/1] (0.00ns)   --->   "%zext_ln85_17 = zext i15 %layer1_output_52" [nn.cpp:85]   --->   Operation 5500 'zext' 'zext_ln85_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5501 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_9)   --->   "%mul_ln85_10 = mul i21 %zext_ln85_18, i21 49" [nn.cpp:85]   --->   Operation 5501 'mul' 'mul_ln85_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5502 [1/1] (0.00ns)   --->   "%zext_ln85_23 = zext i15 %layer1_output_54" [nn.cpp:85]   --->   Operation 5502 'zext' 'zext_ln85_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5503 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_11)   --->   "%mul_ln85_11 = mul i24 %zext_ln85_23, i24 16776632" [nn.cpp:85]   --->   Operation 5503 'mul' 'mul_ln85_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5504 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_22)   --->   "%mul_ln85_21 = mul i24 %zext_ln85_43, i24 16776267" [nn.cpp:85]   --->   Operation 5504 'mul' 'mul_ln85_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5505 [1/1] (0.00ns)   --->   "%shl_ln85_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_595, i8 0" [nn.cpp:85]   --->   Operation 5505 'bitconcatenate' 'shl_ln85_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5506 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_22 = add i24 %shl_ln85_27, i24 %mul_ln85_21" [nn.cpp:85]   --->   Operation 5506 'add' 'add_ln85_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5507 [1/1] (0.00ns)   --->   "%zext_ln85_44 = zext i15 %layer1_output_44" [nn.cpp:85]   --->   Operation 5507 'zext' 'zext_ln85_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5508 [1/1] (0.00ns)   --->   "%zext_ln85_45 = zext i15 %layer1_output_44" [nn.cpp:85]   --->   Operation 5508 'zext' 'zext_ln85_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5509 [1/1] (5.58ns)   --->   "%mul_ln85_22 = mul i20 %zext_ln85_45, i20 19" [nn.cpp:85]   --->   Operation 5509 'mul' 'mul_ln85_22' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5510 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_24)   --->   "%mul_ln85_23 = mul i24 %zext_ln85_48, i24 16776378" [nn.cpp:85]   --->   Operation 5510 'mul' 'mul_ln85_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5511 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_36)   --->   "%mul_ln85_31 = mul i24 %zext_ln85_66, i24 16776404" [nn.cpp:85]   --->   Operation 5511 'mul' 'mul_ln85_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5512 [1/1] (0.00ns)   --->   "%shl_ln85_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_609, i8 0" [nn.cpp:85]   --->   Operation 5512 'bitconcatenate' 'shl_ln85_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5513 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_36 = add i24 %shl_ln85_48, i24 %mul_ln85_31" [nn.cpp:85]   --->   Operation 5513 'add' 'add_ln85_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5514 [1/1] (0.00ns)   --->   "%zext_ln85_67 = zext i15 %layer1_output_51" [nn.cpp:85]   --->   Operation 5514 'zext' 'zext_ln85_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5515 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_37)   --->   "%mul_ln85_32 = mul i24 %zext_ln85_67, i24 16775899" [nn.cpp:85]   --->   Operation 5515 'mul' 'mul_ln85_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5516 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_53 = add i24 %shl_ln85_67, i24 %mul_ln85_46" [nn.cpp:85]   --->   Operation 5516 'add' 'add_ln85_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5517 [1/1] (0.00ns)   --->   "%shl_ln85_68 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i15.i5, i15 %layer1_output_43, i5 0" [nn.cpp:85]   --->   Operation 5517 'bitconcatenate' 'shl_ln85_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5518 [1/1] (0.00ns)   --->   "%zext_ln85_87 = zext i20 %shl_ln85_68" [nn.cpp:85]   --->   Operation 5518 'zext' 'zext_ln85_87' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5519 [1/1] (0.00ns)   --->   "%shl_ln85_69 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_43, i2 0" [nn.cpp:85]   --->   Operation 5519 'bitconcatenate' 'shl_ln85_69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5520 [1/1] (0.00ns)   --->   "%zext_ln85_88 = zext i17 %shl_ln85_69" [nn.cpp:85]   --->   Operation 5520 'zext' 'zext_ln85_88' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5521 [1/1] (0.00ns)   --->   "%zext_ln85_89 = zext i17 %shl_ln85_69" [nn.cpp:85]   --->   Operation 5521 'zext' 'zext_ln85_89' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5522 [1/1] (2.28ns)   --->   "%sub_ln85_9 = sub i21 %zext_ln85_89, i21 %zext_ln85_87" [nn.cpp:85]   --->   Operation 5522 'sub' 'sub_ln85_9' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5523 [1/1] (0.00ns)   --->   "%tmp_627 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_53, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5523 'partselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5524 [1/1] (0.00ns)   --->   "%shl_ln85_70 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_627, i8 0" [nn.cpp:85]   --->   Operation 5524 'bitconcatenate' 'shl_ln85_70' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5525 [1/1] (0.00ns)   --->   "%sext_ln85_12 = sext i21 %sub_ln85_9" [nn.cpp:85]   --->   Operation 5525 'sext' 'sext_ln85_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5526 [1/1] (2.42ns)   --->   "%add_ln85_54 = add i24 %shl_ln85_70, i24 %sext_ln85_12" [nn.cpp:85]   --->   Operation 5526 'add' 'add_ln85_54' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5527 [1/1] (0.00ns)   --->   "%tmp_628 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_54, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5527 'partselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5528 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_57)   --->   "%mul_ln85_47 = mul i24 %zext_ln85_17, i24 16776380" [nn.cpp:85]   --->   Operation 5528 'mul' 'mul_ln85_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5529 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_67 = add i24 %shl_ln85_87, i24 %mul_ln85_57" [nn.cpp:85]   --->   Operation 5529 'add' 'add_ln85_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5530 [1/1] (0.00ns)   --->   "%tmp_641 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_67, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5530 'partselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5531 [1/1] (0.00ns)   --->   "%shl_ln85_88 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_641, i8 0" [nn.cpp:85]   --->   Operation 5531 'bitconcatenate' 'shl_ln85_88' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5532 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_68)   --->   "%mul_ln85_58 = mul i24 %zext_ln85_14, i24 636" [nn.cpp:85]   --->   Operation 5532 'mul' 'mul_ln85_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5533 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_68 = add i24 %shl_ln85_88, i24 %mul_ln85_58" [nn.cpp:85]   --->   Operation 5533 'add' 'add_ln85_68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5534 [1/1] (0.00ns)   --->   "%shl_ln85_89 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %layer1_output_43, i6 0" [nn.cpp:85]   --->   Operation 5534 'bitconcatenate' 'shl_ln85_89' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5535 [1/1] (0.00ns)   --->   "%zext_ln85_97 = zext i21 %shl_ln85_89" [nn.cpp:85]   --->   Operation 5535 'zext' 'zext_ln85_97' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5536 [1/1] (2.31ns)   --->   "%sub_ln85_12 = sub i22 0, i22 %zext_ln85_97" [nn.cpp:85]   --->   Operation 5536 'sub' 'sub_ln85_12' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5537 [1/1] (0.00ns)   --->   "%sext_ln85_15 = sext i22 %sub_ln85_12" [nn.cpp:85]   --->   Operation 5537 'sext' 'sext_ln85_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5538 [1/1] (2.35ns)   --->   "%sub_ln85_13 = sub i23 %sext_ln85_15, i23 %zext_ln85_88" [nn.cpp:85]   --->   Operation 5538 'sub' 'sub_ln85_13' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5539 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_80 = add i24 %shl_ln85_104, i24 %mul_ln85_68" [nn.cpp:85]   --->   Operation 5539 'add' 'add_ln85_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5540 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_81)   --->   "%mul_ln85_69 = mul i22 %zext_ln85_65, i22 4194254" [nn.cpp:85]   --->   Operation 5540 'mul' 'mul_ln85_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5541 [1/1] (0.00ns)   --->   "%tmp_654 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_80, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5541 'partselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5542 [1/1] (0.00ns)   --->   "%shl_ln85_105 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_654, i8 0" [nn.cpp:85]   --->   Operation 5542 'bitconcatenate' 'shl_ln85_105' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5543 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_81)   --->   "%sext_ln85_21 = sext i22 %mul_ln85_69" [nn.cpp:85]   --->   Operation 5543 'sext' 'sext_ln85_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5544 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_81 = add i24 %shl_ln85_105, i24 %sext_ln85_21" [nn.cpp:85]   --->   Operation 5544 'add' 'add_ln85_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5545 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_82)   --->   "%mul_ln85_70 = mul i24 %zext_ln85_107, i24 444" [nn.cpp:85]   --->   Operation 5545 'mul' 'mul_ln85_70' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5546 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_83)   --->   "%mul_ln85_71 = mul i22 %zext_ln85_44, i22 70" [nn.cpp:85]   --->   Operation 5546 'mul' 'mul_ln85_71' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5547 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_93)   --->   "%mul_ln85_79 = mul i21 %zext_ln85_86, i21 2097126" [nn.cpp:85]   --->   Operation 5547 'mul' 'mul_ln85_79' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5548 [1/1] (0.00ns)   --->   "%zext_ln85_119 = zext i15 %layer1_output_45" [nn.cpp:85]   --->   Operation 5548 'zext' 'zext_ln85_119' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5549 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_104 = add i24 %shl_ln85_133, i24 %mul_ln85_89" [nn.cpp:85]   --->   Operation 5549 'add' 'add_ln85_104' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5550 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_105)   --->   "%mul_ln85_90 = mul i22 %zext_ln85_109, i22 4194245" [nn.cpp:85]   --->   Operation 5550 'mul' 'mul_ln85_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5551 [1/1] (0.00ns)   --->   "%tmp_678 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_104, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5551 'partselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5552 [1/1] (0.00ns)   --->   "%shl_ln85_134 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_678, i8 0" [nn.cpp:85]   --->   Operation 5552 'bitconcatenate' 'shl_ln85_134' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5553 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_105)   --->   "%sext_ln85_29 = sext i22 %mul_ln85_90" [nn.cpp:85]   --->   Operation 5553 'sext' 'sext_ln85_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5554 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_105 = add i24 %shl_ln85_134, i24 %sext_ln85_29" [nn.cpp:85]   --->   Operation 5554 'add' 'add_ln85_105' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5555 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_107)   --->   "%mul_ln85_91 = mul i24 %zext_ln85_23, i24 16777061" [nn.cpp:85]   --->   Operation 5555 'mul' 'mul_ln85_91' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5556 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_113 = add i24 %shl_ln85_144, i24 %mul_ln85_97" [nn.cpp:85]   --->   Operation 5556 'add' 'add_ln85_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5557 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_114)   --->   "%mul_ln85_98 = mul i22 %zext_ln85_35, i22 122" [nn.cpp:85]   --->   Operation 5557 'mul' 'mul_ln85_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5558 [1/1] (0.00ns)   --->   "%tmp_687 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_113, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5558 'partselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5559 [1/1] (0.00ns)   --->   "%shl_ln85_145 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_687, i8 0" [nn.cpp:85]   --->   Operation 5559 'bitconcatenate' 'shl_ln85_145' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5560 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_114)   --->   "%zext_ln85_135 = zext i22 %mul_ln85_98" [nn.cpp:85]   --->   Operation 5560 'zext' 'zext_ln85_135' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5561 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_114 = add i24 %shl_ln85_145, i24 %zext_ln85_135" [nn.cpp:85]   --->   Operation 5561 'add' 'add_ln85_114' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5562 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_116)   --->   "%mul_ln85_99 = mul i23 %zext_ln85_95, i23 164" [nn.cpp:85]   --->   Operation 5562 'mul' 'mul_ln85_99' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5563 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_117)   --->   "%mul_ln85_100 = mul i24 %zext_ln85_43, i24 16776781" [nn.cpp:85]   --->   Operation 5563 'mul' 'mul_ln85_100' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5564 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_130 = add i24 %shl_ln85_165, i24 %mul_ln85_112" [nn.cpp:85]   --->   Operation 5564 'add' 'add_ln85_130' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5565 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_131)   --->   "%mul_ln85_113 = mul i21 %zext_ln85_106, i21 54" [nn.cpp:85]   --->   Operation 5565 'mul' 'mul_ln85_113' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5566 [1/1] (0.00ns)   --->   "%tmp_705 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_130, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5566 'partselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5567 [1/1] (0.00ns)   --->   "%shl_ln85_166 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_705, i8 0" [nn.cpp:85]   --->   Operation 5567 'bitconcatenate' 'shl_ln85_166' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5568 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_131)   --->   "%zext_ln85_148 = zext i21 %mul_ln85_113" [nn.cpp:85]   --->   Operation 5568 'zext' 'zext_ln85_148' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5569 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_131 = add i24 %shl_ln85_166, i24 %zext_ln85_148" [nn.cpp:85]   --->   Operation 5569 'add' 'add_ln85_131' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5570 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_132)   --->   "%mul_ln85_114 = mul i23 %zext_ln85_85, i23 8388537" [nn.cpp:85]   --->   Operation 5570 'mul' 'mul_ln85_114' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5571 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_134)   --->   "%mul_ln85_115 = mul i22 %zext_ln85_119, i22 114" [nn.cpp:85]   --->   Operation 5571 'mul' 'mul_ln85_115' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 6.77>
ST_27 : Operation 5572 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_8 = add i24 %shl_ln85_10, i24 %mul_ln85_9" [nn.cpp:85]   --->   Operation 5572 'add' 'add_ln85_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5573 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_9)   --->   "%mul_ln85_10 = mul i21 %zext_ln85_18, i21 49" [nn.cpp:85]   --->   Operation 5573 'mul' 'mul_ln85_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5574 [1/1] (0.00ns)   --->   "%tmp_581 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_8, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5574 'partselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5575 [1/1] (0.00ns)   --->   "%shl_ln85_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_581, i8 0" [nn.cpp:85]   --->   Operation 5575 'bitconcatenate' 'shl_ln85_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5576 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_9)   --->   "%zext_ln85_19 = zext i21 %mul_ln85_10" [nn.cpp:85]   --->   Operation 5576 'zext' 'zext_ln85_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5577 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_9 = add i24 %shl_ln85_11, i24 %zext_ln85_19" [nn.cpp:85]   --->   Operation 5577 'add' 'add_ln85_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5578 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_11)   --->   "%mul_ln85_11 = mul i24 %zext_ln85_23, i24 16776632" [nn.cpp:85]   --->   Operation 5578 'mul' 'mul_ln85_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5579 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_22 = add i24 %shl_ln85_27, i24 %mul_ln85_21" [nn.cpp:85]   --->   Operation 5579 'add' 'add_ln85_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5580 [1/1] (0.00ns)   --->   "%tmp_596 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_22, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5580 'partselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5581 [1/1] (0.00ns)   --->   "%shl_ln85_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_596, i8 0" [nn.cpp:85]   --->   Operation 5581 'bitconcatenate' 'shl_ln85_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5582 [1/1] (0.00ns)   --->   "%zext_ln85_46 = zext i20 %mul_ln85_22" [nn.cpp:85]   --->   Operation 5582 'zext' 'zext_ln85_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5583 [1/1] (2.42ns)   --->   "%add_ln85_23 = add i24 %shl_ln85_28, i24 %zext_ln85_46" [nn.cpp:85]   --->   Operation 5583 'add' 'add_ln85_23' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5584 [1/1] (0.00ns)   --->   "%zext_ln85_47 = zext i15 %layer1_output_47" [nn.cpp:85]   --->   Operation 5584 'zext' 'zext_ln85_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5585 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_24)   --->   "%mul_ln85_23 = mul i24 %zext_ln85_48, i24 16776378" [nn.cpp:85]   --->   Operation 5585 'mul' 'mul_ln85_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5586 [1/1] (0.00ns)   --->   "%tmp_597 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_23, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5586 'partselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5587 [1/1] (0.00ns)   --->   "%shl_ln85_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_597, i8 0" [nn.cpp:85]   --->   Operation 5587 'bitconcatenate' 'shl_ln85_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5588 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_24 = add i24 %shl_ln85_29, i24 %mul_ln85_23" [nn.cpp:85]   --->   Operation 5588 'add' 'add_ln85_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5589 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_36 = add i24 %shl_ln85_48, i24 %mul_ln85_31" [nn.cpp:85]   --->   Operation 5589 'add' 'add_ln85_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5590 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_37)   --->   "%mul_ln85_32 = mul i24 %zext_ln85_67, i24 16775899" [nn.cpp:85]   --->   Operation 5590 'mul' 'mul_ln85_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5591 [1/1] (0.00ns)   --->   "%tmp_610 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_36, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5591 'partselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5592 [1/1] (0.00ns)   --->   "%zext_ln85_90 = zext i15 %layer1_output_49" [nn.cpp:85]   --->   Operation 5592 'zext' 'zext_ln85_90' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5593 [1/1] (0.00ns)   --->   "%shl_ln85_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %layer1_output_49, i6 0" [nn.cpp:85]   --->   Operation 5593 'bitconcatenate' 'shl_ln85_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5594 [1/1] (0.00ns)   --->   "%shl_ln85_71 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_628, i8 0" [nn.cpp:85]   --->   Operation 5594 'bitconcatenate' 'shl_ln85_71' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5595 [1/1] (0.00ns)   --->   "%zext_ln85_91 = zext i21 %shl_ln85_2" [nn.cpp:85]   --->   Operation 5595 'zext' 'zext_ln85_91' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5596 [1/1] (2.42ns)   --->   "%add_ln85_55 = add i24 %shl_ln85_71, i24 %zext_ln85_91" [nn.cpp:85]   --->   Operation 5596 'add' 'add_ln85_55' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5597 [1/1] (0.00ns)   --->   "%shl_ln85_72 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %layer1_output_51, i9 0" [nn.cpp:85]   --->   Operation 5597 'bitconcatenate' 'shl_ln85_72' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5598 [1/1] (0.00ns)   --->   "%shl_ln85_73 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %layer1_output_51, i6 0" [nn.cpp:85]   --->   Operation 5598 'bitconcatenate' 'shl_ln85_73' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5599 [1/1] (0.00ns)   --->   "%zext_ln85_92 = zext i21 %shl_ln85_73" [nn.cpp:85]   --->   Operation 5599 'zext' 'zext_ln85_92' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85_10 = sub i24 %shl_ln85_72, i24 %zext_ln85_92" [nn.cpp:85]   --->   Operation 5600 'sub' 'sub_ln85_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5601 [1/1] (0.00ns)   --->   "%tmp_629 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_55, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5601 'partselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5602 [1/1] (0.00ns)   --->   "%shl_ln85_74 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_629, i8 0" [nn.cpp:85]   --->   Operation 5602 'bitconcatenate' 'shl_ln85_74' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5603 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln85_56 = add i24 %shl_ln85_74, i24 %sub_ln85_10" [nn.cpp:85]   --->   Operation 5603 'add' 'add_ln85_56' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5604 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_57)   --->   "%mul_ln85_47 = mul i24 %zext_ln85_17, i24 16776380" [nn.cpp:85]   --->   Operation 5604 'mul' 'mul_ln85_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5605 [1/1] (0.00ns)   --->   "%tmp_630 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_56, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5605 'partselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5606 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_58)   --->   "%mul_ln85_48 = mul i24 %zext_ln85_23, i24 394" [nn.cpp:85]   --->   Operation 5606 'mul' 'mul_ln85_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5607 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_68 = add i24 %shl_ln85_88, i24 %mul_ln85_58" [nn.cpp:85]   --->   Operation 5607 'add' 'add_ln85_68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5608 [1/1] (0.00ns)   --->   "%tmp_642 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_68, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5608 'partselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5609 [1/1] (0.00ns)   --->   "%shl_ln85_90 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_642, i8 0" [nn.cpp:85]   --->   Operation 5609 'bitconcatenate' 'shl_ln85_90' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5610 [1/1] (0.00ns)   --->   "%sext_ln85_16 = sext i23 %sub_ln85_13" [nn.cpp:85]   --->   Operation 5610 'sext' 'sext_ln85_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5611 [1/1] (2.42ns)   --->   "%add_ln85_69 = add i24 %shl_ln85_90, i24 %sext_ln85_16" [nn.cpp:85]   --->   Operation 5611 'add' 'add_ln85_69' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5612 [1/1] (0.00ns)   --->   "%tmp_643 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_69, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5612 'partselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5613 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_81 = add i24 %shl_ln85_105, i24 %sext_ln85_21" [nn.cpp:85]   --->   Operation 5613 'add' 'add_ln85_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5614 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_82)   --->   "%mul_ln85_70 = mul i24 %zext_ln85_107, i24 444" [nn.cpp:85]   --->   Operation 5614 'mul' 'mul_ln85_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5615 [1/1] (0.00ns)   --->   "%tmp_655 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_81, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5615 'partselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5616 [1/1] (0.00ns)   --->   "%shl_ln85_106 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_655, i8 0" [nn.cpp:85]   --->   Operation 5616 'bitconcatenate' 'shl_ln85_106' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5617 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_82 = add i24 %shl_ln85_106, i24 %mul_ln85_70" [nn.cpp:85]   --->   Operation 5617 'add' 'add_ln85_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5618 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_83)   --->   "%mul_ln85_71 = mul i22 %zext_ln85_44, i22 70" [nn.cpp:85]   --->   Operation 5618 'mul' 'mul_ln85_71' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5619 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_85)   --->   "%mul_ln85_72 = mul i24 %zext_ln85_23, i24 355" [nn.cpp:85]   --->   Operation 5619 'mul' 'mul_ln85_72' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5620 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_93)   --->   "%mul_ln85_79 = mul i21 %zext_ln85_86, i21 2097126" [nn.cpp:85]   --->   Operation 5620 'mul' 'mul_ln85_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5621 [1/1] (0.00ns)   --->   "%shl_ln85_121 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_666, i8 0" [nn.cpp:85]   --->   Operation 5621 'bitconcatenate' 'shl_ln85_121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5622 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_93)   --->   "%sext_ln85_25 = sext i21 %mul_ln85_79" [nn.cpp:85]   --->   Operation 5622 'sext' 'sext_ln85_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5623 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_93 = add i24 %shl_ln85_121, i24 %sext_ln85_25" [nn.cpp:85]   --->   Operation 5623 'add' 'add_ln85_93' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5624 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_95)   --->   "%mul_ln85_80 = mul i23 %zext_ln85_47, i23 157" [nn.cpp:85]   --->   Operation 5624 'mul' 'mul_ln85_80' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5625 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_105 = add i24 %shl_ln85_134, i24 %sext_ln85_29" [nn.cpp:85]   --->   Operation 5625 'add' 'add_ln85_105' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5626 [1/1] (0.00ns)   --->   "%shl_ln85_135 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i15.i5, i15 %layer1_output_49, i5 0" [nn.cpp:85]   --->   Operation 5626 'bitconcatenate' 'shl_ln85_135' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5627 [1/1] (0.00ns)   --->   "%zext_ln85_128 = zext i20 %shl_ln85_135" [nn.cpp:85]   --->   Operation 5627 'zext' 'zext_ln85_128' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5628 [1/1] (2.28ns)   --->   "%add_ln85_141 = add i21 %zext_ln85_128, i21 %zext_ln85_90" [nn.cpp:85]   --->   Operation 5628 'add' 'add_ln85_141' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5629 [1/1] (0.00ns)   --->   "%tmp_679 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_105, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5629 'partselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5630 [1/1] (0.00ns)   --->   "%shl_ln85_136 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_679, i8 0" [nn.cpp:85]   --->   Operation 5630 'bitconcatenate' 'shl_ln85_136' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5631 [1/1] (0.00ns)   --->   "%zext_ln85_129 = zext i21 %add_ln85_141" [nn.cpp:85]   --->   Operation 5631 'zext' 'zext_ln85_129' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5632 [1/1] (2.42ns)   --->   "%add_ln85_106 = add i24 %shl_ln85_136, i24 %zext_ln85_129" [nn.cpp:85]   --->   Operation 5632 'add' 'add_ln85_106' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5633 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_107)   --->   "%mul_ln85_91 = mul i24 %zext_ln85_23, i24 16777061" [nn.cpp:85]   --->   Operation 5633 'mul' 'mul_ln85_91' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5634 [1/1] (0.00ns)   --->   "%tmp_680 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_106, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5634 'partselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5635 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_114 = add i24 %shl_ln85_145, i24 %zext_ln85_135" [nn.cpp:85]   --->   Operation 5635 'add' 'add_ln85_114' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5636 [1/1] (0.00ns)   --->   "%zext_ln85_136 = zext i15 %layer1_output_33" [nn.cpp:85]   --->   Operation 5636 'zext' 'zext_ln85_136' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5637 [1/1] (0.00ns)   --->   "%tmp_688 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_33, i4 0" [nn.cpp:85]   --->   Operation 5637 'bitconcatenate' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5638 [1/1] (0.00ns)   --->   "%zext_ln85_137 = zext i19 %tmp_688" [nn.cpp:85]   --->   Operation 5638 'zext' 'zext_ln85_137' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5639 [1/1] (2.25ns)   --->   "%sub_ln85_27 = sub i20 %zext_ln85_136, i20 %zext_ln85_137" [nn.cpp:85]   --->   Operation 5639 'sub' 'sub_ln85_27' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5640 [1/1] (0.00ns)   --->   "%tmp_689 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_114, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5640 'partselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5641 [1/1] (0.00ns)   --->   "%shl_ln85_146 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_689, i8 0" [nn.cpp:85]   --->   Operation 5641 'bitconcatenate' 'shl_ln85_146' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5642 [1/1] (0.00ns)   --->   "%sext_ln85_31 = sext i20 %sub_ln85_27" [nn.cpp:85]   --->   Operation 5642 'sext' 'sext_ln85_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5643 [1/1] (2.42ns)   --->   "%add_ln85_115 = add i24 %shl_ln85_146, i24 %sext_ln85_31" [nn.cpp:85]   --->   Operation 5643 'add' 'add_ln85_115' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5644 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_116)   --->   "%mul_ln85_99 = mul i23 %zext_ln85_95, i23 164" [nn.cpp:85]   --->   Operation 5644 'mul' 'mul_ln85_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5645 [1/1] (0.00ns)   --->   "%tmp_690 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_115, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5645 'partselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5646 [1/1] (0.00ns)   --->   "%shl_ln85_147 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_690, i8 0" [nn.cpp:85]   --->   Operation 5646 'bitconcatenate' 'shl_ln85_147' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5647 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_116)   --->   "%zext_ln85_138 = zext i23 %mul_ln85_99" [nn.cpp:85]   --->   Operation 5647 'zext' 'zext_ln85_138' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5648 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_116 = add i24 %shl_ln85_147, i24 %zext_ln85_138" [nn.cpp:85]   --->   Operation 5648 'add' 'add_ln85_116' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5649 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_117)   --->   "%mul_ln85_100 = mul i24 %zext_ln85_43, i24 16776781" [nn.cpp:85]   --->   Operation 5649 'mul' 'mul_ln85_100' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5650 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_118)   --->   "%mul_ln85_101 = mul i24 %zext_ln85_139, i24 16776759" [nn.cpp:85]   --->   Operation 5650 'mul' 'mul_ln85_101' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5651 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_131 = add i24 %shl_ln85_166, i24 %zext_ln85_148" [nn.cpp:85]   --->   Operation 5651 'add' 'add_ln85_131' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5652 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_132)   --->   "%mul_ln85_114 = mul i23 %zext_ln85_85, i23 8388537" [nn.cpp:85]   --->   Operation 5652 'mul' 'mul_ln85_114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5653 [1/1] (0.00ns)   --->   "%tmp_706 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_131, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5653 'partselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5654 [1/1] (0.00ns)   --->   "%shl_ln85_167 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_706, i8 0" [nn.cpp:85]   --->   Operation 5654 'bitconcatenate' 'shl_ln85_167' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5655 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_132)   --->   "%sext_ln85_36 = sext i23 %mul_ln85_114" [nn.cpp:85]   --->   Operation 5655 'sext' 'sext_ln85_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5656 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_132 = add i24 %shl_ln85_167, i24 %sext_ln85_36" [nn.cpp:85]   --->   Operation 5656 'add' 'add_ln85_132' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5657 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_134)   --->   "%mul_ln85_115 = mul i22 %zext_ln85_119, i22 114" [nn.cpp:85]   --->   Operation 5657 'mul' 'mul_ln85_115' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5658 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_135)   --->   "%mul_ln85_116 = mul i24 %zext_ln85_127, i24 419" [nn.cpp:85]   --->   Operation 5658 'mul' 'mul_ln85_116' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 6.73>
ST_28 : Operation 5659 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_9 = add i24 %shl_ln85_11, i24 %zext_ln85_19" [nn.cpp:85]   --->   Operation 5659 'add' 'add_ln85_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5660 [1/1] (0.00ns)   --->   "%zext_ln85_20 = zext i15 %layer1_output_53" [nn.cpp:85]   --->   Operation 5660 'zext' 'zext_ln85_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5661 [1/1] (0.00ns)   --->   "%zext_ln85_21 = zext i15 %layer1_output_53" [nn.cpp:85]   --->   Operation 5661 'zext' 'zext_ln85_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5662 [1/1] (0.00ns)   --->   "%shl_ln85_12 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_53, i3 0" [nn.cpp:85]   --->   Operation 5662 'bitconcatenate' 'shl_ln85_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5663 [1/1] (0.00ns)   --->   "%zext_ln85_22 = zext i18 %shl_ln85_12" [nn.cpp:85]   --->   Operation 5663 'zext' 'zext_ln85_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5664 [1/1] (2.21ns)   --->   "%sub_ln85 = sub i19 %zext_ln85_22, i19 %zext_ln85_21" [nn.cpp:85]   --->   Operation 5664 'sub' 'sub_ln85' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5665 [1/1] (0.00ns)   --->   "%tmp_582 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_9, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5665 'partselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5666 [1/1] (0.00ns)   --->   "%shl_ln85_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_582, i8 0" [nn.cpp:85]   --->   Operation 5666 'bitconcatenate' 'shl_ln85_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5667 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i19 %sub_ln85" [nn.cpp:85]   --->   Operation 5667 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5668 [1/1] (2.42ns)   --->   "%add_ln85_10 = add i24 %shl_ln85_13, i24 %sext_ln85" [nn.cpp:85]   --->   Operation 5668 'add' 'add_ln85_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5669 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_11)   --->   "%mul_ln85_11 = mul i24 %zext_ln85_23, i24 16776632" [nn.cpp:85]   --->   Operation 5669 'mul' 'mul_ln85_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5670 [1/1] (0.00ns)   --->   "%tmp_583 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_10, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5670 'partselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5671 [1/1] (0.00ns)   --->   "%shl_ln85_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_583, i8 0" [nn.cpp:85]   --->   Operation 5671 'bitconcatenate' 'shl_ln85_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5672 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_11 = add i24 %shl_ln85_14, i24 %mul_ln85_11" [nn.cpp:85]   --->   Operation 5672 'add' 'add_ln85_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5673 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_24 = add i24 %shl_ln85_29, i24 %mul_ln85_23" [nn.cpp:85]   --->   Operation 5673 'add' 'add_ln85_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5674 [1/1] (0.00ns)   --->   "%shl_ln85_30 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_56, i3 0" [nn.cpp:85]   --->   Operation 5674 'bitconcatenate' 'shl_ln85_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5675 [1/1] (0.00ns)   --->   "%zext_ln85_49 = zext i18 %shl_ln85_30" [nn.cpp:85]   --->   Operation 5675 'zext' 'zext_ln85_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5676 [1/1] (2.21ns)   --->   "%sub_ln85_1 = sub i19 0, i19 %zext_ln85_49" [nn.cpp:85]   --->   Operation 5676 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5677 [1/1] (0.00ns)   --->   "%tmp_598 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_24, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5677 'partselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5678 [1/1] (0.00ns)   --->   "%shl_ln85_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_598, i8 0" [nn.cpp:85]   --->   Operation 5678 'bitconcatenate' 'shl_ln85_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5679 [1/1] (0.00ns)   --->   "%sext_ln85_3 = sext i19 %sub_ln85_1" [nn.cpp:85]   --->   Operation 5679 'sext' 'sext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5680 [1/1] (2.42ns)   --->   "%add_ln85_25 = add i24 %shl_ln85_31, i24 %sext_ln85_3" [nn.cpp:85]   --->   Operation 5680 'add' 'add_ln85_25' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5681 [1/1] (0.00ns)   --->   "%sum_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_25, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5681 'partselect' 'sum_115' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5682 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_37)   --->   "%mul_ln85_32 = mul i24 %zext_ln85_67, i24 16775899" [nn.cpp:85]   --->   Operation 5682 'mul' 'mul_ln85_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5683 [1/1] (0.00ns)   --->   "%shl_ln85_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_610, i8 0" [nn.cpp:85]   --->   Operation 5683 'bitconcatenate' 'shl_ln85_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5684 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_37 = add i24 %shl_ln85_49, i24 %mul_ln85_32" [nn.cpp:85]   --->   Operation 5684 'add' 'add_ln85_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5685 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_57)   --->   "%mul_ln85_47 = mul i24 %zext_ln85_17, i24 16776380" [nn.cpp:85]   --->   Operation 5685 'mul' 'mul_ln85_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5686 [1/1] (0.00ns)   --->   "%shl_ln85_75 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_630, i8 0" [nn.cpp:85]   --->   Operation 5686 'bitconcatenate' 'shl_ln85_75' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5687 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_57 = add i24 %shl_ln85_75, i24 %mul_ln85_47" [nn.cpp:85]   --->   Operation 5687 'add' 'add_ln85_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5688 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_58)   --->   "%mul_ln85_48 = mul i24 %zext_ln85_23, i24 394" [nn.cpp:85]   --->   Operation 5688 'mul' 'mul_ln85_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5689 [1/1] (0.00ns)   --->   "%shl_ln85_91 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %layer1_output_56, i9 0" [nn.cpp:85]   --->   Operation 5689 'bitconcatenate' 'shl_ln85_91' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5690 [1/1] (0.00ns)   --->   "%shl_ln85_92 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %layer1_output_56, i6 0" [nn.cpp:85]   --->   Operation 5690 'bitconcatenate' 'shl_ln85_92' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5691 [1/1] (0.00ns)   --->   "%zext_ln85_98 = zext i21 %shl_ln85_92" [nn.cpp:85]   --->   Operation 5691 'zext' 'zext_ln85_98' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85_14 = sub i24 %shl_ln85_91, i24 %zext_ln85_98" [nn.cpp:85]   --->   Operation 5692 'sub' 'sub_ln85_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5693 [1/1] (0.00ns)   --->   "%shl_ln85_93 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_643, i8 0" [nn.cpp:85]   --->   Operation 5693 'bitconcatenate' 'shl_ln85_93' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5694 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln85_70 = add i24 %shl_ln85_93, i24 %sub_ln85_14" [nn.cpp:85]   --->   Operation 5694 'add' 'add_ln85_70' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5695 [1/1] (0.00ns)   --->   "%sum_121 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_70, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5695 'partselect' 'sum_121' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5696 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_82 = add i24 %shl_ln85_106, i24 %mul_ln85_70" [nn.cpp:85]   --->   Operation 5696 'add' 'add_ln85_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5697 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_83)   --->   "%mul_ln85_71 = mul i22 %zext_ln85_44, i22 70" [nn.cpp:85]   --->   Operation 5697 'mul' 'mul_ln85_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5698 [1/1] (0.00ns)   --->   "%tmp_656 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_82, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5698 'partselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5699 [1/1] (0.00ns)   --->   "%shl_ln85_107 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_656, i8 0" [nn.cpp:85]   --->   Operation 5699 'bitconcatenate' 'shl_ln85_107' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5700 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_83)   --->   "%zext_ln85_108 = zext i22 %mul_ln85_71" [nn.cpp:85]   --->   Operation 5700 'zext' 'zext_ln85_108' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5701 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_83 = add i24 %shl_ln85_107, i24 %zext_ln85_108" [nn.cpp:85]   --->   Operation 5701 'add' 'add_ln85_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5702 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_85)   --->   "%mul_ln85_72 = mul i24 %zext_ln85_23, i24 355" [nn.cpp:85]   --->   Operation 5702 'mul' 'mul_ln85_72' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5703 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_93 = add i24 %shl_ln85_121, i24 %sext_ln85_25" [nn.cpp:85]   --->   Operation 5703 'add' 'add_ln85_93' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5704 [1/1] (0.00ns)   --->   "%zext_ln85_118 = zext i15 %layer1_output_45" [nn.cpp:85]   --->   Operation 5704 'zext' 'zext_ln85_118' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5705 [1/1] (0.00ns)   --->   "%shl_ln85_122 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %layer1_output_45, i7 0" [nn.cpp:85]   --->   Operation 5705 'bitconcatenate' 'shl_ln85_122' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5706 [1/1] (0.00ns)   --->   "%zext_ln85_120 = zext i22 %shl_ln85_122" [nn.cpp:85]   --->   Operation 5706 'zext' 'zext_ln85_120' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5707 [1/1] (0.00ns)   --->   "%shl_ln85_123 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i15.i5, i15 %layer1_output_45, i5 0" [nn.cpp:85]   --->   Operation 5707 'bitconcatenate' 'shl_ln85_123' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5708 [1/1] (0.00ns)   --->   "%zext_ln85_121 = zext i20 %shl_ln85_123" [nn.cpp:85]   --->   Operation 5708 'zext' 'zext_ln85_121' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5709 [1/1] (2.35ns)   --->   "%sub_ln85_20 = sub i23 %zext_ln85_120, i23 %zext_ln85_121" [nn.cpp:85]   --->   Operation 5709 'sub' 'sub_ln85_20' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5710 [1/1] (0.00ns)   --->   "%tmp_667 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_93, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5710 'partselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5711 [1/1] (0.00ns)   --->   "%shl_ln85_124 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_667, i8 0" [nn.cpp:85]   --->   Operation 5711 'bitconcatenate' 'shl_ln85_124' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5712 [1/1] (0.00ns)   --->   "%sext_ln85_26 = sext i23 %sub_ln85_20" [nn.cpp:85]   --->   Operation 5712 'sext' 'sext_ln85_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5713 [1/1] (2.42ns)   --->   "%add_ln85_94 = add i24 %shl_ln85_124, i24 %sext_ln85_26" [nn.cpp:85]   --->   Operation 5713 'add' 'add_ln85_94' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5714 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_95)   --->   "%mul_ln85_80 = mul i23 %zext_ln85_47, i23 157" [nn.cpp:85]   --->   Operation 5714 'mul' 'mul_ln85_80' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5715 [1/1] (0.00ns)   --->   "%tmp_668 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_94, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5715 'partselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5716 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_96)   --->   "%mul_ln85_81 = mul i20 %zext_ln85_20, i20 26" [nn.cpp:85]   --->   Operation 5716 'mul' 'mul_ln85_81' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5717 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_107)   --->   "%mul_ln85_91 = mul i24 %zext_ln85_23, i24 16777061" [nn.cpp:85]   --->   Operation 5717 'mul' 'mul_ln85_91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5718 [1/1] (0.00ns)   --->   "%shl_ln85_137 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_680, i8 0" [nn.cpp:85]   --->   Operation 5718 'bitconcatenate' 'shl_ln85_137' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5719 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_107 = add i24 %shl_ln85_137, i24 %mul_ln85_91" [nn.cpp:85]   --->   Operation 5719 'add' 'add_ln85_107' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5720 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_116 = add i24 %shl_ln85_147, i24 %zext_ln85_138" [nn.cpp:85]   --->   Operation 5720 'add' 'add_ln85_116' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5721 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_117)   --->   "%mul_ln85_100 = mul i24 %zext_ln85_43, i24 16776781" [nn.cpp:85]   --->   Operation 5721 'mul' 'mul_ln85_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5722 [1/1] (0.00ns)   --->   "%tmp_691 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_116, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5722 'partselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5723 [1/1] (0.00ns)   --->   "%shl_ln85_148 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_691, i8 0" [nn.cpp:85]   --->   Operation 5723 'bitconcatenate' 'shl_ln85_148' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5724 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_117 = add i24 %shl_ln85_148, i24 %mul_ln85_100" [nn.cpp:85]   --->   Operation 5724 'add' 'add_ln85_117' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5725 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_118)   --->   "%mul_ln85_101 = mul i24 %zext_ln85_139, i24 16776759" [nn.cpp:85]   --->   Operation 5725 'mul' 'mul_ln85_101' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5726 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_120)   --->   "%mul_ln85_102 = mul i24 %zext_ln85_118, i24 16776549" [nn.cpp:85]   --->   Operation 5726 'mul' 'mul_ln85_102' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5727 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_132 = add i24 %shl_ln85_167, i24 %sext_ln85_36" [nn.cpp:85]   --->   Operation 5727 'add' 'add_ln85_132' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5728 [1/1] (0.00ns)   --->   "%tmp_707 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_132, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5728 'partselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5729 [1/1] (0.00ns)   --->   "%shl_ln85_168 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_707, i8 0" [nn.cpp:85]   --->   Operation 5729 'bitconcatenate' 'shl_ln85_168' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5730 [1/1] (2.42ns)   --->   "%add_ln85_133 = add i24 %shl_ln85_168, i24 %zext_ln85_46" [nn.cpp:85]   --->   Operation 5730 'add' 'add_ln85_133' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5731 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_134)   --->   "%mul_ln85_115 = mul i22 %zext_ln85_119, i22 114" [nn.cpp:85]   --->   Operation 5731 'mul' 'mul_ln85_115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5732 [1/1] (0.00ns)   --->   "%tmp_708 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_133, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5732 'partselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5733 [1/1] (0.00ns)   --->   "%shl_ln85_169 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_708, i8 0" [nn.cpp:85]   --->   Operation 5733 'bitconcatenate' 'shl_ln85_169' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5734 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_134)   --->   "%zext_ln85_149 = zext i22 %mul_ln85_115" [nn.cpp:85]   --->   Operation 5734 'zext' 'zext_ln85_149' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5735 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_134 = add i24 %shl_ln85_169, i24 %zext_ln85_149" [nn.cpp:85]   --->   Operation 5735 'add' 'add_ln85_134' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5736 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_135)   --->   "%mul_ln85_116 = mul i24 %zext_ln85_127, i24 419" [nn.cpp:85]   --->   Operation 5736 'mul' 'mul_ln85_116' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5737 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_136)   --->   "%mul_ln85_117 = mul i23 %zext_ln85_47, i23 8388529" [nn.cpp:85]   --->   Operation 5737 'mul' 'mul_ln85_117' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 6.84>
ST_29 : Operation 5738 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_11 = add i24 %shl_ln85_14, i24 %mul_ln85_11" [nn.cpp:85]   --->   Operation 5738 'add' 'add_ln85_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5739 [1/1] (0.00ns)   --->   "%sum_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_11, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5739 'partselect' 'sum_113' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5740 [1/1] (2.14ns)   --->   "%sum_192 = add i16 %sum_113, i16 124" [nn.cpp:87]   --->   Operation 5740 'add' 'sum_192' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5741 [1/1] (2.14ns)   --->   "%sum_193 = add i16 %sum_115, i16 417" [nn.cpp:87]   --->   Operation 5741 'add' 'sum_193' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5742 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_37 = add i24 %shl_ln85_49, i24 %mul_ln85_32" [nn.cpp:85]   --->   Operation 5742 'add' 'add_ln85_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5743 [1/1] (0.00ns)   --->   "%sum_117 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_37, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5743 'partselect' 'sum_117' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5744 [1/1] (2.14ns)   --->   "%sum_194 = add i16 %sum_117, i16 65445" [nn.cpp:87]   --->   Operation 5744 'add' 'sum_194' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5745 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_57 = add i24 %shl_ln85_75, i24 %mul_ln85_47" [nn.cpp:85]   --->   Operation 5745 'add' 'add_ln85_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5746 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_58)   --->   "%mul_ln85_48 = mul i24 %zext_ln85_23, i24 394" [nn.cpp:85]   --->   Operation 5746 'mul' 'mul_ln85_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5747 [1/1] (0.00ns)   --->   "%tmp_631 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_57, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5747 'partselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5748 [1/1] (0.00ns)   --->   "%shl_ln85_76 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_631, i8 0" [nn.cpp:85]   --->   Operation 5748 'bitconcatenate' 'shl_ln85_76' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5749 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_58 = add i24 %shl_ln85_76, i24 %mul_ln85_48" [nn.cpp:85]   --->   Operation 5749 'add' 'add_ln85_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5750 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_83 = add i24 %shl_ln85_107, i24 %zext_ln85_108" [nn.cpp:85]   --->   Operation 5750 'add' 'add_ln85_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5751 [1/1] (0.00ns)   --->   "%shl_ln85_108 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %layer1_output_48, i6 0" [nn.cpp:85]   --->   Operation 5751 'bitconcatenate' 'shl_ln85_108' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5752 [1/1] (0.00ns)   --->   "%zext_ln85_110 = zext i21 %shl_ln85_108" [nn.cpp:85]   --->   Operation 5752 'zext' 'zext_ln85_110' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5753 [1/1] (0.00ns)   --->   "%shl_ln85_109 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_48, i2 0" [nn.cpp:85]   --->   Operation 5753 'bitconcatenate' 'shl_ln85_109' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5754 [1/1] (0.00ns)   --->   "%zext_ln85_111 = zext i17 %shl_ln85_109" [nn.cpp:85]   --->   Operation 5754 'zext' 'zext_ln85_111' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5755 [1/1] (2.31ns)   --->   "%sub_ln85_17 = sub i22 %zext_ln85_110, i22 %zext_ln85_111" [nn.cpp:85]   --->   Operation 5755 'sub' 'sub_ln85_17' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5756 [1/1] (0.00ns)   --->   "%tmp_657 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_83, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5756 'partselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5757 [1/1] (0.00ns)   --->   "%shl_ln85_110 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_657, i8 0" [nn.cpp:85]   --->   Operation 5757 'bitconcatenate' 'shl_ln85_110' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5758 [1/1] (0.00ns)   --->   "%sext_ln85_22 = sext i22 %sub_ln85_17" [nn.cpp:85]   --->   Operation 5758 'sext' 'sext_ln85_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5759 [1/1] (2.42ns)   --->   "%add_ln85_84 = add i24 %shl_ln85_110, i24 %sext_ln85_22" [nn.cpp:85]   --->   Operation 5759 'add' 'add_ln85_84' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5760 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_85)   --->   "%mul_ln85_72 = mul i24 %zext_ln85_23, i24 355" [nn.cpp:85]   --->   Operation 5760 'mul' 'mul_ln85_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5761 [1/1] (0.00ns)   --->   "%tmp_658 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_84, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5761 'partselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5762 [1/1] (0.00ns)   --->   "%shl_ln85_111 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_658, i8 0" [nn.cpp:85]   --->   Operation 5762 'bitconcatenate' 'shl_ln85_111' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5763 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_85 = add i24 %shl_ln85_111, i24 %mul_ln85_72" [nn.cpp:85]   --->   Operation 5763 'add' 'add_ln85_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5764 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_95)   --->   "%mul_ln85_80 = mul i23 %zext_ln85_47, i23 157" [nn.cpp:85]   --->   Operation 5764 'mul' 'mul_ln85_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5765 [1/1] (0.00ns)   --->   "%shl_ln85_125 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_668, i8 0" [nn.cpp:85]   --->   Operation 5765 'bitconcatenate' 'shl_ln85_125' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5766 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_95)   --->   "%zext_ln85_122 = zext i23 %mul_ln85_80" [nn.cpp:85]   --->   Operation 5766 'zext' 'zext_ln85_122' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5767 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_95 = add i24 %shl_ln85_125, i24 %zext_ln85_122" [nn.cpp:85]   --->   Operation 5767 'add' 'add_ln85_95' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5768 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_96)   --->   "%mul_ln85_81 = mul i20 %zext_ln85_20, i20 26" [nn.cpp:85]   --->   Operation 5768 'mul' 'mul_ln85_81' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5769 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_107 = add i24 %shl_ln85_137, i24 %mul_ln85_91" [nn.cpp:85]   --->   Operation 5769 'add' 'add_ln85_107' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5770 [1/1] (0.00ns)   --->   "%sum_127 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_107, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5770 'partselect' 'sum_127' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5771 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_117 = add i24 %shl_ln85_148, i24 %mul_ln85_100" [nn.cpp:85]   --->   Operation 5771 'add' 'add_ln85_117' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5772 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_118)   --->   "%mul_ln85_101 = mul i24 %zext_ln85_139, i24 16776759" [nn.cpp:85]   --->   Operation 5772 'mul' 'mul_ln85_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5773 [1/1] (0.00ns)   --->   "%tmp_692 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_117, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5773 'partselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5774 [1/1] (0.00ns)   --->   "%shl_ln85_149 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_692, i8 0" [nn.cpp:85]   --->   Operation 5774 'bitconcatenate' 'shl_ln85_149' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5775 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_118 = add i24 %shl_ln85_149, i24 %mul_ln85_101" [nn.cpp:85]   --->   Operation 5775 'add' 'add_ln85_118' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5776 [1/1] (0.00ns)   --->   "%shl_ln85_150 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i15.i5, i15 %layer1_output_40, i5 0" [nn.cpp:85]   --->   Operation 5776 'bitconcatenate' 'shl_ln85_150' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5777 [1/1] (0.00ns)   --->   "%zext_ln85_140 = zext i20 %shl_ln85_150" [nn.cpp:85]   --->   Operation 5777 'zext' 'zext_ln85_140' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5778 [1/1] (2.28ns)   --->   "%sub_ln85_23 = sub i21 0, i21 %zext_ln85_140" [nn.cpp:85]   --->   Operation 5778 'sub' 'sub_ln85_23' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5779 [1/1] (0.00ns)   --->   "%sext_ln85_32 = sext i21 %sub_ln85_23" [nn.cpp:85]   --->   Operation 5779 'sext' 'sext_ln85_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5780 [1/1] (0.00ns)   --->   "%shl_ln85_151 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_40, i2 0" [nn.cpp:85]   --->   Operation 5780 'bitconcatenate' 'shl_ln85_151' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5781 [1/1] (0.00ns)   --->   "%zext_ln85_141 = zext i17 %shl_ln85_151" [nn.cpp:85]   --->   Operation 5781 'zext' 'zext_ln85_141' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5782 [1/1] (2.31ns)   --->   "%sub_ln85_24 = sub i22 %sext_ln85_32, i22 %zext_ln85_141" [nn.cpp:85]   --->   Operation 5782 'sub' 'sub_ln85_24' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5783 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_120)   --->   "%mul_ln85_102 = mul i24 %zext_ln85_118, i24 16776549" [nn.cpp:85]   --->   Operation 5783 'mul' 'mul_ln85_102' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5784 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_134 = add i24 %shl_ln85_169, i24 %zext_ln85_149" [nn.cpp:85]   --->   Operation 5784 'add' 'add_ln85_134' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5785 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_135)   --->   "%mul_ln85_116 = mul i24 %zext_ln85_127, i24 419" [nn.cpp:85]   --->   Operation 5785 'mul' 'mul_ln85_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5786 [1/1] (0.00ns)   --->   "%tmp_709 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_134, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5786 'partselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5787 [1/1] (0.00ns)   --->   "%shl_ln85_170 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_709, i8 0" [nn.cpp:85]   --->   Operation 5787 'bitconcatenate' 'shl_ln85_170' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 5788 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_135 = add i24 %shl_ln85_170, i24 %mul_ln85_116" [nn.cpp:85]   --->   Operation 5788 'add' 'add_ln85_135' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5789 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_136)   --->   "%mul_ln85_117 = mul i23 %zext_ln85_47, i23 8388529" [nn.cpp:85]   --->   Operation 5789 'mul' 'mul_ln85_117' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5790 [1/1] (2.31ns)   --->   "%add_ln85_143 = add i22 %zext_ln85_110, i22 %zext_ln85_111" [nn.cpp:85]   --->   Operation 5790 'add' 'add_ln85_143' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5791 [1/1] (2.14ns)   --->   "%icmp_ln27 = icmp_sgt  i16 %sum_193, i16 %sum_192" [nn.cpp:27->nn.cpp:92]   --->   Operation 5791 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.87>
ST_30 : Operation 5792 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_58 = add i24 %shl_ln85_76, i24 %mul_ln85_48" [nn.cpp:85]   --->   Operation 5792 'add' 'add_ln85_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5793 [1/1] (0.00ns)   --->   "%sum_119 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_58, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5793 'partselect' 'sum_119' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5794 [1/1] (2.14ns)   --->   "%sum_195 = add i16 %sum_119, i16 65418" [nn.cpp:87]   --->   Operation 5794 'add' 'sum_195' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5795 [1/1] (2.14ns)   --->   "%sum_196 = add i16 %sum_121, i16 674" [nn.cpp:87]   --->   Operation 5795 'add' 'sum_196' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5796 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_85 = add i24 %shl_ln85_111, i24 %mul_ln85_72" [nn.cpp:85]   --->   Operation 5796 'add' 'add_ln85_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5797 [1/1] (0.00ns)   --->   "%sum_123 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_85, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5797 'partselect' 'sum_123' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5798 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_95 = add i24 %shl_ln85_125, i24 %zext_ln85_122" [nn.cpp:85]   --->   Operation 5798 'add' 'add_ln85_95' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5799 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_96)   --->   "%mul_ln85_81 = mul i20 %zext_ln85_20, i20 26" [nn.cpp:85]   --->   Operation 5799 'mul' 'mul_ln85_81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5800 [1/1] (0.00ns)   --->   "%tmp_669 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_95, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5800 'partselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5801 [1/1] (0.00ns)   --->   "%shl_ln85_126 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_669, i8 0" [nn.cpp:85]   --->   Operation 5801 'bitconcatenate' 'shl_ln85_126' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5802 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_96)   --->   "%zext_ln85_123 = zext i20 %mul_ln85_81" [nn.cpp:85]   --->   Operation 5802 'zext' 'zext_ln85_123' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5803 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_96 = add i24 %shl_ln85_126, i24 %zext_ln85_123" [nn.cpp:85]   --->   Operation 5803 'add' 'add_ln85_96' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5804 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_118 = add i24 %shl_ln85_149, i24 %mul_ln85_101" [nn.cpp:85]   --->   Operation 5804 'add' 'add_ln85_118' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5805 [1/1] (0.00ns)   --->   "%tmp_693 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_118, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5805 'partselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5806 [1/1] (0.00ns)   --->   "%shl_ln85_152 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_693, i8 0" [nn.cpp:85]   --->   Operation 5806 'bitconcatenate' 'shl_ln85_152' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5807 [1/1] (0.00ns)   --->   "%sext_ln85_33 = sext i22 %sub_ln85_24" [nn.cpp:85]   --->   Operation 5807 'sext' 'sext_ln85_33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5808 [1/1] (2.42ns)   --->   "%add_ln85_119 = add i24 %shl_ln85_152, i24 %sext_ln85_33" [nn.cpp:85]   --->   Operation 5808 'add' 'add_ln85_119' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5809 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_120)   --->   "%mul_ln85_102 = mul i24 %zext_ln85_118, i24 16776549" [nn.cpp:85]   --->   Operation 5809 'mul' 'mul_ln85_102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5810 [1/1] (0.00ns)   --->   "%tmp_694 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_119, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5810 'partselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5811 [1/1] (0.00ns)   --->   "%shl_ln85_153 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_694, i8 0" [nn.cpp:85]   --->   Operation 5811 'bitconcatenate' 'shl_ln85_153' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5812 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_120 = add i24 %shl_ln85_153, i24 %mul_ln85_102" [nn.cpp:85]   --->   Operation 5812 'add' 'add_ln85_120' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5813 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_135 = add i24 %shl_ln85_170, i24 %mul_ln85_116" [nn.cpp:85]   --->   Operation 5813 'add' 'add_ln85_135' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5814 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_136)   --->   "%mul_ln85_117 = mul i23 %zext_ln85_47, i23 8388529" [nn.cpp:85]   --->   Operation 5814 'mul' 'mul_ln85_117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5815 [1/1] (0.00ns)   --->   "%tmp_710 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_135, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5815 'partselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5816 [1/1] (0.00ns)   --->   "%shl_ln85_171 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_710, i8 0" [nn.cpp:85]   --->   Operation 5816 'bitconcatenate' 'shl_ln85_171' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5817 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_136)   --->   "%sext_ln85_37 = sext i23 %mul_ln85_117" [nn.cpp:85]   --->   Operation 5817 'sext' 'sext_ln85_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5818 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_136 = add i24 %shl_ln85_171, i24 %sext_ln85_37" [nn.cpp:85]   --->   Operation 5818 'add' 'add_ln85_136' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5819 [1/1] (0.00ns)   --->   "%zext_ln85_153 = zext i15 %layer1_output_55" [nn.cpp:85]   --->   Operation 5819 'zext' 'zext_ln85_153' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5820 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_139)   --->   "%mul_ln85_118 = mul i20 %zext_ln85_153, i20 19" [nn.cpp:85]   --->   Operation 5820 'mul' 'mul_ln85_118' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5821 [1/1] (1.29ns)   --->   "%max_val_2 = select i1 %icmp_ln27, i16 %sum_193, i16 %sum_192" [nn.cpp:27->nn.cpp:92]   --->   Operation 5821 'select' 'max_val_2' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5822 [1/1] (2.14ns)   --->   "%icmp_ln27_1 = icmp_sgt  i16 %sum_194, i16 %max_val_2" [nn.cpp:27->nn.cpp:92]   --->   Operation 5822 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5823 [1/1] (1.29ns)   --->   "%max_val_4 = select i1 %icmp_ln27_1, i16 %sum_194, i16 %max_val_2" [nn.cpp:27->nn.cpp:92]   --->   Operation 5823 'select' 'max_val_4' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5824 [1/1] (2.14ns)   --->   "%icmp_ln27_2 = icmp_sgt  i16 %sum_195, i16 %max_val_4" [nn.cpp:27->nn.cpp:92]   --->   Operation 5824 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.87>
ST_31 : Operation 5825 [1/1] (2.14ns)   --->   "%sum_197 = add i16 %sum_123, i16 65362" [nn.cpp:87]   --->   Operation 5825 'add' 'sum_197' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5826 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_96 = add i24 %shl_ln85_126, i24 %zext_ln85_123" [nn.cpp:85]   --->   Operation 5826 'add' 'add_ln85_96' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5827 [1/1] (0.00ns)   --->   "%sum_125 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_96, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5827 'partselect' 'sum_125' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5828 [1/1] (2.14ns)   --->   "%sum_198 = add i16 %sum_125, i16 221" [nn.cpp:87]   --->   Operation 5828 'add' 'sum_198' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5829 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_120 = add i24 %shl_ln85_153, i24 %mul_ln85_102" [nn.cpp:85]   --->   Operation 5829 'add' 'add_ln85_120' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5830 [1/1] (0.00ns)   --->   "%sum_129 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_120, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5830 'partselect' 'sum_129' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5831 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_136 = add i24 %shl_ln85_171, i24 %sext_ln85_37" [nn.cpp:85]   --->   Operation 5831 'add' 'add_ln85_136' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5832 [1/1] (0.00ns)   --->   "%tmp_711 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_136, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5832 'partselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5833 [1/1] (0.00ns)   --->   "%shl_ln85_172 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_711, i8 0" [nn.cpp:85]   --->   Operation 5833 'bitconcatenate' 'shl_ln85_172' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5834 [1/1] (0.00ns)   --->   "%zext_ln85_150 = zext i22 %add_ln85_143" [nn.cpp:85]   --->   Operation 5834 'zext' 'zext_ln85_150' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5835 [1/1] (2.42ns)   --->   "%add_ln85_137 = add i24 %shl_ln85_172, i24 %zext_ln85_150" [nn.cpp:85]   --->   Operation 5835 'add' 'add_ln85_137' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5836 [1/1] (0.00ns)   --->   "%tmp_712 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_137, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5836 'partselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5837 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_139)   --->   "%mul_ln85_118 = mul i20 %zext_ln85_153, i20 19" [nn.cpp:85]   --->   Operation 5837 'mul' 'mul_ln85_118' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5838 [1/1] (1.29ns)   --->   "%max_val_6 = select i1 %icmp_ln27_2, i16 %sum_195, i16 %max_val_4" [nn.cpp:27->nn.cpp:92]   --->   Operation 5838 'select' 'max_val_6' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5839 [1/1] (2.14ns)   --->   "%icmp_ln27_3 = icmp_sgt  i16 %sum_196, i16 %max_val_6" [nn.cpp:27->nn.cpp:92]   --->   Operation 5839 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5840 [1/1] (1.29ns)   --->   "%max_val_8 = select i1 %icmp_ln27_3, i16 %sum_196, i16 %max_val_6" [nn.cpp:27->nn.cpp:92]   --->   Operation 5840 'select' 'max_val_8' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5841 [1/1] (2.14ns)   --->   "%icmp_ln27_4 = icmp_sgt  i16 %sum_197, i16 %max_val_8" [nn.cpp:27->nn.cpp:92]   --->   Operation 5841 'icmp' 'icmp_ln27_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.87>
ST_32 : Operation 5842 [1/1] (2.14ns)   --->   "%sum_199 = add i16 %sum_127, i16 65404" [nn.cpp:87]   --->   Operation 5842 'add' 'sum_199' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5843 [1/1] (2.14ns)   --->   "%sum_200 = add i16 %sum_129, i16 65391" [nn.cpp:87]   --->   Operation 5843 'add' 'sum_200' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5844 [1/1] (0.00ns)   --->   "%shl_ln85_173 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %layer1_output_54, i8 0" [nn.cpp:85]   --->   Operation 5844 'bitconcatenate' 'shl_ln85_173' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5845 [1/1] (0.00ns)   --->   "%zext_ln85_151 = zext i23 %shl_ln85_173" [nn.cpp:85]   --->   Operation 5845 'zext' 'zext_ln85_151' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5846 [1/1] (0.00ns)   --->   "%shl_ln85_174 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_54, i4 0" [nn.cpp:85]   --->   Operation 5846 'bitconcatenate' 'shl_ln85_174' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5847 [1/1] (0.00ns)   --->   "%zext_ln85_152 = zext i19 %shl_ln85_174" [nn.cpp:85]   --->   Operation 5847 'zext' 'zext_ln85_152' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85_25 = sub i24 %zext_ln85_151, i24 %zext_ln85_152" [nn.cpp:85]   --->   Operation 5848 'sub' 'sub_ln85_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5849 [1/1] (0.00ns)   --->   "%shl_ln85_175 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_712, i8 0" [nn.cpp:85]   --->   Operation 5849 'bitconcatenate' 'shl_ln85_175' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5850 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln85_138 = add i24 %shl_ln85_175, i24 %sub_ln85_25" [nn.cpp:85]   --->   Operation 5850 'add' 'add_ln85_138' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5851 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_139)   --->   "%mul_ln85_118 = mul i20 %zext_ln85_153, i20 19" [nn.cpp:85]   --->   Operation 5851 'mul' 'mul_ln85_118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5852 [1/1] (0.00ns)   --->   "%tmp_713 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_138, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5852 'partselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5853 [1/1] (0.00ns)   --->   "%shl_ln85_176 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_713, i8 0" [nn.cpp:85]   --->   Operation 5853 'bitconcatenate' 'shl_ln85_176' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5854 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_139)   --->   "%zext_ln85_154 = zext i20 %mul_ln85_118" [nn.cpp:85]   --->   Operation 5854 'zext' 'zext_ln85_154' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5855 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_139 = add i24 %shl_ln85_176, i24 %zext_ln85_154" [nn.cpp:85]   --->   Operation 5855 'add' 'add_ln85_139' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5856 [1/1] (1.29ns)   --->   "%max_val_10 = select i1 %icmp_ln27_4, i16 %sum_197, i16 %max_val_8" [nn.cpp:27->nn.cpp:92]   --->   Operation 5856 'select' 'max_val_10' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5857 [1/1] (2.14ns)   --->   "%icmp_ln27_5 = icmp_sgt  i16 %sum_198, i16 %max_val_10" [nn.cpp:27->nn.cpp:92]   --->   Operation 5857 'icmp' 'icmp_ln27_5' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5858 [1/1] (1.29ns)   --->   "%max_val_12 = select i1 %icmp_ln27_5, i16 %sum_198, i16 %max_val_10" [nn.cpp:27->nn.cpp:92]   --->   Operation 5858 'select' 'max_val_12' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5859 [1/1] (2.14ns)   --->   "%icmp_ln27_6 = icmp_sgt  i16 %sum_199, i16 %max_val_12" [nn.cpp:27->nn.cpp:92]   --->   Operation 5859 'icmp' 'icmp_ln27_6' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.87>
ST_33 : Operation 5860 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_139 = add i24 %shl_ln85_176, i24 %zext_ln85_154" [nn.cpp:85]   --->   Operation 5860 'add' 'add_ln85_139' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 5861 [1/1] (0.00ns)   --->   "%sum_131 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_139, i32 8, i32 23" [nn.cpp:85]   --->   Operation 5861 'partselect' 'sum_131' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5862 [1/1] (2.14ns)   --->   "%sum_201 = add i16 %sum_131, i16 1" [nn.cpp:87]   --->   Operation 5862 'add' 'sum_201' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5863 [1/1] (1.29ns)   --->   "%max_val_14 = select i1 %icmp_ln27_6, i16 %sum_199, i16 %max_val_12" [nn.cpp:27->nn.cpp:92]   --->   Operation 5863 'select' 'max_val_14' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5864 [1/1] (2.14ns)   --->   "%icmp_ln27_7 = icmp_sgt  i16 %sum_200, i16 %max_val_14" [nn.cpp:27->nn.cpp:92]   --->   Operation 5864 'icmp' 'icmp_ln27_7' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5865 [1/1] (1.29ns)   --->   "%max_val_16 = select i1 %icmp_ln27_7, i16 %sum_200, i16 %max_val_14" [nn.cpp:27->nn.cpp:92]   --->   Operation 5865 'select' 'max_val_16' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5866 [1/1] (2.14ns)   --->   "%icmp_ln27_8 = icmp_sgt  i16 %sum_201, i16 %max_val_16" [nn.cpp:27->nn.cpp:92]   --->   Operation 5866 'icmp' 'icmp_ln27_8' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.54>
ST_34 : Operation 5867 [1/1] (1.29ns)   --->   "%max_val_18 = select i1 %icmp_ln27_8, i16 %sum_201, i16 %max_val_16" [nn.cpp:27->nn.cpp:92]   --->   Operation 5867 'select' 'max_val_18' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5868 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %sum_192" [nn.cpp:34->nn.cpp:92]   --->   Operation 5868 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5869 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i16 %max_val_18" [nn.cpp:34->nn.cpp:92]   --->   Operation 5869 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5870 [1/1] (2.14ns)   --->   "%x_57 = sub i17 %sext_ln34, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 5870 'sub' 'x_57' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5871 [6/6] (3.10ns)   --->   "%sum_133 = call i16 @exp<17, 9>, i17 %x_57, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5871 'call' 'sum_133' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 5872 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i16 %sum_193" [nn.cpp:34->nn.cpp:92]   --->   Operation 5872 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5873 [1/1] (2.14ns)   --->   "%x_58 = sub i17 %sext_ln34_2, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 5873 'sub' 'x_58' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5874 [6/6] (3.10ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_58, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5874 'call' 'trunc_ln' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 5875 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i16 %sum_194" [nn.cpp:34->nn.cpp:92]   --->   Operation 5875 'sext' 'sext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5876 [1/1] (2.14ns)   --->   "%x_59 = sub i17 %sext_ln34_3, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 5876 'sub' 'x_59' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5877 [6/6] (3.10ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_59, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5877 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 5878 [1/1] (0.00ns)   --->   "%sext_ln34_4 = sext i16 %sum_195" [nn.cpp:34->nn.cpp:92]   --->   Operation 5878 'sext' 'sext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5879 [1/1] (2.14ns)   --->   "%x_60 = sub i17 %sext_ln34_4, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 5879 'sub' 'x_60' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5880 [6/6] (3.10ns)   --->   "%trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_60, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5880 'call' 'trunc_ln34_2' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 5881 [1/1] (0.00ns)   --->   "%sext_ln34_5 = sext i16 %sum_196" [nn.cpp:34->nn.cpp:92]   --->   Operation 5881 'sext' 'sext_ln34_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5882 [1/1] (2.14ns)   --->   "%x_61 = sub i17 %sext_ln34_5, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 5882 'sub' 'x_61' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5883 [6/6] (3.10ns)   --->   "%trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_61, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5883 'call' 'trunc_ln34_3' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 5884 [1/1] (0.00ns)   --->   "%sext_ln34_6 = sext i16 %sum_197" [nn.cpp:34->nn.cpp:92]   --->   Operation 5884 'sext' 'sext_ln34_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5885 [1/1] (2.14ns)   --->   "%x_62 = sub i17 %sext_ln34_6, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 5885 'sub' 'x_62' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5886 [6/6] (3.10ns)   --->   "%trunc_ln34_4 = call i16 @exp<17, 9>, i17 %x_62, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5886 'call' 'trunc_ln34_4' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 5887 [1/1] (0.00ns)   --->   "%sext_ln34_7 = sext i16 %sum_198" [nn.cpp:34->nn.cpp:92]   --->   Operation 5887 'sext' 'sext_ln34_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5888 [1/1] (2.14ns)   --->   "%x_63 = sub i17 %sext_ln34_7, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 5888 'sub' 'x_63' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5889 [6/6] (3.10ns)   --->   "%trunc_ln34_5 = call i16 @exp<17, 9>, i17 %x_63, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5889 'call' 'trunc_ln34_5' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 5890 [1/1] (0.00ns)   --->   "%sext_ln34_8 = sext i16 %sum_199" [nn.cpp:34->nn.cpp:92]   --->   Operation 5890 'sext' 'sext_ln34_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5891 [1/1] (2.14ns)   --->   "%x_64 = sub i17 %sext_ln34_8, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 5891 'sub' 'x_64' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5892 [6/6] (3.10ns)   --->   "%trunc_ln34_6 = call i16 @exp<17, 9>, i17 %x_64, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5892 'call' 'trunc_ln34_6' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 5893 [1/1] (0.00ns)   --->   "%sext_ln34_9 = sext i16 %sum_200" [nn.cpp:34->nn.cpp:92]   --->   Operation 5893 'sext' 'sext_ln34_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5894 [1/1] (2.14ns)   --->   "%x_65 = sub i17 %sext_ln34_9, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 5894 'sub' 'x_65' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5895 [6/6] (3.10ns)   --->   "%trunc_ln34_7 = call i16 @exp<17, 9>, i17 %x_65, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5895 'call' 'trunc_ln34_7' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 5896 [1/1] (0.00ns)   --->   "%sext_ln34_10 = sext i16 %sum_201" [nn.cpp:34->nn.cpp:92]   --->   Operation 5896 'sext' 'sext_ln34_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5897 [1/1] (2.14ns)   --->   "%x_66 = sub i17 %sext_ln34_10, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 5897 'sub' 'x_66' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5898 [6/6] (3.10ns)   --->   "%trunc_ln34_8 = call i16 @exp<17, 9>, i17 %x_66, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5898 'call' 'trunc_ln34_8' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 6.77>
ST_35 : Operation 5899 [5/6] (6.77ns)   --->   "%sum_133 = call i16 @exp<17, 9>, i17 %x_57, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5899 'call' 'sum_133' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 5900 [5/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_58, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5900 'call' 'trunc_ln' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 5901 [5/6] (6.77ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_59, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5901 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 5902 [5/6] (6.77ns)   --->   "%trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_60, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5902 'call' 'trunc_ln34_2' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 5903 [5/6] (6.77ns)   --->   "%trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_61, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5903 'call' 'trunc_ln34_3' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 5904 [5/6] (6.77ns)   --->   "%trunc_ln34_4 = call i16 @exp<17, 9>, i17 %x_62, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5904 'call' 'trunc_ln34_4' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 5905 [5/6] (6.77ns)   --->   "%trunc_ln34_5 = call i16 @exp<17, 9>, i17 %x_63, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5905 'call' 'trunc_ln34_5' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 5906 [5/6] (6.77ns)   --->   "%trunc_ln34_6 = call i16 @exp<17, 9>, i17 %x_64, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5906 'call' 'trunc_ln34_6' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 5907 [5/6] (6.77ns)   --->   "%trunc_ln34_7 = call i16 @exp<17, 9>, i17 %x_65, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5907 'call' 'trunc_ln34_7' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 5908 [5/6] (6.77ns)   --->   "%trunc_ln34_8 = call i16 @exp<17, 9>, i17 %x_66, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5908 'call' 'trunc_ln34_8' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 6.77>
ST_36 : Operation 5909 [4/6] (6.77ns)   --->   "%sum_133 = call i16 @exp<17, 9>, i17 %x_57, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5909 'call' 'sum_133' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 5910 [4/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_58, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5910 'call' 'trunc_ln' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 5911 [4/6] (6.77ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_59, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5911 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 5912 [4/6] (6.77ns)   --->   "%trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_60, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5912 'call' 'trunc_ln34_2' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 5913 [4/6] (6.77ns)   --->   "%trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_61, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5913 'call' 'trunc_ln34_3' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 5914 [4/6] (6.77ns)   --->   "%trunc_ln34_4 = call i16 @exp<17, 9>, i17 %x_62, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5914 'call' 'trunc_ln34_4' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 5915 [4/6] (6.77ns)   --->   "%trunc_ln34_5 = call i16 @exp<17, 9>, i17 %x_63, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5915 'call' 'trunc_ln34_5' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 5916 [4/6] (6.77ns)   --->   "%trunc_ln34_6 = call i16 @exp<17, 9>, i17 %x_64, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5916 'call' 'trunc_ln34_6' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 5917 [4/6] (6.77ns)   --->   "%trunc_ln34_7 = call i16 @exp<17, 9>, i17 %x_65, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5917 'call' 'trunc_ln34_7' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 5918 [4/6] (6.77ns)   --->   "%trunc_ln34_8 = call i16 @exp<17, 9>, i17 %x_66, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5918 'call' 'trunc_ln34_8' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 6.77>
ST_37 : Operation 5919 [3/6] (6.77ns)   --->   "%sum_133 = call i16 @exp<17, 9>, i17 %x_57, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5919 'call' 'sum_133' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 5920 [3/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_58, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5920 'call' 'trunc_ln' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 5921 [3/6] (6.77ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_59, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5921 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 5922 [3/6] (6.77ns)   --->   "%trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_60, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5922 'call' 'trunc_ln34_2' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 5923 [3/6] (6.77ns)   --->   "%trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_61, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5923 'call' 'trunc_ln34_3' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 5924 [3/6] (6.77ns)   --->   "%trunc_ln34_4 = call i16 @exp<17, 9>, i17 %x_62, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5924 'call' 'trunc_ln34_4' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 5925 [3/6] (6.77ns)   --->   "%trunc_ln34_5 = call i16 @exp<17, 9>, i17 %x_63, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5925 'call' 'trunc_ln34_5' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 5926 [3/6] (6.77ns)   --->   "%trunc_ln34_6 = call i16 @exp<17, 9>, i17 %x_64, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5926 'call' 'trunc_ln34_6' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 5927 [3/6] (6.77ns)   --->   "%trunc_ln34_7 = call i16 @exp<17, 9>, i17 %x_65, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5927 'call' 'trunc_ln34_7' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 5928 [3/6] (6.77ns)   --->   "%trunc_ln34_8 = call i16 @exp<17, 9>, i17 %x_66, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5928 'call' 'trunc_ln34_8' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 6.77>
ST_38 : Operation 5929 [2/6] (6.77ns)   --->   "%sum_133 = call i16 @exp<17, 9>, i17 %x_57, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5929 'call' 'sum_133' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 5930 [2/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_58, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5930 'call' 'trunc_ln' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 5931 [2/6] (6.77ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_59, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5931 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 5932 [2/6] (6.77ns)   --->   "%trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_60, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5932 'call' 'trunc_ln34_2' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 5933 [2/6] (6.77ns)   --->   "%trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_61, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5933 'call' 'trunc_ln34_3' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 5934 [2/6] (6.77ns)   --->   "%trunc_ln34_4 = call i16 @exp<17, 9>, i17 %x_62, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5934 'call' 'trunc_ln34_4' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 5935 [2/6] (6.77ns)   --->   "%trunc_ln34_5 = call i16 @exp<17, 9>, i17 %x_63, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5935 'call' 'trunc_ln34_5' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 5936 [2/6] (6.77ns)   --->   "%trunc_ln34_6 = call i16 @exp<17, 9>, i17 %x_64, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5936 'call' 'trunc_ln34_6' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 5937 [2/6] (6.77ns)   --->   "%trunc_ln34_7 = call i16 @exp<17, 9>, i17 %x_65, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5937 'call' 'trunc_ln34_7' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 5938 [2/6] (6.77ns)   --->   "%trunc_ln34_8 = call i16 @exp<17, 9>, i17 %x_66, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5938 'call' 'trunc_ln34_8' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 6.45>
ST_39 : Operation 5939 [1/6] (6.45ns)   --->   "%sum_133 = call i16 @exp<17, 9>, i17 %x_57, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5939 'call' 'sum_133' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5940 [1/6] (6.45ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_58, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5940 'call' 'trunc_ln' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5941 [1/6] (6.45ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_59, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5941 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5942 [1/6] (6.45ns)   --->   "%trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_60, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5942 'call' 'trunc_ln34_2' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5943 [1/6] (6.45ns)   --->   "%trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_61, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5943 'call' 'trunc_ln34_3' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5944 [1/6] (6.45ns)   --->   "%trunc_ln34_4 = call i16 @exp<17, 9>, i17 %x_62, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5944 'call' 'trunc_ln34_4' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5945 [1/6] (6.45ns)   --->   "%trunc_ln34_5 = call i16 @exp<17, 9>, i17 %x_63, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5945 'call' 'trunc_ln34_5' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5946 [1/6] (6.45ns)   --->   "%trunc_ln34_6 = call i16 @exp<17, 9>, i17 %x_64, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5946 'call' 'trunc_ln34_6' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5947 [1/6] (6.45ns)   --->   "%trunc_ln34_7 = call i16 @exp<17, 9>, i17 %x_65, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5947 'call' 'trunc_ln34_7' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5948 [1/6] (6.45ns)   --->   "%trunc_ln34_8 = call i16 @exp<17, 9>, i17 %x_66, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 5948 'call' 'trunc_ln34_8' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 4.03>
ST_40 : Operation 5949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_5 = add i16 %trunc_ln34_7, i16 %trunc_ln34_8" [nn.cpp:35->nn.cpp:92]   --->   Operation 5949 'add' 'add_ln35_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 5950 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln35_6 = add i16 %add_ln35_5, i16 %trunc_ln34_6" [nn.cpp:35->nn.cpp:92]   --->   Operation 5950 'add' 'add_ln35_6' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 4.03>
ST_41 : Operation 5951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i16 %trunc_ln34_2, i16 %trunc_ln34_3" [nn.cpp:35->nn.cpp:92]   --->   Operation 5951 'add' 'add_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 5952 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i16 %add_ln35_1, i16 %trunc_ln34_1" [nn.cpp:35->nn.cpp:92]   --->   Operation 5952 'add' 'add_ln35_2' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 5953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_4 = add i16 %trunc_ln34_4, i16 %trunc_ln34_5" [nn.cpp:35->nn.cpp:92]   --->   Operation 5953 'add' 'add_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 5954 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln35_7 = add i16 %add_ln35_6, i16 %add_ln35_4" [nn.cpp:35->nn.cpp:92]   --->   Operation 5954 'add' 'add_ln35_7' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 6.18>
ST_42 : Operation 5955 [1/1] (2.14ns)   --->   "%add_ln35 = add i16 %trunc_ln, i16 %sum_133" [nn.cpp:35->nn.cpp:92]   --->   Operation 5955 'add' 'add_ln35' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_3 = add i16 %add_ln35_2, i16 %add_ln35" [nn.cpp:35->nn.cpp:92]   --->   Operation 5956 'add' 'add_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 5957 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%sum_134 = add i16 %add_ln35_7, i16 %add_ln35_3" [nn.cpp:35->nn.cpp:92]   --->   Operation 5957 'add' 'sum_134' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 3.90>
ST_43 : Operation 5958 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %sum_133, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 5958 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5959 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %sum_134" [nn.cpp:42->nn.cpp:92]   --->   Operation 5959 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5960 [28/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5960 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5961 [1/1] (0.00ns)   --->   "%shl_ln42_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 5961 'bitconcatenate' 'shl_ln42_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5962 [28/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5962 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5963 [1/1] (0.00ns)   --->   "%shl_ln42_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_1, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 5963 'bitconcatenate' 'shl_ln42_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5964 [28/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5964 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5965 [1/1] (0.00ns)   --->   "%shl_ln42_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_2, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 5965 'bitconcatenate' 'shl_ln42_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5966 [28/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5966 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5967 [1/1] (0.00ns)   --->   "%shl_ln42_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_3, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 5967 'bitconcatenate' 'shl_ln42_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5968 [28/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5968 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5969 [1/1] (0.00ns)   --->   "%shl_ln42_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_4, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 5969 'bitconcatenate' 'shl_ln42_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5970 [28/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5970 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5971 [1/1] (0.00ns)   --->   "%shl_ln42_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_5, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 5971 'bitconcatenate' 'shl_ln42_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5972 [28/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5972 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5973 [1/1] (0.00ns)   --->   "%shl_ln42_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_6, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 5973 'bitconcatenate' 'shl_ln42_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5974 [28/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5974 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5975 [1/1] (0.00ns)   --->   "%shl_ln42_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_7, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 5975 'bitconcatenate' 'shl_ln42_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5976 [28/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5976 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5977 [1/1] (0.00ns)   --->   "%shl_ln42_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_8, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 5977 'bitconcatenate' 'shl_ln42_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5978 [28/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5978 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.90>
ST_44 : Operation 5979 [27/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5979 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5980 [27/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5980 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5981 [27/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5981 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5982 [27/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5982 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5983 [27/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5983 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5984 [27/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5984 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5985 [27/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5985 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5986 [27/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5986 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5987 [27/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5987 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5988 [27/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5988 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.90>
ST_45 : Operation 5989 [26/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5989 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5990 [26/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5990 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5991 [26/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5991 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5992 [26/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5992 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5993 [26/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5993 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5994 [26/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5994 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5995 [26/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5995 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5996 [26/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5996 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5997 [26/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5997 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5998 [26/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5998 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.90>
ST_46 : Operation 5999 [25/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 5999 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 6000 [25/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6000 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 6001 [25/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6001 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 6002 [25/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6002 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 6003 [25/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6003 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 6004 [25/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6004 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 6005 [25/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6005 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 6006 [25/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6006 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 6007 [25/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6007 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 6008 [25/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6008 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.90>
ST_47 : Operation 6009 [24/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6009 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6010 [24/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6010 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6011 [24/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6011 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6012 [24/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6012 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6013 [24/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6013 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6014 [24/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6014 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6015 [24/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6015 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6016 [24/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6016 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6017 [24/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6017 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6018 [24/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6018 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.90>
ST_48 : Operation 6019 [23/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6019 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6020 [23/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6020 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6021 [23/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6021 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6022 [23/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6022 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6023 [23/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6023 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6024 [23/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6024 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6025 [23/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6025 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6026 [23/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6026 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6027 [23/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6027 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6028 [23/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6028 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.90>
ST_49 : Operation 6029 [22/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6029 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6030 [22/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6030 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6031 [22/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6031 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6032 [22/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6032 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6033 [22/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6033 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6034 [22/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6034 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6035 [22/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6035 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6036 [22/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6036 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6037 [22/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6037 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6038 [22/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6038 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.90>
ST_50 : Operation 6039 [21/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6039 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6040 [21/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6040 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6041 [21/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6041 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6042 [21/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6042 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6043 [21/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6043 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6044 [21/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6044 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6045 [21/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6045 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6046 [21/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6046 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6047 [21/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6047 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 6048 [21/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6048 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.90>
ST_51 : Operation 6049 [20/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6049 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6050 [20/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6050 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6051 [20/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6051 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6052 [20/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6052 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6053 [20/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6053 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6054 [20/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6054 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6055 [20/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6055 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6056 [20/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6056 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6057 [20/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6057 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 6058 [20/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6058 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.90>
ST_52 : Operation 6059 [19/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6059 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6060 [19/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6060 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6061 [19/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6061 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6062 [19/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6062 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6063 [19/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6063 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6064 [19/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6064 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6065 [19/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6065 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6066 [19/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6066 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6067 [19/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6067 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6068 [19/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6068 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.90>
ST_53 : Operation 6069 [18/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6069 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6070 [18/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6070 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6071 [18/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6071 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6072 [18/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6072 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6073 [18/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6073 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6074 [18/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6074 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6075 [18/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6075 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6076 [18/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6076 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6077 [18/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6077 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6078 [18/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6078 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.90>
ST_54 : Operation 6079 [17/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6079 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6080 [17/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6080 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6081 [17/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6081 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6082 [17/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6082 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6083 [17/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6083 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6084 [17/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6084 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6085 [17/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6085 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6086 [17/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6086 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6087 [17/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6087 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6088 [17/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6088 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.90>
ST_55 : Operation 6089 [16/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6089 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6090 [16/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6090 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6091 [16/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6091 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6092 [16/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6092 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6093 [16/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6093 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6094 [16/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6094 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6095 [16/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6095 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6096 [16/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6096 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6097 [16/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6097 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6098 [16/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6098 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.90>
ST_56 : Operation 6099 [15/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6099 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6100 [15/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6100 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6101 [15/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6101 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6102 [15/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6102 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6103 [15/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6103 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6104 [15/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6104 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6105 [15/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6105 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6106 [15/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6106 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6107 [15/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6107 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6108 [15/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6108 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.90>
ST_57 : Operation 6109 [14/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6109 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6110 [14/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6110 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6111 [14/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6111 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6112 [14/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6112 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6113 [14/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6113 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6114 [14/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6114 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6115 [14/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6115 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6116 [14/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6116 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6117 [14/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6117 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6118 [14/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6118 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.90>
ST_58 : Operation 6119 [13/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6119 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6120 [13/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6120 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6121 [13/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6121 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6122 [13/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6122 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6123 [13/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6123 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6124 [13/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6124 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6125 [13/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6125 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6126 [13/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6126 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6127 [13/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6127 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6128 [13/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6128 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.90>
ST_59 : Operation 6129 [12/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6129 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6130 [12/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6130 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6131 [12/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6131 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6132 [12/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6132 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6133 [12/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6133 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6134 [12/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6134 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6135 [12/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6135 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6136 [12/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6136 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6137 [12/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6137 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6138 [12/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6138 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.90>
ST_60 : Operation 6139 [11/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6139 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6140 [11/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6140 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6141 [11/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6141 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6142 [11/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6142 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6143 [11/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6143 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6144 [11/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6144 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6145 [11/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6145 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6146 [11/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6146 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6147 [11/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6147 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6148 [11/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6148 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.90>
ST_61 : Operation 6149 [10/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6149 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6150 [10/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6150 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6151 [10/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6151 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6152 [10/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6152 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6153 [10/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6153 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6154 [10/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6154 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6155 [10/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6155 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6156 [10/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6156 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6157 [10/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6157 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6158 [10/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6158 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.90>
ST_62 : Operation 6159 [9/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6159 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6160 [9/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6160 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6161 [9/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6161 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6162 [9/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6162 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6163 [9/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6163 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6164 [9/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6164 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6165 [9/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6165 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6166 [9/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6166 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6167 [9/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6167 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6168 [9/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6168 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.90>
ST_63 : Operation 6169 [8/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6169 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6170 [8/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6170 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6171 [8/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6171 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6172 [8/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6172 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6173 [8/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6173 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6174 [8/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6174 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6175 [8/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6175 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6176 [8/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6176 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6177 [8/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6177 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6178 [8/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6178 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.90>
ST_64 : Operation 6179 [7/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6179 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6180 [7/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6180 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6181 [7/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6181 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6182 [7/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6182 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6183 [7/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6183 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6184 [7/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6184 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6185 [7/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6185 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6186 [7/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6186 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6187 [7/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6187 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6188 [7/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6188 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.90>
ST_65 : Operation 6189 [6/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6189 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6190 [6/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6190 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6191 [6/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6191 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6192 [6/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6192 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6193 [6/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6193 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6194 [6/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6194 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6195 [6/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6195 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6196 [6/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6196 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6197 [6/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6197 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6198 [6/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6198 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.90>
ST_66 : Operation 6199 [5/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6199 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6200 [5/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6200 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6201 [5/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6201 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6202 [5/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6202 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6203 [5/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6203 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6204 [5/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6204 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6205 [5/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6205 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6206 [5/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6206 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6207 [5/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6207 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6208 [5/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6208 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.90>
ST_67 : Operation 6209 [4/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6209 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6210 [4/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6210 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6211 [4/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6211 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6212 [4/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6212 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6213 [4/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6213 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6214 [4/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6214 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6215 [4/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6215 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6216 [4/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6216 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6217 [4/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6217 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6218 [4/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6218 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.90>
ST_68 : Operation 6219 [3/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6219 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6220 [3/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6220 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6221 [3/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6221 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6222 [3/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6222 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6223 [3/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6223 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6224 [3/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6224 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6225 [3/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6225 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6226 [3/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6226 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6227 [3/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6227 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6228 [3/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6228 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.90>
ST_69 : Operation 6229 [2/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6229 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 6230 [2/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6230 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 6231 [2/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6231 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 6232 [2/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6232 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 6233 [2/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6233 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 6234 [2/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6234 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 6235 [2/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6235 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 6236 [2/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6236 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 6237 [2/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6237 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 6238 [2/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6238 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.90>
ST_70 : Operation 6239 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [nn.cpp:66]   --->   Operation 6239 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6240 [1/1] (0.00ns)   --->   "%spectopmodule_ln46 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_33" [nn.cpp:46]   --->   Operation 6240 'spectopmodule' 'spectopmodule_ln46' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0"   --->   Operation 6241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6244 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1"   --->   Operation 6244 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_3, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6247 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2"   --->   Operation 6247 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6250 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3"   --->   Operation 6250 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_5, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6253 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_4"   --->   Operation 6253 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6256 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_5"   --->   Operation 6256 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6259 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_6"   --->   Operation 6259 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_8, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6262 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_7"   --->   Operation 6262 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6265 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_8"   --->   Operation 6265 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6268 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_9"   --->   Operation 6268 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_11, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6271 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_10"   --->   Operation 6271 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6274 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_11"   --->   Operation 6274 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_13, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6277 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_12"   --->   Operation 6277 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6280 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_13"   --->   Operation 6280 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_15, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6283 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_14"   --->   Operation 6283 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_16, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6286 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_15"   --->   Operation 6286 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_17, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6288 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6288 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6289 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_16"   --->   Operation 6289 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_18, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6292 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_17"   --->   Operation 6292 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_19, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6294 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6294 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6295 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_18"   --->   Operation 6295 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6296 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_18, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_47, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6296 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_18, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6298 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_19"   --->   Operation 6298 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_19, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_35, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6300 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_19, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6300 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6301 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_20"   --->   Operation 6301 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6302 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_20, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_36, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6302 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_20, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6304 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_21"   --->   Operation 6304 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_21, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_23, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6306 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_21, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6306 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6307 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_22"   --->   Operation 6307 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6308 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_22, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_24, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6308 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6309 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_22, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6309 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6310 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_23"   --->   Operation 6310 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_23, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_25, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6312 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_23, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6312 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6313 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_24"   --->   Operation 6313 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_24, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_26, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_24, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6316 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_25"   --->   Operation 6316 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6317 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_25, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_27, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6317 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6318 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_25, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6318 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6319 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_26"   --->   Operation 6319 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6320 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_26, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_28, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6320 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_26, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6322 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_27"   --->   Operation 6322 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_27, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_29, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_27, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6325 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_28"   --->   Operation 6325 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6326 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_28, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_30, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6326 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_28, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6328 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_29"   --->   Operation 6328 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_29, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_31, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_29, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6331 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_30"   --->   Operation 6331 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_30, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_32, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_30, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6334 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_31"   --->   Operation 6334 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_31, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_48, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6336 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_31, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6336 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6337 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_32"   --->   Operation 6337 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6338 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_32, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_21, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6338 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6339 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_32, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6339 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6340 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_33"   --->   Operation 6340 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6341 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_33, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_34, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6341 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_33, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6343 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_34"   --->   Operation 6343 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6344 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_34, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_22, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6344 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6345 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_34, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6345 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6346 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_35"   --->   Operation 6346 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6347 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_35, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_37, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6347 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6348 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_35, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6348 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6349 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_36"   --->   Operation 6349 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6350 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_36, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_38, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6350 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6351 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_36, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6351 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6352 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_37"   --->   Operation 6352 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6353 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_37, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_39, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6353 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6354 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_37, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6354 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6355 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_38"   --->   Operation 6355 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6356 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_38, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_40, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6356 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6357 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_38, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6357 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6358 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_39"   --->   Operation 6358 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6359 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_39, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_41, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6359 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6360 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_39, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6360 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6361 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_40"   --->   Operation 6361 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6362 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_40, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_42, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6362 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6363 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_40, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6363 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6364 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_41"   --->   Operation 6364 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6365 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_41, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_43, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6365 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6366 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_41, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6366 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6367 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_42"   --->   Operation 6367 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6368 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_42, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_44, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6368 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6369 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_42, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6369 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6370 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0"   --->   Operation 6370 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6371 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_1, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6371 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6372 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6372 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6373 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1"   --->   Operation 6373 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6374 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6374 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6375 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6375 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6376 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2"   --->   Operation 6376 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6377 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6377 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6378 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6378 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6379 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_3"   --->   Operation 6379 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6380 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_8, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6380 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6381 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6381 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6382 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_4"   --->   Operation 6382 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6383 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6383 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6384 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6384 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6385 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_5"   --->   Operation 6385 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6386 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_5, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6386 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6387 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_5, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6387 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6388 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_6"   --->   Operation 6388 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6389 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_6, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6389 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6390 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_6, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6390 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6391 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_7"   --->   Operation 6391 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6392 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_7, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_16, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6392 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6393 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_7, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6393 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6394 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_8"   --->   Operation 6394 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6395 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_8, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_18, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6395 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6396 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_8, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6396 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6397 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_9"   --->   Operation 6397 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6398 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_9, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_47, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6398 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6399 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_9, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6399 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6400 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_46, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6400 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6401 [1/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6401 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 6402 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i16 %sdiv_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6402 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6403 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_0, i16 %trunc_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6403 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_70 : Operation 6404 [1/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6404 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 6405 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i16 %sdiv_ln42_1" [nn.cpp:42->nn.cpp:92]   --->   Operation 6405 'trunc' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6406 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_1, i16 %trunc_ln42_1" [nn.cpp:42->nn.cpp:92]   --->   Operation 6406 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_70 : Operation 6407 [1/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6407 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 6408 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i16 %sdiv_ln42_2" [nn.cpp:42->nn.cpp:92]   --->   Operation 6408 'trunc' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6409 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_2, i16 %trunc_ln42_2" [nn.cpp:42->nn.cpp:92]   --->   Operation 6409 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_70 : Operation 6410 [1/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6410 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 6411 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = trunc i16 %sdiv_ln42_3" [nn.cpp:42->nn.cpp:92]   --->   Operation 6411 'trunc' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6412 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_3, i16 %trunc_ln42_3" [nn.cpp:42->nn.cpp:92]   --->   Operation 6412 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_70 : Operation 6413 [1/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6413 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 6414 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = trunc i16 %sdiv_ln42_4" [nn.cpp:42->nn.cpp:92]   --->   Operation 6414 'trunc' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6415 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_4, i16 %trunc_ln42_4" [nn.cpp:42->nn.cpp:92]   --->   Operation 6415 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_70 : Operation 6416 [1/28] (3.90ns)   --->   "%sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6416 'sdiv' 'sdiv_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 6417 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = trunc i16 %sdiv_ln42_5" [nn.cpp:42->nn.cpp:92]   --->   Operation 6417 'trunc' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6418 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_5, i16 %trunc_ln42_5" [nn.cpp:42->nn.cpp:92]   --->   Operation 6418 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_70 : Operation 6419 [1/28] (3.90ns)   --->   "%sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6419 'sdiv' 'sdiv_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 6420 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = trunc i16 %sdiv_ln42_6" [nn.cpp:42->nn.cpp:92]   --->   Operation 6420 'trunc' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6421 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_6, i16 %trunc_ln42_6" [nn.cpp:42->nn.cpp:92]   --->   Operation 6421 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_70 : Operation 6422 [1/28] (3.90ns)   --->   "%sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6422 'sdiv' 'sdiv_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 6423 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = trunc i16 %sdiv_ln42_7" [nn.cpp:42->nn.cpp:92]   --->   Operation 6423 'trunc' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6424 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_7, i16 %trunc_ln42_7" [nn.cpp:42->nn.cpp:92]   --->   Operation 6424 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_70 : Operation 6425 [1/28] (3.90ns)   --->   "%sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6425 'sdiv' 'sdiv_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 6426 [1/1] (0.00ns)   --->   "%trunc_ln42_8 = trunc i16 %sdiv_ln42_8" [nn.cpp:42->nn.cpp:92]   --->   Operation 6426 'trunc' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6427 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_8, i16 %trunc_ln42_8" [nn.cpp:42->nn.cpp:92]   --->   Operation 6427 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_70 : Operation 6428 [1/28] (3.90ns)   --->   "%sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 6428 'sdiv' 'sdiv_ln42_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 6429 [1/1] (0.00ns)   --->   "%trunc_ln42_9 = trunc i16 %sdiv_ln42_9" [nn.cpp:42->nn.cpp:92]   --->   Operation 6429 'trunc' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 6430 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_9, i16 %trunc_ln42_9" [nn.cpp:42->nn.cpp:92]   --->   Operation 6430 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_70 : Operation 6431 [1/1] (0.00ns)   --->   "%ret_ln93 = ret" [nn.cpp:93]   --->   Operation 6431 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.450ns
The critical path consists of the following:
	s_axi read operation ('input_5_read', nn.cpp:72) on port 'input_5' (nn.cpp:72) [219]  (1.000 ns)
	'mul' operation of DSP[295] ('mul_ln72_6', nn.cpp:72) [292]  (1.450 ns)

 <State 2>: 5.570ns
The critical path consists of the following:
	'mul' operation ('mul_ln72_20', nn.cpp:72) [538]  (5.570 ns)

 <State 3>: 6.705ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_76', nn.cpp:72) [2478]  (2.285 ns)
	'sub' operation ('sub_ln72_77', nn.cpp:72) [2481]  (2.320 ns)
	'add' operation of DSP[2486] ('add_ln72_372', nn.cpp:72) [2486]  (2.100 ns)

 <State 4>: 6.844ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_114', nn.cpp:72) [3438]  (2.320 ns)
	'add' operation ('add_ln72_542', nn.cpp:72) [3442]  (2.424 ns)
	'add' operation of DSP[3447] ('add_ln72_543', nn.cpp:72) [3447]  (2.100 ns)

 <State 5>: 7.063ns
The critical path consists of the following:
	'add' operation ('add_ln72_559', nn.cpp:72) [1810]  (2.285 ns)
	'add' operation ('add_ln72_251', nn.cpp:72) [1815]  (2.354 ns)
	'add' operation ('add_ln72_252', nn.cpp:72) [1825]  (2.424 ns)

 <State 6>: 6.948ns
The critical path consists of the following:
	'add' operation ('add_ln72_545', nn.cpp:72) [3459]  (2.424 ns)
	'add' operation ('add_ln72_546', nn.cpp:72) [3466]  (2.424 ns)
	'add' operation of DSP[3471] ('add_ln72_547', nn.cpp:72) [3471]  (2.100 ns)

 <State 7>: 7.133ns
The critical path consists of the following:
	'add' operation ('add_ln72_560', nn.cpp:72) [2256]  (2.285 ns)
	'add' operation ('add_ln72_332', nn.cpp:72) [2260]  (2.424 ns)
	'add' operation ('add_ln72_333', nn.cpp:72) [2270]  (2.424 ns)

 <State 8>: 7.063ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_128', nn.cpp:72) [3034]  (2.216 ns)
	'add' operation ('add_ln72_473', nn.cpp:72) [3038]  (2.424 ns)
	'add' operation ('add_ln72_474', nn.cpp:72) [3046]  (2.424 ns)

 <State 9>: 7.133ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_50', nn.cpp:72) [1548]  (2.285 ns)
	'add' operation ('add_ln72_206', nn.cpp:72) [1552]  (2.424 ns)
	'add' operation ('add_ln72_207', nn.cpp:72) [1558]  (2.424 ns)

 <State 10>: 6.844ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_83', nn.cpp:72) [2780]  (2.320 ns)
	'add' operation ('add_ln72_430', nn.cpp:72) [2784]  (2.424 ns)
	'add' operation of DSP[2788] ('add_ln72_431', nn.cpp:72) [2788]  (2.100 ns)

 <State 11>: 6.670ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_4', nn.cpp:72) [3094]  (2.146 ns)
	'add' operation ('add_ln72_481', nn.cpp:72) [3098]  (2.424 ns)
	'add' operation of DSP[3103] ('add_ln72_482', nn.cpp:72) [3103]  (2.100 ns)

 <State 12>: 6.948ns
The critical path consists of the following:
	'add' operation ('add_ln72_19', nn.cpp:72) [433]  (2.424 ns)
	'add' operation ('add_ln72_20', nn.cpp:72) [448]  (2.424 ns)
	'add' operation of DSP[457] ('add_ln72_21', nn.cpp:72) [457]  (2.100 ns)

 <State 13>: 6.716ns
The critical path consists of the following:
	'add' operation ('add_ln72_457', nn.cpp:72) [2942]  (2.424 ns)
	'add' operation ('sum', nn.cpp:74) [2945]  (2.146 ns)
	'icmp' operation ('icmp_ln14_46', nn.cpp:14->nn.cpp:75) [2947]  (2.146 ns)

 <State 14>: 6.737ns
The critical path consists of the following:
	'add' operation ('sum', nn.cpp:74) [1345]  (2.146 ns)
	'icmp' operation ('icmp_ln14_16', nn.cpp:14->nn.cpp:75) [1347]  (2.146 ns)
	'select' operation ('layer1_output', nn.cpp:14->nn.cpp:75) [1348]  (0.995 ns)
	'mul' operation of DSP[3809] ('mul_ln85_37', nn.cpp:85) [3805]  (1.450 ns)

 <State 15>: 6.392ns
The critical path consists of the following:
	'add' operation of DSP[608] ('add_ln72_42', nn.cpp:72) [608]  (2.100 ns)
	'add' operation ('sum', nn.cpp:74) [611]  (2.146 ns)
	'icmp' operation ('icmp_ln14_3', nn.cpp:14->nn.cpp:75) [613]  (2.146 ns)

 <State 16>: 6.737ns
The critical path consists of the following:
	'add' operation ('sum', nn.cpp:74) [1486]  (2.146 ns)
	'icmp' operation ('icmp_ln14_18', nn.cpp:14->nn.cpp:75) [1488]  (2.146 ns)
	'select' operation ('layer1_output', nn.cpp:14->nn.cpp:75) [1489]  (0.995 ns)
	'mul' operation of DSP[3995] ('mul_ln85_62', nn.cpp:85) [3991]  (1.450 ns)

 <State 17>: 6.737ns
The critical path consists of the following:
	'add' operation ('sum', nn.cpp:74) [1110]  (2.146 ns)
	'icmp' operation ('icmp_ln14_11', nn.cpp:14->nn.cpp:75) [1112]  (2.146 ns)
	'select' operation ('layer1_output', nn.cpp:14->nn.cpp:75) [1113]  (0.995 ns)
	'mul' operation of DSP[4071] ('mul_ln85_73', nn.cpp:85) [4070]  (1.450 ns)

 <State 18>: 6.624ns
The critical path consists of the following:
	'add' operation of DSP[3814] ('add_ln85_42', nn.cpp:85) [3814]  (2.100 ns)
	'add' operation ('add_ln85_43', nn.cpp:85) [3823]  (2.424 ns)
	'add' operation of DSP[3830] ('add_ln85_44', nn.cpp:85) [3830]  (2.100 ns)

 <State 19>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[3546] ('add_ln85', nn.cpp:85) [3546]  (2.100 ns)
	'add' operation of DSP[3552] ('add_ln85_1', nn.cpp:85) [3552]  (2.100 ns)

 <State 20>: 7.029ns
The critical path consists of the following:
	'sub' operation ('sub_ln85_15', nn.cpp:85) [4002]  (2.285 ns)
	'sub' operation ('sub_ln85_16', nn.cpp:85) [4006]  (2.320 ns)
	'add' operation ('add_ln85_75', nn.cpp:85) [4010]  (2.424 ns)

 <State 21>: 6.878ns
The critical path consists of the following:
	'sub' operation ('sub_ln85_19', nn.cpp:85) [4081]  (2.354 ns)
	'add' operation ('add_ln85_88', nn.cpp:85) [4085]  (2.424 ns)
	'add' operation of DSP[4090] ('add_ln85_89', nn.cpp:85) [4090]  (2.100 ns)

 <State 22>: 4.778ns
The critical path consists of the following:
	'sub' operation ('sub_ln85_2', nn.cpp:85) [3735]  (2.354 ns)
	'add' operation ('add_ln85_30', nn.cpp:85) [3739]  (2.424 ns)

 <State 23>: 6.948ns
The critical path consists of the following:
	'add' operation ('add_ln85_31', nn.cpp:85) [3746]  (2.424 ns)
	'add' operation ('add_ln85_32', nn.cpp:85) [3757]  (2.424 ns)
	'add' operation of DSP[3761] ('add_ln85_33', nn.cpp:85) [3761]  (2.100 ns)

 <State 24>: 6.809ns
The critical path consists of the following:
	'add' operation ('add_ln85_140', nn.cpp:85) [3669]  (2.285 ns)
	'add' operation ('add_ln85_20', nn.cpp:85) [3673]  (2.424 ns)
	'add' operation of DSP[3679] ('add_ln85_21', nn.cpp:85) [3679]  (2.100 ns)

 <State 25>: 4.674ns
The critical path consists of the following:
	'sub' operation ('sub_ln85_5', nn.cpp:85) [3770]  (2.250 ns)
	'add' operation ('add_ln85_35', nn.cpp:85) [3774]  (2.424 ns)

 <State 26>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln85_22', nn.cpp:85) [3687]  (5.580 ns)

 <State 27>: 6.774ns
The critical path consists of the following:
	'sub' operation ('sub_ln85_27', nn.cpp:85) [4231]  (2.250 ns)
	'add' operation ('add_ln85_115', nn.cpp:85) [4235]  (2.424 ns)
	'add' operation of DSP[4240] ('add_ln85_116', nn.cpp:85) [4240]  (2.100 ns)

 <State 28>: 6.739ns
The critical path consists of the following:
	'sub' operation ('sub_ln85', nn.cpp:85) [3603]  (2.216 ns)
	'add' operation ('add_ln85_10', nn.cpp:85) [3607]  (2.424 ns)
	'add' operation of DSP[3612] ('add_ln85_11', nn.cpp:85) [3612]  (2.100 ns)

 <State 29>: 6.844ns
The critical path consists of the following:
	'sub' operation ('sub_ln85_17', nn.cpp:85) [4054]  (2.320 ns)
	'add' operation ('add_ln85_84', nn.cpp:85) [4058]  (2.424 ns)
	'add' operation of DSP[4062] ('add_ln85_85', nn.cpp:85) [4062]  (2.100 ns)

 <State 30>: 6.878ns
The critical path consists of the following:
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [4367]  (1.293 ns)
	'icmp' operation ('icmp_ln27_1', nn.cpp:27->nn.cpp:92) [4368]  (2.146 ns)
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [4369]  (1.293 ns)
	'icmp' operation ('icmp_ln27_2', nn.cpp:27->nn.cpp:92) [4370]  (2.146 ns)

 <State 31>: 6.878ns
The critical path consists of the following:
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [4371]  (1.293 ns)
	'icmp' operation ('icmp_ln27_3', nn.cpp:27->nn.cpp:92) [4372]  (2.146 ns)
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [4373]  (1.293 ns)
	'icmp' operation ('icmp_ln27_4', nn.cpp:27->nn.cpp:92) [4374]  (2.146 ns)

 <State 32>: 6.878ns
The critical path consists of the following:
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [4375]  (1.293 ns)
	'icmp' operation ('icmp_ln27_5', nn.cpp:27->nn.cpp:92) [4376]  (2.146 ns)
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [4377]  (1.293 ns)
	'icmp' operation ('icmp_ln27_6', nn.cpp:27->nn.cpp:92) [4378]  (2.146 ns)

 <State 33>: 6.878ns
The critical path consists of the following:
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [4379]  (1.293 ns)
	'icmp' operation ('icmp_ln27_7', nn.cpp:27->nn.cpp:92) [4380]  (2.146 ns)
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [4381]  (1.293 ns)
	'icmp' operation ('icmp_ln27_8', nn.cpp:27->nn.cpp:92) [4382]  (2.146 ns)

 <State 34>: 6.544ns
The critical path consists of the following:
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [4383]  (1.293 ns)
	'sub' operation ('x', nn.cpp:34->nn.cpp:92) [4386]  (2.146 ns)
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [4387]  (3.105 ns)

 <State 35>: 6.770ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [4387]  (6.770 ns)

 <State 36>: 6.770ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [4387]  (6.770 ns)

 <State 37>: 6.770ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [4387]  (6.770 ns)

 <State 38>: 6.770ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [4387]  (6.770 ns)

 <State 39>: 6.452ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [4387]  (6.452 ns)

 <State 40>: 4.037ns
The critical path consists of the following:
	'add' operation ('add_ln35_5', nn.cpp:35->nn.cpp:92) [4420]  (0.000 ns)
	'add' operation ('add_ln35_6', nn.cpp:35->nn.cpp:92) [4421]  (4.037 ns)

 <State 41>: 4.037ns
The critical path consists of the following:
	'add' operation ('add_ln35_1', nn.cpp:35->nn.cpp:92) [4416]  (0.000 ns)
	'add' operation ('add_ln35_2', nn.cpp:35->nn.cpp:92) [4417]  (4.037 ns)

 <State 42>: 6.183ns
The critical path consists of the following:
	'add' operation ('add_ln35', nn.cpp:35->nn.cpp:92) [4415]  (2.146 ns)
	'add' operation ('add_ln35_3', nn.cpp:35->nn.cpp:92) [4418]  (0.000 ns)
	'add' operation ('sum', nn.cpp:35->nn.cpp:92) [4423]  (4.037 ns)

 <State 43>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 44>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 45>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 46>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 47>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 48>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 49>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 50>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 51>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 52>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 53>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 54>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 55>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 56>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 57>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 58>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 59>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 60>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 61>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 62>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 63>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 64>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 65>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 66>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 67>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 68>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 69>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)

 <State 70>: 4.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [4426]  (3.905 ns)
	s_axi write operation ('write_ln42', nn.cpp:42->nn.cpp:92) on port 'output_0' (nn.cpp:42->nn.cpp:92) [4428]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
