
RTOS-LCD-maxTouch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000742c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040742c  0040742c  0001742c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a00  20400000  00407434  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000bee4  20400a00  00407e34  00020a00  2**2
                  ALLOC
  4 .stack        00002004  2040c8e4  00413d18  00020a00  2**0
                  ALLOC
  5 .heap         00000200  2040e8e8  00415d1c  00020a00  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020a00  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a2e  2**0
                  CONTENTS, READONLY
  8 .debug_info   00029bde  00000000  00000000  00020a87  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00005718  00000000  00000000  0004a665  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000db50  00000000  00000000  0004fd7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000012a8  00000000  00000000  0005d8cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001538  00000000  00000000  0005eb75  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00025fa9  00000000  00000000  000600ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00015f8e  00000000  00000000  00086056  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009e0d6  00000000  00000000  0009bfe4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003bb8  00000000  00000000  0013a0bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e8 e8 40 20 21 1c 40 00 1f 1c 40 00 1f 1c 40 00     ..@ !.@...@...@.
  400010:	1f 1c 40 00 1f 1c 40 00 1f 1c 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	f9 1f 40 00 1f 1c 40 00 00 00 00 00 99 20 40 00     ..@...@...... @.
  40003c:	01 21 40 00 1f 1c 40 00 1f 1c 40 00 1f 1c 40 00     .!@...@...@...@.
  40004c:	1f 1c 40 00 1f 1c 40 00 1f 1c 40 00 1f 1c 40 00     ..@...@...@...@.
  40005c:	1f 1c 40 00 1f 1c 40 00 00 00 00 00 99 15 40 00     ..@...@.......@.
  40006c:	ad 15 40 00 c1 15 40 00 1f 1c 40 00 1f 1c 40 00     ..@...@...@...@.
  40007c:	1f 1c 40 00 d5 15 40 00 e9 15 40 00 1f 1c 40 00     ..@...@...@...@.
  40008c:	1f 1c 40 00 1f 1c 40 00 1f 1c 40 00 1f 1c 40 00     ..@...@...@...@.
  40009c:	1f 1c 40 00 1f 1c 40 00 1f 1c 40 00 1f 1c 40 00     ..@...@...@...@.
  4000ac:	1f 1c 40 00 1f 1c 40 00 51 11 40 00 1f 1c 40 00     ..@...@.Q.@...@.
  4000bc:	1f 1c 40 00 1f 1c 40 00 1f 1c 40 00 1f 1c 40 00     ..@...@...@...@.
  4000cc:	1f 1c 40 00 1f 1c 40 00 1f 1c 40 00 1f 1c 40 00     ..@...@...@...@.
  4000dc:	1f 1c 40 00 65 11 40 00 1f 1c 40 00 1f 1c 40 00     ..@.e.@...@...@.
  4000ec:	1f 1c 40 00 1f 1c 40 00 1f 1c 40 00 1f 1c 40 00     ..@...@...@...@.
  4000fc:	1f 1c 40 00 1f 1c 40 00 1f 1c 40 00 1f 1c 40 00     ..@...@...@...@.
  40010c:	1f 1c 40 00 1f 1c 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 1f 1c 40 00 1f 1c 40 00 1f 1c 40 00     ......@...@...@.
  40012c:	1f 1c 40 00 1f 1c 40 00 1f 1c 40 00 1f 1c 40 00     ..@...@...@...@.
  40013c:	1f 1c 40 00 1f 1c 40 00 1f 1c 40 00 1f 1c 40 00     ..@...@...@...@.
  40014c:	1f 1c 40 00 1f 1c 40 00 1f 1c 40 00 1f 1c 40 00     ..@...@...@...@.
  40015c:	1f 1c 40 00 1f 1c 40 00 1f 1c 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	20400a00 	.word	0x20400a00
  400184:	00000000 	.word	0x00000000
  400188:	00407434 	.word	0x00407434

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00407434 	.word	0x00407434
  4001c8:	20400a04 	.word	0x20400a04
  4001cc:	00407434 	.word	0x00407434
  4001d0:	00000000 	.word	0x00000000

004001d4 <mxt_init_device>:
 * \param chgpin IOPORT pin instance attached to the maXTouch device's /CHG pin
 * \return Operation result status code
 */
status_code_t mxt_init_device(struct mxt_device *device,
		twihs_master_t interface, uint8_t chip_adr, uint32_t chgpin)
{
  4001d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001d6:	b087      	sub	sp, #28
  4001d8:	4604      	mov	r4, r0
  4001da:	460e      	mov	r6, r1
  4001dc:	4617      	mov	r7, r2
	int8_t status;

	/* Set TWI interface, TWI address and CHG-pin of the maXTouch device. */
	device->interface = interface;
  4001de:	6081      	str	r1, [r0, #8]
	device->mxt_chip_adr = chip_adr;
  4001e0:	7302      	strb	r2, [r0, #12]
	device->chgpin = chgpin;
  4001e2:	6183      	str	r3, [r0, #24]
	device->handler = NULL;
  4001e4:	2500      	movs	r5, #0
  4001e6:	6105      	str	r5, [r0, #16]
			malloc(sizeof(struct mxt_info_object));
  4001e8:	2007      	movs	r0, #7
  4001ea:	4b9d      	ldr	r3, [pc, #628]	; (400460 <mxt_init_device+0x28c>)
  4001ec:	4798      	blx	r3
	device->info_object = (struct mxt_info_object *)
  4001ee:	6020      	str	r0, [r4, #0]
	twihs_package_t packet = {
  4001f0:	9501      	str	r5, [sp, #4]
  4001f2:	9505      	str	r5, [sp, #20]
  4001f4:	2302      	movs	r3, #2
  4001f6:	9302      	str	r3, [sp, #8]
  4001f8:	9003      	str	r0, [sp, #12]
  4001fa:	2307      	movs	r3, #7
  4001fc:	9304      	str	r3, [sp, #16]
  4001fe:	f88d 7014 	strb.w	r7, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400202:	a901      	add	r1, sp, #4
  400204:	4630      	mov	r0, r6
  400206:	4b97      	ldr	r3, [pc, #604]	; (400464 <mxt_init_device+0x290>)
  400208:	4798      	blx	r3
  40020a:	1b40      	subs	r0, r0, r5
  40020c:	bf18      	it	ne
  40020e:	2001      	movne	r0, #1
  400210:	4240      	negs	r0, r0
	if ((status = mxt_read_id_block(device)) != STATUS_OK) {
  400212:	b108      	cbz	r0, 400218 <mxt_init_device+0x44>
	}

	device->multitouch_report_offset = status;

	return STATUS_OK;
}
  400214:	b007      	add	sp, #28
  400216:	bdf0      	pop	{r4, r5, r6, r7, pc}
			malloc(device->info_object->obj_count *
  400218:	6825      	ldr	r5, [r4, #0]
  40021a:	79a8      	ldrb	r0, [r5, #6]
  40021c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  400220:	0040      	lsls	r0, r0, #1
  400222:	4b8f      	ldr	r3, [pc, #572]	; (400460 <mxt_init_device+0x28c>)
  400224:	4798      	blx	r3
	device->object_list = (struct mxt_object *)
  400226:	6060      	str	r0, [r4, #4]
	twihs_package_t packet = {
  400228:	2300      	movs	r3, #0
  40022a:	9301      	str	r3, [sp, #4]
  40022c:	9304      	str	r3, [sp, #16]
  40022e:	9305      	str	r3, [sp, #20]
  400230:	2307      	movs	r3, #7
  400232:	f88d 3004 	strb.w	r3, [sp, #4]
  400236:	2302      	movs	r3, #2
  400238:	9302      	str	r3, [sp, #8]
  40023a:	9003      	str	r0, [sp, #12]
		.length       = device->info_object->obj_count *
  40023c:	79ab      	ldrb	r3, [r5, #6]
  40023e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400242:	005b      	lsls	r3, r3, #1
	twihs_package_t packet = {
  400244:	9304      	str	r3, [sp, #16]
  400246:	7b23      	ldrb	r3, [r4, #12]
  400248:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  40024c:	a901      	add	r1, sp, #4
  40024e:	68a0      	ldr	r0, [r4, #8]
  400250:	4b84      	ldr	r3, [pc, #528]	; (400464 <mxt_init_device+0x290>)
  400252:	4798      	blx	r3
  400254:	3000      	adds	r0, #0
  400256:	bf18      	it	ne
  400258:	2001      	movne	r0, #1
  40025a:	4240      	negs	r0, r0
	if (status != STATUS_OK) {
  40025c:	2800      	cmp	r0, #0
  40025e:	d1d9      	bne.n	400214 <mxt_init_device+0x40>
	uint8_t *id_pointer = (uint8_t *)device->info_object;
  400260:	6827      	ldr	r7, [r4, #0]
	uint8_t *objects_pointer = (uint8_t *)device->object_list;
  400262:	6860      	ldr	r0, [r4, #4]
			(device->info_object->obj_count *
  400264:	79bb      	ldrb	r3, [r7, #6]
  400266:	eb03 0643 	add.w	r6, r3, r3, lsl #1
  40026a:	0076      	lsls	r6, r6, #1
	crc_area_size = MXT_ID_BLOCK_SIZE +
  40026c:	3607      	adds	r6, #7
  40026e:	b2b6      	uxth	r6, r6
  400270:	463a      	mov	r2, r7
  400272:	3706      	adds	r7, #6
	uint32_t crc_tmp = 0;
  400274:	2100      	movs	r1, #0
		result ^= crcpoly;
  400276:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 400468 <mxt_init_device+0x294>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  40027a:	f892 e001 	ldrb.w	lr, [r2, #1]
  40027e:	7815      	ldrb	r5, [r2, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  400280:	ea45 250e 	orr.w	r5, r5, lr, lsl #8
  400284:	ea85 0141 	eor.w	r1, r5, r1, lsl #1
	if (result & 0x1000000) {
  400288:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
		result ^= crcpoly;
  40028c:	bf18      	it	ne
  40028e:	ea81 010c 	eorne.w	r1, r1, ip
  400292:	3202      	adds	r2, #2
	for (i = 0; i < MXT_ID_BLOCK_SIZE - 1; i += 2) {
  400294:	42ba      	cmp	r2, r7
  400296:	d1f0      	bne.n	40027a <mxt_init_device+0xa6>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  400298:	7802      	ldrb	r2, [r0, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  40029a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40029e:	ea83 0241 	eor.w	r2, r3, r1, lsl #1
	if (result & 0x1000000) {
  4002a2:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  4002a6:	d003      	beq.n	4002b0 <mxt_init_device+0xdc>
		result ^= crcpoly;
  4002a8:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  4002ac:	f082 021b 	eor.w	r2, r2, #27
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  4002b0:	f1a6 0708 	sub.w	r7, r6, #8
  4002b4:	2f01      	cmp	r7, #1
  4002b6:	dd12      	ble.n	4002de <mxt_init_device+0x10a>
  4002b8:	2301      	movs	r3, #1
		result ^= crcpoly;
  4002ba:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 400468 <mxt_init_device+0x294>
		crc_tmp = mxt_crc_24(crc_tmp, objects_pointer[i],
  4002be:	18c1      	adds	r1, r0, r3
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  4002c0:	784d      	ldrb	r5, [r1, #1]
  4002c2:	5cc1      	ldrb	r1, [r0, r3]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4002c4:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
  4002c8:	ea81 0242 	eor.w	r2, r1, r2, lsl #1
	if (result & 0x1000000) {
  4002cc:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
		result ^= crcpoly;
  4002d0:	bf18      	it	ne
  4002d2:	ea82 020e 	eorne.w	r2, r2, lr
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  4002d6:	3302      	adds	r3, #2
  4002d8:	b29b      	uxth	r3, r3
  4002da:	42bb      	cmp	r3, r7
  4002dc:	dbef      	blt.n	4002be <mxt_init_device+0xea>
	crc_tmp = mxt_crc_24(crc_tmp,
  4002de:	4430      	add	r0, r6
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4002e0:	f810 3c08 	ldrb.w	r3, [r0, #-8]
  4002e4:	ea83 0242 	eor.w	r2, r3, r2, lsl #1
	if (result & 0x1000000) {
  4002e8:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  4002ec:	d003      	beq.n	4002f6 <mxt_init_device+0x122>
		result ^= crcpoly;
  4002ee:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  4002f2:	f082 021b 	eor.w	r2, r2, #27
	*crc = (crc_tmp & 0x00FFFFFF);
  4002f6:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	twihs_package_t packet = {
  4002fa:	2300      	movs	r3, #0
  4002fc:	9301      	str	r3, [sp, #4]
  4002fe:	9305      	str	r3, [sp, #20]
  400300:	f88d 6004 	strb.w	r6, [sp, #4]
  400304:	0a36      	lsrs	r6, r6, #8
  400306:	f88d 6005 	strb.w	r6, [sp, #5]
  40030a:	2302      	movs	r3, #2
  40030c:	9302      	str	r3, [sp, #8]
  40030e:	f8cd d00c 	str.w	sp, [sp, #12]
  400312:	2303      	movs	r3, #3
  400314:	9304      	str	r3, [sp, #16]
  400316:	7b23      	ldrb	r3, [r4, #12]
  400318:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  40031c:	a901      	add	r1, sp, #4
  40031e:	68a0      	ldr	r0, [r4, #8]
  400320:	4b50      	ldr	r3, [pc, #320]	; (400464 <mxt_init_device+0x290>)
  400322:	4798      	blx	r3
  400324:	b328      	cbz	r0, 400372 <mxt_init_device+0x19e>
		return ERR_IO_ERROR;
  400326:	f04f 33ff 	mov.w	r3, #4294967295
	if (crc_calculated != crc_read) {
  40032a:	42ab      	cmp	r3, r5
  40032c:	f040 808b 	bne.w	400446 <mxt_init_device+0x272>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400330:	6825      	ldr	r5, [r4, #0]
  400332:	79a8      	ldrb	r0, [r5, #6]
  400334:	b198      	cbz	r0, 40035e <mxt_init_device+0x18a>
  400336:	2300      	movs	r3, #0
  400338:	3301      	adds	r3, #1
  40033a:	b2da      	uxtb	r2, r3
  40033c:	4290      	cmp	r0, r2
  40033e:	d8fb      	bhi.n	400338 <mxt_init_device+0x164>
		tot_report_ids += (device->object_list[i].num_report_ids);
  400340:	6862      	ldr	r2, [r4, #4]
  400342:	1e43      	subs	r3, r0, #1
  400344:	b2db      	uxtb	r3, r3
  400346:	3301      	adds	r3, #1
  400348:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40034c:	eb02 0143 	add.w	r1, r2, r3, lsl #1
  400350:	2000      	movs	r0, #0
  400352:	7953      	ldrb	r3, [r2, #5]
  400354:	4418      	add	r0, r3
  400356:	b2c0      	uxtb	r0, r0
  400358:	3206      	adds	r2, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40035a:	4291      	cmp	r1, r2
  40035c:	d1f9      	bne.n	400352 <mxt_init_device+0x17e>
			malloc(sizeof(struct mxt_report_id_map) *
  40035e:	0040      	lsls	r0, r0, #1
  400360:	4b3f      	ldr	r3, [pc, #252]	; (400460 <mxt_init_device+0x28c>)
  400362:	4798      	blx	r3
	device->report_id_map = (struct mxt_report_id_map *)
  400364:	6160      	str	r0, [r4, #20]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400366:	79ab      	ldrb	r3, [r5, #6]
  400368:	b173      	cbz	r3, 400388 <mxt_init_device+0x1b4>
  40036a:	2700      	movs	r7, #0
  40036c:	2601      	movs	r6, #1
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  40036e:	46be      	mov	lr, r7
  400370:	e037      	b.n	4003e2 <mxt_init_device+0x20e>
		return ((uint32_t)crc[2] << 16) | ((uint16_t)crc[1] << 8) | crc[0];
  400372:	f89d 2002 	ldrb.w	r2, [sp, #2]
  400376:	f89d 3000 	ldrb.w	r3, [sp]
  40037a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40037e:	f89d 2001 	ldrb.w	r2, [sp, #1]
  400382:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400386:	e7d0      	b.n	40032a <mxt_init_device+0x156>
		return ERR_BAD_DATA;
  400388:	f06f 0003 	mvn.w	r0, #3
  40038c:	e742      	b.n	400214 <mxt_init_device+0x40>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  40038e:	3001      	adds	r0, #1
  400390:	b2c0      	uxtb	r0, r0
  400392:	6862      	ldr	r2, [r4, #4]
  400394:	1953      	adds	r3, r2, r5
  400396:	7919      	ldrb	r1, [r3, #4]
  400398:	4281      	cmp	r1, r0
  40039a:	d31c      	bcc.n	4003d6 <mxt_init_device+0x202>
			if (device->object_list[i].num_report_ids != 0) {
  40039c:	795b      	ldrb	r3, [r3, #5]
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d0f5      	beq.n	40038e <mxt_init_device+0x1ba>
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  4003a2:	6862      	ldr	r2, [r4, #4]
  4003a4:	442a      	add	r2, r5
  4003a6:	7953      	ldrb	r3, [r2, #5]
  4003a8:	2b00      	cmp	r3, #0
  4003aa:	d0f0      	beq.n	40038e <mxt_init_device+0x1ba>
  4003ac:	4633      	mov	r3, r6
							device->object_list[i].type;
  4003ae:	7811      	ldrb	r1, [r2, #0]
					device->report_id_map[id_index].object_type =
  4003b0:	6962      	ldr	r2, [r4, #20]
  4003b2:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
					device->report_id_map[id_index].instance = j;
  4003b6:	6962      	ldr	r2, [r4, #20]
  4003b8:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  4003bc:	7050      	strb	r0, [r2, #1]
					id_index++;
  4003be:	3301      	adds	r3, #1
  4003c0:	b2db      	uxtb	r3, r3
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  4003c2:	6862      	ldr	r2, [r4, #4]
  4003c4:	442a      	add	r2, r5
  4003c6:	1b99      	subs	r1, r3, r6
  4003c8:	f892 c005 	ldrb.w	ip, [r2, #5]
  4003cc:	b2c9      	uxtb	r1, r1
  4003ce:	458c      	cmp	ip, r1
  4003d0:	d8ed      	bhi.n	4003ae <mxt_init_device+0x1da>
					id_index++;
  4003d2:	461e      	mov	r6, r3
  4003d4:	e7db      	b.n	40038e <mxt_init_device+0x1ba>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4003d6:	3701      	adds	r7, #1
  4003d8:	b2ff      	uxtb	r7, r7
  4003da:	6823      	ldr	r3, [r4, #0]
  4003dc:	799b      	ldrb	r3, [r3, #6]
  4003de:	429f      	cmp	r7, r3
  4003e0:	d207      	bcs.n	4003f2 <mxt_init_device+0x21e>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  4003e2:	eb07 0347 	add.w	r3, r7, r7, lsl #1
  4003e6:	005a      	lsls	r2, r3, #1
  4003e8:	4615      	mov	r5, r2
  4003ea:	6863      	ldr	r3, [r4, #4]
  4003ec:	4413      	add	r3, r2
  4003ee:	4670      	mov	r0, lr
  4003f0:	e7d4      	b.n	40039c <mxt_init_device+0x1c8>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4003f2:	b35b      	cbz	r3, 40044c <mxt_init_device+0x278>
  4003f4:	4610      	mov	r0, r2
  4003f6:	3b01      	subs	r3, #1
  4003f8:	b2db      	uxtb	r3, r3
  4003fa:	3301      	adds	r3, #1
  4003fc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400400:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  400404:	2100      	movs	r1, #0
		tot_report_ids += (device->object_list[i].num_report_ids);
  400406:	7943      	ldrb	r3, [r0, #5]
  400408:	4419      	add	r1, r3
  40040a:	b2c9      	uxtb	r1, r1
  40040c:	3006      	adds	r0, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40040e:	4282      	cmp	r2, r0
  400410:	d1f9      	bne.n	400406 <mxt_init_device+0x232>
	for (i = 0; i < tot_rpt_id; ++i) {
  400412:	b1f1      	cbz	r1, 400452 <mxt_init_device+0x27e>
		if (device->report_id_map[i].object_type == object_type) {
  400414:	6962      	ldr	r2, [r4, #20]
  400416:	7813      	ldrb	r3, [r2, #0]
  400418:	2b09      	cmp	r3, #9
  40041a:	d00f      	beq.n	40043c <mxt_init_device+0x268>
  40041c:	2300      	movs	r3, #0
	for (i = 0; i < tot_rpt_id; ++i) {
  40041e:	3301      	adds	r3, #1
  400420:	b2db      	uxtb	r3, r3
  400422:	428b      	cmp	r3, r1
  400424:	d00c      	beq.n	400440 <mxt_init_device+0x26c>
		if (device->report_id_map[i].object_type == object_type) {
  400426:	f812 0f02 	ldrb.w	r0, [r2, #2]!
  40042a:	2809      	cmp	r0, #9
  40042c:	d1f7      	bne.n	40041e <mxt_init_device+0x24a>
			return i;
  40042e:	b25b      	sxtb	r3, r3
	if (status == -1) {
  400430:	f1b3 3fff 	cmp.w	r3, #4294967295
  400434:	d010      	beq.n	400458 <mxt_init_device+0x284>
	device->multitouch_report_offset = status;
  400436:	7723      	strb	r3, [r4, #28]
	return STATUS_OK;
  400438:	2000      	movs	r0, #0
  40043a:	e6eb      	b.n	400214 <mxt_init_device+0x40>
		if (device->report_id_map[i].object_type == object_type) {
  40043c:	2300      	movs	r3, #0
  40043e:	e7f6      	b.n	40042e <mxt_init_device+0x25a>
		return ERR_BAD_DATA;
  400440:	f06f 0003 	mvn.w	r0, #3
  400444:	e6e6      	b.n	400214 <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  400446:	f06f 0003 	mvn.w	r0, #3
  40044a:	e6e3      	b.n	400214 <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  40044c:	f06f 0003 	mvn.w	r0, #3
  400450:	e6e0      	b.n	400214 <mxt_init_device+0x40>
  400452:	f06f 0003 	mvn.w	r0, #3
  400456:	e6dd      	b.n	400214 <mxt_init_device+0x40>
  400458:	f06f 0003 	mvn.w	r0, #3
  40045c:	e6da      	b.n	400214 <mxt_init_device+0x40>
  40045e:	bf00      	nop
  400460:	004042e5 	.word	0x004042e5
  400464:	0040199d 	.word	0x0040199d
  400468:	0080001b 	.word	0x0080001b

0040046c <mxt_get_object_address>:
uint16_t mxt_get_object_address(struct mxt_device *device, uint8_t object_id,
		uint8_t instance)
{
	uint8_t i;

	for (i = 0; i < device->info_object->obj_count; i++) {
  40046c:	6803      	ldr	r3, [r0, #0]
  40046e:	799a      	ldrb	r2, [r3, #6]
  400470:	b1d2      	cbz	r2, 4004a8 <mxt_get_object_address+0x3c>
{
  400472:	b410      	push	{r4}
		if (object_id == device->object_list[i].type) {
  400474:	6844      	ldr	r4, [r0, #4]
  400476:	7823      	ldrb	r3, [r4, #0]
  400478:	428b      	cmp	r3, r1
  40047a:	d00e      	beq.n	40049a <mxt_get_object_address+0x2e>
  40047c:	1da3      	adds	r3, r4, #6
  40047e:	3a01      	subs	r2, #1
  400480:	b2d2      	uxtb	r2, r2
  400482:	3201      	adds	r2, #1
  400484:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  400488:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; i++) {
  40048c:	4293      	cmp	r3, r2
  40048e:	d009      	beq.n	4004a4 <mxt_get_object_address+0x38>
		if (object_id == device->object_list[i].type) {
  400490:	461c      	mov	r4, r3
  400492:	f813 0b06 	ldrb.w	r0, [r3], #6
  400496:	4288      	cmp	r0, r1
  400498:	d1f8      	bne.n	40048c <mxt_get_object_address+0x20>
			return device->object_list[i].start_address;
  40049a:	f8b4 0001 	ldrh.w	r0, [r4, #1]
		}
	}

	return 0;
}
  40049e:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004a2:	4770      	bx	lr
	return 0;
  4004a4:	2000      	movs	r0, #0
  4004a6:	e7fa      	b.n	40049e <mxt_get_object_address+0x32>
  4004a8:	2000      	movs	r0, #0
  4004aa:	4770      	bx	lr

004004ac <mxt_write_config_object>:
 * \param *obj_data Pointer to memory buffer containing object data
 * \result Operation result status code
 */
status_code_t mxt_write_config_object(struct mxt_device *device,
		mxt_memory_adr memory_adr, void *obj_data)
{
  4004ac:	b530      	push	{r4, r5, lr}
  4004ae:	b087      	sub	sp, #28
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4004b0:	2300      	movs	r3, #0
  4004b2:	9301      	str	r3, [sp, #4]
  4004b4:	9304      	str	r3, [sp, #16]
  4004b6:	9305      	str	r3, [sp, #20]
  4004b8:	f88d 1004 	strb.w	r1, [sp, #4]
  4004bc:	0a0b      	lsrs	r3, r1, #8
  4004be:	f88d 3005 	strb.w	r3, [sp, #5]
  4004c2:	2302      	movs	r3, #2
  4004c4:	9302      	str	r3, [sp, #8]
  4004c6:	9203      	str	r2, [sp, #12]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4004c8:	6803      	ldr	r3, [r0, #0]
  4004ca:	799a      	ldrb	r2, [r3, #6]
  4004cc:	b1ba      	cbz	r2, 4004fe <mxt_write_config_object+0x52>
		if (device->object_list[i].start_address == mem_adr) {
  4004ce:	6844      	ldr	r4, [r0, #4]
  4004d0:	f8b4 3001 	ldrh.w	r3, [r4, #1]
  4004d4:	428b      	cmp	r3, r1
  4004d6:	d00f      	beq.n	4004f8 <mxt_write_config_object+0x4c>
  4004d8:	1da3      	adds	r3, r4, #6
  4004da:	3a01      	subs	r2, #1
  4004dc:	b2d2      	uxtb	r2, r2
  4004de:	3201      	adds	r2, #1
  4004e0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  4004e4:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4004e8:	4293      	cmp	r3, r2
  4004ea:	d016      	beq.n	40051a <mxt_write_config_object+0x6e>
		if (device->object_list[i].start_address == mem_adr) {
  4004ec:	461c      	mov	r4, r3
  4004ee:	3306      	adds	r3, #6
  4004f0:	f8b4 5001 	ldrh.w	r5, [r4, #1]
  4004f4:	428d      	cmp	r5, r1
  4004f6:	d1f7      	bne.n	4004e8 <mxt_write_config_object+0x3c>
			return (device->object_list[i].size + 1);
  4004f8:	78e2      	ldrb	r2, [r4, #3]
  4004fa:	3201      	adds	r2, #1
  4004fc:	b2d2      	uxtb	r2, r2
		.addr[0]      = memory_adr,
		.addr[1]      = memory_adr >> 8,
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
		.buffer       = obj_data,
		.length       = mxt_get_object_size(device, memory_adr)
  4004fe:	9204      	str	r2, [sp, #16]
	twihs_package_t packet = {
  400500:	7b03      	ldrb	r3, [r0, #12]
  400502:	f88d 3014 	strb.w	r3, [sp, #20]
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400506:	a901      	add	r1, sp, #4
  400508:	6880      	ldr	r0, [r0, #8]
  40050a:	4b05      	ldr	r3, [pc, #20]	; (400520 <mxt_write_config_object+0x74>)
  40050c:	4798      	blx	r3
  40050e:	3000      	adds	r0, #0
  400510:	bf18      	it	ne
  400512:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}

}
  400514:	4240      	negs	r0, r0
  400516:	b007      	add	sp, #28
  400518:	bd30      	pop	{r4, r5, pc}
	return 0;
  40051a:	2200      	movs	r2, #0
  40051c:	e7ef      	b.n	4004fe <mxt_write_config_object+0x52>
  40051e:	bf00      	nop
  400520:	00401a49 	.word	0x00401a49

00400524 <mxt_write_config_reg>:
 * \param value Value to be written to register
 * \result Operation result status code
 */
status_code_t mxt_write_config_reg(struct mxt_device *device,
		mxt_memory_adr memory_adr, uint8_t value)
{
  400524:	b500      	push	{lr}
  400526:	b089      	sub	sp, #36	; 0x24
  400528:	f88d 2007 	strb.w	r2, [sp, #7]
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  40052c:	2300      	movs	r3, #0
  40052e:	9303      	str	r3, [sp, #12]
  400530:	9307      	str	r3, [sp, #28]
  400532:	f88d 100c 	strb.w	r1, [sp, #12]
  400536:	0a09      	lsrs	r1, r1, #8
  400538:	f88d 100d 	strb.w	r1, [sp, #13]
  40053c:	2302      	movs	r3, #2
  40053e:	9304      	str	r3, [sp, #16]
  400540:	f10d 0307 	add.w	r3, sp, #7
  400544:	9305      	str	r3, [sp, #20]
  400546:	2301      	movs	r3, #1
  400548:	9306      	str	r3, [sp, #24]
  40054a:	7b03      	ldrb	r3, [r0, #12]
  40054c:	f88d 301c 	strb.w	r3, [sp, #28]
		.chip         = device->mxt_chip_adr,
		.buffer       = &value,
		.length       = sizeof(value)
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400550:	a903      	add	r1, sp, #12
  400552:	6880      	ldr	r0, [r0, #8]
  400554:	4b04      	ldr	r3, [pc, #16]	; (400568 <mxt_write_config_reg+0x44>)
  400556:	4798      	blx	r3
  400558:	3000      	adds	r0, #0
  40055a:	bf18      	it	ne
  40055c:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}
}
  40055e:	4240      	negs	r0, r0
  400560:	b009      	add	sp, #36	; 0x24
  400562:	f85d fb04 	ldr.w	pc, [sp], #4
  400566:	bf00      	nop
  400568:	00401a49 	.word	0x00401a49

0040056c <mxt_is_message_pending>:
 * \param *device Pointer to mxt_device instance
 * \return Return /CHG pin status
 */
bool mxt_is_message_pending(struct mxt_device *device)
{
	if (ioport_get_pin_level(device->chgpin) == false) {
  40056c:	6982      	ldr	r2, [r0, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40056e:	4b07      	ldr	r3, [pc, #28]	; (40058c <mxt_is_message_pending+0x20>)
  400570:	eb03 1352 	add.w	r3, r3, r2, lsr #5
  400574:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400576:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  400578:	f002 021f 	and.w	r2, r2, #31
  40057c:	2301      	movs	r3, #1
  40057e:	fa03 f202 	lsl.w	r2, r3, r2
  400582:	420a      	tst	r2, r1
		return true;
	} else {
		return false;
	}
}
  400584:	bf0c      	ite	eq
  400586:	4618      	moveq	r0, r3
  400588:	2000      	movne	r0, #0
  40058a:	4770      	bx	lr
  40058c:	00200707 	.word	0x00200707

00400590 <mxt_read_message>:
 * \param *message Pointer to mxt_message instance
 * \return Operation result status code
 */
status_code_t mxt_read_message(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
  400590:	b530      	push	{r4, r5, lr}
  400592:	b087      	sub	sp, #28
  400594:	4604      	mov	r4, r0
  400596:	460d      	mov	r5, r1
	uint16_t obj_adr = mxt_get_object_address(device,
  400598:	2200      	movs	r2, #0
  40059a:	2105      	movs	r1, #5
  40059c:	4b0d      	ldr	r3, [pc, #52]	; (4005d4 <mxt_read_message+0x44>)
  40059e:	4798      	blx	r3
			MXT_GEN_MESSAGEPROCESSOR_T5, 0);

	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4005a0:	2300      	movs	r3, #0
  4005a2:	9301      	str	r3, [sp, #4]
  4005a4:	9305      	str	r3, [sp, #20]
  4005a6:	f88d 0004 	strb.w	r0, [sp, #4]
  4005aa:	0a00      	lsrs	r0, r0, #8
  4005ac:	f88d 0005 	strb.w	r0, [sp, #5]
  4005b0:	2302      	movs	r3, #2
  4005b2:	9302      	str	r3, [sp, #8]
  4005b4:	9503      	str	r5, [sp, #12]
  4005b6:	2309      	movs	r3, #9
  4005b8:	9304      	str	r3, [sp, #16]
  4005ba:	7b23      	ldrb	r3, [r4, #12]
  4005bc:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer       = message,
		.length       = MXT_TWI_MSG_SIZE_T5
	};

	/* Read information from the slave */
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  4005c0:	a901      	add	r1, sp, #4
  4005c2:	68a0      	ldr	r0, [r4, #8]
  4005c4:	4b04      	ldr	r3, [pc, #16]	; (4005d8 <mxt_read_message+0x48>)
  4005c6:	4798      	blx	r3
  4005c8:	3000      	adds	r0, #0
  4005ca:	bf18      	it	ne
  4005cc:	2001      	movne	r0, #1
		return mxt_validate_message(&packet);
#else
		return STATUS_OK;
#endif
	}
}
  4005ce:	4240      	negs	r0, r0
  4005d0:	b007      	add	sp, #28
  4005d2:	bd30      	pop	{r4, r5, pc}
  4005d4:	0040046d 	.word	0x0040046d
  4005d8:	0040199d 	.word	0x0040199d

004005dc <mxt_read_touch_event>:
 * \param *touch_event Pointer to mxt_touch_event instance
 * \return Operation result status code
 */
status_code_t mxt_read_touch_event(struct mxt_device *device,
		struct mxt_touch_event *touch_event)
{
  4005dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4005de:	b085      	sub	sp, #20
  4005e0:	4604      	mov	r4, r0
  4005e2:	460e      	mov	r6, r1
	uint8_t obj_type, status;
	struct mxt_conf_messageprocessor_t5 message;

	while (mxt_is_message_pending(device)) {
  4005e4:	4d17      	ldr	r5, [pc, #92]	; (400644 <mxt_read_touch_event+0x68>)
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  4005e6:	4f18      	ldr	r7, [pc, #96]	; (400648 <mxt_read_touch_event+0x6c>)
	while (mxt_is_message_pending(device)) {
  4005e8:	4620      	mov	r0, r4
  4005ea:	47a8      	blx	r5
  4005ec:	b328      	cbz	r0, 40063a <mxt_read_touch_event+0x5e>
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  4005ee:	a901      	add	r1, sp, #4
  4005f0:	4620      	mov	r0, r4
  4005f2:	47b8      	blx	r7
  4005f4:	4603      	mov	r3, r0
  4005f6:	bb10      	cbnz	r0, 40063e <mxt_read_touch_event+0x62>
 * \return Operation
 */
enum mxt_object_type mxt_get_object_type(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
	return (enum mxt_object_type)(device->report_id_map[message->reportid].object_type);
  4005f8:	f89d 3004 	ldrb.w	r3, [sp, #4]
  4005fc:	6962      	ldr	r2, [r4, #20]
		if (obj_type == MXT_TOUCH_MULTITOUCHSCREEN_T9) {
  4005fe:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
  400602:	2a09      	cmp	r2, #9
  400604:	d1f0      	bne.n	4005e8 <mxt_read_touch_event+0xc>
			touch_event->id = (message.reportid -
  400606:	7f22      	ldrb	r2, [r4, #28]
  400608:	1a9b      	subs	r3, r3, r2
  40060a:	7033      	strb	r3, [r6, #0]
			touch_event->status = message.message[0];
  40060c:	f89d 3005 	ldrb.w	r3, [sp, #5]
  400610:	7073      	strb	r3, [r6, #1]
					((message.message[3] & 0xf0) >> 4);
  400612:	f89d 3008 	ldrb.w	r3, [sp, #8]
			touch_event->x = (message.message[1] << 4) |
  400616:	f89d 1006 	ldrb.w	r1, [sp, #6]
					((message.message[3] & 0xf0) >> 4);
  40061a:	091a      	lsrs	r2, r3, #4
			touch_event->x = (message.message[1] << 4) |
  40061c:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  400620:	8072      	strh	r2, [r6, #2]
			touch_event->y = (message.message[2] << 4) |
  400622:	f89d 2007 	ldrb.w	r2, [sp, #7]
					(message.message[3] & 0x0f);
  400626:	f003 030f 	and.w	r3, r3, #15
			touch_event->y = (message.message[2] << 4) |
  40062a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  40062e:	80b3      	strh	r3, [r6, #4]
			touch_event->size = message.message[4];
  400630:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400634:	71b3      	strb	r3, [r6, #6]
			return STATUS_OK;
  400636:	2300      	movs	r3, #0
  400638:	e001      	b.n	40063e <mxt_read_touch_event+0x62>
	return ERR_BAD_DATA;
  40063a:	f06f 0303 	mvn.w	r3, #3
}
  40063e:	4618      	mov	r0, r3
  400640:	b005      	add	sp, #20
  400642:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400644:	0040056d 	.word	0x0040056d
  400648:	00400591 	.word	0x00400591

0040064c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40064c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40064e:	4810      	ldr	r0, [pc, #64]	; (400690 <sysclk_init+0x44>)
  400650:	4b10      	ldr	r3, [pc, #64]	; (400694 <sysclk_init+0x48>)
  400652:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400654:	213e      	movs	r1, #62	; 0x3e
  400656:	2000      	movs	r0, #0
  400658:	4b0f      	ldr	r3, [pc, #60]	; (400698 <sysclk_init+0x4c>)
  40065a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40065c:	4c0f      	ldr	r4, [pc, #60]	; (40069c <sysclk_init+0x50>)
  40065e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400660:	2800      	cmp	r0, #0
  400662:	d0fc      	beq.n	40065e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400664:	4b0e      	ldr	r3, [pc, #56]	; (4006a0 <sysclk_init+0x54>)
  400666:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400668:	4a0e      	ldr	r2, [pc, #56]	; (4006a4 <sysclk_init+0x58>)
  40066a:	4b0f      	ldr	r3, [pc, #60]	; (4006a8 <sysclk_init+0x5c>)
  40066c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40066e:	4c0f      	ldr	r4, [pc, #60]	; (4006ac <sysclk_init+0x60>)
  400670:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400672:	2800      	cmp	r0, #0
  400674:	d0fc      	beq.n	400670 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400676:	2002      	movs	r0, #2
  400678:	4b0d      	ldr	r3, [pc, #52]	; (4006b0 <sysclk_init+0x64>)
  40067a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40067c:	2000      	movs	r0, #0
  40067e:	4b0d      	ldr	r3, [pc, #52]	; (4006b4 <sysclk_init+0x68>)
  400680:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400682:	4b0d      	ldr	r3, [pc, #52]	; (4006b8 <sysclk_init+0x6c>)
  400684:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400686:	480d      	ldr	r0, [pc, #52]	; (4006bc <sysclk_init+0x70>)
  400688:	4b02      	ldr	r3, [pc, #8]	; (400694 <sysclk_init+0x48>)
  40068a:	4798      	blx	r3
  40068c:	bd10      	pop	{r4, pc}
  40068e:	bf00      	nop
  400690:	07270e00 	.word	0x07270e00
  400694:	00401df5 	.word	0x00401df5
  400698:	00401699 	.word	0x00401699
  40069c:	004016ed 	.word	0x004016ed
  4006a0:	004016fd 	.word	0x004016fd
  4006a4:	20183f01 	.word	0x20183f01
  4006a8:	400e0600 	.word	0x400e0600
  4006ac:	0040170d 	.word	0x0040170d
  4006b0:	004015fd 	.word	0x004015fd
  4006b4:	00401635 	.word	0x00401635
  4006b8:	00401ce9 	.word	0x00401ce9
  4006bc:	11e1a300 	.word	0x11e1a300

004006c0 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  4006c0:	b510      	push	{r4, lr}
  4006c2:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  4006c4:	4b10      	ldr	r3, [pc, #64]	; (400708 <spi_master_init+0x48>)
  4006c6:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4006c8:	2380      	movs	r3, #128	; 0x80
  4006ca:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4006cc:	6863      	ldr	r3, [r4, #4]
  4006ce:	f043 0301 	orr.w	r3, r3, #1
  4006d2:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4006d4:	6863      	ldr	r3, [r4, #4]
  4006d6:	f043 0310 	orr.w	r3, r3, #16
  4006da:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4006dc:	6863      	ldr	r3, [r4, #4]
  4006de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4006e2:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4006e4:	2100      	movs	r1, #0
  4006e6:	4620      	mov	r0, r4
  4006e8:	4b08      	ldr	r3, [pc, #32]	; (40070c <spi_master_init+0x4c>)
  4006ea:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4006ec:	6863      	ldr	r3, [r4, #4]
  4006ee:	f023 0302 	bic.w	r3, r3, #2
  4006f2:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4006f4:	6863      	ldr	r3, [r4, #4]
  4006f6:	f023 0304 	bic.w	r3, r3, #4
  4006fa:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4006fc:	2100      	movs	r1, #0
  4006fe:	4620      	mov	r0, r4
  400700:	4b03      	ldr	r3, [pc, #12]	; (400710 <spi_master_init+0x50>)
  400702:	4798      	blx	r3
  400704:	bd10      	pop	{r4, pc}
  400706:	bf00      	nop
  400708:	0040173d 	.word	0x0040173d
  40070c:	00401769 	.word	0x00401769
  400710:	0040177f 	.word	0x0040177f

00400714 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  400714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400718:	4604      	mov	r4, r0
  40071a:	460d      	mov	r5, r1
  40071c:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  40071e:	4915      	ldr	r1, [pc, #84]	; (400774 <spi_master_setup_device+0x60>)
  400720:	4618      	mov	r0, r3
  400722:	4b15      	ldr	r3, [pc, #84]	; (400778 <spi_master_setup_device+0x64>)
  400724:	4798      	blx	r3
  400726:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400728:	2300      	movs	r3, #0
  40072a:	461a      	mov	r2, r3
  40072c:	6829      	ldr	r1, [r5, #0]
  40072e:	4620      	mov	r0, r4
  400730:	f8df 805c 	ldr.w	r8, [pc, #92]	; 400790 <spi_master_setup_device+0x7c>
  400734:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  400736:	2208      	movs	r2, #8
  400738:	6829      	ldr	r1, [r5, #0]
  40073a:	4620      	mov	r0, r4
  40073c:	4b0f      	ldr	r3, [pc, #60]	; (40077c <spi_master_setup_device+0x68>)
  40073e:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400740:	b2fa      	uxtb	r2, r7
  400742:	6829      	ldr	r1, [r5, #0]
  400744:	4620      	mov	r0, r4
  400746:	4b0e      	ldr	r3, [pc, #56]	; (400780 <spi_master_setup_device+0x6c>)
  400748:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  40074a:	2208      	movs	r2, #8
  40074c:	6829      	ldr	r1, [r5, #0]
  40074e:	4620      	mov	r0, r4
  400750:	4b0c      	ldr	r3, [pc, #48]	; (400784 <spi_master_setup_device+0x70>)
  400752:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400754:	0872      	lsrs	r2, r6, #1
  400756:	6829      	ldr	r1, [r5, #0]
  400758:	4620      	mov	r0, r4
  40075a:	4b0b      	ldr	r3, [pc, #44]	; (400788 <spi_master_setup_device+0x74>)
  40075c:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  40075e:	f086 0201 	eor.w	r2, r6, #1
  400762:	f002 0201 	and.w	r2, r2, #1
  400766:	6829      	ldr	r1, [r5, #0]
  400768:	4620      	mov	r0, r4
  40076a:	4b08      	ldr	r3, [pc, #32]	; (40078c <spi_master_setup_device+0x78>)
  40076c:	4798      	blx	r3
  40076e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400772:	bf00      	nop
  400774:	08f0d180 	.word	0x08f0d180
  400778:	0040185b 	.word	0x0040185b
  40077c:	00401847 	.word	0x00401847
  400780:	00401871 	.word	0x00401871
  400784:	00401801 	.word	0x00401801
  400788:	004017c5 	.word	0x004017c5
  40078c:	004017e3 	.word	0x004017e3
  400790:	00401899 	.word	0x00401899

00400794 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400794:	b508      	push	{r3, lr}
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400796:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400798:	f013 0f04 	tst.w	r3, #4
  40079c:	d006      	beq.n	4007ac <spi_select_device+0x18>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40079e:	6809      	ldr	r1, [r1, #0]
  4007a0:	290f      	cmp	r1, #15
  4007a2:	d900      	bls.n	4007a6 <spi_select_device+0x12>
  4007a4:	bd08      	pop	{r3, pc}
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4007a6:	4b06      	ldr	r3, [pc, #24]	; (4007c0 <spi_select_device+0x2c>)
  4007a8:	4798      	blx	r3
  4007aa:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4007ac:	6809      	ldr	r1, [r1, #0]
  4007ae:	2903      	cmp	r1, #3
  4007b0:	d8f8      	bhi.n	4007a4 <spi_select_device+0x10>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  4007b2:	2301      	movs	r3, #1
  4007b4:	fa03 f101 	lsl.w	r1, r3, r1
  4007b8:	43c9      	mvns	r1, r1
  4007ba:	4b01      	ldr	r3, [pc, #4]	; (4007c0 <spi_select_device+0x2c>)
  4007bc:	4798      	blx	r3
		}
	}
}
  4007be:	e7f1      	b.n	4007a4 <spi_select_device+0x10>
  4007c0:	00401769 	.word	0x00401769

004007c4 <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  4007c4:	b11a      	cbz	r2, 4007ce <spi_write_packet+0xa>
{
  4007c6:	b410      	push	{r4}
  4007c8:	460c      	mov	r4, r1
  4007ca:	4411      	add	r1, r2
  4007cc:	e006      	b.n	4007dc <spi_write_packet+0x18>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  4007ce:	2000      	movs	r0, #0
  4007d0:	4770      	bx	lr
		val = data[i];
  4007d2:	f814 3b01 	ldrb.w	r3, [r4], #1
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4007d6:	60c3      	str	r3, [r0, #12]
	while (len) {
  4007d8:	42a1      	cmp	r1, r4
  4007da:	d00c      	beq.n	4007f6 <spi_write_packet+0x32>
{
  4007dc:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4007e0:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  4007e2:	f012 0f02 	tst.w	r2, #2
  4007e6:	d1f4      	bne.n	4007d2 <spi_write_packet+0xe>
			if (!timeout--) {
  4007e8:	3b01      	subs	r3, #1
  4007ea:	d1f9      	bne.n	4007e0 <spi_write_packet+0x1c>
				return ERR_TIMEOUT;
  4007ec:	f06f 0002 	mvn.w	r0, #2
}
  4007f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4007f4:	4770      	bx	lr
	return STATUS_OK;
  4007f6:	2000      	movs	r0, #0
  4007f8:	e7fa      	b.n	4007f0 <spi_write_packet+0x2c>

004007fa <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  4007fa:	b13a      	cbz	r2, 40080c <spi_read_packet+0x12>
{
  4007fc:	b470      	push	{r4, r5, r6}
  4007fe:	4615      	mov	r5, r2
  400800:	460c      	mov	r4, r1
  400802:	440d      	add	r5, r1
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400804:	26ff      	movs	r6, #255	; 0xff
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400806:	f240 2101 	movw	r1, #513	; 0x201
  40080a:	e012      	b.n	400832 <spi_read_packet+0x38>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  40080c:	2000      	movs	r0, #0
  40080e:	4770      	bx	lr
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400810:	60c6      	str	r6, [r0, #12]
		while (!spi_is_rx_ready(p_spi)) {
  400812:	f643 2399 	movw	r3, #15001	; 0x3a99
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400816:	6902      	ldr	r2, [r0, #16]
  400818:	ea31 0202 	bics.w	r2, r1, r2
  40081c:	d004      	beq.n	400828 <spi_read_packet+0x2e>
			if (!timeout--) {
  40081e:	3b01      	subs	r3, #1
  400820:	d1f9      	bne.n	400816 <spi_read_packet+0x1c>
				return ERR_TIMEOUT;
  400822:	f06f 0002 	mvn.w	r0, #2
  400826:	e00e      	b.n	400846 <spi_read_packet+0x4c>
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  400828:	6883      	ldr	r3, [r0, #8]
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(p_spi);
  40082a:	f804 3b01 	strb.w	r3, [r4], #1
	while (len) {
  40082e:	42a5      	cmp	r5, r4
  400830:	d00b      	beq.n	40084a <spi_read_packet+0x50>
{
  400832:	f643 2399 	movw	r3, #15001	; 0x3a99
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400836:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  400838:	f012 0f02 	tst.w	r2, #2
  40083c:	d1e8      	bne.n	400810 <spi_read_packet+0x16>
			if (!timeout--) {
  40083e:	3b01      	subs	r3, #1
  400840:	d1f9      	bne.n	400836 <spi_read_packet+0x3c>
				return ERR_TIMEOUT;
  400842:	f06f 0002 	mvn.w	r0, #2
}
  400846:	bc70      	pop	{r4, r5, r6}
  400848:	4770      	bx	lr
	return STATUS_OK;
  40084a:	2000      	movs	r0, #0
  40084c:	e7fb      	b.n	400846 <spi_read_packet+0x4c>
	...

00400850 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400854:	b980      	cbnz	r0, 400878 <_read+0x28>
  400856:	460c      	mov	r4, r1
  400858:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40085a:	2a00      	cmp	r2, #0
  40085c:	dd0f      	ble.n	40087e <_read+0x2e>
  40085e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400860:	4e08      	ldr	r6, [pc, #32]	; (400884 <_read+0x34>)
  400862:	4d09      	ldr	r5, [pc, #36]	; (400888 <_read+0x38>)
  400864:	6830      	ldr	r0, [r6, #0]
  400866:	4621      	mov	r1, r4
  400868:	682b      	ldr	r3, [r5, #0]
  40086a:	4798      	blx	r3
		ptr++;
  40086c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  40086e:	42bc      	cmp	r4, r7
  400870:	d1f8      	bne.n	400864 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400872:	4640      	mov	r0, r8
  400874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400878:	f04f 38ff 	mov.w	r8, #4294967295
  40087c:	e7f9      	b.n	400872 <_read+0x22>
	for (; len > 0; --len) {
  40087e:	4680      	mov	r8, r0
  400880:	e7f7      	b.n	400872 <_read+0x22>
  400882:	bf00      	nop
  400884:	2040c7dc 	.word	0x2040c7dc
  400888:	2040c7d4 	.word	0x2040c7d4

0040088c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  40088c:	3801      	subs	r0, #1
  40088e:	2802      	cmp	r0, #2
  400890:	d815      	bhi.n	4008be <_write+0x32>
{
  400892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400896:	460e      	mov	r6, r1
  400898:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40089a:	b19a      	cbz	r2, 4008c4 <_write+0x38>
  40089c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40089e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4008d8 <_write+0x4c>
  4008a2:	4f0c      	ldr	r7, [pc, #48]	; (4008d4 <_write+0x48>)
  4008a4:	f8d8 0000 	ldr.w	r0, [r8]
  4008a8:	f815 1b01 	ldrb.w	r1, [r5], #1
  4008ac:	683b      	ldr	r3, [r7, #0]
  4008ae:	4798      	blx	r3
  4008b0:	2800      	cmp	r0, #0
  4008b2:	db0a      	blt.n	4008ca <_write+0x3e>
  4008b4:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4008b6:	3c01      	subs	r4, #1
  4008b8:	d1f4      	bne.n	4008a4 <_write+0x18>
  4008ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4008be:	f04f 30ff 	mov.w	r0, #4294967295
  4008c2:	4770      	bx	lr
	for (; len != 0; --len) {
  4008c4:	4610      	mov	r0, r2
  4008c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4008ca:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4008ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008d2:	bf00      	nop
  4008d4:	2040c7d8 	.word	0x2040c7d8
  4008d8:	2040c7dc 	.word	0x2040c7dc

004008dc <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4008dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4008e0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4008e4:	4b9e      	ldr	r3, [pc, #632]	; (400b60 <board_init+0x284>)
  4008e6:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4008e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008ec:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4008f0:	4b9c      	ldr	r3, [pc, #624]	; (400b64 <board_init+0x288>)
  4008f2:	2200      	movs	r2, #0
  4008f4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4008f8:	695a      	ldr	r2, [r3, #20]
  4008fa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4008fe:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400900:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400904:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400908:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40090c:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400910:	f007 0007 	and.w	r0, r7, #7
  400914:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400916:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40091a:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  40091e:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400922:	f3bf 8f4f 	dsb	sy
  400926:	f04f 34ff 	mov.w	r4, #4294967295
  40092a:	fa04 fc00 	lsl.w	ip, r4, r0
  40092e:	fa06 f000 	lsl.w	r0, r6, r0
  400932:	fa04 f40e 	lsl.w	r4, r4, lr
  400936:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40093a:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40093c:	463a      	mov	r2, r7
  40093e:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400940:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400944:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400948:	3a01      	subs	r2, #1
  40094a:	4423      	add	r3, r4
  40094c:	f1b2 3fff 	cmp.w	r2, #4294967295
  400950:	d1f6      	bne.n	400940 <board_init+0x64>
        } while(sets--);
  400952:	3e01      	subs	r6, #1
  400954:	4460      	add	r0, ip
  400956:	f1b6 3fff 	cmp.w	r6, #4294967295
  40095a:	d1ef      	bne.n	40093c <board_init+0x60>
  40095c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400960:	4b80      	ldr	r3, [pc, #512]	; (400b64 <board_init+0x288>)
  400962:	695a      	ldr	r2, [r3, #20]
  400964:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400968:	615a      	str	r2, [r3, #20]
  40096a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40096e:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400972:	4a7d      	ldr	r2, [pc, #500]	; (400b68 <board_init+0x28c>)
  400974:	497d      	ldr	r1, [pc, #500]	; (400b6c <board_init+0x290>)
  400976:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400978:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40097c:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  40097e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400982:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400986:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40098a:	f022 0201 	bic.w	r2, r2, #1
  40098e:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400992:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400996:	f022 0201 	bic.w	r2, r2, #1
  40099a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  40099e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009a2:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4009a6:	200a      	movs	r0, #10
  4009a8:	4c71      	ldr	r4, [pc, #452]	; (400b70 <board_init+0x294>)
  4009aa:	47a0      	blx	r4
  4009ac:	200b      	movs	r0, #11
  4009ae:	47a0      	blx	r4
  4009b0:	200c      	movs	r0, #12
  4009b2:	47a0      	blx	r4
  4009b4:	2010      	movs	r0, #16
  4009b6:	47a0      	blx	r4
  4009b8:	2011      	movs	r0, #17
  4009ba:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4009bc:	4e6d      	ldr	r6, [pc, #436]	; (400b74 <board_init+0x298>)
  4009be:	f44f 7880 	mov.w	r8, #256	; 0x100
  4009c2:	f8c6 8010 	str.w	r8, [r6, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009c6:	f8c6 80a0 	str.w	r8, [r6, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4009ca:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4009ce:	4c6a      	ldr	r4, [pc, #424]	; (400b78 <board_init+0x29c>)
  4009d0:	f44f 6500 	mov.w	r5, #2048	; 0x800
  4009d4:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009d6:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  4009da:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4009dc:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009e0:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  4009e2:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  4009e4:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4009e8:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4009ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4009ee:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4009f0:	6f63      	ldr	r3, [r4, #116]	; 0x74
  4009f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4009f6:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4009f8:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4009fc:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400a00:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400a04:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  400a08:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a0a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a0e:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a10:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a12:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a16:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400a18:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400a1c:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a1e:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400a20:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400a24:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a26:	6063      	str	r3, [r4, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400a28:	4a54      	ldr	r2, [pc, #336]	; (400b7c <board_init+0x2a0>)
  400a2a:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400a2e:	f043 0310 	orr.w	r3, r3, #16
  400a32:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400a36:	f502 22b2 	add.w	r2, r2, #364544	; 0x59000
  400a3a:	2310      	movs	r3, #16
  400a3c:	6613      	str	r3, [r2, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a42:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a44:	6253      	str	r3, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a46:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400a4a:	6f11      	ldr	r1, [r2, #112]	; 0x70
  400a4c:	4319      	orrs	r1, r3
  400a4e:	6711      	str	r1, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400a50:	6f51      	ldr	r1, [r2, #116]	; 0x74
  400a52:	4319      	orrs	r1, r3
  400a54:	6751      	str	r1, [r2, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a56:	6053      	str	r3, [r2, #4]
		base->PIO_PUDR = mask;
  400a58:	2208      	movs	r2, #8
  400a5a:	6622      	str	r2, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a5c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a60:	6562      	str	r2, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a62:	6262      	str	r2, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a64:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a68:	6f21      	ldr	r1, [r4, #112]	; 0x70
  400a6a:	f021 0108 	bic.w	r1, r1, #8
  400a6e:	6721      	str	r1, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a70:	6f61      	ldr	r1, [r4, #116]	; 0x74
  400a72:	f021 0108 	bic.w	r1, r1, #8
  400a76:	6761      	str	r1, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a78:	6062      	str	r2, [r4, #4]
		base->PIO_PUDR = mask;
  400a7a:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a7c:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a80:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a82:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a84:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a88:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400a8a:	f022 0210 	bic.w	r2, r2, #16
  400a8e:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a90:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400a92:	f022 0210 	bic.w	r2, r2, #16
  400a96:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a98:	6063      	str	r3, [r4, #4]
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  400a9a:	2300      	movs	r3, #0
  400a9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400aa0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400aa4:	4630      	mov	r0, r6
  400aa6:	4f36      	ldr	r7, [pc, #216]	; (400b80 <board_init+0x2a4>)
  400aa8:	47b8      	blx	r7
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  400aaa:	2300      	movs	r3, #0
  400aac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400ab0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400ab4:	4630      	mov	r0, r6
  400ab6:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  400ab8:	2301      	movs	r3, #1
  400aba:	22ff      	movs	r2, #255	; 0xff
  400abc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ac0:	4630      	mov	r0, r6
  400ac2:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  400ac4:	2301      	movs	r3, #1
  400ac6:	223f      	movs	r2, #63	; 0x3f
  400ac8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400acc:	482d      	ldr	r0, [pc, #180]	; (400b84 <board_init+0x2a8>)
  400ace:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  400ad0:	2301      	movs	r3, #1
  400ad2:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  400ad6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ada:	4620      	mov	r0, r4
  400adc:	47b8      	blx	r7
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  400ade:	2301      	movs	r3, #1
  400ae0:	4642      	mov	r2, r8
  400ae2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ae6:	4630      	mov	r0, r6
  400ae8:	47b8      	blx	r7
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  400aea:	2301      	movs	r3, #1
  400aec:	462a      	mov	r2, r5
  400aee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400af2:	4630      	mov	r0, r6
  400af4:	47b8      	blx	r7
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  400af6:	2301      	movs	r3, #1
  400af8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400afc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b00:	4821      	ldr	r0, [pc, #132]	; (400b88 <board_init+0x2ac>)
  400b02:	47b8      	blx	r7
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  400b04:	2300      	movs	r3, #0
  400b06:	f44f 7200 	mov.w	r2, #512	; 0x200
  400b0a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b0e:	4630      	mov	r0, r6
  400b10:	47b8      	blx	r7
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  400b12:	f44f 7100 	mov.w	r1, #512	; 0x200
  400b16:	4630      	mov	r0, r6
  400b18:	4b1c      	ldr	r3, [pc, #112]	; (400b8c <board_init+0x2b0>)
  400b1a:	4798      	blx	r3
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on SPI*/
	pio_configure_pin(LCD_SPI_MISO_PIO, LCD_SPI_MISO_FLAGS);
  400b1c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b20:	2074      	movs	r0, #116	; 0x74
  400b22:	4c1b      	ldr	r4, [pc, #108]	; (400b90 <board_init+0x2b4>)
  400b24:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_MOSI_PIO, LCD_SPI_MOSI_FLAGS);
  400b26:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b2a:	2075      	movs	r0, #117	; 0x75
  400b2c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_SPCK_PIO, LCD_SPI_SPCK_FLAGS);
  400b2e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b32:	2076      	movs	r0, #118	; 0x76
  400b34:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_NPCS_PIO, LCD_SPI_NPCS_FLAGS);
  400b36:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b3a:	207b      	movs	r0, #123	; 0x7b
  400b3c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_RESET_PIO, LCD_SPI_RESET_FLAGS);
  400b3e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b42:	2018      	movs	r0, #24
  400b44:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
  400b46:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b4a:	2006      	movs	r0, #6
  400b4c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
  400b4e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b52:	2053      	movs	r0, #83	; 0x53
  400b54:	47a0      	blx	r4
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);
  400b56:	2053      	movs	r0, #83	; 0x53
  400b58:	4b0e      	ldr	r3, [pc, #56]	; (400b94 <board_init+0x2b8>)
  400b5a:	4798      	blx	r3
  400b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400b60:	400e1850 	.word	0x400e1850
  400b64:	e000ed00 	.word	0xe000ed00
  400b68:	400e0c00 	.word	0x400e0c00
  400b6c:	5a00080c 	.word	0x5a00080c
  400b70:	0040171d 	.word	0x0040171d
  400b74:	400e1200 	.word	0x400e1200
  400b78:	400e0e00 	.word	0x400e0e00
  400b7c:	40088000 	.word	0x40088000
  400b80:	004012a1 	.word	0x004012a1
  400b84:	400e1600 	.word	0x400e1600
  400b88:	400e1400 	.word	0x400e1400
  400b8c:	00401193 	.word	0x00401193
  400b90:	004013a9 	.word	0x004013a9
  400b94:	00401371 	.word	0x00401371

00400b98 <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400b98:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  400b9a:	6804      	ldr	r4, [r0, #0]
  400b9c:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  400ba0:	d302      	bcc.n	400ba8 <ili9488_check_box_coordinates+0x10>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  400ba2:	f240 143f 	movw	r4, #319	; 0x13f
  400ba6:	6004      	str	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  400ba8:	6814      	ldr	r4, [r2, #0]
  400baa:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  400bae:	d302      	bcc.n	400bb6 <ili9488_check_box_coordinates+0x1e>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  400bb0:	f240 143f 	movw	r4, #319	; 0x13f
  400bb4:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  400bb6:	680c      	ldr	r4, [r1, #0]
  400bb8:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  400bbc:	d302      	bcc.n	400bc4 <ili9488_check_box_coordinates+0x2c>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  400bbe:	f240 14df 	movw	r4, #479	; 0x1df
  400bc2:	600c      	str	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  400bc4:	681c      	ldr	r4, [r3, #0]
  400bc6:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  400bca:	d302      	bcc.n	400bd2 <ili9488_check_box_coordinates+0x3a>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  400bcc:	f240 14df 	movw	r4, #479	; 0x1df
  400bd0:	601c      	str	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400bd2:	6804      	ldr	r4, [r0, #0]
  400bd4:	6815      	ldr	r5, [r2, #0]
  400bd6:	42ac      	cmp	r4, r5
  400bd8:	d901      	bls.n	400bde <ili9488_check_box_coordinates+0x46>
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400bda:	6005      	str	r5, [r0, #0]
		*p_ul_x2 = dw;
  400bdc:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400bde:	680a      	ldr	r2, [r1, #0]
  400be0:	6818      	ldr	r0, [r3, #0]
  400be2:	4282      	cmp	r2, r0
  400be4:	d901      	bls.n	400bea <ili9488_check_box_coordinates+0x52>
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400be6:	6008      	str	r0, [r1, #0]
		*p_ul_y2 = dw;
  400be8:	601a      	str	r2, [r3, #0]
	}
}
  400bea:	bc30      	pop	{r4, r5}
  400bec:	4770      	bx	lr
	...

00400bf0 <ili9488_write_ram_prepare>:
{
  400bf0:	b510      	push	{r4, lr}
  400bf2:	b082      	sub	sp, #8
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400bf4:	2006      	movs	r0, #6
  400bf6:	4b0a      	ldr	r3, [pc, #40]	; (400c20 <ili9488_write_ram_prepare+0x30>)
  400bf8:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  400bfa:	2300      	movs	r3, #0
  400bfc:	2203      	movs	r2, #3
  400bfe:	212c      	movs	r1, #44	; 0x2c
  400c00:	4808      	ldr	r0, [pc, #32]	; (400c24 <ili9488_write_ram_prepare+0x34>)
  400c02:	4c09      	ldr	r4, [pc, #36]	; (400c28 <ili9488_write_ram_prepare+0x38>)
  400c04:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  400c06:	2300      	movs	r3, #0
  400c08:	9301      	str	r3, [sp, #4]
  400c0a:	9b01      	ldr	r3, [sp, #4]
  400c0c:	2bfe      	cmp	r3, #254	; 0xfe
  400c0e:	d805      	bhi.n	400c1c <ili9488_write_ram_prepare+0x2c>
  400c10:	9b01      	ldr	r3, [sp, #4]
  400c12:	3301      	adds	r3, #1
  400c14:	9301      	str	r3, [sp, #4]
  400c16:	9b01      	ldr	r3, [sp, #4]
  400c18:	2bfe      	cmp	r3, #254	; 0xfe
  400c1a:	d9f9      	bls.n	400c10 <ili9488_write_ram_prepare+0x20>
}
  400c1c:	b002      	add	sp, #8
  400c1e:	bd10      	pop	{r4, pc}
  400c20:	0040138d 	.word	0x0040138d
  400c24:	40008000 	.word	0x40008000
  400c28:	00401791 	.word	0x00401791

00400c2c <ili9488_write_register>:
{
  400c2c:	b570      	push	{r4, r5, r6, lr}
  400c2e:	b082      	sub	sp, #8
  400c30:	4605      	mov	r5, r0
  400c32:	460e      	mov	r6, r1
  400c34:	4614      	mov	r4, r2
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400c36:	2006      	movs	r0, #6
  400c38:	4b14      	ldr	r3, [pc, #80]	; (400c8c <ili9488_write_register+0x60>)
  400c3a:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  400c3c:	2300      	movs	r3, #0
  400c3e:	2203      	movs	r2, #3
  400c40:	4629      	mov	r1, r5
  400c42:	4813      	ldr	r0, [pc, #76]	; (400c90 <ili9488_write_register+0x64>)
  400c44:	4d13      	ldr	r5, [pc, #76]	; (400c94 <ili9488_write_register+0x68>)
  400c46:	47a8      	blx	r5
	for(i = 0; i < 0xFF; i++);
  400c48:	2300      	movs	r3, #0
  400c4a:	9301      	str	r3, [sp, #4]
  400c4c:	9b01      	ldr	r3, [sp, #4]
  400c4e:	2bfe      	cmp	r3, #254	; 0xfe
  400c50:	d805      	bhi.n	400c5e <ili9488_write_register+0x32>
  400c52:	9b01      	ldr	r3, [sp, #4]
  400c54:	3301      	adds	r3, #1
  400c56:	9301      	str	r3, [sp, #4]
  400c58:	9b01      	ldr	r3, [sp, #4]
  400c5a:	2bfe      	cmp	r3, #254	; 0xfe
  400c5c:	d9f9      	bls.n	400c52 <ili9488_write_register+0x26>
	if(size > 0) {
  400c5e:	b90c      	cbnz	r4, 400c64 <ili9488_write_register+0x38>
}
  400c60:	b002      	add	sp, #8
  400c62:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  400c64:	2006      	movs	r0, #6
  400c66:	4b0c      	ldr	r3, [pc, #48]	; (400c98 <ili9488_write_register+0x6c>)
  400c68:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  400c6a:	4622      	mov	r2, r4
  400c6c:	4631      	mov	r1, r6
  400c6e:	4808      	ldr	r0, [pc, #32]	; (400c90 <ili9488_write_register+0x64>)
  400c70:	4b0a      	ldr	r3, [pc, #40]	; (400c9c <ili9488_write_register+0x70>)
  400c72:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  400c74:	2300      	movs	r3, #0
  400c76:	9301      	str	r3, [sp, #4]
  400c78:	9b01      	ldr	r3, [sp, #4]
  400c7a:	2b5e      	cmp	r3, #94	; 0x5e
  400c7c:	d8f0      	bhi.n	400c60 <ili9488_write_register+0x34>
  400c7e:	9b01      	ldr	r3, [sp, #4]
  400c80:	3301      	adds	r3, #1
  400c82:	9301      	str	r3, [sp, #4]
  400c84:	9b01      	ldr	r3, [sp, #4]
  400c86:	2b5e      	cmp	r3, #94	; 0x5e
  400c88:	d9f9      	bls.n	400c7e <ili9488_write_register+0x52>
  400c8a:	e7e9      	b.n	400c60 <ili9488_write_register+0x34>
  400c8c:	0040138d 	.word	0x0040138d
  400c90:	40008000 	.word	0x40008000
  400c94:	00401791 	.word	0x00401791
  400c98:	00401371 	.word	0x00401371
  400c9c:	004007c5 	.word	0x004007c5

00400ca0 <ili9488_write_ram_buffer>:
{
  400ca0:	b530      	push	{r4, r5, lr}
  400ca2:	b083      	sub	sp, #12
  400ca4:	4604      	mov	r4, r0
  400ca6:	460d      	mov	r5, r1
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  400ca8:	2006      	movs	r0, #6
  400caa:	4b0a      	ldr	r3, [pc, #40]	; (400cd4 <ili9488_write_ram_buffer+0x34>)
  400cac:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  400cae:	462a      	mov	r2, r5
  400cb0:	4621      	mov	r1, r4
  400cb2:	4809      	ldr	r0, [pc, #36]	; (400cd8 <ili9488_write_ram_buffer+0x38>)
  400cb4:	4b09      	ldr	r3, [pc, #36]	; (400cdc <ili9488_write_ram_buffer+0x3c>)
  400cb6:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  400cb8:	2300      	movs	r3, #0
  400cba:	9301      	str	r3, [sp, #4]
  400cbc:	9b01      	ldr	r3, [sp, #4]
  400cbe:	2bfe      	cmp	r3, #254	; 0xfe
  400cc0:	d805      	bhi.n	400cce <ili9488_write_ram_buffer+0x2e>
  400cc2:	9b01      	ldr	r3, [sp, #4]
  400cc4:	3301      	adds	r3, #1
  400cc6:	9301      	str	r3, [sp, #4]
  400cc8:	9b01      	ldr	r3, [sp, #4]
  400cca:	2bfe      	cmp	r3, #254	; 0xfe
  400ccc:	d9f9      	bls.n	400cc2 <ili9488_write_ram_buffer+0x22>
}
  400cce:	b003      	add	sp, #12
  400cd0:	bd30      	pop	{r4, r5, pc}
  400cd2:	bf00      	nop
  400cd4:	00401371 	.word	0x00401371
  400cd8:	40008000 	.word	0x40008000
  400cdc:	004007c5 	.word	0x004007c5

00400ce0 <ili9488_delay>:
	for(i = 0; i < ul_ms; i++) {
  400ce0:	4601      	mov	r1, r0
  400ce2:	b130      	cbz	r0, 400cf2 <ili9488_delay+0x12>
  400ce4:	4a03      	ldr	r2, [pc, #12]	; (400cf4 <ili9488_delay+0x14>)
{
  400ce6:	4b04      	ldr	r3, [pc, #16]	; (400cf8 <ili9488_delay+0x18>)
		for(i = 0; i < 100000; i++) {
  400ce8:	3b01      	subs	r3, #1
  400cea:	d1fd      	bne.n	400ce8 <ili9488_delay+0x8>
	for(i = 0; i < ul_ms; i++) {
  400cec:	4291      	cmp	r1, r2
  400cee:	d8fa      	bhi.n	400ce6 <ili9488_delay+0x6>
  400cf0:	4770      	bx	lr
  400cf2:	4770      	bx	lr
  400cf4:	000186a1 	.word	0x000186a1
  400cf8:	000186a0 	.word	0x000186a0

00400cfc <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  400cfc:	b500      	push	{lr}
  400cfe:	b083      	sub	sp, #12
	ili9488_color_t value;
	if(direction) {
  400d00:	b958      	cbnz	r0, 400d1a <ili9488_set_display_direction+0x1e>
		value = 0xE8;
	} else {
		value = 0x48;
  400d02:	2348      	movs	r3, #72	; 0x48
  400d04:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  400d08:	2201      	movs	r2, #1
  400d0a:	f10d 0107 	add.w	r1, sp, #7
  400d0e:	2036      	movs	r0, #54	; 0x36
  400d10:	4b04      	ldr	r3, [pc, #16]	; (400d24 <ili9488_set_display_direction+0x28>)
  400d12:	4798      	blx	r3
}
  400d14:	b003      	add	sp, #12
  400d16:	f85d fb04 	ldr.w	pc, [sp], #4
		value = 0xE8;
  400d1a:	23e8      	movs	r3, #232	; 0xe8
  400d1c:	f88d 3007 	strb.w	r3, [sp, #7]
  400d20:	e7f2      	b.n	400d08 <ili9488_set_display_direction+0xc>
  400d22:	bf00      	nop
  400d24:	00400c2d 	.word	0x00400c2d

00400d28 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  400d28:	b510      	push	{r4, lr}
  400d2a:	b084      	sub	sp, #16
	uint32_t cnt = 0;
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	col_start  =  x ;
  400d2c:	f8ad 000e 	strh.w	r0, [sp, #14]
	col_end    =  width + x - 1;
  400d30:	3a01      	subs	r2, #1
  400d32:	4402      	add	r2, r0
  400d34:	f8ad 200c 	strh.w	r2, [sp, #12]

	row_start = y ;
  400d38:	f8ad 100a 	strh.w	r1, [sp, #10]
	row_end   = height + y - 1;
  400d3c:	3b01      	subs	r3, #1
  400d3e:	4419      	add	r1, r3
  400d40:	f8ad 1008 	strh.w	r1, [sp, #8]

	buf[0] = get_8b_to_16b(col_start);
  400d44:	0a03      	lsrs	r3, r0, #8
  400d46:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(col_start);
  400d4a:	f88d 0005 	strb.w	r0, [sp, #5]
	buf[2] = get_8b_to_16b(col_end);
  400d4e:	f3c2 2307 	ubfx	r3, r2, #8, #8
  400d52:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(col_end);
  400d56:	f88d 2007 	strb.w	r2, [sp, #7]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400d5a:	2204      	movs	r2, #4
  400d5c:	eb0d 0102 	add.w	r1, sp, r2
  400d60:	202a      	movs	r0, #42	; 0x2a
  400d62:	4c10      	ldr	r4, [pc, #64]	; (400da4 <ili9488_set_window+0x7c>)
  400d64:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400d66:	2200      	movs	r2, #0
  400d68:	4611      	mov	r1, r2
  400d6a:	4610      	mov	r0, r2
  400d6c:	47a0      	blx	r4

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  400d6e:	f89d 300b 	ldrb.w	r3, [sp, #11]
  400d72:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(row_start);
  400d76:	f89d 300a 	ldrb.w	r3, [sp, #10]
  400d7a:	f88d 3005 	strb.w	r3, [sp, #5]
	buf[2] = get_8b_to_16b(row_end);
  400d7e:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400d82:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(row_end);
  400d86:	f89d 3008 	ldrb.w	r3, [sp, #8]
  400d8a:	f88d 3007 	strb.w	r3, [sp, #7]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  400d8e:	2204      	movs	r2, #4
  400d90:	eb0d 0102 	add.w	r1, sp, r2
  400d94:	202b      	movs	r0, #43	; 0x2b
  400d96:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400d98:	2200      	movs	r2, #0
  400d9a:	4611      	mov	r1, r2
  400d9c:	4610      	mov	r0, r2
  400d9e:	47a0      	blx	r4
}
  400da0:	b004      	add	sp, #16
  400da2:	bd10      	pop	{r4, pc}
  400da4:	00400c2d 	.word	0x00400c2d

00400da8 <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  400da8:	b508      	push	{r3, lr}
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  400daa:	2200      	movs	r2, #0
  400dac:	4611      	mov	r1, r2
  400dae:	2029      	movs	r0, #41	; 0x29
  400db0:	4b01      	ldr	r3, [pc, #4]	; (400db8 <ili9488_display_on+0x10>)
  400db2:	4798      	blx	r3
  400db4:	bd08      	pop	{r3, pc}
  400db6:	bf00      	nop
  400db8:	00400c2d 	.word	0x00400c2d

00400dbc <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  400dbc:	b410      	push	{r4}
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  400dbe:	f3c0 4407 	ubfx	r4, r0, #16, #8
		g_ul_pixel_cache[i++] = ul_color>>8;
  400dc2:	f3c0 2107 	ubfx	r1, r0, #8, #8
  400dc6:	4b06      	ldr	r3, [pc, #24]	; (400de0 <ili9488_set_foreground_color+0x24>)
  400dc8:	f503 7270 	add.w	r2, r3, #960	; 0x3c0
		g_ul_pixel_cache[i++] = ul_color>>16;
  400dcc:	701c      	strb	r4, [r3, #0]
		g_ul_pixel_cache[i++] = ul_color>>8;
  400dce:	7059      	strb	r1, [r3, #1]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  400dd0:	7098      	strb	r0, [r3, #2]
  400dd2:	3303      	adds	r3, #3
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  400dd4:	4293      	cmp	r3, r2
  400dd6:	d1f9      	bne.n	400dcc <ili9488_set_foreground_color+0x10>
	}
#endif
}
  400dd8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ddc:	4770      	bx	lr
  400dde:	bf00      	nop
  400de0:	20400a1c 	.word	0x20400a1c

00400de4 <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  400de4:	b510      	push	{r4, lr}
  400de6:	b084      	sub	sp, #16
  400de8:	f8ad 0006 	strh.w	r0, [sp, #6]
  400dec:	f8ad 1004 	strh.w	r1, [sp, #4]
	uint32_t cnt = 0;

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	buf[0] = get_8b_to_16b(x);
  400df0:	0a03      	lsrs	r3, r0, #8
  400df2:	f88d 300c 	strb.w	r3, [sp, #12]
	buf[1] = get_0b_to_8b(x);
  400df6:	b2c0      	uxtb	r0, r0
  400df8:	f88d 000d 	strb.w	r0, [sp, #13]
	buf[2] = get_8b_to_16b(x);
  400dfc:	f88d 300e 	strb.w	r3, [sp, #14]
	buf[3] = get_0b_to_8b(x);
  400e00:	f88d 000f 	strb.w	r0, [sp, #15]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400e04:	2204      	movs	r2, #4
  400e06:	a903      	add	r1, sp, #12
  400e08:	202a      	movs	r0, #42	; 0x2a
  400e0a:	4c0e      	ldr	r4, [pc, #56]	; (400e44 <ili9488_set_cursor_position+0x60>)
  400e0c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400e0e:	2200      	movs	r2, #0
  400e10:	4611      	mov	r1, r2
  400e12:	4610      	mov	r0, r2
  400e14:	47a0      	blx	r4


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  400e16:	f89d 2005 	ldrb.w	r2, [sp, #5]
  400e1a:	f88d 200c 	strb.w	r2, [sp, #12]
	buf[1] = get_0b_to_8b(y);
  400e1e:	f89d 3004 	ldrb.w	r3, [sp, #4]
  400e22:	f88d 300d 	strb.w	r3, [sp, #13]
	buf[2] = get_8b_to_16b(y);
  400e26:	f88d 200e 	strb.w	r2, [sp, #14]
	buf[3] = get_0b_to_8b(y);
  400e2a:	f88d 300f 	strb.w	r3, [sp, #15]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  400e2e:	2204      	movs	r2, #4
  400e30:	a903      	add	r1, sp, #12
  400e32:	202b      	movs	r0, #43	; 0x2b
  400e34:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400e36:	2200      	movs	r2, #0
  400e38:	4611      	mov	r1, r2
  400e3a:	4610      	mov	r0, r2
  400e3c:	47a0      	blx	r4
}
  400e3e:	b004      	add	sp, #16
  400e40:	bd10      	pop	{r4, pc}
  400e42:	bf00      	nop
  400e44:	00400c2d 	.word	0x00400c2d

00400e48 <ili9488_init>:
{
  400e48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400e4c:	b087      	sub	sp, #28
  400e4e:	4681      	mov	r9, r0
	struct spi_device ILI9488_SPI_DEVICE = {
  400e50:	2703      	movs	r7, #3
  400e52:	ae06      	add	r6, sp, #24
  400e54:	f846 7d08 	str.w	r7, [r6, #-8]!
	spi_master_init(BOARD_ILI9488_SPI);
  400e58:	4d5d      	ldr	r5, [pc, #372]	; (400fd0 <ili9488_init+0x188>)
  400e5a:	4628      	mov	r0, r5
  400e5c:	4b5d      	ldr	r3, [pc, #372]	; (400fd4 <ili9488_init+0x18c>)
  400e5e:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  400e60:	2400      	movs	r4, #0
  400e62:	9400      	str	r4, [sp, #0]
  400e64:	4b5c      	ldr	r3, [pc, #368]	; (400fd8 <ili9488_init+0x190>)
  400e66:	463a      	mov	r2, r7
  400e68:	4631      	mov	r1, r6
  400e6a:	4628      	mov	r0, r5
  400e6c:	f8df 8198 	ldr.w	r8, [pc, #408]	; 401008 <ili9488_init+0x1c0>
  400e70:	47c0      	blx	r8
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  400e72:	4622      	mov	r2, r4
  400e74:	4639      	mov	r1, r7
  400e76:	4628      	mov	r0, r5
  400e78:	4b58      	ldr	r3, [pc, #352]	; (400fdc <ili9488_init+0x194>)
  400e7a:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  400e7c:	4631      	mov	r1, r6
  400e7e:	4628      	mov	r0, r5
  400e80:	4b57      	ldr	r3, [pc, #348]	; (400fe0 <ili9488_init+0x198>)
  400e82:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400e84:	2001      	movs	r0, #1
  400e86:	6028      	str	r0, [r5, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  400e88:	6168      	str	r0, [r5, #20]
	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  400e8a:	4622      	mov	r2, r4
  400e8c:	4621      	mov	r1, r4
  400e8e:	4e55      	ldr	r6, [pc, #340]	; (400fe4 <ili9488_init+0x19c>)
  400e90:	47b0      	blx	r6
	ili9488_delay(200);
  400e92:	20c8      	movs	r0, #200	; 0xc8
  400e94:	4d54      	ldr	r5, [pc, #336]	; (400fe8 <ili9488_init+0x1a0>)
  400e96:	47a8      	blx	r5
	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  400e98:	4622      	mov	r2, r4
  400e9a:	4621      	mov	r1, r4
  400e9c:	2011      	movs	r0, #17
  400e9e:	47b0      	blx	r6
	ili9488_delay(200);
  400ea0:	20c8      	movs	r0, #200	; 0xc8
  400ea2:	47a8      	blx	r5
	reg = 0x81;
  400ea4:	2381      	movs	r3, #129	; 0x81
  400ea6:	f88d 300a 	strb.w	r3, [sp, #10]
	param = 0x0;
  400eaa:	f88d 400b 	strb.w	r4, [sp, #11]
  400eae:	2610      	movs	r6, #16
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  400eb0:	f04f 0801 	mov.w	r8, #1
  400eb4:	4f4b      	ldr	r7, [pc, #300]	; (400fe4 <ili9488_init+0x19c>)
		for(j = 0; j < 0xFF; j++);
  400eb6:	4625      	mov	r5, r4
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  400eb8:	4642      	mov	r2, r8
  400eba:	f10d 010a 	add.w	r1, sp, #10
  400ebe:	20fb      	movs	r0, #251	; 0xfb
  400ec0:	47b8      	blx	r7
		reg++;
  400ec2:	f89d 300a 	ldrb.w	r3, [sp, #10]
  400ec6:	3301      	adds	r3, #1
  400ec8:	f88d 300a 	strb.w	r3, [sp, #10]
		for(j = 0; j < 0xFF; j++);
  400ecc:	9503      	str	r5, [sp, #12]
  400ece:	9b03      	ldr	r3, [sp, #12]
  400ed0:	2bfe      	cmp	r3, #254	; 0xfe
  400ed2:	d805      	bhi.n	400ee0 <ili9488_init+0x98>
  400ed4:	9b03      	ldr	r3, [sp, #12]
  400ed6:	3301      	adds	r3, #1
  400ed8:	9303      	str	r3, [sp, #12]
  400eda:	9b03      	ldr	r3, [sp, #12]
  400edc:	2bfe      	cmp	r3, #254	; 0xfe
  400ede:	d9f9      	bls.n	400ed4 <ili9488_init+0x8c>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  400ee0:	462a      	mov	r2, r5
  400ee2:	4629      	mov	r1, r5
  400ee4:	20d3      	movs	r0, #211	; 0xd3
  400ee6:	47b8      	blx	r7
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  400ee8:	2006      	movs	r0, #6
  400eea:	4b40      	ldr	r3, [pc, #256]	; (400fec <ili9488_init+0x1a4>)
  400eec:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  400eee:	4642      	mov	r2, r8
  400ef0:	f10d 0109 	add.w	r1, sp, #9
  400ef4:	4836      	ldr	r0, [pc, #216]	; (400fd0 <ili9488_init+0x188>)
  400ef6:	4b3e      	ldr	r3, [pc, #248]	; (400ff0 <ili9488_init+0x1a8>)
  400ef8:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  400efa:	9503      	str	r5, [sp, #12]
  400efc:	9b03      	ldr	r3, [sp, #12]
  400efe:	2bfe      	cmp	r3, #254	; 0xfe
  400f00:	d805      	bhi.n	400f0e <ili9488_init+0xc6>
  400f02:	9b03      	ldr	r3, [sp, #12]
  400f04:	3301      	adds	r3, #1
  400f06:	9303      	str	r3, [sp, #12]
  400f08:	9b03      	ldr	r3, [sp, #12]
  400f0a:	2bfe      	cmp	r3, #254	; 0xfe
  400f0c:	d9f9      	bls.n	400f02 <ili9488_init+0xba>
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  400f0e:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400f12:	40b3      	lsls	r3, r6
  400f14:	431c      	orrs	r4, r3
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  400f16:	4642      	mov	r2, r8
  400f18:	f10d 010b 	add.w	r1, sp, #11
  400f1c:	20fb      	movs	r0, #251	; 0xfb
  400f1e:	47b8      	blx	r7
		for(j = 0; j < 0xFFF; j++);
  400f20:	9503      	str	r5, [sp, #12]
  400f22:	9a03      	ldr	r2, [sp, #12]
  400f24:	f640 73fe 	movw	r3, #4094	; 0xffe
  400f28:	429a      	cmp	r2, r3
  400f2a:	d806      	bhi.n	400f3a <ili9488_init+0xf2>
  400f2c:	461a      	mov	r2, r3
  400f2e:	9b03      	ldr	r3, [sp, #12]
  400f30:	3301      	adds	r3, #1
  400f32:	9303      	str	r3, [sp, #12]
  400f34:	9b03      	ldr	r3, [sp, #12]
  400f36:	4293      	cmp	r3, r2
  400f38:	d9f9      	bls.n	400f2e <ili9488_init+0xe6>
  400f3a:	3e08      	subs	r6, #8
	for (i = 3; i > 0; i--) {
  400f3c:	f116 0f08 	cmn.w	r6, #8
  400f40:	d1ba      	bne.n	400eb8 <ili9488_init+0x70>
	if (chipid != ILI9488_DEVICE_CODE) {
  400f42:	f249 4388 	movw	r3, #38024	; 0x9488
  400f46:	429c      	cmp	r4, r3
  400f48:	d003      	beq.n	400f52 <ili9488_init+0x10a>
		return 1;
  400f4a:	2001      	movs	r0, #1
}
  400f4c:	b007      	add	sp, #28
  400f4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	param = 0x48;
  400f52:	ad06      	add	r5, sp, #24
  400f54:	2348      	movs	r3, #72	; 0x48
  400f56:	f805 3d01 	strb.w	r3, [r5, #-1]!
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  400f5a:	2201      	movs	r2, #1
  400f5c:	4629      	mov	r1, r5
  400f5e:	2036      	movs	r0, #54	; 0x36
  400f60:	4e20      	ldr	r6, [pc, #128]	; (400fe4 <ili9488_init+0x19c>)
  400f62:	47b0      	blx	r6
	ili9488_delay(100);
  400f64:	2064      	movs	r0, #100	; 0x64
  400f66:	4c20      	ldr	r4, [pc, #128]	; (400fe8 <ili9488_init+0x1a0>)
  400f68:	47a0      	blx	r4
	param = 0x04;
  400f6a:	2304      	movs	r3, #4
  400f6c:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  400f70:	2201      	movs	r2, #1
  400f72:	4629      	mov	r1, r5
  400f74:	20cf      	movs	r0, #207	; 0xcf
  400f76:	47b0      	blx	r6
	ili9488_delay(100);
  400f78:	2064      	movs	r0, #100	; 0x64
  400f7a:	47a0      	blx	r4
	param = 0x06;
  400f7c:	2306      	movs	r3, #6
  400f7e:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  400f82:	2201      	movs	r2, #1
  400f84:	4629      	mov	r1, r5
  400f86:	203a      	movs	r0, #58	; 0x3a
  400f88:	47b0      	blx	r6
	ili9488_delay(100);
  400f8a:	2064      	movs	r0, #100	; 0x64
  400f8c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  400f8e:	2200      	movs	r2, #0
  400f90:	4611      	mov	r1, r2
  400f92:	2013      	movs	r0, #19
  400f94:	47b0      	blx	r6
	ili9488_delay(100);
  400f96:	2064      	movs	r0, #100	; 0x64
  400f98:	47a0      	blx	r4
	ili9488_display_on();
  400f9a:	4b16      	ldr	r3, [pc, #88]	; (400ff4 <ili9488_init+0x1ac>)
  400f9c:	4798      	blx	r3
	ili9488_delay(100);
  400f9e:	2064      	movs	r0, #100	; 0x64
  400fa0:	47a0      	blx	r4
	ili9488_set_display_direction(LANDSCAPE);
  400fa2:	2000      	movs	r0, #0
  400fa4:	4b14      	ldr	r3, [pc, #80]	; (400ff8 <ili9488_init+0x1b0>)
  400fa6:	4798      	blx	r3
	ili9488_delay(100);
  400fa8:	2064      	movs	r0, #100	; 0x64
  400faa:	47a0      	blx	r4
	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  400fac:	f8b9 3004 	ldrh.w	r3, [r9, #4]
  400fb0:	f8b9 2000 	ldrh.w	r2, [r9]
  400fb4:	2100      	movs	r1, #0
  400fb6:	4608      	mov	r0, r1
  400fb8:	4c10      	ldr	r4, [pc, #64]	; (400ffc <ili9488_init+0x1b4>)
  400fba:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  400fbc:	f8d9 0008 	ldr.w	r0, [r9, #8]
  400fc0:	4b0f      	ldr	r3, [pc, #60]	; (401000 <ili9488_init+0x1b8>)
  400fc2:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  400fc4:	2100      	movs	r1, #0
  400fc6:	4608      	mov	r0, r1
  400fc8:	4b0e      	ldr	r3, [pc, #56]	; (401004 <ili9488_init+0x1bc>)
  400fca:	4798      	blx	r3
	return 0;
  400fcc:	2000      	movs	r0, #0
  400fce:	e7bd      	b.n	400f4c <ili9488_init+0x104>
  400fd0:	40008000 	.word	0x40008000
  400fd4:	004006c1 	.word	0x004006c1
  400fd8:	01312d00 	.word	0x01312d00
  400fdc:	00401801 	.word	0x00401801
  400fe0:	00400795 	.word	0x00400795
  400fe4:	00400c2d 	.word	0x00400c2d
  400fe8:	00400ce1 	.word	0x00400ce1
  400fec:	00401371 	.word	0x00401371
  400ff0:	004007fb 	.word	0x004007fb
  400ff4:	00400da9 	.word	0x00400da9
  400ff8:	00400cfd 	.word	0x00400cfd
  400ffc:	00400d29 	.word	0x00400d29
  401000:	00400dbd 	.word	0x00400dbd
  401004:	00400de5 	.word	0x00400de5
  401008:	00400715 	.word	0x00400715

0040100c <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  40100c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401010:	b084      	sub	sp, #16
  401012:	9003      	str	r0, [sp, #12]
  401014:	9102      	str	r1, [sp, #8]
  401016:	9201      	str	r2, [sp, #4]
  401018:	aa04      	add	r2, sp, #16
  40101a:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40101e:	4613      	mov	r3, r2
  401020:	aa01      	add	r2, sp, #4
  401022:	a902      	add	r1, sp, #8
  401024:	a803      	add	r0, sp, #12
  401026:	4c22      	ldr	r4, [pc, #136]	; (4010b0 <ili9488_draw_filled_rectangle+0xa4>)
  401028:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  40102a:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  40102e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  401032:	9b00      	ldr	r3, [sp, #0]
  401034:	3301      	adds	r3, #1
  401036:	1a5b      	subs	r3, r3, r1
  401038:	9a01      	ldr	r2, [sp, #4]
  40103a:	3201      	adds	r2, #1
  40103c:	1a12      	subs	r2, r2, r0
  40103e:	b29b      	uxth	r3, r3
  401040:	b292      	uxth	r2, r2
  401042:	4c1c      	ldr	r4, [pc, #112]	; (4010b4 <ili9488_draw_filled_rectangle+0xa8>)
  401044:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  401046:	4b1c      	ldr	r3, [pc, #112]	; (4010b8 <ili9488_draw_filled_rectangle+0xac>)
  401048:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40104a:	9903      	ldr	r1, [sp, #12]
  40104c:	9d01      	ldr	r5, [sp, #4]
  40104e:	1a69      	subs	r1, r5, r1
  401050:	9d00      	ldr	r5, [sp, #0]
  401052:	3501      	adds	r5, #1
  401054:	9b02      	ldr	r3, [sp, #8]
  401056:	1aed      	subs	r5, r5, r3
  401058:	fb01 5505 	mla	r5, r1, r5, r5
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40105c:	4b17      	ldr	r3, [pc, #92]	; (4010bc <ili9488_draw_filled_rectangle+0xb0>)
  40105e:	fba3 2305 	umull	r2, r3, r3, r5
  401062:	0a1b      	lsrs	r3, r3, #8
	while (blocks--) {
  401064:	b163      	cbz	r3, 401080 <ili9488_draw_filled_rectangle+0x74>
  401066:	1e5c      	subs	r4, r3, #1
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  401068:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4010c4 <ili9488_draw_filled_rectangle+0xb8>
  40106c:	f44f 7770 	mov.w	r7, #960	; 0x3c0
  401070:	4e13      	ldr	r6, [pc, #76]	; (4010c0 <ili9488_draw_filled_rectangle+0xb4>)
  401072:	4639      	mov	r1, r7
  401074:	4640      	mov	r0, r8
  401076:	47b0      	blx	r6
	while (blocks--) {
  401078:	3c01      	subs	r4, #1
  40107a:	f1b4 3fff 	cmp.w	r4, #4294967295
  40107e:	d1f8      	bne.n	401072 <ili9488_draw_filled_rectangle+0x66>
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  401080:	490e      	ldr	r1, [pc, #56]	; (4010bc <ili9488_draw_filled_rectangle+0xb0>)
  401082:	fba1 3105 	umull	r3, r1, r1, r5
  401086:	0a09      	lsrs	r1, r1, #8
  401088:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40108c:	eba5 1181 	sub.w	r1, r5, r1, lsl #6
  401090:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  401094:	480b      	ldr	r0, [pc, #44]	; (4010c4 <ili9488_draw_filled_rectangle+0xb8>)
  401096:	4b0a      	ldr	r3, [pc, #40]	; (4010c0 <ili9488_draw_filled_rectangle+0xb4>)
  401098:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  40109a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  40109e:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4010a2:	2100      	movs	r1, #0
  4010a4:	4608      	mov	r0, r1
  4010a6:	4c03      	ldr	r4, [pc, #12]	; (4010b4 <ili9488_draw_filled_rectangle+0xa8>)
  4010a8:	47a0      	blx	r4

}
  4010aa:	b004      	add	sp, #16
  4010ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010b0:	00400b99 	.word	0x00400b99
  4010b4:	00400d29 	.word	0x00400d29
  4010b8:	00400bf1 	.word	0x00400bf1
  4010bc:	cccccccd 	.word	0xcccccccd
  4010c0:	00400ca1 	.word	0x00400ca1
  4010c4:	20400a1c 	.word	0x20400a1c

004010c8 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4010c8:	b570      	push	{r4, r5, r6, lr}
  4010ca:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4010cc:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4010ce:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4010d0:	4013      	ands	r3, r2
  4010d2:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4010d4:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  4010d6:	4e1c      	ldr	r6, [pc, #112]	; (401148 <afec_process_callback+0x80>)
  4010d8:	4d1c      	ldr	r5, [pc, #112]	; (40114c <afec_process_callback+0x84>)
  4010da:	42a8      	cmp	r0, r5
  4010dc:	bf14      	ite	ne
  4010de:	2000      	movne	r0, #0
  4010e0:	2001      	moveq	r0, #1
  4010e2:	0105      	lsls	r5, r0, #4
  4010e4:	e00b      	b.n	4010fe <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4010e6:	2c0e      	cmp	r4, #14
  4010e8:	d81e      	bhi.n	401128 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4010ea:	9a01      	ldr	r2, [sp, #4]
  4010ec:	f104 010c 	add.w	r1, r4, #12
  4010f0:	2301      	movs	r3, #1
  4010f2:	408b      	lsls	r3, r1
  4010f4:	4213      	tst	r3, r2
  4010f6:	d110      	bne.n	40111a <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4010f8:	3401      	adds	r4, #1
  4010fa:	2c10      	cmp	r4, #16
  4010fc:	d022      	beq.n	401144 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4010fe:	2c0b      	cmp	r4, #11
  401100:	d8f1      	bhi.n	4010e6 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  401102:	9a01      	ldr	r2, [sp, #4]
  401104:	2301      	movs	r3, #1
  401106:	40a3      	lsls	r3, r4
  401108:	4213      	tst	r3, r2
  40110a:	d0f5      	beq.n	4010f8 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40110c:	192b      	adds	r3, r5, r4
  40110e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  401112:	2b00      	cmp	r3, #0
  401114:	d0f0      	beq.n	4010f8 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  401116:	4798      	blx	r3
  401118:	e7ee      	b.n	4010f8 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40111a:	192b      	adds	r3, r5, r4
  40111c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  401120:	2b00      	cmp	r3, #0
  401122:	d0e9      	beq.n	4010f8 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  401124:	4798      	blx	r3
  401126:	e7e7      	b.n	4010f8 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  401128:	9a01      	ldr	r2, [sp, #4]
  40112a:	f104 010f 	add.w	r1, r4, #15
  40112e:	2301      	movs	r3, #1
  401130:	408b      	lsls	r3, r1
  401132:	4213      	tst	r3, r2
  401134:	d0e0      	beq.n	4010f8 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  401136:	192b      	adds	r3, r5, r4
  401138:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40113c:	2b00      	cmp	r3, #0
  40113e:	d0db      	beq.n	4010f8 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  401140:	4798      	blx	r3
  401142:	e7d9      	b.n	4010f8 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  401144:	b002      	add	sp, #8
  401146:	bd70      	pop	{r4, r5, r6, pc}
  401148:	2040c7e0 	.word	0x2040c7e0
  40114c:	40064000 	.word	0x40064000

00401150 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  401150:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  401152:	4802      	ldr	r0, [pc, #8]	; (40115c <AFEC0_Handler+0xc>)
  401154:	4b02      	ldr	r3, [pc, #8]	; (401160 <AFEC0_Handler+0x10>)
  401156:	4798      	blx	r3
  401158:	bd08      	pop	{r3, pc}
  40115a:	bf00      	nop
  40115c:	4003c000 	.word	0x4003c000
  401160:	004010c9 	.word	0x004010c9

00401164 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  401164:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  401166:	4802      	ldr	r0, [pc, #8]	; (401170 <AFEC1_Handler+0xc>)
  401168:	4b02      	ldr	r3, [pc, #8]	; (401174 <AFEC1_Handler+0x10>)
  40116a:	4798      	blx	r3
  40116c:	bd08      	pop	{r3, pc}
  40116e:	bf00      	nop
  401170:	40064000 	.word	0x40064000
  401174:	004010c9 	.word	0x004010c9

00401178 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401178:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  40117c:	0053      	lsls	r3, r2, #1
  40117e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401182:	fbb2 f2f3 	udiv	r2, r2, r3
  401186:	3a01      	subs	r2, #1
  401188:	f3c2 020d 	ubfx	r2, r2, #0, #14
  40118c:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  401190:	4770      	bx	lr

00401192 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  401192:	6301      	str	r1, [r0, #48]	; 0x30
  401194:	4770      	bx	lr

00401196 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  401196:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  40119a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40119e:	d105      	bne.n	4011ac <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  4011a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  4011a2:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  4011a4:	bf14      	ite	ne
  4011a6:	2001      	movne	r0, #1
  4011a8:	2000      	moveq	r0, #0
  4011aa:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  4011ac:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  4011ae:	e7f8      	b.n	4011a2 <pio_get+0xc>

004011b0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4011b0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4011b2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4011b6:	d03a      	beq.n	40122e <pio_set_peripheral+0x7e>
  4011b8:	d813      	bhi.n	4011e2 <pio_set_peripheral+0x32>
  4011ba:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4011be:	d025      	beq.n	40120c <pio_set_peripheral+0x5c>
  4011c0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4011c4:	d10a      	bne.n	4011dc <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011c6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011c8:	4313      	orrs	r3, r2
  4011ca:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011cc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4011ce:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4011d0:	400b      	ands	r3, r1
  4011d2:	ea23 0302 	bic.w	r3, r3, r2
  4011d6:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4011d8:	6042      	str	r2, [r0, #4]
  4011da:	4770      	bx	lr
	switch (ul_type) {
  4011dc:	2900      	cmp	r1, #0
  4011de:	d1fb      	bne.n	4011d8 <pio_set_peripheral+0x28>
  4011e0:	4770      	bx	lr
  4011e2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4011e6:	d021      	beq.n	40122c <pio_set_peripheral+0x7c>
  4011e8:	d809      	bhi.n	4011fe <pio_set_peripheral+0x4e>
  4011ea:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4011ee:	d1f3      	bne.n	4011d8 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011f0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011f2:	4313      	orrs	r3, r2
  4011f4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4011f6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4011f8:	4313      	orrs	r3, r2
  4011fa:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4011fc:	e7ec      	b.n	4011d8 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4011fe:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401202:	d013      	beq.n	40122c <pio_set_peripheral+0x7c>
  401204:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401208:	d010      	beq.n	40122c <pio_set_peripheral+0x7c>
  40120a:	e7e5      	b.n	4011d8 <pio_set_peripheral+0x28>
{
  40120c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40120e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401210:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401212:	43d3      	mvns	r3, r2
  401214:	4021      	ands	r1, r4
  401216:	461c      	mov	r4, r3
  401218:	4019      	ands	r1, r3
  40121a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40121c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40121e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401220:	400b      	ands	r3, r1
  401222:	4023      	ands	r3, r4
  401224:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401226:	6042      	str	r2, [r0, #4]
}
  401228:	f85d 4b04 	ldr.w	r4, [sp], #4
  40122c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40122e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401230:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401232:	400b      	ands	r3, r1
  401234:	ea23 0302 	bic.w	r3, r3, r2
  401238:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40123a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40123c:	4313      	orrs	r3, r2
  40123e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401240:	e7ca      	b.n	4011d8 <pio_set_peripheral+0x28>

00401242 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401242:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401244:	f012 0f01 	tst.w	r2, #1
  401248:	d10d      	bne.n	401266 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  40124a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40124c:	f012 0f0a 	tst.w	r2, #10
  401250:	d00b      	beq.n	40126a <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401252:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401254:	f012 0f02 	tst.w	r2, #2
  401258:	d109      	bne.n	40126e <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40125a:	f012 0f08 	tst.w	r2, #8
  40125e:	d008      	beq.n	401272 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401260:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401264:	e005      	b.n	401272 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  401266:	6641      	str	r1, [r0, #100]	; 0x64
  401268:	e7f0      	b.n	40124c <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  40126a:	6241      	str	r1, [r0, #36]	; 0x24
  40126c:	e7f2      	b.n	401254 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  40126e:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401272:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401274:	6001      	str	r1, [r0, #0]
  401276:	4770      	bx	lr

00401278 <pio_set_output>:
{
  401278:	b410      	push	{r4}
  40127a:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  40127c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40127e:	b94c      	cbnz	r4, 401294 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401280:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401282:	b14b      	cbz	r3, 401298 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401284:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401286:	b94a      	cbnz	r2, 40129c <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401288:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40128a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40128c:	6001      	str	r1, [r0, #0]
}
  40128e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401292:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401294:	6641      	str	r1, [r0, #100]	; 0x64
  401296:	e7f4      	b.n	401282 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401298:	6541      	str	r1, [r0, #84]	; 0x54
  40129a:	e7f4      	b.n	401286 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  40129c:	6301      	str	r1, [r0, #48]	; 0x30
  40129e:	e7f4      	b.n	40128a <pio_set_output+0x12>

004012a0 <pio_configure>:
{
  4012a0:	b570      	push	{r4, r5, r6, lr}
  4012a2:	b082      	sub	sp, #8
  4012a4:	4605      	mov	r5, r0
  4012a6:	4616      	mov	r6, r2
  4012a8:	461c      	mov	r4, r3
	switch (ul_type) {
  4012aa:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4012ae:	d014      	beq.n	4012da <pio_configure+0x3a>
  4012b0:	d90a      	bls.n	4012c8 <pio_configure+0x28>
  4012b2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4012b6:	d024      	beq.n	401302 <pio_configure+0x62>
  4012b8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4012bc:	d021      	beq.n	401302 <pio_configure+0x62>
  4012be:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4012c2:	d017      	beq.n	4012f4 <pio_configure+0x54>
		return 0;
  4012c4:	2000      	movs	r0, #0
  4012c6:	e01a      	b.n	4012fe <pio_configure+0x5e>
	switch (ul_type) {
  4012c8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4012cc:	d005      	beq.n	4012da <pio_configure+0x3a>
  4012ce:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4012d2:	d002      	beq.n	4012da <pio_configure+0x3a>
  4012d4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4012d8:	d1f4      	bne.n	4012c4 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4012da:	4632      	mov	r2, r6
  4012dc:	4628      	mov	r0, r5
  4012de:	4b11      	ldr	r3, [pc, #68]	; (401324 <pio_configure+0x84>)
  4012e0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4012e2:	f014 0f01 	tst.w	r4, #1
  4012e6:	d102      	bne.n	4012ee <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4012e8:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4012ea:	2001      	movs	r0, #1
  4012ec:	e007      	b.n	4012fe <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4012ee:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4012f0:	2001      	movs	r0, #1
  4012f2:	e004      	b.n	4012fe <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4012f4:	461a      	mov	r2, r3
  4012f6:	4631      	mov	r1, r6
  4012f8:	4b0b      	ldr	r3, [pc, #44]	; (401328 <pio_configure+0x88>)
  4012fa:	4798      	blx	r3
	return 1;
  4012fc:	2001      	movs	r0, #1
}
  4012fe:	b002      	add	sp, #8
  401300:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401302:	f004 0301 	and.w	r3, r4, #1
  401306:	9300      	str	r3, [sp, #0]
  401308:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40130c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401310:	bf14      	ite	ne
  401312:	2200      	movne	r2, #0
  401314:	2201      	moveq	r2, #1
  401316:	4631      	mov	r1, r6
  401318:	4628      	mov	r0, r5
  40131a:	4c04      	ldr	r4, [pc, #16]	; (40132c <pio_configure+0x8c>)
  40131c:	47a0      	blx	r4
	return 1;
  40131e:	2001      	movs	r0, #1
		break;
  401320:	e7ed      	b.n	4012fe <pio_configure+0x5e>
  401322:	bf00      	nop
  401324:	004011b1 	.word	0x004011b1
  401328:	00401243 	.word	0x00401243
  40132c:	00401279 	.word	0x00401279

00401330 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  401330:	f012 0f10 	tst.w	r2, #16
  401334:	d012      	beq.n	40135c <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  401336:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40133a:	f012 0f20 	tst.w	r2, #32
  40133e:	d007      	beq.n	401350 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  401340:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  401344:	f012 0f40 	tst.w	r2, #64	; 0x40
  401348:	d005      	beq.n	401356 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  40134a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  40134e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  401350:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  401354:	e7f6      	b.n	401344 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  401356:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  40135a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  40135c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401360:	4770      	bx	lr

00401362 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  401362:	6401      	str	r1, [r0, #64]	; 0x40
  401364:	4770      	bx	lr

00401366 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401366:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401368:	4770      	bx	lr

0040136a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40136a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40136c:	4770      	bx	lr
	...

00401370 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401370:	4b05      	ldr	r3, [pc, #20]	; (401388 <pio_set_pin_high+0x18>)
  401372:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  401376:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401378:	f000 001f 	and.w	r0, r0, #31
  40137c:	2201      	movs	r2, #1
  40137e:	fa02 f000 	lsl.w	r0, r2, r0
  401382:	6318      	str	r0, [r3, #48]	; 0x30
  401384:	4770      	bx	lr
  401386:	bf00      	nop
  401388:	00200707 	.word	0x00200707

0040138c <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40138c:	4b05      	ldr	r3, [pc, #20]	; (4013a4 <pio_set_pin_low+0x18>)
  40138e:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  401392:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401394:	f000 001f 	and.w	r0, r0, #31
  401398:	2201      	movs	r2, #1
  40139a:	fa02 f000 	lsl.w	r0, r2, r0
  40139e:	6358      	str	r0, [r3, #52]	; 0x34
  4013a0:	4770      	bx	lr
  4013a2:	bf00      	nop
  4013a4:	00200707 	.word	0x00200707

004013a8 <pio_configure_pin>:
{
  4013a8:	b570      	push	{r4, r5, r6, lr}
  4013aa:	b082      	sub	sp, #8
  4013ac:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4013ae:	4c46      	ldr	r4, [pc, #280]	; (4014c8 <pio_configure_pin+0x120>)
  4013b0:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  4013b4:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  4013b6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4013ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4013be:	d059      	beq.n	401474 <pio_configure_pin+0xcc>
  4013c0:	d80a      	bhi.n	4013d8 <pio_configure_pin+0x30>
  4013c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4013c6:	d02f      	beq.n	401428 <pio_configure_pin+0x80>
  4013c8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4013cc:	d03f      	beq.n	40144e <pio_configure_pin+0xa6>
  4013ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4013d2:	d016      	beq.n	401402 <pio_configure_pin+0x5a>
		return 0;
  4013d4:	2000      	movs	r0, #0
  4013d6:	e012      	b.n	4013fe <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  4013d8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4013dc:	d05d      	beq.n	40149a <pio_configure_pin+0xf2>
  4013de:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4013e2:	d05a      	beq.n	40149a <pio_configure_pin+0xf2>
  4013e4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4013e8:	d1f4      	bne.n	4013d4 <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4013ea:	f000 011f 	and.w	r1, r0, #31
  4013ee:	2601      	movs	r6, #1
  4013f0:	462a      	mov	r2, r5
  4013f2:	fa06 f101 	lsl.w	r1, r6, r1
  4013f6:	4620      	mov	r0, r4
  4013f8:	4b34      	ldr	r3, [pc, #208]	; (4014cc <pio_configure_pin+0x124>)
  4013fa:	4798      	blx	r3
	return 1;
  4013fc:	4630      	mov	r0, r6
}
  4013fe:	b002      	add	sp, #8
  401400:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401402:	f000 001f 	and.w	r0, r0, #31
  401406:	2601      	movs	r6, #1
  401408:	4086      	lsls	r6, r0
  40140a:	4632      	mov	r2, r6
  40140c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401410:	4620      	mov	r0, r4
  401412:	4b2f      	ldr	r3, [pc, #188]	; (4014d0 <pio_configure_pin+0x128>)
  401414:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401416:	f015 0f01 	tst.w	r5, #1
  40141a:	d102      	bne.n	401422 <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  40141c:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  40141e:	2001      	movs	r0, #1
  401420:	e7ed      	b.n	4013fe <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401422:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401424:	2001      	movs	r0, #1
  401426:	e7ea      	b.n	4013fe <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401428:	f000 001f 	and.w	r0, r0, #31
  40142c:	2601      	movs	r6, #1
  40142e:	4086      	lsls	r6, r0
  401430:	4632      	mov	r2, r6
  401432:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401436:	4620      	mov	r0, r4
  401438:	4b25      	ldr	r3, [pc, #148]	; (4014d0 <pio_configure_pin+0x128>)
  40143a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40143c:	f015 0f01 	tst.w	r5, #1
  401440:	d102      	bne.n	401448 <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  401442:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401444:	2001      	movs	r0, #1
  401446:	e7da      	b.n	4013fe <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401448:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  40144a:	2001      	movs	r0, #1
  40144c:	e7d7      	b.n	4013fe <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40144e:	f000 001f 	and.w	r0, r0, #31
  401452:	2601      	movs	r6, #1
  401454:	4086      	lsls	r6, r0
  401456:	4632      	mov	r2, r6
  401458:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40145c:	4620      	mov	r0, r4
  40145e:	4b1c      	ldr	r3, [pc, #112]	; (4014d0 <pio_configure_pin+0x128>)
  401460:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401462:	f015 0f01 	tst.w	r5, #1
  401466:	d102      	bne.n	40146e <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  401468:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  40146a:	2001      	movs	r0, #1
  40146c:	e7c7      	b.n	4013fe <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  40146e:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401470:	2001      	movs	r0, #1
  401472:	e7c4      	b.n	4013fe <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401474:	f000 001f 	and.w	r0, r0, #31
  401478:	2601      	movs	r6, #1
  40147a:	4086      	lsls	r6, r0
  40147c:	4632      	mov	r2, r6
  40147e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401482:	4620      	mov	r0, r4
  401484:	4b12      	ldr	r3, [pc, #72]	; (4014d0 <pio_configure_pin+0x128>)
  401486:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401488:	f015 0f01 	tst.w	r5, #1
  40148c:	d102      	bne.n	401494 <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  40148e:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401490:	2001      	movs	r0, #1
  401492:	e7b4      	b.n	4013fe <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401494:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401496:	2001      	movs	r0, #1
  401498:	e7b1      	b.n	4013fe <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40149a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40149e:	f000 011f 	and.w	r1, r0, #31
  4014a2:	2601      	movs	r6, #1
  4014a4:	ea05 0306 	and.w	r3, r5, r6
  4014a8:	9300      	str	r3, [sp, #0]
  4014aa:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4014ae:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4014b2:	bf14      	ite	ne
  4014b4:	2200      	movne	r2, #0
  4014b6:	2201      	moveq	r2, #1
  4014b8:	fa06 f101 	lsl.w	r1, r6, r1
  4014bc:	4620      	mov	r0, r4
  4014be:	4c05      	ldr	r4, [pc, #20]	; (4014d4 <pio_configure_pin+0x12c>)
  4014c0:	47a0      	blx	r4
	return 1;
  4014c2:	4630      	mov	r0, r6
		break;
  4014c4:	e79b      	b.n	4013fe <pio_configure_pin+0x56>
  4014c6:	bf00      	nop
  4014c8:	00200707 	.word	0x00200707
  4014cc:	00401243 	.word	0x00401243
  4014d0:	004011b1 	.word	0x004011b1
  4014d4:	00401279 	.word	0x00401279

004014d8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4014d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4014dc:	4604      	mov	r4, r0
  4014de:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4014e0:	4b0e      	ldr	r3, [pc, #56]	; (40151c <pio_handler_process+0x44>)
  4014e2:	4798      	blx	r3
  4014e4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4014e6:	4620      	mov	r0, r4
  4014e8:	4b0d      	ldr	r3, [pc, #52]	; (401520 <pio_handler_process+0x48>)
  4014ea:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4014ec:	4005      	ands	r5, r0
  4014ee:	d013      	beq.n	401518 <pio_handler_process+0x40>
  4014f0:	4c0c      	ldr	r4, [pc, #48]	; (401524 <pio_handler_process+0x4c>)
  4014f2:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4014f6:	e003      	b.n	401500 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4014f8:	42b4      	cmp	r4, r6
  4014fa:	d00d      	beq.n	401518 <pio_handler_process+0x40>
  4014fc:	3410      	adds	r4, #16
		while (status != 0) {
  4014fe:	b15d      	cbz	r5, 401518 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401500:	6820      	ldr	r0, [r4, #0]
  401502:	4540      	cmp	r0, r8
  401504:	d1f8      	bne.n	4014f8 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401506:	6861      	ldr	r1, [r4, #4]
  401508:	4229      	tst	r1, r5
  40150a:	d0f5      	beq.n	4014f8 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40150c:	68e3      	ldr	r3, [r4, #12]
  40150e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401510:	6863      	ldr	r3, [r4, #4]
  401512:	ea25 0503 	bic.w	r5, r5, r3
  401516:	e7ef      	b.n	4014f8 <pio_handler_process+0x20>
  401518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40151c:	00401367 	.word	0x00401367
  401520:	0040136b 	.word	0x0040136b
  401524:	20400ddc 	.word	0x20400ddc

00401528 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40152a:	4c18      	ldr	r4, [pc, #96]	; (40158c <pio_handler_set+0x64>)
  40152c:	6826      	ldr	r6, [r4, #0]
  40152e:	2e06      	cmp	r6, #6
  401530:	d82a      	bhi.n	401588 <pio_handler_set+0x60>
  401532:	f04f 0c00 	mov.w	ip, #0
  401536:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401538:	4f15      	ldr	r7, [pc, #84]	; (401590 <pio_handler_set+0x68>)
  40153a:	e004      	b.n	401546 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40153c:	3401      	adds	r4, #1
  40153e:	b2e4      	uxtb	r4, r4
  401540:	46a4      	mov	ip, r4
  401542:	42a6      	cmp	r6, r4
  401544:	d309      	bcc.n	40155a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  401546:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401548:	0125      	lsls	r5, r4, #4
  40154a:	597d      	ldr	r5, [r7, r5]
  40154c:	428d      	cmp	r5, r1
  40154e:	d1f5      	bne.n	40153c <pio_handler_set+0x14>
  401550:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  401554:	686d      	ldr	r5, [r5, #4]
  401556:	4295      	cmp	r5, r2
  401558:	d1f0      	bne.n	40153c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40155a:	4d0d      	ldr	r5, [pc, #52]	; (401590 <pio_handler_set+0x68>)
  40155c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  401560:	eb05 040e 	add.w	r4, r5, lr
  401564:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  401568:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  40156a:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  40156c:	9906      	ldr	r1, [sp, #24]
  40156e:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  401570:	3601      	adds	r6, #1
  401572:	4566      	cmp	r6, ip
  401574:	d005      	beq.n	401582 <pio_handler_set+0x5a>
  401576:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401578:	461a      	mov	r2, r3
  40157a:	4b06      	ldr	r3, [pc, #24]	; (401594 <pio_handler_set+0x6c>)
  40157c:	4798      	blx	r3

	return 0;
  40157e:	2000      	movs	r0, #0
  401580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  401582:	4902      	ldr	r1, [pc, #8]	; (40158c <pio_handler_set+0x64>)
  401584:	600e      	str	r6, [r1, #0]
  401586:	e7f6      	b.n	401576 <pio_handler_set+0x4e>
		return 1;
  401588:	2001      	movs	r0, #1
}
  40158a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40158c:	20400e4c 	.word	0x20400e4c
  401590:	20400ddc 	.word	0x20400ddc
  401594:	00401331 	.word	0x00401331

00401598 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401598:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40159a:	210a      	movs	r1, #10
  40159c:	4801      	ldr	r0, [pc, #4]	; (4015a4 <PIOA_Handler+0xc>)
  40159e:	4b02      	ldr	r3, [pc, #8]	; (4015a8 <PIOA_Handler+0x10>)
  4015a0:	4798      	blx	r3
  4015a2:	bd08      	pop	{r3, pc}
  4015a4:	400e0e00 	.word	0x400e0e00
  4015a8:	004014d9 	.word	0x004014d9

004015ac <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4015ac:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4015ae:	210b      	movs	r1, #11
  4015b0:	4801      	ldr	r0, [pc, #4]	; (4015b8 <PIOB_Handler+0xc>)
  4015b2:	4b02      	ldr	r3, [pc, #8]	; (4015bc <PIOB_Handler+0x10>)
  4015b4:	4798      	blx	r3
  4015b6:	bd08      	pop	{r3, pc}
  4015b8:	400e1000 	.word	0x400e1000
  4015bc:	004014d9 	.word	0x004014d9

004015c0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4015c0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4015c2:	210c      	movs	r1, #12
  4015c4:	4801      	ldr	r0, [pc, #4]	; (4015cc <PIOC_Handler+0xc>)
  4015c6:	4b02      	ldr	r3, [pc, #8]	; (4015d0 <PIOC_Handler+0x10>)
  4015c8:	4798      	blx	r3
  4015ca:	bd08      	pop	{r3, pc}
  4015cc:	400e1200 	.word	0x400e1200
  4015d0:	004014d9 	.word	0x004014d9

004015d4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4015d4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4015d6:	2110      	movs	r1, #16
  4015d8:	4801      	ldr	r0, [pc, #4]	; (4015e0 <PIOD_Handler+0xc>)
  4015da:	4b02      	ldr	r3, [pc, #8]	; (4015e4 <PIOD_Handler+0x10>)
  4015dc:	4798      	blx	r3
  4015de:	bd08      	pop	{r3, pc}
  4015e0:	400e1400 	.word	0x400e1400
  4015e4:	004014d9 	.word	0x004014d9

004015e8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4015e8:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4015ea:	2111      	movs	r1, #17
  4015ec:	4801      	ldr	r0, [pc, #4]	; (4015f4 <PIOE_Handler+0xc>)
  4015ee:	4b02      	ldr	r3, [pc, #8]	; (4015f8 <PIOE_Handler+0x10>)
  4015f0:	4798      	blx	r3
  4015f2:	bd08      	pop	{r3, pc}
  4015f4:	400e1600 	.word	0x400e1600
  4015f8:	004014d9 	.word	0x004014d9

004015fc <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4015fc:	2803      	cmp	r0, #3
  4015fe:	d011      	beq.n	401624 <pmc_mck_set_division+0x28>
  401600:	2804      	cmp	r0, #4
  401602:	d012      	beq.n	40162a <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401604:	2802      	cmp	r0, #2
  401606:	bf0c      	ite	eq
  401608:	f44f 7180 	moveq.w	r1, #256	; 0x100
  40160c:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40160e:	4a08      	ldr	r2, [pc, #32]	; (401630 <pmc_mck_set_division+0x34>)
  401610:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401612:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401616:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401618:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40161a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40161c:	f013 0f08 	tst.w	r3, #8
  401620:	d0fb      	beq.n	40161a <pmc_mck_set_division+0x1e>
}
  401622:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401624:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401628:	e7f1      	b.n	40160e <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40162a:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40162e:	e7ee      	b.n	40160e <pmc_mck_set_division+0x12>
  401630:	400e0600 	.word	0x400e0600

00401634 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401634:	4a17      	ldr	r2, [pc, #92]	; (401694 <pmc_switch_mck_to_pllack+0x60>)
  401636:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401638:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40163c:	4318      	orrs	r0, r3
  40163e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401640:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401642:	f013 0f08 	tst.w	r3, #8
  401646:	d10a      	bne.n	40165e <pmc_switch_mck_to_pllack+0x2a>
  401648:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40164c:	4911      	ldr	r1, [pc, #68]	; (401694 <pmc_switch_mck_to_pllack+0x60>)
  40164e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401650:	f012 0f08 	tst.w	r2, #8
  401654:	d103      	bne.n	40165e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401656:	3b01      	subs	r3, #1
  401658:	d1f9      	bne.n	40164e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40165a:	2001      	movs	r0, #1
  40165c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40165e:	4a0d      	ldr	r2, [pc, #52]	; (401694 <pmc_switch_mck_to_pllack+0x60>)
  401660:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401662:	f023 0303 	bic.w	r3, r3, #3
  401666:	f043 0302 	orr.w	r3, r3, #2
  40166a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40166c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40166e:	f013 0f08 	tst.w	r3, #8
  401672:	d10a      	bne.n	40168a <pmc_switch_mck_to_pllack+0x56>
  401674:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401678:	4906      	ldr	r1, [pc, #24]	; (401694 <pmc_switch_mck_to_pllack+0x60>)
  40167a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40167c:	f012 0f08 	tst.w	r2, #8
  401680:	d105      	bne.n	40168e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401682:	3b01      	subs	r3, #1
  401684:	d1f9      	bne.n	40167a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401686:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401688:	4770      	bx	lr
	return 0;
  40168a:	2000      	movs	r0, #0
  40168c:	4770      	bx	lr
  40168e:	2000      	movs	r0, #0
  401690:	4770      	bx	lr
  401692:	bf00      	nop
  401694:	400e0600 	.word	0x400e0600

00401698 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401698:	b9a0      	cbnz	r0, 4016c4 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40169a:	480e      	ldr	r0, [pc, #56]	; (4016d4 <pmc_switch_mainck_to_xtal+0x3c>)
  40169c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40169e:	0209      	lsls	r1, r1, #8
  4016a0:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4016a2:	4a0d      	ldr	r2, [pc, #52]	; (4016d8 <pmc_switch_mainck_to_xtal+0x40>)
  4016a4:	401a      	ands	r2, r3
  4016a6:	4b0d      	ldr	r3, [pc, #52]	; (4016dc <pmc_switch_mainck_to_xtal+0x44>)
  4016a8:	4313      	orrs	r3, r2
  4016aa:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4016ac:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4016ae:	4602      	mov	r2, r0
  4016b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4016b2:	f013 0f01 	tst.w	r3, #1
  4016b6:	d0fb      	beq.n	4016b0 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4016b8:	4a06      	ldr	r2, [pc, #24]	; (4016d4 <pmc_switch_mainck_to_xtal+0x3c>)
  4016ba:	6a11      	ldr	r1, [r2, #32]
  4016bc:	4b08      	ldr	r3, [pc, #32]	; (4016e0 <pmc_switch_mainck_to_xtal+0x48>)
  4016be:	430b      	orrs	r3, r1
  4016c0:	6213      	str	r3, [r2, #32]
  4016c2:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4016c4:	4903      	ldr	r1, [pc, #12]	; (4016d4 <pmc_switch_mainck_to_xtal+0x3c>)
  4016c6:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4016c8:	4a06      	ldr	r2, [pc, #24]	; (4016e4 <pmc_switch_mainck_to_xtal+0x4c>)
  4016ca:	401a      	ands	r2, r3
  4016cc:	4b06      	ldr	r3, [pc, #24]	; (4016e8 <pmc_switch_mainck_to_xtal+0x50>)
  4016ce:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4016d0:	620b      	str	r3, [r1, #32]
  4016d2:	4770      	bx	lr
  4016d4:	400e0600 	.word	0x400e0600
  4016d8:	ffc8fffc 	.word	0xffc8fffc
  4016dc:	00370001 	.word	0x00370001
  4016e0:	01370000 	.word	0x01370000
  4016e4:	fec8fffc 	.word	0xfec8fffc
  4016e8:	01370002 	.word	0x01370002

004016ec <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4016ec:	4b02      	ldr	r3, [pc, #8]	; (4016f8 <pmc_osc_is_ready_mainck+0xc>)
  4016ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4016f0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4016f4:	4770      	bx	lr
  4016f6:	bf00      	nop
  4016f8:	400e0600 	.word	0x400e0600

004016fc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4016fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401700:	4b01      	ldr	r3, [pc, #4]	; (401708 <pmc_disable_pllack+0xc>)
  401702:	629a      	str	r2, [r3, #40]	; 0x28
  401704:	4770      	bx	lr
  401706:	bf00      	nop
  401708:	400e0600 	.word	0x400e0600

0040170c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40170c:	4b02      	ldr	r3, [pc, #8]	; (401718 <pmc_is_locked_pllack+0xc>)
  40170e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401710:	f000 0002 	and.w	r0, r0, #2
  401714:	4770      	bx	lr
  401716:	bf00      	nop
  401718:	400e0600 	.word	0x400e0600

0040171c <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  40171c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  401720:	4b05      	ldr	r3, [pc, #20]	; (401738 <pmc_enable_periph_clk+0x1c>)
  401722:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  401726:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  40172a:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  40172e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  401732:	2000      	movs	r0, #0
  401734:	4770      	bx	lr
  401736:	bf00      	nop
  401738:	400e0600 	.word	0x400e0600

0040173c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  40173c:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40173e:	4b07      	ldr	r3, [pc, #28]	; (40175c <spi_enable_clock+0x20>)
  401740:	4298      	cmp	r0, r3
  401742:	d003      	beq.n	40174c <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  401744:	4b06      	ldr	r3, [pc, #24]	; (401760 <spi_enable_clock+0x24>)
  401746:	4298      	cmp	r0, r3
  401748:	d004      	beq.n	401754 <spi_enable_clock+0x18>
  40174a:	bd08      	pop	{r3, pc}
  40174c:	2015      	movs	r0, #21
  40174e:	4b05      	ldr	r3, [pc, #20]	; (401764 <spi_enable_clock+0x28>)
  401750:	4798      	blx	r3
  401752:	bd08      	pop	{r3, pc}
  401754:	202a      	movs	r0, #42	; 0x2a
  401756:	4b03      	ldr	r3, [pc, #12]	; (401764 <spi_enable_clock+0x28>)
  401758:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40175a:	e7f6      	b.n	40174a <spi_enable_clock+0xe>
  40175c:	40008000 	.word	0x40008000
  401760:	40058000 	.word	0x40058000
  401764:	0040171d 	.word	0x0040171d

00401768 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  401768:	6843      	ldr	r3, [r0, #4]
  40176a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40176e:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  401770:	6843      	ldr	r3, [r0, #4]
  401772:	0409      	lsls	r1, r1, #16
  401774:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  401778:	4319      	orrs	r1, r3
  40177a:	6041      	str	r1, [r0, #4]
  40177c:	4770      	bx	lr

0040177e <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  40177e:	6843      	ldr	r3, [r0, #4]
  401780:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401784:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  401786:	6843      	ldr	r3, [r0, #4]
  401788:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  40178c:	6041      	str	r1, [r0, #4]
  40178e:	4770      	bx	lr

00401790 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  401790:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  401792:	f643 2499 	movw	r4, #15001	; 0x3a99
  401796:	6905      	ldr	r5, [r0, #16]
  401798:	f015 0f02 	tst.w	r5, #2
  40179c:	d103      	bne.n	4017a6 <spi_write+0x16>
		if (!timeout--) {
  40179e:	3c01      	subs	r4, #1
  4017a0:	d1f9      	bne.n	401796 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4017a2:	2001      	movs	r0, #1
  4017a4:	e00c      	b.n	4017c0 <spi_write+0x30>
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4017a6:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4017a8:	f014 0f02 	tst.w	r4, #2
  4017ac:	d006      	beq.n	4017bc <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4017ae:	0412      	lsls	r2, r2, #16
  4017b0:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4017b4:	4311      	orrs	r1, r2
		if (uc_last) {
  4017b6:	b10b      	cbz	r3, 4017bc <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4017b8:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4017bc:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4017be:	2000      	movs	r0, #0
}
  4017c0:	bc30      	pop	{r4, r5}
  4017c2:	4770      	bx	lr

004017c4 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4017c4:	b932      	cbnz	r2, 4017d4 <spi_set_clock_polarity+0x10>
  4017c6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4017ca:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4017cc:	f023 0301 	bic.w	r3, r3, #1
  4017d0:	6303      	str	r3, [r0, #48]	; 0x30
  4017d2:	4770      	bx	lr
  4017d4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4017d8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4017da:	f043 0301 	orr.w	r3, r3, #1
  4017de:	6303      	str	r3, [r0, #48]	; 0x30
  4017e0:	4770      	bx	lr

004017e2 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4017e2:	b932      	cbnz	r2, 4017f2 <spi_set_clock_phase+0x10>
  4017e4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4017e8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4017ea:	f023 0302 	bic.w	r3, r3, #2
  4017ee:	6303      	str	r3, [r0, #48]	; 0x30
  4017f0:	4770      	bx	lr
  4017f2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4017f6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4017f8:	f043 0302 	orr.w	r3, r3, #2
  4017fc:	6303      	str	r3, [r0, #48]	; 0x30
  4017fe:	4770      	bx	lr

00401800 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  401800:	2a04      	cmp	r2, #4
  401802:	d003      	beq.n	40180c <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  401804:	b16a      	cbz	r2, 401822 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  401806:	2a08      	cmp	r2, #8
  401808:	d016      	beq.n	401838 <spi_configure_cs_behavior+0x38>
  40180a:	4770      	bx	lr
  40180c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401810:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401812:	f023 0308 	bic.w	r3, r3, #8
  401816:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  401818:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40181a:	f043 0304 	orr.w	r3, r3, #4
  40181e:	6303      	str	r3, [r0, #48]	; 0x30
  401820:	4770      	bx	lr
  401822:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401826:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401828:	f023 0308 	bic.w	r3, r3, #8
  40182c:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40182e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401830:	f023 0304 	bic.w	r3, r3, #4
  401834:	6303      	str	r3, [r0, #48]	; 0x30
  401836:	4770      	bx	lr
  401838:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40183c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40183e:	f043 0308 	orr.w	r3, r3, #8
  401842:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  401844:	e7e1      	b.n	40180a <spi_configure_cs_behavior+0xa>

00401846 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  401846:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40184a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40184c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  401850:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  401852:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401854:	431a      	orrs	r2, r3
  401856:	630a      	str	r2, [r1, #48]	; 0x30
  401858:	4770      	bx	lr

0040185a <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40185a:	1e43      	subs	r3, r0, #1
  40185c:	4419      	add	r1, r3
  40185e:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  401862:	1e43      	subs	r3, r0, #1
  401864:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  401866:	bf94      	ite	ls
  401868:	b200      	sxthls	r0, r0
		return -1;
  40186a:	f04f 30ff 	movhi.w	r0, #4294967295
}
  40186e:	4770      	bx	lr

00401870 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  401870:	b17a      	cbz	r2, 401892 <spi_set_baudrate_div+0x22>
{
  401872:	b410      	push	{r4}
  401874:	4614      	mov	r4, r2
  401876:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40187a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40187c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  401880:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  401882:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  401884:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  401888:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  40188a:	2000      	movs	r0, #0
}
  40188c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401890:	4770      	bx	lr
        return -1;
  401892:	f04f 30ff 	mov.w	r0, #4294967295
  401896:	4770      	bx	lr

00401898 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  401898:	b410      	push	{r4}
  40189a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  40189e:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4018a0:	b280      	uxth	r0, r0
  4018a2:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4018a4:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4018a6:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4018aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4018ae:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4018b0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4018b4:	4770      	bx	lr
	...

004018b8 <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4018b8:	4b28      	ldr	r3, [pc, #160]	; (40195c <twihs_set_speed+0xa4>)
  4018ba:	4299      	cmp	r1, r3
  4018bc:	d84b      	bhi.n	401956 <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4018be:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  4018c2:	4299      	cmp	r1, r3
  4018c4:	d92d      	bls.n	401922 <twihs_set_speed+0x6a>
{
  4018c6:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4018c8:	4c25      	ldr	r4, [pc, #148]	; (401960 <twihs_set_speed+0xa8>)
  4018ca:	fba4 3402 	umull	r3, r4, r4, r2
  4018ce:	0ba4      	lsrs	r4, r4, #14
  4018d0:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4018d2:	4b24      	ldr	r3, [pc, #144]	; (401964 <twihs_set_speed+0xac>)
  4018d4:	440b      	add	r3, r1
  4018d6:	009b      	lsls	r3, r3, #2
  4018d8:	fbb2 f2f3 	udiv	r2, r2, r3
  4018dc:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4018de:	2cff      	cmp	r4, #255	; 0xff
  4018e0:	d91d      	bls.n	40191e <twihs_set_speed+0x66>
  4018e2:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  4018e4:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  4018e6:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4018e8:	2cff      	cmp	r4, #255	; 0xff
  4018ea:	d901      	bls.n	4018f0 <twihs_set_speed+0x38>
  4018ec:	2906      	cmp	r1, #6
  4018ee:	d9f9      	bls.n	4018e4 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4018f0:	2aff      	cmp	r2, #255	; 0xff
  4018f2:	d907      	bls.n	401904 <twihs_set_speed+0x4c>
  4018f4:	2906      	cmp	r1, #6
  4018f6:	d805      	bhi.n	401904 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  4018f8:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  4018fa:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4018fc:	2aff      	cmp	r2, #255	; 0xff
  4018fe:	d901      	bls.n	401904 <twihs_set_speed+0x4c>
  401900:	2906      	cmp	r1, #6
  401902:	d9f9      	bls.n	4018f8 <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401904:	0213      	lsls	r3, r2, #8
  401906:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401908:	0409      	lsls	r1, r1, #16
  40190a:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  40190e:	430b      	orrs	r3, r1
  401910:	b2e4      	uxtb	r4, r4
  401912:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  401914:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  401916:	2000      	movs	r0, #0
}
  401918:	f85d 4b04 	ldr.w	r4, [sp], #4
  40191c:	4770      	bx	lr
	uint32_t ckdiv = 0;
  40191e:	2100      	movs	r1, #0
  401920:	e7e6      	b.n	4018f0 <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401922:	0049      	lsls	r1, r1, #1
  401924:	fbb2 f2f1 	udiv	r2, r2, r1
  401928:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40192a:	2aff      	cmp	r2, #255	; 0xff
  40192c:	d911      	bls.n	401952 <twihs_set_speed+0x9a>
  40192e:	2300      	movs	r3, #0
			ckdiv++;
  401930:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  401932:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401934:	2aff      	cmp	r2, #255	; 0xff
  401936:	d901      	bls.n	40193c <twihs_set_speed+0x84>
  401938:	2b06      	cmp	r3, #6
  40193a:	d9f9      	bls.n	401930 <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  40193c:	0211      	lsls	r1, r2, #8
  40193e:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  401940:	041b      	lsls	r3, r3, #16
  401942:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401946:	430b      	orrs	r3, r1
  401948:	b2d2      	uxtb	r2, r2
  40194a:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  40194c:	6102      	str	r2, [r0, #16]
	return PASS;
  40194e:	2000      	movs	r0, #0
  401950:	4770      	bx	lr
	uint32_t ckdiv = 0;
  401952:	2300      	movs	r3, #0
  401954:	e7f2      	b.n	40193c <twihs_set_speed+0x84>
		return FAIL;
  401956:	2001      	movs	r0, #1
  401958:	4770      	bx	lr
  40195a:	bf00      	nop
  40195c:	00061a80 	.word	0x00061a80
  401960:	057619f1 	.word	0x057619f1
  401964:	3ffd1200 	.word	0x3ffd1200

00401968 <twihs_master_init>:
{
  401968:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  40196a:	f04f 32ff 	mov.w	r2, #4294967295
  40196e:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  401970:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401972:	2280      	movs	r2, #128	; 0x80
  401974:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  401976:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401978:	2208      	movs	r2, #8
  40197a:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  40197c:	2220      	movs	r2, #32
  40197e:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401980:	2204      	movs	r2, #4
  401982:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401984:	680a      	ldr	r2, [r1, #0]
  401986:	6849      	ldr	r1, [r1, #4]
  401988:	4b03      	ldr	r3, [pc, #12]	; (401998 <twihs_master_init+0x30>)
  40198a:	4798      	blx	r3
}
  40198c:	2801      	cmp	r0, #1
  40198e:	bf14      	ite	ne
  401990:	2000      	movne	r0, #0
  401992:	2001      	moveq	r0, #1
  401994:	bd08      	pop	{r3, pc}
  401996:	bf00      	nop
  401998:	004018b9 	.word	0x004018b9

0040199c <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  40199c:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  40199e:	2a00      	cmp	r2, #0
  4019a0:	d04c      	beq.n	401a3c <twihs_master_read+0xa0>
{
  4019a2:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  4019a4:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  4019a6:	2600      	movs	r6, #0
  4019a8:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4019aa:	684b      	ldr	r3, [r1, #4]
  4019ac:	021b      	lsls	r3, r3, #8
  4019ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4019b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4019b6:	7c0d      	ldrb	r5, [r1, #16]
  4019b8:	042d      	lsls	r5, r5, #16
  4019ba:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4019be:	432b      	orrs	r3, r5
  4019c0:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  4019c2:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4019c4:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  4019c6:	b15d      	cbz	r5, 4019e0 <twihs_master_read+0x44>
	val = addr[0];
  4019c8:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  4019ca:	2d01      	cmp	r5, #1
  4019cc:	dd02      	ble.n	4019d4 <twihs_master_read+0x38>
		val |= addr[1];
  4019ce:	784e      	ldrb	r6, [r1, #1]
  4019d0:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  4019d4:	2d02      	cmp	r5, #2
  4019d6:	dd04      	ble.n	4019e2 <twihs_master_read+0x46>
		val |= addr[2];
  4019d8:	7889      	ldrb	r1, [r1, #2]
  4019da:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  4019de:	e000      	b.n	4019e2 <twihs_master_read+0x46>
		return 0;
  4019e0:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4019e2:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4019e4:	2301      	movs	r3, #1
  4019e6:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4019e8:	2502      	movs	r5, #2
  4019ea:	e012      	b.n	401a12 <twihs_master_read+0x76>
  4019ec:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  4019ee:	f013 0f02 	tst.w	r3, #2
  4019f2:	d01b      	beq.n	401a2c <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  4019f4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4019f6:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4019f8:	6a03      	ldr	r3, [r0, #32]
  4019fa:	f013 0f01 	tst.w	r3, #1
  4019fe:	d0fb      	beq.n	4019f8 <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  401a00:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  401a02:	2000      	movs	r0, #0
}
  401a04:	bc70      	pop	{r4, r5, r6}
  401a06:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  401a08:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401a0a:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  401a0e:	3a01      	subs	r2, #1
  401a10:	d0f2      	beq.n	4019f8 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401a12:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401a14:	f413 7f80 	tst.w	r3, #256	; 0x100
  401a18:	d114      	bne.n	401a44 <twihs_master_read+0xa8>
  401a1a:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  401a1e:	2a01      	cmp	r2, #1
  401a20:	d0e4      	beq.n	4019ec <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  401a22:	f013 0f02 	tst.w	r3, #2
  401a26:	d1ef      	bne.n	401a08 <twihs_master_read+0x6c>
	while (cnt > 0) {
  401a28:	2a00      	cmp	r2, #0
  401a2a:	d0e5      	beq.n	4019f8 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401a2c:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401a2e:	f413 7f80 	tst.w	r3, #256	; 0x100
  401a32:	d105      	bne.n	401a40 <twihs_master_read+0xa4>
		if (!timeout--) {
  401a34:	3901      	subs	r1, #1
  401a36:	d1f2      	bne.n	401a1e <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  401a38:	2009      	movs	r0, #9
  401a3a:	e7e3      	b.n	401a04 <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  401a3c:	2001      	movs	r0, #1
  401a3e:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401a40:	2005      	movs	r0, #5
  401a42:	e7df      	b.n	401a04 <twihs_master_read+0x68>
  401a44:	2005      	movs	r0, #5
  401a46:	e7dd      	b.n	401a04 <twihs_master_read+0x68>

00401a48 <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  401a48:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  401a4a:	2b00      	cmp	r3, #0
  401a4c:	d043      	beq.n	401ad6 <twihs_master_write+0x8e>
{
  401a4e:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  401a50:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401a52:	2600      	movs	r6, #0
  401a54:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401a56:	7c0a      	ldrb	r2, [r1, #16]
  401a58:	0412      	lsls	r2, r2, #16
  401a5a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401a5e:	684d      	ldr	r5, [r1, #4]
  401a60:	022d      	lsls	r5, r5, #8
  401a62:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401a66:	432a      	orrs	r2, r5
  401a68:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401a6a:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401a6c:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401a6e:	b15d      	cbz	r5, 401a88 <twihs_master_write+0x40>
	val = addr[0];
  401a70:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  401a72:	2d01      	cmp	r5, #1
  401a74:	dd02      	ble.n	401a7c <twihs_master_write+0x34>
		val |= addr[1];
  401a76:	784e      	ldrb	r6, [r1, #1]
  401a78:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  401a7c:	2d02      	cmp	r5, #2
  401a7e:	dd04      	ble.n	401a8a <twihs_master_write+0x42>
		val |= addr[2];
  401a80:	7889      	ldrb	r1, [r1, #2]
  401a82:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  401a86:	e000      	b.n	401a8a <twihs_master_write+0x42>
		return 0;
  401a88:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401a8a:	60c2      	str	r2, [r0, #12]
  401a8c:	e004      	b.n	401a98 <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  401a8e:	f814 2b01 	ldrb.w	r2, [r4], #1
  401a92:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  401a94:	3b01      	subs	r3, #1
  401a96:	d00f      	beq.n	401ab8 <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  401a98:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401a9a:	f412 7f80 	tst.w	r2, #256	; 0x100
  401a9e:	d11e      	bne.n	401ade <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  401aa0:	f012 0f04 	tst.w	r2, #4
  401aa4:	d1f3      	bne.n	401a8e <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  401aa6:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401aa8:	f412 7f80 	tst.w	r2, #256	; 0x100
  401aac:	d115      	bne.n	401ada <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  401aae:	f012 0f04 	tst.w	r2, #4
  401ab2:	d1ec      	bne.n	401a8e <twihs_master_write+0x46>
	while (cnt > 0) {
  401ab4:	2b00      	cmp	r3, #0
  401ab6:	d1f6      	bne.n	401aa6 <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  401ab8:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401aba:	f413 7f80 	tst.w	r3, #256	; 0x100
  401abe:	d111      	bne.n	401ae4 <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  401ac0:	f013 0f04 	tst.w	r3, #4
  401ac4:	d0f8      	beq.n	401ab8 <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401ac6:	2302      	movs	r3, #2
  401ac8:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401aca:	6a03      	ldr	r3, [r0, #32]
  401acc:	f013 0f01 	tst.w	r3, #1
  401ad0:	d0fb      	beq.n	401aca <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  401ad2:	2000      	movs	r0, #0
  401ad4:	e004      	b.n	401ae0 <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  401ad6:	2001      	movs	r0, #1
  401ad8:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401ada:	2005      	movs	r0, #5
  401adc:	e000      	b.n	401ae0 <twihs_master_write+0x98>
  401ade:	2005      	movs	r0, #5
}
  401ae0:	bc70      	pop	{r4, r5, r6}
  401ae2:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401ae4:	2005      	movs	r0, #5
  401ae6:	e7fb      	b.n	401ae0 <twihs_master_write+0x98>

00401ae8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401ae8:	6943      	ldr	r3, [r0, #20]
  401aea:	f013 0f02 	tst.w	r3, #2
  401aee:	d002      	beq.n	401af6 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401af0:	61c1      	str	r1, [r0, #28]
	return 0;
  401af2:	2000      	movs	r0, #0
  401af4:	4770      	bx	lr
		return 1;
  401af6:	2001      	movs	r0, #1
}
  401af8:	4770      	bx	lr

00401afa <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401afa:	6943      	ldr	r3, [r0, #20]
  401afc:	f013 0f01 	tst.w	r3, #1
  401b00:	d003      	beq.n	401b0a <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401b02:	6983      	ldr	r3, [r0, #24]
  401b04:	700b      	strb	r3, [r1, #0]
	return 0;
  401b06:	2000      	movs	r0, #0
  401b08:	4770      	bx	lr
		return 1;
  401b0a:	2001      	movs	r0, #1
}
  401b0c:	4770      	bx	lr

00401b0e <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401b0e:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401b10:	010b      	lsls	r3, r1, #4
  401b12:	4293      	cmp	r3, r2
  401b14:	d914      	bls.n	401b40 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401b16:	00c9      	lsls	r1, r1, #3
  401b18:	084b      	lsrs	r3, r1, #1
  401b1a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401b1e:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401b22:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401b24:	1e5c      	subs	r4, r3, #1
  401b26:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401b2a:	428c      	cmp	r4, r1
  401b2c:	d901      	bls.n	401b32 <usart_set_async_baudrate+0x24>
		return 1;
  401b2e:	2001      	movs	r0, #1
  401b30:	e017      	b.n	401b62 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401b32:	6841      	ldr	r1, [r0, #4]
  401b34:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401b38:	6041      	str	r1, [r0, #4]
  401b3a:	e00c      	b.n	401b56 <usart_set_async_baudrate+0x48>
		return 1;
  401b3c:	2001      	movs	r0, #1
  401b3e:	e010      	b.n	401b62 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401b40:	0859      	lsrs	r1, r3, #1
  401b42:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401b46:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401b4a:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401b4c:	1e5c      	subs	r4, r3, #1
  401b4e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401b52:	428c      	cmp	r4, r1
  401b54:	d8f2      	bhi.n	401b3c <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401b56:	0412      	lsls	r2, r2, #16
  401b58:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401b5c:	431a      	orrs	r2, r3
  401b5e:	6202      	str	r2, [r0, #32]

	return 0;
  401b60:	2000      	movs	r0, #0
}
  401b62:	f85d 4b04 	ldr.w	r4, [sp], #4
  401b66:	4770      	bx	lr

00401b68 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401b68:	4b08      	ldr	r3, [pc, #32]	; (401b8c <usart_reset+0x24>)
  401b6a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401b6e:	2300      	movs	r3, #0
  401b70:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401b72:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401b74:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401b76:	2388      	movs	r3, #136	; 0x88
  401b78:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401b7a:	2324      	movs	r3, #36	; 0x24
  401b7c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401b7e:	f44f 7380 	mov.w	r3, #256	; 0x100
  401b82:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401b84:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401b88:	6003      	str	r3, [r0, #0]
  401b8a:	4770      	bx	lr
  401b8c:	55534100 	.word	0x55534100

00401b90 <usart_init_rs232>:
{
  401b90:	b570      	push	{r4, r5, r6, lr}
  401b92:	4605      	mov	r5, r0
  401b94:	460c      	mov	r4, r1
  401b96:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401b98:	4b0f      	ldr	r3, [pc, #60]	; (401bd8 <usart_init_rs232+0x48>)
  401b9a:	4798      	blx	r3
	ul_reg_val = 0;
  401b9c:	2200      	movs	r2, #0
  401b9e:	4b0f      	ldr	r3, [pc, #60]	; (401bdc <usart_init_rs232+0x4c>)
  401ba0:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401ba2:	b1a4      	cbz	r4, 401bce <usart_init_rs232+0x3e>
  401ba4:	4632      	mov	r2, r6
  401ba6:	6821      	ldr	r1, [r4, #0]
  401ba8:	4628      	mov	r0, r5
  401baa:	4b0d      	ldr	r3, [pc, #52]	; (401be0 <usart_init_rs232+0x50>)
  401bac:	4798      	blx	r3
  401bae:	4602      	mov	r2, r0
  401bb0:	b978      	cbnz	r0, 401bd2 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401bb2:	6863      	ldr	r3, [r4, #4]
  401bb4:	68a1      	ldr	r1, [r4, #8]
  401bb6:	430b      	orrs	r3, r1
  401bb8:	6921      	ldr	r1, [r4, #16]
  401bba:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401bbc:	68e1      	ldr	r1, [r4, #12]
  401bbe:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401bc0:	4906      	ldr	r1, [pc, #24]	; (401bdc <usart_init_rs232+0x4c>)
  401bc2:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401bc4:	6869      	ldr	r1, [r5, #4]
  401bc6:	430b      	orrs	r3, r1
  401bc8:	606b      	str	r3, [r5, #4]
}
  401bca:	4610      	mov	r0, r2
  401bcc:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401bce:	2201      	movs	r2, #1
  401bd0:	e7fb      	b.n	401bca <usart_init_rs232+0x3a>
  401bd2:	2201      	movs	r2, #1
  401bd4:	e7f9      	b.n	401bca <usart_init_rs232+0x3a>
  401bd6:	bf00      	nop
  401bd8:	00401b69 	.word	0x00401b69
  401bdc:	20400e50 	.word	0x20400e50
  401be0:	00401b0f 	.word	0x00401b0f

00401be4 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401be4:	2340      	movs	r3, #64	; 0x40
  401be6:	6003      	str	r3, [r0, #0]
  401be8:	4770      	bx	lr

00401bea <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401bea:	2310      	movs	r3, #16
  401bec:	6003      	str	r3, [r0, #0]
  401bee:	4770      	bx	lr

00401bf0 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401bf0:	6943      	ldr	r3, [r0, #20]
  401bf2:	f013 0f02 	tst.w	r3, #2
  401bf6:	d004      	beq.n	401c02 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401bf8:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401bfc:	61c1      	str	r1, [r0, #28]
	return 0;
  401bfe:	2000      	movs	r0, #0
  401c00:	4770      	bx	lr
		return 1;
  401c02:	2001      	movs	r0, #1
}
  401c04:	4770      	bx	lr

00401c06 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401c06:	6943      	ldr	r3, [r0, #20]
  401c08:	f013 0f01 	tst.w	r3, #1
  401c0c:	d005      	beq.n	401c1a <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401c0e:	6983      	ldr	r3, [r0, #24]
  401c10:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401c14:	600b      	str	r3, [r1, #0]
	return 0;
  401c16:	2000      	movs	r0, #0
  401c18:	4770      	bx	lr
		return 1;
  401c1a:	2001      	movs	r0, #1
}
  401c1c:	4770      	bx	lr

00401c1e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401c1e:	e7fe      	b.n	401c1e <Dummy_Handler>

00401c20 <Reset_Handler>:
{
  401c20:	b500      	push	{lr}
  401c22:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401c24:	4b25      	ldr	r3, [pc, #148]	; (401cbc <Reset_Handler+0x9c>)
  401c26:	4a26      	ldr	r2, [pc, #152]	; (401cc0 <Reset_Handler+0xa0>)
  401c28:	429a      	cmp	r2, r3
  401c2a:	d010      	beq.n	401c4e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401c2c:	4b25      	ldr	r3, [pc, #148]	; (401cc4 <Reset_Handler+0xa4>)
  401c2e:	4a23      	ldr	r2, [pc, #140]	; (401cbc <Reset_Handler+0x9c>)
  401c30:	429a      	cmp	r2, r3
  401c32:	d20c      	bcs.n	401c4e <Reset_Handler+0x2e>
  401c34:	3b01      	subs	r3, #1
  401c36:	1a9b      	subs	r3, r3, r2
  401c38:	f023 0303 	bic.w	r3, r3, #3
  401c3c:	3304      	adds	r3, #4
  401c3e:	4413      	add	r3, r2
  401c40:	491f      	ldr	r1, [pc, #124]	; (401cc0 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401c42:	f851 0b04 	ldr.w	r0, [r1], #4
  401c46:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401c4a:	429a      	cmp	r2, r3
  401c4c:	d1f9      	bne.n	401c42 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401c4e:	4b1e      	ldr	r3, [pc, #120]	; (401cc8 <Reset_Handler+0xa8>)
  401c50:	4a1e      	ldr	r2, [pc, #120]	; (401ccc <Reset_Handler+0xac>)
  401c52:	429a      	cmp	r2, r3
  401c54:	d20a      	bcs.n	401c6c <Reset_Handler+0x4c>
  401c56:	3b01      	subs	r3, #1
  401c58:	1a9b      	subs	r3, r3, r2
  401c5a:	f023 0303 	bic.w	r3, r3, #3
  401c5e:	3304      	adds	r3, #4
  401c60:	4413      	add	r3, r2
                *pDest++ = 0;
  401c62:	2100      	movs	r1, #0
  401c64:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401c68:	4293      	cmp	r3, r2
  401c6a:	d1fb      	bne.n	401c64 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401c6c:	4a18      	ldr	r2, [pc, #96]	; (401cd0 <Reset_Handler+0xb0>)
  401c6e:	4b19      	ldr	r3, [pc, #100]	; (401cd4 <Reset_Handler+0xb4>)
  401c70:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401c74:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401c76:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401c7a:	fab3 f383 	clz	r3, r3
  401c7e:	095b      	lsrs	r3, r3, #5
  401c80:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401c82:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401c84:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401c88:	2200      	movs	r2, #0
  401c8a:	4b13      	ldr	r3, [pc, #76]	; (401cd8 <Reset_Handler+0xb8>)
  401c8c:	701a      	strb	r2, [r3, #0]
	return flags;
  401c8e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401c90:	4a12      	ldr	r2, [pc, #72]	; (401cdc <Reset_Handler+0xbc>)
  401c92:	6813      	ldr	r3, [r2, #0]
  401c94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401c98:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401c9a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401c9e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401ca2:	b129      	cbz	r1, 401cb0 <Reset_Handler+0x90>
		cpu_irq_enable();
  401ca4:	2201      	movs	r2, #1
  401ca6:	4b0c      	ldr	r3, [pc, #48]	; (401cd8 <Reset_Handler+0xb8>)
  401ca8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401caa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401cae:	b662      	cpsie	i
        __libc_init_array();
  401cb0:	4b0b      	ldr	r3, [pc, #44]	; (401ce0 <Reset_Handler+0xc0>)
  401cb2:	4798      	blx	r3
        main();
  401cb4:	4b0b      	ldr	r3, [pc, #44]	; (401ce4 <Reset_Handler+0xc4>)
  401cb6:	4798      	blx	r3
  401cb8:	e7fe      	b.n	401cb8 <Reset_Handler+0x98>
  401cba:	bf00      	nop
  401cbc:	20400000 	.word	0x20400000
  401cc0:	00407434 	.word	0x00407434
  401cc4:	20400a00 	.word	0x20400a00
  401cc8:	2040c8e4 	.word	0x2040c8e4
  401ccc:	20400a00 	.word	0x20400a00
  401cd0:	e000ed00 	.word	0xe000ed00
  401cd4:	00400000 	.word	0x00400000
  401cd8:	2040000a 	.word	0x2040000a
  401cdc:	e000ed88 	.word	0xe000ed88
  401ce0:	0040426d 	.word	0x0040426d
  401ce4:	0040415d 	.word	0x0040415d

00401ce8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401ce8:	4b3b      	ldr	r3, [pc, #236]	; (401dd8 <SystemCoreClockUpdate+0xf0>)
  401cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cec:	f003 0303 	and.w	r3, r3, #3
  401cf0:	2b01      	cmp	r3, #1
  401cf2:	d01d      	beq.n	401d30 <SystemCoreClockUpdate+0x48>
  401cf4:	b183      	cbz	r3, 401d18 <SystemCoreClockUpdate+0x30>
  401cf6:	2b02      	cmp	r3, #2
  401cf8:	d036      	beq.n	401d68 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401cfa:	4b37      	ldr	r3, [pc, #220]	; (401dd8 <SystemCoreClockUpdate+0xf0>)
  401cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cfe:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401d02:	2b70      	cmp	r3, #112	; 0x70
  401d04:	d05f      	beq.n	401dc6 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401d06:	4b34      	ldr	r3, [pc, #208]	; (401dd8 <SystemCoreClockUpdate+0xf0>)
  401d08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401d0a:	4934      	ldr	r1, [pc, #208]	; (401ddc <SystemCoreClockUpdate+0xf4>)
  401d0c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401d10:	680b      	ldr	r3, [r1, #0]
  401d12:	40d3      	lsrs	r3, r2
  401d14:	600b      	str	r3, [r1, #0]
  401d16:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401d18:	4b31      	ldr	r3, [pc, #196]	; (401de0 <SystemCoreClockUpdate+0xf8>)
  401d1a:	695b      	ldr	r3, [r3, #20]
  401d1c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401d20:	bf14      	ite	ne
  401d22:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401d26:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401d2a:	4b2c      	ldr	r3, [pc, #176]	; (401ddc <SystemCoreClockUpdate+0xf4>)
  401d2c:	601a      	str	r2, [r3, #0]
  401d2e:	e7e4      	b.n	401cfa <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401d30:	4b29      	ldr	r3, [pc, #164]	; (401dd8 <SystemCoreClockUpdate+0xf0>)
  401d32:	6a1b      	ldr	r3, [r3, #32]
  401d34:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401d38:	d003      	beq.n	401d42 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401d3a:	4a2a      	ldr	r2, [pc, #168]	; (401de4 <SystemCoreClockUpdate+0xfc>)
  401d3c:	4b27      	ldr	r3, [pc, #156]	; (401ddc <SystemCoreClockUpdate+0xf4>)
  401d3e:	601a      	str	r2, [r3, #0]
  401d40:	e7db      	b.n	401cfa <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401d42:	4a29      	ldr	r2, [pc, #164]	; (401de8 <SystemCoreClockUpdate+0x100>)
  401d44:	4b25      	ldr	r3, [pc, #148]	; (401ddc <SystemCoreClockUpdate+0xf4>)
  401d46:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401d48:	4b23      	ldr	r3, [pc, #140]	; (401dd8 <SystemCoreClockUpdate+0xf0>)
  401d4a:	6a1b      	ldr	r3, [r3, #32]
  401d4c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401d50:	2b10      	cmp	r3, #16
  401d52:	d005      	beq.n	401d60 <SystemCoreClockUpdate+0x78>
  401d54:	2b20      	cmp	r3, #32
  401d56:	d1d0      	bne.n	401cfa <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401d58:	4a22      	ldr	r2, [pc, #136]	; (401de4 <SystemCoreClockUpdate+0xfc>)
  401d5a:	4b20      	ldr	r3, [pc, #128]	; (401ddc <SystemCoreClockUpdate+0xf4>)
  401d5c:	601a      	str	r2, [r3, #0]
          break;
  401d5e:	e7cc      	b.n	401cfa <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401d60:	4a22      	ldr	r2, [pc, #136]	; (401dec <SystemCoreClockUpdate+0x104>)
  401d62:	4b1e      	ldr	r3, [pc, #120]	; (401ddc <SystemCoreClockUpdate+0xf4>)
  401d64:	601a      	str	r2, [r3, #0]
          break;
  401d66:	e7c8      	b.n	401cfa <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401d68:	4b1b      	ldr	r3, [pc, #108]	; (401dd8 <SystemCoreClockUpdate+0xf0>)
  401d6a:	6a1b      	ldr	r3, [r3, #32]
  401d6c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401d70:	d016      	beq.n	401da0 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401d72:	4a1c      	ldr	r2, [pc, #112]	; (401de4 <SystemCoreClockUpdate+0xfc>)
  401d74:	4b19      	ldr	r3, [pc, #100]	; (401ddc <SystemCoreClockUpdate+0xf4>)
  401d76:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401d78:	4b17      	ldr	r3, [pc, #92]	; (401dd8 <SystemCoreClockUpdate+0xf0>)
  401d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d7c:	f003 0303 	and.w	r3, r3, #3
  401d80:	2b02      	cmp	r3, #2
  401d82:	d1ba      	bne.n	401cfa <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401d84:	4a14      	ldr	r2, [pc, #80]	; (401dd8 <SystemCoreClockUpdate+0xf0>)
  401d86:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401d88:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401d8a:	4814      	ldr	r0, [pc, #80]	; (401ddc <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401d8c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401d90:	6803      	ldr	r3, [r0, #0]
  401d92:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401d96:	b2d2      	uxtb	r2, r2
  401d98:	fbb3 f3f2 	udiv	r3, r3, r2
  401d9c:	6003      	str	r3, [r0, #0]
  401d9e:	e7ac      	b.n	401cfa <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401da0:	4a11      	ldr	r2, [pc, #68]	; (401de8 <SystemCoreClockUpdate+0x100>)
  401da2:	4b0e      	ldr	r3, [pc, #56]	; (401ddc <SystemCoreClockUpdate+0xf4>)
  401da4:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401da6:	4b0c      	ldr	r3, [pc, #48]	; (401dd8 <SystemCoreClockUpdate+0xf0>)
  401da8:	6a1b      	ldr	r3, [r3, #32]
  401daa:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401dae:	2b10      	cmp	r3, #16
  401db0:	d005      	beq.n	401dbe <SystemCoreClockUpdate+0xd6>
  401db2:	2b20      	cmp	r3, #32
  401db4:	d1e0      	bne.n	401d78 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401db6:	4a0b      	ldr	r2, [pc, #44]	; (401de4 <SystemCoreClockUpdate+0xfc>)
  401db8:	4b08      	ldr	r3, [pc, #32]	; (401ddc <SystemCoreClockUpdate+0xf4>)
  401dba:	601a      	str	r2, [r3, #0]
          break;
  401dbc:	e7dc      	b.n	401d78 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401dbe:	4a0b      	ldr	r2, [pc, #44]	; (401dec <SystemCoreClockUpdate+0x104>)
  401dc0:	4b06      	ldr	r3, [pc, #24]	; (401ddc <SystemCoreClockUpdate+0xf4>)
  401dc2:	601a      	str	r2, [r3, #0]
          break;
  401dc4:	e7d8      	b.n	401d78 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401dc6:	4a05      	ldr	r2, [pc, #20]	; (401ddc <SystemCoreClockUpdate+0xf4>)
  401dc8:	6813      	ldr	r3, [r2, #0]
  401dca:	4909      	ldr	r1, [pc, #36]	; (401df0 <SystemCoreClockUpdate+0x108>)
  401dcc:	fba1 1303 	umull	r1, r3, r1, r3
  401dd0:	085b      	lsrs	r3, r3, #1
  401dd2:	6013      	str	r3, [r2, #0]
  401dd4:	4770      	bx	lr
  401dd6:	bf00      	nop
  401dd8:	400e0600 	.word	0x400e0600
  401ddc:	2040000c 	.word	0x2040000c
  401de0:	400e1810 	.word	0x400e1810
  401de4:	00b71b00 	.word	0x00b71b00
  401de8:	003d0900 	.word	0x003d0900
  401dec:	007a1200 	.word	0x007a1200
  401df0:	aaaaaaab 	.word	0xaaaaaaab

00401df4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401df4:	4b16      	ldr	r3, [pc, #88]	; (401e50 <system_init_flash+0x5c>)
  401df6:	4298      	cmp	r0, r3
  401df8:	d913      	bls.n	401e22 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401dfa:	4b16      	ldr	r3, [pc, #88]	; (401e54 <system_init_flash+0x60>)
  401dfc:	4298      	cmp	r0, r3
  401dfe:	d915      	bls.n	401e2c <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401e00:	4b15      	ldr	r3, [pc, #84]	; (401e58 <system_init_flash+0x64>)
  401e02:	4298      	cmp	r0, r3
  401e04:	d916      	bls.n	401e34 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401e06:	4b15      	ldr	r3, [pc, #84]	; (401e5c <system_init_flash+0x68>)
  401e08:	4298      	cmp	r0, r3
  401e0a:	d917      	bls.n	401e3c <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401e0c:	4b14      	ldr	r3, [pc, #80]	; (401e60 <system_init_flash+0x6c>)
  401e0e:	4298      	cmp	r0, r3
  401e10:	d918      	bls.n	401e44 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401e12:	4b14      	ldr	r3, [pc, #80]	; (401e64 <system_init_flash+0x70>)
  401e14:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401e16:	bf94      	ite	ls
  401e18:	4a13      	ldrls	r2, [pc, #76]	; (401e68 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401e1a:	4a14      	ldrhi	r2, [pc, #80]	; (401e6c <system_init_flash+0x78>)
  401e1c:	4b14      	ldr	r3, [pc, #80]	; (401e70 <system_init_flash+0x7c>)
  401e1e:	601a      	str	r2, [r3, #0]
  401e20:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401e22:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401e26:	4b12      	ldr	r3, [pc, #72]	; (401e70 <system_init_flash+0x7c>)
  401e28:	601a      	str	r2, [r3, #0]
  401e2a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401e2c:	4a11      	ldr	r2, [pc, #68]	; (401e74 <system_init_flash+0x80>)
  401e2e:	4b10      	ldr	r3, [pc, #64]	; (401e70 <system_init_flash+0x7c>)
  401e30:	601a      	str	r2, [r3, #0]
  401e32:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401e34:	4a10      	ldr	r2, [pc, #64]	; (401e78 <system_init_flash+0x84>)
  401e36:	4b0e      	ldr	r3, [pc, #56]	; (401e70 <system_init_flash+0x7c>)
  401e38:	601a      	str	r2, [r3, #0]
  401e3a:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401e3c:	4a0f      	ldr	r2, [pc, #60]	; (401e7c <system_init_flash+0x88>)
  401e3e:	4b0c      	ldr	r3, [pc, #48]	; (401e70 <system_init_flash+0x7c>)
  401e40:	601a      	str	r2, [r3, #0]
  401e42:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401e44:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401e48:	4b09      	ldr	r3, [pc, #36]	; (401e70 <system_init_flash+0x7c>)
  401e4a:	601a      	str	r2, [r3, #0]
  401e4c:	4770      	bx	lr
  401e4e:	bf00      	nop
  401e50:	015ef3bf 	.word	0x015ef3bf
  401e54:	02bde77f 	.word	0x02bde77f
  401e58:	041cdb3f 	.word	0x041cdb3f
  401e5c:	057bceff 	.word	0x057bceff
  401e60:	06dac2bf 	.word	0x06dac2bf
  401e64:	0839b67f 	.word	0x0839b67f
  401e68:	04000500 	.word	0x04000500
  401e6c:	04000600 	.word	0x04000600
  401e70:	400e0c00 	.word	0x400e0c00
  401e74:	04000100 	.word	0x04000100
  401e78:	04000200 	.word	0x04000200
  401e7c:	04000300 	.word	0x04000300

00401e80 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401e80:	4b0a      	ldr	r3, [pc, #40]	; (401eac <_sbrk+0x2c>)
  401e82:	681b      	ldr	r3, [r3, #0]
  401e84:	b153      	cbz	r3, 401e9c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401e86:	4b09      	ldr	r3, [pc, #36]	; (401eac <_sbrk+0x2c>)
  401e88:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401e8a:	181a      	adds	r2, r3, r0
  401e8c:	4908      	ldr	r1, [pc, #32]	; (401eb0 <_sbrk+0x30>)
  401e8e:	4291      	cmp	r1, r2
  401e90:	db08      	blt.n	401ea4 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401e92:	4610      	mov	r0, r2
  401e94:	4a05      	ldr	r2, [pc, #20]	; (401eac <_sbrk+0x2c>)
  401e96:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401e98:	4618      	mov	r0, r3
  401e9a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401e9c:	4a05      	ldr	r2, [pc, #20]	; (401eb4 <_sbrk+0x34>)
  401e9e:	4b03      	ldr	r3, [pc, #12]	; (401eac <_sbrk+0x2c>)
  401ea0:	601a      	str	r2, [r3, #0]
  401ea2:	e7f0      	b.n	401e86 <_sbrk+0x6>
		return (caddr_t) -1;	
  401ea4:	f04f 30ff 	mov.w	r0, #4294967295
}
  401ea8:	4770      	bx	lr
  401eaa:	bf00      	nop
  401eac:	20400e54 	.word	0x20400e54
  401eb0:	2045fffc 	.word	0x2045fffc
  401eb4:	2040eae8 	.word	0x2040eae8

00401eb8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401eb8:	f04f 30ff 	mov.w	r0, #4294967295
  401ebc:	4770      	bx	lr

00401ebe <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401ebe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401ec2:	604b      	str	r3, [r1, #4]

	return 0;
}
  401ec4:	2000      	movs	r0, #0
  401ec6:	4770      	bx	lr

00401ec8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401ec8:	2001      	movs	r0, #1
  401eca:	4770      	bx	lr

00401ecc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401ecc:	2000      	movs	r0, #0
  401ece:	4770      	bx	lr

00401ed0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401ed0:	f100 0308 	add.w	r3, r0, #8
  401ed4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  401ed6:	f04f 32ff 	mov.w	r2, #4294967295
  401eda:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401edc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401ede:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  401ee0:	2300      	movs	r3, #0
  401ee2:	6003      	str	r3, [r0, #0]
  401ee4:	4770      	bx	lr

00401ee6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  401ee6:	2300      	movs	r3, #0
  401ee8:	6103      	str	r3, [r0, #16]
  401eea:	4770      	bx	lr

00401eec <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  401eec:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  401eee:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  401ef0:	689a      	ldr	r2, [r3, #8]
  401ef2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  401ef4:	689a      	ldr	r2, [r3, #8]
  401ef6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  401ef8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401efa:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401efc:	6803      	ldr	r3, [r0, #0]
  401efe:	3301      	adds	r3, #1
  401f00:	6003      	str	r3, [r0, #0]
  401f02:	4770      	bx	lr

00401f04 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  401f04:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  401f06:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401f08:	f1b5 3fff 	cmp.w	r5, #4294967295
  401f0c:	d002      	beq.n	401f14 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401f0e:	f100 0208 	add.w	r2, r0, #8
  401f12:	e002      	b.n	401f1a <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  401f14:	6902      	ldr	r2, [r0, #16]
  401f16:	e004      	b.n	401f22 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401f18:	461a      	mov	r2, r3
  401f1a:	6853      	ldr	r3, [r2, #4]
  401f1c:	681c      	ldr	r4, [r3, #0]
  401f1e:	42a5      	cmp	r5, r4
  401f20:	d2fa      	bcs.n	401f18 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  401f22:	6853      	ldr	r3, [r2, #4]
  401f24:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  401f26:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401f28:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  401f2a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401f2c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401f2e:	6803      	ldr	r3, [r0, #0]
  401f30:	3301      	adds	r3, #1
  401f32:	6003      	str	r3, [r0, #0]
}
  401f34:	bc30      	pop	{r4, r5}
  401f36:	4770      	bx	lr

00401f38 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  401f38:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401f3a:	6842      	ldr	r2, [r0, #4]
  401f3c:	6881      	ldr	r1, [r0, #8]
  401f3e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  401f40:	6882      	ldr	r2, [r0, #8]
  401f42:	6841      	ldr	r1, [r0, #4]
  401f44:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  401f46:	685a      	ldr	r2, [r3, #4]
  401f48:	4290      	cmp	r0, r2
  401f4a:	d005      	beq.n	401f58 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  401f4c:	2200      	movs	r2, #0
  401f4e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  401f50:	6818      	ldr	r0, [r3, #0]
  401f52:	3801      	subs	r0, #1
  401f54:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  401f56:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401f58:	6882      	ldr	r2, [r0, #8]
  401f5a:	605a      	str	r2, [r3, #4]
  401f5c:	e7f6      	b.n	401f4c <uxListRemove+0x14>
	...

00401f60 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  401f60:	4b0d      	ldr	r3, [pc, #52]	; (401f98 <prvTaskExitError+0x38>)
  401f62:	681b      	ldr	r3, [r3, #0]
  401f64:	f1b3 3fff 	cmp.w	r3, #4294967295
  401f68:	d00a      	beq.n	401f80 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  401f6a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f6e:	b672      	cpsid	i
  401f70:	f383 8811 	msr	BASEPRI, r3
  401f74:	f3bf 8f6f 	isb	sy
  401f78:	f3bf 8f4f 	dsb	sy
  401f7c:	b662      	cpsie	i
  401f7e:	e7fe      	b.n	401f7e <prvTaskExitError+0x1e>
  401f80:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f84:	b672      	cpsid	i
  401f86:	f383 8811 	msr	BASEPRI, r3
  401f8a:	f3bf 8f6f 	isb	sy
  401f8e:	f3bf 8f4f 	dsb	sy
  401f92:	b662      	cpsie	i
  401f94:	e7fe      	b.n	401f94 <prvTaskExitError+0x34>
  401f96:	bf00      	nop
  401f98:	20400010 	.word	0x20400010

00401f9c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  401f9c:	4806      	ldr	r0, [pc, #24]	; (401fb8 <prvPortStartFirstTask+0x1c>)
  401f9e:	6800      	ldr	r0, [r0, #0]
  401fa0:	6800      	ldr	r0, [r0, #0]
  401fa2:	f380 8808 	msr	MSP, r0
  401fa6:	b662      	cpsie	i
  401fa8:	b661      	cpsie	f
  401faa:	f3bf 8f4f 	dsb	sy
  401fae:	f3bf 8f6f 	isb	sy
  401fb2:	df00      	svc	0
  401fb4:	bf00      	nop
  401fb6:	0000      	.short	0x0000
  401fb8:	e000ed08 	.word	0xe000ed08

00401fbc <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  401fbc:	f8df 000c 	ldr.w	r0, [pc, #12]	; 401fcc <vPortEnableVFP+0x10>
  401fc0:	6801      	ldr	r1, [r0, #0]
  401fc2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401fc6:	6001      	str	r1, [r0, #0]
  401fc8:	4770      	bx	lr
  401fca:	0000      	.short	0x0000
  401fcc:	e000ed88 	.word	0xe000ed88

00401fd0 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  401fd0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401fd4:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  401fd8:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  401fdc:	4b05      	ldr	r3, [pc, #20]	; (401ff4 <pxPortInitialiseStack+0x24>)
  401fde:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  401fe2:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  401fe6:	f06f 0302 	mvn.w	r3, #2
  401fea:	f840 3c24 	str.w	r3, [r0, #-36]
}
  401fee:	3844      	subs	r0, #68	; 0x44
  401ff0:	4770      	bx	lr
  401ff2:	bf00      	nop
  401ff4:	00401f61 	.word	0x00401f61

00401ff8 <SVC_Handler>:
	__asm volatile (
  401ff8:	4b06      	ldr	r3, [pc, #24]	; (402014 <pxCurrentTCBConst2>)
  401ffa:	6819      	ldr	r1, [r3, #0]
  401ffc:	6808      	ldr	r0, [r1, #0]
  401ffe:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402002:	f380 8809 	msr	PSP, r0
  402006:	f3bf 8f6f 	isb	sy
  40200a:	f04f 0000 	mov.w	r0, #0
  40200e:	f380 8811 	msr	BASEPRI, r0
  402012:	4770      	bx	lr

00402014 <pxCurrentTCBConst2>:
  402014:	2040c668 	.word	0x2040c668
  402018:	4770      	bx	lr
  40201a:	bf00      	nop

0040201c <vPortEnterCritical>:
  40201c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402020:	b672      	cpsid	i
  402022:	f383 8811 	msr	BASEPRI, r3
  402026:	f3bf 8f6f 	isb	sy
  40202a:	f3bf 8f4f 	dsb	sy
  40202e:	b662      	cpsie	i
	uxCriticalNesting++;
  402030:	4a0b      	ldr	r2, [pc, #44]	; (402060 <vPortEnterCritical+0x44>)
  402032:	6813      	ldr	r3, [r2, #0]
  402034:	3301      	adds	r3, #1
  402036:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  402038:	2b01      	cmp	r3, #1
  40203a:	d10f      	bne.n	40205c <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  40203c:	4b09      	ldr	r3, [pc, #36]	; (402064 <vPortEnterCritical+0x48>)
  40203e:	681b      	ldr	r3, [r3, #0]
  402040:	f013 0fff 	tst.w	r3, #255	; 0xff
  402044:	d00a      	beq.n	40205c <vPortEnterCritical+0x40>
  402046:	f04f 0380 	mov.w	r3, #128	; 0x80
  40204a:	b672      	cpsid	i
  40204c:	f383 8811 	msr	BASEPRI, r3
  402050:	f3bf 8f6f 	isb	sy
  402054:	f3bf 8f4f 	dsb	sy
  402058:	b662      	cpsie	i
  40205a:	e7fe      	b.n	40205a <vPortEnterCritical+0x3e>
  40205c:	4770      	bx	lr
  40205e:	bf00      	nop
  402060:	20400010 	.word	0x20400010
  402064:	e000ed04 	.word	0xe000ed04

00402068 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  402068:	4b0a      	ldr	r3, [pc, #40]	; (402094 <vPortExitCritical+0x2c>)
  40206a:	681b      	ldr	r3, [r3, #0]
  40206c:	b953      	cbnz	r3, 402084 <vPortExitCritical+0x1c>
  40206e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402072:	b672      	cpsid	i
  402074:	f383 8811 	msr	BASEPRI, r3
  402078:	f3bf 8f6f 	isb	sy
  40207c:	f3bf 8f4f 	dsb	sy
  402080:	b662      	cpsie	i
  402082:	e7fe      	b.n	402082 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  402084:	3b01      	subs	r3, #1
  402086:	4a03      	ldr	r2, [pc, #12]	; (402094 <vPortExitCritical+0x2c>)
  402088:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  40208a:	b90b      	cbnz	r3, 402090 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  40208c:	f383 8811 	msr	BASEPRI, r3
  402090:	4770      	bx	lr
  402092:	bf00      	nop
  402094:	20400010 	.word	0x20400010

00402098 <PendSV_Handler>:
	__asm volatile
  402098:	f3ef 8009 	mrs	r0, PSP
  40209c:	f3bf 8f6f 	isb	sy
  4020a0:	4b15      	ldr	r3, [pc, #84]	; (4020f8 <pxCurrentTCBConst>)
  4020a2:	681a      	ldr	r2, [r3, #0]
  4020a4:	f01e 0f10 	tst.w	lr, #16
  4020a8:	bf08      	it	eq
  4020aa:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  4020ae:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4020b2:	6010      	str	r0, [r2, #0]
  4020b4:	f84d 3d04 	str.w	r3, [sp, #-4]!
  4020b8:	f04f 0080 	mov.w	r0, #128	; 0x80
  4020bc:	b672      	cpsid	i
  4020be:	f380 8811 	msr	BASEPRI, r0
  4020c2:	f3bf 8f4f 	dsb	sy
  4020c6:	f3bf 8f6f 	isb	sy
  4020ca:	b662      	cpsie	i
  4020cc:	f001 f8aa 	bl	403224 <vTaskSwitchContext>
  4020d0:	f04f 0000 	mov.w	r0, #0
  4020d4:	f380 8811 	msr	BASEPRI, r0
  4020d8:	bc08      	pop	{r3}
  4020da:	6819      	ldr	r1, [r3, #0]
  4020dc:	6808      	ldr	r0, [r1, #0]
  4020de:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4020e2:	f01e 0f10 	tst.w	lr, #16
  4020e6:	bf08      	it	eq
  4020e8:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  4020ec:	f380 8809 	msr	PSP, r0
  4020f0:	f3bf 8f6f 	isb	sy
  4020f4:	4770      	bx	lr
  4020f6:	bf00      	nop

004020f8 <pxCurrentTCBConst>:
  4020f8:	2040c668 	.word	0x2040c668
  4020fc:	4770      	bx	lr
  4020fe:	bf00      	nop

00402100 <SysTick_Handler>:
{
  402100:	b508      	push	{r3, lr}
	__asm volatile
  402102:	f3ef 8311 	mrs	r3, BASEPRI
  402106:	f04f 0280 	mov.w	r2, #128	; 0x80
  40210a:	b672      	cpsid	i
  40210c:	f382 8811 	msr	BASEPRI, r2
  402110:	f3bf 8f6f 	isb	sy
  402114:	f3bf 8f4f 	dsb	sy
  402118:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  40211a:	4b05      	ldr	r3, [pc, #20]	; (402130 <SysTick_Handler+0x30>)
  40211c:	4798      	blx	r3
  40211e:	b118      	cbz	r0, 402128 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  402120:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402124:	4b03      	ldr	r3, [pc, #12]	; (402134 <SysTick_Handler+0x34>)
  402126:	601a      	str	r2, [r3, #0]
	__asm volatile
  402128:	2300      	movs	r3, #0
  40212a:	f383 8811 	msr	BASEPRI, r3
  40212e:	bd08      	pop	{r3, pc}
  402130:	00402e91 	.word	0x00402e91
  402134:	e000ed04 	.word	0xe000ed04

00402138 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  402138:	4a03      	ldr	r2, [pc, #12]	; (402148 <vPortSetupTimerInterrupt+0x10>)
  40213a:	4b04      	ldr	r3, [pc, #16]	; (40214c <vPortSetupTimerInterrupt+0x14>)
  40213c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  40213e:	2207      	movs	r2, #7
  402140:	3b04      	subs	r3, #4
  402142:	601a      	str	r2, [r3, #0]
  402144:	4770      	bx	lr
  402146:	bf00      	nop
  402148:	0003a97f 	.word	0x0003a97f
  40214c:	e000e014 	.word	0xe000e014

00402150 <xPortStartScheduler>:
{
  402150:	b500      	push	{lr}
  402152:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  402154:	4b25      	ldr	r3, [pc, #148]	; (4021ec <xPortStartScheduler+0x9c>)
  402156:	781a      	ldrb	r2, [r3, #0]
  402158:	b2d2      	uxtb	r2, r2
  40215a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  40215c:	22ff      	movs	r2, #255	; 0xff
  40215e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  402160:	781b      	ldrb	r3, [r3, #0]
  402162:	b2db      	uxtb	r3, r3
  402164:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  402168:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40216c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402170:	4a1f      	ldr	r2, [pc, #124]	; (4021f0 <xPortStartScheduler+0xa0>)
  402172:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  402174:	2207      	movs	r2, #7
  402176:	4b1f      	ldr	r3, [pc, #124]	; (4021f4 <xPortStartScheduler+0xa4>)
  402178:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40217a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40217e:	f013 0f80 	tst.w	r3, #128	; 0x80
  402182:	d010      	beq.n	4021a6 <xPortStartScheduler+0x56>
  402184:	2206      	movs	r2, #6
  402186:	e000      	b.n	40218a <xPortStartScheduler+0x3a>
  402188:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  40218a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40218e:	005b      	lsls	r3, r3, #1
  402190:	b2db      	uxtb	r3, r3
  402192:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  402196:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40219a:	1e51      	subs	r1, r2, #1
  40219c:	f013 0f80 	tst.w	r3, #128	; 0x80
  4021a0:	d1f2      	bne.n	402188 <xPortStartScheduler+0x38>
  4021a2:	4b14      	ldr	r3, [pc, #80]	; (4021f4 <xPortStartScheduler+0xa4>)
  4021a4:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4021a6:	4a13      	ldr	r2, [pc, #76]	; (4021f4 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  4021a8:	6813      	ldr	r3, [r2, #0]
  4021aa:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4021ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4021b0:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  4021b2:	9b01      	ldr	r3, [sp, #4]
  4021b4:	b2db      	uxtb	r3, r3
  4021b6:	4a0d      	ldr	r2, [pc, #52]	; (4021ec <xPortStartScheduler+0x9c>)
  4021b8:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4021ba:	4b0f      	ldr	r3, [pc, #60]	; (4021f8 <xPortStartScheduler+0xa8>)
  4021bc:	681a      	ldr	r2, [r3, #0]
  4021be:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  4021c2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4021c4:	681a      	ldr	r2, [r3, #0]
  4021c6:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  4021ca:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  4021cc:	4b0b      	ldr	r3, [pc, #44]	; (4021fc <xPortStartScheduler+0xac>)
  4021ce:	4798      	blx	r3
	uxCriticalNesting = 0;
  4021d0:	2200      	movs	r2, #0
  4021d2:	4b0b      	ldr	r3, [pc, #44]	; (402200 <xPortStartScheduler+0xb0>)
  4021d4:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  4021d6:	4b0b      	ldr	r3, [pc, #44]	; (402204 <xPortStartScheduler+0xb4>)
  4021d8:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  4021da:	4a0b      	ldr	r2, [pc, #44]	; (402208 <xPortStartScheduler+0xb8>)
  4021dc:	6813      	ldr	r3, [r2, #0]
  4021de:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4021e2:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  4021e4:	4b09      	ldr	r3, [pc, #36]	; (40220c <xPortStartScheduler+0xbc>)
  4021e6:	4798      	blx	r3
	prvTaskExitError();
  4021e8:	4b09      	ldr	r3, [pc, #36]	; (402210 <xPortStartScheduler+0xc0>)
  4021ea:	4798      	blx	r3
  4021ec:	e000e400 	.word	0xe000e400
  4021f0:	20400e58 	.word	0x20400e58
  4021f4:	20400e5c 	.word	0x20400e5c
  4021f8:	e000ed20 	.word	0xe000ed20
  4021fc:	00402139 	.word	0x00402139
  402200:	20400010 	.word	0x20400010
  402204:	00401fbd 	.word	0x00401fbd
  402208:	e000ef34 	.word	0xe000ef34
  40220c:	00401f9d 	.word	0x00401f9d
  402210:	00401f61 	.word	0x00401f61

00402214 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  402214:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  402218:	2b0f      	cmp	r3, #15
  40221a:	d911      	bls.n	402240 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  40221c:	4a12      	ldr	r2, [pc, #72]	; (402268 <vPortValidateInterruptPriority+0x54>)
  40221e:	5c9b      	ldrb	r3, [r3, r2]
  402220:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  402222:	4a12      	ldr	r2, [pc, #72]	; (40226c <vPortValidateInterruptPriority+0x58>)
  402224:	7812      	ldrb	r2, [r2, #0]
  402226:	429a      	cmp	r2, r3
  402228:	d90a      	bls.n	402240 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  40222a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40222e:	b672      	cpsid	i
  402230:	f383 8811 	msr	BASEPRI, r3
  402234:	f3bf 8f6f 	isb	sy
  402238:	f3bf 8f4f 	dsb	sy
  40223c:	b662      	cpsie	i
  40223e:	e7fe      	b.n	40223e <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  402240:	4b0b      	ldr	r3, [pc, #44]	; (402270 <vPortValidateInterruptPriority+0x5c>)
  402242:	681b      	ldr	r3, [r3, #0]
  402244:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  402248:	4a0a      	ldr	r2, [pc, #40]	; (402274 <vPortValidateInterruptPriority+0x60>)
  40224a:	6812      	ldr	r2, [r2, #0]
  40224c:	4293      	cmp	r3, r2
  40224e:	d90a      	bls.n	402266 <vPortValidateInterruptPriority+0x52>
  402250:	f04f 0380 	mov.w	r3, #128	; 0x80
  402254:	b672      	cpsid	i
  402256:	f383 8811 	msr	BASEPRI, r3
  40225a:	f3bf 8f6f 	isb	sy
  40225e:	f3bf 8f4f 	dsb	sy
  402262:	b662      	cpsie	i
  402264:	e7fe      	b.n	402264 <vPortValidateInterruptPriority+0x50>
  402266:	4770      	bx	lr
  402268:	e000e3f0 	.word	0xe000e3f0
  40226c:	20400e58 	.word	0x20400e58
  402270:	e000ed0c 	.word	0xe000ed0c
  402274:	20400e5c 	.word	0x20400e5c

00402278 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  402278:	b538      	push	{r3, r4, r5, lr}
  40227a:	4604      	mov	r4, r0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  40227c:	f010 0f07 	tst.w	r0, #7
  402280:	d002      	beq.n	402288 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  402282:	f020 0407 	bic.w	r4, r0, #7
  402286:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
  402288:	4b11      	ldr	r3, [pc, #68]	; (4022d0 <pvPortMalloc+0x58>)
  40228a:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  40228c:	4b11      	ldr	r3, [pc, #68]	; (4022d4 <pvPortMalloc+0x5c>)
  40228e:	681b      	ldr	r3, [r3, #0]
  402290:	b193      	cbz	r3, 4022b8 <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  402292:	4b11      	ldr	r3, [pc, #68]	; (4022d8 <pvPortMalloc+0x60>)
  402294:	681b      	ldr	r3, [r3, #0]
  402296:	441c      	add	r4, r3
  402298:	42a3      	cmp	r3, r4
  40229a:	d213      	bcs.n	4022c4 <pvPortMalloc+0x4c>
  40229c:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  4022a0:	4294      	cmp	r4, r2
  4022a2:	d80f      	bhi.n	4022c4 <pvPortMalloc+0x4c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  4022a4:	4a0b      	ldr	r2, [pc, #44]	; (4022d4 <pvPortMalloc+0x5c>)
  4022a6:	6815      	ldr	r5, [r2, #0]
  4022a8:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
  4022aa:	4b0b      	ldr	r3, [pc, #44]	; (4022d8 <pvPortMalloc+0x60>)
  4022ac:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  4022ae:	4b0b      	ldr	r3, [pc, #44]	; (4022dc <pvPortMalloc+0x64>)
  4022b0:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4022b2:	b14d      	cbz	r5, 4022c8 <pvPortMalloc+0x50>
		}
	}
	#endif

	return pvReturn;
}
  4022b4:	4628      	mov	r0, r5
  4022b6:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  4022b8:	4b09      	ldr	r3, [pc, #36]	; (4022e0 <pvPortMalloc+0x68>)
  4022ba:	f023 0307 	bic.w	r3, r3, #7
  4022be:	4a05      	ldr	r2, [pc, #20]	; (4022d4 <pvPortMalloc+0x5c>)
  4022c0:	6013      	str	r3, [r2, #0]
  4022c2:	e7e6      	b.n	402292 <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
  4022c4:	4b05      	ldr	r3, [pc, #20]	; (4022dc <pvPortMalloc+0x64>)
  4022c6:	4798      	blx	r3
			vApplicationMallocFailedHook();
  4022c8:	4b06      	ldr	r3, [pc, #24]	; (4022e4 <pvPortMalloc+0x6c>)
  4022ca:	4798      	blx	r3
  4022cc:	2500      	movs	r5, #0
	return pvReturn;
  4022ce:	e7f1      	b.n	4022b4 <pvPortMalloc+0x3c>
  4022d0:	00402e75 	.word	0x00402e75
  4022d4:	20400e60 	.word	0x20400e60
  4022d8:	2040c664 	.word	0x2040c664
  4022dc:	00402fdd 	.word	0x00402fdd
  4022e0:	20400e6c 	.word	0x20400e6c
  4022e4:	00403dc3 	.word	0x00403dc3

004022e8 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
  4022e8:	b150      	cbz	r0, 402300 <vPortFree+0x18>
  4022ea:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022ee:	b672      	cpsid	i
  4022f0:	f383 8811 	msr	BASEPRI, r3
  4022f4:	f3bf 8f6f 	isb	sy
  4022f8:	f3bf 8f4f 	dsb	sy
  4022fc:	b662      	cpsie	i
  4022fe:	e7fe      	b.n	4022fe <vPortFree+0x16>
  402300:	4770      	bx	lr
	...

00402304 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  402304:	b538      	push	{r3, r4, r5, lr}
  402306:	4604      	mov	r4, r0
  402308:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  40230a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40230c:	b95a      	cbnz	r2, 402326 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40230e:	6803      	ldr	r3, [r0, #0]
  402310:	2b00      	cmp	r3, #0
  402312:	d12e      	bne.n	402372 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  402314:	6840      	ldr	r0, [r0, #4]
  402316:	4b1b      	ldr	r3, [pc, #108]	; (402384 <prvCopyDataToQueue+0x80>)
  402318:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40231a:	2300      	movs	r3, #0
  40231c:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  40231e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402320:	3301      	adds	r3, #1
  402322:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  402324:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  402326:	b96d      	cbnz	r5, 402344 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  402328:	6880      	ldr	r0, [r0, #8]
  40232a:	4b17      	ldr	r3, [pc, #92]	; (402388 <prvCopyDataToQueue+0x84>)
  40232c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40232e:	68a3      	ldr	r3, [r4, #8]
  402330:	6c22      	ldr	r2, [r4, #64]	; 0x40
  402332:	4413      	add	r3, r2
  402334:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  402336:	6862      	ldr	r2, [r4, #4]
  402338:	4293      	cmp	r3, r2
  40233a:	d31c      	bcc.n	402376 <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  40233c:	6823      	ldr	r3, [r4, #0]
  40233e:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  402340:	2000      	movs	r0, #0
  402342:	e7ec      	b.n	40231e <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402344:	68c0      	ldr	r0, [r0, #12]
  402346:	4b10      	ldr	r3, [pc, #64]	; (402388 <prvCopyDataToQueue+0x84>)
  402348:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  40234a:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40234c:	425b      	negs	r3, r3
  40234e:	68e2      	ldr	r2, [r4, #12]
  402350:	441a      	add	r2, r3
  402352:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  402354:	6821      	ldr	r1, [r4, #0]
  402356:	428a      	cmp	r2, r1
  402358:	d202      	bcs.n	402360 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  40235a:	6862      	ldr	r2, [r4, #4]
  40235c:	4413      	add	r3, r2
  40235e:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  402360:	2d02      	cmp	r5, #2
  402362:	d10a      	bne.n	40237a <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402364:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402366:	b153      	cbz	r3, 40237e <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  402368:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40236a:	3b01      	subs	r3, #1
  40236c:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  40236e:	2000      	movs	r0, #0
  402370:	e7d5      	b.n	40231e <prvCopyDataToQueue+0x1a>
  402372:	2000      	movs	r0, #0
  402374:	e7d3      	b.n	40231e <prvCopyDataToQueue+0x1a>
  402376:	2000      	movs	r0, #0
  402378:	e7d1      	b.n	40231e <prvCopyDataToQueue+0x1a>
  40237a:	2000      	movs	r0, #0
  40237c:	e7cf      	b.n	40231e <prvCopyDataToQueue+0x1a>
  40237e:	2000      	movs	r0, #0
  402380:	e7cd      	b.n	40231e <prvCopyDataToQueue+0x1a>
  402382:	bf00      	nop
  402384:	00403625 	.word	0x00403625
  402388:	00404855 	.word	0x00404855

0040238c <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  40238c:	b530      	push	{r4, r5, lr}
  40238e:	b083      	sub	sp, #12
  402390:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  402392:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  402394:	b174      	cbz	r4, 4023b4 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  402396:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402398:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40239a:	429a      	cmp	r2, r3
  40239c:	d315      	bcc.n	4023ca <prvNotifyQueueSetContainer+0x3e>
  40239e:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023a2:	b672      	cpsid	i
  4023a4:	f383 8811 	msr	BASEPRI, r3
  4023a8:	f3bf 8f6f 	isb	sy
  4023ac:	f3bf 8f4f 	dsb	sy
  4023b0:	b662      	cpsie	i
  4023b2:	e7fe      	b.n	4023b2 <prvNotifyQueueSetContainer+0x26>
  4023b4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023b8:	b672      	cpsid	i
  4023ba:	f383 8811 	msr	BASEPRI, r3
  4023be:	f3bf 8f6f 	isb	sy
  4023c2:	f3bf 8f4f 	dsb	sy
  4023c6:	b662      	cpsie	i
  4023c8:	e7fe      	b.n	4023c8 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  4023ca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4023cc:	4293      	cmp	r3, r2
  4023ce:	d803      	bhi.n	4023d8 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  4023d0:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4023d2:	4628      	mov	r0, r5
  4023d4:	b003      	add	sp, #12
  4023d6:	bd30      	pop	{r4, r5, pc}
  4023d8:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  4023da:	a901      	add	r1, sp, #4
  4023dc:	4620      	mov	r0, r4
  4023de:	4b0b      	ldr	r3, [pc, #44]	; (40240c <prvNotifyQueueSetContainer+0x80>)
  4023e0:	4798      	blx	r3
  4023e2:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  4023e4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4023e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4023ea:	d10a      	bne.n	402402 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  4023ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4023ee:	2b00      	cmp	r3, #0
  4023f0:	d0ef      	beq.n	4023d2 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  4023f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4023f6:	4b06      	ldr	r3, [pc, #24]	; (402410 <prvNotifyQueueSetContainer+0x84>)
  4023f8:	4798      	blx	r3
  4023fa:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  4023fc:	bf18      	it	ne
  4023fe:	2501      	movne	r5, #1
  402400:	e7e7      	b.n	4023d2 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  402402:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402404:	3301      	adds	r3, #1
  402406:	64a3      	str	r3, [r4, #72]	; 0x48
  402408:	e7e3      	b.n	4023d2 <prvNotifyQueueSetContainer+0x46>
  40240a:	bf00      	nop
  40240c:	00402305 	.word	0x00402305
  402410:	004033f9 	.word	0x004033f9

00402414 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  402414:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402416:	b172      	cbz	r2, 402436 <prvCopyDataFromQueue+0x22>
{
  402418:	b510      	push	{r4, lr}
  40241a:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  40241c:	68c4      	ldr	r4, [r0, #12]
  40241e:	4414      	add	r4, r2
  402420:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  402422:	6840      	ldr	r0, [r0, #4]
  402424:	4284      	cmp	r4, r0
  402426:	d301      	bcc.n	40242c <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  402428:	6818      	ldr	r0, [r3, #0]
  40242a:	60d8      	str	r0, [r3, #12]
  40242c:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  40242e:	68d9      	ldr	r1, [r3, #12]
  402430:	4b01      	ldr	r3, [pc, #4]	; (402438 <prvCopyDataFromQueue+0x24>)
  402432:	4798      	blx	r3
  402434:	bd10      	pop	{r4, pc}
  402436:	4770      	bx	lr
  402438:	00404855 	.word	0x00404855

0040243c <prvUnlockQueue>:
{
  40243c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40243e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  402440:	4b22      	ldr	r3, [pc, #136]	; (4024cc <prvUnlockQueue+0x90>)
  402442:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  402444:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402446:	2b00      	cmp	r3, #0
  402448:	dd1b      	ble.n	402482 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  40244a:	4d21      	ldr	r5, [pc, #132]	; (4024d0 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  40244c:	4f21      	ldr	r7, [pc, #132]	; (4024d4 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40244e:	4e22      	ldr	r6, [pc, #136]	; (4024d8 <prvUnlockQueue+0x9c>)
  402450:	e00b      	b.n	40246a <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402452:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402454:	b1ab      	cbz	r3, 402482 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402456:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40245a:	47b0      	blx	r6
  40245c:	b978      	cbnz	r0, 40247e <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  40245e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402460:	3b01      	subs	r3, #1
  402462:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  402464:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402466:	2b00      	cmp	r3, #0
  402468:	dd0b      	ble.n	402482 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  40246a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40246c:	2b00      	cmp	r3, #0
  40246e:	d0f0      	beq.n	402452 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  402470:	2100      	movs	r1, #0
  402472:	4620      	mov	r0, r4
  402474:	47a8      	blx	r5
  402476:	2801      	cmp	r0, #1
  402478:	d1f1      	bne.n	40245e <prvUnlockQueue+0x22>
						vTaskMissedYield();
  40247a:	47b8      	blx	r7
  40247c:	e7ef      	b.n	40245e <prvUnlockQueue+0x22>
							vTaskMissedYield();
  40247e:	47b8      	blx	r7
  402480:	e7ed      	b.n	40245e <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  402482:	f04f 33ff 	mov.w	r3, #4294967295
  402486:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  402488:	4b14      	ldr	r3, [pc, #80]	; (4024dc <prvUnlockQueue+0xa0>)
  40248a:	4798      	blx	r3
	taskENTER_CRITICAL();
  40248c:	4b0f      	ldr	r3, [pc, #60]	; (4024cc <prvUnlockQueue+0x90>)
  40248e:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  402490:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402492:	2b00      	cmp	r3, #0
  402494:	dd14      	ble.n	4024c0 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402496:	6923      	ldr	r3, [r4, #16]
  402498:	b193      	cbz	r3, 4024c0 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40249a:	f104 0610 	add.w	r6, r4, #16
  40249e:	4d0e      	ldr	r5, [pc, #56]	; (4024d8 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  4024a0:	4f0c      	ldr	r7, [pc, #48]	; (4024d4 <prvUnlockQueue+0x98>)
  4024a2:	e007      	b.n	4024b4 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  4024a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4024a6:	3b01      	subs	r3, #1
  4024a8:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4024aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4024ac:	2b00      	cmp	r3, #0
  4024ae:	dd07      	ble.n	4024c0 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4024b0:	6923      	ldr	r3, [r4, #16]
  4024b2:	b12b      	cbz	r3, 4024c0 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4024b4:	4630      	mov	r0, r6
  4024b6:	47a8      	blx	r5
  4024b8:	2800      	cmp	r0, #0
  4024ba:	d0f3      	beq.n	4024a4 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  4024bc:	47b8      	blx	r7
  4024be:	e7f1      	b.n	4024a4 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  4024c0:	f04f 33ff 	mov.w	r3, #4294967295
  4024c4:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  4024c6:	4b05      	ldr	r3, [pc, #20]	; (4024dc <prvUnlockQueue+0xa0>)
  4024c8:	4798      	blx	r3
  4024ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4024cc:	0040201d 	.word	0x0040201d
  4024d0:	0040238d 	.word	0x0040238d
  4024d4:	00403555 	.word	0x00403555
  4024d8:	004033f9 	.word	0x004033f9
  4024dc:	00402069 	.word	0x00402069

004024e0 <xQueueGenericReset>:
{
  4024e0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  4024e2:	b308      	cbz	r0, 402528 <xQueueGenericReset+0x48>
  4024e4:	4604      	mov	r4, r0
  4024e6:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4024e8:	4b1d      	ldr	r3, [pc, #116]	; (402560 <xQueueGenericReset+0x80>)
  4024ea:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  4024ec:	6822      	ldr	r2, [r4, #0]
  4024ee:	6c21      	ldr	r1, [r4, #64]	; 0x40
  4024f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4024f2:	fb03 f301 	mul.w	r3, r3, r1
  4024f6:	18d0      	adds	r0, r2, r3
  4024f8:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  4024fa:	2000      	movs	r0, #0
  4024fc:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  4024fe:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  402500:	1a5b      	subs	r3, r3, r1
  402502:	4413      	add	r3, r2
  402504:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  402506:	f04f 33ff 	mov.w	r3, #4294967295
  40250a:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  40250c:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  40250e:	b9fd      	cbnz	r5, 402550 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402510:	6923      	ldr	r3, [r4, #16]
  402512:	b12b      	cbz	r3, 402520 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402514:	f104 0010 	add.w	r0, r4, #16
  402518:	4b12      	ldr	r3, [pc, #72]	; (402564 <xQueueGenericReset+0x84>)
  40251a:	4798      	blx	r3
  40251c:	2801      	cmp	r0, #1
  40251e:	d00e      	beq.n	40253e <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  402520:	4b11      	ldr	r3, [pc, #68]	; (402568 <xQueueGenericReset+0x88>)
  402522:	4798      	blx	r3
}
  402524:	2001      	movs	r0, #1
  402526:	bd38      	pop	{r3, r4, r5, pc}
  402528:	f04f 0380 	mov.w	r3, #128	; 0x80
  40252c:	b672      	cpsid	i
  40252e:	f383 8811 	msr	BASEPRI, r3
  402532:	f3bf 8f6f 	isb	sy
  402536:	f3bf 8f4f 	dsb	sy
  40253a:	b662      	cpsie	i
  40253c:	e7fe      	b.n	40253c <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  40253e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402542:	4b0a      	ldr	r3, [pc, #40]	; (40256c <xQueueGenericReset+0x8c>)
  402544:	601a      	str	r2, [r3, #0]
  402546:	f3bf 8f4f 	dsb	sy
  40254a:	f3bf 8f6f 	isb	sy
  40254e:	e7e7      	b.n	402520 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  402550:	f104 0010 	add.w	r0, r4, #16
  402554:	4d06      	ldr	r5, [pc, #24]	; (402570 <xQueueGenericReset+0x90>)
  402556:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  402558:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40255c:	47a8      	blx	r5
  40255e:	e7df      	b.n	402520 <xQueueGenericReset+0x40>
  402560:	0040201d 	.word	0x0040201d
  402564:	004033f9 	.word	0x004033f9
  402568:	00402069 	.word	0x00402069
  40256c:	e000ed04 	.word	0xe000ed04
  402570:	00401ed1 	.word	0x00401ed1

00402574 <xQueueGenericCreate>:
{
  402574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  402576:	b950      	cbnz	r0, 40258e <xQueueGenericCreate+0x1a>
  402578:	f04f 0380 	mov.w	r3, #128	; 0x80
  40257c:	b672      	cpsid	i
  40257e:	f383 8811 	msr	BASEPRI, r3
  402582:	f3bf 8f6f 	isb	sy
  402586:	f3bf 8f4f 	dsb	sy
  40258a:	b662      	cpsie	i
  40258c:	e7fe      	b.n	40258c <xQueueGenericCreate+0x18>
  40258e:	4606      	mov	r6, r0
  402590:	4617      	mov	r7, r2
  402592:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  402594:	b189      	cbz	r1, 4025ba <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402596:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40259a:	3059      	adds	r0, #89	; 0x59
  40259c:	4b12      	ldr	r3, [pc, #72]	; (4025e8 <xQueueGenericCreate+0x74>)
  40259e:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4025a0:	4604      	mov	r4, r0
  4025a2:	b9e8      	cbnz	r0, 4025e0 <xQueueGenericCreate+0x6c>
  4025a4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025a8:	b672      	cpsid	i
  4025aa:	f383 8811 	msr	BASEPRI, r3
  4025ae:	f3bf 8f6f 	isb	sy
  4025b2:	f3bf 8f4f 	dsb	sy
  4025b6:	b662      	cpsie	i
  4025b8:	e7fe      	b.n	4025b8 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4025ba:	2058      	movs	r0, #88	; 0x58
  4025bc:	4b0a      	ldr	r3, [pc, #40]	; (4025e8 <xQueueGenericCreate+0x74>)
  4025be:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4025c0:	4604      	mov	r4, r0
  4025c2:	2800      	cmp	r0, #0
  4025c4:	d0ee      	beq.n	4025a4 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  4025c6:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  4025c8:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  4025ca:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  4025cc:	2101      	movs	r1, #1
  4025ce:	4620      	mov	r0, r4
  4025d0:	4b06      	ldr	r3, [pc, #24]	; (4025ec <xQueueGenericCreate+0x78>)
  4025d2:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  4025d4:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  4025d8:	2300      	movs	r3, #0
  4025da:	6563      	str	r3, [r4, #84]	; 0x54
}
  4025dc:	4620      	mov	r0, r4
  4025de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  4025e0:	f100 0358 	add.w	r3, r0, #88	; 0x58
  4025e4:	6003      	str	r3, [r0, #0]
  4025e6:	e7ef      	b.n	4025c8 <xQueueGenericCreate+0x54>
  4025e8:	00402279 	.word	0x00402279
  4025ec:	004024e1 	.word	0x004024e1

004025f0 <xQueueGenericSend>:
{
  4025f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4025f4:	b085      	sub	sp, #20
  4025f6:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  4025f8:	b1b8      	cbz	r0, 40262a <xQueueGenericSend+0x3a>
  4025fa:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4025fc:	b301      	cbz	r1, 402640 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4025fe:	2b02      	cmp	r3, #2
  402600:	d02c      	beq.n	40265c <xQueueGenericSend+0x6c>
  402602:	461d      	mov	r5, r3
  402604:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  402606:	4b66      	ldr	r3, [pc, #408]	; (4027a0 <xQueueGenericSend+0x1b0>)
  402608:	4798      	blx	r3
  40260a:	2800      	cmp	r0, #0
  40260c:	d134      	bne.n	402678 <xQueueGenericSend+0x88>
  40260e:	9b01      	ldr	r3, [sp, #4]
  402610:	2b00      	cmp	r3, #0
  402612:	d038      	beq.n	402686 <xQueueGenericSend+0x96>
  402614:	f04f 0380 	mov.w	r3, #128	; 0x80
  402618:	b672      	cpsid	i
  40261a:	f383 8811 	msr	BASEPRI, r3
  40261e:	f3bf 8f6f 	isb	sy
  402622:	f3bf 8f4f 	dsb	sy
  402626:	b662      	cpsie	i
  402628:	e7fe      	b.n	402628 <xQueueGenericSend+0x38>
  40262a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40262e:	b672      	cpsid	i
  402630:	f383 8811 	msr	BASEPRI, r3
  402634:	f3bf 8f6f 	isb	sy
  402638:	f3bf 8f4f 	dsb	sy
  40263c:	b662      	cpsie	i
  40263e:	e7fe      	b.n	40263e <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402640:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402642:	2a00      	cmp	r2, #0
  402644:	d0db      	beq.n	4025fe <xQueueGenericSend+0xe>
  402646:	f04f 0380 	mov.w	r3, #128	; 0x80
  40264a:	b672      	cpsid	i
  40264c:	f383 8811 	msr	BASEPRI, r3
  402650:	f3bf 8f6f 	isb	sy
  402654:	f3bf 8f4f 	dsb	sy
  402658:	b662      	cpsie	i
  40265a:	e7fe      	b.n	40265a <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40265c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  40265e:	2a01      	cmp	r2, #1
  402660:	d0cf      	beq.n	402602 <xQueueGenericSend+0x12>
  402662:	f04f 0380 	mov.w	r3, #128	; 0x80
  402666:	b672      	cpsid	i
  402668:	f383 8811 	msr	BASEPRI, r3
  40266c:	f3bf 8f6f 	isb	sy
  402670:	f3bf 8f4f 	dsb	sy
  402674:	b662      	cpsie	i
  402676:	e7fe      	b.n	402676 <xQueueGenericSend+0x86>
  402678:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  40267a:	4e4a      	ldr	r6, [pc, #296]	; (4027a4 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  40267c:	f8df a150 	ldr.w	sl, [pc, #336]	; 4027d0 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  402680:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4027b0 <xQueueGenericSend+0x1c0>
  402684:	e042      	b.n	40270c <xQueueGenericSend+0x11c>
  402686:	2700      	movs	r7, #0
  402688:	e7f7      	b.n	40267a <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40268a:	462a      	mov	r2, r5
  40268c:	4641      	mov	r1, r8
  40268e:	4620      	mov	r0, r4
  402690:	4b45      	ldr	r3, [pc, #276]	; (4027a8 <xQueueGenericSend+0x1b8>)
  402692:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  402694:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402696:	b19b      	cbz	r3, 4026c0 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402698:	4629      	mov	r1, r5
  40269a:	4620      	mov	r0, r4
  40269c:	4b43      	ldr	r3, [pc, #268]	; (4027ac <xQueueGenericSend+0x1bc>)
  40269e:	4798      	blx	r3
  4026a0:	2801      	cmp	r0, #1
  4026a2:	d107      	bne.n	4026b4 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  4026a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4026a8:	4b41      	ldr	r3, [pc, #260]	; (4027b0 <xQueueGenericSend+0x1c0>)
  4026aa:	601a      	str	r2, [r3, #0]
  4026ac:	f3bf 8f4f 	dsb	sy
  4026b0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4026b4:	4b3f      	ldr	r3, [pc, #252]	; (4027b4 <xQueueGenericSend+0x1c4>)
  4026b6:	4798      	blx	r3
				return pdPASS;
  4026b8:	2001      	movs	r0, #1
}
  4026ba:	b005      	add	sp, #20
  4026bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4026c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4026c2:	b173      	cbz	r3, 4026e2 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4026c4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4026c8:	4b3b      	ldr	r3, [pc, #236]	; (4027b8 <xQueueGenericSend+0x1c8>)
  4026ca:	4798      	blx	r3
  4026cc:	2801      	cmp	r0, #1
  4026ce:	d1f1      	bne.n	4026b4 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  4026d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4026d4:	4b36      	ldr	r3, [pc, #216]	; (4027b0 <xQueueGenericSend+0x1c0>)
  4026d6:	601a      	str	r2, [r3, #0]
  4026d8:	f3bf 8f4f 	dsb	sy
  4026dc:	f3bf 8f6f 	isb	sy
  4026e0:	e7e8      	b.n	4026b4 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  4026e2:	2800      	cmp	r0, #0
  4026e4:	d0e6      	beq.n	4026b4 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  4026e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4026ea:	4b31      	ldr	r3, [pc, #196]	; (4027b0 <xQueueGenericSend+0x1c0>)
  4026ec:	601a      	str	r2, [r3, #0]
  4026ee:	f3bf 8f4f 	dsb	sy
  4026f2:	f3bf 8f6f 	isb	sy
  4026f6:	e7dd      	b.n	4026b4 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  4026f8:	4b2e      	ldr	r3, [pc, #184]	; (4027b4 <xQueueGenericSend+0x1c4>)
  4026fa:	4798      	blx	r3
					return errQUEUE_FULL;
  4026fc:	2000      	movs	r0, #0
  4026fe:	e7dc      	b.n	4026ba <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  402700:	4620      	mov	r0, r4
  402702:	4b2e      	ldr	r3, [pc, #184]	; (4027bc <xQueueGenericSend+0x1cc>)
  402704:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402706:	4b2e      	ldr	r3, [pc, #184]	; (4027c0 <xQueueGenericSend+0x1d0>)
  402708:	4798      	blx	r3
  40270a:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  40270c:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  40270e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402710:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402712:	429a      	cmp	r2, r3
  402714:	d3b9      	bcc.n	40268a <xQueueGenericSend+0x9a>
  402716:	2d02      	cmp	r5, #2
  402718:	d0b7      	beq.n	40268a <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  40271a:	9b01      	ldr	r3, [sp, #4]
  40271c:	2b00      	cmp	r3, #0
  40271e:	d0eb      	beq.n	4026f8 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  402720:	b90f      	cbnz	r7, 402726 <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  402722:	a802      	add	r0, sp, #8
  402724:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402726:	4b23      	ldr	r3, [pc, #140]	; (4027b4 <xQueueGenericSend+0x1c4>)
  402728:	4798      	blx	r3
		vTaskSuspendAll();
  40272a:	4b26      	ldr	r3, [pc, #152]	; (4027c4 <xQueueGenericSend+0x1d4>)
  40272c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40272e:	47b0      	blx	r6
  402730:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402732:	f1b3 3fff 	cmp.w	r3, #4294967295
  402736:	d101      	bne.n	40273c <xQueueGenericSend+0x14c>
  402738:	2300      	movs	r3, #0
  40273a:	6463      	str	r3, [r4, #68]	; 0x44
  40273c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40273e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402742:	d101      	bne.n	402748 <xQueueGenericSend+0x158>
  402744:	2300      	movs	r3, #0
  402746:	64a3      	str	r3, [r4, #72]	; 0x48
  402748:	4b1a      	ldr	r3, [pc, #104]	; (4027b4 <xQueueGenericSend+0x1c4>)
  40274a:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40274c:	a901      	add	r1, sp, #4
  40274e:	a802      	add	r0, sp, #8
  402750:	4b1d      	ldr	r3, [pc, #116]	; (4027c8 <xQueueGenericSend+0x1d8>)
  402752:	4798      	blx	r3
  402754:	b9e0      	cbnz	r0, 402790 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  402756:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  402758:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  40275c:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  40275e:	4b15      	ldr	r3, [pc, #84]	; (4027b4 <xQueueGenericSend+0x1c4>)
  402760:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  402762:	45bb      	cmp	fp, r7
  402764:	d1cc      	bne.n	402700 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  402766:	9901      	ldr	r1, [sp, #4]
  402768:	f104 0010 	add.w	r0, r4, #16
  40276c:	4b17      	ldr	r3, [pc, #92]	; (4027cc <xQueueGenericSend+0x1dc>)
  40276e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402770:	4620      	mov	r0, r4
  402772:	4b12      	ldr	r3, [pc, #72]	; (4027bc <xQueueGenericSend+0x1cc>)
  402774:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402776:	4b12      	ldr	r3, [pc, #72]	; (4027c0 <xQueueGenericSend+0x1d0>)
  402778:	4798      	blx	r3
  40277a:	2800      	cmp	r0, #0
  40277c:	d1c5      	bne.n	40270a <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  40277e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402782:	f8c9 3000 	str.w	r3, [r9]
  402786:	f3bf 8f4f 	dsb	sy
  40278a:	f3bf 8f6f 	isb	sy
  40278e:	e7bc      	b.n	40270a <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  402790:	4620      	mov	r0, r4
  402792:	4b0a      	ldr	r3, [pc, #40]	; (4027bc <xQueueGenericSend+0x1cc>)
  402794:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402796:	4b0a      	ldr	r3, [pc, #40]	; (4027c0 <xQueueGenericSend+0x1d0>)
  402798:	4798      	blx	r3
			return errQUEUE_FULL;
  40279a:	2000      	movs	r0, #0
  40279c:	e78d      	b.n	4026ba <xQueueGenericSend+0xca>
  40279e:	bf00      	nop
  4027a0:	00403561 	.word	0x00403561
  4027a4:	0040201d 	.word	0x0040201d
  4027a8:	00402305 	.word	0x00402305
  4027ac:	0040238d 	.word	0x0040238d
  4027b0:	e000ed04 	.word	0xe000ed04
  4027b4:	00402069 	.word	0x00402069
  4027b8:	004033f9 	.word	0x004033f9
  4027bc:	0040243d 	.word	0x0040243d
  4027c0:	00402fdd 	.word	0x00402fdd
  4027c4:	00402e75 	.word	0x00402e75
  4027c8:	004034c1 	.word	0x004034c1
  4027cc:	004032f5 	.word	0x004032f5
  4027d0:	00403491 	.word	0x00403491

004027d4 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  4027d4:	2800      	cmp	r0, #0
  4027d6:	d036      	beq.n	402846 <xQueueGenericSendFromISR+0x72>
{
  4027d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4027dc:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4027de:	2900      	cmp	r1, #0
  4027e0:	d03c      	beq.n	40285c <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4027e2:	2b02      	cmp	r3, #2
  4027e4:	d048      	beq.n	402878 <xQueueGenericSendFromISR+0xa4>
  4027e6:	461e      	mov	r6, r3
  4027e8:	4615      	mov	r5, r2
  4027ea:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4027ec:	4b35      	ldr	r3, [pc, #212]	; (4028c4 <xQueueGenericSendFromISR+0xf0>)
  4027ee:	4798      	blx	r3
	__asm volatile
  4027f0:	f3ef 8711 	mrs	r7, BASEPRI
  4027f4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4027f8:	b672      	cpsid	i
  4027fa:	f383 8811 	msr	BASEPRI, r3
  4027fe:	f3bf 8f6f 	isb	sy
  402802:	f3bf 8f4f 	dsb	sy
  402806:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402808:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40280a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40280c:	429a      	cmp	r2, r3
  40280e:	d301      	bcc.n	402814 <xQueueGenericSendFromISR+0x40>
  402810:	2e02      	cmp	r6, #2
  402812:	d14f      	bne.n	4028b4 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402814:	4632      	mov	r2, r6
  402816:	4641      	mov	r1, r8
  402818:	4620      	mov	r0, r4
  40281a:	4b2b      	ldr	r3, [pc, #172]	; (4028c8 <xQueueGenericSendFromISR+0xf4>)
  40281c:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  40281e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402820:	f1b3 3fff 	cmp.w	r3, #4294967295
  402824:	d141      	bne.n	4028aa <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  402826:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402828:	2b00      	cmp	r3, #0
  40282a:	d033      	beq.n	402894 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  40282c:	4631      	mov	r1, r6
  40282e:	4620      	mov	r0, r4
  402830:	4b26      	ldr	r3, [pc, #152]	; (4028cc <xQueueGenericSendFromISR+0xf8>)
  402832:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402834:	2d00      	cmp	r5, #0
  402836:	d03f      	beq.n	4028b8 <xQueueGenericSendFromISR+0xe4>
  402838:	2801      	cmp	r0, #1
  40283a:	d13d      	bne.n	4028b8 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  40283c:	6028      	str	r0, [r5, #0]
	__asm volatile
  40283e:	f387 8811 	msr	BASEPRI, r7
}
  402842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  402846:	f04f 0380 	mov.w	r3, #128	; 0x80
  40284a:	b672      	cpsid	i
  40284c:	f383 8811 	msr	BASEPRI, r3
  402850:	f3bf 8f6f 	isb	sy
  402854:	f3bf 8f4f 	dsb	sy
  402858:	b662      	cpsie	i
  40285a:	e7fe      	b.n	40285a <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40285c:	6c00      	ldr	r0, [r0, #64]	; 0x40
  40285e:	2800      	cmp	r0, #0
  402860:	d0bf      	beq.n	4027e2 <xQueueGenericSendFromISR+0xe>
  402862:	f04f 0380 	mov.w	r3, #128	; 0x80
  402866:	b672      	cpsid	i
  402868:	f383 8811 	msr	BASEPRI, r3
  40286c:	f3bf 8f6f 	isb	sy
  402870:	f3bf 8f4f 	dsb	sy
  402874:	b662      	cpsie	i
  402876:	e7fe      	b.n	402876 <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402878:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  40287a:	2801      	cmp	r0, #1
  40287c:	d0b3      	beq.n	4027e6 <xQueueGenericSendFromISR+0x12>
  40287e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402882:	b672      	cpsid	i
  402884:	f383 8811 	msr	BASEPRI, r3
  402888:	f3bf 8f6f 	isb	sy
  40288c:	f3bf 8f4f 	dsb	sy
  402890:	b662      	cpsie	i
  402892:	e7fe      	b.n	402892 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402894:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402896:	b18b      	cbz	r3, 4028bc <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402898:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40289c:	4b0c      	ldr	r3, [pc, #48]	; (4028d0 <xQueueGenericSendFromISR+0xfc>)
  40289e:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  4028a0:	b175      	cbz	r5, 4028c0 <xQueueGenericSendFromISR+0xec>
  4028a2:	b168      	cbz	r0, 4028c0 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  4028a4:	2001      	movs	r0, #1
  4028a6:	6028      	str	r0, [r5, #0]
  4028a8:	e7c9      	b.n	40283e <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  4028aa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4028ac:	3301      	adds	r3, #1
  4028ae:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  4028b0:	2001      	movs	r0, #1
  4028b2:	e7c4      	b.n	40283e <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  4028b4:	2000      	movs	r0, #0
  4028b6:	e7c2      	b.n	40283e <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  4028b8:	2001      	movs	r0, #1
  4028ba:	e7c0      	b.n	40283e <xQueueGenericSendFromISR+0x6a>
  4028bc:	2001      	movs	r0, #1
  4028be:	e7be      	b.n	40283e <xQueueGenericSendFromISR+0x6a>
  4028c0:	2001      	movs	r0, #1
  4028c2:	e7bc      	b.n	40283e <xQueueGenericSendFromISR+0x6a>
  4028c4:	00402215 	.word	0x00402215
  4028c8:	00402305 	.word	0x00402305
  4028cc:	0040238d 	.word	0x0040238d
  4028d0:	004033f9 	.word	0x004033f9

004028d4 <xQueueGenericReceive>:
{
  4028d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4028d8:	b084      	sub	sp, #16
  4028da:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  4028dc:	b198      	cbz	r0, 402906 <xQueueGenericReceive+0x32>
  4028de:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4028e0:	b1e1      	cbz	r1, 40291c <xQueueGenericReceive+0x48>
  4028e2:	4698      	mov	r8, r3
  4028e4:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4028e6:	4b61      	ldr	r3, [pc, #388]	; (402a6c <xQueueGenericReceive+0x198>)
  4028e8:	4798      	blx	r3
  4028ea:	bb28      	cbnz	r0, 402938 <xQueueGenericReceive+0x64>
  4028ec:	9b01      	ldr	r3, [sp, #4]
  4028ee:	b353      	cbz	r3, 402946 <xQueueGenericReceive+0x72>
  4028f0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028f4:	b672      	cpsid	i
  4028f6:	f383 8811 	msr	BASEPRI, r3
  4028fa:	f3bf 8f6f 	isb	sy
  4028fe:	f3bf 8f4f 	dsb	sy
  402902:	b662      	cpsie	i
  402904:	e7fe      	b.n	402904 <xQueueGenericReceive+0x30>
  402906:	f04f 0380 	mov.w	r3, #128	; 0x80
  40290a:	b672      	cpsid	i
  40290c:	f383 8811 	msr	BASEPRI, r3
  402910:	f3bf 8f6f 	isb	sy
  402914:	f3bf 8f4f 	dsb	sy
  402918:	b662      	cpsie	i
  40291a:	e7fe      	b.n	40291a <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40291c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40291e:	2a00      	cmp	r2, #0
  402920:	d0df      	beq.n	4028e2 <xQueueGenericReceive+0xe>
  402922:	f04f 0380 	mov.w	r3, #128	; 0x80
  402926:	b672      	cpsid	i
  402928:	f383 8811 	msr	BASEPRI, r3
  40292c:	f3bf 8f6f 	isb	sy
  402930:	f3bf 8f4f 	dsb	sy
  402934:	b662      	cpsie	i
  402936:	e7fe      	b.n	402936 <xQueueGenericReceive+0x62>
  402938:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  40293a:	4d4d      	ldr	r5, [pc, #308]	; (402a70 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  40293c:	f8df a160 	ldr.w	sl, [pc, #352]	; 402aa0 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  402940:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402a80 <xQueueGenericReceive+0x1ac>
  402944:	e04b      	b.n	4029de <xQueueGenericReceive+0x10a>
  402946:	2600      	movs	r6, #0
  402948:	e7f7      	b.n	40293a <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  40294a:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  40294c:	4639      	mov	r1, r7
  40294e:	4620      	mov	r0, r4
  402950:	4b48      	ldr	r3, [pc, #288]	; (402a74 <xQueueGenericReceive+0x1a0>)
  402952:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  402954:	f1b8 0f00 	cmp.w	r8, #0
  402958:	d11d      	bne.n	402996 <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  40295a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40295c:	3b01      	subs	r3, #1
  40295e:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402960:	6823      	ldr	r3, [r4, #0]
  402962:	b913      	cbnz	r3, 40296a <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  402964:	4b44      	ldr	r3, [pc, #272]	; (402a78 <xQueueGenericReceive+0x1a4>)
  402966:	4798      	blx	r3
  402968:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40296a:	6923      	ldr	r3, [r4, #16]
  40296c:	b16b      	cbz	r3, 40298a <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40296e:	f104 0010 	add.w	r0, r4, #16
  402972:	4b42      	ldr	r3, [pc, #264]	; (402a7c <xQueueGenericReceive+0x1a8>)
  402974:	4798      	blx	r3
  402976:	2801      	cmp	r0, #1
  402978:	d107      	bne.n	40298a <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  40297a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40297e:	4b40      	ldr	r3, [pc, #256]	; (402a80 <xQueueGenericReceive+0x1ac>)
  402980:	601a      	str	r2, [r3, #0]
  402982:	f3bf 8f4f 	dsb	sy
  402986:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  40298a:	4b3e      	ldr	r3, [pc, #248]	; (402a84 <xQueueGenericReceive+0x1b0>)
  40298c:	4798      	blx	r3
				return pdPASS;
  40298e:	2001      	movs	r0, #1
}
  402990:	b004      	add	sp, #16
  402992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  402996:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402998:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40299a:	2b00      	cmp	r3, #0
  40299c:	d0f5      	beq.n	40298a <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40299e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4029a2:	4b36      	ldr	r3, [pc, #216]	; (402a7c <xQueueGenericReceive+0x1a8>)
  4029a4:	4798      	blx	r3
  4029a6:	2800      	cmp	r0, #0
  4029a8:	d0ef      	beq.n	40298a <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  4029aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4029ae:	4b34      	ldr	r3, [pc, #208]	; (402a80 <xQueueGenericReceive+0x1ac>)
  4029b0:	601a      	str	r2, [r3, #0]
  4029b2:	f3bf 8f4f 	dsb	sy
  4029b6:	f3bf 8f6f 	isb	sy
  4029ba:	e7e6      	b.n	40298a <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  4029bc:	4b31      	ldr	r3, [pc, #196]	; (402a84 <xQueueGenericReceive+0x1b0>)
  4029be:	4798      	blx	r3
					return errQUEUE_EMPTY;
  4029c0:	2000      	movs	r0, #0
  4029c2:	e7e5      	b.n	402990 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  4029c4:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4029c6:	6860      	ldr	r0, [r4, #4]
  4029c8:	4b2f      	ldr	r3, [pc, #188]	; (402a88 <xQueueGenericReceive+0x1b4>)
  4029ca:	4798      	blx	r3
						taskEXIT_CRITICAL();
  4029cc:	4b2d      	ldr	r3, [pc, #180]	; (402a84 <xQueueGenericReceive+0x1b0>)
  4029ce:	4798      	blx	r3
  4029d0:	e030      	b.n	402a34 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  4029d2:	4620      	mov	r0, r4
  4029d4:	4b2d      	ldr	r3, [pc, #180]	; (402a8c <xQueueGenericReceive+0x1b8>)
  4029d6:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4029d8:	4b2d      	ldr	r3, [pc, #180]	; (402a90 <xQueueGenericReceive+0x1bc>)
  4029da:	4798      	blx	r3
  4029dc:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  4029de:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4029e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4029e2:	2b00      	cmp	r3, #0
  4029e4:	d1b1      	bne.n	40294a <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  4029e6:	9b01      	ldr	r3, [sp, #4]
  4029e8:	2b00      	cmp	r3, #0
  4029ea:	d0e7      	beq.n	4029bc <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  4029ec:	b90e      	cbnz	r6, 4029f2 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  4029ee:	a802      	add	r0, sp, #8
  4029f0:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  4029f2:	4b24      	ldr	r3, [pc, #144]	; (402a84 <xQueueGenericReceive+0x1b0>)
  4029f4:	4798      	blx	r3
		vTaskSuspendAll();
  4029f6:	4b27      	ldr	r3, [pc, #156]	; (402a94 <xQueueGenericReceive+0x1c0>)
  4029f8:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4029fa:	47a8      	blx	r5
  4029fc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4029fe:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a02:	d101      	bne.n	402a08 <xQueueGenericReceive+0x134>
  402a04:	2300      	movs	r3, #0
  402a06:	6463      	str	r3, [r4, #68]	; 0x44
  402a08:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a0e:	d101      	bne.n	402a14 <xQueueGenericReceive+0x140>
  402a10:	2300      	movs	r3, #0
  402a12:	64a3      	str	r3, [r4, #72]	; 0x48
  402a14:	4b1b      	ldr	r3, [pc, #108]	; (402a84 <xQueueGenericReceive+0x1b0>)
  402a16:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402a18:	a901      	add	r1, sp, #4
  402a1a:	a802      	add	r0, sp, #8
  402a1c:	4b1e      	ldr	r3, [pc, #120]	; (402a98 <xQueueGenericReceive+0x1c4>)
  402a1e:	4798      	blx	r3
  402a20:	b9e8      	cbnz	r0, 402a5e <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  402a22:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  402a24:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402a26:	4b17      	ldr	r3, [pc, #92]	; (402a84 <xQueueGenericReceive+0x1b0>)
  402a28:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402a2a:	2e00      	cmp	r6, #0
  402a2c:	d1d1      	bne.n	4029d2 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402a2e:	6823      	ldr	r3, [r4, #0]
  402a30:	2b00      	cmp	r3, #0
  402a32:	d0c7      	beq.n	4029c4 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402a34:	9901      	ldr	r1, [sp, #4]
  402a36:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402a3a:	4b18      	ldr	r3, [pc, #96]	; (402a9c <xQueueGenericReceive+0x1c8>)
  402a3c:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402a3e:	4620      	mov	r0, r4
  402a40:	4b12      	ldr	r3, [pc, #72]	; (402a8c <xQueueGenericReceive+0x1b8>)
  402a42:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402a44:	4b12      	ldr	r3, [pc, #72]	; (402a90 <xQueueGenericReceive+0x1bc>)
  402a46:	4798      	blx	r3
  402a48:	2800      	cmp	r0, #0
  402a4a:	d1c7      	bne.n	4029dc <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  402a4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402a50:	f8c9 3000 	str.w	r3, [r9]
  402a54:	f3bf 8f4f 	dsb	sy
  402a58:	f3bf 8f6f 	isb	sy
  402a5c:	e7be      	b.n	4029dc <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  402a5e:	4620      	mov	r0, r4
  402a60:	4b0a      	ldr	r3, [pc, #40]	; (402a8c <xQueueGenericReceive+0x1b8>)
  402a62:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402a64:	4b0a      	ldr	r3, [pc, #40]	; (402a90 <xQueueGenericReceive+0x1bc>)
  402a66:	4798      	blx	r3
			return errQUEUE_EMPTY;
  402a68:	2000      	movs	r0, #0
  402a6a:	e791      	b.n	402990 <xQueueGenericReceive+0xbc>
  402a6c:	00403561 	.word	0x00403561
  402a70:	0040201d 	.word	0x0040201d
  402a74:	00402415 	.word	0x00402415
  402a78:	004036e1 	.word	0x004036e1
  402a7c:	004033f9 	.word	0x004033f9
  402a80:	e000ed04 	.word	0xe000ed04
  402a84:	00402069 	.word	0x00402069
  402a88:	00403581 	.word	0x00403581
  402a8c:	0040243d 	.word	0x0040243d
  402a90:	00402fdd 	.word	0x00402fdd
  402a94:	00402e75 	.word	0x00402e75
  402a98:	004034c1 	.word	0x004034c1
  402a9c:	004032f5 	.word	0x004032f5
  402aa0:	00403491 	.word	0x00403491

00402aa4 <vQueueAddToRegistry>:
	{
  402aa4:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  402aa6:	4b0b      	ldr	r3, [pc, #44]	; (402ad4 <vQueueAddToRegistry+0x30>)
  402aa8:	681b      	ldr	r3, [r3, #0]
  402aaa:	b153      	cbz	r3, 402ac2 <vQueueAddToRegistry+0x1e>
  402aac:	2301      	movs	r3, #1
  402aae:	4c09      	ldr	r4, [pc, #36]	; (402ad4 <vQueueAddToRegistry+0x30>)
  402ab0:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  402ab4:	b132      	cbz	r2, 402ac4 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402ab6:	3301      	adds	r3, #1
  402ab8:	2b08      	cmp	r3, #8
  402aba:	d1f9      	bne.n	402ab0 <vQueueAddToRegistry+0xc>
	}
  402abc:	f85d 4b04 	ldr.w	r4, [sp], #4
  402ac0:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402ac2:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  402ac4:	4a03      	ldr	r2, [pc, #12]	; (402ad4 <vQueueAddToRegistry+0x30>)
  402ac6:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  402aca:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  402ace:	6058      	str	r0, [r3, #4]
				break;
  402ad0:	e7f4      	b.n	402abc <vQueueAddToRegistry+0x18>
  402ad2:	bf00      	nop
  402ad4:	2040c860 	.word	0x2040c860

00402ad8 <vQueueWaitForMessageRestricted>:
	{
  402ad8:	b570      	push	{r4, r5, r6, lr}
  402ada:	4604      	mov	r4, r0
  402adc:	460d      	mov	r5, r1
  402ade:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  402ae0:	4b0f      	ldr	r3, [pc, #60]	; (402b20 <vQueueWaitForMessageRestricted+0x48>)
  402ae2:	4798      	blx	r3
  402ae4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
  402aea:	d00b      	beq.n	402b04 <vQueueWaitForMessageRestricted+0x2c>
  402aec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402aee:	f1b3 3fff 	cmp.w	r3, #4294967295
  402af2:	d00a      	beq.n	402b0a <vQueueWaitForMessageRestricted+0x32>
  402af4:	4b0b      	ldr	r3, [pc, #44]	; (402b24 <vQueueWaitForMessageRestricted+0x4c>)
  402af6:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  402af8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402afa:	b14b      	cbz	r3, 402b10 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  402afc:	4620      	mov	r0, r4
  402afe:	4b0a      	ldr	r3, [pc, #40]	; (402b28 <vQueueWaitForMessageRestricted+0x50>)
  402b00:	4798      	blx	r3
  402b02:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  402b04:	2300      	movs	r3, #0
  402b06:	6463      	str	r3, [r4, #68]	; 0x44
  402b08:	e7f0      	b.n	402aec <vQueueWaitForMessageRestricted+0x14>
  402b0a:	2300      	movs	r3, #0
  402b0c:	64a3      	str	r3, [r4, #72]	; 0x48
  402b0e:	e7f1      	b.n	402af4 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402b10:	4632      	mov	r2, r6
  402b12:	4629      	mov	r1, r5
  402b14:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402b18:	4b04      	ldr	r3, [pc, #16]	; (402b2c <vQueueWaitForMessageRestricted+0x54>)
  402b1a:	4798      	blx	r3
  402b1c:	e7ee      	b.n	402afc <vQueueWaitForMessageRestricted+0x24>
  402b1e:	bf00      	nop
  402b20:	0040201d 	.word	0x0040201d
  402b24:	00402069 	.word	0x00402069
  402b28:	0040243d 	.word	0x0040243d
  402b2c:	00403379 	.word	0x00403379

00402b30 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402b30:	4b08      	ldr	r3, [pc, #32]	; (402b54 <prvResetNextTaskUnblockTime+0x24>)
  402b32:	681b      	ldr	r3, [r3, #0]
  402b34:	681b      	ldr	r3, [r3, #0]
  402b36:	b13b      	cbz	r3, 402b48 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402b38:	4b06      	ldr	r3, [pc, #24]	; (402b54 <prvResetNextTaskUnblockTime+0x24>)
  402b3a:	681b      	ldr	r3, [r3, #0]
  402b3c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  402b3e:	68db      	ldr	r3, [r3, #12]
  402b40:	685a      	ldr	r2, [r3, #4]
  402b42:	4b05      	ldr	r3, [pc, #20]	; (402b58 <prvResetNextTaskUnblockTime+0x28>)
  402b44:	601a      	str	r2, [r3, #0]
  402b46:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  402b48:	f04f 32ff 	mov.w	r2, #4294967295
  402b4c:	4b02      	ldr	r3, [pc, #8]	; (402b58 <prvResetNextTaskUnblockTime+0x28>)
  402b4e:	601a      	str	r2, [r3, #0]
  402b50:	4770      	bx	lr
  402b52:	bf00      	nop
  402b54:	2040c66c 	.word	0x2040c66c
  402b58:	2040c718 	.word	0x2040c718

00402b5c <prvAddCurrentTaskToDelayedList>:
{
  402b5c:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402b5e:	4b0f      	ldr	r3, [pc, #60]	; (402b9c <prvAddCurrentTaskToDelayedList+0x40>)
  402b60:	681b      	ldr	r3, [r3, #0]
  402b62:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  402b64:	4b0e      	ldr	r3, [pc, #56]	; (402ba0 <prvAddCurrentTaskToDelayedList+0x44>)
  402b66:	681b      	ldr	r3, [r3, #0]
  402b68:	4298      	cmp	r0, r3
  402b6a:	d30e      	bcc.n	402b8a <prvAddCurrentTaskToDelayedList+0x2e>
  402b6c:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402b6e:	4b0d      	ldr	r3, [pc, #52]	; (402ba4 <prvAddCurrentTaskToDelayedList+0x48>)
  402b70:	6818      	ldr	r0, [r3, #0]
  402b72:	4b0a      	ldr	r3, [pc, #40]	; (402b9c <prvAddCurrentTaskToDelayedList+0x40>)
  402b74:	6819      	ldr	r1, [r3, #0]
  402b76:	3104      	adds	r1, #4
  402b78:	4b0b      	ldr	r3, [pc, #44]	; (402ba8 <prvAddCurrentTaskToDelayedList+0x4c>)
  402b7a:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  402b7c:	4b0b      	ldr	r3, [pc, #44]	; (402bac <prvAddCurrentTaskToDelayedList+0x50>)
  402b7e:	681b      	ldr	r3, [r3, #0]
  402b80:	429c      	cmp	r4, r3
  402b82:	d201      	bcs.n	402b88 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  402b84:	4b09      	ldr	r3, [pc, #36]	; (402bac <prvAddCurrentTaskToDelayedList+0x50>)
  402b86:	601c      	str	r4, [r3, #0]
  402b88:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402b8a:	4b09      	ldr	r3, [pc, #36]	; (402bb0 <prvAddCurrentTaskToDelayedList+0x54>)
  402b8c:	6818      	ldr	r0, [r3, #0]
  402b8e:	4b03      	ldr	r3, [pc, #12]	; (402b9c <prvAddCurrentTaskToDelayedList+0x40>)
  402b90:	6819      	ldr	r1, [r3, #0]
  402b92:	3104      	adds	r1, #4
  402b94:	4b04      	ldr	r3, [pc, #16]	; (402ba8 <prvAddCurrentTaskToDelayedList+0x4c>)
  402b96:	4798      	blx	r3
  402b98:	bd10      	pop	{r4, pc}
  402b9a:	bf00      	nop
  402b9c:	2040c668 	.word	0x2040c668
  402ba0:	2040c760 	.word	0x2040c760
  402ba4:	2040c66c 	.word	0x2040c66c
  402ba8:	00401f05 	.word	0x00401f05
  402bac:	2040c718 	.word	0x2040c718
  402bb0:	2040c670 	.word	0x2040c670

00402bb4 <xTaskGenericCreate>:
{
  402bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402bb8:	b083      	sub	sp, #12
  402bba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  402bbc:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  402bc0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  402bc2:	b160      	cbz	r0, 402bde <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  402bc4:	2d04      	cmp	r5, #4
  402bc6:	d915      	bls.n	402bf4 <xTaskGenericCreate+0x40>
  402bc8:	f04f 0380 	mov.w	r3, #128	; 0x80
  402bcc:	b672      	cpsid	i
  402bce:	f383 8811 	msr	BASEPRI, r3
  402bd2:	f3bf 8f6f 	isb	sy
  402bd6:	f3bf 8f4f 	dsb	sy
  402bda:	b662      	cpsie	i
  402bdc:	e7fe      	b.n	402bdc <xTaskGenericCreate+0x28>
  402bde:	f04f 0380 	mov.w	r3, #128	; 0x80
  402be2:	b672      	cpsid	i
  402be4:	f383 8811 	msr	BASEPRI, r3
  402be8:	f3bf 8f6f 	isb	sy
  402bec:	f3bf 8f4f 	dsb	sy
  402bf0:	b662      	cpsie	i
  402bf2:	e7fe      	b.n	402bf2 <xTaskGenericCreate+0x3e>
  402bf4:	9001      	str	r0, [sp, #4]
  402bf6:	4698      	mov	r8, r3
  402bf8:	4691      	mov	r9, r2
  402bfa:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402bfc:	b936      	cbnz	r6, 402c0c <xTaskGenericCreate+0x58>
  402bfe:	0090      	lsls	r0, r2, #2
  402c00:	4b62      	ldr	r3, [pc, #392]	; (402d8c <xTaskGenericCreate+0x1d8>)
  402c02:	4798      	blx	r3
		if( pxStack != NULL )
  402c04:	4606      	mov	r6, r0
  402c06:	2800      	cmp	r0, #0
  402c08:	f000 809e 	beq.w	402d48 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  402c0c:	2058      	movs	r0, #88	; 0x58
  402c0e:	4b5f      	ldr	r3, [pc, #380]	; (402d8c <xTaskGenericCreate+0x1d8>)
  402c10:	4798      	blx	r3
			if( pxNewTCB != NULL )
  402c12:	4604      	mov	r4, r0
  402c14:	2800      	cmp	r0, #0
  402c16:	f000 8094 	beq.w	402d42 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  402c1a:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  402c1c:	ea4f 0289 	mov.w	r2, r9, lsl #2
  402c20:	21a5      	movs	r1, #165	; 0xa5
  402c22:	4630      	mov	r0, r6
  402c24:	4b5a      	ldr	r3, [pc, #360]	; (402d90 <xTaskGenericCreate+0x1dc>)
  402c26:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  402c28:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  402c2c:	444e      	add	r6, r9
  402c2e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402c30:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  402c34:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402c38:	783b      	ldrb	r3, [r7, #0]
  402c3a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  402c3e:	783b      	ldrb	r3, [r7, #0]
  402c40:	2b00      	cmp	r3, #0
  402c42:	f040 8084 	bne.w	402d4e <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  402c46:	2700      	movs	r7, #0
  402c48:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  402c4c:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  402c4e:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  402c50:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  402c52:	f104 0904 	add.w	r9, r4, #4
  402c56:	4648      	mov	r0, r9
  402c58:	f8df b184 	ldr.w	fp, [pc, #388]	; 402de0 <xTaskGenericCreate+0x22c>
  402c5c:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402c5e:	f104 0018 	add.w	r0, r4, #24
  402c62:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402c64:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402c66:	f1c5 0305 	rsb	r3, r5, #5
  402c6a:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402c6c:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  402c6e:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  402c70:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402c74:	4642      	mov	r2, r8
  402c76:	9901      	ldr	r1, [sp, #4]
  402c78:	4630      	mov	r0, r6
  402c7a:	4b46      	ldr	r3, [pc, #280]	; (402d94 <xTaskGenericCreate+0x1e0>)
  402c7c:	4798      	blx	r3
  402c7e:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  402c80:	f1ba 0f00 	cmp.w	sl, #0
  402c84:	d001      	beq.n	402c8a <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  402c86:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  402c8a:	4b43      	ldr	r3, [pc, #268]	; (402d98 <xTaskGenericCreate+0x1e4>)
  402c8c:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  402c8e:	4a43      	ldr	r2, [pc, #268]	; (402d9c <xTaskGenericCreate+0x1e8>)
  402c90:	6813      	ldr	r3, [r2, #0]
  402c92:	3301      	adds	r3, #1
  402c94:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  402c96:	4b42      	ldr	r3, [pc, #264]	; (402da0 <xTaskGenericCreate+0x1ec>)
  402c98:	681b      	ldr	r3, [r3, #0]
  402c9a:	2b00      	cmp	r3, #0
  402c9c:	d166      	bne.n	402d6c <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  402c9e:	4b40      	ldr	r3, [pc, #256]	; (402da0 <xTaskGenericCreate+0x1ec>)
  402ca0:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  402ca2:	6813      	ldr	r3, [r2, #0]
  402ca4:	2b01      	cmp	r3, #1
  402ca6:	d121      	bne.n	402cec <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  402ca8:	4f3e      	ldr	r7, [pc, #248]	; (402da4 <xTaskGenericCreate+0x1f0>)
  402caa:	4638      	mov	r0, r7
  402cac:	4e3e      	ldr	r6, [pc, #248]	; (402da8 <xTaskGenericCreate+0x1f4>)
  402cae:	47b0      	blx	r6
  402cb0:	f107 0014 	add.w	r0, r7, #20
  402cb4:	47b0      	blx	r6
  402cb6:	f107 0028 	add.w	r0, r7, #40	; 0x28
  402cba:	47b0      	blx	r6
  402cbc:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  402cc0:	47b0      	blx	r6
  402cc2:	f107 0050 	add.w	r0, r7, #80	; 0x50
  402cc6:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  402cc8:	f8df 8118 	ldr.w	r8, [pc, #280]	; 402de4 <xTaskGenericCreate+0x230>
  402ccc:	4640      	mov	r0, r8
  402cce:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  402cd0:	4f36      	ldr	r7, [pc, #216]	; (402dac <xTaskGenericCreate+0x1f8>)
  402cd2:	4638      	mov	r0, r7
  402cd4:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  402cd6:	4836      	ldr	r0, [pc, #216]	; (402db0 <xTaskGenericCreate+0x1fc>)
  402cd8:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  402cda:	4836      	ldr	r0, [pc, #216]	; (402db4 <xTaskGenericCreate+0x200>)
  402cdc:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  402cde:	4836      	ldr	r0, [pc, #216]	; (402db8 <xTaskGenericCreate+0x204>)
  402ce0:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  402ce2:	4b36      	ldr	r3, [pc, #216]	; (402dbc <xTaskGenericCreate+0x208>)
  402ce4:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402ce8:	4b35      	ldr	r3, [pc, #212]	; (402dc0 <xTaskGenericCreate+0x20c>)
  402cea:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  402cec:	4a35      	ldr	r2, [pc, #212]	; (402dc4 <xTaskGenericCreate+0x210>)
  402cee:	6813      	ldr	r3, [r2, #0]
  402cf0:	3301      	adds	r3, #1
  402cf2:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402cf4:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  402cf6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402cf8:	4a33      	ldr	r2, [pc, #204]	; (402dc8 <xTaskGenericCreate+0x214>)
  402cfa:	6811      	ldr	r1, [r2, #0]
  402cfc:	2301      	movs	r3, #1
  402cfe:	4083      	lsls	r3, r0
  402d00:	430b      	orrs	r3, r1
  402d02:	6013      	str	r3, [r2, #0]
  402d04:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402d08:	4649      	mov	r1, r9
  402d0a:	4b26      	ldr	r3, [pc, #152]	; (402da4 <xTaskGenericCreate+0x1f0>)
  402d0c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402d10:	4b2e      	ldr	r3, [pc, #184]	; (402dcc <xTaskGenericCreate+0x218>)
  402d12:	4798      	blx	r3
		taskEXIT_CRITICAL();
  402d14:	4b2e      	ldr	r3, [pc, #184]	; (402dd0 <xTaskGenericCreate+0x21c>)
  402d16:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  402d18:	4b2e      	ldr	r3, [pc, #184]	; (402dd4 <xTaskGenericCreate+0x220>)
  402d1a:	681b      	ldr	r3, [r3, #0]
  402d1c:	2b00      	cmp	r3, #0
  402d1e:	d031      	beq.n	402d84 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  402d20:	4b1f      	ldr	r3, [pc, #124]	; (402da0 <xTaskGenericCreate+0x1ec>)
  402d22:	681b      	ldr	r3, [r3, #0]
  402d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402d26:	429d      	cmp	r5, r3
  402d28:	d92e      	bls.n	402d88 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  402d2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402d2e:	4b2a      	ldr	r3, [pc, #168]	; (402dd8 <xTaskGenericCreate+0x224>)
  402d30:	601a      	str	r2, [r3, #0]
  402d32:	f3bf 8f4f 	dsb	sy
  402d36:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  402d3a:	2001      	movs	r0, #1
}
  402d3c:	b003      	add	sp, #12
  402d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  402d42:	4630      	mov	r0, r6
  402d44:	4b25      	ldr	r3, [pc, #148]	; (402ddc <xTaskGenericCreate+0x228>)
  402d46:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402d48:	f04f 30ff 	mov.w	r0, #4294967295
  402d4c:	e7f6      	b.n	402d3c <xTaskGenericCreate+0x188>
  402d4e:	463b      	mov	r3, r7
  402d50:	f104 0234 	add.w	r2, r4, #52	; 0x34
  402d54:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402d56:	7859      	ldrb	r1, [r3, #1]
  402d58:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  402d5c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  402d60:	2900      	cmp	r1, #0
  402d62:	f43f af70 	beq.w	402c46 <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  402d66:	42bb      	cmp	r3, r7
  402d68:	d1f5      	bne.n	402d56 <xTaskGenericCreate+0x1a2>
  402d6a:	e76c      	b.n	402c46 <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  402d6c:	4b19      	ldr	r3, [pc, #100]	; (402dd4 <xTaskGenericCreate+0x220>)
  402d6e:	681b      	ldr	r3, [r3, #0]
  402d70:	2b00      	cmp	r3, #0
  402d72:	d1bb      	bne.n	402cec <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  402d74:	4b0a      	ldr	r3, [pc, #40]	; (402da0 <xTaskGenericCreate+0x1ec>)
  402d76:	681b      	ldr	r3, [r3, #0]
  402d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402d7a:	429d      	cmp	r5, r3
  402d7c:	d3b6      	bcc.n	402cec <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  402d7e:	4b08      	ldr	r3, [pc, #32]	; (402da0 <xTaskGenericCreate+0x1ec>)
  402d80:	601c      	str	r4, [r3, #0]
  402d82:	e7b3      	b.n	402cec <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  402d84:	2001      	movs	r0, #1
  402d86:	e7d9      	b.n	402d3c <xTaskGenericCreate+0x188>
  402d88:	2001      	movs	r0, #1
	return xReturn;
  402d8a:	e7d7      	b.n	402d3c <xTaskGenericCreate+0x188>
  402d8c:	00402279 	.word	0x00402279
  402d90:	00404989 	.word	0x00404989
  402d94:	00401fd1 	.word	0x00401fd1
  402d98:	0040201d 	.word	0x0040201d
  402d9c:	2040c6d8 	.word	0x2040c6d8
  402da0:	2040c668 	.word	0x2040c668
  402da4:	2040c674 	.word	0x2040c674
  402da8:	00401ed1 	.word	0x00401ed1
  402dac:	2040c704 	.word	0x2040c704
  402db0:	2040c720 	.word	0x2040c720
  402db4:	2040c74c 	.word	0x2040c74c
  402db8:	2040c738 	.word	0x2040c738
  402dbc:	2040c66c 	.word	0x2040c66c
  402dc0:	2040c670 	.word	0x2040c670
  402dc4:	2040c6e4 	.word	0x2040c6e4
  402dc8:	2040c6ec 	.word	0x2040c6ec
  402dcc:	00401eed 	.word	0x00401eed
  402dd0:	00402069 	.word	0x00402069
  402dd4:	2040c734 	.word	0x2040c734
  402dd8:	e000ed04 	.word	0xe000ed04
  402ddc:	004022e9 	.word	0x004022e9
  402de0:	00401ee7 	.word	0x00401ee7
  402de4:	2040c6f0 	.word	0x2040c6f0

00402de8 <vTaskStartScheduler>:
{
  402de8:	b510      	push	{r4, lr}
  402dea:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  402dec:	2300      	movs	r3, #0
  402dee:	9303      	str	r3, [sp, #12]
  402df0:	9302      	str	r3, [sp, #8]
  402df2:	9301      	str	r3, [sp, #4]
  402df4:	9300      	str	r3, [sp, #0]
  402df6:	2282      	movs	r2, #130	; 0x82
  402df8:	4916      	ldr	r1, [pc, #88]	; (402e54 <vTaskStartScheduler+0x6c>)
  402dfa:	4817      	ldr	r0, [pc, #92]	; (402e58 <vTaskStartScheduler+0x70>)
  402dfc:	4c17      	ldr	r4, [pc, #92]	; (402e5c <vTaskStartScheduler+0x74>)
  402dfe:	47a0      	blx	r4
		if( xReturn == pdPASS )
  402e00:	2801      	cmp	r0, #1
  402e02:	d00b      	beq.n	402e1c <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  402e04:	bb20      	cbnz	r0, 402e50 <vTaskStartScheduler+0x68>
  402e06:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e0a:	b672      	cpsid	i
  402e0c:	f383 8811 	msr	BASEPRI, r3
  402e10:	f3bf 8f6f 	isb	sy
  402e14:	f3bf 8f4f 	dsb	sy
  402e18:	b662      	cpsie	i
  402e1a:	e7fe      	b.n	402e1a <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  402e1c:	4b10      	ldr	r3, [pc, #64]	; (402e60 <vTaskStartScheduler+0x78>)
  402e1e:	4798      	blx	r3
	if( xReturn == pdPASS )
  402e20:	2801      	cmp	r0, #1
  402e22:	d1ef      	bne.n	402e04 <vTaskStartScheduler+0x1c>
  402e24:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e28:	b672      	cpsid	i
  402e2a:	f383 8811 	msr	BASEPRI, r3
  402e2e:	f3bf 8f6f 	isb	sy
  402e32:	f3bf 8f4f 	dsb	sy
  402e36:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  402e38:	f04f 32ff 	mov.w	r2, #4294967295
  402e3c:	4b09      	ldr	r3, [pc, #36]	; (402e64 <vTaskStartScheduler+0x7c>)
  402e3e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  402e40:	2201      	movs	r2, #1
  402e42:	4b09      	ldr	r3, [pc, #36]	; (402e68 <vTaskStartScheduler+0x80>)
  402e44:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  402e46:	2200      	movs	r2, #0
  402e48:	4b08      	ldr	r3, [pc, #32]	; (402e6c <vTaskStartScheduler+0x84>)
  402e4a:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  402e4c:	4b08      	ldr	r3, [pc, #32]	; (402e70 <vTaskStartScheduler+0x88>)
  402e4e:	4798      	blx	r3
}
  402e50:	b004      	add	sp, #16
  402e52:	bd10      	pop	{r4, pc}
  402e54:	004071d8 	.word	0x004071d8
  402e58:	0040318d 	.word	0x0040318d
  402e5c:	00402bb5 	.word	0x00402bb5
  402e60:	004037cd 	.word	0x004037cd
  402e64:	2040c718 	.word	0x2040c718
  402e68:	2040c734 	.word	0x2040c734
  402e6c:	2040c760 	.word	0x2040c760
  402e70:	00402151 	.word	0x00402151

00402e74 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  402e74:	4a02      	ldr	r2, [pc, #8]	; (402e80 <vTaskSuspendAll+0xc>)
  402e76:	6813      	ldr	r3, [r2, #0]
  402e78:	3301      	adds	r3, #1
  402e7a:	6013      	str	r3, [r2, #0]
  402e7c:	4770      	bx	lr
  402e7e:	bf00      	nop
  402e80:	2040c6e0 	.word	0x2040c6e0

00402e84 <xTaskGetTickCount>:
		xTicks = xTickCount;
  402e84:	4b01      	ldr	r3, [pc, #4]	; (402e8c <xTaskGetTickCount+0x8>)
  402e86:	6818      	ldr	r0, [r3, #0]
}
  402e88:	4770      	bx	lr
  402e8a:	bf00      	nop
  402e8c:	2040c760 	.word	0x2040c760

00402e90 <xTaskIncrementTick>:
{
  402e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402e94:	4b42      	ldr	r3, [pc, #264]	; (402fa0 <xTaskIncrementTick+0x110>)
  402e96:	681b      	ldr	r3, [r3, #0]
  402e98:	2b00      	cmp	r3, #0
  402e9a:	d178      	bne.n	402f8e <xTaskIncrementTick+0xfe>
		++xTickCount;
  402e9c:	4b41      	ldr	r3, [pc, #260]	; (402fa4 <xTaskIncrementTick+0x114>)
  402e9e:	681a      	ldr	r2, [r3, #0]
  402ea0:	3201      	adds	r2, #1
  402ea2:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  402ea4:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  402ea6:	b9d6      	cbnz	r6, 402ede <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  402ea8:	4b3f      	ldr	r3, [pc, #252]	; (402fa8 <xTaskIncrementTick+0x118>)
  402eaa:	681b      	ldr	r3, [r3, #0]
  402eac:	681b      	ldr	r3, [r3, #0]
  402eae:	b153      	cbz	r3, 402ec6 <xTaskIncrementTick+0x36>
  402eb0:	f04f 0380 	mov.w	r3, #128	; 0x80
  402eb4:	b672      	cpsid	i
  402eb6:	f383 8811 	msr	BASEPRI, r3
  402eba:	f3bf 8f6f 	isb	sy
  402ebe:	f3bf 8f4f 	dsb	sy
  402ec2:	b662      	cpsie	i
  402ec4:	e7fe      	b.n	402ec4 <xTaskIncrementTick+0x34>
  402ec6:	4a38      	ldr	r2, [pc, #224]	; (402fa8 <xTaskIncrementTick+0x118>)
  402ec8:	6811      	ldr	r1, [r2, #0]
  402eca:	4b38      	ldr	r3, [pc, #224]	; (402fac <xTaskIncrementTick+0x11c>)
  402ecc:	6818      	ldr	r0, [r3, #0]
  402ece:	6010      	str	r0, [r2, #0]
  402ed0:	6019      	str	r1, [r3, #0]
  402ed2:	4a37      	ldr	r2, [pc, #220]	; (402fb0 <xTaskIncrementTick+0x120>)
  402ed4:	6813      	ldr	r3, [r2, #0]
  402ed6:	3301      	adds	r3, #1
  402ed8:	6013      	str	r3, [r2, #0]
  402eda:	4b36      	ldr	r3, [pc, #216]	; (402fb4 <xTaskIncrementTick+0x124>)
  402edc:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  402ede:	4b36      	ldr	r3, [pc, #216]	; (402fb8 <xTaskIncrementTick+0x128>)
  402ee0:	681b      	ldr	r3, [r3, #0]
  402ee2:	429e      	cmp	r6, r3
  402ee4:	d218      	bcs.n	402f18 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  402ee6:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  402ee8:	4b34      	ldr	r3, [pc, #208]	; (402fbc <xTaskIncrementTick+0x12c>)
  402eea:	681b      	ldr	r3, [r3, #0]
  402eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402eee:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402ef2:	4a33      	ldr	r2, [pc, #204]	; (402fc0 <xTaskIncrementTick+0x130>)
  402ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  402ef8:	2b02      	cmp	r3, #2
  402efa:	bf28      	it	cs
  402efc:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  402efe:	4b31      	ldr	r3, [pc, #196]	; (402fc4 <xTaskIncrementTick+0x134>)
  402f00:	681b      	ldr	r3, [r3, #0]
  402f02:	b90b      	cbnz	r3, 402f08 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  402f04:	4b30      	ldr	r3, [pc, #192]	; (402fc8 <xTaskIncrementTick+0x138>)
  402f06:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  402f08:	4b30      	ldr	r3, [pc, #192]	; (402fcc <xTaskIncrementTick+0x13c>)
  402f0a:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  402f0c:	2b00      	cmp	r3, #0
}
  402f0e:	bf0c      	ite	eq
  402f10:	4620      	moveq	r0, r4
  402f12:	2001      	movne	r0, #1
  402f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402f18:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402f1a:	f8df 908c 	ldr.w	r9, [pc, #140]	; 402fa8 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402f1e:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 402fd8 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  402f22:	4f2b      	ldr	r7, [pc, #172]	; (402fd0 <xTaskIncrementTick+0x140>)
  402f24:	e01f      	b.n	402f66 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  402f26:	f04f 32ff 	mov.w	r2, #4294967295
  402f2a:	4b23      	ldr	r3, [pc, #140]	; (402fb8 <xTaskIncrementTick+0x128>)
  402f2c:	601a      	str	r2, [r3, #0]
						break;
  402f2e:	e7db      	b.n	402ee8 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  402f30:	4a21      	ldr	r2, [pc, #132]	; (402fb8 <xTaskIncrementTick+0x128>)
  402f32:	6013      	str	r3, [r2, #0]
							break;
  402f34:	e7d8      	b.n	402ee8 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402f36:	f105 0018 	add.w	r0, r5, #24
  402f3a:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  402f3c:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  402f3e:	683a      	ldr	r2, [r7, #0]
  402f40:	2301      	movs	r3, #1
  402f42:	4083      	lsls	r3, r0
  402f44:	4313      	orrs	r3, r2
  402f46:	603b      	str	r3, [r7, #0]
  402f48:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402f4c:	4651      	mov	r1, sl
  402f4e:	4b1c      	ldr	r3, [pc, #112]	; (402fc0 <xTaskIncrementTick+0x130>)
  402f50:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402f54:	4b1f      	ldr	r3, [pc, #124]	; (402fd4 <xTaskIncrementTick+0x144>)
  402f56:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402f58:	4b18      	ldr	r3, [pc, #96]	; (402fbc <xTaskIncrementTick+0x12c>)
  402f5a:	681b      	ldr	r3, [r3, #0]
  402f5c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  402f60:	429a      	cmp	r2, r3
  402f62:	bf28      	it	cs
  402f64:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402f66:	f8d9 3000 	ldr.w	r3, [r9]
  402f6a:	681b      	ldr	r3, [r3, #0]
  402f6c:	2b00      	cmp	r3, #0
  402f6e:	d0da      	beq.n	402f26 <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402f70:	f8d9 3000 	ldr.w	r3, [r9]
  402f74:	68db      	ldr	r3, [r3, #12]
  402f76:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  402f78:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  402f7a:	429e      	cmp	r6, r3
  402f7c:	d3d8      	bcc.n	402f30 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402f7e:	f105 0a04 	add.w	sl, r5, #4
  402f82:	4650      	mov	r0, sl
  402f84:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  402f86:	6aab      	ldr	r3, [r5, #40]	; 0x28
  402f88:	2b00      	cmp	r3, #0
  402f8a:	d1d4      	bne.n	402f36 <xTaskIncrementTick+0xa6>
  402f8c:	e7d6      	b.n	402f3c <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  402f8e:	4a0d      	ldr	r2, [pc, #52]	; (402fc4 <xTaskIncrementTick+0x134>)
  402f90:	6813      	ldr	r3, [r2, #0]
  402f92:	3301      	adds	r3, #1
  402f94:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  402f96:	4b0c      	ldr	r3, [pc, #48]	; (402fc8 <xTaskIncrementTick+0x138>)
  402f98:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  402f9a:	2400      	movs	r4, #0
  402f9c:	e7b4      	b.n	402f08 <xTaskIncrementTick+0x78>
  402f9e:	bf00      	nop
  402fa0:	2040c6e0 	.word	0x2040c6e0
  402fa4:	2040c760 	.word	0x2040c760
  402fa8:	2040c66c 	.word	0x2040c66c
  402fac:	2040c670 	.word	0x2040c670
  402fb0:	2040c71c 	.word	0x2040c71c
  402fb4:	00402b31 	.word	0x00402b31
  402fb8:	2040c718 	.word	0x2040c718
  402fbc:	2040c668 	.word	0x2040c668
  402fc0:	2040c674 	.word	0x2040c674
  402fc4:	2040c6dc 	.word	0x2040c6dc
  402fc8:	00403dc1 	.word	0x00403dc1
  402fcc:	2040c764 	.word	0x2040c764
  402fd0:	2040c6ec 	.word	0x2040c6ec
  402fd4:	00401eed 	.word	0x00401eed
  402fd8:	00401f39 	.word	0x00401f39

00402fdc <xTaskResumeAll>:
{
  402fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  402fe0:	4b38      	ldr	r3, [pc, #224]	; (4030c4 <xTaskResumeAll+0xe8>)
  402fe2:	681b      	ldr	r3, [r3, #0]
  402fe4:	b953      	cbnz	r3, 402ffc <xTaskResumeAll+0x20>
  402fe6:	f04f 0380 	mov.w	r3, #128	; 0x80
  402fea:	b672      	cpsid	i
  402fec:	f383 8811 	msr	BASEPRI, r3
  402ff0:	f3bf 8f6f 	isb	sy
  402ff4:	f3bf 8f4f 	dsb	sy
  402ff8:	b662      	cpsie	i
  402ffa:	e7fe      	b.n	402ffa <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  402ffc:	4b32      	ldr	r3, [pc, #200]	; (4030c8 <xTaskResumeAll+0xec>)
  402ffe:	4798      	blx	r3
		--uxSchedulerSuspended;
  403000:	4b30      	ldr	r3, [pc, #192]	; (4030c4 <xTaskResumeAll+0xe8>)
  403002:	681a      	ldr	r2, [r3, #0]
  403004:	3a01      	subs	r2, #1
  403006:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  403008:	681b      	ldr	r3, [r3, #0]
  40300a:	2b00      	cmp	r3, #0
  40300c:	d155      	bne.n	4030ba <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  40300e:	4b2f      	ldr	r3, [pc, #188]	; (4030cc <xTaskResumeAll+0xf0>)
  403010:	681b      	ldr	r3, [r3, #0]
  403012:	2b00      	cmp	r3, #0
  403014:	d132      	bne.n	40307c <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  403016:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  403018:	4b2d      	ldr	r3, [pc, #180]	; (4030d0 <xTaskResumeAll+0xf4>)
  40301a:	4798      	blx	r3
}
  40301c:	4620      	mov	r0, r4
  40301e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  403022:	68fb      	ldr	r3, [r7, #12]
  403024:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  403026:	f104 0018 	add.w	r0, r4, #24
  40302a:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40302c:	f104 0804 	add.w	r8, r4, #4
  403030:	4640      	mov	r0, r8
  403032:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  403034:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  403036:	682a      	ldr	r2, [r5, #0]
  403038:	2301      	movs	r3, #1
  40303a:	4083      	lsls	r3, r0
  40303c:	4313      	orrs	r3, r2
  40303e:	602b      	str	r3, [r5, #0]
  403040:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403044:	4641      	mov	r1, r8
  403046:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  40304a:	4b22      	ldr	r3, [pc, #136]	; (4030d4 <xTaskResumeAll+0xf8>)
  40304c:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40304e:	4b22      	ldr	r3, [pc, #136]	; (4030d8 <xTaskResumeAll+0xfc>)
  403050:	681b      	ldr	r3, [r3, #0]
  403052:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  403054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403056:	429a      	cmp	r2, r3
  403058:	d20c      	bcs.n	403074 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40305a:	683b      	ldr	r3, [r7, #0]
  40305c:	2b00      	cmp	r3, #0
  40305e:	d1e0      	bne.n	403022 <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  403060:	4b1e      	ldr	r3, [pc, #120]	; (4030dc <xTaskResumeAll+0x100>)
  403062:	681b      	ldr	r3, [r3, #0]
  403064:	b1db      	cbz	r3, 40309e <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  403066:	4b1d      	ldr	r3, [pc, #116]	; (4030dc <xTaskResumeAll+0x100>)
  403068:	681b      	ldr	r3, [r3, #0]
  40306a:	b1c3      	cbz	r3, 40309e <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  40306c:	4e1c      	ldr	r6, [pc, #112]	; (4030e0 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  40306e:	4d1d      	ldr	r5, [pc, #116]	; (4030e4 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  403070:	4c1a      	ldr	r4, [pc, #104]	; (4030dc <xTaskResumeAll+0x100>)
  403072:	e00e      	b.n	403092 <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  403074:	2201      	movs	r2, #1
  403076:	4b1b      	ldr	r3, [pc, #108]	; (4030e4 <xTaskResumeAll+0x108>)
  403078:	601a      	str	r2, [r3, #0]
  40307a:	e7ee      	b.n	40305a <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40307c:	4f1a      	ldr	r7, [pc, #104]	; (4030e8 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40307e:	4e1b      	ldr	r6, [pc, #108]	; (4030ec <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  403080:	4d1b      	ldr	r5, [pc, #108]	; (4030f0 <xTaskResumeAll+0x114>)
  403082:	f8df 9074 	ldr.w	r9, [pc, #116]	; 4030f8 <xTaskResumeAll+0x11c>
  403086:	e7e8      	b.n	40305a <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  403088:	6823      	ldr	r3, [r4, #0]
  40308a:	3b01      	subs	r3, #1
  40308c:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40308e:	6823      	ldr	r3, [r4, #0]
  403090:	b12b      	cbz	r3, 40309e <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  403092:	47b0      	blx	r6
  403094:	2800      	cmp	r0, #0
  403096:	d0f7      	beq.n	403088 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  403098:	2301      	movs	r3, #1
  40309a:	602b      	str	r3, [r5, #0]
  40309c:	e7f4      	b.n	403088 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  40309e:	4b11      	ldr	r3, [pc, #68]	; (4030e4 <xTaskResumeAll+0x108>)
  4030a0:	681b      	ldr	r3, [r3, #0]
  4030a2:	2b01      	cmp	r3, #1
  4030a4:	d10b      	bne.n	4030be <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  4030a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4030aa:	4b12      	ldr	r3, [pc, #72]	; (4030f4 <xTaskResumeAll+0x118>)
  4030ac:	601a      	str	r2, [r3, #0]
  4030ae:	f3bf 8f4f 	dsb	sy
  4030b2:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  4030b6:	2401      	movs	r4, #1
  4030b8:	e7ae      	b.n	403018 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  4030ba:	2400      	movs	r4, #0
  4030bc:	e7ac      	b.n	403018 <xTaskResumeAll+0x3c>
  4030be:	2400      	movs	r4, #0
  4030c0:	e7aa      	b.n	403018 <xTaskResumeAll+0x3c>
  4030c2:	bf00      	nop
  4030c4:	2040c6e0 	.word	0x2040c6e0
  4030c8:	0040201d 	.word	0x0040201d
  4030cc:	2040c6d8 	.word	0x2040c6d8
  4030d0:	00402069 	.word	0x00402069
  4030d4:	00401eed 	.word	0x00401eed
  4030d8:	2040c668 	.word	0x2040c668
  4030dc:	2040c6dc 	.word	0x2040c6dc
  4030e0:	00402e91 	.word	0x00402e91
  4030e4:	2040c764 	.word	0x2040c764
  4030e8:	2040c720 	.word	0x2040c720
  4030ec:	00401f39 	.word	0x00401f39
  4030f0:	2040c6ec 	.word	0x2040c6ec
  4030f4:	e000ed04 	.word	0xe000ed04
  4030f8:	2040c674 	.word	0x2040c674

004030fc <vTaskDelay>:
	{
  4030fc:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  4030fe:	2800      	cmp	r0, #0
  403100:	d029      	beq.n	403156 <vTaskDelay+0x5a>
  403102:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  403104:	4b18      	ldr	r3, [pc, #96]	; (403168 <vTaskDelay+0x6c>)
  403106:	681b      	ldr	r3, [r3, #0]
  403108:	b153      	cbz	r3, 403120 <vTaskDelay+0x24>
  40310a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40310e:	b672      	cpsid	i
  403110:	f383 8811 	msr	BASEPRI, r3
  403114:	f3bf 8f6f 	isb	sy
  403118:	f3bf 8f4f 	dsb	sy
  40311c:	b662      	cpsie	i
  40311e:	e7fe      	b.n	40311e <vTaskDelay+0x22>
			vTaskSuspendAll();
  403120:	4b12      	ldr	r3, [pc, #72]	; (40316c <vTaskDelay+0x70>)
  403122:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  403124:	4b12      	ldr	r3, [pc, #72]	; (403170 <vTaskDelay+0x74>)
  403126:	681b      	ldr	r3, [r3, #0]
  403128:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40312a:	4b12      	ldr	r3, [pc, #72]	; (403174 <vTaskDelay+0x78>)
  40312c:	6818      	ldr	r0, [r3, #0]
  40312e:	3004      	adds	r0, #4
  403130:	4b11      	ldr	r3, [pc, #68]	; (403178 <vTaskDelay+0x7c>)
  403132:	4798      	blx	r3
  403134:	b948      	cbnz	r0, 40314a <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  403136:	4b0f      	ldr	r3, [pc, #60]	; (403174 <vTaskDelay+0x78>)
  403138:	681a      	ldr	r2, [r3, #0]
  40313a:	4910      	ldr	r1, [pc, #64]	; (40317c <vTaskDelay+0x80>)
  40313c:	680b      	ldr	r3, [r1, #0]
  40313e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  403140:	2201      	movs	r2, #1
  403142:	4082      	lsls	r2, r0
  403144:	ea23 0302 	bic.w	r3, r3, r2
  403148:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40314a:	4620      	mov	r0, r4
  40314c:	4b0c      	ldr	r3, [pc, #48]	; (403180 <vTaskDelay+0x84>)
  40314e:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  403150:	4b0c      	ldr	r3, [pc, #48]	; (403184 <vTaskDelay+0x88>)
  403152:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  403154:	b938      	cbnz	r0, 403166 <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  403156:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40315a:	4b0b      	ldr	r3, [pc, #44]	; (403188 <vTaskDelay+0x8c>)
  40315c:	601a      	str	r2, [r3, #0]
  40315e:	f3bf 8f4f 	dsb	sy
  403162:	f3bf 8f6f 	isb	sy
  403166:	bd10      	pop	{r4, pc}
  403168:	2040c6e0 	.word	0x2040c6e0
  40316c:	00402e75 	.word	0x00402e75
  403170:	2040c760 	.word	0x2040c760
  403174:	2040c668 	.word	0x2040c668
  403178:	00401f39 	.word	0x00401f39
  40317c:	2040c6ec 	.word	0x2040c6ec
  403180:	00402b5d 	.word	0x00402b5d
  403184:	00402fdd 	.word	0x00402fdd
  403188:	e000ed04 	.word	0xe000ed04

0040318c <prvIdleTask>:
{
  40318c:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  40318e:	f8df 8088 	ldr.w	r8, [pc, #136]	; 403218 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  403192:	4e19      	ldr	r6, [pc, #100]	; (4031f8 <prvIdleTask+0x6c>)
				taskYIELD();
  403194:	f8df 9084 	ldr.w	r9, [pc, #132]	; 40321c <prvIdleTask+0x90>
  403198:	e02a      	b.n	4031f0 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  40319a:	4b18      	ldr	r3, [pc, #96]	; (4031fc <prvIdleTask+0x70>)
  40319c:	681b      	ldr	r3, [r3, #0]
  40319e:	2b01      	cmp	r3, #1
  4031a0:	d81e      	bhi.n	4031e0 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4031a2:	682b      	ldr	r3, [r5, #0]
  4031a4:	2b00      	cmp	r3, #0
  4031a6:	d0f8      	beq.n	40319a <prvIdleTask+0xe>
			vTaskSuspendAll();
  4031a8:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4031aa:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  4031ac:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  4031ae:	2c00      	cmp	r4, #0
  4031b0:	d0f7      	beq.n	4031a2 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  4031b2:	4b13      	ldr	r3, [pc, #76]	; (403200 <prvIdleTask+0x74>)
  4031b4:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  4031b6:	68f3      	ldr	r3, [r6, #12]
  4031b8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4031ba:	1d20      	adds	r0, r4, #4
  4031bc:	4b11      	ldr	r3, [pc, #68]	; (403204 <prvIdleTask+0x78>)
  4031be:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4031c0:	4a11      	ldr	r2, [pc, #68]	; (403208 <prvIdleTask+0x7c>)
  4031c2:	6813      	ldr	r3, [r2, #0]
  4031c4:	3b01      	subs	r3, #1
  4031c6:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  4031c8:	682b      	ldr	r3, [r5, #0]
  4031ca:	3b01      	subs	r3, #1
  4031cc:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  4031ce:	4b0f      	ldr	r3, [pc, #60]	; (40320c <prvIdleTask+0x80>)
  4031d0:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  4031d2:	6b20      	ldr	r0, [r4, #48]	; 0x30
  4031d4:	f8df a048 	ldr.w	sl, [pc, #72]	; 403220 <prvIdleTask+0x94>
  4031d8:	47d0      	blx	sl
		vPortFree( pxTCB );
  4031da:	4620      	mov	r0, r4
  4031dc:	47d0      	blx	sl
  4031de:	e7e0      	b.n	4031a2 <prvIdleTask+0x16>
				taskYIELD();
  4031e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4031e4:	f8c9 3000 	str.w	r3, [r9]
  4031e8:	f3bf 8f4f 	dsb	sy
  4031ec:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4031f0:	4d07      	ldr	r5, [pc, #28]	; (403210 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  4031f2:	4f08      	ldr	r7, [pc, #32]	; (403214 <prvIdleTask+0x88>)
  4031f4:	e7d5      	b.n	4031a2 <prvIdleTask+0x16>
  4031f6:	bf00      	nop
  4031f8:	2040c74c 	.word	0x2040c74c
  4031fc:	2040c674 	.word	0x2040c674
  403200:	0040201d 	.word	0x0040201d
  403204:	00401f39 	.word	0x00401f39
  403208:	2040c6d8 	.word	0x2040c6d8
  40320c:	00402069 	.word	0x00402069
  403210:	2040c6e8 	.word	0x2040c6e8
  403214:	00402fdd 	.word	0x00402fdd
  403218:	00402e75 	.word	0x00402e75
  40321c:	e000ed04 	.word	0xe000ed04
  403220:	004022e9 	.word	0x004022e9

00403224 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  403224:	4b2d      	ldr	r3, [pc, #180]	; (4032dc <vTaskSwitchContext+0xb8>)
  403226:	681b      	ldr	r3, [r3, #0]
  403228:	2b00      	cmp	r3, #0
  40322a:	d12c      	bne.n	403286 <vTaskSwitchContext+0x62>
{
  40322c:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  40322e:	2200      	movs	r2, #0
  403230:	4b2b      	ldr	r3, [pc, #172]	; (4032e0 <vTaskSwitchContext+0xbc>)
  403232:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  403234:	4b2b      	ldr	r3, [pc, #172]	; (4032e4 <vTaskSwitchContext+0xc0>)
  403236:	681b      	ldr	r3, [r3, #0]
  403238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40323a:	681a      	ldr	r2, [r3, #0]
  40323c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  403240:	d103      	bne.n	40324a <vTaskSwitchContext+0x26>
  403242:	685a      	ldr	r2, [r3, #4]
  403244:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  403248:	d021      	beq.n	40328e <vTaskSwitchContext+0x6a>
  40324a:	4b26      	ldr	r3, [pc, #152]	; (4032e4 <vTaskSwitchContext+0xc0>)
  40324c:	6818      	ldr	r0, [r3, #0]
  40324e:	6819      	ldr	r1, [r3, #0]
  403250:	3134      	adds	r1, #52	; 0x34
  403252:	4b25      	ldr	r3, [pc, #148]	; (4032e8 <vTaskSwitchContext+0xc4>)
  403254:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  403256:	4b25      	ldr	r3, [pc, #148]	; (4032ec <vTaskSwitchContext+0xc8>)
  403258:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  40325a:	fab3 f383 	clz	r3, r3
  40325e:	b2db      	uxtb	r3, r3
  403260:	f1c3 031f 	rsb	r3, r3, #31
  403264:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  403268:	4a21      	ldr	r2, [pc, #132]	; (4032f0 <vTaskSwitchContext+0xcc>)
  40326a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40326e:	b9ba      	cbnz	r2, 4032a0 <vTaskSwitchContext+0x7c>
	__asm volatile
  403270:	f04f 0380 	mov.w	r3, #128	; 0x80
  403274:	b672      	cpsid	i
  403276:	f383 8811 	msr	BASEPRI, r3
  40327a:	f3bf 8f6f 	isb	sy
  40327e:	f3bf 8f4f 	dsb	sy
  403282:	b662      	cpsie	i
  403284:	e7fe      	b.n	403284 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  403286:	2201      	movs	r2, #1
  403288:	4b15      	ldr	r3, [pc, #84]	; (4032e0 <vTaskSwitchContext+0xbc>)
  40328a:	601a      	str	r2, [r3, #0]
  40328c:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  40328e:	689a      	ldr	r2, [r3, #8]
  403290:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  403294:	d1d9      	bne.n	40324a <vTaskSwitchContext+0x26>
  403296:	68db      	ldr	r3, [r3, #12]
  403298:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  40329c:	d1d5      	bne.n	40324a <vTaskSwitchContext+0x26>
  40329e:	e7da      	b.n	403256 <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4032a0:	4a13      	ldr	r2, [pc, #76]	; (4032f0 <vTaskSwitchContext+0xcc>)
  4032a2:	0099      	lsls	r1, r3, #2
  4032a4:	18c8      	adds	r0, r1, r3
  4032a6:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4032aa:	6844      	ldr	r4, [r0, #4]
  4032ac:	6864      	ldr	r4, [r4, #4]
  4032ae:	6044      	str	r4, [r0, #4]
  4032b0:	4419      	add	r1, r3
  4032b2:	4602      	mov	r2, r0
  4032b4:	3208      	adds	r2, #8
  4032b6:	4294      	cmp	r4, r2
  4032b8:	d009      	beq.n	4032ce <vTaskSwitchContext+0xaa>
  4032ba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4032be:	4a0c      	ldr	r2, [pc, #48]	; (4032f0 <vTaskSwitchContext+0xcc>)
  4032c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4032c4:	685b      	ldr	r3, [r3, #4]
  4032c6:	68da      	ldr	r2, [r3, #12]
  4032c8:	4b06      	ldr	r3, [pc, #24]	; (4032e4 <vTaskSwitchContext+0xc0>)
  4032ca:	601a      	str	r2, [r3, #0]
  4032cc:	bd10      	pop	{r4, pc}
  4032ce:	6860      	ldr	r0, [r4, #4]
  4032d0:	4a07      	ldr	r2, [pc, #28]	; (4032f0 <vTaskSwitchContext+0xcc>)
  4032d2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4032d6:	6050      	str	r0, [r2, #4]
  4032d8:	e7ef      	b.n	4032ba <vTaskSwitchContext+0x96>
  4032da:	bf00      	nop
  4032dc:	2040c6e0 	.word	0x2040c6e0
  4032e0:	2040c764 	.word	0x2040c764
  4032e4:	2040c668 	.word	0x2040c668
  4032e8:	00403da9 	.word	0x00403da9
  4032ec:	2040c6ec 	.word	0x2040c6ec
  4032f0:	2040c674 	.word	0x2040c674

004032f4 <vTaskPlaceOnEventList>:
{
  4032f4:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  4032f6:	b1e0      	cbz	r0, 403332 <vTaskPlaceOnEventList+0x3e>
  4032f8:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4032fa:	4d17      	ldr	r5, [pc, #92]	; (403358 <vTaskPlaceOnEventList+0x64>)
  4032fc:	6829      	ldr	r1, [r5, #0]
  4032fe:	3118      	adds	r1, #24
  403300:	4b16      	ldr	r3, [pc, #88]	; (40335c <vTaskPlaceOnEventList+0x68>)
  403302:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403304:	6828      	ldr	r0, [r5, #0]
  403306:	3004      	adds	r0, #4
  403308:	4b15      	ldr	r3, [pc, #84]	; (403360 <vTaskPlaceOnEventList+0x6c>)
  40330a:	4798      	blx	r3
  40330c:	b940      	cbnz	r0, 403320 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40330e:	682a      	ldr	r2, [r5, #0]
  403310:	4914      	ldr	r1, [pc, #80]	; (403364 <vTaskPlaceOnEventList+0x70>)
  403312:	680b      	ldr	r3, [r1, #0]
  403314:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  403316:	2201      	movs	r2, #1
  403318:	4082      	lsls	r2, r0
  40331a:	ea23 0302 	bic.w	r3, r3, r2
  40331e:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  403320:	f1b4 3fff 	cmp.w	r4, #4294967295
  403324:	d010      	beq.n	403348 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  403326:	4b10      	ldr	r3, [pc, #64]	; (403368 <vTaskPlaceOnEventList+0x74>)
  403328:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40332a:	4420      	add	r0, r4
  40332c:	4b0f      	ldr	r3, [pc, #60]	; (40336c <vTaskPlaceOnEventList+0x78>)
  40332e:	4798      	blx	r3
  403330:	bd38      	pop	{r3, r4, r5, pc}
  403332:	f04f 0380 	mov.w	r3, #128	; 0x80
  403336:	b672      	cpsid	i
  403338:	f383 8811 	msr	BASEPRI, r3
  40333c:	f3bf 8f6f 	isb	sy
  403340:	f3bf 8f4f 	dsb	sy
  403344:	b662      	cpsie	i
  403346:	e7fe      	b.n	403346 <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  403348:	4b03      	ldr	r3, [pc, #12]	; (403358 <vTaskPlaceOnEventList+0x64>)
  40334a:	6819      	ldr	r1, [r3, #0]
  40334c:	3104      	adds	r1, #4
  40334e:	4808      	ldr	r0, [pc, #32]	; (403370 <vTaskPlaceOnEventList+0x7c>)
  403350:	4b08      	ldr	r3, [pc, #32]	; (403374 <vTaskPlaceOnEventList+0x80>)
  403352:	4798      	blx	r3
  403354:	bd38      	pop	{r3, r4, r5, pc}
  403356:	bf00      	nop
  403358:	2040c668 	.word	0x2040c668
  40335c:	00401f05 	.word	0x00401f05
  403360:	00401f39 	.word	0x00401f39
  403364:	2040c6ec 	.word	0x2040c6ec
  403368:	2040c760 	.word	0x2040c760
  40336c:	00402b5d 	.word	0x00402b5d
  403370:	2040c738 	.word	0x2040c738
  403374:	00401eed 	.word	0x00401eed

00403378 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  403378:	b1e8      	cbz	r0, 4033b6 <vTaskPlaceOnEventListRestricted+0x3e>
	{
  40337a:	b570      	push	{r4, r5, r6, lr}
  40337c:	4615      	mov	r5, r2
  40337e:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  403380:	4e16      	ldr	r6, [pc, #88]	; (4033dc <vTaskPlaceOnEventListRestricted+0x64>)
  403382:	6831      	ldr	r1, [r6, #0]
  403384:	3118      	adds	r1, #24
  403386:	4b16      	ldr	r3, [pc, #88]	; (4033e0 <vTaskPlaceOnEventListRestricted+0x68>)
  403388:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40338a:	6830      	ldr	r0, [r6, #0]
  40338c:	3004      	adds	r0, #4
  40338e:	4b15      	ldr	r3, [pc, #84]	; (4033e4 <vTaskPlaceOnEventListRestricted+0x6c>)
  403390:	4798      	blx	r3
  403392:	b940      	cbnz	r0, 4033a6 <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  403394:	6832      	ldr	r2, [r6, #0]
  403396:	4914      	ldr	r1, [pc, #80]	; (4033e8 <vTaskPlaceOnEventListRestricted+0x70>)
  403398:	680b      	ldr	r3, [r1, #0]
  40339a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40339c:	2201      	movs	r2, #1
  40339e:	4082      	lsls	r2, r0
  4033a0:	ea23 0302 	bic.w	r3, r3, r2
  4033a4:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4033a6:	2d01      	cmp	r5, #1
  4033a8:	d010      	beq.n	4033cc <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  4033aa:	4b10      	ldr	r3, [pc, #64]	; (4033ec <vTaskPlaceOnEventListRestricted+0x74>)
  4033ac:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4033ae:	4420      	add	r0, r4
  4033b0:	4b0f      	ldr	r3, [pc, #60]	; (4033f0 <vTaskPlaceOnEventListRestricted+0x78>)
  4033b2:	4798      	blx	r3
  4033b4:	bd70      	pop	{r4, r5, r6, pc}
  4033b6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4033ba:	b672      	cpsid	i
  4033bc:	f383 8811 	msr	BASEPRI, r3
  4033c0:	f3bf 8f6f 	isb	sy
  4033c4:	f3bf 8f4f 	dsb	sy
  4033c8:	b662      	cpsie	i
  4033ca:	e7fe      	b.n	4033ca <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4033cc:	4b03      	ldr	r3, [pc, #12]	; (4033dc <vTaskPlaceOnEventListRestricted+0x64>)
  4033ce:	6819      	ldr	r1, [r3, #0]
  4033d0:	3104      	adds	r1, #4
  4033d2:	4808      	ldr	r0, [pc, #32]	; (4033f4 <vTaskPlaceOnEventListRestricted+0x7c>)
  4033d4:	4b02      	ldr	r3, [pc, #8]	; (4033e0 <vTaskPlaceOnEventListRestricted+0x68>)
  4033d6:	4798      	blx	r3
  4033d8:	bd70      	pop	{r4, r5, r6, pc}
  4033da:	bf00      	nop
  4033dc:	2040c668 	.word	0x2040c668
  4033e0:	00401eed 	.word	0x00401eed
  4033e4:	00401f39 	.word	0x00401f39
  4033e8:	2040c6ec 	.word	0x2040c6ec
  4033ec:	2040c760 	.word	0x2040c760
  4033f0:	00402b5d 	.word	0x00402b5d
  4033f4:	2040c738 	.word	0x2040c738

004033f8 <xTaskRemoveFromEventList>:
{
  4033f8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4033fa:	68c3      	ldr	r3, [r0, #12]
  4033fc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4033fe:	b324      	cbz	r4, 40344a <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  403400:	f104 0518 	add.w	r5, r4, #24
  403404:	4628      	mov	r0, r5
  403406:	4b1a      	ldr	r3, [pc, #104]	; (403470 <xTaskRemoveFromEventList+0x78>)
  403408:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40340a:	4b1a      	ldr	r3, [pc, #104]	; (403474 <xTaskRemoveFromEventList+0x7c>)
  40340c:	681b      	ldr	r3, [r3, #0]
  40340e:	bb3b      	cbnz	r3, 403460 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  403410:	1d25      	adds	r5, r4, #4
  403412:	4628      	mov	r0, r5
  403414:	4b16      	ldr	r3, [pc, #88]	; (403470 <xTaskRemoveFromEventList+0x78>)
  403416:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  403418:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40341a:	4a17      	ldr	r2, [pc, #92]	; (403478 <xTaskRemoveFromEventList+0x80>)
  40341c:	6811      	ldr	r1, [r2, #0]
  40341e:	2301      	movs	r3, #1
  403420:	4083      	lsls	r3, r0
  403422:	430b      	orrs	r3, r1
  403424:	6013      	str	r3, [r2, #0]
  403426:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40342a:	4629      	mov	r1, r5
  40342c:	4b13      	ldr	r3, [pc, #76]	; (40347c <xTaskRemoveFromEventList+0x84>)
  40342e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403432:	4b13      	ldr	r3, [pc, #76]	; (403480 <xTaskRemoveFromEventList+0x88>)
  403434:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  403436:	4b13      	ldr	r3, [pc, #76]	; (403484 <xTaskRemoveFromEventList+0x8c>)
  403438:	681b      	ldr	r3, [r3, #0]
  40343a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40343c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40343e:	429a      	cmp	r2, r3
  403440:	d913      	bls.n	40346a <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  403442:	2001      	movs	r0, #1
  403444:	4b10      	ldr	r3, [pc, #64]	; (403488 <xTaskRemoveFromEventList+0x90>)
  403446:	6018      	str	r0, [r3, #0]
  403448:	bd38      	pop	{r3, r4, r5, pc}
  40344a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40344e:	b672      	cpsid	i
  403450:	f383 8811 	msr	BASEPRI, r3
  403454:	f3bf 8f6f 	isb	sy
  403458:	f3bf 8f4f 	dsb	sy
  40345c:	b662      	cpsie	i
  40345e:	e7fe      	b.n	40345e <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  403460:	4629      	mov	r1, r5
  403462:	480a      	ldr	r0, [pc, #40]	; (40348c <xTaskRemoveFromEventList+0x94>)
  403464:	4b06      	ldr	r3, [pc, #24]	; (403480 <xTaskRemoveFromEventList+0x88>)
  403466:	4798      	blx	r3
  403468:	e7e5      	b.n	403436 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  40346a:	2000      	movs	r0, #0
}
  40346c:	bd38      	pop	{r3, r4, r5, pc}
  40346e:	bf00      	nop
  403470:	00401f39 	.word	0x00401f39
  403474:	2040c6e0 	.word	0x2040c6e0
  403478:	2040c6ec 	.word	0x2040c6ec
  40347c:	2040c674 	.word	0x2040c674
  403480:	00401eed 	.word	0x00401eed
  403484:	2040c668 	.word	0x2040c668
  403488:	2040c764 	.word	0x2040c764
  40348c:	2040c720 	.word	0x2040c720

00403490 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  403490:	b130      	cbz	r0, 4034a0 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  403492:	4a09      	ldr	r2, [pc, #36]	; (4034b8 <vTaskSetTimeOutState+0x28>)
  403494:	6812      	ldr	r2, [r2, #0]
  403496:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  403498:	4a08      	ldr	r2, [pc, #32]	; (4034bc <vTaskSetTimeOutState+0x2c>)
  40349a:	6812      	ldr	r2, [r2, #0]
  40349c:	6042      	str	r2, [r0, #4]
  40349e:	4770      	bx	lr
  4034a0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4034a4:	b672      	cpsid	i
  4034a6:	f383 8811 	msr	BASEPRI, r3
  4034aa:	f3bf 8f6f 	isb	sy
  4034ae:	f3bf 8f4f 	dsb	sy
  4034b2:	b662      	cpsie	i
  4034b4:	e7fe      	b.n	4034b4 <vTaskSetTimeOutState+0x24>
  4034b6:	bf00      	nop
  4034b8:	2040c71c 	.word	0x2040c71c
  4034bc:	2040c760 	.word	0x2040c760

004034c0 <xTaskCheckForTimeOut>:
{
  4034c0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  4034c2:	b1c0      	cbz	r0, 4034f6 <xTaskCheckForTimeOut+0x36>
  4034c4:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  4034c6:	b309      	cbz	r1, 40350c <xTaskCheckForTimeOut+0x4c>
  4034c8:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4034ca:	4b1d      	ldr	r3, [pc, #116]	; (403540 <xTaskCheckForTimeOut+0x80>)
  4034cc:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  4034ce:	4b1d      	ldr	r3, [pc, #116]	; (403544 <xTaskCheckForTimeOut+0x84>)
  4034d0:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  4034d2:	682b      	ldr	r3, [r5, #0]
  4034d4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4034d8:	d02e      	beq.n	403538 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4034da:	491b      	ldr	r1, [pc, #108]	; (403548 <xTaskCheckForTimeOut+0x88>)
  4034dc:	6809      	ldr	r1, [r1, #0]
  4034de:	6820      	ldr	r0, [r4, #0]
  4034e0:	4288      	cmp	r0, r1
  4034e2:	d002      	beq.n	4034ea <xTaskCheckForTimeOut+0x2a>
  4034e4:	6861      	ldr	r1, [r4, #4]
  4034e6:	428a      	cmp	r2, r1
  4034e8:	d228      	bcs.n	40353c <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  4034ea:	6861      	ldr	r1, [r4, #4]
  4034ec:	1a50      	subs	r0, r2, r1
  4034ee:	4283      	cmp	r3, r0
  4034f0:	d817      	bhi.n	403522 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  4034f2:	2401      	movs	r4, #1
  4034f4:	e01c      	b.n	403530 <xTaskCheckForTimeOut+0x70>
  4034f6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4034fa:	b672      	cpsid	i
  4034fc:	f383 8811 	msr	BASEPRI, r3
  403500:	f3bf 8f6f 	isb	sy
  403504:	f3bf 8f4f 	dsb	sy
  403508:	b662      	cpsie	i
  40350a:	e7fe      	b.n	40350a <xTaskCheckForTimeOut+0x4a>
  40350c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403510:	b672      	cpsid	i
  403512:	f383 8811 	msr	BASEPRI, r3
  403516:	f3bf 8f6f 	isb	sy
  40351a:	f3bf 8f4f 	dsb	sy
  40351e:	b662      	cpsie	i
  403520:	e7fe      	b.n	403520 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  403522:	1a9b      	subs	r3, r3, r2
  403524:	440b      	add	r3, r1
  403526:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  403528:	4620      	mov	r0, r4
  40352a:	4b08      	ldr	r3, [pc, #32]	; (40354c <xTaskCheckForTimeOut+0x8c>)
  40352c:	4798      	blx	r3
			xReturn = pdFALSE;
  40352e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  403530:	4b07      	ldr	r3, [pc, #28]	; (403550 <xTaskCheckForTimeOut+0x90>)
  403532:	4798      	blx	r3
}
  403534:	4620      	mov	r0, r4
  403536:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  403538:	2400      	movs	r4, #0
  40353a:	e7f9      	b.n	403530 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  40353c:	2401      	movs	r4, #1
  40353e:	e7f7      	b.n	403530 <xTaskCheckForTimeOut+0x70>
  403540:	0040201d 	.word	0x0040201d
  403544:	2040c760 	.word	0x2040c760
  403548:	2040c71c 	.word	0x2040c71c
  40354c:	00403491 	.word	0x00403491
  403550:	00402069 	.word	0x00402069

00403554 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  403554:	2201      	movs	r2, #1
  403556:	4b01      	ldr	r3, [pc, #4]	; (40355c <vTaskMissedYield+0x8>)
  403558:	601a      	str	r2, [r3, #0]
  40355a:	4770      	bx	lr
  40355c:	2040c764 	.word	0x2040c764

00403560 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  403560:	4b05      	ldr	r3, [pc, #20]	; (403578 <xTaskGetSchedulerState+0x18>)
  403562:	681b      	ldr	r3, [r3, #0]
  403564:	b133      	cbz	r3, 403574 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  403566:	4b05      	ldr	r3, [pc, #20]	; (40357c <xTaskGetSchedulerState+0x1c>)
  403568:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40356a:	2b00      	cmp	r3, #0
  40356c:	bf0c      	ite	eq
  40356e:	2002      	moveq	r0, #2
  403570:	2000      	movne	r0, #0
  403572:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  403574:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  403576:	4770      	bx	lr
  403578:	2040c734 	.word	0x2040c734
  40357c:	2040c6e0 	.word	0x2040c6e0

00403580 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  403580:	2800      	cmp	r0, #0
  403582:	d044      	beq.n	40360e <vTaskPriorityInherit+0x8e>
	{
  403584:	b538      	push	{r3, r4, r5, lr}
  403586:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  403588:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40358a:	4921      	ldr	r1, [pc, #132]	; (403610 <vTaskPriorityInherit+0x90>)
  40358c:	6809      	ldr	r1, [r1, #0]
  40358e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403590:	428a      	cmp	r2, r1
  403592:	d214      	bcs.n	4035be <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  403594:	6981      	ldr	r1, [r0, #24]
  403596:	2900      	cmp	r1, #0
  403598:	db05      	blt.n	4035a6 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40359a:	491d      	ldr	r1, [pc, #116]	; (403610 <vTaskPriorityInherit+0x90>)
  40359c:	6809      	ldr	r1, [r1, #0]
  40359e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4035a0:	f1c1 0105 	rsb	r1, r1, #5
  4035a4:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4035a6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4035aa:	491a      	ldr	r1, [pc, #104]	; (403614 <vTaskPriorityInherit+0x94>)
  4035ac:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4035b0:	6961      	ldr	r1, [r4, #20]
  4035b2:	4291      	cmp	r1, r2
  4035b4:	d004      	beq.n	4035c0 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4035b6:	4a16      	ldr	r2, [pc, #88]	; (403610 <vTaskPriorityInherit+0x90>)
  4035b8:	6812      	ldr	r2, [r2, #0]
  4035ba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  4035bc:	62e2      	str	r2, [r4, #44]	; 0x2c
  4035be:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4035c0:	1d25      	adds	r5, r4, #4
  4035c2:	4628      	mov	r0, r5
  4035c4:	4b14      	ldr	r3, [pc, #80]	; (403618 <vTaskPriorityInherit+0x98>)
  4035c6:	4798      	blx	r3
  4035c8:	b970      	cbnz	r0, 4035e8 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4035ca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4035cc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4035d0:	4a10      	ldr	r2, [pc, #64]	; (403614 <vTaskPriorityInherit+0x94>)
  4035d2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4035d6:	b93a      	cbnz	r2, 4035e8 <vTaskPriorityInherit+0x68>
  4035d8:	4810      	ldr	r0, [pc, #64]	; (40361c <vTaskPriorityInherit+0x9c>)
  4035da:	6802      	ldr	r2, [r0, #0]
  4035dc:	2101      	movs	r1, #1
  4035de:	fa01 f303 	lsl.w	r3, r1, r3
  4035e2:	ea22 0303 	bic.w	r3, r2, r3
  4035e6:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4035e8:	4b09      	ldr	r3, [pc, #36]	; (403610 <vTaskPriorityInherit+0x90>)
  4035ea:	681b      	ldr	r3, [r3, #0]
  4035ec:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  4035ee:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  4035f0:	4a0a      	ldr	r2, [pc, #40]	; (40361c <vTaskPriorityInherit+0x9c>)
  4035f2:	6811      	ldr	r1, [r2, #0]
  4035f4:	2301      	movs	r3, #1
  4035f6:	4083      	lsls	r3, r0
  4035f8:	430b      	orrs	r3, r1
  4035fa:	6013      	str	r3, [r2, #0]
  4035fc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403600:	4629      	mov	r1, r5
  403602:	4b04      	ldr	r3, [pc, #16]	; (403614 <vTaskPriorityInherit+0x94>)
  403604:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403608:	4b05      	ldr	r3, [pc, #20]	; (403620 <vTaskPriorityInherit+0xa0>)
  40360a:	4798      	blx	r3
  40360c:	bd38      	pop	{r3, r4, r5, pc}
  40360e:	4770      	bx	lr
  403610:	2040c668 	.word	0x2040c668
  403614:	2040c674 	.word	0x2040c674
  403618:	00401f39 	.word	0x00401f39
  40361c:	2040c6ec 	.word	0x2040c6ec
  403620:	00401eed 	.word	0x00401eed

00403624 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  403624:	2800      	cmp	r0, #0
  403626:	d04d      	beq.n	4036c4 <xTaskPriorityDisinherit+0xa0>
	{
  403628:	b538      	push	{r3, r4, r5, lr}
  40362a:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  40362c:	4a27      	ldr	r2, [pc, #156]	; (4036cc <xTaskPriorityDisinherit+0xa8>)
  40362e:	6812      	ldr	r2, [r2, #0]
  403630:	4290      	cmp	r0, r2
  403632:	d00a      	beq.n	40364a <xTaskPriorityDisinherit+0x26>
  403634:	f04f 0380 	mov.w	r3, #128	; 0x80
  403638:	b672      	cpsid	i
  40363a:	f383 8811 	msr	BASEPRI, r3
  40363e:	f3bf 8f6f 	isb	sy
  403642:	f3bf 8f4f 	dsb	sy
  403646:	b662      	cpsie	i
  403648:	e7fe      	b.n	403648 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  40364a:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40364c:	b952      	cbnz	r2, 403664 <xTaskPriorityDisinherit+0x40>
  40364e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403652:	b672      	cpsid	i
  403654:	f383 8811 	msr	BASEPRI, r3
  403658:	f3bf 8f6f 	isb	sy
  40365c:	f3bf 8f4f 	dsb	sy
  403660:	b662      	cpsie	i
  403662:	e7fe      	b.n	403662 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  403664:	3a01      	subs	r2, #1
  403666:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  403668:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  40366a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  40366c:	4288      	cmp	r0, r1
  40366e:	d02b      	beq.n	4036c8 <xTaskPriorityDisinherit+0xa4>
  403670:	bb52      	cbnz	r2, 4036c8 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403672:	1d25      	adds	r5, r4, #4
  403674:	4628      	mov	r0, r5
  403676:	4b16      	ldr	r3, [pc, #88]	; (4036d0 <xTaskPriorityDisinherit+0xac>)
  403678:	4798      	blx	r3
  40367a:	b968      	cbnz	r0, 403698 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  40367c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  40367e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403682:	4b14      	ldr	r3, [pc, #80]	; (4036d4 <xTaskPriorityDisinherit+0xb0>)
  403684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403688:	b933      	cbnz	r3, 403698 <xTaskPriorityDisinherit+0x74>
  40368a:	4813      	ldr	r0, [pc, #76]	; (4036d8 <xTaskPriorityDisinherit+0xb4>)
  40368c:	6803      	ldr	r3, [r0, #0]
  40368e:	2201      	movs	r2, #1
  403690:	408a      	lsls	r2, r1
  403692:	ea23 0302 	bic.w	r3, r3, r2
  403696:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  403698:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  40369a:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40369c:	f1c0 0305 	rsb	r3, r0, #5
  4036a0:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  4036a2:	4a0d      	ldr	r2, [pc, #52]	; (4036d8 <xTaskPriorityDisinherit+0xb4>)
  4036a4:	6811      	ldr	r1, [r2, #0]
  4036a6:	2401      	movs	r4, #1
  4036a8:	fa04 f300 	lsl.w	r3, r4, r0
  4036ac:	430b      	orrs	r3, r1
  4036ae:	6013      	str	r3, [r2, #0]
  4036b0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4036b4:	4629      	mov	r1, r5
  4036b6:	4b07      	ldr	r3, [pc, #28]	; (4036d4 <xTaskPriorityDisinherit+0xb0>)
  4036b8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4036bc:	4b07      	ldr	r3, [pc, #28]	; (4036dc <xTaskPriorityDisinherit+0xb8>)
  4036be:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  4036c0:	4620      	mov	r0, r4
  4036c2:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  4036c4:	2000      	movs	r0, #0
  4036c6:	4770      	bx	lr
  4036c8:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4036ca:	bd38      	pop	{r3, r4, r5, pc}
  4036cc:	2040c668 	.word	0x2040c668
  4036d0:	00401f39 	.word	0x00401f39
  4036d4:	2040c674 	.word	0x2040c674
  4036d8:	2040c6ec 	.word	0x2040c6ec
  4036dc:	00401eed 	.word	0x00401eed

004036e0 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  4036e0:	4b05      	ldr	r3, [pc, #20]	; (4036f8 <pvTaskIncrementMutexHeldCount+0x18>)
  4036e2:	681b      	ldr	r3, [r3, #0]
  4036e4:	b123      	cbz	r3, 4036f0 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  4036e6:	4b04      	ldr	r3, [pc, #16]	; (4036f8 <pvTaskIncrementMutexHeldCount+0x18>)
  4036e8:	681a      	ldr	r2, [r3, #0]
  4036ea:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  4036ec:	3301      	adds	r3, #1
  4036ee:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  4036f0:	4b01      	ldr	r3, [pc, #4]	; (4036f8 <pvTaskIncrementMutexHeldCount+0x18>)
  4036f2:	6818      	ldr	r0, [r3, #0]
	}
  4036f4:	4770      	bx	lr
  4036f6:	bf00      	nop
  4036f8:	2040c668 	.word	0x2040c668

004036fc <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  4036fc:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4036fe:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403700:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  403702:	4291      	cmp	r1, r2
  403704:	d80c      	bhi.n	403720 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  403706:	1ad2      	subs	r2, r2, r3
  403708:	6983      	ldr	r3, [r0, #24]
  40370a:	429a      	cmp	r2, r3
  40370c:	d301      	bcc.n	403712 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  40370e:	2001      	movs	r0, #1
  403710:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  403712:	1d01      	adds	r1, r0, #4
  403714:	4b09      	ldr	r3, [pc, #36]	; (40373c <prvInsertTimerInActiveList+0x40>)
  403716:	6818      	ldr	r0, [r3, #0]
  403718:	4b09      	ldr	r3, [pc, #36]	; (403740 <prvInsertTimerInActiveList+0x44>)
  40371a:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  40371c:	2000      	movs	r0, #0
  40371e:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  403720:	429a      	cmp	r2, r3
  403722:	d203      	bcs.n	40372c <prvInsertTimerInActiveList+0x30>
  403724:	4299      	cmp	r1, r3
  403726:	d301      	bcc.n	40372c <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  403728:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  40372a:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40372c:	1d01      	adds	r1, r0, #4
  40372e:	4b05      	ldr	r3, [pc, #20]	; (403744 <prvInsertTimerInActiveList+0x48>)
  403730:	6818      	ldr	r0, [r3, #0]
  403732:	4b03      	ldr	r3, [pc, #12]	; (403740 <prvInsertTimerInActiveList+0x44>)
  403734:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  403736:	2000      	movs	r0, #0
  403738:	bd08      	pop	{r3, pc}
  40373a:	bf00      	nop
  40373c:	2040c76c 	.word	0x2040c76c
  403740:	00401f05 	.word	0x00401f05
  403744:	2040c768 	.word	0x2040c768

00403748 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  403748:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  40374a:	4b15      	ldr	r3, [pc, #84]	; (4037a0 <prvCheckForValidListAndQueue+0x58>)
  40374c:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  40374e:	4b15      	ldr	r3, [pc, #84]	; (4037a4 <prvCheckForValidListAndQueue+0x5c>)
  403750:	681b      	ldr	r3, [r3, #0]
  403752:	b113      	cbz	r3, 40375a <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  403754:	4b14      	ldr	r3, [pc, #80]	; (4037a8 <prvCheckForValidListAndQueue+0x60>)
  403756:	4798      	blx	r3
  403758:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  40375a:	4d14      	ldr	r5, [pc, #80]	; (4037ac <prvCheckForValidListAndQueue+0x64>)
  40375c:	4628      	mov	r0, r5
  40375e:	4e14      	ldr	r6, [pc, #80]	; (4037b0 <prvCheckForValidListAndQueue+0x68>)
  403760:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  403762:	4c14      	ldr	r4, [pc, #80]	; (4037b4 <prvCheckForValidListAndQueue+0x6c>)
  403764:	4620      	mov	r0, r4
  403766:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  403768:	4b13      	ldr	r3, [pc, #76]	; (4037b8 <prvCheckForValidListAndQueue+0x70>)
  40376a:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  40376c:	4b13      	ldr	r3, [pc, #76]	; (4037bc <prvCheckForValidListAndQueue+0x74>)
  40376e:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  403770:	2200      	movs	r2, #0
  403772:	2110      	movs	r1, #16
  403774:	2005      	movs	r0, #5
  403776:	4b12      	ldr	r3, [pc, #72]	; (4037c0 <prvCheckForValidListAndQueue+0x78>)
  403778:	4798      	blx	r3
  40377a:	4b0a      	ldr	r3, [pc, #40]	; (4037a4 <prvCheckForValidListAndQueue+0x5c>)
  40377c:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  40377e:	b118      	cbz	r0, 403788 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  403780:	4910      	ldr	r1, [pc, #64]	; (4037c4 <prvCheckForValidListAndQueue+0x7c>)
  403782:	4b11      	ldr	r3, [pc, #68]	; (4037c8 <prvCheckForValidListAndQueue+0x80>)
  403784:	4798      	blx	r3
  403786:	e7e5      	b.n	403754 <prvCheckForValidListAndQueue+0xc>
  403788:	f04f 0380 	mov.w	r3, #128	; 0x80
  40378c:	b672      	cpsid	i
  40378e:	f383 8811 	msr	BASEPRI, r3
  403792:	f3bf 8f6f 	isb	sy
  403796:	f3bf 8f4f 	dsb	sy
  40379a:	b662      	cpsie	i
  40379c:	e7fe      	b.n	40379c <prvCheckForValidListAndQueue+0x54>
  40379e:	bf00      	nop
  4037a0:	0040201d 	.word	0x0040201d
  4037a4:	2040c79c 	.word	0x2040c79c
  4037a8:	00402069 	.word	0x00402069
  4037ac:	2040c770 	.word	0x2040c770
  4037b0:	00401ed1 	.word	0x00401ed1
  4037b4:	2040c784 	.word	0x2040c784
  4037b8:	2040c768 	.word	0x2040c768
  4037bc:	2040c76c 	.word	0x2040c76c
  4037c0:	00402575 	.word	0x00402575
  4037c4:	004071e0 	.word	0x004071e0
  4037c8:	00402aa5 	.word	0x00402aa5

004037cc <xTimerCreateTimerTask>:
{
  4037cc:	b510      	push	{r4, lr}
  4037ce:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  4037d0:	4b0f      	ldr	r3, [pc, #60]	; (403810 <xTimerCreateTimerTask+0x44>)
  4037d2:	4798      	blx	r3
	if( xTimerQueue != NULL )
  4037d4:	4b0f      	ldr	r3, [pc, #60]	; (403814 <xTimerCreateTimerTask+0x48>)
  4037d6:	681b      	ldr	r3, [r3, #0]
  4037d8:	b173      	cbz	r3, 4037f8 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4037da:	2300      	movs	r3, #0
  4037dc:	9303      	str	r3, [sp, #12]
  4037de:	9302      	str	r3, [sp, #8]
  4037e0:	9301      	str	r3, [sp, #4]
  4037e2:	2204      	movs	r2, #4
  4037e4:	9200      	str	r2, [sp, #0]
  4037e6:	f44f 7282 	mov.w	r2, #260	; 0x104
  4037ea:	490b      	ldr	r1, [pc, #44]	; (403818 <xTimerCreateTimerTask+0x4c>)
  4037ec:	480b      	ldr	r0, [pc, #44]	; (40381c <xTimerCreateTimerTask+0x50>)
  4037ee:	4c0c      	ldr	r4, [pc, #48]	; (403820 <xTimerCreateTimerTask+0x54>)
  4037f0:	47a0      	blx	r4
	configASSERT( xReturn );
  4037f2:	b108      	cbz	r0, 4037f8 <xTimerCreateTimerTask+0x2c>
}
  4037f4:	b004      	add	sp, #16
  4037f6:	bd10      	pop	{r4, pc}
  4037f8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4037fc:	b672      	cpsid	i
  4037fe:	f383 8811 	msr	BASEPRI, r3
  403802:	f3bf 8f6f 	isb	sy
  403806:	f3bf 8f4f 	dsb	sy
  40380a:	b662      	cpsie	i
  40380c:	e7fe      	b.n	40380c <xTimerCreateTimerTask+0x40>
  40380e:	bf00      	nop
  403810:	00403749 	.word	0x00403749
  403814:	2040c79c 	.word	0x2040c79c
  403818:	004071e8 	.word	0x004071e8
  40381c:	0040394d 	.word	0x0040394d
  403820:	00402bb5 	.word	0x00402bb5

00403824 <xTimerGenericCommand>:
	configASSERT( xTimer );
  403824:	b1d8      	cbz	r0, 40385e <xTimerGenericCommand+0x3a>
{
  403826:	b530      	push	{r4, r5, lr}
  403828:	b085      	sub	sp, #20
  40382a:	4615      	mov	r5, r2
  40382c:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  40382e:	4a15      	ldr	r2, [pc, #84]	; (403884 <xTimerGenericCommand+0x60>)
  403830:	6810      	ldr	r0, [r2, #0]
  403832:	b320      	cbz	r0, 40387e <xTimerGenericCommand+0x5a>
  403834:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  403836:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  403838:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  40383a:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  40383c:	2905      	cmp	r1, #5
  40383e:	dc19      	bgt.n	403874 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  403840:	4b11      	ldr	r3, [pc, #68]	; (403888 <xTimerGenericCommand+0x64>)
  403842:	4798      	blx	r3
  403844:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  403846:	f04f 0300 	mov.w	r3, #0
  40384a:	bf0c      	ite	eq
  40384c:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  40384e:	461a      	movne	r2, r3
  403850:	4669      	mov	r1, sp
  403852:	480c      	ldr	r0, [pc, #48]	; (403884 <xTimerGenericCommand+0x60>)
  403854:	6800      	ldr	r0, [r0, #0]
  403856:	4c0d      	ldr	r4, [pc, #52]	; (40388c <xTimerGenericCommand+0x68>)
  403858:	47a0      	blx	r4
}
  40385a:	b005      	add	sp, #20
  40385c:	bd30      	pop	{r4, r5, pc}
  40385e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403862:	b672      	cpsid	i
  403864:	f383 8811 	msr	BASEPRI, r3
  403868:	f3bf 8f6f 	isb	sy
  40386c:	f3bf 8f4f 	dsb	sy
  403870:	b662      	cpsie	i
  403872:	e7fe      	b.n	403872 <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403874:	2300      	movs	r3, #0
  403876:	4669      	mov	r1, sp
  403878:	4c05      	ldr	r4, [pc, #20]	; (403890 <xTimerGenericCommand+0x6c>)
  40387a:	47a0      	blx	r4
  40387c:	e7ed      	b.n	40385a <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  40387e:	2000      	movs	r0, #0
	return xReturn;
  403880:	e7eb      	b.n	40385a <xTimerGenericCommand+0x36>
  403882:	bf00      	nop
  403884:	2040c79c 	.word	0x2040c79c
  403888:	00403561 	.word	0x00403561
  40388c:	004025f1 	.word	0x004025f1
  403890:	004027d5 	.word	0x004027d5

00403894 <prvSampleTimeNow>:
{
  403894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403898:	b082      	sub	sp, #8
  40389a:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  40389c:	4b24      	ldr	r3, [pc, #144]	; (403930 <prvSampleTimeNow+0x9c>)
  40389e:	4798      	blx	r3
  4038a0:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  4038a2:	4b24      	ldr	r3, [pc, #144]	; (403934 <prvSampleTimeNow+0xa0>)
  4038a4:	681b      	ldr	r3, [r3, #0]
  4038a6:	4298      	cmp	r0, r3
  4038a8:	d31b      	bcc.n	4038e2 <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  4038aa:	2300      	movs	r3, #0
  4038ac:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  4038b0:	4b20      	ldr	r3, [pc, #128]	; (403934 <prvSampleTimeNow+0xa0>)
  4038b2:	601f      	str	r7, [r3, #0]
}
  4038b4:	4638      	mov	r0, r7
  4038b6:	b002      	add	sp, #8
  4038b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4038bc:	2100      	movs	r1, #0
  4038be:	9100      	str	r1, [sp, #0]
  4038c0:	460b      	mov	r3, r1
  4038c2:	4652      	mov	r2, sl
  4038c4:	4620      	mov	r0, r4
  4038c6:	4c1c      	ldr	r4, [pc, #112]	; (403938 <prvSampleTimeNow+0xa4>)
  4038c8:	47a0      	blx	r4
				configASSERT( xResult );
  4038ca:	b960      	cbnz	r0, 4038e6 <prvSampleTimeNow+0x52>
  4038cc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4038d0:	b672      	cpsid	i
  4038d2:	f383 8811 	msr	BASEPRI, r3
  4038d6:	f3bf 8f6f 	isb	sy
  4038da:	f3bf 8f4f 	dsb	sy
  4038de:	b662      	cpsie	i
  4038e0:	e7fe      	b.n	4038e0 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4038e2:	4d16      	ldr	r5, [pc, #88]	; (40393c <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4038e4:	4e16      	ldr	r6, [pc, #88]	; (403940 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4038e6:	682b      	ldr	r3, [r5, #0]
  4038e8:	681a      	ldr	r2, [r3, #0]
  4038ea:	b1c2      	cbz	r2, 40391e <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4038ec:	68db      	ldr	r3, [r3, #12]
  4038ee:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4038f2:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4038f4:	f104 0904 	add.w	r9, r4, #4
  4038f8:	4648      	mov	r0, r9
  4038fa:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4038fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4038fe:	4620      	mov	r0, r4
  403900:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403902:	69e3      	ldr	r3, [r4, #28]
  403904:	2b01      	cmp	r3, #1
  403906:	d1ee      	bne.n	4038e6 <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403908:	69a3      	ldr	r3, [r4, #24]
  40390a:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  40390c:	459a      	cmp	sl, r3
  40390e:	d2d5      	bcs.n	4038bc <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  403910:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403912:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403914:	4649      	mov	r1, r9
  403916:	6828      	ldr	r0, [r5, #0]
  403918:	4b0a      	ldr	r3, [pc, #40]	; (403944 <prvSampleTimeNow+0xb0>)
  40391a:	4798      	blx	r3
  40391c:	e7e3      	b.n	4038e6 <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  40391e:	4a0a      	ldr	r2, [pc, #40]	; (403948 <prvSampleTimeNow+0xb4>)
  403920:	6810      	ldr	r0, [r2, #0]
  403922:	4906      	ldr	r1, [pc, #24]	; (40393c <prvSampleTimeNow+0xa8>)
  403924:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  403926:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  403928:	2301      	movs	r3, #1
  40392a:	f8c8 3000 	str.w	r3, [r8]
  40392e:	e7bf      	b.n	4038b0 <prvSampleTimeNow+0x1c>
  403930:	00402e85 	.word	0x00402e85
  403934:	2040c798 	.word	0x2040c798
  403938:	00403825 	.word	0x00403825
  40393c:	2040c768 	.word	0x2040c768
  403940:	00401f39 	.word	0x00401f39
  403944:	00401f05 	.word	0x00401f05
  403948:	2040c76c 	.word	0x2040c76c

0040394c <prvTimerTask>:
{
  40394c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403950:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403952:	4e75      	ldr	r6, [pc, #468]	; (403b28 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  403954:	4f75      	ldr	r7, [pc, #468]	; (403b2c <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  403956:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 403b54 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40395a:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 403b58 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40395e:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  403960:	681a      	ldr	r2, [r3, #0]
  403962:	2a00      	cmp	r2, #0
  403964:	f000 80ce 	beq.w	403b04 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403968:	68db      	ldr	r3, [r3, #12]
  40396a:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  40396c:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40396e:	a804      	add	r0, sp, #16
  403970:	4b6f      	ldr	r3, [pc, #444]	; (403b30 <prvTimerTask+0x1e4>)
  403972:	4798      	blx	r3
  403974:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403976:	9b04      	ldr	r3, [sp, #16]
  403978:	2b00      	cmp	r3, #0
  40397a:	d144      	bne.n	403a06 <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  40397c:	42a0      	cmp	r0, r4
  40397e:	d212      	bcs.n	4039a6 <prvTimerTask+0x5a>
  403980:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  403982:	1b61      	subs	r1, r4, r5
  403984:	4b6b      	ldr	r3, [pc, #428]	; (403b34 <prvTimerTask+0x1e8>)
  403986:	6818      	ldr	r0, [r3, #0]
  403988:	4b6b      	ldr	r3, [pc, #428]	; (403b38 <prvTimerTask+0x1ec>)
  40398a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40398c:	4b6b      	ldr	r3, [pc, #428]	; (403b3c <prvTimerTask+0x1f0>)
  40398e:	4798      	blx	r3
  403990:	2800      	cmp	r0, #0
  403992:	d13a      	bne.n	403a0a <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  403994:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403998:	f8c9 3000 	str.w	r3, [r9]
  40399c:	f3bf 8f4f 	dsb	sy
  4039a0:	f3bf 8f6f 	isb	sy
  4039a4:	e031      	b.n	403a0a <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  4039a6:	4b65      	ldr	r3, [pc, #404]	; (403b3c <prvTimerTask+0x1f0>)
  4039a8:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4039aa:	6833      	ldr	r3, [r6, #0]
  4039ac:	68db      	ldr	r3, [r3, #12]
  4039ae:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4039b2:	f10a 0004 	add.w	r0, sl, #4
  4039b6:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4039b8:	f8da 301c 	ldr.w	r3, [sl, #28]
  4039bc:	2b01      	cmp	r3, #1
  4039be:	d004      	beq.n	4039ca <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4039c0:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  4039c4:	4650      	mov	r0, sl
  4039c6:	4798      	blx	r3
  4039c8:	e01f      	b.n	403a0a <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  4039ca:	f8da 1018 	ldr.w	r1, [sl, #24]
  4039ce:	4623      	mov	r3, r4
  4039d0:	462a      	mov	r2, r5
  4039d2:	4421      	add	r1, r4
  4039d4:	4650      	mov	r0, sl
  4039d6:	4d5a      	ldr	r5, [pc, #360]	; (403b40 <prvTimerTask+0x1f4>)
  4039d8:	47a8      	blx	r5
  4039da:	2801      	cmp	r0, #1
  4039dc:	d1f0      	bne.n	4039c0 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4039de:	2100      	movs	r1, #0
  4039e0:	9100      	str	r1, [sp, #0]
  4039e2:	460b      	mov	r3, r1
  4039e4:	4622      	mov	r2, r4
  4039e6:	4650      	mov	r0, sl
  4039e8:	4c56      	ldr	r4, [pc, #344]	; (403b44 <prvTimerTask+0x1f8>)
  4039ea:	47a0      	blx	r4
			configASSERT( xResult );
  4039ec:	2800      	cmp	r0, #0
  4039ee:	d1e7      	bne.n	4039c0 <prvTimerTask+0x74>
  4039f0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4039f4:	b672      	cpsid	i
  4039f6:	f383 8811 	msr	BASEPRI, r3
  4039fa:	f3bf 8f6f 	isb	sy
  4039fe:	f3bf 8f4f 	dsb	sy
  403a02:	b662      	cpsie	i
  403a04:	e7fe      	b.n	403a04 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  403a06:	4b4d      	ldr	r3, [pc, #308]	; (403b3c <prvTimerTask+0x1f0>)
  403a08:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403a0a:	4d4a      	ldr	r5, [pc, #296]	; (403b34 <prvTimerTask+0x1e8>)
  403a0c:	4c4e      	ldr	r4, [pc, #312]	; (403b48 <prvTimerTask+0x1fc>)
  403a0e:	e006      	b.n	403a1e <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403a10:	9907      	ldr	r1, [sp, #28]
  403a12:	9806      	ldr	r0, [sp, #24]
  403a14:	9b05      	ldr	r3, [sp, #20]
  403a16:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403a18:	9b04      	ldr	r3, [sp, #16]
  403a1a:	2b00      	cmp	r3, #0
  403a1c:	da09      	bge.n	403a32 <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403a1e:	2300      	movs	r3, #0
  403a20:	461a      	mov	r2, r3
  403a22:	a904      	add	r1, sp, #16
  403a24:	6828      	ldr	r0, [r5, #0]
  403a26:	47a0      	blx	r4
  403a28:	2800      	cmp	r0, #0
  403a2a:	d098      	beq.n	40395e <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  403a2c:	9b04      	ldr	r3, [sp, #16]
  403a2e:	2b00      	cmp	r3, #0
  403a30:	dbee      	blt.n	403a10 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  403a32:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403a36:	f8da 3014 	ldr.w	r3, [sl, #20]
  403a3a:	b113      	cbz	r3, 403a42 <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403a3c:	f10a 0004 	add.w	r0, sl, #4
  403a40:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403a42:	a803      	add	r0, sp, #12
  403a44:	4b3a      	ldr	r3, [pc, #232]	; (403b30 <prvTimerTask+0x1e4>)
  403a46:	4798      	blx	r3
			switch( xMessage.xMessageID )
  403a48:	9b04      	ldr	r3, [sp, #16]
  403a4a:	2b09      	cmp	r3, #9
  403a4c:	d8e7      	bhi.n	403a1e <prvTimerTask+0xd2>
  403a4e:	a201      	add	r2, pc, #4	; (adr r2, 403a54 <prvTimerTask+0x108>)
  403a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403a54:	00403a7d 	.word	0x00403a7d
  403a58:	00403a7d 	.word	0x00403a7d
  403a5c:	00403a7d 	.word	0x00403a7d
  403a60:	00403a1f 	.word	0x00403a1f
  403a64:	00403ad1 	.word	0x00403ad1
  403a68:	00403afd 	.word	0x00403afd
  403a6c:	00403a7d 	.word	0x00403a7d
  403a70:	00403a7d 	.word	0x00403a7d
  403a74:	00403a1f 	.word	0x00403a1f
  403a78:	00403ad1 	.word	0x00403ad1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  403a7c:	9c05      	ldr	r4, [sp, #20]
  403a7e:	f8da 1018 	ldr.w	r1, [sl, #24]
  403a82:	4623      	mov	r3, r4
  403a84:	4602      	mov	r2, r0
  403a86:	4421      	add	r1, r4
  403a88:	4650      	mov	r0, sl
  403a8a:	4c2d      	ldr	r4, [pc, #180]	; (403b40 <prvTimerTask+0x1f4>)
  403a8c:	47a0      	blx	r4
  403a8e:	2801      	cmp	r0, #1
  403a90:	d1bc      	bne.n	403a0c <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403a92:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403a96:	4650      	mov	r0, sl
  403a98:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403a9a:	f8da 301c 	ldr.w	r3, [sl, #28]
  403a9e:	2b01      	cmp	r3, #1
  403aa0:	d1b4      	bne.n	403a0c <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403aa2:	f8da 2018 	ldr.w	r2, [sl, #24]
  403aa6:	2100      	movs	r1, #0
  403aa8:	9100      	str	r1, [sp, #0]
  403aaa:	460b      	mov	r3, r1
  403aac:	9805      	ldr	r0, [sp, #20]
  403aae:	4402      	add	r2, r0
  403ab0:	4650      	mov	r0, sl
  403ab2:	4c24      	ldr	r4, [pc, #144]	; (403b44 <prvTimerTask+0x1f8>)
  403ab4:	47a0      	blx	r4
							configASSERT( xResult );
  403ab6:	2800      	cmp	r0, #0
  403ab8:	d1a8      	bne.n	403a0c <prvTimerTask+0xc0>
  403aba:	f04f 0380 	mov.w	r3, #128	; 0x80
  403abe:	b672      	cpsid	i
  403ac0:	f383 8811 	msr	BASEPRI, r3
  403ac4:	f3bf 8f6f 	isb	sy
  403ac8:	f3bf 8f4f 	dsb	sy
  403acc:	b662      	cpsie	i
  403ace:	e7fe      	b.n	403ace <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403ad0:	9905      	ldr	r1, [sp, #20]
  403ad2:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403ad6:	b131      	cbz	r1, 403ae6 <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403ad8:	4603      	mov	r3, r0
  403ada:	4602      	mov	r2, r0
  403adc:	4401      	add	r1, r0
  403ade:	4650      	mov	r0, sl
  403ae0:	4c17      	ldr	r4, [pc, #92]	; (403b40 <prvTimerTask+0x1f4>)
  403ae2:	47a0      	blx	r4
  403ae4:	e792      	b.n	403a0c <prvTimerTask+0xc0>
  403ae6:	f04f 0380 	mov.w	r3, #128	; 0x80
  403aea:	b672      	cpsid	i
  403aec:	f383 8811 	msr	BASEPRI, r3
  403af0:	f3bf 8f6f 	isb	sy
  403af4:	f3bf 8f4f 	dsb	sy
  403af8:	b662      	cpsie	i
  403afa:	e7fe      	b.n	403afa <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403afc:	4650      	mov	r0, sl
  403afe:	4b13      	ldr	r3, [pc, #76]	; (403b4c <prvTimerTask+0x200>)
  403b00:	4798      	blx	r3
  403b02:	e783      	b.n	403a0c <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403b04:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403b06:	a804      	add	r0, sp, #16
  403b08:	4b09      	ldr	r3, [pc, #36]	; (403b30 <prvTimerTask+0x1e4>)
  403b0a:	4798      	blx	r3
  403b0c:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403b0e:	9b04      	ldr	r3, [sp, #16]
  403b10:	2b00      	cmp	r3, #0
  403b12:	f47f af78 	bne.w	403a06 <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  403b16:	4b0e      	ldr	r3, [pc, #56]	; (403b50 <prvTimerTask+0x204>)
  403b18:	681b      	ldr	r3, [r3, #0]
  403b1a:	681a      	ldr	r2, [r3, #0]
  403b1c:	fab2 f282 	clz	r2, r2
  403b20:	0952      	lsrs	r2, r2, #5
  403b22:	2400      	movs	r4, #0
  403b24:	e72d      	b.n	403982 <prvTimerTask+0x36>
  403b26:	bf00      	nop
  403b28:	2040c768 	.word	0x2040c768
  403b2c:	00402e75 	.word	0x00402e75
  403b30:	00403895 	.word	0x00403895
  403b34:	2040c79c 	.word	0x2040c79c
  403b38:	00402ad9 	.word	0x00402ad9
  403b3c:	00402fdd 	.word	0x00402fdd
  403b40:	004036fd 	.word	0x004036fd
  403b44:	00403825 	.word	0x00403825
  403b48:	004028d5 	.word	0x004028d5
  403b4c:	004022e9 	.word	0x004022e9
  403b50:	2040c76c 	.word	0x2040c76c
  403b54:	e000ed04 	.word	0xe000ed04
  403b58:	00401f39 	.word	0x00401f39

00403b5c <but1_callback>:
/* callbacks                                                            */
/************************************************************************/


void but1_callback(void)
{
  403b5c:	b508      	push	{r3, lr}
	BUT1.but_flag = true;
  403b5e:	4b09      	ldr	r3, [pc, #36]	; (403b84 <but1_callback+0x28>)
  403b60:	2201      	movs	r2, #1
  403b62:	741a      	strb	r2, [r3, #16]
	if(!pio_get(BUT1.PIO_NAME, PIO_INPUT, BUT1.PIO_MASK))
  403b64:	68da      	ldr	r2, [r3, #12]
  403b66:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403b6a:	6818      	ldr	r0, [r3, #0]
  403b6c:	4b06      	ldr	r3, [pc, #24]	; (403b88 <but1_callback+0x2c>)
  403b6e:	4798      	blx	r3
  403b70:	b118      	cbz	r0, 403b7a <but1_callback+0x1e>
	but_status = APERTADO;
	else
	but_status = LIBERADO;
  403b72:	2230      	movs	r2, #48	; 0x30
  403b74:	4b05      	ldr	r3, [pc, #20]	; (403b8c <but1_callback+0x30>)
  403b76:	701a      	strb	r2, [r3, #0]
  403b78:	bd08      	pop	{r3, pc}
	but_status = APERTADO;
  403b7a:	2231      	movs	r2, #49	; 0x31
  403b7c:	4b03      	ldr	r3, [pc, #12]	; (403b8c <but1_callback+0x30>)
  403b7e:	701a      	strb	r2, [r3, #0]
  403b80:	bd08      	pop	{r3, pc}
  403b82:	bf00      	nop
  403b84:	20400014 	.word	0x20400014
  403b88:	00401197 	.word	0x00401197
  403b8c:	2040c8a0 	.word	0x2040c8a0

00403b90 <but2_callback>:
}

void but2_callback(void)
{
  403b90:	b508      	push	{r3, lr}
	BUT2.but_flag = true;
  403b92:	4b09      	ldr	r3, [pc, #36]	; (403bb8 <but2_callback+0x28>)
  403b94:	2201      	movs	r2, #1
  403b96:	741a      	strb	r2, [r3, #16]
	if(!pio_get(BUT2.PIO_NAME, PIO_INPUT, BUT2.PIO_MASK))
  403b98:	68da      	ldr	r2, [r3, #12]
  403b9a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403b9e:	6818      	ldr	r0, [r3, #0]
  403ba0:	4b06      	ldr	r3, [pc, #24]	; (403bbc <but2_callback+0x2c>)
  403ba2:	4798      	blx	r3
  403ba4:	b118      	cbz	r0, 403bae <but2_callback+0x1e>
	but_status = APERTADO;
	else
	but_status = LIBERADO;
  403ba6:	2230      	movs	r2, #48	; 0x30
  403ba8:	4b05      	ldr	r3, [pc, #20]	; (403bc0 <but2_callback+0x30>)
  403baa:	701a      	strb	r2, [r3, #0]
  403bac:	bd08      	pop	{r3, pc}
	but_status = APERTADO;
  403bae:	2231      	movs	r2, #49	; 0x31
  403bb0:	4b03      	ldr	r3, [pc, #12]	; (403bc0 <but2_callback+0x30>)
  403bb2:	701a      	strb	r2, [r3, #0]
  403bb4:	bd08      	pop	{r3, pc}
  403bb6:	bf00      	nop
  403bb8:	20400028 	.word	0x20400028
  403bbc:	00401197 	.word	0x00401197
  403bc0:	2040c8a0 	.word	0x2040c8a0

00403bc4 <but3_callback>:
}

void but3_callback(void)
{
  403bc4:	b508      	push	{r3, lr}
	BUT3.but_flag = true;
  403bc6:	4b09      	ldr	r3, [pc, #36]	; (403bec <but3_callback+0x28>)
  403bc8:	2201      	movs	r2, #1
  403bca:	741a      	strb	r2, [r3, #16]
	if(!pio_get(BUT3.PIO_NAME, PIO_INPUT, BUT3.PIO_MASK))
  403bcc:	68da      	ldr	r2, [r3, #12]
  403bce:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403bd2:	6818      	ldr	r0, [r3, #0]
  403bd4:	4b06      	ldr	r3, [pc, #24]	; (403bf0 <but3_callback+0x2c>)
  403bd6:	4798      	blx	r3
  403bd8:	b118      	cbz	r0, 403be2 <but3_callback+0x1e>
	but_status = APERTADO;
	else
	but_status = LIBERADO;
  403bda:	2230      	movs	r2, #48	; 0x30
  403bdc:	4b05      	ldr	r3, [pc, #20]	; (403bf4 <but3_callback+0x30>)
  403bde:	701a      	strb	r2, [r3, #0]
  403be0:	bd08      	pop	{r3, pc}
	but_status = APERTADO;
  403be2:	2231      	movs	r2, #49	; 0x31
  403be4:	4b03      	ldr	r3, [pc, #12]	; (403bf4 <but3_callback+0x30>)
  403be6:	701a      	strb	r2, [r3, #0]
  403be8:	bd08      	pop	{r3, pc}
  403bea:	bf00      	nop
  403bec:	2040003c 	.word	0x2040003c
  403bf0:	00401197 	.word	0x00401197
  403bf4:	2040c8a0 	.word	0x2040c8a0

00403bf8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
  403bfa:	b083      	sub	sp, #12
  403bfc:	4605      	mov	r5, r0
  403bfe:	460c      	mov	r4, r1
	uint32_t val = 0;
  403c00:	2300      	movs	r3, #0
  403c02:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403c04:	4b2a      	ldr	r3, [pc, #168]	; (403cb0 <usart_serial_getchar+0xb8>)
  403c06:	4298      	cmp	r0, r3
  403c08:	d013      	beq.n	403c32 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403c0a:	4b2a      	ldr	r3, [pc, #168]	; (403cb4 <usart_serial_getchar+0xbc>)
  403c0c:	4298      	cmp	r0, r3
  403c0e:	d018      	beq.n	403c42 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403c10:	4b29      	ldr	r3, [pc, #164]	; (403cb8 <usart_serial_getchar+0xc0>)
  403c12:	4298      	cmp	r0, r3
  403c14:	d01d      	beq.n	403c52 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403c16:	4b29      	ldr	r3, [pc, #164]	; (403cbc <usart_serial_getchar+0xc4>)
  403c18:	429d      	cmp	r5, r3
  403c1a:	d022      	beq.n	403c62 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403c1c:	4b28      	ldr	r3, [pc, #160]	; (403cc0 <usart_serial_getchar+0xc8>)
  403c1e:	429d      	cmp	r5, r3
  403c20:	d027      	beq.n	403c72 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403c22:	4b28      	ldr	r3, [pc, #160]	; (403cc4 <usart_serial_getchar+0xcc>)
  403c24:	429d      	cmp	r5, r3
  403c26:	d02e      	beq.n	403c86 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403c28:	4b27      	ldr	r3, [pc, #156]	; (403cc8 <usart_serial_getchar+0xd0>)
  403c2a:	429d      	cmp	r5, r3
  403c2c:	d035      	beq.n	403c9a <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403c2e:	b003      	add	sp, #12
  403c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  403c32:	461f      	mov	r7, r3
  403c34:	4e25      	ldr	r6, [pc, #148]	; (403ccc <usart_serial_getchar+0xd4>)
  403c36:	4621      	mov	r1, r4
  403c38:	4638      	mov	r0, r7
  403c3a:	47b0      	blx	r6
  403c3c:	2800      	cmp	r0, #0
  403c3e:	d1fa      	bne.n	403c36 <usart_serial_getchar+0x3e>
  403c40:	e7e9      	b.n	403c16 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403c42:	461f      	mov	r7, r3
  403c44:	4e21      	ldr	r6, [pc, #132]	; (403ccc <usart_serial_getchar+0xd4>)
  403c46:	4621      	mov	r1, r4
  403c48:	4638      	mov	r0, r7
  403c4a:	47b0      	blx	r6
  403c4c:	2800      	cmp	r0, #0
  403c4e:	d1fa      	bne.n	403c46 <usart_serial_getchar+0x4e>
  403c50:	e7e4      	b.n	403c1c <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  403c52:	461f      	mov	r7, r3
  403c54:	4e1d      	ldr	r6, [pc, #116]	; (403ccc <usart_serial_getchar+0xd4>)
  403c56:	4621      	mov	r1, r4
  403c58:	4638      	mov	r0, r7
  403c5a:	47b0      	blx	r6
  403c5c:	2800      	cmp	r0, #0
  403c5e:	d1fa      	bne.n	403c56 <usart_serial_getchar+0x5e>
  403c60:	e7df      	b.n	403c22 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  403c62:	461f      	mov	r7, r3
  403c64:	4e19      	ldr	r6, [pc, #100]	; (403ccc <usart_serial_getchar+0xd4>)
  403c66:	4621      	mov	r1, r4
  403c68:	4638      	mov	r0, r7
  403c6a:	47b0      	blx	r6
  403c6c:	2800      	cmp	r0, #0
  403c6e:	d1fa      	bne.n	403c66 <usart_serial_getchar+0x6e>
  403c70:	e7da      	b.n	403c28 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  403c72:	461e      	mov	r6, r3
  403c74:	4d16      	ldr	r5, [pc, #88]	; (403cd0 <usart_serial_getchar+0xd8>)
  403c76:	a901      	add	r1, sp, #4
  403c78:	4630      	mov	r0, r6
  403c7a:	47a8      	blx	r5
  403c7c:	2800      	cmp	r0, #0
  403c7e:	d1fa      	bne.n	403c76 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403c80:	9b01      	ldr	r3, [sp, #4]
  403c82:	7023      	strb	r3, [r4, #0]
  403c84:	e7d3      	b.n	403c2e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403c86:	461e      	mov	r6, r3
  403c88:	4d11      	ldr	r5, [pc, #68]	; (403cd0 <usart_serial_getchar+0xd8>)
  403c8a:	a901      	add	r1, sp, #4
  403c8c:	4630      	mov	r0, r6
  403c8e:	47a8      	blx	r5
  403c90:	2800      	cmp	r0, #0
  403c92:	d1fa      	bne.n	403c8a <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403c94:	9b01      	ldr	r3, [sp, #4]
  403c96:	7023      	strb	r3, [r4, #0]
  403c98:	e7c9      	b.n	403c2e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403c9a:	461e      	mov	r6, r3
  403c9c:	4d0c      	ldr	r5, [pc, #48]	; (403cd0 <usart_serial_getchar+0xd8>)
  403c9e:	a901      	add	r1, sp, #4
  403ca0:	4630      	mov	r0, r6
  403ca2:	47a8      	blx	r5
  403ca4:	2800      	cmp	r0, #0
  403ca6:	d1fa      	bne.n	403c9e <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  403ca8:	9b01      	ldr	r3, [sp, #4]
  403caa:	7023      	strb	r3, [r4, #0]
}
  403cac:	e7bf      	b.n	403c2e <usart_serial_getchar+0x36>
  403cae:	bf00      	nop
  403cb0:	400e0800 	.word	0x400e0800
  403cb4:	400e0a00 	.word	0x400e0a00
  403cb8:	400e1a00 	.word	0x400e1a00
  403cbc:	400e1c00 	.word	0x400e1c00
  403cc0:	40024000 	.word	0x40024000
  403cc4:	40028000 	.word	0x40028000
  403cc8:	4002c000 	.word	0x4002c000
  403ccc:	00401afb 	.word	0x00401afb
  403cd0:	00401c07 	.word	0x00401c07

00403cd4 <usart_serial_putchar>:
{
  403cd4:	b570      	push	{r4, r5, r6, lr}
  403cd6:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  403cd8:	4b2a      	ldr	r3, [pc, #168]	; (403d84 <usart_serial_putchar+0xb0>)
  403cda:	4298      	cmp	r0, r3
  403cdc:	d013      	beq.n	403d06 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  403cde:	4b2a      	ldr	r3, [pc, #168]	; (403d88 <usart_serial_putchar+0xb4>)
  403ce0:	4298      	cmp	r0, r3
  403ce2:	d019      	beq.n	403d18 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  403ce4:	4b29      	ldr	r3, [pc, #164]	; (403d8c <usart_serial_putchar+0xb8>)
  403ce6:	4298      	cmp	r0, r3
  403ce8:	d01f      	beq.n	403d2a <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  403cea:	4b29      	ldr	r3, [pc, #164]	; (403d90 <usart_serial_putchar+0xbc>)
  403cec:	4298      	cmp	r0, r3
  403cee:	d025      	beq.n	403d3c <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  403cf0:	4b28      	ldr	r3, [pc, #160]	; (403d94 <usart_serial_putchar+0xc0>)
  403cf2:	4298      	cmp	r0, r3
  403cf4:	d02b      	beq.n	403d4e <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  403cf6:	4b28      	ldr	r3, [pc, #160]	; (403d98 <usart_serial_putchar+0xc4>)
  403cf8:	4298      	cmp	r0, r3
  403cfa:	d031      	beq.n	403d60 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  403cfc:	4b27      	ldr	r3, [pc, #156]	; (403d9c <usart_serial_putchar+0xc8>)
  403cfe:	4298      	cmp	r0, r3
  403d00:	d037      	beq.n	403d72 <usart_serial_putchar+0x9e>
	return 0;
  403d02:	2000      	movs	r0, #0
}
  403d04:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403d06:	461e      	mov	r6, r3
  403d08:	4d25      	ldr	r5, [pc, #148]	; (403da0 <usart_serial_putchar+0xcc>)
  403d0a:	4621      	mov	r1, r4
  403d0c:	4630      	mov	r0, r6
  403d0e:	47a8      	blx	r5
  403d10:	2800      	cmp	r0, #0
  403d12:	d1fa      	bne.n	403d0a <usart_serial_putchar+0x36>
		return 1;
  403d14:	2001      	movs	r0, #1
  403d16:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403d18:	461e      	mov	r6, r3
  403d1a:	4d21      	ldr	r5, [pc, #132]	; (403da0 <usart_serial_putchar+0xcc>)
  403d1c:	4621      	mov	r1, r4
  403d1e:	4630      	mov	r0, r6
  403d20:	47a8      	blx	r5
  403d22:	2800      	cmp	r0, #0
  403d24:	d1fa      	bne.n	403d1c <usart_serial_putchar+0x48>
		return 1;
  403d26:	2001      	movs	r0, #1
  403d28:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403d2a:	461e      	mov	r6, r3
  403d2c:	4d1c      	ldr	r5, [pc, #112]	; (403da0 <usart_serial_putchar+0xcc>)
  403d2e:	4621      	mov	r1, r4
  403d30:	4630      	mov	r0, r6
  403d32:	47a8      	blx	r5
  403d34:	2800      	cmp	r0, #0
  403d36:	d1fa      	bne.n	403d2e <usart_serial_putchar+0x5a>
		return 1;
  403d38:	2001      	movs	r0, #1
  403d3a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403d3c:	461e      	mov	r6, r3
  403d3e:	4d18      	ldr	r5, [pc, #96]	; (403da0 <usart_serial_putchar+0xcc>)
  403d40:	4621      	mov	r1, r4
  403d42:	4630      	mov	r0, r6
  403d44:	47a8      	blx	r5
  403d46:	2800      	cmp	r0, #0
  403d48:	d1fa      	bne.n	403d40 <usart_serial_putchar+0x6c>
		return 1;
  403d4a:	2001      	movs	r0, #1
  403d4c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403d4e:	461e      	mov	r6, r3
  403d50:	4d14      	ldr	r5, [pc, #80]	; (403da4 <usart_serial_putchar+0xd0>)
  403d52:	4621      	mov	r1, r4
  403d54:	4630      	mov	r0, r6
  403d56:	47a8      	blx	r5
  403d58:	2800      	cmp	r0, #0
  403d5a:	d1fa      	bne.n	403d52 <usart_serial_putchar+0x7e>
		return 1;
  403d5c:	2001      	movs	r0, #1
  403d5e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403d60:	461e      	mov	r6, r3
  403d62:	4d10      	ldr	r5, [pc, #64]	; (403da4 <usart_serial_putchar+0xd0>)
  403d64:	4621      	mov	r1, r4
  403d66:	4630      	mov	r0, r6
  403d68:	47a8      	blx	r5
  403d6a:	2800      	cmp	r0, #0
  403d6c:	d1fa      	bne.n	403d64 <usart_serial_putchar+0x90>
		return 1;
  403d6e:	2001      	movs	r0, #1
  403d70:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403d72:	461e      	mov	r6, r3
  403d74:	4d0b      	ldr	r5, [pc, #44]	; (403da4 <usart_serial_putchar+0xd0>)
  403d76:	4621      	mov	r1, r4
  403d78:	4630      	mov	r0, r6
  403d7a:	47a8      	blx	r5
  403d7c:	2800      	cmp	r0, #0
  403d7e:	d1fa      	bne.n	403d76 <usart_serial_putchar+0xa2>
		return 1;
  403d80:	2001      	movs	r0, #1
  403d82:	bd70      	pop	{r4, r5, r6, pc}
  403d84:	400e0800 	.word	0x400e0800
  403d88:	400e0a00 	.word	0x400e0a00
  403d8c:	400e1a00 	.word	0x400e1a00
  403d90:	400e1c00 	.word	0x400e1c00
  403d94:	40024000 	.word	0x40024000
  403d98:	40028000 	.word	0x40028000
  403d9c:	4002c000 	.word	0x4002c000
  403da0:	00401ae9 	.word	0x00401ae9
  403da4:	00401bf1 	.word	0x00401bf1

00403da8 <vApplicationStackOverflowHook>:
/**
* \brief Called if stack overflow during execution
*/
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
signed char *pcTaskName)
{
  403da8:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  403daa:	460a      	mov	r2, r1
  403dac:	4601      	mov	r1, r0
  403dae:	4802      	ldr	r0, [pc, #8]	; (403db8 <vApplicationStackOverflowHook+0x10>)
  403db0:	4b02      	ldr	r3, [pc, #8]	; (403dbc <vApplicationStackOverflowHook+0x14>)
  403db2:	4798      	blx	r3
  403db4:	e7fe      	b.n	403db4 <vApplicationStackOverflowHook+0xc>
  403db6:	bf00      	nop
  403db8:	00407288 	.word	0x00407288
  403dbc:	004042bd 	.word	0x004042bd

00403dc0 <vApplicationTickHook>:

/**
* \brief This function is called by FreeRTOS each tick
*/
extern void vApplicationTickHook(void)
{
  403dc0:	4770      	bx	lr

00403dc2 <vApplicationMallocFailedHook>:
  403dc2:	f04f 0380 	mov.w	r3, #128	; 0x80
  403dc6:	b672      	cpsid	i
  403dc8:	f383 8811 	msr	BASEPRI, r3
  403dcc:	f3bf 8f6f 	isb	sy
  403dd0:	f3bf 8f4f 	dsb	sy
  403dd4:	b662      	cpsie	i
  403dd6:	e7fe      	b.n	403dd6 <vApplicationMallocFailedHook+0x14>

00403dd8 <iniciabots>:
}

/************************************************************************/
/* init                                                                 */
/************************************************************************/
void iniciabots(botao BOT, p_handler *funcao){
  403dd8:	b084      	sub	sp, #16
  403dda:	b5f0      	push	{r4, r5, r6, r7, lr}
  403ddc:	b083      	sub	sp, #12
  403dde:	ac08      	add	r4, sp, #32
  403de0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	
	pio_configure(BOT.PIO_NAME, PIO_INPUT, BOT.PIO_MASK, PIO_PULLUP|PIO_DEBOUNCE);
  403de4:	4606      	mov	r6, r0
  403de6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403de8:	2309      	movs	r3, #9
  403dea:	462a      	mov	r2, r5
  403dec:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403df0:	4c19      	ldr	r4, [pc, #100]	; (403e58 <iniciabots+0x80>)
  403df2:	47a0      	blx	r4
	pio_set_debounce_filter(BOT.PIO_NAME, BOT.PIO_MASK, 60);
  403df4:	223c      	movs	r2, #60	; 0x3c
  403df6:	4629      	mov	r1, r5
  403df8:	4630      	mov	r0, r6
  403dfa:	4b18      	ldr	r3, [pc, #96]	; (403e5c <iniciabots+0x84>)
  403dfc:	4798      	blx	r3

	// Configura interrupo no pino referente ao botao e associa
	// funo de callback caso uma interrupo for gerada
	// a funo de callback  a: but_callback()
	pio_handler_set(BOT.PIO_NAME,
  403dfe:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403e00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e02:	9300      	str	r3, [sp, #0]
  403e04:	2350      	movs	r3, #80	; 0x50
  403e06:	462a      	mov	r2, r5
  403e08:	4621      	mov	r1, r4
  403e0a:	4630      	mov	r0, r6
  403e0c:	4f14      	ldr	r7, [pc, #80]	; (403e60 <iniciabots+0x88>)
  403e0e:	47b8      	blx	r7
	BOT.PIO_MASK,
	PIO_IT_FALL_EDGE,
	funcao);

	// Ativa interrupo
	pio_enable_interrupt(BOT.PIO_NAME, BOT.PIO_MASK);
  403e10:	4629      	mov	r1, r5
  403e12:	4630      	mov	r0, r6
  403e14:	4b13      	ldr	r3, [pc, #76]	; (403e64 <iniciabots+0x8c>)
  403e16:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403e18:	b263      	sxtb	r3, r4
  403e1a:	095b      	lsrs	r3, r3, #5
  403e1c:	f004 041f 	and.w	r4, r4, #31
  403e20:	2201      	movs	r2, #1
  403e22:	fa02 f404 	lsl.w	r4, r2, r4
  403e26:	4a10      	ldr	r2, [pc, #64]	; (403e68 <iniciabots+0x90>)
  403e28:	f842 4023 	str.w	r4, [r2, r3, lsl #2]

	// Configura NVIC para receber interrupcoes do PIO do botao
	// com prioridade 4 (quanto mais prximo de 0 maior)
	NVIC_EnableIRQ(BOT.PIO_ID);
	NVIC_SetPriority(BOT.PIO_ID, 4); // Prioridade 4
  403e2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e2e:	b25a      	sxtb	r2, r3
  if(IRQn < 0) {
  403e30:	2a00      	cmp	r2, #0
  403e32:	db09      	blt.n	403e48 <iniciabots+0x70>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403e34:	4b0c      	ldr	r3, [pc, #48]	; (403e68 <iniciabots+0x90>)
  403e36:	4413      	add	r3, r2
  403e38:	2280      	movs	r2, #128	; 0x80
  403e3a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300

}
  403e3e:	b003      	add	sp, #12
  403e40:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403e44:	b004      	add	sp, #16
  403e46:	4770      	bx	lr
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403e48:	f003 030f 	and.w	r3, r3, #15
  403e4c:	4a07      	ldr	r2, [pc, #28]	; (403e6c <iniciabots+0x94>)
  403e4e:	441a      	add	r2, r3
  403e50:	2380      	movs	r3, #128	; 0x80
  403e52:	7613      	strb	r3, [r2, #24]
  403e54:	e7f3      	b.n	403e3e <iniciabots+0x66>
  403e56:	bf00      	nop
  403e58:	004012a1 	.word	0x004012a1
  403e5c:	00401179 	.word	0x00401179
  403e60:	00401529 	.word	0x00401529
  403e64:	00401363 	.word	0x00401363
  403e68:	e000e100 	.word	0xe000e100
  403e6c:	e000ecfc 	.word	0xe000ecfc

00403e70 <io_init>:


void io_init(void)
{
  403e70:	b510      	push	{r4, lr}
  403e72:	b082      	sub	sp, #8
	
	iniciabots(BUT1, but1_callback);
  403e74:	4b0b      	ldr	r3, [pc, #44]	; (403ea4 <io_init+0x34>)
  403e76:	4a0c      	ldr	r2, [pc, #48]	; (403ea8 <io_init+0x38>)
  403e78:	9201      	str	r2, [sp, #4]
  403e7a:	691a      	ldr	r2, [r3, #16]
  403e7c:	9200      	str	r2, [sp, #0]
  403e7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403e80:	4c0a      	ldr	r4, [pc, #40]	; (403eac <io_init+0x3c>)
  403e82:	47a0      	blx	r4
	iniciabots(BUT2, but2_callback);
  403e84:	4b0a      	ldr	r3, [pc, #40]	; (403eb0 <io_init+0x40>)
  403e86:	4a0b      	ldr	r2, [pc, #44]	; (403eb4 <io_init+0x44>)
  403e88:	9201      	str	r2, [sp, #4]
  403e8a:	691a      	ldr	r2, [r3, #16]
  403e8c:	9200      	str	r2, [sp, #0]
  403e8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403e90:	47a0      	blx	r4
	iniciabots(BUT3, but3_callback);
  403e92:	4b09      	ldr	r3, [pc, #36]	; (403eb8 <io_init+0x48>)
  403e94:	4a09      	ldr	r2, [pc, #36]	; (403ebc <io_init+0x4c>)
  403e96:	9201      	str	r2, [sp, #4]
  403e98:	691a      	ldr	r2, [r3, #16]
  403e9a:	9200      	str	r2, [sp, #0]
  403e9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403e9e:	47a0      	blx	r4

}
  403ea0:	b002      	add	sp, #8
  403ea2:	bd10      	pop	{r4, pc}
  403ea4:	20400014 	.word	0x20400014
  403ea8:	00403b5d 	.word	0x00403b5d
  403eac:	00403dd9 	.word	0x00403dd9
  403eb0:	20400028 	.word	0x20400028
  403eb4:	00403b91 	.word	0x00403b91
  403eb8:	2040003c 	.word	0x2040003c
  403ebc:	00403bc5 	.word	0x00403bc5

00403ec0 <draw_screen>:

/************************************************************************/
/* funcoes                                                              */
/************************************************************************/

void draw_screen(void) {
  403ec0:	b510      	push	{r4, lr}
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  403ec2:	4806      	ldr	r0, [pc, #24]	; (403edc <draw_screen+0x1c>)
  403ec4:	4b06      	ldr	r3, [pc, #24]	; (403ee0 <draw_screen+0x20>)
  403ec6:	4798      	blx	r3
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  403ec8:	f240 13df 	movw	r3, #479	; 0x1df
  403ecc:	f240 123f 	movw	r2, #319	; 0x13f
  403ed0:	2100      	movs	r1, #0
  403ed2:	4608      	mov	r0, r1
  403ed4:	4c03      	ldr	r4, [pc, #12]	; (403ee4 <draw_screen+0x24>)
  403ed6:	47a0      	blx	r4
  403ed8:	bd10      	pop	{r4, pc}
  403eda:	bf00      	nop
  403edc:	00fcfcfc 	.word	0x00fcfcfc
  403ee0:	00400dbd 	.word	0x00400dbd
  403ee4:	0040100d 	.word	0x0040100d

00403ee8 <task_lcd>:
		}
		vTaskDelay(100);
	}
}

void task_lcd(void){
  403ee8:	b500      	push	{lr}
  403eea:	b083      	sub	sp, #12
	xQueueTouch = xQueueCreate( 10, sizeof( touchData ) );
  403eec:	2200      	movs	r2, #0
  403eee:	2108      	movs	r1, #8
  403ef0:	200a      	movs	r0, #10
  403ef2:	4b11      	ldr	r3, [pc, #68]	; (403f38 <task_lcd+0x50>)
  403ef4:	4798      	blx	r3
  403ef6:	4b11      	ldr	r3, [pc, #68]	; (403f3c <task_lcd+0x54>)
  403ef8:	6018      	str	r0, [r3, #0]
	g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  403efa:	4811      	ldr	r0, [pc, #68]	; (403f40 <task_lcd+0x58>)
  403efc:	f44f 73a0 	mov.w	r3, #320	; 0x140
  403f00:	6003      	str	r3, [r0, #0]
	g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  403f02:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  403f06:	6043      	str	r3, [r0, #4]
	g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_WHITE);
  403f08:	4b0e      	ldr	r3, [pc, #56]	; (403f44 <task_lcd+0x5c>)
  403f0a:	6083      	str	r3, [r0, #8]
	g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_WHITE);
  403f0c:	60c3      	str	r3, [r0, #12]
	ili9488_init(&g_ili9488_display_opt);
  403f0e:	4b0e      	ldr	r3, [pc, #56]	; (403f48 <task_lcd+0x60>)
  403f10:	4798      	blx	r3
	configure_lcd();
	
	draw_screen();
  403f12:	4b0e      	ldr	r3, [pc, #56]	; (403f4c <task_lcd+0x64>)
  403f14:	4798      	blx	r3
	
	touchData touch;
	
	while (true) {
		if (xQueueReceive( xQueueTouch, &(touch), ( TickType_t )  500 / portTICK_PERIOD_MS)) {
  403f16:	4d09      	ldr	r5, [pc, #36]	; (403f3c <task_lcd+0x54>)
  403f18:	4c0d      	ldr	r4, [pc, #52]	; (403f50 <task_lcd+0x68>)
			update_screen(touch.x, touch.y);
			printf("x:%d y:%d\n", touch.x, touch.y);
  403f1a:	4e0e      	ldr	r6, [pc, #56]	; (403f54 <task_lcd+0x6c>)
		if (xQueueReceive( xQueueTouch, &(touch), ( TickType_t )  500 / portTICK_PERIOD_MS)) {
  403f1c:	2300      	movs	r3, #0
  403f1e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  403f22:	4669      	mov	r1, sp
  403f24:	6828      	ldr	r0, [r5, #0]
  403f26:	47a0      	blx	r4
  403f28:	2800      	cmp	r0, #0
  403f2a:	d0f7      	beq.n	403f1c <task_lcd+0x34>
			printf("x:%d y:%d\n", touch.x, touch.y);
  403f2c:	9a01      	ldr	r2, [sp, #4]
  403f2e:	9900      	ldr	r1, [sp, #0]
  403f30:	4630      	mov	r0, r6
  403f32:	4b09      	ldr	r3, [pc, #36]	; (403f58 <task_lcd+0x70>)
  403f34:	4798      	blx	r3
  403f36:	e7f1      	b.n	403f1c <task_lcd+0x34>
  403f38:	00402575 	.word	0x00402575
  403f3c:	2040c8b8 	.word	0x2040c8b8
  403f40:	2040c8a4 	.word	0x2040c8a4
  403f44:	00fcfcfc 	.word	0x00fcfcfc
  403f48:	00400e49 	.word	0x00400e49
  403f4c:	00403ec1 	.word	0x00403ec1
  403f50:	004028d5 	.word	0x004028d5
  403f54:	0040727c 	.word	0x0040727c
  403f58:	004042bd 	.word	0x004042bd

00403f5c <mxt_handler>:
{
  403f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403f60:	b084      	sub	sp, #16
  403f62:	4605      	mov	r5, r0
  403f64:	4689      	mov	r9, r1
  403f66:	4690      	mov	r8, r2
	uint first = 0;
  403f68:	f04f 0a00 	mov.w	sl, #0
	uint8_t i = 0; /* Iterator */
  403f6c:	4654      	mov	r4, sl
		if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  403f6e:	4f15      	ldr	r7, [pc, #84]	; (403fc4 <mxt_handler+0x68>)
	} while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  403f70:	4e15      	ldr	r6, [pc, #84]	; (403fc8 <mxt_handler+0x6c>)
  403f72:	e008      	b.n	403f86 <mxt_handler+0x2a>
		i++;
  403f74:	3401      	adds	r4, #1
  403f76:	b2e4      	uxtb	r4, r4
  403f78:	f04f 0a01 	mov.w	sl, #1
	} while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  403f7c:	4628      	mov	r0, r5
  403f7e:	47b0      	blx	r6
  403f80:	2c02      	cmp	r4, #2
  403f82:	d81b      	bhi.n	403fbc <mxt_handler+0x60>
  403f84:	b1d0      	cbz	r0, 403fbc <mxt_handler+0x60>
		if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  403f86:	a901      	add	r1, sp, #4
  403f88:	4628      	mov	r0, r5
  403f8a:	47b8      	blx	r7
  403f8c:	2800      	cmp	r0, #0
  403f8e:	d1f5      	bne.n	403f7c <mxt_handler+0x20>
		if(first == 0 ){
  403f90:	f1ba 0f00 	cmp.w	sl, #0
  403f94:	d1ee      	bne.n	403f74 <mxt_handler+0x18>
			*x = convert_axis_system_x(touch_event.y);
  403f96:	f8bd 3008 	ldrh.w	r3, [sp, #8]
	return ILI9488_LCD_WIDTH - ILI9488_LCD_WIDTH*touch_y/4096;
  403f9a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403f9e:	f3c3 1393 	ubfx	r3, r3, #6, #20
  403fa2:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
			*x = convert_axis_system_x(touch_event.y);
  403fa6:	f8c9 3000 	str.w	r3, [r9]
			*y = convert_axis_system_y(touch_event.x);
  403faa:	f8bd 3006 	ldrh.w	r3, [sp, #6]
	return ILI9488_LCD_HEIGHT*touch_x/4096;
  403fae:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  403fb2:	f3c3 13d3 	ubfx	r3, r3, #7, #20
			*y = convert_axis_system_y(touch_event.x);
  403fb6:	f8c8 3000 	str.w	r3, [r8]
  403fba:	e7db      	b.n	403f74 <mxt_handler+0x18>
}
  403fbc:	b004      	add	sp, #16
  403fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403fc2:	bf00      	nop
  403fc4:	004005dd 	.word	0x004005dd
  403fc8:	0040056d 	.word	0x0040056d

00403fcc <task_mxt>:
void task_mxt(void){
  403fcc:	b580      	push	{r7, lr}
  403fce:	b0a6      	sub	sp, #152	; 0x98
	uint8_t t8_object[] = {
  403fd0:	4c51      	ldr	r4, [pc, #324]	; (404118 <task_mxt+0x14c>)
  403fd2:	ab04      	add	r3, sp, #16
  403fd4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
  403fd8:	c303      	stmia	r3!, {r0, r1}
  403fda:	801a      	strh	r2, [r3, #0]
	uint8_t t9_object[] = {
  403fdc:	ad13      	add	r5, sp, #76	; 0x4c
  403fde:	f104 060c 	add.w	r6, r4, #12
  403fe2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  403fe4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  403fe6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  403fe8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  403fea:	6833      	ldr	r3, [r6, #0]
  403fec:	602b      	str	r3, [r5, #0]
	uint8_t t46_object[] = {
  403fee:	ab01      	add	r3, sp, #4
  403ff0:	f104 0230 	add.w	r2, r4, #48	; 0x30
  403ff4:	ca07      	ldmia	r2, {r0, r1, r2}
  403ff6:	c303      	stmia	r3!, {r0, r1}
  403ff8:	701a      	strb	r2, [r3, #0]
	uint8_t t56_object[] = {
  403ffa:	ad0a      	add	r5, sp, #40	; 0x28
  403ffc:	343c      	adds	r4, #60	; 0x3c
  403ffe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  404000:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  404002:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  404004:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  404006:	6823      	ldr	r3, [r4, #0]
  404008:	702b      	strb	r3, [r5, #0]
	twihs_master_options_t twi_opt = {
  40400a:	2400      	movs	r4, #0
  40400c:	9409      	str	r4, [sp, #36]	; 0x24
  40400e:	4b43      	ldr	r3, [pc, #268]	; (40411c <task_mxt+0x150>)
  404010:	9308      	str	r3, [sp, #32]
  404012:	264a      	movs	r6, #74	; 0x4a
  404014:	f88d 6024 	strb.w	r6, [sp, #36]	; 0x24
typedef twihs_packet_t twihs_package_t;

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
  404018:	4b41      	ldr	r3, [pc, #260]	; (404120 <task_mxt+0x154>)
  40401a:	9307      	str	r3, [sp, #28]
  40401c:	2013      	movs	r0, #19
  40401e:	4b41      	ldr	r3, [pc, #260]	; (404124 <task_mxt+0x158>)
  404020:	4798      	blx	r3
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  404022:	4d41      	ldr	r5, [pc, #260]	; (404128 <task_mxt+0x15c>)
  404024:	a907      	add	r1, sp, #28
  404026:	4628      	mov	r0, r5
  404028:	4b40      	ldr	r3, [pc, #256]	; (40412c <task_mxt+0x160>)
  40402a:	4798      	blx	r3
	status = mxt_init_device(device, MAXTOUCH_TWI_INTERFACE,
  40402c:	2302      	movs	r3, #2
  40402e:	4632      	mov	r2, r6
  404030:	4629      	mov	r1, r5
  404032:	a81e      	add	r0, sp, #120	; 0x78
  404034:	4d3e      	ldr	r5, [pc, #248]	; (404130 <task_mxt+0x164>)
  404036:	47a8      	blx	r5
	mxt_write_config_reg(device, mxt_get_object_address(device,
  404038:	4622      	mov	r2, r4
  40403a:	2106      	movs	r1, #6
  40403c:	a81e      	add	r0, sp, #120	; 0x78
  40403e:	4d3d      	ldr	r5, [pc, #244]	; (404134 <task_mxt+0x168>)
  404040:	47a8      	blx	r5
  404042:	2201      	movs	r2, #1
  404044:	4601      	mov	r1, r0
  404046:	a81e      	add	r0, sp, #120	; 0x78
  404048:	4e3b      	ldr	r6, [pc, #236]	; (404138 <task_mxt+0x16c>)
  40404a:	47b0      	blx	r6
	delay_ms(MXT_RESET_TIME);
  40404c:	483b      	ldr	r0, [pc, #236]	; (40413c <task_mxt+0x170>)
  40404e:	4b3c      	ldr	r3, [pc, #240]	; (404140 <task_mxt+0x174>)
  404050:	4798      	blx	r3
	mxt_write_config_reg(device, mxt_get_object_address(device,
  404052:	4622      	mov	r2, r4
  404054:	2107      	movs	r1, #7
  404056:	a81e      	add	r0, sp, #120	; 0x78
  404058:	47a8      	blx	r5
  40405a:	2220      	movs	r2, #32
  40405c:	4601      	mov	r1, r0
  40405e:	a81e      	add	r0, sp, #120	; 0x78
  404060:	47b0      	blx	r6
	mxt_write_config_reg(device, mxt_get_object_address(device,
  404062:	4622      	mov	r2, r4
  404064:	2107      	movs	r1, #7
  404066:	a81e      	add	r0, sp, #120	; 0x78
  404068:	47a8      	blx	r5
  40406a:	1c41      	adds	r1, r0, #1
  40406c:	2210      	movs	r2, #16
  40406e:	b289      	uxth	r1, r1
  404070:	a81e      	add	r0, sp, #120	; 0x78
  404072:	47b0      	blx	r6
	mxt_write_config_reg(device, mxt_get_object_address(device,
  404074:	4622      	mov	r2, r4
  404076:	2107      	movs	r1, #7
  404078:	a81e      	add	r0, sp, #120	; 0x78
  40407a:	47a8      	blx	r5
  40407c:	1c81      	adds	r1, r0, #2
  40407e:	224b      	movs	r2, #75	; 0x4b
  404080:	b289      	uxth	r1, r1
  404082:	a81e      	add	r0, sp, #120	; 0x78
  404084:	47b0      	blx	r6
	mxt_write_config_reg(device, mxt_get_object_address(device,
  404086:	4622      	mov	r2, r4
  404088:	2107      	movs	r1, #7
  40408a:	a81e      	add	r0, sp, #120	; 0x78
  40408c:	47a8      	blx	r5
  40408e:	1cc1      	adds	r1, r0, #3
  404090:	2284      	movs	r2, #132	; 0x84
  404092:	b289      	uxth	r1, r1
  404094:	a81e      	add	r0, sp, #120	; 0x78
  404096:	47b0      	blx	r6
	mxt_write_config_object(device, mxt_get_object_address(device,
  404098:	4622      	mov	r2, r4
  40409a:	2108      	movs	r1, #8
  40409c:	a81e      	add	r0, sp, #120	; 0x78
  40409e:	47a8      	blx	r5
  4040a0:	aa04      	add	r2, sp, #16
  4040a2:	4601      	mov	r1, r0
  4040a4:	a81e      	add	r0, sp, #120	; 0x78
  4040a6:	4f27      	ldr	r7, [pc, #156]	; (404144 <task_mxt+0x178>)
  4040a8:	47b8      	blx	r7
	mxt_write_config_object(device, mxt_get_object_address(device,
  4040aa:	4622      	mov	r2, r4
  4040ac:	2109      	movs	r1, #9
  4040ae:	a81e      	add	r0, sp, #120	; 0x78
  4040b0:	47a8      	blx	r5
  4040b2:	aa13      	add	r2, sp, #76	; 0x4c
  4040b4:	4601      	mov	r1, r0
  4040b6:	a81e      	add	r0, sp, #120	; 0x78
  4040b8:	47b8      	blx	r7
	mxt_write_config_object(device, mxt_get_object_address(device,
  4040ba:	4622      	mov	r2, r4
  4040bc:	212e      	movs	r1, #46	; 0x2e
  4040be:	a81e      	add	r0, sp, #120	; 0x78
  4040c0:	47a8      	blx	r5
  4040c2:	aa01      	add	r2, sp, #4
  4040c4:	4601      	mov	r1, r0
  4040c6:	a81e      	add	r0, sp, #120	; 0x78
  4040c8:	47b8      	blx	r7
	mxt_write_config_object(device, mxt_get_object_address(device,
  4040ca:	4622      	mov	r2, r4
  4040cc:	2138      	movs	r1, #56	; 0x38
  4040ce:	a81e      	add	r0, sp, #120	; 0x78
  4040d0:	47a8      	blx	r5
  4040d2:	aa0a      	add	r2, sp, #40	; 0x28
  4040d4:	4601      	mov	r1, r0
  4040d6:	a81e      	add	r0, sp, #120	; 0x78
  4040d8:	47b8      	blx	r7
	mxt_write_config_reg(device, mxt_get_object_address(device,
  4040da:	4622      	mov	r2, r4
  4040dc:	2106      	movs	r1, #6
  4040de:	a81e      	add	r0, sp, #120	; 0x78
  4040e0:	47a8      	blx	r5
  4040e2:	1c81      	adds	r1, r0, #2
  4040e4:	2201      	movs	r2, #1
  4040e6:	b289      	uxth	r1, r1
  4040e8:	a81e      	add	r0, sp, #120	; 0x78
  4040ea:	47b0      	blx	r6
		if (mxt_is_message_pending(&device)) {
  4040ec:	4c16      	ldr	r4, [pc, #88]	; (404148 <task_mxt+0x17c>)
			mxt_handler(&device, &touch.x, &touch.y);
  4040ee:	4f17      	ldr	r7, [pc, #92]	; (40414c <task_mxt+0x180>)
			xQueueSend( xQueueTouch, &touch, 0);           /* send mesage to queue */
  4040f0:	4e17      	ldr	r6, [pc, #92]	; (404150 <task_mxt+0x184>)
  4040f2:	e002      	b.n	4040fa <task_mxt+0x12e>
		vTaskDelay(100);
  4040f4:	2064      	movs	r0, #100	; 0x64
  4040f6:	4b17      	ldr	r3, [pc, #92]	; (404154 <task_mxt+0x188>)
  4040f8:	4798      	blx	r3
		if (mxt_is_message_pending(&device)) {
  4040fa:	a81e      	add	r0, sp, #120	; 0x78
  4040fc:	47a0      	blx	r4
  4040fe:	2800      	cmp	r0, #0
  404100:	d0f8      	beq.n	4040f4 <task_mxt+0x128>
			mxt_handler(&device, &touch.x, &touch.y);
  404102:	aa1d      	add	r2, sp, #116	; 0x74
  404104:	a91c      	add	r1, sp, #112	; 0x70
  404106:	a81e      	add	r0, sp, #120	; 0x78
  404108:	47b8      	blx	r7
			xQueueSend( xQueueTouch, &touch, 0);           /* send mesage to queue */
  40410a:	2300      	movs	r3, #0
  40410c:	461a      	mov	r2, r3
  40410e:	a91c      	add	r1, sp, #112	; 0x70
  404110:	6830      	ldr	r0, [r6, #0]
  404112:	4d11      	ldr	r5, [pc, #68]	; (404158 <task_mxt+0x18c>)
  404114:	47a8      	blx	r5
  404116:	e7ed      	b.n	4040f4 <task_mxt+0x128>
  404118:	004071f0 	.word	0x004071f0
  40411c:	00061a80 	.word	0x00061a80
  404120:	08f0d180 	.word	0x08f0d180
  404124:	0040171d 	.word	0x0040171d
  404128:	40018000 	.word	0x40018000
  40412c:	00401969 	.word	0x00401969
  404130:	004001d5 	.word	0x004001d5
  404134:	0040046d 	.word	0x0040046d
  404138:	00400525 	.word	0x00400525
  40413c:	003228d8 	.word	0x003228d8
  404140:	20400001 	.word	0x20400001
  404144:	004004ad 	.word	0x004004ad
  404148:	0040056d 	.word	0x0040056d
  40414c:	00403f5d 	.word	0x00403f5d
  404150:	2040c8b8 	.word	0x2040c8b8
  404154:	004030fd 	.word	0x004030fd
  404158:	004025f1 	.word	0x004025f1

0040415c <main>:
/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void)
{
  40415c:	b500      	push	{lr}
  40415e:	b08b      	sub	sp, #44	; 0x2c
		.charlength   = USART_SERIAL_CHAR_LENGTH,
		.paritytype   = USART_SERIAL_PARITY,
		.stopbits     = USART_SERIAL_STOP_BIT
	};

	sysclk_init(); /* Initialize system clocks */
  404160:	4b2a      	ldr	r3, [pc, #168]	; (40420c <main+0xb0>)
  404162:	4798      	blx	r3
	board_init();  /* Initialize board */
  404164:	4b2a      	ldr	r3, [pc, #168]	; (404210 <main+0xb4>)
  404166:	4798      	blx	r3
	io_init();
  404168:	4b2a      	ldr	r3, [pc, #168]	; (404214 <main+0xb8>)
  40416a:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40416c:	4d2a      	ldr	r5, [pc, #168]	; (404218 <main+0xbc>)
  40416e:	4b2b      	ldr	r3, [pc, #172]	; (40421c <main+0xc0>)
  404170:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  404172:	4a2b      	ldr	r2, [pc, #172]	; (404220 <main+0xc4>)
  404174:	4b2b      	ldr	r3, [pc, #172]	; (404224 <main+0xc8>)
  404176:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  404178:	4a2b      	ldr	r2, [pc, #172]	; (404228 <main+0xcc>)
  40417a:	4b2c      	ldr	r3, [pc, #176]	; (40422c <main+0xd0>)
  40417c:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40417e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  404182:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  404184:	23c0      	movs	r3, #192	; 0xc0
  404186:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  404188:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40418c:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  40418e:	2400      	movs	r4, #0
  404190:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  404192:	9408      	str	r4, [sp, #32]
  404194:	200e      	movs	r0, #14
  404196:	4b26      	ldr	r3, [pc, #152]	; (404230 <main+0xd4>)
  404198:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  40419a:	4a26      	ldr	r2, [pc, #152]	; (404234 <main+0xd8>)
  40419c:	a904      	add	r1, sp, #16
  40419e:	4628      	mov	r0, r5
  4041a0:	4b25      	ldr	r3, [pc, #148]	; (404238 <main+0xdc>)
  4041a2:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4041a4:	4628      	mov	r0, r5
  4041a6:	4b25      	ldr	r3, [pc, #148]	; (40423c <main+0xe0>)
  4041a8:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4041aa:	4628      	mov	r0, r5
  4041ac:	4b24      	ldr	r3, [pc, #144]	; (404240 <main+0xe4>)
  4041ae:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4041b0:	4e24      	ldr	r6, [pc, #144]	; (404244 <main+0xe8>)
  4041b2:	6833      	ldr	r3, [r6, #0]
  4041b4:	4621      	mov	r1, r4
  4041b6:	6898      	ldr	r0, [r3, #8]
  4041b8:	4d23      	ldr	r5, [pc, #140]	; (404248 <main+0xec>)
  4041ba:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4041bc:	6833      	ldr	r3, [r6, #0]
  4041be:	4621      	mov	r1, r4
  4041c0:	6858      	ldr	r0, [r3, #4]
  4041c2:	47a8      	blx	r5
	
	/* Initialize stdio on USART */
	stdio_serial_init(USART_SERIAL_EXAMPLE, &usart_serial_options);
	
	/* Create task to handler touch */
	if (xTaskCreate(task_mxt, "mxt", TASK_MXT_STACK_SIZE, NULL, TASK_MXT_STACK_PRIORITY, NULL) != pdPASS) {
  4041c4:	9403      	str	r4, [sp, #12]
  4041c6:	9402      	str	r4, [sp, #8]
  4041c8:	9401      	str	r4, [sp, #4]
  4041ca:	9400      	str	r4, [sp, #0]
  4041cc:	4623      	mov	r3, r4
  4041ce:	f44f 7200 	mov.w	r2, #512	; 0x200
  4041d2:	491e      	ldr	r1, [pc, #120]	; (40424c <main+0xf0>)
  4041d4:	481e      	ldr	r0, [pc, #120]	; (404250 <main+0xf4>)
  4041d6:	4c1f      	ldr	r4, [pc, #124]	; (404254 <main+0xf8>)
  4041d8:	47a0      	blx	r4
  4041da:	2801      	cmp	r0, #1
  4041dc:	d002      	beq.n	4041e4 <main+0x88>
		printf("Failed to create test led task\r\n");
  4041de:	481e      	ldr	r0, [pc, #120]	; (404258 <main+0xfc>)
  4041e0:	4b1e      	ldr	r3, [pc, #120]	; (40425c <main+0x100>)
  4041e2:	4798      	blx	r3
	}
	
	/* Create task to handler LCD */
	if (xTaskCreate(task_lcd, "lcd", TASK_LCD_STACK_SIZE, NULL, TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
  4041e4:	2300      	movs	r3, #0
  4041e6:	9303      	str	r3, [sp, #12]
  4041e8:	9302      	str	r3, [sp, #8]
  4041ea:	9301      	str	r3, [sp, #4]
  4041ec:	9300      	str	r3, [sp, #0]
  4041ee:	f44f 7200 	mov.w	r2, #512	; 0x200
  4041f2:	491b      	ldr	r1, [pc, #108]	; (404260 <main+0x104>)
  4041f4:	481b      	ldr	r0, [pc, #108]	; (404264 <main+0x108>)
  4041f6:	4c17      	ldr	r4, [pc, #92]	; (404254 <main+0xf8>)
  4041f8:	47a0      	blx	r4
  4041fa:	2801      	cmp	r0, #1
  4041fc:	d002      	beq.n	404204 <main+0xa8>
		printf("Failed to create test led task\r\n");
  4041fe:	4816      	ldr	r0, [pc, #88]	; (404258 <main+0xfc>)
  404200:	4b16      	ldr	r3, [pc, #88]	; (40425c <main+0x100>)
  404202:	4798      	blx	r3
	}

	/* Start the scheduler. */
	vTaskStartScheduler();
  404204:	4b18      	ldr	r3, [pc, #96]	; (404268 <main+0x10c>)
  404206:	4798      	blx	r3
  404208:	e7fe      	b.n	404208 <main+0xac>
  40420a:	bf00      	nop
  40420c:	0040064d 	.word	0x0040064d
  404210:	004008dd 	.word	0x004008dd
  404214:	00403e71 	.word	0x00403e71
  404218:	40028000 	.word	0x40028000
  40421c:	2040c7dc 	.word	0x2040c7dc
  404220:	00403cd5 	.word	0x00403cd5
  404224:	2040c7d8 	.word	0x2040c7d8
  404228:	00403bf9 	.word	0x00403bf9
  40422c:	2040c7d4 	.word	0x2040c7d4
  404230:	0040171d 	.word	0x0040171d
  404234:	08f0d180 	.word	0x08f0d180
  404238:	00401b91 	.word	0x00401b91
  40423c:	00401be5 	.word	0x00401be5
  404240:	00401beb 	.word	0x00401beb
  404244:	20400050 	.word	0x20400050
  404248:	00404a61 	.word	0x00404a61
  40424c:	00407250 	.word	0x00407250
  404250:	00403fcd 	.word	0x00403fcd
  404254:	00402bb5 	.word	0x00402bb5
  404258:	00407254 	.word	0x00407254
  40425c:	004042bd 	.word	0x004042bd
  404260:	00407278 	.word	0x00407278
  404264:	00403ee9 	.word	0x00403ee9
  404268:	00402de9 	.word	0x00402de9

0040426c <__libc_init_array>:
  40426c:	b570      	push	{r4, r5, r6, lr}
  40426e:	4e0f      	ldr	r6, [pc, #60]	; (4042ac <__libc_init_array+0x40>)
  404270:	4d0f      	ldr	r5, [pc, #60]	; (4042b0 <__libc_init_array+0x44>)
  404272:	1b76      	subs	r6, r6, r5
  404274:	10b6      	asrs	r6, r6, #2
  404276:	bf18      	it	ne
  404278:	2400      	movne	r4, #0
  40427a:	d005      	beq.n	404288 <__libc_init_array+0x1c>
  40427c:	3401      	adds	r4, #1
  40427e:	f855 3b04 	ldr.w	r3, [r5], #4
  404282:	4798      	blx	r3
  404284:	42a6      	cmp	r6, r4
  404286:	d1f9      	bne.n	40427c <__libc_init_array+0x10>
  404288:	4e0a      	ldr	r6, [pc, #40]	; (4042b4 <__libc_init_array+0x48>)
  40428a:	4d0b      	ldr	r5, [pc, #44]	; (4042b8 <__libc_init_array+0x4c>)
  40428c:	1b76      	subs	r6, r6, r5
  40428e:	f003 f8bb 	bl	407408 <_init>
  404292:	10b6      	asrs	r6, r6, #2
  404294:	bf18      	it	ne
  404296:	2400      	movne	r4, #0
  404298:	d006      	beq.n	4042a8 <__libc_init_array+0x3c>
  40429a:	3401      	adds	r4, #1
  40429c:	f855 3b04 	ldr.w	r3, [r5], #4
  4042a0:	4798      	blx	r3
  4042a2:	42a6      	cmp	r6, r4
  4042a4:	d1f9      	bne.n	40429a <__libc_init_array+0x2e>
  4042a6:	bd70      	pop	{r4, r5, r6, pc}
  4042a8:	bd70      	pop	{r4, r5, r6, pc}
  4042aa:	bf00      	nop
  4042ac:	00407414 	.word	0x00407414
  4042b0:	00407414 	.word	0x00407414
  4042b4:	0040741c 	.word	0x0040741c
  4042b8:	00407414 	.word	0x00407414

004042bc <iprintf>:
  4042bc:	b40f      	push	{r0, r1, r2, r3}
  4042be:	b500      	push	{lr}
  4042c0:	4907      	ldr	r1, [pc, #28]	; (4042e0 <iprintf+0x24>)
  4042c2:	b083      	sub	sp, #12
  4042c4:	ab04      	add	r3, sp, #16
  4042c6:	6808      	ldr	r0, [r1, #0]
  4042c8:	f853 2b04 	ldr.w	r2, [r3], #4
  4042cc:	6881      	ldr	r1, [r0, #8]
  4042ce:	9301      	str	r3, [sp, #4]
  4042d0:	f000 fd44 	bl	404d5c <_vfiprintf_r>
  4042d4:	b003      	add	sp, #12
  4042d6:	f85d eb04 	ldr.w	lr, [sp], #4
  4042da:	b004      	add	sp, #16
  4042dc:	4770      	bx	lr
  4042de:	bf00      	nop
  4042e0:	20400050 	.word	0x20400050

004042e4 <malloc>:
  4042e4:	4b02      	ldr	r3, [pc, #8]	; (4042f0 <malloc+0xc>)
  4042e6:	4601      	mov	r1, r0
  4042e8:	6818      	ldr	r0, [r3, #0]
  4042ea:	f000 b803 	b.w	4042f4 <_malloc_r>
  4042ee:	bf00      	nop
  4042f0:	20400050 	.word	0x20400050

004042f4 <_malloc_r>:
  4042f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4042f8:	f101 060b 	add.w	r6, r1, #11
  4042fc:	2e16      	cmp	r6, #22
  4042fe:	b083      	sub	sp, #12
  404300:	4605      	mov	r5, r0
  404302:	f240 809e 	bls.w	404442 <_malloc_r+0x14e>
  404306:	f036 0607 	bics.w	r6, r6, #7
  40430a:	f100 80bd 	bmi.w	404488 <_malloc_r+0x194>
  40430e:	42b1      	cmp	r1, r6
  404310:	f200 80ba 	bhi.w	404488 <_malloc_r+0x194>
  404314:	f000 fb86 	bl	404a24 <__malloc_lock>
  404318:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40431c:	f0c0 8293 	bcc.w	404846 <_malloc_r+0x552>
  404320:	0a73      	lsrs	r3, r6, #9
  404322:	f000 80b8 	beq.w	404496 <_malloc_r+0x1a2>
  404326:	2b04      	cmp	r3, #4
  404328:	f200 8179 	bhi.w	40461e <_malloc_r+0x32a>
  40432c:	09b3      	lsrs	r3, r6, #6
  40432e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404332:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404336:	00c3      	lsls	r3, r0, #3
  404338:	4fbf      	ldr	r7, [pc, #764]	; (404638 <_malloc_r+0x344>)
  40433a:	443b      	add	r3, r7
  40433c:	f1a3 0108 	sub.w	r1, r3, #8
  404340:	685c      	ldr	r4, [r3, #4]
  404342:	42a1      	cmp	r1, r4
  404344:	d106      	bne.n	404354 <_malloc_r+0x60>
  404346:	e00c      	b.n	404362 <_malloc_r+0x6e>
  404348:	2a00      	cmp	r2, #0
  40434a:	f280 80aa 	bge.w	4044a2 <_malloc_r+0x1ae>
  40434e:	68e4      	ldr	r4, [r4, #12]
  404350:	42a1      	cmp	r1, r4
  404352:	d006      	beq.n	404362 <_malloc_r+0x6e>
  404354:	6863      	ldr	r3, [r4, #4]
  404356:	f023 0303 	bic.w	r3, r3, #3
  40435a:	1b9a      	subs	r2, r3, r6
  40435c:	2a0f      	cmp	r2, #15
  40435e:	ddf3      	ble.n	404348 <_malloc_r+0x54>
  404360:	4670      	mov	r0, lr
  404362:	693c      	ldr	r4, [r7, #16]
  404364:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40464c <_malloc_r+0x358>
  404368:	4574      	cmp	r4, lr
  40436a:	f000 81ab 	beq.w	4046c4 <_malloc_r+0x3d0>
  40436e:	6863      	ldr	r3, [r4, #4]
  404370:	f023 0303 	bic.w	r3, r3, #3
  404374:	1b9a      	subs	r2, r3, r6
  404376:	2a0f      	cmp	r2, #15
  404378:	f300 8190 	bgt.w	40469c <_malloc_r+0x3a8>
  40437c:	2a00      	cmp	r2, #0
  40437e:	f8c7 e014 	str.w	lr, [r7, #20]
  404382:	f8c7 e010 	str.w	lr, [r7, #16]
  404386:	f280 809d 	bge.w	4044c4 <_malloc_r+0x1d0>
  40438a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40438e:	f080 8161 	bcs.w	404654 <_malloc_r+0x360>
  404392:	08db      	lsrs	r3, r3, #3
  404394:	f103 0c01 	add.w	ip, r3, #1
  404398:	1099      	asrs	r1, r3, #2
  40439a:	687a      	ldr	r2, [r7, #4]
  40439c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4043a0:	f8c4 8008 	str.w	r8, [r4, #8]
  4043a4:	2301      	movs	r3, #1
  4043a6:	408b      	lsls	r3, r1
  4043a8:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4043ac:	4313      	orrs	r3, r2
  4043ae:	3908      	subs	r1, #8
  4043b0:	60e1      	str	r1, [r4, #12]
  4043b2:	607b      	str	r3, [r7, #4]
  4043b4:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4043b8:	f8c8 400c 	str.w	r4, [r8, #12]
  4043bc:	1082      	asrs	r2, r0, #2
  4043be:	2401      	movs	r4, #1
  4043c0:	4094      	lsls	r4, r2
  4043c2:	429c      	cmp	r4, r3
  4043c4:	f200 808b 	bhi.w	4044de <_malloc_r+0x1ea>
  4043c8:	421c      	tst	r4, r3
  4043ca:	d106      	bne.n	4043da <_malloc_r+0xe6>
  4043cc:	f020 0003 	bic.w	r0, r0, #3
  4043d0:	0064      	lsls	r4, r4, #1
  4043d2:	421c      	tst	r4, r3
  4043d4:	f100 0004 	add.w	r0, r0, #4
  4043d8:	d0fa      	beq.n	4043d0 <_malloc_r+0xdc>
  4043da:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4043de:	46cc      	mov	ip, r9
  4043e0:	4680      	mov	r8, r0
  4043e2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4043e6:	459c      	cmp	ip, r3
  4043e8:	d107      	bne.n	4043fa <_malloc_r+0x106>
  4043ea:	e16d      	b.n	4046c8 <_malloc_r+0x3d4>
  4043ec:	2a00      	cmp	r2, #0
  4043ee:	f280 817b 	bge.w	4046e8 <_malloc_r+0x3f4>
  4043f2:	68db      	ldr	r3, [r3, #12]
  4043f4:	459c      	cmp	ip, r3
  4043f6:	f000 8167 	beq.w	4046c8 <_malloc_r+0x3d4>
  4043fa:	6859      	ldr	r1, [r3, #4]
  4043fc:	f021 0103 	bic.w	r1, r1, #3
  404400:	1b8a      	subs	r2, r1, r6
  404402:	2a0f      	cmp	r2, #15
  404404:	ddf2      	ble.n	4043ec <_malloc_r+0xf8>
  404406:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40440a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40440e:	9300      	str	r3, [sp, #0]
  404410:	199c      	adds	r4, r3, r6
  404412:	4628      	mov	r0, r5
  404414:	f046 0601 	orr.w	r6, r6, #1
  404418:	f042 0501 	orr.w	r5, r2, #1
  40441c:	605e      	str	r6, [r3, #4]
  40441e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404422:	f8cc 8008 	str.w	r8, [ip, #8]
  404426:	617c      	str	r4, [r7, #20]
  404428:	613c      	str	r4, [r7, #16]
  40442a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40442e:	f8c4 e008 	str.w	lr, [r4, #8]
  404432:	6065      	str	r5, [r4, #4]
  404434:	505a      	str	r2, [r3, r1]
  404436:	f000 fafb 	bl	404a30 <__malloc_unlock>
  40443a:	9b00      	ldr	r3, [sp, #0]
  40443c:	f103 0408 	add.w	r4, r3, #8
  404440:	e01e      	b.n	404480 <_malloc_r+0x18c>
  404442:	2910      	cmp	r1, #16
  404444:	d820      	bhi.n	404488 <_malloc_r+0x194>
  404446:	f000 faed 	bl	404a24 <__malloc_lock>
  40444a:	2610      	movs	r6, #16
  40444c:	2318      	movs	r3, #24
  40444e:	2002      	movs	r0, #2
  404450:	4f79      	ldr	r7, [pc, #484]	; (404638 <_malloc_r+0x344>)
  404452:	443b      	add	r3, r7
  404454:	f1a3 0208 	sub.w	r2, r3, #8
  404458:	685c      	ldr	r4, [r3, #4]
  40445a:	4294      	cmp	r4, r2
  40445c:	f000 813d 	beq.w	4046da <_malloc_r+0x3e6>
  404460:	6863      	ldr	r3, [r4, #4]
  404462:	68e1      	ldr	r1, [r4, #12]
  404464:	68a6      	ldr	r6, [r4, #8]
  404466:	f023 0303 	bic.w	r3, r3, #3
  40446a:	4423      	add	r3, r4
  40446c:	4628      	mov	r0, r5
  40446e:	685a      	ldr	r2, [r3, #4]
  404470:	60f1      	str	r1, [r6, #12]
  404472:	f042 0201 	orr.w	r2, r2, #1
  404476:	608e      	str	r6, [r1, #8]
  404478:	605a      	str	r2, [r3, #4]
  40447a:	f000 fad9 	bl	404a30 <__malloc_unlock>
  40447e:	3408      	adds	r4, #8
  404480:	4620      	mov	r0, r4
  404482:	b003      	add	sp, #12
  404484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404488:	2400      	movs	r4, #0
  40448a:	230c      	movs	r3, #12
  40448c:	4620      	mov	r0, r4
  40448e:	602b      	str	r3, [r5, #0]
  404490:	b003      	add	sp, #12
  404492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404496:	2040      	movs	r0, #64	; 0x40
  404498:	f44f 7300 	mov.w	r3, #512	; 0x200
  40449c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4044a0:	e74a      	b.n	404338 <_malloc_r+0x44>
  4044a2:	4423      	add	r3, r4
  4044a4:	68e1      	ldr	r1, [r4, #12]
  4044a6:	685a      	ldr	r2, [r3, #4]
  4044a8:	68a6      	ldr	r6, [r4, #8]
  4044aa:	f042 0201 	orr.w	r2, r2, #1
  4044ae:	60f1      	str	r1, [r6, #12]
  4044b0:	4628      	mov	r0, r5
  4044b2:	608e      	str	r6, [r1, #8]
  4044b4:	605a      	str	r2, [r3, #4]
  4044b6:	f000 fabb 	bl	404a30 <__malloc_unlock>
  4044ba:	3408      	adds	r4, #8
  4044bc:	4620      	mov	r0, r4
  4044be:	b003      	add	sp, #12
  4044c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044c4:	4423      	add	r3, r4
  4044c6:	4628      	mov	r0, r5
  4044c8:	685a      	ldr	r2, [r3, #4]
  4044ca:	f042 0201 	orr.w	r2, r2, #1
  4044ce:	605a      	str	r2, [r3, #4]
  4044d0:	f000 faae 	bl	404a30 <__malloc_unlock>
  4044d4:	3408      	adds	r4, #8
  4044d6:	4620      	mov	r0, r4
  4044d8:	b003      	add	sp, #12
  4044da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044de:	68bc      	ldr	r4, [r7, #8]
  4044e0:	6863      	ldr	r3, [r4, #4]
  4044e2:	f023 0803 	bic.w	r8, r3, #3
  4044e6:	45b0      	cmp	r8, r6
  4044e8:	d304      	bcc.n	4044f4 <_malloc_r+0x200>
  4044ea:	eba8 0306 	sub.w	r3, r8, r6
  4044ee:	2b0f      	cmp	r3, #15
  4044f0:	f300 8085 	bgt.w	4045fe <_malloc_r+0x30a>
  4044f4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404650 <_malloc_r+0x35c>
  4044f8:	4b50      	ldr	r3, [pc, #320]	; (40463c <_malloc_r+0x348>)
  4044fa:	f8d9 2000 	ldr.w	r2, [r9]
  4044fe:	681b      	ldr	r3, [r3, #0]
  404500:	3201      	adds	r2, #1
  404502:	4433      	add	r3, r6
  404504:	eb04 0a08 	add.w	sl, r4, r8
  404508:	f000 8155 	beq.w	4047b6 <_malloc_r+0x4c2>
  40450c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404510:	330f      	adds	r3, #15
  404512:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404516:	f02b 0b0f 	bic.w	fp, fp, #15
  40451a:	4659      	mov	r1, fp
  40451c:	4628      	mov	r0, r5
  40451e:	f000 fa8d 	bl	404a3c <_sbrk_r>
  404522:	1c41      	adds	r1, r0, #1
  404524:	4602      	mov	r2, r0
  404526:	f000 80fc 	beq.w	404722 <_malloc_r+0x42e>
  40452a:	4582      	cmp	sl, r0
  40452c:	f200 80f7 	bhi.w	40471e <_malloc_r+0x42a>
  404530:	4b43      	ldr	r3, [pc, #268]	; (404640 <_malloc_r+0x34c>)
  404532:	6819      	ldr	r1, [r3, #0]
  404534:	4459      	add	r1, fp
  404536:	6019      	str	r1, [r3, #0]
  404538:	f000 814d 	beq.w	4047d6 <_malloc_r+0x4e2>
  40453c:	f8d9 0000 	ldr.w	r0, [r9]
  404540:	3001      	adds	r0, #1
  404542:	bf1b      	ittet	ne
  404544:	eba2 0a0a 	subne.w	sl, r2, sl
  404548:	4451      	addne	r1, sl
  40454a:	f8c9 2000 	streq.w	r2, [r9]
  40454e:	6019      	strne	r1, [r3, #0]
  404550:	f012 0107 	ands.w	r1, r2, #7
  404554:	f000 8115 	beq.w	404782 <_malloc_r+0x48e>
  404558:	f1c1 0008 	rsb	r0, r1, #8
  40455c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404560:	4402      	add	r2, r0
  404562:	3108      	adds	r1, #8
  404564:	eb02 090b 	add.w	r9, r2, fp
  404568:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40456c:	eba1 0909 	sub.w	r9, r1, r9
  404570:	4649      	mov	r1, r9
  404572:	4628      	mov	r0, r5
  404574:	9301      	str	r3, [sp, #4]
  404576:	9200      	str	r2, [sp, #0]
  404578:	f000 fa60 	bl	404a3c <_sbrk_r>
  40457c:	1c43      	adds	r3, r0, #1
  40457e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404582:	f000 8143 	beq.w	40480c <_malloc_r+0x518>
  404586:	1a80      	subs	r0, r0, r2
  404588:	4448      	add	r0, r9
  40458a:	f040 0001 	orr.w	r0, r0, #1
  40458e:	6819      	ldr	r1, [r3, #0]
  404590:	60ba      	str	r2, [r7, #8]
  404592:	4449      	add	r1, r9
  404594:	42bc      	cmp	r4, r7
  404596:	6050      	str	r0, [r2, #4]
  404598:	6019      	str	r1, [r3, #0]
  40459a:	d017      	beq.n	4045cc <_malloc_r+0x2d8>
  40459c:	f1b8 0f0f 	cmp.w	r8, #15
  4045a0:	f240 80fb 	bls.w	40479a <_malloc_r+0x4a6>
  4045a4:	6860      	ldr	r0, [r4, #4]
  4045a6:	f1a8 020c 	sub.w	r2, r8, #12
  4045aa:	f022 0207 	bic.w	r2, r2, #7
  4045ae:	eb04 0e02 	add.w	lr, r4, r2
  4045b2:	f000 0001 	and.w	r0, r0, #1
  4045b6:	f04f 0c05 	mov.w	ip, #5
  4045ba:	4310      	orrs	r0, r2
  4045bc:	2a0f      	cmp	r2, #15
  4045be:	6060      	str	r0, [r4, #4]
  4045c0:	f8ce c004 	str.w	ip, [lr, #4]
  4045c4:	f8ce c008 	str.w	ip, [lr, #8]
  4045c8:	f200 8117 	bhi.w	4047fa <_malloc_r+0x506>
  4045cc:	4b1d      	ldr	r3, [pc, #116]	; (404644 <_malloc_r+0x350>)
  4045ce:	68bc      	ldr	r4, [r7, #8]
  4045d0:	681a      	ldr	r2, [r3, #0]
  4045d2:	4291      	cmp	r1, r2
  4045d4:	bf88      	it	hi
  4045d6:	6019      	strhi	r1, [r3, #0]
  4045d8:	4b1b      	ldr	r3, [pc, #108]	; (404648 <_malloc_r+0x354>)
  4045da:	681a      	ldr	r2, [r3, #0]
  4045dc:	4291      	cmp	r1, r2
  4045de:	6862      	ldr	r2, [r4, #4]
  4045e0:	bf88      	it	hi
  4045e2:	6019      	strhi	r1, [r3, #0]
  4045e4:	f022 0203 	bic.w	r2, r2, #3
  4045e8:	4296      	cmp	r6, r2
  4045ea:	eba2 0306 	sub.w	r3, r2, r6
  4045ee:	d801      	bhi.n	4045f4 <_malloc_r+0x300>
  4045f0:	2b0f      	cmp	r3, #15
  4045f2:	dc04      	bgt.n	4045fe <_malloc_r+0x30a>
  4045f4:	4628      	mov	r0, r5
  4045f6:	f000 fa1b 	bl	404a30 <__malloc_unlock>
  4045fa:	2400      	movs	r4, #0
  4045fc:	e740      	b.n	404480 <_malloc_r+0x18c>
  4045fe:	19a2      	adds	r2, r4, r6
  404600:	f043 0301 	orr.w	r3, r3, #1
  404604:	f046 0601 	orr.w	r6, r6, #1
  404608:	6066      	str	r6, [r4, #4]
  40460a:	4628      	mov	r0, r5
  40460c:	60ba      	str	r2, [r7, #8]
  40460e:	6053      	str	r3, [r2, #4]
  404610:	f000 fa0e 	bl	404a30 <__malloc_unlock>
  404614:	3408      	adds	r4, #8
  404616:	4620      	mov	r0, r4
  404618:	b003      	add	sp, #12
  40461a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40461e:	2b14      	cmp	r3, #20
  404620:	d971      	bls.n	404706 <_malloc_r+0x412>
  404622:	2b54      	cmp	r3, #84	; 0x54
  404624:	f200 80a3 	bhi.w	40476e <_malloc_r+0x47a>
  404628:	0b33      	lsrs	r3, r6, #12
  40462a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40462e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404632:	00c3      	lsls	r3, r0, #3
  404634:	e680      	b.n	404338 <_malloc_r+0x44>
  404636:	bf00      	nop
  404638:	20400480 	.word	0x20400480
  40463c:	2040c7d0 	.word	0x2040c7d0
  404640:	2040c7a0 	.word	0x2040c7a0
  404644:	2040c7c8 	.word	0x2040c7c8
  404648:	2040c7cc 	.word	0x2040c7cc
  40464c:	20400488 	.word	0x20400488
  404650:	20400888 	.word	0x20400888
  404654:	0a5a      	lsrs	r2, r3, #9
  404656:	2a04      	cmp	r2, #4
  404658:	d95b      	bls.n	404712 <_malloc_r+0x41e>
  40465a:	2a14      	cmp	r2, #20
  40465c:	f200 80ae 	bhi.w	4047bc <_malloc_r+0x4c8>
  404660:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404664:	00c9      	lsls	r1, r1, #3
  404666:	325b      	adds	r2, #91	; 0x5b
  404668:	eb07 0c01 	add.w	ip, r7, r1
  40466c:	5879      	ldr	r1, [r7, r1]
  40466e:	f1ac 0c08 	sub.w	ip, ip, #8
  404672:	458c      	cmp	ip, r1
  404674:	f000 8088 	beq.w	404788 <_malloc_r+0x494>
  404678:	684a      	ldr	r2, [r1, #4]
  40467a:	f022 0203 	bic.w	r2, r2, #3
  40467e:	4293      	cmp	r3, r2
  404680:	d273      	bcs.n	40476a <_malloc_r+0x476>
  404682:	6889      	ldr	r1, [r1, #8]
  404684:	458c      	cmp	ip, r1
  404686:	d1f7      	bne.n	404678 <_malloc_r+0x384>
  404688:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40468c:	687b      	ldr	r3, [r7, #4]
  40468e:	60e2      	str	r2, [r4, #12]
  404690:	f8c4 c008 	str.w	ip, [r4, #8]
  404694:	6094      	str	r4, [r2, #8]
  404696:	f8cc 400c 	str.w	r4, [ip, #12]
  40469a:	e68f      	b.n	4043bc <_malloc_r+0xc8>
  40469c:	19a1      	adds	r1, r4, r6
  40469e:	f046 0c01 	orr.w	ip, r6, #1
  4046a2:	f042 0601 	orr.w	r6, r2, #1
  4046a6:	f8c4 c004 	str.w	ip, [r4, #4]
  4046aa:	4628      	mov	r0, r5
  4046ac:	6179      	str	r1, [r7, #20]
  4046ae:	6139      	str	r1, [r7, #16]
  4046b0:	f8c1 e00c 	str.w	lr, [r1, #12]
  4046b4:	f8c1 e008 	str.w	lr, [r1, #8]
  4046b8:	604e      	str	r6, [r1, #4]
  4046ba:	50e2      	str	r2, [r4, r3]
  4046bc:	f000 f9b8 	bl	404a30 <__malloc_unlock>
  4046c0:	3408      	adds	r4, #8
  4046c2:	e6dd      	b.n	404480 <_malloc_r+0x18c>
  4046c4:	687b      	ldr	r3, [r7, #4]
  4046c6:	e679      	b.n	4043bc <_malloc_r+0xc8>
  4046c8:	f108 0801 	add.w	r8, r8, #1
  4046cc:	f018 0f03 	tst.w	r8, #3
  4046d0:	f10c 0c08 	add.w	ip, ip, #8
  4046d4:	f47f ae85 	bne.w	4043e2 <_malloc_r+0xee>
  4046d8:	e02d      	b.n	404736 <_malloc_r+0x442>
  4046da:	68dc      	ldr	r4, [r3, #12]
  4046dc:	42a3      	cmp	r3, r4
  4046de:	bf08      	it	eq
  4046e0:	3002      	addeq	r0, #2
  4046e2:	f43f ae3e 	beq.w	404362 <_malloc_r+0x6e>
  4046e6:	e6bb      	b.n	404460 <_malloc_r+0x16c>
  4046e8:	4419      	add	r1, r3
  4046ea:	461c      	mov	r4, r3
  4046ec:	684a      	ldr	r2, [r1, #4]
  4046ee:	68db      	ldr	r3, [r3, #12]
  4046f0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4046f4:	f042 0201 	orr.w	r2, r2, #1
  4046f8:	604a      	str	r2, [r1, #4]
  4046fa:	4628      	mov	r0, r5
  4046fc:	60f3      	str	r3, [r6, #12]
  4046fe:	609e      	str	r6, [r3, #8]
  404700:	f000 f996 	bl	404a30 <__malloc_unlock>
  404704:	e6bc      	b.n	404480 <_malloc_r+0x18c>
  404706:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40470a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40470e:	00c3      	lsls	r3, r0, #3
  404710:	e612      	b.n	404338 <_malloc_r+0x44>
  404712:	099a      	lsrs	r2, r3, #6
  404714:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404718:	00c9      	lsls	r1, r1, #3
  40471a:	3238      	adds	r2, #56	; 0x38
  40471c:	e7a4      	b.n	404668 <_malloc_r+0x374>
  40471e:	42bc      	cmp	r4, r7
  404720:	d054      	beq.n	4047cc <_malloc_r+0x4d8>
  404722:	68bc      	ldr	r4, [r7, #8]
  404724:	6862      	ldr	r2, [r4, #4]
  404726:	f022 0203 	bic.w	r2, r2, #3
  40472a:	e75d      	b.n	4045e8 <_malloc_r+0x2f4>
  40472c:	f859 3908 	ldr.w	r3, [r9], #-8
  404730:	4599      	cmp	r9, r3
  404732:	f040 8086 	bne.w	404842 <_malloc_r+0x54e>
  404736:	f010 0f03 	tst.w	r0, #3
  40473a:	f100 30ff 	add.w	r0, r0, #4294967295
  40473e:	d1f5      	bne.n	40472c <_malloc_r+0x438>
  404740:	687b      	ldr	r3, [r7, #4]
  404742:	ea23 0304 	bic.w	r3, r3, r4
  404746:	607b      	str	r3, [r7, #4]
  404748:	0064      	lsls	r4, r4, #1
  40474a:	429c      	cmp	r4, r3
  40474c:	f63f aec7 	bhi.w	4044de <_malloc_r+0x1ea>
  404750:	2c00      	cmp	r4, #0
  404752:	f43f aec4 	beq.w	4044de <_malloc_r+0x1ea>
  404756:	421c      	tst	r4, r3
  404758:	4640      	mov	r0, r8
  40475a:	f47f ae3e 	bne.w	4043da <_malloc_r+0xe6>
  40475e:	0064      	lsls	r4, r4, #1
  404760:	421c      	tst	r4, r3
  404762:	f100 0004 	add.w	r0, r0, #4
  404766:	d0fa      	beq.n	40475e <_malloc_r+0x46a>
  404768:	e637      	b.n	4043da <_malloc_r+0xe6>
  40476a:	468c      	mov	ip, r1
  40476c:	e78c      	b.n	404688 <_malloc_r+0x394>
  40476e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404772:	d815      	bhi.n	4047a0 <_malloc_r+0x4ac>
  404774:	0bf3      	lsrs	r3, r6, #15
  404776:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40477a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40477e:	00c3      	lsls	r3, r0, #3
  404780:	e5da      	b.n	404338 <_malloc_r+0x44>
  404782:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404786:	e6ed      	b.n	404564 <_malloc_r+0x270>
  404788:	687b      	ldr	r3, [r7, #4]
  40478a:	1092      	asrs	r2, r2, #2
  40478c:	2101      	movs	r1, #1
  40478e:	fa01 f202 	lsl.w	r2, r1, r2
  404792:	4313      	orrs	r3, r2
  404794:	607b      	str	r3, [r7, #4]
  404796:	4662      	mov	r2, ip
  404798:	e779      	b.n	40468e <_malloc_r+0x39a>
  40479a:	2301      	movs	r3, #1
  40479c:	6053      	str	r3, [r2, #4]
  40479e:	e729      	b.n	4045f4 <_malloc_r+0x300>
  4047a0:	f240 5254 	movw	r2, #1364	; 0x554
  4047a4:	4293      	cmp	r3, r2
  4047a6:	d822      	bhi.n	4047ee <_malloc_r+0x4fa>
  4047a8:	0cb3      	lsrs	r3, r6, #18
  4047aa:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4047ae:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4047b2:	00c3      	lsls	r3, r0, #3
  4047b4:	e5c0      	b.n	404338 <_malloc_r+0x44>
  4047b6:	f103 0b10 	add.w	fp, r3, #16
  4047ba:	e6ae      	b.n	40451a <_malloc_r+0x226>
  4047bc:	2a54      	cmp	r2, #84	; 0x54
  4047be:	d829      	bhi.n	404814 <_malloc_r+0x520>
  4047c0:	0b1a      	lsrs	r2, r3, #12
  4047c2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4047c6:	00c9      	lsls	r1, r1, #3
  4047c8:	326e      	adds	r2, #110	; 0x6e
  4047ca:	e74d      	b.n	404668 <_malloc_r+0x374>
  4047cc:	4b20      	ldr	r3, [pc, #128]	; (404850 <_malloc_r+0x55c>)
  4047ce:	6819      	ldr	r1, [r3, #0]
  4047d0:	4459      	add	r1, fp
  4047d2:	6019      	str	r1, [r3, #0]
  4047d4:	e6b2      	b.n	40453c <_malloc_r+0x248>
  4047d6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4047da:	2800      	cmp	r0, #0
  4047dc:	f47f aeae 	bne.w	40453c <_malloc_r+0x248>
  4047e0:	eb08 030b 	add.w	r3, r8, fp
  4047e4:	68ba      	ldr	r2, [r7, #8]
  4047e6:	f043 0301 	orr.w	r3, r3, #1
  4047ea:	6053      	str	r3, [r2, #4]
  4047ec:	e6ee      	b.n	4045cc <_malloc_r+0x2d8>
  4047ee:	207f      	movs	r0, #127	; 0x7f
  4047f0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4047f4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4047f8:	e59e      	b.n	404338 <_malloc_r+0x44>
  4047fa:	f104 0108 	add.w	r1, r4, #8
  4047fe:	4628      	mov	r0, r5
  404800:	9300      	str	r3, [sp, #0]
  404802:	f001 fbc7 	bl	405f94 <_free_r>
  404806:	9b00      	ldr	r3, [sp, #0]
  404808:	6819      	ldr	r1, [r3, #0]
  40480a:	e6df      	b.n	4045cc <_malloc_r+0x2d8>
  40480c:	2001      	movs	r0, #1
  40480e:	f04f 0900 	mov.w	r9, #0
  404812:	e6bc      	b.n	40458e <_malloc_r+0x29a>
  404814:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404818:	d805      	bhi.n	404826 <_malloc_r+0x532>
  40481a:	0bda      	lsrs	r2, r3, #15
  40481c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404820:	00c9      	lsls	r1, r1, #3
  404822:	3277      	adds	r2, #119	; 0x77
  404824:	e720      	b.n	404668 <_malloc_r+0x374>
  404826:	f240 5154 	movw	r1, #1364	; 0x554
  40482a:	428a      	cmp	r2, r1
  40482c:	d805      	bhi.n	40483a <_malloc_r+0x546>
  40482e:	0c9a      	lsrs	r2, r3, #18
  404830:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404834:	00c9      	lsls	r1, r1, #3
  404836:	327c      	adds	r2, #124	; 0x7c
  404838:	e716      	b.n	404668 <_malloc_r+0x374>
  40483a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40483e:	227e      	movs	r2, #126	; 0x7e
  404840:	e712      	b.n	404668 <_malloc_r+0x374>
  404842:	687b      	ldr	r3, [r7, #4]
  404844:	e780      	b.n	404748 <_malloc_r+0x454>
  404846:	08f0      	lsrs	r0, r6, #3
  404848:	f106 0308 	add.w	r3, r6, #8
  40484c:	e600      	b.n	404450 <_malloc_r+0x15c>
  40484e:	bf00      	nop
  404850:	2040c7a0 	.word	0x2040c7a0

00404854 <memcpy>:
  404854:	4684      	mov	ip, r0
  404856:	ea41 0300 	orr.w	r3, r1, r0
  40485a:	f013 0303 	ands.w	r3, r3, #3
  40485e:	d16d      	bne.n	40493c <memcpy+0xe8>
  404860:	3a40      	subs	r2, #64	; 0x40
  404862:	d341      	bcc.n	4048e8 <memcpy+0x94>
  404864:	f851 3b04 	ldr.w	r3, [r1], #4
  404868:	f840 3b04 	str.w	r3, [r0], #4
  40486c:	f851 3b04 	ldr.w	r3, [r1], #4
  404870:	f840 3b04 	str.w	r3, [r0], #4
  404874:	f851 3b04 	ldr.w	r3, [r1], #4
  404878:	f840 3b04 	str.w	r3, [r0], #4
  40487c:	f851 3b04 	ldr.w	r3, [r1], #4
  404880:	f840 3b04 	str.w	r3, [r0], #4
  404884:	f851 3b04 	ldr.w	r3, [r1], #4
  404888:	f840 3b04 	str.w	r3, [r0], #4
  40488c:	f851 3b04 	ldr.w	r3, [r1], #4
  404890:	f840 3b04 	str.w	r3, [r0], #4
  404894:	f851 3b04 	ldr.w	r3, [r1], #4
  404898:	f840 3b04 	str.w	r3, [r0], #4
  40489c:	f851 3b04 	ldr.w	r3, [r1], #4
  4048a0:	f840 3b04 	str.w	r3, [r0], #4
  4048a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4048a8:	f840 3b04 	str.w	r3, [r0], #4
  4048ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4048b0:	f840 3b04 	str.w	r3, [r0], #4
  4048b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4048b8:	f840 3b04 	str.w	r3, [r0], #4
  4048bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4048c0:	f840 3b04 	str.w	r3, [r0], #4
  4048c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4048c8:	f840 3b04 	str.w	r3, [r0], #4
  4048cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4048d0:	f840 3b04 	str.w	r3, [r0], #4
  4048d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4048d8:	f840 3b04 	str.w	r3, [r0], #4
  4048dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4048e0:	f840 3b04 	str.w	r3, [r0], #4
  4048e4:	3a40      	subs	r2, #64	; 0x40
  4048e6:	d2bd      	bcs.n	404864 <memcpy+0x10>
  4048e8:	3230      	adds	r2, #48	; 0x30
  4048ea:	d311      	bcc.n	404910 <memcpy+0xbc>
  4048ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4048f0:	f840 3b04 	str.w	r3, [r0], #4
  4048f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4048f8:	f840 3b04 	str.w	r3, [r0], #4
  4048fc:	f851 3b04 	ldr.w	r3, [r1], #4
  404900:	f840 3b04 	str.w	r3, [r0], #4
  404904:	f851 3b04 	ldr.w	r3, [r1], #4
  404908:	f840 3b04 	str.w	r3, [r0], #4
  40490c:	3a10      	subs	r2, #16
  40490e:	d2ed      	bcs.n	4048ec <memcpy+0x98>
  404910:	320c      	adds	r2, #12
  404912:	d305      	bcc.n	404920 <memcpy+0xcc>
  404914:	f851 3b04 	ldr.w	r3, [r1], #4
  404918:	f840 3b04 	str.w	r3, [r0], #4
  40491c:	3a04      	subs	r2, #4
  40491e:	d2f9      	bcs.n	404914 <memcpy+0xc0>
  404920:	3204      	adds	r2, #4
  404922:	d008      	beq.n	404936 <memcpy+0xe2>
  404924:	07d2      	lsls	r2, r2, #31
  404926:	bf1c      	itt	ne
  404928:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40492c:	f800 3b01 	strbne.w	r3, [r0], #1
  404930:	d301      	bcc.n	404936 <memcpy+0xe2>
  404932:	880b      	ldrh	r3, [r1, #0]
  404934:	8003      	strh	r3, [r0, #0]
  404936:	4660      	mov	r0, ip
  404938:	4770      	bx	lr
  40493a:	bf00      	nop
  40493c:	2a08      	cmp	r2, #8
  40493e:	d313      	bcc.n	404968 <memcpy+0x114>
  404940:	078b      	lsls	r3, r1, #30
  404942:	d08d      	beq.n	404860 <memcpy+0xc>
  404944:	f010 0303 	ands.w	r3, r0, #3
  404948:	d08a      	beq.n	404860 <memcpy+0xc>
  40494a:	f1c3 0304 	rsb	r3, r3, #4
  40494e:	1ad2      	subs	r2, r2, r3
  404950:	07db      	lsls	r3, r3, #31
  404952:	bf1c      	itt	ne
  404954:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404958:	f800 3b01 	strbne.w	r3, [r0], #1
  40495c:	d380      	bcc.n	404860 <memcpy+0xc>
  40495e:	f831 3b02 	ldrh.w	r3, [r1], #2
  404962:	f820 3b02 	strh.w	r3, [r0], #2
  404966:	e77b      	b.n	404860 <memcpy+0xc>
  404968:	3a04      	subs	r2, #4
  40496a:	d3d9      	bcc.n	404920 <memcpy+0xcc>
  40496c:	3a01      	subs	r2, #1
  40496e:	f811 3b01 	ldrb.w	r3, [r1], #1
  404972:	f800 3b01 	strb.w	r3, [r0], #1
  404976:	d2f9      	bcs.n	40496c <memcpy+0x118>
  404978:	780b      	ldrb	r3, [r1, #0]
  40497a:	7003      	strb	r3, [r0, #0]
  40497c:	784b      	ldrb	r3, [r1, #1]
  40497e:	7043      	strb	r3, [r0, #1]
  404980:	788b      	ldrb	r3, [r1, #2]
  404982:	7083      	strb	r3, [r0, #2]
  404984:	4660      	mov	r0, ip
  404986:	4770      	bx	lr

00404988 <memset>:
  404988:	b470      	push	{r4, r5, r6}
  40498a:	0786      	lsls	r6, r0, #30
  40498c:	d046      	beq.n	404a1c <memset+0x94>
  40498e:	1e54      	subs	r4, r2, #1
  404990:	2a00      	cmp	r2, #0
  404992:	d041      	beq.n	404a18 <memset+0x90>
  404994:	b2ca      	uxtb	r2, r1
  404996:	4603      	mov	r3, r0
  404998:	e002      	b.n	4049a0 <memset+0x18>
  40499a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40499e:	d33b      	bcc.n	404a18 <memset+0x90>
  4049a0:	f803 2b01 	strb.w	r2, [r3], #1
  4049a4:	079d      	lsls	r5, r3, #30
  4049a6:	d1f8      	bne.n	40499a <memset+0x12>
  4049a8:	2c03      	cmp	r4, #3
  4049aa:	d92e      	bls.n	404a0a <memset+0x82>
  4049ac:	b2cd      	uxtb	r5, r1
  4049ae:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4049b2:	2c0f      	cmp	r4, #15
  4049b4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4049b8:	d919      	bls.n	4049ee <memset+0x66>
  4049ba:	f103 0210 	add.w	r2, r3, #16
  4049be:	4626      	mov	r6, r4
  4049c0:	3e10      	subs	r6, #16
  4049c2:	2e0f      	cmp	r6, #15
  4049c4:	f842 5c10 	str.w	r5, [r2, #-16]
  4049c8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4049cc:	f842 5c08 	str.w	r5, [r2, #-8]
  4049d0:	f842 5c04 	str.w	r5, [r2, #-4]
  4049d4:	f102 0210 	add.w	r2, r2, #16
  4049d8:	d8f2      	bhi.n	4049c0 <memset+0x38>
  4049da:	f1a4 0210 	sub.w	r2, r4, #16
  4049de:	f022 020f 	bic.w	r2, r2, #15
  4049e2:	f004 040f 	and.w	r4, r4, #15
  4049e6:	3210      	adds	r2, #16
  4049e8:	2c03      	cmp	r4, #3
  4049ea:	4413      	add	r3, r2
  4049ec:	d90d      	bls.n	404a0a <memset+0x82>
  4049ee:	461e      	mov	r6, r3
  4049f0:	4622      	mov	r2, r4
  4049f2:	3a04      	subs	r2, #4
  4049f4:	2a03      	cmp	r2, #3
  4049f6:	f846 5b04 	str.w	r5, [r6], #4
  4049fa:	d8fa      	bhi.n	4049f2 <memset+0x6a>
  4049fc:	1f22      	subs	r2, r4, #4
  4049fe:	f022 0203 	bic.w	r2, r2, #3
  404a02:	3204      	adds	r2, #4
  404a04:	4413      	add	r3, r2
  404a06:	f004 0403 	and.w	r4, r4, #3
  404a0a:	b12c      	cbz	r4, 404a18 <memset+0x90>
  404a0c:	b2c9      	uxtb	r1, r1
  404a0e:	441c      	add	r4, r3
  404a10:	f803 1b01 	strb.w	r1, [r3], #1
  404a14:	429c      	cmp	r4, r3
  404a16:	d1fb      	bne.n	404a10 <memset+0x88>
  404a18:	bc70      	pop	{r4, r5, r6}
  404a1a:	4770      	bx	lr
  404a1c:	4614      	mov	r4, r2
  404a1e:	4603      	mov	r3, r0
  404a20:	e7c2      	b.n	4049a8 <memset+0x20>
  404a22:	bf00      	nop

00404a24 <__malloc_lock>:
  404a24:	4801      	ldr	r0, [pc, #4]	; (404a2c <__malloc_lock+0x8>)
  404a26:	f001 bd4f 	b.w	4064c8 <__retarget_lock_acquire_recursive>
  404a2a:	bf00      	nop
  404a2c:	2040c8cc 	.word	0x2040c8cc

00404a30 <__malloc_unlock>:
  404a30:	4801      	ldr	r0, [pc, #4]	; (404a38 <__malloc_unlock+0x8>)
  404a32:	f001 bd4b 	b.w	4064cc <__retarget_lock_release_recursive>
  404a36:	bf00      	nop
  404a38:	2040c8cc 	.word	0x2040c8cc

00404a3c <_sbrk_r>:
  404a3c:	b538      	push	{r3, r4, r5, lr}
  404a3e:	4c07      	ldr	r4, [pc, #28]	; (404a5c <_sbrk_r+0x20>)
  404a40:	2300      	movs	r3, #0
  404a42:	4605      	mov	r5, r0
  404a44:	4608      	mov	r0, r1
  404a46:	6023      	str	r3, [r4, #0]
  404a48:	f7fd fa1a 	bl	401e80 <_sbrk>
  404a4c:	1c43      	adds	r3, r0, #1
  404a4e:	d000      	beq.n	404a52 <_sbrk_r+0x16>
  404a50:	bd38      	pop	{r3, r4, r5, pc}
  404a52:	6823      	ldr	r3, [r4, #0]
  404a54:	2b00      	cmp	r3, #0
  404a56:	d0fb      	beq.n	404a50 <_sbrk_r+0x14>
  404a58:	602b      	str	r3, [r5, #0]
  404a5a:	bd38      	pop	{r3, r4, r5, pc}
  404a5c:	2040c8e0 	.word	0x2040c8e0

00404a60 <setbuf>:
  404a60:	2900      	cmp	r1, #0
  404a62:	bf0c      	ite	eq
  404a64:	2202      	moveq	r2, #2
  404a66:	2200      	movne	r2, #0
  404a68:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404a6c:	f000 b800 	b.w	404a70 <setvbuf>

00404a70 <setvbuf>:
  404a70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404a74:	4c61      	ldr	r4, [pc, #388]	; (404bfc <setvbuf+0x18c>)
  404a76:	6825      	ldr	r5, [r4, #0]
  404a78:	b083      	sub	sp, #12
  404a7a:	4604      	mov	r4, r0
  404a7c:	460f      	mov	r7, r1
  404a7e:	4690      	mov	r8, r2
  404a80:	461e      	mov	r6, r3
  404a82:	b115      	cbz	r5, 404a8a <setvbuf+0x1a>
  404a84:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404a86:	2b00      	cmp	r3, #0
  404a88:	d064      	beq.n	404b54 <setvbuf+0xe4>
  404a8a:	f1b8 0f02 	cmp.w	r8, #2
  404a8e:	d006      	beq.n	404a9e <setvbuf+0x2e>
  404a90:	f1b8 0f01 	cmp.w	r8, #1
  404a94:	f200 809f 	bhi.w	404bd6 <setvbuf+0x166>
  404a98:	2e00      	cmp	r6, #0
  404a9a:	f2c0 809c 	blt.w	404bd6 <setvbuf+0x166>
  404a9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404aa0:	07d8      	lsls	r0, r3, #31
  404aa2:	d534      	bpl.n	404b0e <setvbuf+0x9e>
  404aa4:	4621      	mov	r1, r4
  404aa6:	4628      	mov	r0, r5
  404aa8:	f001 f8f6 	bl	405c98 <_fflush_r>
  404aac:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404aae:	b141      	cbz	r1, 404ac2 <setvbuf+0x52>
  404ab0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404ab4:	4299      	cmp	r1, r3
  404ab6:	d002      	beq.n	404abe <setvbuf+0x4e>
  404ab8:	4628      	mov	r0, r5
  404aba:	f001 fa6b 	bl	405f94 <_free_r>
  404abe:	2300      	movs	r3, #0
  404ac0:	6323      	str	r3, [r4, #48]	; 0x30
  404ac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404ac6:	2200      	movs	r2, #0
  404ac8:	61a2      	str	r2, [r4, #24]
  404aca:	6062      	str	r2, [r4, #4]
  404acc:	061a      	lsls	r2, r3, #24
  404ace:	d43a      	bmi.n	404b46 <setvbuf+0xd6>
  404ad0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404ad4:	f023 0303 	bic.w	r3, r3, #3
  404ad8:	f1b8 0f02 	cmp.w	r8, #2
  404adc:	81a3      	strh	r3, [r4, #12]
  404ade:	d01d      	beq.n	404b1c <setvbuf+0xac>
  404ae0:	ab01      	add	r3, sp, #4
  404ae2:	466a      	mov	r2, sp
  404ae4:	4621      	mov	r1, r4
  404ae6:	4628      	mov	r0, r5
  404ae8:	f001 fcf2 	bl	4064d0 <__swhatbuf_r>
  404aec:	89a3      	ldrh	r3, [r4, #12]
  404aee:	4318      	orrs	r0, r3
  404af0:	81a0      	strh	r0, [r4, #12]
  404af2:	2e00      	cmp	r6, #0
  404af4:	d132      	bne.n	404b5c <setvbuf+0xec>
  404af6:	9e00      	ldr	r6, [sp, #0]
  404af8:	4630      	mov	r0, r6
  404afa:	f7ff fbf3 	bl	4042e4 <malloc>
  404afe:	4607      	mov	r7, r0
  404b00:	2800      	cmp	r0, #0
  404b02:	d06b      	beq.n	404bdc <setvbuf+0x16c>
  404b04:	89a3      	ldrh	r3, [r4, #12]
  404b06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404b0a:	81a3      	strh	r3, [r4, #12]
  404b0c:	e028      	b.n	404b60 <setvbuf+0xf0>
  404b0e:	89a3      	ldrh	r3, [r4, #12]
  404b10:	0599      	lsls	r1, r3, #22
  404b12:	d4c7      	bmi.n	404aa4 <setvbuf+0x34>
  404b14:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404b16:	f001 fcd7 	bl	4064c8 <__retarget_lock_acquire_recursive>
  404b1a:	e7c3      	b.n	404aa4 <setvbuf+0x34>
  404b1c:	2500      	movs	r5, #0
  404b1e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404b20:	2600      	movs	r6, #0
  404b22:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404b26:	f043 0302 	orr.w	r3, r3, #2
  404b2a:	2001      	movs	r0, #1
  404b2c:	60a6      	str	r6, [r4, #8]
  404b2e:	07ce      	lsls	r6, r1, #31
  404b30:	81a3      	strh	r3, [r4, #12]
  404b32:	6022      	str	r2, [r4, #0]
  404b34:	6122      	str	r2, [r4, #16]
  404b36:	6160      	str	r0, [r4, #20]
  404b38:	d401      	bmi.n	404b3e <setvbuf+0xce>
  404b3a:	0598      	lsls	r0, r3, #22
  404b3c:	d53e      	bpl.n	404bbc <setvbuf+0x14c>
  404b3e:	4628      	mov	r0, r5
  404b40:	b003      	add	sp, #12
  404b42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404b46:	6921      	ldr	r1, [r4, #16]
  404b48:	4628      	mov	r0, r5
  404b4a:	f001 fa23 	bl	405f94 <_free_r>
  404b4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404b52:	e7bd      	b.n	404ad0 <setvbuf+0x60>
  404b54:	4628      	mov	r0, r5
  404b56:	f001 f8f7 	bl	405d48 <__sinit>
  404b5a:	e796      	b.n	404a8a <setvbuf+0x1a>
  404b5c:	2f00      	cmp	r7, #0
  404b5e:	d0cb      	beq.n	404af8 <setvbuf+0x88>
  404b60:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404b62:	2b00      	cmp	r3, #0
  404b64:	d033      	beq.n	404bce <setvbuf+0x15e>
  404b66:	9b00      	ldr	r3, [sp, #0]
  404b68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404b6c:	6027      	str	r7, [r4, #0]
  404b6e:	429e      	cmp	r6, r3
  404b70:	bf1c      	itt	ne
  404b72:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  404b76:	81a2      	strhne	r2, [r4, #12]
  404b78:	f1b8 0f01 	cmp.w	r8, #1
  404b7c:	bf04      	itt	eq
  404b7e:	f042 0201 	orreq.w	r2, r2, #1
  404b82:	81a2      	strheq	r2, [r4, #12]
  404b84:	b292      	uxth	r2, r2
  404b86:	f012 0308 	ands.w	r3, r2, #8
  404b8a:	6127      	str	r7, [r4, #16]
  404b8c:	6166      	str	r6, [r4, #20]
  404b8e:	d00e      	beq.n	404bae <setvbuf+0x13e>
  404b90:	07d1      	lsls	r1, r2, #31
  404b92:	d51a      	bpl.n	404bca <setvbuf+0x15a>
  404b94:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404b96:	4276      	negs	r6, r6
  404b98:	2300      	movs	r3, #0
  404b9a:	f015 0501 	ands.w	r5, r5, #1
  404b9e:	61a6      	str	r6, [r4, #24]
  404ba0:	60a3      	str	r3, [r4, #8]
  404ba2:	d009      	beq.n	404bb8 <setvbuf+0x148>
  404ba4:	2500      	movs	r5, #0
  404ba6:	4628      	mov	r0, r5
  404ba8:	b003      	add	sp, #12
  404baa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404bae:	60a3      	str	r3, [r4, #8]
  404bb0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404bb2:	f015 0501 	ands.w	r5, r5, #1
  404bb6:	d1f5      	bne.n	404ba4 <setvbuf+0x134>
  404bb8:	0593      	lsls	r3, r2, #22
  404bba:	d4c0      	bmi.n	404b3e <setvbuf+0xce>
  404bbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404bbe:	f001 fc85 	bl	4064cc <__retarget_lock_release_recursive>
  404bc2:	4628      	mov	r0, r5
  404bc4:	b003      	add	sp, #12
  404bc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404bca:	60a6      	str	r6, [r4, #8]
  404bcc:	e7f0      	b.n	404bb0 <setvbuf+0x140>
  404bce:	4628      	mov	r0, r5
  404bd0:	f001 f8ba 	bl	405d48 <__sinit>
  404bd4:	e7c7      	b.n	404b66 <setvbuf+0xf6>
  404bd6:	f04f 35ff 	mov.w	r5, #4294967295
  404bda:	e7b0      	b.n	404b3e <setvbuf+0xce>
  404bdc:	f8dd 9000 	ldr.w	r9, [sp]
  404be0:	45b1      	cmp	r9, r6
  404be2:	d004      	beq.n	404bee <setvbuf+0x17e>
  404be4:	4648      	mov	r0, r9
  404be6:	f7ff fb7d 	bl	4042e4 <malloc>
  404bea:	4607      	mov	r7, r0
  404bec:	b920      	cbnz	r0, 404bf8 <setvbuf+0x188>
  404bee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404bf2:	f04f 35ff 	mov.w	r5, #4294967295
  404bf6:	e792      	b.n	404b1e <setvbuf+0xae>
  404bf8:	464e      	mov	r6, r9
  404bfa:	e783      	b.n	404b04 <setvbuf+0x94>
  404bfc:	20400050 	.word	0x20400050

00404c00 <strlen>:
  404c00:	f890 f000 	pld	[r0]
  404c04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404c08:	f020 0107 	bic.w	r1, r0, #7
  404c0c:	f06f 0c00 	mvn.w	ip, #0
  404c10:	f010 0407 	ands.w	r4, r0, #7
  404c14:	f891 f020 	pld	[r1, #32]
  404c18:	f040 8049 	bne.w	404cae <strlen+0xae>
  404c1c:	f04f 0400 	mov.w	r4, #0
  404c20:	f06f 0007 	mvn.w	r0, #7
  404c24:	e9d1 2300 	ldrd	r2, r3, [r1]
  404c28:	f891 f040 	pld	[r1, #64]	; 0x40
  404c2c:	f100 0008 	add.w	r0, r0, #8
  404c30:	fa82 f24c 	uadd8	r2, r2, ip
  404c34:	faa4 f28c 	sel	r2, r4, ip
  404c38:	fa83 f34c 	uadd8	r3, r3, ip
  404c3c:	faa2 f38c 	sel	r3, r2, ip
  404c40:	bb4b      	cbnz	r3, 404c96 <strlen+0x96>
  404c42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404c46:	fa82 f24c 	uadd8	r2, r2, ip
  404c4a:	f100 0008 	add.w	r0, r0, #8
  404c4e:	faa4 f28c 	sel	r2, r4, ip
  404c52:	fa83 f34c 	uadd8	r3, r3, ip
  404c56:	faa2 f38c 	sel	r3, r2, ip
  404c5a:	b9e3      	cbnz	r3, 404c96 <strlen+0x96>
  404c5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404c60:	fa82 f24c 	uadd8	r2, r2, ip
  404c64:	f100 0008 	add.w	r0, r0, #8
  404c68:	faa4 f28c 	sel	r2, r4, ip
  404c6c:	fa83 f34c 	uadd8	r3, r3, ip
  404c70:	faa2 f38c 	sel	r3, r2, ip
  404c74:	b97b      	cbnz	r3, 404c96 <strlen+0x96>
  404c76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404c7a:	f101 0120 	add.w	r1, r1, #32
  404c7e:	fa82 f24c 	uadd8	r2, r2, ip
  404c82:	f100 0008 	add.w	r0, r0, #8
  404c86:	faa4 f28c 	sel	r2, r4, ip
  404c8a:	fa83 f34c 	uadd8	r3, r3, ip
  404c8e:	faa2 f38c 	sel	r3, r2, ip
  404c92:	2b00      	cmp	r3, #0
  404c94:	d0c6      	beq.n	404c24 <strlen+0x24>
  404c96:	2a00      	cmp	r2, #0
  404c98:	bf04      	itt	eq
  404c9a:	3004      	addeq	r0, #4
  404c9c:	461a      	moveq	r2, r3
  404c9e:	ba12      	rev	r2, r2
  404ca0:	fab2 f282 	clz	r2, r2
  404ca4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404ca8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404cac:	4770      	bx	lr
  404cae:	e9d1 2300 	ldrd	r2, r3, [r1]
  404cb2:	f004 0503 	and.w	r5, r4, #3
  404cb6:	f1c4 0000 	rsb	r0, r4, #0
  404cba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  404cbe:	f014 0f04 	tst.w	r4, #4
  404cc2:	f891 f040 	pld	[r1, #64]	; 0x40
  404cc6:	fa0c f505 	lsl.w	r5, ip, r5
  404cca:	ea62 0205 	orn	r2, r2, r5
  404cce:	bf1c      	itt	ne
  404cd0:	ea63 0305 	ornne	r3, r3, r5
  404cd4:	4662      	movne	r2, ip
  404cd6:	f04f 0400 	mov.w	r4, #0
  404cda:	e7a9      	b.n	404c30 <strlen+0x30>

00404cdc <__sprint_r.part.0>:
  404cdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ce0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404ce2:	049c      	lsls	r4, r3, #18
  404ce4:	4693      	mov	fp, r2
  404ce6:	d52f      	bpl.n	404d48 <__sprint_r.part.0+0x6c>
  404ce8:	6893      	ldr	r3, [r2, #8]
  404cea:	6812      	ldr	r2, [r2, #0]
  404cec:	b353      	cbz	r3, 404d44 <__sprint_r.part.0+0x68>
  404cee:	460e      	mov	r6, r1
  404cf0:	4607      	mov	r7, r0
  404cf2:	f102 0908 	add.w	r9, r2, #8
  404cf6:	e919 0420 	ldmdb	r9, {r5, sl}
  404cfa:	ea5f 089a 	movs.w	r8, sl, lsr #2
  404cfe:	d017      	beq.n	404d30 <__sprint_r.part.0+0x54>
  404d00:	3d04      	subs	r5, #4
  404d02:	2400      	movs	r4, #0
  404d04:	e001      	b.n	404d0a <__sprint_r.part.0+0x2e>
  404d06:	45a0      	cmp	r8, r4
  404d08:	d010      	beq.n	404d2c <__sprint_r.part.0+0x50>
  404d0a:	4632      	mov	r2, r6
  404d0c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404d10:	4638      	mov	r0, r7
  404d12:	f001 f8bb 	bl	405e8c <_fputwc_r>
  404d16:	1c43      	adds	r3, r0, #1
  404d18:	f104 0401 	add.w	r4, r4, #1
  404d1c:	d1f3      	bne.n	404d06 <__sprint_r.part.0+0x2a>
  404d1e:	2300      	movs	r3, #0
  404d20:	f8cb 3008 	str.w	r3, [fp, #8]
  404d24:	f8cb 3004 	str.w	r3, [fp, #4]
  404d28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d2c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404d30:	f02a 0a03 	bic.w	sl, sl, #3
  404d34:	eba3 030a 	sub.w	r3, r3, sl
  404d38:	f8cb 3008 	str.w	r3, [fp, #8]
  404d3c:	f109 0908 	add.w	r9, r9, #8
  404d40:	2b00      	cmp	r3, #0
  404d42:	d1d8      	bne.n	404cf6 <__sprint_r.part.0+0x1a>
  404d44:	2000      	movs	r0, #0
  404d46:	e7ea      	b.n	404d1e <__sprint_r.part.0+0x42>
  404d48:	f001 fa0a 	bl	406160 <__sfvwrite_r>
  404d4c:	2300      	movs	r3, #0
  404d4e:	f8cb 3008 	str.w	r3, [fp, #8]
  404d52:	f8cb 3004 	str.w	r3, [fp, #4]
  404d56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d5a:	bf00      	nop

00404d5c <_vfiprintf_r>:
  404d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404d60:	b0ad      	sub	sp, #180	; 0xb4
  404d62:	461d      	mov	r5, r3
  404d64:	468b      	mov	fp, r1
  404d66:	4690      	mov	r8, r2
  404d68:	9307      	str	r3, [sp, #28]
  404d6a:	9006      	str	r0, [sp, #24]
  404d6c:	b118      	cbz	r0, 404d76 <_vfiprintf_r+0x1a>
  404d6e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404d70:	2b00      	cmp	r3, #0
  404d72:	f000 80f3 	beq.w	404f5c <_vfiprintf_r+0x200>
  404d76:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404d7a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  404d7e:	07df      	lsls	r7, r3, #31
  404d80:	b281      	uxth	r1, r0
  404d82:	d402      	bmi.n	404d8a <_vfiprintf_r+0x2e>
  404d84:	058e      	lsls	r6, r1, #22
  404d86:	f140 80fc 	bpl.w	404f82 <_vfiprintf_r+0x226>
  404d8a:	048c      	lsls	r4, r1, #18
  404d8c:	d40a      	bmi.n	404da4 <_vfiprintf_r+0x48>
  404d8e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404d92:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404d96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404d9a:	f8ab 100c 	strh.w	r1, [fp, #12]
  404d9e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  404da2:	b289      	uxth	r1, r1
  404da4:	0708      	lsls	r0, r1, #28
  404da6:	f140 80b3 	bpl.w	404f10 <_vfiprintf_r+0x1b4>
  404daa:	f8db 3010 	ldr.w	r3, [fp, #16]
  404dae:	2b00      	cmp	r3, #0
  404db0:	f000 80ae 	beq.w	404f10 <_vfiprintf_r+0x1b4>
  404db4:	f001 031a 	and.w	r3, r1, #26
  404db8:	2b0a      	cmp	r3, #10
  404dba:	f000 80b5 	beq.w	404f28 <_vfiprintf_r+0x1cc>
  404dbe:	2300      	movs	r3, #0
  404dc0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404dc4:	930b      	str	r3, [sp, #44]	; 0x2c
  404dc6:	9311      	str	r3, [sp, #68]	; 0x44
  404dc8:	9310      	str	r3, [sp, #64]	; 0x40
  404dca:	9303      	str	r3, [sp, #12]
  404dcc:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  404dd0:	46ca      	mov	sl, r9
  404dd2:	f8cd b010 	str.w	fp, [sp, #16]
  404dd6:	f898 3000 	ldrb.w	r3, [r8]
  404dda:	4644      	mov	r4, r8
  404ddc:	b1fb      	cbz	r3, 404e1e <_vfiprintf_r+0xc2>
  404dde:	2b25      	cmp	r3, #37	; 0x25
  404de0:	d102      	bne.n	404de8 <_vfiprintf_r+0x8c>
  404de2:	e01c      	b.n	404e1e <_vfiprintf_r+0xc2>
  404de4:	2b25      	cmp	r3, #37	; 0x25
  404de6:	d003      	beq.n	404df0 <_vfiprintf_r+0x94>
  404de8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404dec:	2b00      	cmp	r3, #0
  404dee:	d1f9      	bne.n	404de4 <_vfiprintf_r+0x88>
  404df0:	eba4 0508 	sub.w	r5, r4, r8
  404df4:	b19d      	cbz	r5, 404e1e <_vfiprintf_r+0xc2>
  404df6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404df8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404dfa:	f8ca 8000 	str.w	r8, [sl]
  404dfe:	3301      	adds	r3, #1
  404e00:	442a      	add	r2, r5
  404e02:	2b07      	cmp	r3, #7
  404e04:	f8ca 5004 	str.w	r5, [sl, #4]
  404e08:	9211      	str	r2, [sp, #68]	; 0x44
  404e0a:	9310      	str	r3, [sp, #64]	; 0x40
  404e0c:	dd7a      	ble.n	404f04 <_vfiprintf_r+0x1a8>
  404e0e:	2a00      	cmp	r2, #0
  404e10:	f040 84b0 	bne.w	405774 <_vfiprintf_r+0xa18>
  404e14:	9b03      	ldr	r3, [sp, #12]
  404e16:	9210      	str	r2, [sp, #64]	; 0x40
  404e18:	442b      	add	r3, r5
  404e1a:	46ca      	mov	sl, r9
  404e1c:	9303      	str	r3, [sp, #12]
  404e1e:	7823      	ldrb	r3, [r4, #0]
  404e20:	2b00      	cmp	r3, #0
  404e22:	f000 83e0 	beq.w	4055e6 <_vfiprintf_r+0x88a>
  404e26:	2000      	movs	r0, #0
  404e28:	f04f 0300 	mov.w	r3, #0
  404e2c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  404e30:	f104 0801 	add.w	r8, r4, #1
  404e34:	7862      	ldrb	r2, [r4, #1]
  404e36:	4605      	mov	r5, r0
  404e38:	4606      	mov	r6, r0
  404e3a:	4603      	mov	r3, r0
  404e3c:	f04f 34ff 	mov.w	r4, #4294967295
  404e40:	f108 0801 	add.w	r8, r8, #1
  404e44:	f1a2 0120 	sub.w	r1, r2, #32
  404e48:	2958      	cmp	r1, #88	; 0x58
  404e4a:	f200 82de 	bhi.w	40540a <_vfiprintf_r+0x6ae>
  404e4e:	e8df f011 	tbh	[pc, r1, lsl #1]
  404e52:	0221      	.short	0x0221
  404e54:	02dc02dc 	.word	0x02dc02dc
  404e58:	02dc0229 	.word	0x02dc0229
  404e5c:	02dc02dc 	.word	0x02dc02dc
  404e60:	02dc02dc 	.word	0x02dc02dc
  404e64:	028902dc 	.word	0x028902dc
  404e68:	02dc0295 	.word	0x02dc0295
  404e6c:	02bd00a2 	.word	0x02bd00a2
  404e70:	019f02dc 	.word	0x019f02dc
  404e74:	01a401a4 	.word	0x01a401a4
  404e78:	01a401a4 	.word	0x01a401a4
  404e7c:	01a401a4 	.word	0x01a401a4
  404e80:	01a401a4 	.word	0x01a401a4
  404e84:	02dc01a4 	.word	0x02dc01a4
  404e88:	02dc02dc 	.word	0x02dc02dc
  404e8c:	02dc02dc 	.word	0x02dc02dc
  404e90:	02dc02dc 	.word	0x02dc02dc
  404e94:	02dc02dc 	.word	0x02dc02dc
  404e98:	01b202dc 	.word	0x01b202dc
  404e9c:	02dc02dc 	.word	0x02dc02dc
  404ea0:	02dc02dc 	.word	0x02dc02dc
  404ea4:	02dc02dc 	.word	0x02dc02dc
  404ea8:	02dc02dc 	.word	0x02dc02dc
  404eac:	02dc02dc 	.word	0x02dc02dc
  404eb0:	02dc0197 	.word	0x02dc0197
  404eb4:	02dc02dc 	.word	0x02dc02dc
  404eb8:	02dc02dc 	.word	0x02dc02dc
  404ebc:	02dc019b 	.word	0x02dc019b
  404ec0:	025302dc 	.word	0x025302dc
  404ec4:	02dc02dc 	.word	0x02dc02dc
  404ec8:	02dc02dc 	.word	0x02dc02dc
  404ecc:	02dc02dc 	.word	0x02dc02dc
  404ed0:	02dc02dc 	.word	0x02dc02dc
  404ed4:	02dc02dc 	.word	0x02dc02dc
  404ed8:	021b025a 	.word	0x021b025a
  404edc:	02dc02dc 	.word	0x02dc02dc
  404ee0:	026e02dc 	.word	0x026e02dc
  404ee4:	02dc021b 	.word	0x02dc021b
  404ee8:	027302dc 	.word	0x027302dc
  404eec:	01f502dc 	.word	0x01f502dc
  404ef0:	02090182 	.word	0x02090182
  404ef4:	02dc02d7 	.word	0x02dc02d7
  404ef8:	02dc029a 	.word	0x02dc029a
  404efc:	02dc00a7 	.word	0x02dc00a7
  404f00:	022e02dc 	.word	0x022e02dc
  404f04:	f10a 0a08 	add.w	sl, sl, #8
  404f08:	9b03      	ldr	r3, [sp, #12]
  404f0a:	442b      	add	r3, r5
  404f0c:	9303      	str	r3, [sp, #12]
  404f0e:	e786      	b.n	404e1e <_vfiprintf_r+0xc2>
  404f10:	4659      	mov	r1, fp
  404f12:	9806      	ldr	r0, [sp, #24]
  404f14:	f000 fdac 	bl	405a70 <__swsetup_r>
  404f18:	bb18      	cbnz	r0, 404f62 <_vfiprintf_r+0x206>
  404f1a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  404f1e:	f001 031a 	and.w	r3, r1, #26
  404f22:	2b0a      	cmp	r3, #10
  404f24:	f47f af4b 	bne.w	404dbe <_vfiprintf_r+0x62>
  404f28:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  404f2c:	2b00      	cmp	r3, #0
  404f2e:	f6ff af46 	blt.w	404dbe <_vfiprintf_r+0x62>
  404f32:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404f36:	07db      	lsls	r3, r3, #31
  404f38:	d405      	bmi.n	404f46 <_vfiprintf_r+0x1ea>
  404f3a:	058f      	lsls	r7, r1, #22
  404f3c:	d403      	bmi.n	404f46 <_vfiprintf_r+0x1ea>
  404f3e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404f42:	f001 fac3 	bl	4064cc <__retarget_lock_release_recursive>
  404f46:	462b      	mov	r3, r5
  404f48:	4642      	mov	r2, r8
  404f4a:	4659      	mov	r1, fp
  404f4c:	9806      	ldr	r0, [sp, #24]
  404f4e:	f000 fd4d 	bl	4059ec <__sbprintf>
  404f52:	9003      	str	r0, [sp, #12]
  404f54:	9803      	ldr	r0, [sp, #12]
  404f56:	b02d      	add	sp, #180	; 0xb4
  404f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f5c:	f000 fef4 	bl	405d48 <__sinit>
  404f60:	e709      	b.n	404d76 <_vfiprintf_r+0x1a>
  404f62:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404f66:	07d9      	lsls	r1, r3, #31
  404f68:	d404      	bmi.n	404f74 <_vfiprintf_r+0x218>
  404f6a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404f6e:	059a      	lsls	r2, r3, #22
  404f70:	f140 84aa 	bpl.w	4058c8 <_vfiprintf_r+0xb6c>
  404f74:	f04f 33ff 	mov.w	r3, #4294967295
  404f78:	9303      	str	r3, [sp, #12]
  404f7a:	9803      	ldr	r0, [sp, #12]
  404f7c:	b02d      	add	sp, #180	; 0xb4
  404f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f82:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404f86:	f001 fa9f 	bl	4064c8 <__retarget_lock_acquire_recursive>
  404f8a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  404f8e:	b281      	uxth	r1, r0
  404f90:	e6fb      	b.n	404d8a <_vfiprintf_r+0x2e>
  404f92:	4276      	negs	r6, r6
  404f94:	9207      	str	r2, [sp, #28]
  404f96:	f043 0304 	orr.w	r3, r3, #4
  404f9a:	f898 2000 	ldrb.w	r2, [r8]
  404f9e:	e74f      	b.n	404e40 <_vfiprintf_r+0xe4>
  404fa0:	9608      	str	r6, [sp, #32]
  404fa2:	069e      	lsls	r6, r3, #26
  404fa4:	f100 8450 	bmi.w	405848 <_vfiprintf_r+0xaec>
  404fa8:	9907      	ldr	r1, [sp, #28]
  404faa:	06dd      	lsls	r5, r3, #27
  404fac:	460a      	mov	r2, r1
  404fae:	f100 83ef 	bmi.w	405790 <_vfiprintf_r+0xa34>
  404fb2:	0658      	lsls	r0, r3, #25
  404fb4:	f140 83ec 	bpl.w	405790 <_vfiprintf_r+0xa34>
  404fb8:	880e      	ldrh	r6, [r1, #0]
  404fba:	3104      	adds	r1, #4
  404fbc:	2700      	movs	r7, #0
  404fbe:	2201      	movs	r2, #1
  404fc0:	9107      	str	r1, [sp, #28]
  404fc2:	f04f 0100 	mov.w	r1, #0
  404fc6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  404fca:	2500      	movs	r5, #0
  404fcc:	1c61      	adds	r1, r4, #1
  404fce:	f000 8116 	beq.w	4051fe <_vfiprintf_r+0x4a2>
  404fd2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404fd6:	9102      	str	r1, [sp, #8]
  404fd8:	ea56 0107 	orrs.w	r1, r6, r7
  404fdc:	f040 8114 	bne.w	405208 <_vfiprintf_r+0x4ac>
  404fe0:	2c00      	cmp	r4, #0
  404fe2:	f040 835c 	bne.w	40569e <_vfiprintf_r+0x942>
  404fe6:	2a00      	cmp	r2, #0
  404fe8:	f040 83b7 	bne.w	40575a <_vfiprintf_r+0x9fe>
  404fec:	f013 0301 	ands.w	r3, r3, #1
  404ff0:	9305      	str	r3, [sp, #20]
  404ff2:	f000 8457 	beq.w	4058a4 <_vfiprintf_r+0xb48>
  404ff6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404ffa:	2330      	movs	r3, #48	; 0x30
  404ffc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  405000:	9b05      	ldr	r3, [sp, #20]
  405002:	42a3      	cmp	r3, r4
  405004:	bfb8      	it	lt
  405006:	4623      	movlt	r3, r4
  405008:	9301      	str	r3, [sp, #4]
  40500a:	b10d      	cbz	r5, 405010 <_vfiprintf_r+0x2b4>
  40500c:	3301      	adds	r3, #1
  40500e:	9301      	str	r3, [sp, #4]
  405010:	9b02      	ldr	r3, [sp, #8]
  405012:	f013 0302 	ands.w	r3, r3, #2
  405016:	9309      	str	r3, [sp, #36]	; 0x24
  405018:	d002      	beq.n	405020 <_vfiprintf_r+0x2c4>
  40501a:	9b01      	ldr	r3, [sp, #4]
  40501c:	3302      	adds	r3, #2
  40501e:	9301      	str	r3, [sp, #4]
  405020:	9b02      	ldr	r3, [sp, #8]
  405022:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  405026:	930a      	str	r3, [sp, #40]	; 0x28
  405028:	f040 8217 	bne.w	40545a <_vfiprintf_r+0x6fe>
  40502c:	9b08      	ldr	r3, [sp, #32]
  40502e:	9a01      	ldr	r2, [sp, #4]
  405030:	1a9d      	subs	r5, r3, r2
  405032:	2d00      	cmp	r5, #0
  405034:	f340 8211 	ble.w	40545a <_vfiprintf_r+0x6fe>
  405038:	2d10      	cmp	r5, #16
  40503a:	f340 8490 	ble.w	40595e <_vfiprintf_r+0xc02>
  40503e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405040:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405042:	4ec4      	ldr	r6, [pc, #784]	; (405354 <_vfiprintf_r+0x5f8>)
  405044:	46d6      	mov	lr, sl
  405046:	2710      	movs	r7, #16
  405048:	46a2      	mov	sl, r4
  40504a:	4619      	mov	r1, r3
  40504c:	9c06      	ldr	r4, [sp, #24]
  40504e:	e007      	b.n	405060 <_vfiprintf_r+0x304>
  405050:	f101 0c02 	add.w	ip, r1, #2
  405054:	f10e 0e08 	add.w	lr, lr, #8
  405058:	4601      	mov	r1, r0
  40505a:	3d10      	subs	r5, #16
  40505c:	2d10      	cmp	r5, #16
  40505e:	dd11      	ble.n	405084 <_vfiprintf_r+0x328>
  405060:	1c48      	adds	r0, r1, #1
  405062:	3210      	adds	r2, #16
  405064:	2807      	cmp	r0, #7
  405066:	9211      	str	r2, [sp, #68]	; 0x44
  405068:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40506c:	9010      	str	r0, [sp, #64]	; 0x40
  40506e:	ddef      	ble.n	405050 <_vfiprintf_r+0x2f4>
  405070:	2a00      	cmp	r2, #0
  405072:	f040 81e4 	bne.w	40543e <_vfiprintf_r+0x6e2>
  405076:	3d10      	subs	r5, #16
  405078:	2d10      	cmp	r5, #16
  40507a:	4611      	mov	r1, r2
  40507c:	f04f 0c01 	mov.w	ip, #1
  405080:	46ce      	mov	lr, r9
  405082:	dced      	bgt.n	405060 <_vfiprintf_r+0x304>
  405084:	4654      	mov	r4, sl
  405086:	4661      	mov	r1, ip
  405088:	46f2      	mov	sl, lr
  40508a:	442a      	add	r2, r5
  40508c:	2907      	cmp	r1, #7
  40508e:	9211      	str	r2, [sp, #68]	; 0x44
  405090:	f8ca 6000 	str.w	r6, [sl]
  405094:	f8ca 5004 	str.w	r5, [sl, #4]
  405098:	9110      	str	r1, [sp, #64]	; 0x40
  40509a:	f300 82ec 	bgt.w	405676 <_vfiprintf_r+0x91a>
  40509e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4050a2:	f10a 0a08 	add.w	sl, sl, #8
  4050a6:	1c48      	adds	r0, r1, #1
  4050a8:	2d00      	cmp	r5, #0
  4050aa:	f040 81de 	bne.w	40546a <_vfiprintf_r+0x70e>
  4050ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4050b0:	2b00      	cmp	r3, #0
  4050b2:	f000 81f8 	beq.w	4054a6 <_vfiprintf_r+0x74a>
  4050b6:	3202      	adds	r2, #2
  4050b8:	a90e      	add	r1, sp, #56	; 0x38
  4050ba:	2302      	movs	r3, #2
  4050bc:	2807      	cmp	r0, #7
  4050be:	9211      	str	r2, [sp, #68]	; 0x44
  4050c0:	9010      	str	r0, [sp, #64]	; 0x40
  4050c2:	e88a 000a 	stmia.w	sl, {r1, r3}
  4050c6:	f340 81ea 	ble.w	40549e <_vfiprintf_r+0x742>
  4050ca:	2a00      	cmp	r2, #0
  4050cc:	f040 838c 	bne.w	4057e8 <_vfiprintf_r+0xa8c>
  4050d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050d2:	2b80      	cmp	r3, #128	; 0x80
  4050d4:	f04f 0001 	mov.w	r0, #1
  4050d8:	4611      	mov	r1, r2
  4050da:	46ca      	mov	sl, r9
  4050dc:	f040 81e7 	bne.w	4054ae <_vfiprintf_r+0x752>
  4050e0:	9b08      	ldr	r3, [sp, #32]
  4050e2:	9d01      	ldr	r5, [sp, #4]
  4050e4:	1b5e      	subs	r6, r3, r5
  4050e6:	2e00      	cmp	r6, #0
  4050e8:	f340 81e1 	ble.w	4054ae <_vfiprintf_r+0x752>
  4050ec:	2e10      	cmp	r6, #16
  4050ee:	4d9a      	ldr	r5, [pc, #616]	; (405358 <_vfiprintf_r+0x5fc>)
  4050f0:	f340 8450 	ble.w	405994 <_vfiprintf_r+0xc38>
  4050f4:	46d4      	mov	ip, sl
  4050f6:	2710      	movs	r7, #16
  4050f8:	46a2      	mov	sl, r4
  4050fa:	9c06      	ldr	r4, [sp, #24]
  4050fc:	e007      	b.n	40510e <_vfiprintf_r+0x3b2>
  4050fe:	f101 0e02 	add.w	lr, r1, #2
  405102:	f10c 0c08 	add.w	ip, ip, #8
  405106:	4601      	mov	r1, r0
  405108:	3e10      	subs	r6, #16
  40510a:	2e10      	cmp	r6, #16
  40510c:	dd11      	ble.n	405132 <_vfiprintf_r+0x3d6>
  40510e:	1c48      	adds	r0, r1, #1
  405110:	3210      	adds	r2, #16
  405112:	2807      	cmp	r0, #7
  405114:	9211      	str	r2, [sp, #68]	; 0x44
  405116:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40511a:	9010      	str	r0, [sp, #64]	; 0x40
  40511c:	ddef      	ble.n	4050fe <_vfiprintf_r+0x3a2>
  40511e:	2a00      	cmp	r2, #0
  405120:	f040 829d 	bne.w	40565e <_vfiprintf_r+0x902>
  405124:	3e10      	subs	r6, #16
  405126:	2e10      	cmp	r6, #16
  405128:	f04f 0e01 	mov.w	lr, #1
  40512c:	4611      	mov	r1, r2
  40512e:	46cc      	mov	ip, r9
  405130:	dced      	bgt.n	40510e <_vfiprintf_r+0x3b2>
  405132:	4654      	mov	r4, sl
  405134:	46e2      	mov	sl, ip
  405136:	4432      	add	r2, r6
  405138:	f1be 0f07 	cmp.w	lr, #7
  40513c:	9211      	str	r2, [sp, #68]	; 0x44
  40513e:	e88a 0060 	stmia.w	sl, {r5, r6}
  405142:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  405146:	f300 8369 	bgt.w	40581c <_vfiprintf_r+0xac0>
  40514a:	f10a 0a08 	add.w	sl, sl, #8
  40514e:	f10e 0001 	add.w	r0, lr, #1
  405152:	4671      	mov	r1, lr
  405154:	e1ab      	b.n	4054ae <_vfiprintf_r+0x752>
  405156:	9608      	str	r6, [sp, #32]
  405158:	f013 0220 	ands.w	r2, r3, #32
  40515c:	f040 838c 	bne.w	405878 <_vfiprintf_r+0xb1c>
  405160:	f013 0110 	ands.w	r1, r3, #16
  405164:	f040 831a 	bne.w	40579c <_vfiprintf_r+0xa40>
  405168:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40516c:	f000 8316 	beq.w	40579c <_vfiprintf_r+0xa40>
  405170:	9807      	ldr	r0, [sp, #28]
  405172:	460a      	mov	r2, r1
  405174:	4601      	mov	r1, r0
  405176:	3104      	adds	r1, #4
  405178:	8806      	ldrh	r6, [r0, #0]
  40517a:	9107      	str	r1, [sp, #28]
  40517c:	2700      	movs	r7, #0
  40517e:	e720      	b.n	404fc2 <_vfiprintf_r+0x266>
  405180:	9608      	str	r6, [sp, #32]
  405182:	f043 0310 	orr.w	r3, r3, #16
  405186:	e7e7      	b.n	405158 <_vfiprintf_r+0x3fc>
  405188:	9608      	str	r6, [sp, #32]
  40518a:	f043 0310 	orr.w	r3, r3, #16
  40518e:	e708      	b.n	404fa2 <_vfiprintf_r+0x246>
  405190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405194:	f898 2000 	ldrb.w	r2, [r8]
  405198:	e652      	b.n	404e40 <_vfiprintf_r+0xe4>
  40519a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40519e:	2600      	movs	r6, #0
  4051a0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4051a4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4051a8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4051ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4051b0:	2909      	cmp	r1, #9
  4051b2:	d9f5      	bls.n	4051a0 <_vfiprintf_r+0x444>
  4051b4:	e646      	b.n	404e44 <_vfiprintf_r+0xe8>
  4051b6:	9608      	str	r6, [sp, #32]
  4051b8:	2800      	cmp	r0, #0
  4051ba:	f040 8408 	bne.w	4059ce <_vfiprintf_r+0xc72>
  4051be:	f043 0310 	orr.w	r3, r3, #16
  4051c2:	069e      	lsls	r6, r3, #26
  4051c4:	f100 834c 	bmi.w	405860 <_vfiprintf_r+0xb04>
  4051c8:	06dd      	lsls	r5, r3, #27
  4051ca:	f100 82f3 	bmi.w	4057b4 <_vfiprintf_r+0xa58>
  4051ce:	0658      	lsls	r0, r3, #25
  4051d0:	f140 82f0 	bpl.w	4057b4 <_vfiprintf_r+0xa58>
  4051d4:	9d07      	ldr	r5, [sp, #28]
  4051d6:	f9b5 6000 	ldrsh.w	r6, [r5]
  4051da:	462a      	mov	r2, r5
  4051dc:	17f7      	asrs	r7, r6, #31
  4051de:	3204      	adds	r2, #4
  4051e0:	4630      	mov	r0, r6
  4051e2:	4639      	mov	r1, r7
  4051e4:	9207      	str	r2, [sp, #28]
  4051e6:	2800      	cmp	r0, #0
  4051e8:	f171 0200 	sbcs.w	r2, r1, #0
  4051ec:	f2c0 835d 	blt.w	4058aa <_vfiprintf_r+0xb4e>
  4051f0:	1c61      	adds	r1, r4, #1
  4051f2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4051f6:	f04f 0201 	mov.w	r2, #1
  4051fa:	f47f aeea 	bne.w	404fd2 <_vfiprintf_r+0x276>
  4051fe:	ea56 0107 	orrs.w	r1, r6, r7
  405202:	f000 824d 	beq.w	4056a0 <_vfiprintf_r+0x944>
  405206:	9302      	str	r3, [sp, #8]
  405208:	2a01      	cmp	r2, #1
  40520a:	f000 828c 	beq.w	405726 <_vfiprintf_r+0x9ca>
  40520e:	2a02      	cmp	r2, #2
  405210:	f040 825c 	bne.w	4056cc <_vfiprintf_r+0x970>
  405214:	980b      	ldr	r0, [sp, #44]	; 0x2c
  405216:	46cb      	mov	fp, r9
  405218:	0933      	lsrs	r3, r6, #4
  40521a:	f006 010f 	and.w	r1, r6, #15
  40521e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  405222:	093a      	lsrs	r2, r7, #4
  405224:	461e      	mov	r6, r3
  405226:	4617      	mov	r7, r2
  405228:	5c43      	ldrb	r3, [r0, r1]
  40522a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40522e:	ea56 0307 	orrs.w	r3, r6, r7
  405232:	d1f1      	bne.n	405218 <_vfiprintf_r+0x4bc>
  405234:	eba9 030b 	sub.w	r3, r9, fp
  405238:	9305      	str	r3, [sp, #20]
  40523a:	e6e1      	b.n	405000 <_vfiprintf_r+0x2a4>
  40523c:	2800      	cmp	r0, #0
  40523e:	f040 83c0 	bne.w	4059c2 <_vfiprintf_r+0xc66>
  405242:	0699      	lsls	r1, r3, #26
  405244:	f100 8367 	bmi.w	405916 <_vfiprintf_r+0xbba>
  405248:	06da      	lsls	r2, r3, #27
  40524a:	f100 80f1 	bmi.w	405430 <_vfiprintf_r+0x6d4>
  40524e:	065b      	lsls	r3, r3, #25
  405250:	f140 80ee 	bpl.w	405430 <_vfiprintf_r+0x6d4>
  405254:	9a07      	ldr	r2, [sp, #28]
  405256:	6813      	ldr	r3, [r2, #0]
  405258:	3204      	adds	r2, #4
  40525a:	9207      	str	r2, [sp, #28]
  40525c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  405260:	801a      	strh	r2, [r3, #0]
  405262:	e5b8      	b.n	404dd6 <_vfiprintf_r+0x7a>
  405264:	9807      	ldr	r0, [sp, #28]
  405266:	4a3d      	ldr	r2, [pc, #244]	; (40535c <_vfiprintf_r+0x600>)
  405268:	9608      	str	r6, [sp, #32]
  40526a:	920b      	str	r2, [sp, #44]	; 0x2c
  40526c:	6806      	ldr	r6, [r0, #0]
  40526e:	2278      	movs	r2, #120	; 0x78
  405270:	2130      	movs	r1, #48	; 0x30
  405272:	3004      	adds	r0, #4
  405274:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405278:	f043 0302 	orr.w	r3, r3, #2
  40527c:	9007      	str	r0, [sp, #28]
  40527e:	2700      	movs	r7, #0
  405280:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405284:	2202      	movs	r2, #2
  405286:	e69c      	b.n	404fc2 <_vfiprintf_r+0x266>
  405288:	9608      	str	r6, [sp, #32]
  40528a:	2800      	cmp	r0, #0
  40528c:	d099      	beq.n	4051c2 <_vfiprintf_r+0x466>
  40528e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405292:	e796      	b.n	4051c2 <_vfiprintf_r+0x466>
  405294:	f898 2000 	ldrb.w	r2, [r8]
  405298:	2d00      	cmp	r5, #0
  40529a:	f47f add1 	bne.w	404e40 <_vfiprintf_r+0xe4>
  40529e:	2001      	movs	r0, #1
  4052a0:	2520      	movs	r5, #32
  4052a2:	e5cd      	b.n	404e40 <_vfiprintf_r+0xe4>
  4052a4:	f043 0301 	orr.w	r3, r3, #1
  4052a8:	f898 2000 	ldrb.w	r2, [r8]
  4052ac:	e5c8      	b.n	404e40 <_vfiprintf_r+0xe4>
  4052ae:	9608      	str	r6, [sp, #32]
  4052b0:	2800      	cmp	r0, #0
  4052b2:	f040 8393 	bne.w	4059dc <_vfiprintf_r+0xc80>
  4052b6:	4929      	ldr	r1, [pc, #164]	; (40535c <_vfiprintf_r+0x600>)
  4052b8:	910b      	str	r1, [sp, #44]	; 0x2c
  4052ba:	069f      	lsls	r7, r3, #26
  4052bc:	f100 82e8 	bmi.w	405890 <_vfiprintf_r+0xb34>
  4052c0:	9807      	ldr	r0, [sp, #28]
  4052c2:	06de      	lsls	r6, r3, #27
  4052c4:	4601      	mov	r1, r0
  4052c6:	f100 8270 	bmi.w	4057aa <_vfiprintf_r+0xa4e>
  4052ca:	065d      	lsls	r5, r3, #25
  4052cc:	f140 826d 	bpl.w	4057aa <_vfiprintf_r+0xa4e>
  4052d0:	3104      	adds	r1, #4
  4052d2:	8806      	ldrh	r6, [r0, #0]
  4052d4:	9107      	str	r1, [sp, #28]
  4052d6:	2700      	movs	r7, #0
  4052d8:	07d8      	lsls	r0, r3, #31
  4052da:	f140 8222 	bpl.w	405722 <_vfiprintf_r+0x9c6>
  4052de:	ea56 0107 	orrs.w	r1, r6, r7
  4052e2:	f000 821e 	beq.w	405722 <_vfiprintf_r+0x9c6>
  4052e6:	2130      	movs	r1, #48	; 0x30
  4052e8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4052ec:	f043 0302 	orr.w	r3, r3, #2
  4052f0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4052f4:	2202      	movs	r2, #2
  4052f6:	e664      	b.n	404fc2 <_vfiprintf_r+0x266>
  4052f8:	9608      	str	r6, [sp, #32]
  4052fa:	2800      	cmp	r0, #0
  4052fc:	f040 836b 	bne.w	4059d6 <_vfiprintf_r+0xc7a>
  405300:	4917      	ldr	r1, [pc, #92]	; (405360 <_vfiprintf_r+0x604>)
  405302:	910b      	str	r1, [sp, #44]	; 0x2c
  405304:	e7d9      	b.n	4052ba <_vfiprintf_r+0x55e>
  405306:	9907      	ldr	r1, [sp, #28]
  405308:	9608      	str	r6, [sp, #32]
  40530a:	680a      	ldr	r2, [r1, #0]
  40530c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405310:	f04f 0000 	mov.w	r0, #0
  405314:	460a      	mov	r2, r1
  405316:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40531a:	3204      	adds	r2, #4
  40531c:	2001      	movs	r0, #1
  40531e:	9001      	str	r0, [sp, #4]
  405320:	9207      	str	r2, [sp, #28]
  405322:	9005      	str	r0, [sp, #20]
  405324:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  405328:	9302      	str	r3, [sp, #8]
  40532a:	2400      	movs	r4, #0
  40532c:	e670      	b.n	405010 <_vfiprintf_r+0x2b4>
  40532e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405332:	f898 2000 	ldrb.w	r2, [r8]
  405336:	e583      	b.n	404e40 <_vfiprintf_r+0xe4>
  405338:	f898 2000 	ldrb.w	r2, [r8]
  40533c:	2a6c      	cmp	r2, #108	; 0x6c
  40533e:	bf03      	ittte	eq
  405340:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  405344:	f043 0320 	orreq.w	r3, r3, #32
  405348:	f108 0801 	addeq.w	r8, r8, #1
  40534c:	f043 0310 	orrne.w	r3, r3, #16
  405350:	e576      	b.n	404e40 <_vfiprintf_r+0xe4>
  405352:	bf00      	nop
  405354:	004072d4 	.word	0x004072d4
  405358:	004072e4 	.word	0x004072e4
  40535c:	004072b8 	.word	0x004072b8
  405360:	004072a4 	.word	0x004072a4
  405364:	9907      	ldr	r1, [sp, #28]
  405366:	680e      	ldr	r6, [r1, #0]
  405368:	460a      	mov	r2, r1
  40536a:	2e00      	cmp	r6, #0
  40536c:	f102 0204 	add.w	r2, r2, #4
  405370:	f6ff ae0f 	blt.w	404f92 <_vfiprintf_r+0x236>
  405374:	9207      	str	r2, [sp, #28]
  405376:	f898 2000 	ldrb.w	r2, [r8]
  40537a:	e561      	b.n	404e40 <_vfiprintf_r+0xe4>
  40537c:	f898 2000 	ldrb.w	r2, [r8]
  405380:	2001      	movs	r0, #1
  405382:	252b      	movs	r5, #43	; 0x2b
  405384:	e55c      	b.n	404e40 <_vfiprintf_r+0xe4>
  405386:	9907      	ldr	r1, [sp, #28]
  405388:	9608      	str	r6, [sp, #32]
  40538a:	f8d1 b000 	ldr.w	fp, [r1]
  40538e:	f04f 0200 	mov.w	r2, #0
  405392:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405396:	1d0e      	adds	r6, r1, #4
  405398:	f1bb 0f00 	cmp.w	fp, #0
  40539c:	f000 82e5 	beq.w	40596a <_vfiprintf_r+0xc0e>
  4053a0:	1c67      	adds	r7, r4, #1
  4053a2:	f000 82c4 	beq.w	40592e <_vfiprintf_r+0xbd2>
  4053a6:	4622      	mov	r2, r4
  4053a8:	2100      	movs	r1, #0
  4053aa:	4658      	mov	r0, fp
  4053ac:	9301      	str	r3, [sp, #4]
  4053ae:	f001 f91f 	bl	4065f0 <memchr>
  4053b2:	9b01      	ldr	r3, [sp, #4]
  4053b4:	2800      	cmp	r0, #0
  4053b6:	f000 82e5 	beq.w	405984 <_vfiprintf_r+0xc28>
  4053ba:	eba0 020b 	sub.w	r2, r0, fp
  4053be:	9205      	str	r2, [sp, #20]
  4053c0:	9607      	str	r6, [sp, #28]
  4053c2:	9302      	str	r3, [sp, #8]
  4053c4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4053c8:	2400      	movs	r4, #0
  4053ca:	e619      	b.n	405000 <_vfiprintf_r+0x2a4>
  4053cc:	f898 2000 	ldrb.w	r2, [r8]
  4053d0:	2a2a      	cmp	r2, #42	; 0x2a
  4053d2:	f108 0701 	add.w	r7, r8, #1
  4053d6:	f000 82e9 	beq.w	4059ac <_vfiprintf_r+0xc50>
  4053da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4053de:	2909      	cmp	r1, #9
  4053e0:	46b8      	mov	r8, r7
  4053e2:	f04f 0400 	mov.w	r4, #0
  4053e6:	f63f ad2d 	bhi.w	404e44 <_vfiprintf_r+0xe8>
  4053ea:	f818 2b01 	ldrb.w	r2, [r8], #1
  4053ee:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4053f2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4053f6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4053fa:	2909      	cmp	r1, #9
  4053fc:	d9f5      	bls.n	4053ea <_vfiprintf_r+0x68e>
  4053fe:	e521      	b.n	404e44 <_vfiprintf_r+0xe8>
  405400:	f043 0320 	orr.w	r3, r3, #32
  405404:	f898 2000 	ldrb.w	r2, [r8]
  405408:	e51a      	b.n	404e40 <_vfiprintf_r+0xe4>
  40540a:	9608      	str	r6, [sp, #32]
  40540c:	2800      	cmp	r0, #0
  40540e:	f040 82db 	bne.w	4059c8 <_vfiprintf_r+0xc6c>
  405412:	2a00      	cmp	r2, #0
  405414:	f000 80e7 	beq.w	4055e6 <_vfiprintf_r+0x88a>
  405418:	2101      	movs	r1, #1
  40541a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40541e:	f04f 0200 	mov.w	r2, #0
  405422:	9101      	str	r1, [sp, #4]
  405424:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405428:	9105      	str	r1, [sp, #20]
  40542a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40542e:	e77b      	b.n	405328 <_vfiprintf_r+0x5cc>
  405430:	9a07      	ldr	r2, [sp, #28]
  405432:	6813      	ldr	r3, [r2, #0]
  405434:	3204      	adds	r2, #4
  405436:	9207      	str	r2, [sp, #28]
  405438:	9a03      	ldr	r2, [sp, #12]
  40543a:	601a      	str	r2, [r3, #0]
  40543c:	e4cb      	b.n	404dd6 <_vfiprintf_r+0x7a>
  40543e:	aa0f      	add	r2, sp, #60	; 0x3c
  405440:	9904      	ldr	r1, [sp, #16]
  405442:	4620      	mov	r0, r4
  405444:	f7ff fc4a 	bl	404cdc <__sprint_r.part.0>
  405448:	2800      	cmp	r0, #0
  40544a:	f040 8139 	bne.w	4056c0 <_vfiprintf_r+0x964>
  40544e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405450:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405452:	f101 0c01 	add.w	ip, r1, #1
  405456:	46ce      	mov	lr, r9
  405458:	e5ff      	b.n	40505a <_vfiprintf_r+0x2fe>
  40545a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40545c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40545e:	1c48      	adds	r0, r1, #1
  405460:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405464:	2d00      	cmp	r5, #0
  405466:	f43f ae22 	beq.w	4050ae <_vfiprintf_r+0x352>
  40546a:	3201      	adds	r2, #1
  40546c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  405470:	2101      	movs	r1, #1
  405472:	2807      	cmp	r0, #7
  405474:	9211      	str	r2, [sp, #68]	; 0x44
  405476:	9010      	str	r0, [sp, #64]	; 0x40
  405478:	f8ca 5000 	str.w	r5, [sl]
  40547c:	f8ca 1004 	str.w	r1, [sl, #4]
  405480:	f340 8108 	ble.w	405694 <_vfiprintf_r+0x938>
  405484:	2a00      	cmp	r2, #0
  405486:	f040 81bc 	bne.w	405802 <_vfiprintf_r+0xaa6>
  40548a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40548c:	2b00      	cmp	r3, #0
  40548e:	f43f ae1f 	beq.w	4050d0 <_vfiprintf_r+0x374>
  405492:	ab0e      	add	r3, sp, #56	; 0x38
  405494:	2202      	movs	r2, #2
  405496:	4608      	mov	r0, r1
  405498:	931c      	str	r3, [sp, #112]	; 0x70
  40549a:	921d      	str	r2, [sp, #116]	; 0x74
  40549c:	46ca      	mov	sl, r9
  40549e:	4601      	mov	r1, r0
  4054a0:	f10a 0a08 	add.w	sl, sl, #8
  4054a4:	3001      	adds	r0, #1
  4054a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4054a8:	2b80      	cmp	r3, #128	; 0x80
  4054aa:	f43f ae19 	beq.w	4050e0 <_vfiprintf_r+0x384>
  4054ae:	9b05      	ldr	r3, [sp, #20]
  4054b0:	1ae4      	subs	r4, r4, r3
  4054b2:	2c00      	cmp	r4, #0
  4054b4:	dd2e      	ble.n	405514 <_vfiprintf_r+0x7b8>
  4054b6:	2c10      	cmp	r4, #16
  4054b8:	4db3      	ldr	r5, [pc, #716]	; (405788 <_vfiprintf_r+0xa2c>)
  4054ba:	dd1e      	ble.n	4054fa <_vfiprintf_r+0x79e>
  4054bc:	46d6      	mov	lr, sl
  4054be:	2610      	movs	r6, #16
  4054c0:	9f06      	ldr	r7, [sp, #24]
  4054c2:	f8dd a010 	ldr.w	sl, [sp, #16]
  4054c6:	e006      	b.n	4054d6 <_vfiprintf_r+0x77a>
  4054c8:	1c88      	adds	r0, r1, #2
  4054ca:	f10e 0e08 	add.w	lr, lr, #8
  4054ce:	4619      	mov	r1, r3
  4054d0:	3c10      	subs	r4, #16
  4054d2:	2c10      	cmp	r4, #16
  4054d4:	dd10      	ble.n	4054f8 <_vfiprintf_r+0x79c>
  4054d6:	1c4b      	adds	r3, r1, #1
  4054d8:	3210      	adds	r2, #16
  4054da:	2b07      	cmp	r3, #7
  4054dc:	9211      	str	r2, [sp, #68]	; 0x44
  4054de:	e88e 0060 	stmia.w	lr, {r5, r6}
  4054e2:	9310      	str	r3, [sp, #64]	; 0x40
  4054e4:	ddf0      	ble.n	4054c8 <_vfiprintf_r+0x76c>
  4054e6:	2a00      	cmp	r2, #0
  4054e8:	d165      	bne.n	4055b6 <_vfiprintf_r+0x85a>
  4054ea:	3c10      	subs	r4, #16
  4054ec:	2c10      	cmp	r4, #16
  4054ee:	f04f 0001 	mov.w	r0, #1
  4054f2:	4611      	mov	r1, r2
  4054f4:	46ce      	mov	lr, r9
  4054f6:	dcee      	bgt.n	4054d6 <_vfiprintf_r+0x77a>
  4054f8:	46f2      	mov	sl, lr
  4054fa:	4422      	add	r2, r4
  4054fc:	2807      	cmp	r0, #7
  4054fe:	9211      	str	r2, [sp, #68]	; 0x44
  405500:	f8ca 5000 	str.w	r5, [sl]
  405504:	f8ca 4004 	str.w	r4, [sl, #4]
  405508:	9010      	str	r0, [sp, #64]	; 0x40
  40550a:	f300 8085 	bgt.w	405618 <_vfiprintf_r+0x8bc>
  40550e:	f10a 0a08 	add.w	sl, sl, #8
  405512:	3001      	adds	r0, #1
  405514:	9905      	ldr	r1, [sp, #20]
  405516:	f8ca b000 	str.w	fp, [sl]
  40551a:	440a      	add	r2, r1
  40551c:	2807      	cmp	r0, #7
  40551e:	9211      	str	r2, [sp, #68]	; 0x44
  405520:	f8ca 1004 	str.w	r1, [sl, #4]
  405524:	9010      	str	r0, [sp, #64]	; 0x40
  405526:	f340 8082 	ble.w	40562e <_vfiprintf_r+0x8d2>
  40552a:	2a00      	cmp	r2, #0
  40552c:	f040 8118 	bne.w	405760 <_vfiprintf_r+0xa04>
  405530:	9b02      	ldr	r3, [sp, #8]
  405532:	9210      	str	r2, [sp, #64]	; 0x40
  405534:	0758      	lsls	r0, r3, #29
  405536:	d535      	bpl.n	4055a4 <_vfiprintf_r+0x848>
  405538:	9b08      	ldr	r3, [sp, #32]
  40553a:	9901      	ldr	r1, [sp, #4]
  40553c:	1a5c      	subs	r4, r3, r1
  40553e:	2c00      	cmp	r4, #0
  405540:	f340 80e7 	ble.w	405712 <_vfiprintf_r+0x9b6>
  405544:	46ca      	mov	sl, r9
  405546:	2c10      	cmp	r4, #16
  405548:	f340 8218 	ble.w	40597c <_vfiprintf_r+0xc20>
  40554c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40554e:	4e8f      	ldr	r6, [pc, #572]	; (40578c <_vfiprintf_r+0xa30>)
  405550:	9f06      	ldr	r7, [sp, #24]
  405552:	f8dd b010 	ldr.w	fp, [sp, #16]
  405556:	2510      	movs	r5, #16
  405558:	e006      	b.n	405568 <_vfiprintf_r+0x80c>
  40555a:	1c88      	adds	r0, r1, #2
  40555c:	f10a 0a08 	add.w	sl, sl, #8
  405560:	4619      	mov	r1, r3
  405562:	3c10      	subs	r4, #16
  405564:	2c10      	cmp	r4, #16
  405566:	dd11      	ble.n	40558c <_vfiprintf_r+0x830>
  405568:	1c4b      	adds	r3, r1, #1
  40556a:	3210      	adds	r2, #16
  40556c:	2b07      	cmp	r3, #7
  40556e:	9211      	str	r2, [sp, #68]	; 0x44
  405570:	f8ca 6000 	str.w	r6, [sl]
  405574:	f8ca 5004 	str.w	r5, [sl, #4]
  405578:	9310      	str	r3, [sp, #64]	; 0x40
  40557a:	ddee      	ble.n	40555a <_vfiprintf_r+0x7fe>
  40557c:	bb42      	cbnz	r2, 4055d0 <_vfiprintf_r+0x874>
  40557e:	3c10      	subs	r4, #16
  405580:	2c10      	cmp	r4, #16
  405582:	f04f 0001 	mov.w	r0, #1
  405586:	4611      	mov	r1, r2
  405588:	46ca      	mov	sl, r9
  40558a:	dced      	bgt.n	405568 <_vfiprintf_r+0x80c>
  40558c:	4422      	add	r2, r4
  40558e:	2807      	cmp	r0, #7
  405590:	9211      	str	r2, [sp, #68]	; 0x44
  405592:	f8ca 6000 	str.w	r6, [sl]
  405596:	f8ca 4004 	str.w	r4, [sl, #4]
  40559a:	9010      	str	r0, [sp, #64]	; 0x40
  40559c:	dd51      	ble.n	405642 <_vfiprintf_r+0x8e6>
  40559e:	2a00      	cmp	r2, #0
  4055a0:	f040 819b 	bne.w	4058da <_vfiprintf_r+0xb7e>
  4055a4:	9b03      	ldr	r3, [sp, #12]
  4055a6:	9a08      	ldr	r2, [sp, #32]
  4055a8:	9901      	ldr	r1, [sp, #4]
  4055aa:	428a      	cmp	r2, r1
  4055ac:	bfac      	ite	ge
  4055ae:	189b      	addge	r3, r3, r2
  4055b0:	185b      	addlt	r3, r3, r1
  4055b2:	9303      	str	r3, [sp, #12]
  4055b4:	e04e      	b.n	405654 <_vfiprintf_r+0x8f8>
  4055b6:	aa0f      	add	r2, sp, #60	; 0x3c
  4055b8:	4651      	mov	r1, sl
  4055ba:	4638      	mov	r0, r7
  4055bc:	f7ff fb8e 	bl	404cdc <__sprint_r.part.0>
  4055c0:	2800      	cmp	r0, #0
  4055c2:	f040 813f 	bne.w	405844 <_vfiprintf_r+0xae8>
  4055c6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4055c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4055ca:	1c48      	adds	r0, r1, #1
  4055cc:	46ce      	mov	lr, r9
  4055ce:	e77f      	b.n	4054d0 <_vfiprintf_r+0x774>
  4055d0:	aa0f      	add	r2, sp, #60	; 0x3c
  4055d2:	4659      	mov	r1, fp
  4055d4:	4638      	mov	r0, r7
  4055d6:	f7ff fb81 	bl	404cdc <__sprint_r.part.0>
  4055da:	b960      	cbnz	r0, 4055f6 <_vfiprintf_r+0x89a>
  4055dc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4055de:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4055e0:	1c48      	adds	r0, r1, #1
  4055e2:	46ca      	mov	sl, r9
  4055e4:	e7bd      	b.n	405562 <_vfiprintf_r+0x806>
  4055e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4055e8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4055ec:	2b00      	cmp	r3, #0
  4055ee:	f040 81d4 	bne.w	40599a <_vfiprintf_r+0xc3e>
  4055f2:	2300      	movs	r3, #0
  4055f4:	9310      	str	r3, [sp, #64]	; 0x40
  4055f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4055fa:	f013 0f01 	tst.w	r3, #1
  4055fe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405602:	d102      	bne.n	40560a <_vfiprintf_r+0x8ae>
  405604:	059a      	lsls	r2, r3, #22
  405606:	f140 80de 	bpl.w	4057c6 <_vfiprintf_r+0xa6a>
  40560a:	065b      	lsls	r3, r3, #25
  40560c:	f53f acb2 	bmi.w	404f74 <_vfiprintf_r+0x218>
  405610:	9803      	ldr	r0, [sp, #12]
  405612:	b02d      	add	sp, #180	; 0xb4
  405614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405618:	2a00      	cmp	r2, #0
  40561a:	f040 8106 	bne.w	40582a <_vfiprintf_r+0xace>
  40561e:	9a05      	ldr	r2, [sp, #20]
  405620:	921d      	str	r2, [sp, #116]	; 0x74
  405622:	2301      	movs	r3, #1
  405624:	9211      	str	r2, [sp, #68]	; 0x44
  405626:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40562a:	9310      	str	r3, [sp, #64]	; 0x40
  40562c:	46ca      	mov	sl, r9
  40562e:	f10a 0a08 	add.w	sl, sl, #8
  405632:	9b02      	ldr	r3, [sp, #8]
  405634:	0759      	lsls	r1, r3, #29
  405636:	d504      	bpl.n	405642 <_vfiprintf_r+0x8e6>
  405638:	9b08      	ldr	r3, [sp, #32]
  40563a:	9901      	ldr	r1, [sp, #4]
  40563c:	1a5c      	subs	r4, r3, r1
  40563e:	2c00      	cmp	r4, #0
  405640:	dc81      	bgt.n	405546 <_vfiprintf_r+0x7ea>
  405642:	9b03      	ldr	r3, [sp, #12]
  405644:	9908      	ldr	r1, [sp, #32]
  405646:	9801      	ldr	r0, [sp, #4]
  405648:	4281      	cmp	r1, r0
  40564a:	bfac      	ite	ge
  40564c:	185b      	addge	r3, r3, r1
  40564e:	181b      	addlt	r3, r3, r0
  405650:	9303      	str	r3, [sp, #12]
  405652:	bb72      	cbnz	r2, 4056b2 <_vfiprintf_r+0x956>
  405654:	2300      	movs	r3, #0
  405656:	9310      	str	r3, [sp, #64]	; 0x40
  405658:	46ca      	mov	sl, r9
  40565a:	f7ff bbbc 	b.w	404dd6 <_vfiprintf_r+0x7a>
  40565e:	aa0f      	add	r2, sp, #60	; 0x3c
  405660:	9904      	ldr	r1, [sp, #16]
  405662:	4620      	mov	r0, r4
  405664:	f7ff fb3a 	bl	404cdc <__sprint_r.part.0>
  405668:	bb50      	cbnz	r0, 4056c0 <_vfiprintf_r+0x964>
  40566a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40566c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40566e:	f101 0e01 	add.w	lr, r1, #1
  405672:	46cc      	mov	ip, r9
  405674:	e548      	b.n	405108 <_vfiprintf_r+0x3ac>
  405676:	2a00      	cmp	r2, #0
  405678:	f040 8140 	bne.w	4058fc <_vfiprintf_r+0xba0>
  40567c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  405680:	2900      	cmp	r1, #0
  405682:	f000 811b 	beq.w	4058bc <_vfiprintf_r+0xb60>
  405686:	2201      	movs	r2, #1
  405688:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40568c:	4610      	mov	r0, r2
  40568e:	921d      	str	r2, [sp, #116]	; 0x74
  405690:	911c      	str	r1, [sp, #112]	; 0x70
  405692:	46ca      	mov	sl, r9
  405694:	4601      	mov	r1, r0
  405696:	f10a 0a08 	add.w	sl, sl, #8
  40569a:	3001      	adds	r0, #1
  40569c:	e507      	b.n	4050ae <_vfiprintf_r+0x352>
  40569e:	9b02      	ldr	r3, [sp, #8]
  4056a0:	2a01      	cmp	r2, #1
  4056a2:	f000 8098 	beq.w	4057d6 <_vfiprintf_r+0xa7a>
  4056a6:	2a02      	cmp	r2, #2
  4056a8:	d10d      	bne.n	4056c6 <_vfiprintf_r+0x96a>
  4056aa:	9302      	str	r3, [sp, #8]
  4056ac:	2600      	movs	r6, #0
  4056ae:	2700      	movs	r7, #0
  4056b0:	e5b0      	b.n	405214 <_vfiprintf_r+0x4b8>
  4056b2:	aa0f      	add	r2, sp, #60	; 0x3c
  4056b4:	9904      	ldr	r1, [sp, #16]
  4056b6:	9806      	ldr	r0, [sp, #24]
  4056b8:	f7ff fb10 	bl	404cdc <__sprint_r.part.0>
  4056bc:	2800      	cmp	r0, #0
  4056be:	d0c9      	beq.n	405654 <_vfiprintf_r+0x8f8>
  4056c0:	f8dd b010 	ldr.w	fp, [sp, #16]
  4056c4:	e797      	b.n	4055f6 <_vfiprintf_r+0x89a>
  4056c6:	9302      	str	r3, [sp, #8]
  4056c8:	2600      	movs	r6, #0
  4056ca:	2700      	movs	r7, #0
  4056cc:	4649      	mov	r1, r9
  4056ce:	e000      	b.n	4056d2 <_vfiprintf_r+0x976>
  4056d0:	4659      	mov	r1, fp
  4056d2:	08f2      	lsrs	r2, r6, #3
  4056d4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4056d8:	08f8      	lsrs	r0, r7, #3
  4056da:	f006 0307 	and.w	r3, r6, #7
  4056de:	4607      	mov	r7, r0
  4056e0:	4616      	mov	r6, r2
  4056e2:	3330      	adds	r3, #48	; 0x30
  4056e4:	ea56 0207 	orrs.w	r2, r6, r7
  4056e8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4056ec:	f101 3bff 	add.w	fp, r1, #4294967295
  4056f0:	d1ee      	bne.n	4056d0 <_vfiprintf_r+0x974>
  4056f2:	9a02      	ldr	r2, [sp, #8]
  4056f4:	07d6      	lsls	r6, r2, #31
  4056f6:	f57f ad9d 	bpl.w	405234 <_vfiprintf_r+0x4d8>
  4056fa:	2b30      	cmp	r3, #48	; 0x30
  4056fc:	f43f ad9a 	beq.w	405234 <_vfiprintf_r+0x4d8>
  405700:	3902      	subs	r1, #2
  405702:	2330      	movs	r3, #48	; 0x30
  405704:	f80b 3c01 	strb.w	r3, [fp, #-1]
  405708:	eba9 0301 	sub.w	r3, r9, r1
  40570c:	9305      	str	r3, [sp, #20]
  40570e:	468b      	mov	fp, r1
  405710:	e476      	b.n	405000 <_vfiprintf_r+0x2a4>
  405712:	9b03      	ldr	r3, [sp, #12]
  405714:	9a08      	ldr	r2, [sp, #32]
  405716:	428a      	cmp	r2, r1
  405718:	bfac      	ite	ge
  40571a:	189b      	addge	r3, r3, r2
  40571c:	185b      	addlt	r3, r3, r1
  40571e:	9303      	str	r3, [sp, #12]
  405720:	e798      	b.n	405654 <_vfiprintf_r+0x8f8>
  405722:	2202      	movs	r2, #2
  405724:	e44d      	b.n	404fc2 <_vfiprintf_r+0x266>
  405726:	2f00      	cmp	r7, #0
  405728:	bf08      	it	eq
  40572a:	2e0a      	cmpeq	r6, #10
  40572c:	d352      	bcc.n	4057d4 <_vfiprintf_r+0xa78>
  40572e:	46cb      	mov	fp, r9
  405730:	4630      	mov	r0, r6
  405732:	4639      	mov	r1, r7
  405734:	220a      	movs	r2, #10
  405736:	2300      	movs	r3, #0
  405738:	f001 fbc6 	bl	406ec8 <__aeabi_uldivmod>
  40573c:	3230      	adds	r2, #48	; 0x30
  40573e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405742:	4630      	mov	r0, r6
  405744:	4639      	mov	r1, r7
  405746:	2300      	movs	r3, #0
  405748:	220a      	movs	r2, #10
  40574a:	f001 fbbd 	bl	406ec8 <__aeabi_uldivmod>
  40574e:	4606      	mov	r6, r0
  405750:	460f      	mov	r7, r1
  405752:	ea56 0307 	orrs.w	r3, r6, r7
  405756:	d1eb      	bne.n	405730 <_vfiprintf_r+0x9d4>
  405758:	e56c      	b.n	405234 <_vfiprintf_r+0x4d8>
  40575a:	9405      	str	r4, [sp, #20]
  40575c:	46cb      	mov	fp, r9
  40575e:	e44f      	b.n	405000 <_vfiprintf_r+0x2a4>
  405760:	aa0f      	add	r2, sp, #60	; 0x3c
  405762:	9904      	ldr	r1, [sp, #16]
  405764:	9806      	ldr	r0, [sp, #24]
  405766:	f7ff fab9 	bl	404cdc <__sprint_r.part.0>
  40576a:	2800      	cmp	r0, #0
  40576c:	d1a8      	bne.n	4056c0 <_vfiprintf_r+0x964>
  40576e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405770:	46ca      	mov	sl, r9
  405772:	e75e      	b.n	405632 <_vfiprintf_r+0x8d6>
  405774:	aa0f      	add	r2, sp, #60	; 0x3c
  405776:	9904      	ldr	r1, [sp, #16]
  405778:	9806      	ldr	r0, [sp, #24]
  40577a:	f7ff faaf 	bl	404cdc <__sprint_r.part.0>
  40577e:	2800      	cmp	r0, #0
  405780:	d19e      	bne.n	4056c0 <_vfiprintf_r+0x964>
  405782:	46ca      	mov	sl, r9
  405784:	f7ff bbc0 	b.w	404f08 <_vfiprintf_r+0x1ac>
  405788:	004072e4 	.word	0x004072e4
  40578c:	004072d4 	.word	0x004072d4
  405790:	3104      	adds	r1, #4
  405792:	6816      	ldr	r6, [r2, #0]
  405794:	9107      	str	r1, [sp, #28]
  405796:	2201      	movs	r2, #1
  405798:	2700      	movs	r7, #0
  40579a:	e412      	b.n	404fc2 <_vfiprintf_r+0x266>
  40579c:	9807      	ldr	r0, [sp, #28]
  40579e:	4601      	mov	r1, r0
  4057a0:	3104      	adds	r1, #4
  4057a2:	6806      	ldr	r6, [r0, #0]
  4057a4:	9107      	str	r1, [sp, #28]
  4057a6:	2700      	movs	r7, #0
  4057a8:	e40b      	b.n	404fc2 <_vfiprintf_r+0x266>
  4057aa:	680e      	ldr	r6, [r1, #0]
  4057ac:	3104      	adds	r1, #4
  4057ae:	9107      	str	r1, [sp, #28]
  4057b0:	2700      	movs	r7, #0
  4057b2:	e591      	b.n	4052d8 <_vfiprintf_r+0x57c>
  4057b4:	9907      	ldr	r1, [sp, #28]
  4057b6:	680e      	ldr	r6, [r1, #0]
  4057b8:	460a      	mov	r2, r1
  4057ba:	17f7      	asrs	r7, r6, #31
  4057bc:	3204      	adds	r2, #4
  4057be:	9207      	str	r2, [sp, #28]
  4057c0:	4630      	mov	r0, r6
  4057c2:	4639      	mov	r1, r7
  4057c4:	e50f      	b.n	4051e6 <_vfiprintf_r+0x48a>
  4057c6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4057ca:	f000 fe7f 	bl	4064cc <__retarget_lock_release_recursive>
  4057ce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4057d2:	e71a      	b.n	40560a <_vfiprintf_r+0x8ae>
  4057d4:	9b02      	ldr	r3, [sp, #8]
  4057d6:	9302      	str	r3, [sp, #8]
  4057d8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4057dc:	3630      	adds	r6, #48	; 0x30
  4057de:	2301      	movs	r3, #1
  4057e0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4057e4:	9305      	str	r3, [sp, #20]
  4057e6:	e40b      	b.n	405000 <_vfiprintf_r+0x2a4>
  4057e8:	aa0f      	add	r2, sp, #60	; 0x3c
  4057ea:	9904      	ldr	r1, [sp, #16]
  4057ec:	9806      	ldr	r0, [sp, #24]
  4057ee:	f7ff fa75 	bl	404cdc <__sprint_r.part.0>
  4057f2:	2800      	cmp	r0, #0
  4057f4:	f47f af64 	bne.w	4056c0 <_vfiprintf_r+0x964>
  4057f8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4057fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4057fc:	1c48      	adds	r0, r1, #1
  4057fe:	46ca      	mov	sl, r9
  405800:	e651      	b.n	4054a6 <_vfiprintf_r+0x74a>
  405802:	aa0f      	add	r2, sp, #60	; 0x3c
  405804:	9904      	ldr	r1, [sp, #16]
  405806:	9806      	ldr	r0, [sp, #24]
  405808:	f7ff fa68 	bl	404cdc <__sprint_r.part.0>
  40580c:	2800      	cmp	r0, #0
  40580e:	f47f af57 	bne.w	4056c0 <_vfiprintf_r+0x964>
  405812:	9910      	ldr	r1, [sp, #64]	; 0x40
  405814:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405816:	1c48      	adds	r0, r1, #1
  405818:	46ca      	mov	sl, r9
  40581a:	e448      	b.n	4050ae <_vfiprintf_r+0x352>
  40581c:	2a00      	cmp	r2, #0
  40581e:	f040 8091 	bne.w	405944 <_vfiprintf_r+0xbe8>
  405822:	2001      	movs	r0, #1
  405824:	4611      	mov	r1, r2
  405826:	46ca      	mov	sl, r9
  405828:	e641      	b.n	4054ae <_vfiprintf_r+0x752>
  40582a:	aa0f      	add	r2, sp, #60	; 0x3c
  40582c:	9904      	ldr	r1, [sp, #16]
  40582e:	9806      	ldr	r0, [sp, #24]
  405830:	f7ff fa54 	bl	404cdc <__sprint_r.part.0>
  405834:	2800      	cmp	r0, #0
  405836:	f47f af43 	bne.w	4056c0 <_vfiprintf_r+0x964>
  40583a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40583c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40583e:	3001      	adds	r0, #1
  405840:	46ca      	mov	sl, r9
  405842:	e667      	b.n	405514 <_vfiprintf_r+0x7b8>
  405844:	46d3      	mov	fp, sl
  405846:	e6d6      	b.n	4055f6 <_vfiprintf_r+0x89a>
  405848:	9e07      	ldr	r6, [sp, #28]
  40584a:	3607      	adds	r6, #7
  40584c:	f026 0207 	bic.w	r2, r6, #7
  405850:	f102 0108 	add.w	r1, r2, #8
  405854:	e9d2 6700 	ldrd	r6, r7, [r2]
  405858:	9107      	str	r1, [sp, #28]
  40585a:	2201      	movs	r2, #1
  40585c:	f7ff bbb1 	b.w	404fc2 <_vfiprintf_r+0x266>
  405860:	9e07      	ldr	r6, [sp, #28]
  405862:	3607      	adds	r6, #7
  405864:	f026 0607 	bic.w	r6, r6, #7
  405868:	e9d6 0100 	ldrd	r0, r1, [r6]
  40586c:	f106 0208 	add.w	r2, r6, #8
  405870:	9207      	str	r2, [sp, #28]
  405872:	4606      	mov	r6, r0
  405874:	460f      	mov	r7, r1
  405876:	e4b6      	b.n	4051e6 <_vfiprintf_r+0x48a>
  405878:	9e07      	ldr	r6, [sp, #28]
  40587a:	3607      	adds	r6, #7
  40587c:	f026 0207 	bic.w	r2, r6, #7
  405880:	f102 0108 	add.w	r1, r2, #8
  405884:	e9d2 6700 	ldrd	r6, r7, [r2]
  405888:	9107      	str	r1, [sp, #28]
  40588a:	2200      	movs	r2, #0
  40588c:	f7ff bb99 	b.w	404fc2 <_vfiprintf_r+0x266>
  405890:	9e07      	ldr	r6, [sp, #28]
  405892:	3607      	adds	r6, #7
  405894:	f026 0107 	bic.w	r1, r6, #7
  405898:	f101 0008 	add.w	r0, r1, #8
  40589c:	9007      	str	r0, [sp, #28]
  40589e:	e9d1 6700 	ldrd	r6, r7, [r1]
  4058a2:	e519      	b.n	4052d8 <_vfiprintf_r+0x57c>
  4058a4:	46cb      	mov	fp, r9
  4058a6:	f7ff bbab 	b.w	405000 <_vfiprintf_r+0x2a4>
  4058aa:	252d      	movs	r5, #45	; 0x2d
  4058ac:	4276      	negs	r6, r6
  4058ae:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4058b2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4058b6:	2201      	movs	r2, #1
  4058b8:	f7ff bb88 	b.w	404fcc <_vfiprintf_r+0x270>
  4058bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4058be:	b9b3      	cbnz	r3, 4058ee <_vfiprintf_r+0xb92>
  4058c0:	4611      	mov	r1, r2
  4058c2:	2001      	movs	r0, #1
  4058c4:	46ca      	mov	sl, r9
  4058c6:	e5f2      	b.n	4054ae <_vfiprintf_r+0x752>
  4058c8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4058cc:	f000 fdfe 	bl	4064cc <__retarget_lock_release_recursive>
  4058d0:	f04f 33ff 	mov.w	r3, #4294967295
  4058d4:	9303      	str	r3, [sp, #12]
  4058d6:	f7ff bb50 	b.w	404f7a <_vfiprintf_r+0x21e>
  4058da:	aa0f      	add	r2, sp, #60	; 0x3c
  4058dc:	9904      	ldr	r1, [sp, #16]
  4058de:	9806      	ldr	r0, [sp, #24]
  4058e0:	f7ff f9fc 	bl	404cdc <__sprint_r.part.0>
  4058e4:	2800      	cmp	r0, #0
  4058e6:	f47f aeeb 	bne.w	4056c0 <_vfiprintf_r+0x964>
  4058ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4058ec:	e6a9      	b.n	405642 <_vfiprintf_r+0x8e6>
  4058ee:	ab0e      	add	r3, sp, #56	; 0x38
  4058f0:	2202      	movs	r2, #2
  4058f2:	931c      	str	r3, [sp, #112]	; 0x70
  4058f4:	921d      	str	r2, [sp, #116]	; 0x74
  4058f6:	2001      	movs	r0, #1
  4058f8:	46ca      	mov	sl, r9
  4058fa:	e5d0      	b.n	40549e <_vfiprintf_r+0x742>
  4058fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4058fe:	9904      	ldr	r1, [sp, #16]
  405900:	9806      	ldr	r0, [sp, #24]
  405902:	f7ff f9eb 	bl	404cdc <__sprint_r.part.0>
  405906:	2800      	cmp	r0, #0
  405908:	f47f aeda 	bne.w	4056c0 <_vfiprintf_r+0x964>
  40590c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40590e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405910:	1c48      	adds	r0, r1, #1
  405912:	46ca      	mov	sl, r9
  405914:	e5a4      	b.n	405460 <_vfiprintf_r+0x704>
  405916:	9a07      	ldr	r2, [sp, #28]
  405918:	9903      	ldr	r1, [sp, #12]
  40591a:	6813      	ldr	r3, [r2, #0]
  40591c:	17cd      	asrs	r5, r1, #31
  40591e:	4608      	mov	r0, r1
  405920:	3204      	adds	r2, #4
  405922:	4629      	mov	r1, r5
  405924:	9207      	str	r2, [sp, #28]
  405926:	e9c3 0100 	strd	r0, r1, [r3]
  40592a:	f7ff ba54 	b.w	404dd6 <_vfiprintf_r+0x7a>
  40592e:	4658      	mov	r0, fp
  405930:	9607      	str	r6, [sp, #28]
  405932:	9302      	str	r3, [sp, #8]
  405934:	f7ff f964 	bl	404c00 <strlen>
  405938:	2400      	movs	r4, #0
  40593a:	9005      	str	r0, [sp, #20]
  40593c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405940:	f7ff bb5e 	b.w	405000 <_vfiprintf_r+0x2a4>
  405944:	aa0f      	add	r2, sp, #60	; 0x3c
  405946:	9904      	ldr	r1, [sp, #16]
  405948:	9806      	ldr	r0, [sp, #24]
  40594a:	f7ff f9c7 	bl	404cdc <__sprint_r.part.0>
  40594e:	2800      	cmp	r0, #0
  405950:	f47f aeb6 	bne.w	4056c0 <_vfiprintf_r+0x964>
  405954:	9910      	ldr	r1, [sp, #64]	; 0x40
  405956:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405958:	1c48      	adds	r0, r1, #1
  40595a:	46ca      	mov	sl, r9
  40595c:	e5a7      	b.n	4054ae <_vfiprintf_r+0x752>
  40595e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405960:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405962:	4e20      	ldr	r6, [pc, #128]	; (4059e4 <_vfiprintf_r+0xc88>)
  405964:	3101      	adds	r1, #1
  405966:	f7ff bb90 	b.w	40508a <_vfiprintf_r+0x32e>
  40596a:	2c06      	cmp	r4, #6
  40596c:	bf28      	it	cs
  40596e:	2406      	movcs	r4, #6
  405970:	9405      	str	r4, [sp, #20]
  405972:	9607      	str	r6, [sp, #28]
  405974:	9401      	str	r4, [sp, #4]
  405976:	f8df b070 	ldr.w	fp, [pc, #112]	; 4059e8 <_vfiprintf_r+0xc8c>
  40597a:	e4d5      	b.n	405328 <_vfiprintf_r+0x5cc>
  40597c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40597e:	4e19      	ldr	r6, [pc, #100]	; (4059e4 <_vfiprintf_r+0xc88>)
  405980:	3001      	adds	r0, #1
  405982:	e603      	b.n	40558c <_vfiprintf_r+0x830>
  405984:	9405      	str	r4, [sp, #20]
  405986:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40598a:	9607      	str	r6, [sp, #28]
  40598c:	9302      	str	r3, [sp, #8]
  40598e:	4604      	mov	r4, r0
  405990:	f7ff bb36 	b.w	405000 <_vfiprintf_r+0x2a4>
  405994:	4686      	mov	lr, r0
  405996:	f7ff bbce 	b.w	405136 <_vfiprintf_r+0x3da>
  40599a:	9806      	ldr	r0, [sp, #24]
  40599c:	aa0f      	add	r2, sp, #60	; 0x3c
  40599e:	4659      	mov	r1, fp
  4059a0:	f7ff f99c 	bl	404cdc <__sprint_r.part.0>
  4059a4:	2800      	cmp	r0, #0
  4059a6:	f43f ae24 	beq.w	4055f2 <_vfiprintf_r+0x896>
  4059aa:	e624      	b.n	4055f6 <_vfiprintf_r+0x89a>
  4059ac:	9907      	ldr	r1, [sp, #28]
  4059ae:	f898 2001 	ldrb.w	r2, [r8, #1]
  4059b2:	680c      	ldr	r4, [r1, #0]
  4059b4:	3104      	adds	r1, #4
  4059b6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4059ba:	46b8      	mov	r8, r7
  4059bc:	9107      	str	r1, [sp, #28]
  4059be:	f7ff ba3f 	b.w	404e40 <_vfiprintf_r+0xe4>
  4059c2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4059c6:	e43c      	b.n	405242 <_vfiprintf_r+0x4e6>
  4059c8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4059cc:	e521      	b.n	405412 <_vfiprintf_r+0x6b6>
  4059ce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4059d2:	f7ff bbf4 	b.w	4051be <_vfiprintf_r+0x462>
  4059d6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4059da:	e491      	b.n	405300 <_vfiprintf_r+0x5a4>
  4059dc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4059e0:	e469      	b.n	4052b6 <_vfiprintf_r+0x55a>
  4059e2:	bf00      	nop
  4059e4:	004072d4 	.word	0x004072d4
  4059e8:	004072cc 	.word	0x004072cc

004059ec <__sbprintf>:
  4059ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4059f0:	460c      	mov	r4, r1
  4059f2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4059f6:	8989      	ldrh	r1, [r1, #12]
  4059f8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4059fa:	89e5      	ldrh	r5, [r4, #14]
  4059fc:	9619      	str	r6, [sp, #100]	; 0x64
  4059fe:	f021 0102 	bic.w	r1, r1, #2
  405a02:	4606      	mov	r6, r0
  405a04:	69e0      	ldr	r0, [r4, #28]
  405a06:	f8ad 100c 	strh.w	r1, [sp, #12]
  405a0a:	4617      	mov	r7, r2
  405a0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405a10:	6a62      	ldr	r2, [r4, #36]	; 0x24
  405a12:	f8ad 500e 	strh.w	r5, [sp, #14]
  405a16:	4698      	mov	r8, r3
  405a18:	ad1a      	add	r5, sp, #104	; 0x68
  405a1a:	2300      	movs	r3, #0
  405a1c:	9007      	str	r0, [sp, #28]
  405a1e:	a816      	add	r0, sp, #88	; 0x58
  405a20:	9209      	str	r2, [sp, #36]	; 0x24
  405a22:	9306      	str	r3, [sp, #24]
  405a24:	9500      	str	r5, [sp, #0]
  405a26:	9504      	str	r5, [sp, #16]
  405a28:	9102      	str	r1, [sp, #8]
  405a2a:	9105      	str	r1, [sp, #20]
  405a2c:	f000 fd48 	bl	4064c0 <__retarget_lock_init_recursive>
  405a30:	4643      	mov	r3, r8
  405a32:	463a      	mov	r2, r7
  405a34:	4669      	mov	r1, sp
  405a36:	4630      	mov	r0, r6
  405a38:	f7ff f990 	bl	404d5c <_vfiprintf_r>
  405a3c:	1e05      	subs	r5, r0, #0
  405a3e:	db07      	blt.n	405a50 <__sbprintf+0x64>
  405a40:	4630      	mov	r0, r6
  405a42:	4669      	mov	r1, sp
  405a44:	f000 f928 	bl	405c98 <_fflush_r>
  405a48:	2800      	cmp	r0, #0
  405a4a:	bf18      	it	ne
  405a4c:	f04f 35ff 	movne.w	r5, #4294967295
  405a50:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405a54:	065b      	lsls	r3, r3, #25
  405a56:	d503      	bpl.n	405a60 <__sbprintf+0x74>
  405a58:	89a3      	ldrh	r3, [r4, #12]
  405a5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405a5e:	81a3      	strh	r3, [r4, #12]
  405a60:	9816      	ldr	r0, [sp, #88]	; 0x58
  405a62:	f000 fd2f 	bl	4064c4 <__retarget_lock_close_recursive>
  405a66:	4628      	mov	r0, r5
  405a68:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405a70 <__swsetup_r>:
  405a70:	b538      	push	{r3, r4, r5, lr}
  405a72:	4b30      	ldr	r3, [pc, #192]	; (405b34 <__swsetup_r+0xc4>)
  405a74:	681b      	ldr	r3, [r3, #0]
  405a76:	4605      	mov	r5, r0
  405a78:	460c      	mov	r4, r1
  405a7a:	b113      	cbz	r3, 405a82 <__swsetup_r+0x12>
  405a7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405a7e:	2a00      	cmp	r2, #0
  405a80:	d038      	beq.n	405af4 <__swsetup_r+0x84>
  405a82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405a86:	b293      	uxth	r3, r2
  405a88:	0718      	lsls	r0, r3, #28
  405a8a:	d50c      	bpl.n	405aa6 <__swsetup_r+0x36>
  405a8c:	6920      	ldr	r0, [r4, #16]
  405a8e:	b1a8      	cbz	r0, 405abc <__swsetup_r+0x4c>
  405a90:	f013 0201 	ands.w	r2, r3, #1
  405a94:	d01e      	beq.n	405ad4 <__swsetup_r+0x64>
  405a96:	6963      	ldr	r3, [r4, #20]
  405a98:	2200      	movs	r2, #0
  405a9a:	425b      	negs	r3, r3
  405a9c:	61a3      	str	r3, [r4, #24]
  405a9e:	60a2      	str	r2, [r4, #8]
  405aa0:	b1f0      	cbz	r0, 405ae0 <__swsetup_r+0x70>
  405aa2:	2000      	movs	r0, #0
  405aa4:	bd38      	pop	{r3, r4, r5, pc}
  405aa6:	06d9      	lsls	r1, r3, #27
  405aa8:	d53c      	bpl.n	405b24 <__swsetup_r+0xb4>
  405aaa:	0758      	lsls	r0, r3, #29
  405aac:	d426      	bmi.n	405afc <__swsetup_r+0x8c>
  405aae:	6920      	ldr	r0, [r4, #16]
  405ab0:	f042 0308 	orr.w	r3, r2, #8
  405ab4:	81a3      	strh	r3, [r4, #12]
  405ab6:	b29b      	uxth	r3, r3
  405ab8:	2800      	cmp	r0, #0
  405aba:	d1e9      	bne.n	405a90 <__swsetup_r+0x20>
  405abc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405ac0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405ac4:	d0e4      	beq.n	405a90 <__swsetup_r+0x20>
  405ac6:	4628      	mov	r0, r5
  405ac8:	4621      	mov	r1, r4
  405aca:	f000 fd2f 	bl	40652c <__smakebuf_r>
  405ace:	89a3      	ldrh	r3, [r4, #12]
  405ad0:	6920      	ldr	r0, [r4, #16]
  405ad2:	e7dd      	b.n	405a90 <__swsetup_r+0x20>
  405ad4:	0799      	lsls	r1, r3, #30
  405ad6:	bf58      	it	pl
  405ad8:	6962      	ldrpl	r2, [r4, #20]
  405ada:	60a2      	str	r2, [r4, #8]
  405adc:	2800      	cmp	r0, #0
  405ade:	d1e0      	bne.n	405aa2 <__swsetup_r+0x32>
  405ae0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405ae4:	061a      	lsls	r2, r3, #24
  405ae6:	d5dd      	bpl.n	405aa4 <__swsetup_r+0x34>
  405ae8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405aec:	81a3      	strh	r3, [r4, #12]
  405aee:	f04f 30ff 	mov.w	r0, #4294967295
  405af2:	bd38      	pop	{r3, r4, r5, pc}
  405af4:	4618      	mov	r0, r3
  405af6:	f000 f927 	bl	405d48 <__sinit>
  405afa:	e7c2      	b.n	405a82 <__swsetup_r+0x12>
  405afc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405afe:	b151      	cbz	r1, 405b16 <__swsetup_r+0xa6>
  405b00:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405b04:	4299      	cmp	r1, r3
  405b06:	d004      	beq.n	405b12 <__swsetup_r+0xa2>
  405b08:	4628      	mov	r0, r5
  405b0a:	f000 fa43 	bl	405f94 <_free_r>
  405b0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405b12:	2300      	movs	r3, #0
  405b14:	6323      	str	r3, [r4, #48]	; 0x30
  405b16:	2300      	movs	r3, #0
  405b18:	6920      	ldr	r0, [r4, #16]
  405b1a:	6063      	str	r3, [r4, #4]
  405b1c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405b20:	6020      	str	r0, [r4, #0]
  405b22:	e7c5      	b.n	405ab0 <__swsetup_r+0x40>
  405b24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405b28:	2309      	movs	r3, #9
  405b2a:	602b      	str	r3, [r5, #0]
  405b2c:	f04f 30ff 	mov.w	r0, #4294967295
  405b30:	81a2      	strh	r2, [r4, #12]
  405b32:	bd38      	pop	{r3, r4, r5, pc}
  405b34:	20400050 	.word	0x20400050

00405b38 <register_fini>:
  405b38:	4b02      	ldr	r3, [pc, #8]	; (405b44 <register_fini+0xc>)
  405b3a:	b113      	cbz	r3, 405b42 <register_fini+0xa>
  405b3c:	4802      	ldr	r0, [pc, #8]	; (405b48 <register_fini+0x10>)
  405b3e:	f000 b805 	b.w	405b4c <atexit>
  405b42:	4770      	bx	lr
  405b44:	00000000 	.word	0x00000000
  405b48:	00405db9 	.word	0x00405db9

00405b4c <atexit>:
  405b4c:	2300      	movs	r3, #0
  405b4e:	4601      	mov	r1, r0
  405b50:	461a      	mov	r2, r3
  405b52:	4618      	mov	r0, r3
  405b54:	f001 b890 	b.w	406c78 <__register_exitproc>

00405b58 <__sflush_r>:
  405b58:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405b5c:	b29a      	uxth	r2, r3
  405b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405b62:	460d      	mov	r5, r1
  405b64:	0711      	lsls	r1, r2, #28
  405b66:	4680      	mov	r8, r0
  405b68:	d43a      	bmi.n	405be0 <__sflush_r+0x88>
  405b6a:	686a      	ldr	r2, [r5, #4]
  405b6c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405b70:	2a00      	cmp	r2, #0
  405b72:	81ab      	strh	r3, [r5, #12]
  405b74:	dd6f      	ble.n	405c56 <__sflush_r+0xfe>
  405b76:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405b78:	2c00      	cmp	r4, #0
  405b7a:	d049      	beq.n	405c10 <__sflush_r+0xb8>
  405b7c:	2200      	movs	r2, #0
  405b7e:	b29b      	uxth	r3, r3
  405b80:	f8d8 6000 	ldr.w	r6, [r8]
  405b84:	f8c8 2000 	str.w	r2, [r8]
  405b88:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  405b8c:	d067      	beq.n	405c5e <__sflush_r+0x106>
  405b8e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405b90:	075f      	lsls	r7, r3, #29
  405b92:	d505      	bpl.n	405ba0 <__sflush_r+0x48>
  405b94:	6869      	ldr	r1, [r5, #4]
  405b96:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405b98:	1a52      	subs	r2, r2, r1
  405b9a:	b10b      	cbz	r3, 405ba0 <__sflush_r+0x48>
  405b9c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405b9e:	1ad2      	subs	r2, r2, r3
  405ba0:	2300      	movs	r3, #0
  405ba2:	69e9      	ldr	r1, [r5, #28]
  405ba4:	4640      	mov	r0, r8
  405ba6:	47a0      	blx	r4
  405ba8:	1c44      	adds	r4, r0, #1
  405baa:	d03c      	beq.n	405c26 <__sflush_r+0xce>
  405bac:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405bb0:	692a      	ldr	r2, [r5, #16]
  405bb2:	602a      	str	r2, [r5, #0]
  405bb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405bb8:	2200      	movs	r2, #0
  405bba:	81ab      	strh	r3, [r5, #12]
  405bbc:	04db      	lsls	r3, r3, #19
  405bbe:	606a      	str	r2, [r5, #4]
  405bc0:	d447      	bmi.n	405c52 <__sflush_r+0xfa>
  405bc2:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405bc4:	f8c8 6000 	str.w	r6, [r8]
  405bc8:	b311      	cbz	r1, 405c10 <__sflush_r+0xb8>
  405bca:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405bce:	4299      	cmp	r1, r3
  405bd0:	d002      	beq.n	405bd8 <__sflush_r+0x80>
  405bd2:	4640      	mov	r0, r8
  405bd4:	f000 f9de 	bl	405f94 <_free_r>
  405bd8:	2000      	movs	r0, #0
  405bda:	6328      	str	r0, [r5, #48]	; 0x30
  405bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405be0:	692e      	ldr	r6, [r5, #16]
  405be2:	b1ae      	cbz	r6, 405c10 <__sflush_r+0xb8>
  405be4:	682c      	ldr	r4, [r5, #0]
  405be6:	602e      	str	r6, [r5, #0]
  405be8:	0791      	lsls	r1, r2, #30
  405bea:	bf0c      	ite	eq
  405bec:	696b      	ldreq	r3, [r5, #20]
  405bee:	2300      	movne	r3, #0
  405bf0:	1ba4      	subs	r4, r4, r6
  405bf2:	60ab      	str	r3, [r5, #8]
  405bf4:	e00a      	b.n	405c0c <__sflush_r+0xb4>
  405bf6:	4623      	mov	r3, r4
  405bf8:	4632      	mov	r2, r6
  405bfa:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405bfc:	69e9      	ldr	r1, [r5, #28]
  405bfe:	4640      	mov	r0, r8
  405c00:	47b8      	blx	r7
  405c02:	2800      	cmp	r0, #0
  405c04:	eba4 0400 	sub.w	r4, r4, r0
  405c08:	4406      	add	r6, r0
  405c0a:	dd04      	ble.n	405c16 <__sflush_r+0xbe>
  405c0c:	2c00      	cmp	r4, #0
  405c0e:	dcf2      	bgt.n	405bf6 <__sflush_r+0x9e>
  405c10:	2000      	movs	r0, #0
  405c12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c16:	89ab      	ldrh	r3, [r5, #12]
  405c18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405c1c:	81ab      	strh	r3, [r5, #12]
  405c1e:	f04f 30ff 	mov.w	r0, #4294967295
  405c22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c26:	f8d8 4000 	ldr.w	r4, [r8]
  405c2a:	2c1d      	cmp	r4, #29
  405c2c:	d8f3      	bhi.n	405c16 <__sflush_r+0xbe>
  405c2e:	4b19      	ldr	r3, [pc, #100]	; (405c94 <__sflush_r+0x13c>)
  405c30:	40e3      	lsrs	r3, r4
  405c32:	43db      	mvns	r3, r3
  405c34:	f013 0301 	ands.w	r3, r3, #1
  405c38:	d1ed      	bne.n	405c16 <__sflush_r+0xbe>
  405c3a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  405c3e:	606b      	str	r3, [r5, #4]
  405c40:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405c44:	6929      	ldr	r1, [r5, #16]
  405c46:	81ab      	strh	r3, [r5, #12]
  405c48:	04da      	lsls	r2, r3, #19
  405c4a:	6029      	str	r1, [r5, #0]
  405c4c:	d5b9      	bpl.n	405bc2 <__sflush_r+0x6a>
  405c4e:	2c00      	cmp	r4, #0
  405c50:	d1b7      	bne.n	405bc2 <__sflush_r+0x6a>
  405c52:	6528      	str	r0, [r5, #80]	; 0x50
  405c54:	e7b5      	b.n	405bc2 <__sflush_r+0x6a>
  405c56:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405c58:	2a00      	cmp	r2, #0
  405c5a:	dc8c      	bgt.n	405b76 <__sflush_r+0x1e>
  405c5c:	e7d8      	b.n	405c10 <__sflush_r+0xb8>
  405c5e:	2301      	movs	r3, #1
  405c60:	69e9      	ldr	r1, [r5, #28]
  405c62:	4640      	mov	r0, r8
  405c64:	47a0      	blx	r4
  405c66:	1c43      	adds	r3, r0, #1
  405c68:	4602      	mov	r2, r0
  405c6a:	d002      	beq.n	405c72 <__sflush_r+0x11a>
  405c6c:	89ab      	ldrh	r3, [r5, #12]
  405c6e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405c70:	e78e      	b.n	405b90 <__sflush_r+0x38>
  405c72:	f8d8 3000 	ldr.w	r3, [r8]
  405c76:	2b00      	cmp	r3, #0
  405c78:	d0f8      	beq.n	405c6c <__sflush_r+0x114>
  405c7a:	2b1d      	cmp	r3, #29
  405c7c:	d001      	beq.n	405c82 <__sflush_r+0x12a>
  405c7e:	2b16      	cmp	r3, #22
  405c80:	d102      	bne.n	405c88 <__sflush_r+0x130>
  405c82:	f8c8 6000 	str.w	r6, [r8]
  405c86:	e7c3      	b.n	405c10 <__sflush_r+0xb8>
  405c88:	89ab      	ldrh	r3, [r5, #12]
  405c8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405c8e:	81ab      	strh	r3, [r5, #12]
  405c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c94:	20400001 	.word	0x20400001

00405c98 <_fflush_r>:
  405c98:	b538      	push	{r3, r4, r5, lr}
  405c9a:	460d      	mov	r5, r1
  405c9c:	4604      	mov	r4, r0
  405c9e:	b108      	cbz	r0, 405ca4 <_fflush_r+0xc>
  405ca0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405ca2:	b1bb      	cbz	r3, 405cd4 <_fflush_r+0x3c>
  405ca4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405ca8:	b188      	cbz	r0, 405cce <_fflush_r+0x36>
  405caa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405cac:	07db      	lsls	r3, r3, #31
  405cae:	d401      	bmi.n	405cb4 <_fflush_r+0x1c>
  405cb0:	0581      	lsls	r1, r0, #22
  405cb2:	d517      	bpl.n	405ce4 <_fflush_r+0x4c>
  405cb4:	4620      	mov	r0, r4
  405cb6:	4629      	mov	r1, r5
  405cb8:	f7ff ff4e 	bl	405b58 <__sflush_r>
  405cbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405cbe:	07da      	lsls	r2, r3, #31
  405cc0:	4604      	mov	r4, r0
  405cc2:	d402      	bmi.n	405cca <_fflush_r+0x32>
  405cc4:	89ab      	ldrh	r3, [r5, #12]
  405cc6:	059b      	lsls	r3, r3, #22
  405cc8:	d507      	bpl.n	405cda <_fflush_r+0x42>
  405cca:	4620      	mov	r0, r4
  405ccc:	bd38      	pop	{r3, r4, r5, pc}
  405cce:	4604      	mov	r4, r0
  405cd0:	4620      	mov	r0, r4
  405cd2:	bd38      	pop	{r3, r4, r5, pc}
  405cd4:	f000 f838 	bl	405d48 <__sinit>
  405cd8:	e7e4      	b.n	405ca4 <_fflush_r+0xc>
  405cda:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405cdc:	f000 fbf6 	bl	4064cc <__retarget_lock_release_recursive>
  405ce0:	4620      	mov	r0, r4
  405ce2:	bd38      	pop	{r3, r4, r5, pc}
  405ce4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405ce6:	f000 fbef 	bl	4064c8 <__retarget_lock_acquire_recursive>
  405cea:	e7e3      	b.n	405cb4 <_fflush_r+0x1c>

00405cec <_cleanup_r>:
  405cec:	4901      	ldr	r1, [pc, #4]	; (405cf4 <_cleanup_r+0x8>)
  405cee:	f000 bbaf 	b.w	406450 <_fwalk_reent>
  405cf2:	bf00      	nop
  405cf4:	00406d61 	.word	0x00406d61

00405cf8 <std.isra.0>:
  405cf8:	b510      	push	{r4, lr}
  405cfa:	2300      	movs	r3, #0
  405cfc:	4604      	mov	r4, r0
  405cfe:	8181      	strh	r1, [r0, #12]
  405d00:	81c2      	strh	r2, [r0, #14]
  405d02:	6003      	str	r3, [r0, #0]
  405d04:	6043      	str	r3, [r0, #4]
  405d06:	6083      	str	r3, [r0, #8]
  405d08:	6643      	str	r3, [r0, #100]	; 0x64
  405d0a:	6103      	str	r3, [r0, #16]
  405d0c:	6143      	str	r3, [r0, #20]
  405d0e:	6183      	str	r3, [r0, #24]
  405d10:	4619      	mov	r1, r3
  405d12:	2208      	movs	r2, #8
  405d14:	305c      	adds	r0, #92	; 0x5c
  405d16:	f7fe fe37 	bl	404988 <memset>
  405d1a:	4807      	ldr	r0, [pc, #28]	; (405d38 <std.isra.0+0x40>)
  405d1c:	4907      	ldr	r1, [pc, #28]	; (405d3c <std.isra.0+0x44>)
  405d1e:	4a08      	ldr	r2, [pc, #32]	; (405d40 <std.isra.0+0x48>)
  405d20:	4b08      	ldr	r3, [pc, #32]	; (405d44 <std.isra.0+0x4c>)
  405d22:	6220      	str	r0, [r4, #32]
  405d24:	61e4      	str	r4, [r4, #28]
  405d26:	6261      	str	r1, [r4, #36]	; 0x24
  405d28:	62a2      	str	r2, [r4, #40]	; 0x28
  405d2a:	62e3      	str	r3, [r4, #44]	; 0x2c
  405d2c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  405d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405d34:	f000 bbc4 	b.w	4064c0 <__retarget_lock_init_recursive>
  405d38:	00406aa5 	.word	0x00406aa5
  405d3c:	00406ac9 	.word	0x00406ac9
  405d40:	00406b05 	.word	0x00406b05
  405d44:	00406b25 	.word	0x00406b25

00405d48 <__sinit>:
  405d48:	b510      	push	{r4, lr}
  405d4a:	4604      	mov	r4, r0
  405d4c:	4812      	ldr	r0, [pc, #72]	; (405d98 <__sinit+0x50>)
  405d4e:	f000 fbbb 	bl	4064c8 <__retarget_lock_acquire_recursive>
  405d52:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  405d54:	b9d2      	cbnz	r2, 405d8c <__sinit+0x44>
  405d56:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  405d5a:	4810      	ldr	r0, [pc, #64]	; (405d9c <__sinit+0x54>)
  405d5c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  405d60:	2103      	movs	r1, #3
  405d62:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  405d66:	63e0      	str	r0, [r4, #60]	; 0x3c
  405d68:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  405d6c:	6860      	ldr	r0, [r4, #4]
  405d6e:	2104      	movs	r1, #4
  405d70:	f7ff ffc2 	bl	405cf8 <std.isra.0>
  405d74:	2201      	movs	r2, #1
  405d76:	2109      	movs	r1, #9
  405d78:	68a0      	ldr	r0, [r4, #8]
  405d7a:	f7ff ffbd 	bl	405cf8 <std.isra.0>
  405d7e:	2202      	movs	r2, #2
  405d80:	2112      	movs	r1, #18
  405d82:	68e0      	ldr	r0, [r4, #12]
  405d84:	f7ff ffb8 	bl	405cf8 <std.isra.0>
  405d88:	2301      	movs	r3, #1
  405d8a:	63a3      	str	r3, [r4, #56]	; 0x38
  405d8c:	4802      	ldr	r0, [pc, #8]	; (405d98 <__sinit+0x50>)
  405d8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405d92:	f000 bb9b 	b.w	4064cc <__retarget_lock_release_recursive>
  405d96:	bf00      	nop
  405d98:	2040c8c8 	.word	0x2040c8c8
  405d9c:	00405ced 	.word	0x00405ced

00405da0 <__sfp_lock_acquire>:
  405da0:	4801      	ldr	r0, [pc, #4]	; (405da8 <__sfp_lock_acquire+0x8>)
  405da2:	f000 bb91 	b.w	4064c8 <__retarget_lock_acquire_recursive>
  405da6:	bf00      	nop
  405da8:	2040c8dc 	.word	0x2040c8dc

00405dac <__sfp_lock_release>:
  405dac:	4801      	ldr	r0, [pc, #4]	; (405db4 <__sfp_lock_release+0x8>)
  405dae:	f000 bb8d 	b.w	4064cc <__retarget_lock_release_recursive>
  405db2:	bf00      	nop
  405db4:	2040c8dc 	.word	0x2040c8dc

00405db8 <__libc_fini_array>:
  405db8:	b538      	push	{r3, r4, r5, lr}
  405dba:	4c0a      	ldr	r4, [pc, #40]	; (405de4 <__libc_fini_array+0x2c>)
  405dbc:	4d0a      	ldr	r5, [pc, #40]	; (405de8 <__libc_fini_array+0x30>)
  405dbe:	1b64      	subs	r4, r4, r5
  405dc0:	10a4      	asrs	r4, r4, #2
  405dc2:	d00a      	beq.n	405dda <__libc_fini_array+0x22>
  405dc4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405dc8:	3b01      	subs	r3, #1
  405dca:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  405dce:	3c01      	subs	r4, #1
  405dd0:	f855 3904 	ldr.w	r3, [r5], #-4
  405dd4:	4798      	blx	r3
  405dd6:	2c00      	cmp	r4, #0
  405dd8:	d1f9      	bne.n	405dce <__libc_fini_array+0x16>
  405dda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405dde:	f001 bb1d 	b.w	40741c <_fini>
  405de2:	bf00      	nop
  405de4:	0040742c 	.word	0x0040742c
  405de8:	00407428 	.word	0x00407428

00405dec <__fputwc>:
  405dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405df0:	b082      	sub	sp, #8
  405df2:	4680      	mov	r8, r0
  405df4:	4689      	mov	r9, r1
  405df6:	4614      	mov	r4, r2
  405df8:	f000 fb54 	bl	4064a4 <__locale_mb_cur_max>
  405dfc:	2801      	cmp	r0, #1
  405dfe:	d036      	beq.n	405e6e <__fputwc+0x82>
  405e00:	464a      	mov	r2, r9
  405e02:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405e06:	a901      	add	r1, sp, #4
  405e08:	4640      	mov	r0, r8
  405e0a:	f000 fee7 	bl	406bdc <_wcrtomb_r>
  405e0e:	1c42      	adds	r2, r0, #1
  405e10:	4606      	mov	r6, r0
  405e12:	d025      	beq.n	405e60 <__fputwc+0x74>
  405e14:	b3a8      	cbz	r0, 405e82 <__fputwc+0x96>
  405e16:	f89d e004 	ldrb.w	lr, [sp, #4]
  405e1a:	2500      	movs	r5, #0
  405e1c:	f10d 0a04 	add.w	sl, sp, #4
  405e20:	e009      	b.n	405e36 <__fputwc+0x4a>
  405e22:	6823      	ldr	r3, [r4, #0]
  405e24:	1c5a      	adds	r2, r3, #1
  405e26:	6022      	str	r2, [r4, #0]
  405e28:	f883 e000 	strb.w	lr, [r3]
  405e2c:	3501      	adds	r5, #1
  405e2e:	42b5      	cmp	r5, r6
  405e30:	d227      	bcs.n	405e82 <__fputwc+0x96>
  405e32:	f815 e00a 	ldrb.w	lr, [r5, sl]
  405e36:	68a3      	ldr	r3, [r4, #8]
  405e38:	3b01      	subs	r3, #1
  405e3a:	2b00      	cmp	r3, #0
  405e3c:	60a3      	str	r3, [r4, #8]
  405e3e:	daf0      	bge.n	405e22 <__fputwc+0x36>
  405e40:	69a7      	ldr	r7, [r4, #24]
  405e42:	42bb      	cmp	r3, r7
  405e44:	4671      	mov	r1, lr
  405e46:	4622      	mov	r2, r4
  405e48:	4640      	mov	r0, r8
  405e4a:	db02      	blt.n	405e52 <__fputwc+0x66>
  405e4c:	f1be 0f0a 	cmp.w	lr, #10
  405e50:	d1e7      	bne.n	405e22 <__fputwc+0x36>
  405e52:	f000 fe6b 	bl	406b2c <__swbuf_r>
  405e56:	1c43      	adds	r3, r0, #1
  405e58:	d1e8      	bne.n	405e2c <__fputwc+0x40>
  405e5a:	b002      	add	sp, #8
  405e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e60:	89a3      	ldrh	r3, [r4, #12]
  405e62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405e66:	81a3      	strh	r3, [r4, #12]
  405e68:	b002      	add	sp, #8
  405e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e6e:	f109 33ff 	add.w	r3, r9, #4294967295
  405e72:	2bfe      	cmp	r3, #254	; 0xfe
  405e74:	d8c4      	bhi.n	405e00 <__fputwc+0x14>
  405e76:	fa5f fe89 	uxtb.w	lr, r9
  405e7a:	4606      	mov	r6, r0
  405e7c:	f88d e004 	strb.w	lr, [sp, #4]
  405e80:	e7cb      	b.n	405e1a <__fputwc+0x2e>
  405e82:	4648      	mov	r0, r9
  405e84:	b002      	add	sp, #8
  405e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e8a:	bf00      	nop

00405e8c <_fputwc_r>:
  405e8c:	b530      	push	{r4, r5, lr}
  405e8e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405e90:	f013 0f01 	tst.w	r3, #1
  405e94:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405e98:	4614      	mov	r4, r2
  405e9a:	b083      	sub	sp, #12
  405e9c:	4605      	mov	r5, r0
  405e9e:	b29a      	uxth	r2, r3
  405ea0:	d101      	bne.n	405ea6 <_fputwc_r+0x1a>
  405ea2:	0590      	lsls	r0, r2, #22
  405ea4:	d51c      	bpl.n	405ee0 <_fputwc_r+0x54>
  405ea6:	0490      	lsls	r0, r2, #18
  405ea8:	d406      	bmi.n	405eb8 <_fputwc_r+0x2c>
  405eaa:	6e62      	ldr	r2, [r4, #100]	; 0x64
  405eac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405eb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405eb4:	81a3      	strh	r3, [r4, #12]
  405eb6:	6662      	str	r2, [r4, #100]	; 0x64
  405eb8:	4628      	mov	r0, r5
  405eba:	4622      	mov	r2, r4
  405ebc:	f7ff ff96 	bl	405dec <__fputwc>
  405ec0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405ec2:	07da      	lsls	r2, r3, #31
  405ec4:	4605      	mov	r5, r0
  405ec6:	d402      	bmi.n	405ece <_fputwc_r+0x42>
  405ec8:	89a3      	ldrh	r3, [r4, #12]
  405eca:	059b      	lsls	r3, r3, #22
  405ecc:	d502      	bpl.n	405ed4 <_fputwc_r+0x48>
  405ece:	4628      	mov	r0, r5
  405ed0:	b003      	add	sp, #12
  405ed2:	bd30      	pop	{r4, r5, pc}
  405ed4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405ed6:	f000 faf9 	bl	4064cc <__retarget_lock_release_recursive>
  405eda:	4628      	mov	r0, r5
  405edc:	b003      	add	sp, #12
  405ede:	bd30      	pop	{r4, r5, pc}
  405ee0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405ee2:	9101      	str	r1, [sp, #4]
  405ee4:	f000 faf0 	bl	4064c8 <__retarget_lock_acquire_recursive>
  405ee8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405eec:	9901      	ldr	r1, [sp, #4]
  405eee:	b29a      	uxth	r2, r3
  405ef0:	e7d9      	b.n	405ea6 <_fputwc_r+0x1a>
  405ef2:	bf00      	nop

00405ef4 <_malloc_trim_r>:
  405ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405ef6:	4f24      	ldr	r7, [pc, #144]	; (405f88 <_malloc_trim_r+0x94>)
  405ef8:	460c      	mov	r4, r1
  405efa:	4606      	mov	r6, r0
  405efc:	f7fe fd92 	bl	404a24 <__malloc_lock>
  405f00:	68bb      	ldr	r3, [r7, #8]
  405f02:	685d      	ldr	r5, [r3, #4]
  405f04:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405f08:	310f      	adds	r1, #15
  405f0a:	f025 0503 	bic.w	r5, r5, #3
  405f0e:	4429      	add	r1, r5
  405f10:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405f14:	f021 010f 	bic.w	r1, r1, #15
  405f18:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405f1c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405f20:	db07      	blt.n	405f32 <_malloc_trim_r+0x3e>
  405f22:	2100      	movs	r1, #0
  405f24:	4630      	mov	r0, r6
  405f26:	f7fe fd89 	bl	404a3c <_sbrk_r>
  405f2a:	68bb      	ldr	r3, [r7, #8]
  405f2c:	442b      	add	r3, r5
  405f2e:	4298      	cmp	r0, r3
  405f30:	d004      	beq.n	405f3c <_malloc_trim_r+0x48>
  405f32:	4630      	mov	r0, r6
  405f34:	f7fe fd7c 	bl	404a30 <__malloc_unlock>
  405f38:	2000      	movs	r0, #0
  405f3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405f3c:	4261      	negs	r1, r4
  405f3e:	4630      	mov	r0, r6
  405f40:	f7fe fd7c 	bl	404a3c <_sbrk_r>
  405f44:	3001      	adds	r0, #1
  405f46:	d00d      	beq.n	405f64 <_malloc_trim_r+0x70>
  405f48:	4b10      	ldr	r3, [pc, #64]	; (405f8c <_malloc_trim_r+0x98>)
  405f4a:	68ba      	ldr	r2, [r7, #8]
  405f4c:	6819      	ldr	r1, [r3, #0]
  405f4e:	1b2d      	subs	r5, r5, r4
  405f50:	f045 0501 	orr.w	r5, r5, #1
  405f54:	4630      	mov	r0, r6
  405f56:	1b09      	subs	r1, r1, r4
  405f58:	6055      	str	r5, [r2, #4]
  405f5a:	6019      	str	r1, [r3, #0]
  405f5c:	f7fe fd68 	bl	404a30 <__malloc_unlock>
  405f60:	2001      	movs	r0, #1
  405f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405f64:	2100      	movs	r1, #0
  405f66:	4630      	mov	r0, r6
  405f68:	f7fe fd68 	bl	404a3c <_sbrk_r>
  405f6c:	68ba      	ldr	r2, [r7, #8]
  405f6e:	1a83      	subs	r3, r0, r2
  405f70:	2b0f      	cmp	r3, #15
  405f72:	ddde      	ble.n	405f32 <_malloc_trim_r+0x3e>
  405f74:	4c06      	ldr	r4, [pc, #24]	; (405f90 <_malloc_trim_r+0x9c>)
  405f76:	4905      	ldr	r1, [pc, #20]	; (405f8c <_malloc_trim_r+0x98>)
  405f78:	6824      	ldr	r4, [r4, #0]
  405f7a:	f043 0301 	orr.w	r3, r3, #1
  405f7e:	1b00      	subs	r0, r0, r4
  405f80:	6053      	str	r3, [r2, #4]
  405f82:	6008      	str	r0, [r1, #0]
  405f84:	e7d5      	b.n	405f32 <_malloc_trim_r+0x3e>
  405f86:	bf00      	nop
  405f88:	20400480 	.word	0x20400480
  405f8c:	2040c7a0 	.word	0x2040c7a0
  405f90:	20400888 	.word	0x20400888

00405f94 <_free_r>:
  405f94:	2900      	cmp	r1, #0
  405f96:	d044      	beq.n	406022 <_free_r+0x8e>
  405f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405f9c:	460d      	mov	r5, r1
  405f9e:	4680      	mov	r8, r0
  405fa0:	f7fe fd40 	bl	404a24 <__malloc_lock>
  405fa4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405fa8:	4969      	ldr	r1, [pc, #420]	; (406150 <_free_r+0x1bc>)
  405faa:	f027 0301 	bic.w	r3, r7, #1
  405fae:	f1a5 0408 	sub.w	r4, r5, #8
  405fb2:	18e2      	adds	r2, r4, r3
  405fb4:	688e      	ldr	r6, [r1, #8]
  405fb6:	6850      	ldr	r0, [r2, #4]
  405fb8:	42b2      	cmp	r2, r6
  405fba:	f020 0003 	bic.w	r0, r0, #3
  405fbe:	d05e      	beq.n	40607e <_free_r+0xea>
  405fc0:	07fe      	lsls	r6, r7, #31
  405fc2:	6050      	str	r0, [r2, #4]
  405fc4:	d40b      	bmi.n	405fde <_free_r+0x4a>
  405fc6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405fca:	1be4      	subs	r4, r4, r7
  405fcc:	f101 0e08 	add.w	lr, r1, #8
  405fd0:	68a5      	ldr	r5, [r4, #8]
  405fd2:	4575      	cmp	r5, lr
  405fd4:	443b      	add	r3, r7
  405fd6:	d06d      	beq.n	4060b4 <_free_r+0x120>
  405fd8:	68e7      	ldr	r7, [r4, #12]
  405fda:	60ef      	str	r7, [r5, #12]
  405fdc:	60bd      	str	r5, [r7, #8]
  405fde:	1815      	adds	r5, r2, r0
  405fe0:	686d      	ldr	r5, [r5, #4]
  405fe2:	07ed      	lsls	r5, r5, #31
  405fe4:	d53e      	bpl.n	406064 <_free_r+0xd0>
  405fe6:	f043 0201 	orr.w	r2, r3, #1
  405fea:	6062      	str	r2, [r4, #4]
  405fec:	50e3      	str	r3, [r4, r3]
  405fee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405ff2:	d217      	bcs.n	406024 <_free_r+0x90>
  405ff4:	08db      	lsrs	r3, r3, #3
  405ff6:	1c58      	adds	r0, r3, #1
  405ff8:	109a      	asrs	r2, r3, #2
  405ffa:	684d      	ldr	r5, [r1, #4]
  405ffc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406000:	60a7      	str	r7, [r4, #8]
  406002:	2301      	movs	r3, #1
  406004:	4093      	lsls	r3, r2
  406006:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40600a:	432b      	orrs	r3, r5
  40600c:	3a08      	subs	r2, #8
  40600e:	60e2      	str	r2, [r4, #12]
  406010:	604b      	str	r3, [r1, #4]
  406012:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406016:	60fc      	str	r4, [r7, #12]
  406018:	4640      	mov	r0, r8
  40601a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40601e:	f7fe bd07 	b.w	404a30 <__malloc_unlock>
  406022:	4770      	bx	lr
  406024:	0a5a      	lsrs	r2, r3, #9
  406026:	2a04      	cmp	r2, #4
  406028:	d852      	bhi.n	4060d0 <_free_r+0x13c>
  40602a:	099a      	lsrs	r2, r3, #6
  40602c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406030:	00ff      	lsls	r7, r7, #3
  406032:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406036:	19c8      	adds	r0, r1, r7
  406038:	59ca      	ldr	r2, [r1, r7]
  40603a:	3808      	subs	r0, #8
  40603c:	4290      	cmp	r0, r2
  40603e:	d04f      	beq.n	4060e0 <_free_r+0x14c>
  406040:	6851      	ldr	r1, [r2, #4]
  406042:	f021 0103 	bic.w	r1, r1, #3
  406046:	428b      	cmp	r3, r1
  406048:	d232      	bcs.n	4060b0 <_free_r+0x11c>
  40604a:	6892      	ldr	r2, [r2, #8]
  40604c:	4290      	cmp	r0, r2
  40604e:	d1f7      	bne.n	406040 <_free_r+0xac>
  406050:	68c3      	ldr	r3, [r0, #12]
  406052:	60a0      	str	r0, [r4, #8]
  406054:	60e3      	str	r3, [r4, #12]
  406056:	609c      	str	r4, [r3, #8]
  406058:	60c4      	str	r4, [r0, #12]
  40605a:	4640      	mov	r0, r8
  40605c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406060:	f7fe bce6 	b.w	404a30 <__malloc_unlock>
  406064:	6895      	ldr	r5, [r2, #8]
  406066:	4f3b      	ldr	r7, [pc, #236]	; (406154 <_free_r+0x1c0>)
  406068:	42bd      	cmp	r5, r7
  40606a:	4403      	add	r3, r0
  40606c:	d040      	beq.n	4060f0 <_free_r+0x15c>
  40606e:	68d0      	ldr	r0, [r2, #12]
  406070:	60e8      	str	r0, [r5, #12]
  406072:	f043 0201 	orr.w	r2, r3, #1
  406076:	6085      	str	r5, [r0, #8]
  406078:	6062      	str	r2, [r4, #4]
  40607a:	50e3      	str	r3, [r4, r3]
  40607c:	e7b7      	b.n	405fee <_free_r+0x5a>
  40607e:	07ff      	lsls	r7, r7, #31
  406080:	4403      	add	r3, r0
  406082:	d407      	bmi.n	406094 <_free_r+0x100>
  406084:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406088:	1aa4      	subs	r4, r4, r2
  40608a:	4413      	add	r3, r2
  40608c:	68a0      	ldr	r0, [r4, #8]
  40608e:	68e2      	ldr	r2, [r4, #12]
  406090:	60c2      	str	r2, [r0, #12]
  406092:	6090      	str	r0, [r2, #8]
  406094:	4a30      	ldr	r2, [pc, #192]	; (406158 <_free_r+0x1c4>)
  406096:	6812      	ldr	r2, [r2, #0]
  406098:	f043 0001 	orr.w	r0, r3, #1
  40609c:	4293      	cmp	r3, r2
  40609e:	6060      	str	r0, [r4, #4]
  4060a0:	608c      	str	r4, [r1, #8]
  4060a2:	d3b9      	bcc.n	406018 <_free_r+0x84>
  4060a4:	4b2d      	ldr	r3, [pc, #180]	; (40615c <_free_r+0x1c8>)
  4060a6:	4640      	mov	r0, r8
  4060a8:	6819      	ldr	r1, [r3, #0]
  4060aa:	f7ff ff23 	bl	405ef4 <_malloc_trim_r>
  4060ae:	e7b3      	b.n	406018 <_free_r+0x84>
  4060b0:	4610      	mov	r0, r2
  4060b2:	e7cd      	b.n	406050 <_free_r+0xbc>
  4060b4:	1811      	adds	r1, r2, r0
  4060b6:	6849      	ldr	r1, [r1, #4]
  4060b8:	07c9      	lsls	r1, r1, #31
  4060ba:	d444      	bmi.n	406146 <_free_r+0x1b2>
  4060bc:	6891      	ldr	r1, [r2, #8]
  4060be:	68d2      	ldr	r2, [r2, #12]
  4060c0:	60ca      	str	r2, [r1, #12]
  4060c2:	4403      	add	r3, r0
  4060c4:	f043 0001 	orr.w	r0, r3, #1
  4060c8:	6091      	str	r1, [r2, #8]
  4060ca:	6060      	str	r0, [r4, #4]
  4060cc:	50e3      	str	r3, [r4, r3]
  4060ce:	e7a3      	b.n	406018 <_free_r+0x84>
  4060d0:	2a14      	cmp	r2, #20
  4060d2:	d816      	bhi.n	406102 <_free_r+0x16e>
  4060d4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4060d8:	00ff      	lsls	r7, r7, #3
  4060da:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4060de:	e7aa      	b.n	406036 <_free_r+0xa2>
  4060e0:	10aa      	asrs	r2, r5, #2
  4060e2:	2301      	movs	r3, #1
  4060e4:	684d      	ldr	r5, [r1, #4]
  4060e6:	4093      	lsls	r3, r2
  4060e8:	432b      	orrs	r3, r5
  4060ea:	604b      	str	r3, [r1, #4]
  4060ec:	4603      	mov	r3, r0
  4060ee:	e7b0      	b.n	406052 <_free_r+0xbe>
  4060f0:	f043 0201 	orr.w	r2, r3, #1
  4060f4:	614c      	str	r4, [r1, #20]
  4060f6:	610c      	str	r4, [r1, #16]
  4060f8:	60e5      	str	r5, [r4, #12]
  4060fa:	60a5      	str	r5, [r4, #8]
  4060fc:	6062      	str	r2, [r4, #4]
  4060fe:	50e3      	str	r3, [r4, r3]
  406100:	e78a      	b.n	406018 <_free_r+0x84>
  406102:	2a54      	cmp	r2, #84	; 0x54
  406104:	d806      	bhi.n	406114 <_free_r+0x180>
  406106:	0b1a      	lsrs	r2, r3, #12
  406108:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40610c:	00ff      	lsls	r7, r7, #3
  40610e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406112:	e790      	b.n	406036 <_free_r+0xa2>
  406114:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406118:	d806      	bhi.n	406128 <_free_r+0x194>
  40611a:	0bda      	lsrs	r2, r3, #15
  40611c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406120:	00ff      	lsls	r7, r7, #3
  406122:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406126:	e786      	b.n	406036 <_free_r+0xa2>
  406128:	f240 5054 	movw	r0, #1364	; 0x554
  40612c:	4282      	cmp	r2, r0
  40612e:	d806      	bhi.n	40613e <_free_r+0x1aa>
  406130:	0c9a      	lsrs	r2, r3, #18
  406132:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406136:	00ff      	lsls	r7, r7, #3
  406138:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40613c:	e77b      	b.n	406036 <_free_r+0xa2>
  40613e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406142:	257e      	movs	r5, #126	; 0x7e
  406144:	e777      	b.n	406036 <_free_r+0xa2>
  406146:	f043 0101 	orr.w	r1, r3, #1
  40614a:	6061      	str	r1, [r4, #4]
  40614c:	6013      	str	r3, [r2, #0]
  40614e:	e763      	b.n	406018 <_free_r+0x84>
  406150:	20400480 	.word	0x20400480
  406154:	20400488 	.word	0x20400488
  406158:	2040088c 	.word	0x2040088c
  40615c:	2040c7d0 	.word	0x2040c7d0

00406160 <__sfvwrite_r>:
  406160:	6893      	ldr	r3, [r2, #8]
  406162:	2b00      	cmp	r3, #0
  406164:	d073      	beq.n	40624e <__sfvwrite_r+0xee>
  406166:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40616a:	898b      	ldrh	r3, [r1, #12]
  40616c:	b083      	sub	sp, #12
  40616e:	460c      	mov	r4, r1
  406170:	0719      	lsls	r1, r3, #28
  406172:	9000      	str	r0, [sp, #0]
  406174:	4616      	mov	r6, r2
  406176:	d526      	bpl.n	4061c6 <__sfvwrite_r+0x66>
  406178:	6922      	ldr	r2, [r4, #16]
  40617a:	b322      	cbz	r2, 4061c6 <__sfvwrite_r+0x66>
  40617c:	f013 0002 	ands.w	r0, r3, #2
  406180:	6835      	ldr	r5, [r6, #0]
  406182:	d02c      	beq.n	4061de <__sfvwrite_r+0x7e>
  406184:	f04f 0900 	mov.w	r9, #0
  406188:	4fb0      	ldr	r7, [pc, #704]	; (40644c <__sfvwrite_r+0x2ec>)
  40618a:	46c8      	mov	r8, r9
  40618c:	46b2      	mov	sl, r6
  40618e:	45b8      	cmp	r8, r7
  406190:	4643      	mov	r3, r8
  406192:	464a      	mov	r2, r9
  406194:	bf28      	it	cs
  406196:	463b      	movcs	r3, r7
  406198:	9800      	ldr	r0, [sp, #0]
  40619a:	f1b8 0f00 	cmp.w	r8, #0
  40619e:	d050      	beq.n	406242 <__sfvwrite_r+0xe2>
  4061a0:	69e1      	ldr	r1, [r4, #28]
  4061a2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4061a4:	47b0      	blx	r6
  4061a6:	2800      	cmp	r0, #0
  4061a8:	dd58      	ble.n	40625c <__sfvwrite_r+0xfc>
  4061aa:	f8da 3008 	ldr.w	r3, [sl, #8]
  4061ae:	1a1b      	subs	r3, r3, r0
  4061b0:	4481      	add	r9, r0
  4061b2:	eba8 0800 	sub.w	r8, r8, r0
  4061b6:	f8ca 3008 	str.w	r3, [sl, #8]
  4061ba:	2b00      	cmp	r3, #0
  4061bc:	d1e7      	bne.n	40618e <__sfvwrite_r+0x2e>
  4061be:	2000      	movs	r0, #0
  4061c0:	b003      	add	sp, #12
  4061c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061c6:	4621      	mov	r1, r4
  4061c8:	9800      	ldr	r0, [sp, #0]
  4061ca:	f7ff fc51 	bl	405a70 <__swsetup_r>
  4061ce:	2800      	cmp	r0, #0
  4061d0:	f040 8133 	bne.w	40643a <__sfvwrite_r+0x2da>
  4061d4:	89a3      	ldrh	r3, [r4, #12]
  4061d6:	6835      	ldr	r5, [r6, #0]
  4061d8:	f013 0002 	ands.w	r0, r3, #2
  4061dc:	d1d2      	bne.n	406184 <__sfvwrite_r+0x24>
  4061de:	f013 0901 	ands.w	r9, r3, #1
  4061e2:	d145      	bne.n	406270 <__sfvwrite_r+0x110>
  4061e4:	464f      	mov	r7, r9
  4061e6:	9601      	str	r6, [sp, #4]
  4061e8:	b337      	cbz	r7, 406238 <__sfvwrite_r+0xd8>
  4061ea:	059a      	lsls	r2, r3, #22
  4061ec:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4061f0:	f140 8083 	bpl.w	4062fa <__sfvwrite_r+0x19a>
  4061f4:	4547      	cmp	r7, r8
  4061f6:	46c3      	mov	fp, r8
  4061f8:	f0c0 80ab 	bcc.w	406352 <__sfvwrite_r+0x1f2>
  4061fc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406200:	f040 80ac 	bne.w	40635c <__sfvwrite_r+0x1fc>
  406204:	6820      	ldr	r0, [r4, #0]
  406206:	46ba      	mov	sl, r7
  406208:	465a      	mov	r2, fp
  40620a:	4649      	mov	r1, r9
  40620c:	f000 fa40 	bl	406690 <memmove>
  406210:	68a2      	ldr	r2, [r4, #8]
  406212:	6823      	ldr	r3, [r4, #0]
  406214:	eba2 0208 	sub.w	r2, r2, r8
  406218:	445b      	add	r3, fp
  40621a:	60a2      	str	r2, [r4, #8]
  40621c:	6023      	str	r3, [r4, #0]
  40621e:	9a01      	ldr	r2, [sp, #4]
  406220:	6893      	ldr	r3, [r2, #8]
  406222:	eba3 030a 	sub.w	r3, r3, sl
  406226:	44d1      	add	r9, sl
  406228:	eba7 070a 	sub.w	r7, r7, sl
  40622c:	6093      	str	r3, [r2, #8]
  40622e:	2b00      	cmp	r3, #0
  406230:	d0c5      	beq.n	4061be <__sfvwrite_r+0x5e>
  406232:	89a3      	ldrh	r3, [r4, #12]
  406234:	2f00      	cmp	r7, #0
  406236:	d1d8      	bne.n	4061ea <__sfvwrite_r+0x8a>
  406238:	f8d5 9000 	ldr.w	r9, [r5]
  40623c:	686f      	ldr	r7, [r5, #4]
  40623e:	3508      	adds	r5, #8
  406240:	e7d2      	b.n	4061e8 <__sfvwrite_r+0x88>
  406242:	f8d5 9000 	ldr.w	r9, [r5]
  406246:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40624a:	3508      	adds	r5, #8
  40624c:	e79f      	b.n	40618e <__sfvwrite_r+0x2e>
  40624e:	2000      	movs	r0, #0
  406250:	4770      	bx	lr
  406252:	4621      	mov	r1, r4
  406254:	9800      	ldr	r0, [sp, #0]
  406256:	f7ff fd1f 	bl	405c98 <_fflush_r>
  40625a:	b370      	cbz	r0, 4062ba <__sfvwrite_r+0x15a>
  40625c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406260:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406264:	f04f 30ff 	mov.w	r0, #4294967295
  406268:	81a3      	strh	r3, [r4, #12]
  40626a:	b003      	add	sp, #12
  40626c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406270:	4681      	mov	r9, r0
  406272:	4633      	mov	r3, r6
  406274:	464e      	mov	r6, r9
  406276:	46a8      	mov	r8, r5
  406278:	469a      	mov	sl, r3
  40627a:	464d      	mov	r5, r9
  40627c:	b34e      	cbz	r6, 4062d2 <__sfvwrite_r+0x172>
  40627e:	b380      	cbz	r0, 4062e2 <__sfvwrite_r+0x182>
  406280:	6820      	ldr	r0, [r4, #0]
  406282:	6923      	ldr	r3, [r4, #16]
  406284:	6962      	ldr	r2, [r4, #20]
  406286:	45b1      	cmp	r9, r6
  406288:	46cb      	mov	fp, r9
  40628a:	bf28      	it	cs
  40628c:	46b3      	movcs	fp, r6
  40628e:	4298      	cmp	r0, r3
  406290:	465f      	mov	r7, fp
  406292:	d904      	bls.n	40629e <__sfvwrite_r+0x13e>
  406294:	68a3      	ldr	r3, [r4, #8]
  406296:	4413      	add	r3, r2
  406298:	459b      	cmp	fp, r3
  40629a:	f300 80a6 	bgt.w	4063ea <__sfvwrite_r+0x28a>
  40629e:	4593      	cmp	fp, r2
  4062a0:	db4b      	blt.n	40633a <__sfvwrite_r+0x1da>
  4062a2:	4613      	mov	r3, r2
  4062a4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4062a6:	69e1      	ldr	r1, [r4, #28]
  4062a8:	9800      	ldr	r0, [sp, #0]
  4062aa:	462a      	mov	r2, r5
  4062ac:	47b8      	blx	r7
  4062ae:	1e07      	subs	r7, r0, #0
  4062b0:	ddd4      	ble.n	40625c <__sfvwrite_r+0xfc>
  4062b2:	ebb9 0907 	subs.w	r9, r9, r7
  4062b6:	d0cc      	beq.n	406252 <__sfvwrite_r+0xf2>
  4062b8:	2001      	movs	r0, #1
  4062ba:	f8da 3008 	ldr.w	r3, [sl, #8]
  4062be:	1bdb      	subs	r3, r3, r7
  4062c0:	443d      	add	r5, r7
  4062c2:	1bf6      	subs	r6, r6, r7
  4062c4:	f8ca 3008 	str.w	r3, [sl, #8]
  4062c8:	2b00      	cmp	r3, #0
  4062ca:	f43f af78 	beq.w	4061be <__sfvwrite_r+0x5e>
  4062ce:	2e00      	cmp	r6, #0
  4062d0:	d1d5      	bne.n	40627e <__sfvwrite_r+0x11e>
  4062d2:	f108 0308 	add.w	r3, r8, #8
  4062d6:	e913 0060 	ldmdb	r3, {r5, r6}
  4062da:	4698      	mov	r8, r3
  4062dc:	3308      	adds	r3, #8
  4062de:	2e00      	cmp	r6, #0
  4062e0:	d0f9      	beq.n	4062d6 <__sfvwrite_r+0x176>
  4062e2:	4632      	mov	r2, r6
  4062e4:	210a      	movs	r1, #10
  4062e6:	4628      	mov	r0, r5
  4062e8:	f000 f982 	bl	4065f0 <memchr>
  4062ec:	2800      	cmp	r0, #0
  4062ee:	f000 80a1 	beq.w	406434 <__sfvwrite_r+0x2d4>
  4062f2:	3001      	adds	r0, #1
  4062f4:	eba0 0905 	sub.w	r9, r0, r5
  4062f8:	e7c2      	b.n	406280 <__sfvwrite_r+0x120>
  4062fa:	6820      	ldr	r0, [r4, #0]
  4062fc:	6923      	ldr	r3, [r4, #16]
  4062fe:	4298      	cmp	r0, r3
  406300:	d802      	bhi.n	406308 <__sfvwrite_r+0x1a8>
  406302:	6963      	ldr	r3, [r4, #20]
  406304:	429f      	cmp	r7, r3
  406306:	d25d      	bcs.n	4063c4 <__sfvwrite_r+0x264>
  406308:	45b8      	cmp	r8, r7
  40630a:	bf28      	it	cs
  40630c:	46b8      	movcs	r8, r7
  40630e:	4642      	mov	r2, r8
  406310:	4649      	mov	r1, r9
  406312:	f000 f9bd 	bl	406690 <memmove>
  406316:	68a3      	ldr	r3, [r4, #8]
  406318:	6822      	ldr	r2, [r4, #0]
  40631a:	eba3 0308 	sub.w	r3, r3, r8
  40631e:	4442      	add	r2, r8
  406320:	60a3      	str	r3, [r4, #8]
  406322:	6022      	str	r2, [r4, #0]
  406324:	b10b      	cbz	r3, 40632a <__sfvwrite_r+0x1ca>
  406326:	46c2      	mov	sl, r8
  406328:	e779      	b.n	40621e <__sfvwrite_r+0xbe>
  40632a:	4621      	mov	r1, r4
  40632c:	9800      	ldr	r0, [sp, #0]
  40632e:	f7ff fcb3 	bl	405c98 <_fflush_r>
  406332:	2800      	cmp	r0, #0
  406334:	d192      	bne.n	40625c <__sfvwrite_r+0xfc>
  406336:	46c2      	mov	sl, r8
  406338:	e771      	b.n	40621e <__sfvwrite_r+0xbe>
  40633a:	465a      	mov	r2, fp
  40633c:	4629      	mov	r1, r5
  40633e:	f000 f9a7 	bl	406690 <memmove>
  406342:	68a2      	ldr	r2, [r4, #8]
  406344:	6823      	ldr	r3, [r4, #0]
  406346:	eba2 020b 	sub.w	r2, r2, fp
  40634a:	445b      	add	r3, fp
  40634c:	60a2      	str	r2, [r4, #8]
  40634e:	6023      	str	r3, [r4, #0]
  406350:	e7af      	b.n	4062b2 <__sfvwrite_r+0x152>
  406352:	6820      	ldr	r0, [r4, #0]
  406354:	46b8      	mov	r8, r7
  406356:	46ba      	mov	sl, r7
  406358:	46bb      	mov	fp, r7
  40635a:	e755      	b.n	406208 <__sfvwrite_r+0xa8>
  40635c:	6962      	ldr	r2, [r4, #20]
  40635e:	6820      	ldr	r0, [r4, #0]
  406360:	6921      	ldr	r1, [r4, #16]
  406362:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  406366:	eba0 0a01 	sub.w	sl, r0, r1
  40636a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40636e:	f10a 0001 	add.w	r0, sl, #1
  406372:	ea4f 0868 	mov.w	r8, r8, asr #1
  406376:	4438      	add	r0, r7
  406378:	4540      	cmp	r0, r8
  40637a:	4642      	mov	r2, r8
  40637c:	bf84      	itt	hi
  40637e:	4680      	movhi	r8, r0
  406380:	4642      	movhi	r2, r8
  406382:	055b      	lsls	r3, r3, #21
  406384:	d544      	bpl.n	406410 <__sfvwrite_r+0x2b0>
  406386:	4611      	mov	r1, r2
  406388:	9800      	ldr	r0, [sp, #0]
  40638a:	f7fd ffb3 	bl	4042f4 <_malloc_r>
  40638e:	4683      	mov	fp, r0
  406390:	2800      	cmp	r0, #0
  406392:	d055      	beq.n	406440 <__sfvwrite_r+0x2e0>
  406394:	4652      	mov	r2, sl
  406396:	6921      	ldr	r1, [r4, #16]
  406398:	f7fe fa5c 	bl	404854 <memcpy>
  40639c:	89a3      	ldrh	r3, [r4, #12]
  40639e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4063a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4063a6:	81a3      	strh	r3, [r4, #12]
  4063a8:	eb0b 000a 	add.w	r0, fp, sl
  4063ac:	eba8 030a 	sub.w	r3, r8, sl
  4063b0:	f8c4 b010 	str.w	fp, [r4, #16]
  4063b4:	f8c4 8014 	str.w	r8, [r4, #20]
  4063b8:	6020      	str	r0, [r4, #0]
  4063ba:	60a3      	str	r3, [r4, #8]
  4063bc:	46b8      	mov	r8, r7
  4063be:	46ba      	mov	sl, r7
  4063c0:	46bb      	mov	fp, r7
  4063c2:	e721      	b.n	406208 <__sfvwrite_r+0xa8>
  4063c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4063c8:	42b9      	cmp	r1, r7
  4063ca:	bf28      	it	cs
  4063cc:	4639      	movcs	r1, r7
  4063ce:	464a      	mov	r2, r9
  4063d0:	fb91 f1f3 	sdiv	r1, r1, r3
  4063d4:	9800      	ldr	r0, [sp, #0]
  4063d6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4063d8:	fb03 f301 	mul.w	r3, r3, r1
  4063dc:	69e1      	ldr	r1, [r4, #28]
  4063de:	47b0      	blx	r6
  4063e0:	f1b0 0a00 	subs.w	sl, r0, #0
  4063e4:	f73f af1b 	bgt.w	40621e <__sfvwrite_r+0xbe>
  4063e8:	e738      	b.n	40625c <__sfvwrite_r+0xfc>
  4063ea:	461a      	mov	r2, r3
  4063ec:	4629      	mov	r1, r5
  4063ee:	9301      	str	r3, [sp, #4]
  4063f0:	f000 f94e 	bl	406690 <memmove>
  4063f4:	6822      	ldr	r2, [r4, #0]
  4063f6:	9b01      	ldr	r3, [sp, #4]
  4063f8:	9800      	ldr	r0, [sp, #0]
  4063fa:	441a      	add	r2, r3
  4063fc:	6022      	str	r2, [r4, #0]
  4063fe:	4621      	mov	r1, r4
  406400:	f7ff fc4a 	bl	405c98 <_fflush_r>
  406404:	9b01      	ldr	r3, [sp, #4]
  406406:	2800      	cmp	r0, #0
  406408:	f47f af28 	bne.w	40625c <__sfvwrite_r+0xfc>
  40640c:	461f      	mov	r7, r3
  40640e:	e750      	b.n	4062b2 <__sfvwrite_r+0x152>
  406410:	9800      	ldr	r0, [sp, #0]
  406412:	f000 f9a1 	bl	406758 <_realloc_r>
  406416:	4683      	mov	fp, r0
  406418:	2800      	cmp	r0, #0
  40641a:	d1c5      	bne.n	4063a8 <__sfvwrite_r+0x248>
  40641c:	9d00      	ldr	r5, [sp, #0]
  40641e:	6921      	ldr	r1, [r4, #16]
  406420:	4628      	mov	r0, r5
  406422:	f7ff fdb7 	bl	405f94 <_free_r>
  406426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40642a:	220c      	movs	r2, #12
  40642c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406430:	602a      	str	r2, [r5, #0]
  406432:	e715      	b.n	406260 <__sfvwrite_r+0x100>
  406434:	f106 0901 	add.w	r9, r6, #1
  406438:	e722      	b.n	406280 <__sfvwrite_r+0x120>
  40643a:	f04f 30ff 	mov.w	r0, #4294967295
  40643e:	e6bf      	b.n	4061c0 <__sfvwrite_r+0x60>
  406440:	9a00      	ldr	r2, [sp, #0]
  406442:	230c      	movs	r3, #12
  406444:	6013      	str	r3, [r2, #0]
  406446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40644a:	e709      	b.n	406260 <__sfvwrite_r+0x100>
  40644c:	7ffffc00 	.word	0x7ffffc00

00406450 <_fwalk_reent>:
  406450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406454:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406458:	d01f      	beq.n	40649a <_fwalk_reent+0x4a>
  40645a:	4688      	mov	r8, r1
  40645c:	4606      	mov	r6, r0
  40645e:	f04f 0900 	mov.w	r9, #0
  406462:	687d      	ldr	r5, [r7, #4]
  406464:	68bc      	ldr	r4, [r7, #8]
  406466:	3d01      	subs	r5, #1
  406468:	d411      	bmi.n	40648e <_fwalk_reent+0x3e>
  40646a:	89a3      	ldrh	r3, [r4, #12]
  40646c:	2b01      	cmp	r3, #1
  40646e:	f105 35ff 	add.w	r5, r5, #4294967295
  406472:	d908      	bls.n	406486 <_fwalk_reent+0x36>
  406474:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406478:	3301      	adds	r3, #1
  40647a:	4621      	mov	r1, r4
  40647c:	4630      	mov	r0, r6
  40647e:	d002      	beq.n	406486 <_fwalk_reent+0x36>
  406480:	47c0      	blx	r8
  406482:	ea49 0900 	orr.w	r9, r9, r0
  406486:	1c6b      	adds	r3, r5, #1
  406488:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40648c:	d1ed      	bne.n	40646a <_fwalk_reent+0x1a>
  40648e:	683f      	ldr	r7, [r7, #0]
  406490:	2f00      	cmp	r7, #0
  406492:	d1e6      	bne.n	406462 <_fwalk_reent+0x12>
  406494:	4648      	mov	r0, r9
  406496:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40649a:	46b9      	mov	r9, r7
  40649c:	4648      	mov	r0, r9
  40649e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4064a2:	bf00      	nop

004064a4 <__locale_mb_cur_max>:
  4064a4:	4b04      	ldr	r3, [pc, #16]	; (4064b8 <__locale_mb_cur_max+0x14>)
  4064a6:	4a05      	ldr	r2, [pc, #20]	; (4064bc <__locale_mb_cur_max+0x18>)
  4064a8:	681b      	ldr	r3, [r3, #0]
  4064aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4064ac:	2b00      	cmp	r3, #0
  4064ae:	bf08      	it	eq
  4064b0:	4613      	moveq	r3, r2
  4064b2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4064b6:	4770      	bx	lr
  4064b8:	20400050 	.word	0x20400050
  4064bc:	20400894 	.word	0x20400894

004064c0 <__retarget_lock_init_recursive>:
  4064c0:	4770      	bx	lr
  4064c2:	bf00      	nop

004064c4 <__retarget_lock_close_recursive>:
  4064c4:	4770      	bx	lr
  4064c6:	bf00      	nop

004064c8 <__retarget_lock_acquire_recursive>:
  4064c8:	4770      	bx	lr
  4064ca:	bf00      	nop

004064cc <__retarget_lock_release_recursive>:
  4064cc:	4770      	bx	lr
  4064ce:	bf00      	nop

004064d0 <__swhatbuf_r>:
  4064d0:	b570      	push	{r4, r5, r6, lr}
  4064d2:	460c      	mov	r4, r1
  4064d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4064d8:	2900      	cmp	r1, #0
  4064da:	b090      	sub	sp, #64	; 0x40
  4064dc:	4615      	mov	r5, r2
  4064de:	461e      	mov	r6, r3
  4064e0:	db14      	blt.n	40650c <__swhatbuf_r+0x3c>
  4064e2:	aa01      	add	r2, sp, #4
  4064e4:	f000 fc9e 	bl	406e24 <_fstat_r>
  4064e8:	2800      	cmp	r0, #0
  4064ea:	db0f      	blt.n	40650c <__swhatbuf_r+0x3c>
  4064ec:	9a02      	ldr	r2, [sp, #8]
  4064ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4064f2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4064f6:	fab2 f282 	clz	r2, r2
  4064fa:	0952      	lsrs	r2, r2, #5
  4064fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406500:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406504:	6032      	str	r2, [r6, #0]
  406506:	602b      	str	r3, [r5, #0]
  406508:	b010      	add	sp, #64	; 0x40
  40650a:	bd70      	pop	{r4, r5, r6, pc}
  40650c:	89a2      	ldrh	r2, [r4, #12]
  40650e:	2300      	movs	r3, #0
  406510:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406514:	6033      	str	r3, [r6, #0]
  406516:	d004      	beq.n	406522 <__swhatbuf_r+0x52>
  406518:	2240      	movs	r2, #64	; 0x40
  40651a:	4618      	mov	r0, r3
  40651c:	602a      	str	r2, [r5, #0]
  40651e:	b010      	add	sp, #64	; 0x40
  406520:	bd70      	pop	{r4, r5, r6, pc}
  406522:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406526:	602b      	str	r3, [r5, #0]
  406528:	b010      	add	sp, #64	; 0x40
  40652a:	bd70      	pop	{r4, r5, r6, pc}

0040652c <__smakebuf_r>:
  40652c:	898a      	ldrh	r2, [r1, #12]
  40652e:	0792      	lsls	r2, r2, #30
  406530:	460b      	mov	r3, r1
  406532:	d506      	bpl.n	406542 <__smakebuf_r+0x16>
  406534:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406538:	2101      	movs	r1, #1
  40653a:	601a      	str	r2, [r3, #0]
  40653c:	611a      	str	r2, [r3, #16]
  40653e:	6159      	str	r1, [r3, #20]
  406540:	4770      	bx	lr
  406542:	b5f0      	push	{r4, r5, r6, r7, lr}
  406544:	b083      	sub	sp, #12
  406546:	ab01      	add	r3, sp, #4
  406548:	466a      	mov	r2, sp
  40654a:	460c      	mov	r4, r1
  40654c:	4606      	mov	r6, r0
  40654e:	f7ff ffbf 	bl	4064d0 <__swhatbuf_r>
  406552:	9900      	ldr	r1, [sp, #0]
  406554:	4605      	mov	r5, r0
  406556:	4630      	mov	r0, r6
  406558:	f7fd fecc 	bl	4042f4 <_malloc_r>
  40655c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406560:	b1d8      	cbz	r0, 40659a <__smakebuf_r+0x6e>
  406562:	9a01      	ldr	r2, [sp, #4]
  406564:	4f15      	ldr	r7, [pc, #84]	; (4065bc <__smakebuf_r+0x90>)
  406566:	9900      	ldr	r1, [sp, #0]
  406568:	63f7      	str	r7, [r6, #60]	; 0x3c
  40656a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40656e:	81a3      	strh	r3, [r4, #12]
  406570:	6020      	str	r0, [r4, #0]
  406572:	6120      	str	r0, [r4, #16]
  406574:	6161      	str	r1, [r4, #20]
  406576:	b91a      	cbnz	r2, 406580 <__smakebuf_r+0x54>
  406578:	432b      	orrs	r3, r5
  40657a:	81a3      	strh	r3, [r4, #12]
  40657c:	b003      	add	sp, #12
  40657e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406580:	4630      	mov	r0, r6
  406582:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406586:	f000 fc61 	bl	406e4c <_isatty_r>
  40658a:	b1a0      	cbz	r0, 4065b6 <__smakebuf_r+0x8a>
  40658c:	89a3      	ldrh	r3, [r4, #12]
  40658e:	f023 0303 	bic.w	r3, r3, #3
  406592:	f043 0301 	orr.w	r3, r3, #1
  406596:	b21b      	sxth	r3, r3
  406598:	e7ee      	b.n	406578 <__smakebuf_r+0x4c>
  40659a:	059a      	lsls	r2, r3, #22
  40659c:	d4ee      	bmi.n	40657c <__smakebuf_r+0x50>
  40659e:	f023 0303 	bic.w	r3, r3, #3
  4065a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4065a6:	f043 0302 	orr.w	r3, r3, #2
  4065aa:	2101      	movs	r1, #1
  4065ac:	81a3      	strh	r3, [r4, #12]
  4065ae:	6022      	str	r2, [r4, #0]
  4065b0:	6122      	str	r2, [r4, #16]
  4065b2:	6161      	str	r1, [r4, #20]
  4065b4:	e7e2      	b.n	40657c <__smakebuf_r+0x50>
  4065b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4065ba:	e7dd      	b.n	406578 <__smakebuf_r+0x4c>
  4065bc:	00405ced 	.word	0x00405ced

004065c0 <__ascii_mbtowc>:
  4065c0:	b082      	sub	sp, #8
  4065c2:	b149      	cbz	r1, 4065d8 <__ascii_mbtowc+0x18>
  4065c4:	b15a      	cbz	r2, 4065de <__ascii_mbtowc+0x1e>
  4065c6:	b16b      	cbz	r3, 4065e4 <__ascii_mbtowc+0x24>
  4065c8:	7813      	ldrb	r3, [r2, #0]
  4065ca:	600b      	str	r3, [r1, #0]
  4065cc:	7812      	ldrb	r2, [r2, #0]
  4065ce:	1c10      	adds	r0, r2, #0
  4065d0:	bf18      	it	ne
  4065d2:	2001      	movne	r0, #1
  4065d4:	b002      	add	sp, #8
  4065d6:	4770      	bx	lr
  4065d8:	a901      	add	r1, sp, #4
  4065da:	2a00      	cmp	r2, #0
  4065dc:	d1f3      	bne.n	4065c6 <__ascii_mbtowc+0x6>
  4065de:	4610      	mov	r0, r2
  4065e0:	b002      	add	sp, #8
  4065e2:	4770      	bx	lr
  4065e4:	f06f 0001 	mvn.w	r0, #1
  4065e8:	e7f4      	b.n	4065d4 <__ascii_mbtowc+0x14>
  4065ea:	bf00      	nop
  4065ec:	0000      	movs	r0, r0
	...

004065f0 <memchr>:
  4065f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4065f4:	2a10      	cmp	r2, #16
  4065f6:	db2b      	blt.n	406650 <memchr+0x60>
  4065f8:	f010 0f07 	tst.w	r0, #7
  4065fc:	d008      	beq.n	406610 <memchr+0x20>
  4065fe:	f810 3b01 	ldrb.w	r3, [r0], #1
  406602:	3a01      	subs	r2, #1
  406604:	428b      	cmp	r3, r1
  406606:	d02d      	beq.n	406664 <memchr+0x74>
  406608:	f010 0f07 	tst.w	r0, #7
  40660c:	b342      	cbz	r2, 406660 <memchr+0x70>
  40660e:	d1f6      	bne.n	4065fe <memchr+0xe>
  406610:	b4f0      	push	{r4, r5, r6, r7}
  406612:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406616:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40661a:	f022 0407 	bic.w	r4, r2, #7
  40661e:	f07f 0700 	mvns.w	r7, #0
  406622:	2300      	movs	r3, #0
  406624:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406628:	3c08      	subs	r4, #8
  40662a:	ea85 0501 	eor.w	r5, r5, r1
  40662e:	ea86 0601 	eor.w	r6, r6, r1
  406632:	fa85 f547 	uadd8	r5, r5, r7
  406636:	faa3 f587 	sel	r5, r3, r7
  40663a:	fa86 f647 	uadd8	r6, r6, r7
  40663e:	faa5 f687 	sel	r6, r5, r7
  406642:	b98e      	cbnz	r6, 406668 <memchr+0x78>
  406644:	d1ee      	bne.n	406624 <memchr+0x34>
  406646:	bcf0      	pop	{r4, r5, r6, r7}
  406648:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40664c:	f002 0207 	and.w	r2, r2, #7
  406650:	b132      	cbz	r2, 406660 <memchr+0x70>
  406652:	f810 3b01 	ldrb.w	r3, [r0], #1
  406656:	3a01      	subs	r2, #1
  406658:	ea83 0301 	eor.w	r3, r3, r1
  40665c:	b113      	cbz	r3, 406664 <memchr+0x74>
  40665e:	d1f8      	bne.n	406652 <memchr+0x62>
  406660:	2000      	movs	r0, #0
  406662:	4770      	bx	lr
  406664:	3801      	subs	r0, #1
  406666:	4770      	bx	lr
  406668:	2d00      	cmp	r5, #0
  40666a:	bf06      	itte	eq
  40666c:	4635      	moveq	r5, r6
  40666e:	3803      	subeq	r0, #3
  406670:	3807      	subne	r0, #7
  406672:	f015 0f01 	tst.w	r5, #1
  406676:	d107      	bne.n	406688 <memchr+0x98>
  406678:	3001      	adds	r0, #1
  40667a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40667e:	bf02      	ittt	eq
  406680:	3001      	addeq	r0, #1
  406682:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406686:	3001      	addeq	r0, #1
  406688:	bcf0      	pop	{r4, r5, r6, r7}
  40668a:	3801      	subs	r0, #1
  40668c:	4770      	bx	lr
  40668e:	bf00      	nop

00406690 <memmove>:
  406690:	4288      	cmp	r0, r1
  406692:	b5f0      	push	{r4, r5, r6, r7, lr}
  406694:	d90d      	bls.n	4066b2 <memmove+0x22>
  406696:	188b      	adds	r3, r1, r2
  406698:	4298      	cmp	r0, r3
  40669a:	d20a      	bcs.n	4066b2 <memmove+0x22>
  40669c:	1884      	adds	r4, r0, r2
  40669e:	2a00      	cmp	r2, #0
  4066a0:	d051      	beq.n	406746 <memmove+0xb6>
  4066a2:	4622      	mov	r2, r4
  4066a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4066a8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4066ac:	4299      	cmp	r1, r3
  4066ae:	d1f9      	bne.n	4066a4 <memmove+0x14>
  4066b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4066b2:	2a0f      	cmp	r2, #15
  4066b4:	d948      	bls.n	406748 <memmove+0xb8>
  4066b6:	ea41 0300 	orr.w	r3, r1, r0
  4066ba:	079b      	lsls	r3, r3, #30
  4066bc:	d146      	bne.n	40674c <memmove+0xbc>
  4066be:	f100 0410 	add.w	r4, r0, #16
  4066c2:	f101 0310 	add.w	r3, r1, #16
  4066c6:	4615      	mov	r5, r2
  4066c8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4066cc:	f844 6c10 	str.w	r6, [r4, #-16]
  4066d0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4066d4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4066d8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4066dc:	f844 6c08 	str.w	r6, [r4, #-8]
  4066e0:	3d10      	subs	r5, #16
  4066e2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4066e6:	f844 6c04 	str.w	r6, [r4, #-4]
  4066ea:	2d0f      	cmp	r5, #15
  4066ec:	f103 0310 	add.w	r3, r3, #16
  4066f0:	f104 0410 	add.w	r4, r4, #16
  4066f4:	d8e8      	bhi.n	4066c8 <memmove+0x38>
  4066f6:	f1a2 0310 	sub.w	r3, r2, #16
  4066fa:	f023 030f 	bic.w	r3, r3, #15
  4066fe:	f002 0e0f 	and.w	lr, r2, #15
  406702:	3310      	adds	r3, #16
  406704:	f1be 0f03 	cmp.w	lr, #3
  406708:	4419      	add	r1, r3
  40670a:	4403      	add	r3, r0
  40670c:	d921      	bls.n	406752 <memmove+0xc2>
  40670e:	1f1e      	subs	r6, r3, #4
  406710:	460d      	mov	r5, r1
  406712:	4674      	mov	r4, lr
  406714:	3c04      	subs	r4, #4
  406716:	f855 7b04 	ldr.w	r7, [r5], #4
  40671a:	f846 7f04 	str.w	r7, [r6, #4]!
  40671e:	2c03      	cmp	r4, #3
  406720:	d8f8      	bhi.n	406714 <memmove+0x84>
  406722:	f1ae 0404 	sub.w	r4, lr, #4
  406726:	f024 0403 	bic.w	r4, r4, #3
  40672a:	3404      	adds	r4, #4
  40672c:	4421      	add	r1, r4
  40672e:	4423      	add	r3, r4
  406730:	f002 0203 	and.w	r2, r2, #3
  406734:	b162      	cbz	r2, 406750 <memmove+0xc0>
  406736:	3b01      	subs	r3, #1
  406738:	440a      	add	r2, r1
  40673a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40673e:	f803 4f01 	strb.w	r4, [r3, #1]!
  406742:	428a      	cmp	r2, r1
  406744:	d1f9      	bne.n	40673a <memmove+0xaa>
  406746:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406748:	4603      	mov	r3, r0
  40674a:	e7f3      	b.n	406734 <memmove+0xa4>
  40674c:	4603      	mov	r3, r0
  40674e:	e7f2      	b.n	406736 <memmove+0xa6>
  406750:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406752:	4672      	mov	r2, lr
  406754:	e7ee      	b.n	406734 <memmove+0xa4>
  406756:	bf00      	nop

00406758 <_realloc_r>:
  406758:	2900      	cmp	r1, #0
  40675a:	f000 8095 	beq.w	406888 <_realloc_r+0x130>
  40675e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406762:	460d      	mov	r5, r1
  406764:	4616      	mov	r6, r2
  406766:	b083      	sub	sp, #12
  406768:	4680      	mov	r8, r0
  40676a:	f106 070b 	add.w	r7, r6, #11
  40676e:	f7fe f959 	bl	404a24 <__malloc_lock>
  406772:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406776:	2f16      	cmp	r7, #22
  406778:	f02e 0403 	bic.w	r4, lr, #3
  40677c:	f1a5 0908 	sub.w	r9, r5, #8
  406780:	d83c      	bhi.n	4067fc <_realloc_r+0xa4>
  406782:	2210      	movs	r2, #16
  406784:	4617      	mov	r7, r2
  406786:	42be      	cmp	r6, r7
  406788:	d83d      	bhi.n	406806 <_realloc_r+0xae>
  40678a:	4294      	cmp	r4, r2
  40678c:	da43      	bge.n	406816 <_realloc_r+0xbe>
  40678e:	4bc4      	ldr	r3, [pc, #784]	; (406aa0 <_realloc_r+0x348>)
  406790:	6899      	ldr	r1, [r3, #8]
  406792:	eb09 0004 	add.w	r0, r9, r4
  406796:	4288      	cmp	r0, r1
  406798:	f000 80b4 	beq.w	406904 <_realloc_r+0x1ac>
  40679c:	6843      	ldr	r3, [r0, #4]
  40679e:	f023 0101 	bic.w	r1, r3, #1
  4067a2:	4401      	add	r1, r0
  4067a4:	6849      	ldr	r1, [r1, #4]
  4067a6:	07c9      	lsls	r1, r1, #31
  4067a8:	d54c      	bpl.n	406844 <_realloc_r+0xec>
  4067aa:	f01e 0f01 	tst.w	lr, #1
  4067ae:	f000 809b 	beq.w	4068e8 <_realloc_r+0x190>
  4067b2:	4631      	mov	r1, r6
  4067b4:	4640      	mov	r0, r8
  4067b6:	f7fd fd9d 	bl	4042f4 <_malloc_r>
  4067ba:	4606      	mov	r6, r0
  4067bc:	2800      	cmp	r0, #0
  4067be:	d03a      	beq.n	406836 <_realloc_r+0xde>
  4067c0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4067c4:	f023 0301 	bic.w	r3, r3, #1
  4067c8:	444b      	add	r3, r9
  4067ca:	f1a0 0208 	sub.w	r2, r0, #8
  4067ce:	429a      	cmp	r2, r3
  4067d0:	f000 8121 	beq.w	406a16 <_realloc_r+0x2be>
  4067d4:	1f22      	subs	r2, r4, #4
  4067d6:	2a24      	cmp	r2, #36	; 0x24
  4067d8:	f200 8107 	bhi.w	4069ea <_realloc_r+0x292>
  4067dc:	2a13      	cmp	r2, #19
  4067de:	f200 80db 	bhi.w	406998 <_realloc_r+0x240>
  4067e2:	4603      	mov	r3, r0
  4067e4:	462a      	mov	r2, r5
  4067e6:	6811      	ldr	r1, [r2, #0]
  4067e8:	6019      	str	r1, [r3, #0]
  4067ea:	6851      	ldr	r1, [r2, #4]
  4067ec:	6059      	str	r1, [r3, #4]
  4067ee:	6892      	ldr	r2, [r2, #8]
  4067f0:	609a      	str	r2, [r3, #8]
  4067f2:	4629      	mov	r1, r5
  4067f4:	4640      	mov	r0, r8
  4067f6:	f7ff fbcd 	bl	405f94 <_free_r>
  4067fa:	e01c      	b.n	406836 <_realloc_r+0xde>
  4067fc:	f027 0707 	bic.w	r7, r7, #7
  406800:	2f00      	cmp	r7, #0
  406802:	463a      	mov	r2, r7
  406804:	dabf      	bge.n	406786 <_realloc_r+0x2e>
  406806:	2600      	movs	r6, #0
  406808:	230c      	movs	r3, #12
  40680a:	4630      	mov	r0, r6
  40680c:	f8c8 3000 	str.w	r3, [r8]
  406810:	b003      	add	sp, #12
  406812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406816:	462e      	mov	r6, r5
  406818:	1be3      	subs	r3, r4, r7
  40681a:	2b0f      	cmp	r3, #15
  40681c:	d81e      	bhi.n	40685c <_realloc_r+0x104>
  40681e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406822:	f003 0301 	and.w	r3, r3, #1
  406826:	4323      	orrs	r3, r4
  406828:	444c      	add	r4, r9
  40682a:	f8c9 3004 	str.w	r3, [r9, #4]
  40682e:	6863      	ldr	r3, [r4, #4]
  406830:	f043 0301 	orr.w	r3, r3, #1
  406834:	6063      	str	r3, [r4, #4]
  406836:	4640      	mov	r0, r8
  406838:	f7fe f8fa 	bl	404a30 <__malloc_unlock>
  40683c:	4630      	mov	r0, r6
  40683e:	b003      	add	sp, #12
  406840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406844:	f023 0303 	bic.w	r3, r3, #3
  406848:	18e1      	adds	r1, r4, r3
  40684a:	4291      	cmp	r1, r2
  40684c:	db1f      	blt.n	40688e <_realloc_r+0x136>
  40684e:	68c3      	ldr	r3, [r0, #12]
  406850:	6882      	ldr	r2, [r0, #8]
  406852:	462e      	mov	r6, r5
  406854:	60d3      	str	r3, [r2, #12]
  406856:	460c      	mov	r4, r1
  406858:	609a      	str	r2, [r3, #8]
  40685a:	e7dd      	b.n	406818 <_realloc_r+0xc0>
  40685c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406860:	eb09 0107 	add.w	r1, r9, r7
  406864:	f002 0201 	and.w	r2, r2, #1
  406868:	444c      	add	r4, r9
  40686a:	f043 0301 	orr.w	r3, r3, #1
  40686e:	4317      	orrs	r7, r2
  406870:	f8c9 7004 	str.w	r7, [r9, #4]
  406874:	604b      	str	r3, [r1, #4]
  406876:	6863      	ldr	r3, [r4, #4]
  406878:	f043 0301 	orr.w	r3, r3, #1
  40687c:	3108      	adds	r1, #8
  40687e:	6063      	str	r3, [r4, #4]
  406880:	4640      	mov	r0, r8
  406882:	f7ff fb87 	bl	405f94 <_free_r>
  406886:	e7d6      	b.n	406836 <_realloc_r+0xde>
  406888:	4611      	mov	r1, r2
  40688a:	f7fd bd33 	b.w	4042f4 <_malloc_r>
  40688e:	f01e 0f01 	tst.w	lr, #1
  406892:	d18e      	bne.n	4067b2 <_realloc_r+0x5a>
  406894:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406898:	eba9 0a01 	sub.w	sl, r9, r1
  40689c:	f8da 1004 	ldr.w	r1, [sl, #4]
  4068a0:	f021 0103 	bic.w	r1, r1, #3
  4068a4:	440b      	add	r3, r1
  4068a6:	4423      	add	r3, r4
  4068a8:	4293      	cmp	r3, r2
  4068aa:	db25      	blt.n	4068f8 <_realloc_r+0x1a0>
  4068ac:	68c2      	ldr	r2, [r0, #12]
  4068ae:	6881      	ldr	r1, [r0, #8]
  4068b0:	4656      	mov	r6, sl
  4068b2:	60ca      	str	r2, [r1, #12]
  4068b4:	6091      	str	r1, [r2, #8]
  4068b6:	f8da 100c 	ldr.w	r1, [sl, #12]
  4068ba:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4068be:	1f22      	subs	r2, r4, #4
  4068c0:	2a24      	cmp	r2, #36	; 0x24
  4068c2:	60c1      	str	r1, [r0, #12]
  4068c4:	6088      	str	r0, [r1, #8]
  4068c6:	f200 8094 	bhi.w	4069f2 <_realloc_r+0x29a>
  4068ca:	2a13      	cmp	r2, #19
  4068cc:	d96f      	bls.n	4069ae <_realloc_r+0x256>
  4068ce:	6829      	ldr	r1, [r5, #0]
  4068d0:	f8ca 1008 	str.w	r1, [sl, #8]
  4068d4:	6869      	ldr	r1, [r5, #4]
  4068d6:	f8ca 100c 	str.w	r1, [sl, #12]
  4068da:	2a1b      	cmp	r2, #27
  4068dc:	f200 80a2 	bhi.w	406a24 <_realloc_r+0x2cc>
  4068e0:	3508      	adds	r5, #8
  4068e2:	f10a 0210 	add.w	r2, sl, #16
  4068e6:	e063      	b.n	4069b0 <_realloc_r+0x258>
  4068e8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4068ec:	eba9 0a03 	sub.w	sl, r9, r3
  4068f0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4068f4:	f021 0103 	bic.w	r1, r1, #3
  4068f8:	1863      	adds	r3, r4, r1
  4068fa:	4293      	cmp	r3, r2
  4068fc:	f6ff af59 	blt.w	4067b2 <_realloc_r+0x5a>
  406900:	4656      	mov	r6, sl
  406902:	e7d8      	b.n	4068b6 <_realloc_r+0x15e>
  406904:	6841      	ldr	r1, [r0, #4]
  406906:	f021 0b03 	bic.w	fp, r1, #3
  40690a:	44a3      	add	fp, r4
  40690c:	f107 0010 	add.w	r0, r7, #16
  406910:	4583      	cmp	fp, r0
  406912:	da56      	bge.n	4069c2 <_realloc_r+0x26a>
  406914:	f01e 0f01 	tst.w	lr, #1
  406918:	f47f af4b 	bne.w	4067b2 <_realloc_r+0x5a>
  40691c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406920:	eba9 0a01 	sub.w	sl, r9, r1
  406924:	f8da 1004 	ldr.w	r1, [sl, #4]
  406928:	f021 0103 	bic.w	r1, r1, #3
  40692c:	448b      	add	fp, r1
  40692e:	4558      	cmp	r0, fp
  406930:	dce2      	bgt.n	4068f8 <_realloc_r+0x1a0>
  406932:	4656      	mov	r6, sl
  406934:	f8da 100c 	ldr.w	r1, [sl, #12]
  406938:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40693c:	1f22      	subs	r2, r4, #4
  40693e:	2a24      	cmp	r2, #36	; 0x24
  406940:	60c1      	str	r1, [r0, #12]
  406942:	6088      	str	r0, [r1, #8]
  406944:	f200 808f 	bhi.w	406a66 <_realloc_r+0x30e>
  406948:	2a13      	cmp	r2, #19
  40694a:	f240 808a 	bls.w	406a62 <_realloc_r+0x30a>
  40694e:	6829      	ldr	r1, [r5, #0]
  406950:	f8ca 1008 	str.w	r1, [sl, #8]
  406954:	6869      	ldr	r1, [r5, #4]
  406956:	f8ca 100c 	str.w	r1, [sl, #12]
  40695a:	2a1b      	cmp	r2, #27
  40695c:	f200 808a 	bhi.w	406a74 <_realloc_r+0x31c>
  406960:	3508      	adds	r5, #8
  406962:	f10a 0210 	add.w	r2, sl, #16
  406966:	6829      	ldr	r1, [r5, #0]
  406968:	6011      	str	r1, [r2, #0]
  40696a:	6869      	ldr	r1, [r5, #4]
  40696c:	6051      	str	r1, [r2, #4]
  40696e:	68a9      	ldr	r1, [r5, #8]
  406970:	6091      	str	r1, [r2, #8]
  406972:	eb0a 0107 	add.w	r1, sl, r7
  406976:	ebab 0207 	sub.w	r2, fp, r7
  40697a:	f042 0201 	orr.w	r2, r2, #1
  40697e:	6099      	str	r1, [r3, #8]
  406980:	604a      	str	r2, [r1, #4]
  406982:	f8da 3004 	ldr.w	r3, [sl, #4]
  406986:	f003 0301 	and.w	r3, r3, #1
  40698a:	431f      	orrs	r7, r3
  40698c:	4640      	mov	r0, r8
  40698e:	f8ca 7004 	str.w	r7, [sl, #4]
  406992:	f7fe f84d 	bl	404a30 <__malloc_unlock>
  406996:	e751      	b.n	40683c <_realloc_r+0xe4>
  406998:	682b      	ldr	r3, [r5, #0]
  40699a:	6003      	str	r3, [r0, #0]
  40699c:	686b      	ldr	r3, [r5, #4]
  40699e:	6043      	str	r3, [r0, #4]
  4069a0:	2a1b      	cmp	r2, #27
  4069a2:	d82d      	bhi.n	406a00 <_realloc_r+0x2a8>
  4069a4:	f100 0308 	add.w	r3, r0, #8
  4069a8:	f105 0208 	add.w	r2, r5, #8
  4069ac:	e71b      	b.n	4067e6 <_realloc_r+0x8e>
  4069ae:	4632      	mov	r2, r6
  4069b0:	6829      	ldr	r1, [r5, #0]
  4069b2:	6011      	str	r1, [r2, #0]
  4069b4:	6869      	ldr	r1, [r5, #4]
  4069b6:	6051      	str	r1, [r2, #4]
  4069b8:	68a9      	ldr	r1, [r5, #8]
  4069ba:	6091      	str	r1, [r2, #8]
  4069bc:	461c      	mov	r4, r3
  4069be:	46d1      	mov	r9, sl
  4069c0:	e72a      	b.n	406818 <_realloc_r+0xc0>
  4069c2:	eb09 0107 	add.w	r1, r9, r7
  4069c6:	ebab 0b07 	sub.w	fp, fp, r7
  4069ca:	f04b 0201 	orr.w	r2, fp, #1
  4069ce:	6099      	str	r1, [r3, #8]
  4069d0:	604a      	str	r2, [r1, #4]
  4069d2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4069d6:	f003 0301 	and.w	r3, r3, #1
  4069da:	431f      	orrs	r7, r3
  4069dc:	4640      	mov	r0, r8
  4069de:	f845 7c04 	str.w	r7, [r5, #-4]
  4069e2:	f7fe f825 	bl	404a30 <__malloc_unlock>
  4069e6:	462e      	mov	r6, r5
  4069e8:	e728      	b.n	40683c <_realloc_r+0xe4>
  4069ea:	4629      	mov	r1, r5
  4069ec:	f7ff fe50 	bl	406690 <memmove>
  4069f0:	e6ff      	b.n	4067f2 <_realloc_r+0x9a>
  4069f2:	4629      	mov	r1, r5
  4069f4:	4630      	mov	r0, r6
  4069f6:	461c      	mov	r4, r3
  4069f8:	46d1      	mov	r9, sl
  4069fa:	f7ff fe49 	bl	406690 <memmove>
  4069fe:	e70b      	b.n	406818 <_realloc_r+0xc0>
  406a00:	68ab      	ldr	r3, [r5, #8]
  406a02:	6083      	str	r3, [r0, #8]
  406a04:	68eb      	ldr	r3, [r5, #12]
  406a06:	60c3      	str	r3, [r0, #12]
  406a08:	2a24      	cmp	r2, #36	; 0x24
  406a0a:	d017      	beq.n	406a3c <_realloc_r+0x2e4>
  406a0c:	f100 0310 	add.w	r3, r0, #16
  406a10:	f105 0210 	add.w	r2, r5, #16
  406a14:	e6e7      	b.n	4067e6 <_realloc_r+0x8e>
  406a16:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406a1a:	f023 0303 	bic.w	r3, r3, #3
  406a1e:	441c      	add	r4, r3
  406a20:	462e      	mov	r6, r5
  406a22:	e6f9      	b.n	406818 <_realloc_r+0xc0>
  406a24:	68a9      	ldr	r1, [r5, #8]
  406a26:	f8ca 1010 	str.w	r1, [sl, #16]
  406a2a:	68e9      	ldr	r1, [r5, #12]
  406a2c:	f8ca 1014 	str.w	r1, [sl, #20]
  406a30:	2a24      	cmp	r2, #36	; 0x24
  406a32:	d00c      	beq.n	406a4e <_realloc_r+0x2f6>
  406a34:	3510      	adds	r5, #16
  406a36:	f10a 0218 	add.w	r2, sl, #24
  406a3a:	e7b9      	b.n	4069b0 <_realloc_r+0x258>
  406a3c:	692b      	ldr	r3, [r5, #16]
  406a3e:	6103      	str	r3, [r0, #16]
  406a40:	696b      	ldr	r3, [r5, #20]
  406a42:	6143      	str	r3, [r0, #20]
  406a44:	f105 0218 	add.w	r2, r5, #24
  406a48:	f100 0318 	add.w	r3, r0, #24
  406a4c:	e6cb      	b.n	4067e6 <_realloc_r+0x8e>
  406a4e:	692a      	ldr	r2, [r5, #16]
  406a50:	f8ca 2018 	str.w	r2, [sl, #24]
  406a54:	696a      	ldr	r2, [r5, #20]
  406a56:	f8ca 201c 	str.w	r2, [sl, #28]
  406a5a:	3518      	adds	r5, #24
  406a5c:	f10a 0220 	add.w	r2, sl, #32
  406a60:	e7a6      	b.n	4069b0 <_realloc_r+0x258>
  406a62:	4632      	mov	r2, r6
  406a64:	e77f      	b.n	406966 <_realloc_r+0x20e>
  406a66:	4629      	mov	r1, r5
  406a68:	4630      	mov	r0, r6
  406a6a:	9301      	str	r3, [sp, #4]
  406a6c:	f7ff fe10 	bl	406690 <memmove>
  406a70:	9b01      	ldr	r3, [sp, #4]
  406a72:	e77e      	b.n	406972 <_realloc_r+0x21a>
  406a74:	68a9      	ldr	r1, [r5, #8]
  406a76:	f8ca 1010 	str.w	r1, [sl, #16]
  406a7a:	68e9      	ldr	r1, [r5, #12]
  406a7c:	f8ca 1014 	str.w	r1, [sl, #20]
  406a80:	2a24      	cmp	r2, #36	; 0x24
  406a82:	d003      	beq.n	406a8c <_realloc_r+0x334>
  406a84:	3510      	adds	r5, #16
  406a86:	f10a 0218 	add.w	r2, sl, #24
  406a8a:	e76c      	b.n	406966 <_realloc_r+0x20e>
  406a8c:	692a      	ldr	r2, [r5, #16]
  406a8e:	f8ca 2018 	str.w	r2, [sl, #24]
  406a92:	696a      	ldr	r2, [r5, #20]
  406a94:	f8ca 201c 	str.w	r2, [sl, #28]
  406a98:	3518      	adds	r5, #24
  406a9a:	f10a 0220 	add.w	r2, sl, #32
  406a9e:	e762      	b.n	406966 <_realloc_r+0x20e>
  406aa0:	20400480 	.word	0x20400480

00406aa4 <__sread>:
  406aa4:	b510      	push	{r4, lr}
  406aa6:	460c      	mov	r4, r1
  406aa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406aac:	f000 f9f6 	bl	406e9c <_read_r>
  406ab0:	2800      	cmp	r0, #0
  406ab2:	db03      	blt.n	406abc <__sread+0x18>
  406ab4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406ab6:	4403      	add	r3, r0
  406ab8:	6523      	str	r3, [r4, #80]	; 0x50
  406aba:	bd10      	pop	{r4, pc}
  406abc:	89a3      	ldrh	r3, [r4, #12]
  406abe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406ac2:	81a3      	strh	r3, [r4, #12]
  406ac4:	bd10      	pop	{r4, pc}
  406ac6:	bf00      	nop

00406ac8 <__swrite>:
  406ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406acc:	4616      	mov	r6, r2
  406ace:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406ad2:	461f      	mov	r7, r3
  406ad4:	05d3      	lsls	r3, r2, #23
  406ad6:	460c      	mov	r4, r1
  406ad8:	4605      	mov	r5, r0
  406ada:	d507      	bpl.n	406aec <__swrite+0x24>
  406adc:	2200      	movs	r2, #0
  406ade:	2302      	movs	r3, #2
  406ae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406ae4:	f000 f9c4 	bl	406e70 <_lseek_r>
  406ae8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406aec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406af0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406af4:	81a2      	strh	r2, [r4, #12]
  406af6:	463b      	mov	r3, r7
  406af8:	4632      	mov	r2, r6
  406afa:	4628      	mov	r0, r5
  406afc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406b00:	f000 b8a4 	b.w	406c4c <_write_r>

00406b04 <__sseek>:
  406b04:	b510      	push	{r4, lr}
  406b06:	460c      	mov	r4, r1
  406b08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406b0c:	f000 f9b0 	bl	406e70 <_lseek_r>
  406b10:	89a3      	ldrh	r3, [r4, #12]
  406b12:	1c42      	adds	r2, r0, #1
  406b14:	bf0e      	itee	eq
  406b16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406b1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406b1e:	6520      	strne	r0, [r4, #80]	; 0x50
  406b20:	81a3      	strh	r3, [r4, #12]
  406b22:	bd10      	pop	{r4, pc}

00406b24 <__sclose>:
  406b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406b28:	f000 b908 	b.w	406d3c <_close_r>

00406b2c <__swbuf_r>:
  406b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406b2e:	460d      	mov	r5, r1
  406b30:	4614      	mov	r4, r2
  406b32:	4606      	mov	r6, r0
  406b34:	b110      	cbz	r0, 406b3c <__swbuf_r+0x10>
  406b36:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406b38:	2b00      	cmp	r3, #0
  406b3a:	d04b      	beq.n	406bd4 <__swbuf_r+0xa8>
  406b3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406b40:	69a3      	ldr	r3, [r4, #24]
  406b42:	60a3      	str	r3, [r4, #8]
  406b44:	b291      	uxth	r1, r2
  406b46:	0708      	lsls	r0, r1, #28
  406b48:	d539      	bpl.n	406bbe <__swbuf_r+0x92>
  406b4a:	6923      	ldr	r3, [r4, #16]
  406b4c:	2b00      	cmp	r3, #0
  406b4e:	d036      	beq.n	406bbe <__swbuf_r+0x92>
  406b50:	b2ed      	uxtb	r5, r5
  406b52:	0489      	lsls	r1, r1, #18
  406b54:	462f      	mov	r7, r5
  406b56:	d515      	bpl.n	406b84 <__swbuf_r+0x58>
  406b58:	6822      	ldr	r2, [r4, #0]
  406b5a:	6961      	ldr	r1, [r4, #20]
  406b5c:	1ad3      	subs	r3, r2, r3
  406b5e:	428b      	cmp	r3, r1
  406b60:	da1c      	bge.n	406b9c <__swbuf_r+0x70>
  406b62:	3301      	adds	r3, #1
  406b64:	68a1      	ldr	r1, [r4, #8]
  406b66:	1c50      	adds	r0, r2, #1
  406b68:	3901      	subs	r1, #1
  406b6a:	60a1      	str	r1, [r4, #8]
  406b6c:	6020      	str	r0, [r4, #0]
  406b6e:	7015      	strb	r5, [r2, #0]
  406b70:	6962      	ldr	r2, [r4, #20]
  406b72:	429a      	cmp	r2, r3
  406b74:	d01a      	beq.n	406bac <__swbuf_r+0x80>
  406b76:	89a3      	ldrh	r3, [r4, #12]
  406b78:	07db      	lsls	r3, r3, #31
  406b7a:	d501      	bpl.n	406b80 <__swbuf_r+0x54>
  406b7c:	2d0a      	cmp	r5, #10
  406b7e:	d015      	beq.n	406bac <__swbuf_r+0x80>
  406b80:	4638      	mov	r0, r7
  406b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406b84:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406b86:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406b8a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406b8e:	81a2      	strh	r2, [r4, #12]
  406b90:	6822      	ldr	r2, [r4, #0]
  406b92:	6661      	str	r1, [r4, #100]	; 0x64
  406b94:	6961      	ldr	r1, [r4, #20]
  406b96:	1ad3      	subs	r3, r2, r3
  406b98:	428b      	cmp	r3, r1
  406b9a:	dbe2      	blt.n	406b62 <__swbuf_r+0x36>
  406b9c:	4621      	mov	r1, r4
  406b9e:	4630      	mov	r0, r6
  406ba0:	f7ff f87a 	bl	405c98 <_fflush_r>
  406ba4:	b940      	cbnz	r0, 406bb8 <__swbuf_r+0x8c>
  406ba6:	6822      	ldr	r2, [r4, #0]
  406ba8:	2301      	movs	r3, #1
  406baa:	e7db      	b.n	406b64 <__swbuf_r+0x38>
  406bac:	4621      	mov	r1, r4
  406bae:	4630      	mov	r0, r6
  406bb0:	f7ff f872 	bl	405c98 <_fflush_r>
  406bb4:	2800      	cmp	r0, #0
  406bb6:	d0e3      	beq.n	406b80 <__swbuf_r+0x54>
  406bb8:	f04f 37ff 	mov.w	r7, #4294967295
  406bbc:	e7e0      	b.n	406b80 <__swbuf_r+0x54>
  406bbe:	4621      	mov	r1, r4
  406bc0:	4630      	mov	r0, r6
  406bc2:	f7fe ff55 	bl	405a70 <__swsetup_r>
  406bc6:	2800      	cmp	r0, #0
  406bc8:	d1f6      	bne.n	406bb8 <__swbuf_r+0x8c>
  406bca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406bce:	6923      	ldr	r3, [r4, #16]
  406bd0:	b291      	uxth	r1, r2
  406bd2:	e7bd      	b.n	406b50 <__swbuf_r+0x24>
  406bd4:	f7ff f8b8 	bl	405d48 <__sinit>
  406bd8:	e7b0      	b.n	406b3c <__swbuf_r+0x10>
  406bda:	bf00      	nop

00406bdc <_wcrtomb_r>:
  406bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
  406bde:	4606      	mov	r6, r0
  406be0:	b085      	sub	sp, #20
  406be2:	461f      	mov	r7, r3
  406be4:	b189      	cbz	r1, 406c0a <_wcrtomb_r+0x2e>
  406be6:	4c10      	ldr	r4, [pc, #64]	; (406c28 <_wcrtomb_r+0x4c>)
  406be8:	4d10      	ldr	r5, [pc, #64]	; (406c2c <_wcrtomb_r+0x50>)
  406bea:	6824      	ldr	r4, [r4, #0]
  406bec:	6b64      	ldr	r4, [r4, #52]	; 0x34
  406bee:	2c00      	cmp	r4, #0
  406bf0:	bf08      	it	eq
  406bf2:	462c      	moveq	r4, r5
  406bf4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406bf8:	47a0      	blx	r4
  406bfa:	1c43      	adds	r3, r0, #1
  406bfc:	d103      	bne.n	406c06 <_wcrtomb_r+0x2a>
  406bfe:	2200      	movs	r2, #0
  406c00:	238a      	movs	r3, #138	; 0x8a
  406c02:	603a      	str	r2, [r7, #0]
  406c04:	6033      	str	r3, [r6, #0]
  406c06:	b005      	add	sp, #20
  406c08:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406c0a:	460c      	mov	r4, r1
  406c0c:	4906      	ldr	r1, [pc, #24]	; (406c28 <_wcrtomb_r+0x4c>)
  406c0e:	4a07      	ldr	r2, [pc, #28]	; (406c2c <_wcrtomb_r+0x50>)
  406c10:	6809      	ldr	r1, [r1, #0]
  406c12:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406c14:	2900      	cmp	r1, #0
  406c16:	bf08      	it	eq
  406c18:	4611      	moveq	r1, r2
  406c1a:	4622      	mov	r2, r4
  406c1c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  406c20:	a901      	add	r1, sp, #4
  406c22:	47a0      	blx	r4
  406c24:	e7e9      	b.n	406bfa <_wcrtomb_r+0x1e>
  406c26:	bf00      	nop
  406c28:	20400050 	.word	0x20400050
  406c2c:	20400894 	.word	0x20400894

00406c30 <__ascii_wctomb>:
  406c30:	b121      	cbz	r1, 406c3c <__ascii_wctomb+0xc>
  406c32:	2aff      	cmp	r2, #255	; 0xff
  406c34:	d804      	bhi.n	406c40 <__ascii_wctomb+0x10>
  406c36:	700a      	strb	r2, [r1, #0]
  406c38:	2001      	movs	r0, #1
  406c3a:	4770      	bx	lr
  406c3c:	4608      	mov	r0, r1
  406c3e:	4770      	bx	lr
  406c40:	238a      	movs	r3, #138	; 0x8a
  406c42:	6003      	str	r3, [r0, #0]
  406c44:	f04f 30ff 	mov.w	r0, #4294967295
  406c48:	4770      	bx	lr
  406c4a:	bf00      	nop

00406c4c <_write_r>:
  406c4c:	b570      	push	{r4, r5, r6, lr}
  406c4e:	460d      	mov	r5, r1
  406c50:	4c08      	ldr	r4, [pc, #32]	; (406c74 <_write_r+0x28>)
  406c52:	4611      	mov	r1, r2
  406c54:	4606      	mov	r6, r0
  406c56:	461a      	mov	r2, r3
  406c58:	4628      	mov	r0, r5
  406c5a:	2300      	movs	r3, #0
  406c5c:	6023      	str	r3, [r4, #0]
  406c5e:	f7f9 fe15 	bl	40088c <_write>
  406c62:	1c43      	adds	r3, r0, #1
  406c64:	d000      	beq.n	406c68 <_write_r+0x1c>
  406c66:	bd70      	pop	{r4, r5, r6, pc}
  406c68:	6823      	ldr	r3, [r4, #0]
  406c6a:	2b00      	cmp	r3, #0
  406c6c:	d0fb      	beq.n	406c66 <_write_r+0x1a>
  406c6e:	6033      	str	r3, [r6, #0]
  406c70:	bd70      	pop	{r4, r5, r6, pc}
  406c72:	bf00      	nop
  406c74:	2040c8e0 	.word	0x2040c8e0

00406c78 <__register_exitproc>:
  406c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406c7c:	4d2c      	ldr	r5, [pc, #176]	; (406d30 <__register_exitproc+0xb8>)
  406c7e:	4606      	mov	r6, r0
  406c80:	6828      	ldr	r0, [r5, #0]
  406c82:	4698      	mov	r8, r3
  406c84:	460f      	mov	r7, r1
  406c86:	4691      	mov	r9, r2
  406c88:	f7ff fc1e 	bl	4064c8 <__retarget_lock_acquire_recursive>
  406c8c:	4b29      	ldr	r3, [pc, #164]	; (406d34 <__register_exitproc+0xbc>)
  406c8e:	681c      	ldr	r4, [r3, #0]
  406c90:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406c94:	2b00      	cmp	r3, #0
  406c96:	d03e      	beq.n	406d16 <__register_exitproc+0x9e>
  406c98:	685a      	ldr	r2, [r3, #4]
  406c9a:	2a1f      	cmp	r2, #31
  406c9c:	dc1c      	bgt.n	406cd8 <__register_exitproc+0x60>
  406c9e:	f102 0e01 	add.w	lr, r2, #1
  406ca2:	b176      	cbz	r6, 406cc2 <__register_exitproc+0x4a>
  406ca4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406ca8:	2401      	movs	r4, #1
  406caa:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  406cae:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406cb2:	4094      	lsls	r4, r2
  406cb4:	4320      	orrs	r0, r4
  406cb6:	2e02      	cmp	r6, #2
  406cb8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406cbc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406cc0:	d023      	beq.n	406d0a <__register_exitproc+0x92>
  406cc2:	3202      	adds	r2, #2
  406cc4:	f8c3 e004 	str.w	lr, [r3, #4]
  406cc8:	6828      	ldr	r0, [r5, #0]
  406cca:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  406cce:	f7ff fbfd 	bl	4064cc <__retarget_lock_release_recursive>
  406cd2:	2000      	movs	r0, #0
  406cd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406cd8:	4b17      	ldr	r3, [pc, #92]	; (406d38 <__register_exitproc+0xc0>)
  406cda:	b30b      	cbz	r3, 406d20 <__register_exitproc+0xa8>
  406cdc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406ce0:	f7fd fb00 	bl	4042e4 <malloc>
  406ce4:	4603      	mov	r3, r0
  406ce6:	b1d8      	cbz	r0, 406d20 <__register_exitproc+0xa8>
  406ce8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  406cec:	6002      	str	r2, [r0, #0]
  406cee:	2100      	movs	r1, #0
  406cf0:	6041      	str	r1, [r0, #4]
  406cf2:	460a      	mov	r2, r1
  406cf4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406cf8:	f04f 0e01 	mov.w	lr, #1
  406cfc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406d00:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406d04:	2e00      	cmp	r6, #0
  406d06:	d0dc      	beq.n	406cc2 <__register_exitproc+0x4a>
  406d08:	e7cc      	b.n	406ca4 <__register_exitproc+0x2c>
  406d0a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  406d0e:	430c      	orrs	r4, r1
  406d10:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406d14:	e7d5      	b.n	406cc2 <__register_exitproc+0x4a>
  406d16:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  406d1a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  406d1e:	e7bb      	b.n	406c98 <__register_exitproc+0x20>
  406d20:	6828      	ldr	r0, [r5, #0]
  406d22:	f7ff fbd3 	bl	4064cc <__retarget_lock_release_recursive>
  406d26:	f04f 30ff 	mov.w	r0, #4294967295
  406d2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406d2e:	bf00      	nop
  406d30:	20400890 	.word	0x20400890
  406d34:	004072a0 	.word	0x004072a0
  406d38:	004042e5 	.word	0x004042e5

00406d3c <_close_r>:
  406d3c:	b538      	push	{r3, r4, r5, lr}
  406d3e:	4c07      	ldr	r4, [pc, #28]	; (406d5c <_close_r+0x20>)
  406d40:	2300      	movs	r3, #0
  406d42:	4605      	mov	r5, r0
  406d44:	4608      	mov	r0, r1
  406d46:	6023      	str	r3, [r4, #0]
  406d48:	f7fb f8b6 	bl	401eb8 <_close>
  406d4c:	1c43      	adds	r3, r0, #1
  406d4e:	d000      	beq.n	406d52 <_close_r+0x16>
  406d50:	bd38      	pop	{r3, r4, r5, pc}
  406d52:	6823      	ldr	r3, [r4, #0]
  406d54:	2b00      	cmp	r3, #0
  406d56:	d0fb      	beq.n	406d50 <_close_r+0x14>
  406d58:	602b      	str	r3, [r5, #0]
  406d5a:	bd38      	pop	{r3, r4, r5, pc}
  406d5c:	2040c8e0 	.word	0x2040c8e0

00406d60 <_fclose_r>:
  406d60:	b570      	push	{r4, r5, r6, lr}
  406d62:	b159      	cbz	r1, 406d7c <_fclose_r+0x1c>
  406d64:	4605      	mov	r5, r0
  406d66:	460c      	mov	r4, r1
  406d68:	b110      	cbz	r0, 406d70 <_fclose_r+0x10>
  406d6a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406d6c:	2b00      	cmp	r3, #0
  406d6e:	d03c      	beq.n	406dea <_fclose_r+0x8a>
  406d70:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406d72:	07d8      	lsls	r0, r3, #31
  406d74:	d505      	bpl.n	406d82 <_fclose_r+0x22>
  406d76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406d7a:	b92b      	cbnz	r3, 406d88 <_fclose_r+0x28>
  406d7c:	2600      	movs	r6, #0
  406d7e:	4630      	mov	r0, r6
  406d80:	bd70      	pop	{r4, r5, r6, pc}
  406d82:	89a3      	ldrh	r3, [r4, #12]
  406d84:	0599      	lsls	r1, r3, #22
  406d86:	d53c      	bpl.n	406e02 <_fclose_r+0xa2>
  406d88:	4621      	mov	r1, r4
  406d8a:	4628      	mov	r0, r5
  406d8c:	f7fe fee4 	bl	405b58 <__sflush_r>
  406d90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406d92:	4606      	mov	r6, r0
  406d94:	b133      	cbz	r3, 406da4 <_fclose_r+0x44>
  406d96:	69e1      	ldr	r1, [r4, #28]
  406d98:	4628      	mov	r0, r5
  406d9a:	4798      	blx	r3
  406d9c:	2800      	cmp	r0, #0
  406d9e:	bfb8      	it	lt
  406da0:	f04f 36ff 	movlt.w	r6, #4294967295
  406da4:	89a3      	ldrh	r3, [r4, #12]
  406da6:	061a      	lsls	r2, r3, #24
  406da8:	d422      	bmi.n	406df0 <_fclose_r+0x90>
  406daa:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406dac:	b141      	cbz	r1, 406dc0 <_fclose_r+0x60>
  406dae:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406db2:	4299      	cmp	r1, r3
  406db4:	d002      	beq.n	406dbc <_fclose_r+0x5c>
  406db6:	4628      	mov	r0, r5
  406db8:	f7ff f8ec 	bl	405f94 <_free_r>
  406dbc:	2300      	movs	r3, #0
  406dbe:	6323      	str	r3, [r4, #48]	; 0x30
  406dc0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406dc2:	b121      	cbz	r1, 406dce <_fclose_r+0x6e>
  406dc4:	4628      	mov	r0, r5
  406dc6:	f7ff f8e5 	bl	405f94 <_free_r>
  406dca:	2300      	movs	r3, #0
  406dcc:	6463      	str	r3, [r4, #68]	; 0x44
  406dce:	f7fe ffe7 	bl	405da0 <__sfp_lock_acquire>
  406dd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406dd4:	2200      	movs	r2, #0
  406dd6:	07db      	lsls	r3, r3, #31
  406dd8:	81a2      	strh	r2, [r4, #12]
  406dda:	d50e      	bpl.n	406dfa <_fclose_r+0x9a>
  406ddc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406dde:	f7ff fb71 	bl	4064c4 <__retarget_lock_close_recursive>
  406de2:	f7fe ffe3 	bl	405dac <__sfp_lock_release>
  406de6:	4630      	mov	r0, r6
  406de8:	bd70      	pop	{r4, r5, r6, pc}
  406dea:	f7fe ffad 	bl	405d48 <__sinit>
  406dee:	e7bf      	b.n	406d70 <_fclose_r+0x10>
  406df0:	6921      	ldr	r1, [r4, #16]
  406df2:	4628      	mov	r0, r5
  406df4:	f7ff f8ce 	bl	405f94 <_free_r>
  406df8:	e7d7      	b.n	406daa <_fclose_r+0x4a>
  406dfa:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406dfc:	f7ff fb66 	bl	4064cc <__retarget_lock_release_recursive>
  406e00:	e7ec      	b.n	406ddc <_fclose_r+0x7c>
  406e02:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406e04:	f7ff fb60 	bl	4064c8 <__retarget_lock_acquire_recursive>
  406e08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406e0c:	2b00      	cmp	r3, #0
  406e0e:	d1bb      	bne.n	406d88 <_fclose_r+0x28>
  406e10:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406e12:	f016 0601 	ands.w	r6, r6, #1
  406e16:	d1b1      	bne.n	406d7c <_fclose_r+0x1c>
  406e18:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406e1a:	f7ff fb57 	bl	4064cc <__retarget_lock_release_recursive>
  406e1e:	4630      	mov	r0, r6
  406e20:	bd70      	pop	{r4, r5, r6, pc}
  406e22:	bf00      	nop

00406e24 <_fstat_r>:
  406e24:	b538      	push	{r3, r4, r5, lr}
  406e26:	460b      	mov	r3, r1
  406e28:	4c07      	ldr	r4, [pc, #28]	; (406e48 <_fstat_r+0x24>)
  406e2a:	4605      	mov	r5, r0
  406e2c:	4611      	mov	r1, r2
  406e2e:	4618      	mov	r0, r3
  406e30:	2300      	movs	r3, #0
  406e32:	6023      	str	r3, [r4, #0]
  406e34:	f7fb f843 	bl	401ebe <_fstat>
  406e38:	1c43      	adds	r3, r0, #1
  406e3a:	d000      	beq.n	406e3e <_fstat_r+0x1a>
  406e3c:	bd38      	pop	{r3, r4, r5, pc}
  406e3e:	6823      	ldr	r3, [r4, #0]
  406e40:	2b00      	cmp	r3, #0
  406e42:	d0fb      	beq.n	406e3c <_fstat_r+0x18>
  406e44:	602b      	str	r3, [r5, #0]
  406e46:	bd38      	pop	{r3, r4, r5, pc}
  406e48:	2040c8e0 	.word	0x2040c8e0

00406e4c <_isatty_r>:
  406e4c:	b538      	push	{r3, r4, r5, lr}
  406e4e:	4c07      	ldr	r4, [pc, #28]	; (406e6c <_isatty_r+0x20>)
  406e50:	2300      	movs	r3, #0
  406e52:	4605      	mov	r5, r0
  406e54:	4608      	mov	r0, r1
  406e56:	6023      	str	r3, [r4, #0]
  406e58:	f7fb f836 	bl	401ec8 <_isatty>
  406e5c:	1c43      	adds	r3, r0, #1
  406e5e:	d000      	beq.n	406e62 <_isatty_r+0x16>
  406e60:	bd38      	pop	{r3, r4, r5, pc}
  406e62:	6823      	ldr	r3, [r4, #0]
  406e64:	2b00      	cmp	r3, #0
  406e66:	d0fb      	beq.n	406e60 <_isatty_r+0x14>
  406e68:	602b      	str	r3, [r5, #0]
  406e6a:	bd38      	pop	{r3, r4, r5, pc}
  406e6c:	2040c8e0 	.word	0x2040c8e0

00406e70 <_lseek_r>:
  406e70:	b570      	push	{r4, r5, r6, lr}
  406e72:	460d      	mov	r5, r1
  406e74:	4c08      	ldr	r4, [pc, #32]	; (406e98 <_lseek_r+0x28>)
  406e76:	4611      	mov	r1, r2
  406e78:	4606      	mov	r6, r0
  406e7a:	461a      	mov	r2, r3
  406e7c:	4628      	mov	r0, r5
  406e7e:	2300      	movs	r3, #0
  406e80:	6023      	str	r3, [r4, #0]
  406e82:	f7fb f823 	bl	401ecc <_lseek>
  406e86:	1c43      	adds	r3, r0, #1
  406e88:	d000      	beq.n	406e8c <_lseek_r+0x1c>
  406e8a:	bd70      	pop	{r4, r5, r6, pc}
  406e8c:	6823      	ldr	r3, [r4, #0]
  406e8e:	2b00      	cmp	r3, #0
  406e90:	d0fb      	beq.n	406e8a <_lseek_r+0x1a>
  406e92:	6033      	str	r3, [r6, #0]
  406e94:	bd70      	pop	{r4, r5, r6, pc}
  406e96:	bf00      	nop
  406e98:	2040c8e0 	.word	0x2040c8e0

00406e9c <_read_r>:
  406e9c:	b570      	push	{r4, r5, r6, lr}
  406e9e:	460d      	mov	r5, r1
  406ea0:	4c08      	ldr	r4, [pc, #32]	; (406ec4 <_read_r+0x28>)
  406ea2:	4611      	mov	r1, r2
  406ea4:	4606      	mov	r6, r0
  406ea6:	461a      	mov	r2, r3
  406ea8:	4628      	mov	r0, r5
  406eaa:	2300      	movs	r3, #0
  406eac:	6023      	str	r3, [r4, #0]
  406eae:	f7f9 fccf 	bl	400850 <_read>
  406eb2:	1c43      	adds	r3, r0, #1
  406eb4:	d000      	beq.n	406eb8 <_read_r+0x1c>
  406eb6:	bd70      	pop	{r4, r5, r6, pc}
  406eb8:	6823      	ldr	r3, [r4, #0]
  406eba:	2b00      	cmp	r3, #0
  406ebc:	d0fb      	beq.n	406eb6 <_read_r+0x1a>
  406ebe:	6033      	str	r3, [r6, #0]
  406ec0:	bd70      	pop	{r4, r5, r6, pc}
  406ec2:	bf00      	nop
  406ec4:	2040c8e0 	.word	0x2040c8e0

00406ec8 <__aeabi_uldivmod>:
  406ec8:	b953      	cbnz	r3, 406ee0 <__aeabi_uldivmod+0x18>
  406eca:	b94a      	cbnz	r2, 406ee0 <__aeabi_uldivmod+0x18>
  406ecc:	2900      	cmp	r1, #0
  406ece:	bf08      	it	eq
  406ed0:	2800      	cmpeq	r0, #0
  406ed2:	bf1c      	itt	ne
  406ed4:	f04f 31ff 	movne.w	r1, #4294967295
  406ed8:	f04f 30ff 	movne.w	r0, #4294967295
  406edc:	f000 b97a 	b.w	4071d4 <__aeabi_idiv0>
  406ee0:	f1ad 0c08 	sub.w	ip, sp, #8
  406ee4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406ee8:	f000 f806 	bl	406ef8 <__udivmoddi4>
  406eec:	f8dd e004 	ldr.w	lr, [sp, #4]
  406ef0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406ef4:	b004      	add	sp, #16
  406ef6:	4770      	bx	lr

00406ef8 <__udivmoddi4>:
  406ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406efc:	468c      	mov	ip, r1
  406efe:	460d      	mov	r5, r1
  406f00:	4604      	mov	r4, r0
  406f02:	9e08      	ldr	r6, [sp, #32]
  406f04:	2b00      	cmp	r3, #0
  406f06:	d151      	bne.n	406fac <__udivmoddi4+0xb4>
  406f08:	428a      	cmp	r2, r1
  406f0a:	4617      	mov	r7, r2
  406f0c:	d96d      	bls.n	406fea <__udivmoddi4+0xf2>
  406f0e:	fab2 fe82 	clz	lr, r2
  406f12:	f1be 0f00 	cmp.w	lr, #0
  406f16:	d00b      	beq.n	406f30 <__udivmoddi4+0x38>
  406f18:	f1ce 0c20 	rsb	ip, lr, #32
  406f1c:	fa01 f50e 	lsl.w	r5, r1, lr
  406f20:	fa20 fc0c 	lsr.w	ip, r0, ip
  406f24:	fa02 f70e 	lsl.w	r7, r2, lr
  406f28:	ea4c 0c05 	orr.w	ip, ip, r5
  406f2c:	fa00 f40e 	lsl.w	r4, r0, lr
  406f30:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406f34:	0c25      	lsrs	r5, r4, #16
  406f36:	fbbc f8fa 	udiv	r8, ip, sl
  406f3a:	fa1f f987 	uxth.w	r9, r7
  406f3e:	fb0a cc18 	mls	ip, sl, r8, ip
  406f42:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406f46:	fb08 f309 	mul.w	r3, r8, r9
  406f4a:	42ab      	cmp	r3, r5
  406f4c:	d90a      	bls.n	406f64 <__udivmoddi4+0x6c>
  406f4e:	19ed      	adds	r5, r5, r7
  406f50:	f108 32ff 	add.w	r2, r8, #4294967295
  406f54:	f080 8123 	bcs.w	40719e <__udivmoddi4+0x2a6>
  406f58:	42ab      	cmp	r3, r5
  406f5a:	f240 8120 	bls.w	40719e <__udivmoddi4+0x2a6>
  406f5e:	f1a8 0802 	sub.w	r8, r8, #2
  406f62:	443d      	add	r5, r7
  406f64:	1aed      	subs	r5, r5, r3
  406f66:	b2a4      	uxth	r4, r4
  406f68:	fbb5 f0fa 	udiv	r0, r5, sl
  406f6c:	fb0a 5510 	mls	r5, sl, r0, r5
  406f70:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406f74:	fb00 f909 	mul.w	r9, r0, r9
  406f78:	45a1      	cmp	r9, r4
  406f7a:	d909      	bls.n	406f90 <__udivmoddi4+0x98>
  406f7c:	19e4      	adds	r4, r4, r7
  406f7e:	f100 33ff 	add.w	r3, r0, #4294967295
  406f82:	f080 810a 	bcs.w	40719a <__udivmoddi4+0x2a2>
  406f86:	45a1      	cmp	r9, r4
  406f88:	f240 8107 	bls.w	40719a <__udivmoddi4+0x2a2>
  406f8c:	3802      	subs	r0, #2
  406f8e:	443c      	add	r4, r7
  406f90:	eba4 0409 	sub.w	r4, r4, r9
  406f94:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406f98:	2100      	movs	r1, #0
  406f9a:	2e00      	cmp	r6, #0
  406f9c:	d061      	beq.n	407062 <__udivmoddi4+0x16a>
  406f9e:	fa24 f40e 	lsr.w	r4, r4, lr
  406fa2:	2300      	movs	r3, #0
  406fa4:	6034      	str	r4, [r6, #0]
  406fa6:	6073      	str	r3, [r6, #4]
  406fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406fac:	428b      	cmp	r3, r1
  406fae:	d907      	bls.n	406fc0 <__udivmoddi4+0xc8>
  406fb0:	2e00      	cmp	r6, #0
  406fb2:	d054      	beq.n	40705e <__udivmoddi4+0x166>
  406fb4:	2100      	movs	r1, #0
  406fb6:	e886 0021 	stmia.w	r6, {r0, r5}
  406fba:	4608      	mov	r0, r1
  406fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406fc0:	fab3 f183 	clz	r1, r3
  406fc4:	2900      	cmp	r1, #0
  406fc6:	f040 808e 	bne.w	4070e6 <__udivmoddi4+0x1ee>
  406fca:	42ab      	cmp	r3, r5
  406fcc:	d302      	bcc.n	406fd4 <__udivmoddi4+0xdc>
  406fce:	4282      	cmp	r2, r0
  406fd0:	f200 80fa 	bhi.w	4071c8 <__udivmoddi4+0x2d0>
  406fd4:	1a84      	subs	r4, r0, r2
  406fd6:	eb65 0503 	sbc.w	r5, r5, r3
  406fda:	2001      	movs	r0, #1
  406fdc:	46ac      	mov	ip, r5
  406fde:	2e00      	cmp	r6, #0
  406fe0:	d03f      	beq.n	407062 <__udivmoddi4+0x16a>
  406fe2:	e886 1010 	stmia.w	r6, {r4, ip}
  406fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406fea:	b912      	cbnz	r2, 406ff2 <__udivmoddi4+0xfa>
  406fec:	2701      	movs	r7, #1
  406fee:	fbb7 f7f2 	udiv	r7, r7, r2
  406ff2:	fab7 fe87 	clz	lr, r7
  406ff6:	f1be 0f00 	cmp.w	lr, #0
  406ffa:	d134      	bne.n	407066 <__udivmoddi4+0x16e>
  406ffc:	1beb      	subs	r3, r5, r7
  406ffe:	0c3a      	lsrs	r2, r7, #16
  407000:	fa1f fc87 	uxth.w	ip, r7
  407004:	2101      	movs	r1, #1
  407006:	fbb3 f8f2 	udiv	r8, r3, r2
  40700a:	0c25      	lsrs	r5, r4, #16
  40700c:	fb02 3318 	mls	r3, r2, r8, r3
  407010:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407014:	fb0c f308 	mul.w	r3, ip, r8
  407018:	42ab      	cmp	r3, r5
  40701a:	d907      	bls.n	40702c <__udivmoddi4+0x134>
  40701c:	19ed      	adds	r5, r5, r7
  40701e:	f108 30ff 	add.w	r0, r8, #4294967295
  407022:	d202      	bcs.n	40702a <__udivmoddi4+0x132>
  407024:	42ab      	cmp	r3, r5
  407026:	f200 80d1 	bhi.w	4071cc <__udivmoddi4+0x2d4>
  40702a:	4680      	mov	r8, r0
  40702c:	1aed      	subs	r5, r5, r3
  40702e:	b2a3      	uxth	r3, r4
  407030:	fbb5 f0f2 	udiv	r0, r5, r2
  407034:	fb02 5510 	mls	r5, r2, r0, r5
  407038:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40703c:	fb0c fc00 	mul.w	ip, ip, r0
  407040:	45a4      	cmp	ip, r4
  407042:	d907      	bls.n	407054 <__udivmoddi4+0x15c>
  407044:	19e4      	adds	r4, r4, r7
  407046:	f100 33ff 	add.w	r3, r0, #4294967295
  40704a:	d202      	bcs.n	407052 <__udivmoddi4+0x15a>
  40704c:	45a4      	cmp	ip, r4
  40704e:	f200 80b8 	bhi.w	4071c2 <__udivmoddi4+0x2ca>
  407052:	4618      	mov	r0, r3
  407054:	eba4 040c 	sub.w	r4, r4, ip
  407058:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40705c:	e79d      	b.n	406f9a <__udivmoddi4+0xa2>
  40705e:	4631      	mov	r1, r6
  407060:	4630      	mov	r0, r6
  407062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407066:	f1ce 0420 	rsb	r4, lr, #32
  40706a:	fa05 f30e 	lsl.w	r3, r5, lr
  40706e:	fa07 f70e 	lsl.w	r7, r7, lr
  407072:	fa20 f804 	lsr.w	r8, r0, r4
  407076:	0c3a      	lsrs	r2, r7, #16
  407078:	fa25 f404 	lsr.w	r4, r5, r4
  40707c:	ea48 0803 	orr.w	r8, r8, r3
  407080:	fbb4 f1f2 	udiv	r1, r4, r2
  407084:	ea4f 4518 	mov.w	r5, r8, lsr #16
  407088:	fb02 4411 	mls	r4, r2, r1, r4
  40708c:	fa1f fc87 	uxth.w	ip, r7
  407090:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  407094:	fb01 f30c 	mul.w	r3, r1, ip
  407098:	42ab      	cmp	r3, r5
  40709a:	fa00 f40e 	lsl.w	r4, r0, lr
  40709e:	d909      	bls.n	4070b4 <__udivmoddi4+0x1bc>
  4070a0:	19ed      	adds	r5, r5, r7
  4070a2:	f101 30ff 	add.w	r0, r1, #4294967295
  4070a6:	f080 808a 	bcs.w	4071be <__udivmoddi4+0x2c6>
  4070aa:	42ab      	cmp	r3, r5
  4070ac:	f240 8087 	bls.w	4071be <__udivmoddi4+0x2c6>
  4070b0:	3902      	subs	r1, #2
  4070b2:	443d      	add	r5, r7
  4070b4:	1aeb      	subs	r3, r5, r3
  4070b6:	fa1f f588 	uxth.w	r5, r8
  4070ba:	fbb3 f0f2 	udiv	r0, r3, r2
  4070be:	fb02 3310 	mls	r3, r2, r0, r3
  4070c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4070c6:	fb00 f30c 	mul.w	r3, r0, ip
  4070ca:	42ab      	cmp	r3, r5
  4070cc:	d907      	bls.n	4070de <__udivmoddi4+0x1e6>
  4070ce:	19ed      	adds	r5, r5, r7
  4070d0:	f100 38ff 	add.w	r8, r0, #4294967295
  4070d4:	d26f      	bcs.n	4071b6 <__udivmoddi4+0x2be>
  4070d6:	42ab      	cmp	r3, r5
  4070d8:	d96d      	bls.n	4071b6 <__udivmoddi4+0x2be>
  4070da:	3802      	subs	r0, #2
  4070dc:	443d      	add	r5, r7
  4070de:	1aeb      	subs	r3, r5, r3
  4070e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4070e4:	e78f      	b.n	407006 <__udivmoddi4+0x10e>
  4070e6:	f1c1 0720 	rsb	r7, r1, #32
  4070ea:	fa22 f807 	lsr.w	r8, r2, r7
  4070ee:	408b      	lsls	r3, r1
  4070f0:	fa05 f401 	lsl.w	r4, r5, r1
  4070f4:	ea48 0303 	orr.w	r3, r8, r3
  4070f8:	fa20 fe07 	lsr.w	lr, r0, r7
  4070fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407100:	40fd      	lsrs	r5, r7
  407102:	ea4e 0e04 	orr.w	lr, lr, r4
  407106:	fbb5 f9fc 	udiv	r9, r5, ip
  40710a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40710e:	fb0c 5519 	mls	r5, ip, r9, r5
  407112:	fa1f f883 	uxth.w	r8, r3
  407116:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40711a:	fb09 f408 	mul.w	r4, r9, r8
  40711e:	42ac      	cmp	r4, r5
  407120:	fa02 f201 	lsl.w	r2, r2, r1
  407124:	fa00 fa01 	lsl.w	sl, r0, r1
  407128:	d908      	bls.n	40713c <__udivmoddi4+0x244>
  40712a:	18ed      	adds	r5, r5, r3
  40712c:	f109 30ff 	add.w	r0, r9, #4294967295
  407130:	d243      	bcs.n	4071ba <__udivmoddi4+0x2c2>
  407132:	42ac      	cmp	r4, r5
  407134:	d941      	bls.n	4071ba <__udivmoddi4+0x2c2>
  407136:	f1a9 0902 	sub.w	r9, r9, #2
  40713a:	441d      	add	r5, r3
  40713c:	1b2d      	subs	r5, r5, r4
  40713e:	fa1f fe8e 	uxth.w	lr, lr
  407142:	fbb5 f0fc 	udiv	r0, r5, ip
  407146:	fb0c 5510 	mls	r5, ip, r0, r5
  40714a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40714e:	fb00 f808 	mul.w	r8, r0, r8
  407152:	45a0      	cmp	r8, r4
  407154:	d907      	bls.n	407166 <__udivmoddi4+0x26e>
  407156:	18e4      	adds	r4, r4, r3
  407158:	f100 35ff 	add.w	r5, r0, #4294967295
  40715c:	d229      	bcs.n	4071b2 <__udivmoddi4+0x2ba>
  40715e:	45a0      	cmp	r8, r4
  407160:	d927      	bls.n	4071b2 <__udivmoddi4+0x2ba>
  407162:	3802      	subs	r0, #2
  407164:	441c      	add	r4, r3
  407166:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40716a:	eba4 0408 	sub.w	r4, r4, r8
  40716e:	fba0 8902 	umull	r8, r9, r0, r2
  407172:	454c      	cmp	r4, r9
  407174:	46c6      	mov	lr, r8
  407176:	464d      	mov	r5, r9
  407178:	d315      	bcc.n	4071a6 <__udivmoddi4+0x2ae>
  40717a:	d012      	beq.n	4071a2 <__udivmoddi4+0x2aa>
  40717c:	b156      	cbz	r6, 407194 <__udivmoddi4+0x29c>
  40717e:	ebba 030e 	subs.w	r3, sl, lr
  407182:	eb64 0405 	sbc.w	r4, r4, r5
  407186:	fa04 f707 	lsl.w	r7, r4, r7
  40718a:	40cb      	lsrs	r3, r1
  40718c:	431f      	orrs	r7, r3
  40718e:	40cc      	lsrs	r4, r1
  407190:	6037      	str	r7, [r6, #0]
  407192:	6074      	str	r4, [r6, #4]
  407194:	2100      	movs	r1, #0
  407196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40719a:	4618      	mov	r0, r3
  40719c:	e6f8      	b.n	406f90 <__udivmoddi4+0x98>
  40719e:	4690      	mov	r8, r2
  4071a0:	e6e0      	b.n	406f64 <__udivmoddi4+0x6c>
  4071a2:	45c2      	cmp	sl, r8
  4071a4:	d2ea      	bcs.n	40717c <__udivmoddi4+0x284>
  4071a6:	ebb8 0e02 	subs.w	lr, r8, r2
  4071aa:	eb69 0503 	sbc.w	r5, r9, r3
  4071ae:	3801      	subs	r0, #1
  4071b0:	e7e4      	b.n	40717c <__udivmoddi4+0x284>
  4071b2:	4628      	mov	r0, r5
  4071b4:	e7d7      	b.n	407166 <__udivmoddi4+0x26e>
  4071b6:	4640      	mov	r0, r8
  4071b8:	e791      	b.n	4070de <__udivmoddi4+0x1e6>
  4071ba:	4681      	mov	r9, r0
  4071bc:	e7be      	b.n	40713c <__udivmoddi4+0x244>
  4071be:	4601      	mov	r1, r0
  4071c0:	e778      	b.n	4070b4 <__udivmoddi4+0x1bc>
  4071c2:	3802      	subs	r0, #2
  4071c4:	443c      	add	r4, r7
  4071c6:	e745      	b.n	407054 <__udivmoddi4+0x15c>
  4071c8:	4608      	mov	r0, r1
  4071ca:	e708      	b.n	406fde <__udivmoddi4+0xe6>
  4071cc:	f1a8 0802 	sub.w	r8, r8, #2
  4071d0:	443d      	add	r5, r7
  4071d2:	e72b      	b.n	40702c <__udivmoddi4+0x134>

004071d4 <__aeabi_idiv0>:
  4071d4:	4770      	bx	lr
  4071d6:	bf00      	nop
  4071d8:	454c4449 	.word	0x454c4449
  4071dc:	00000000 	.word	0x00000000
  4071e0:	51726d54 	.word	0x51726d54
  4071e4:	00000000 	.word	0x00000000
  4071e8:	20726d54 	.word	0x20726d54
  4071ec:	00637653 	.word	0x00637653
  4071f0:	0a05000d 	.word	0x0a05000d
  4071f4:	0000004b 	.word	0x0000004b
  4071f8:	00001932 	.word	0x00001932
  4071fc:	0e00008b 	.word	0x0e00008b
  407200:	32800008 	.word	0x32800008
  407204:	030a0205 	.word	0x030a0205
  407208:	0f022003 	.word	0x0f022003
  40720c:	00000a0f 	.word	0x00000a0f
  407210:	18180000 	.word	0x18180000
  407214:	00002020 	.word	0x00002020
  407218:	0a000000 	.word	0x0a000000
  40721c:	02020000 	.word	0x02020000
  407220:	18180000 	.word	0x18180000
  407224:	00030000 	.word	0x00030000
  407228:	00000000 	.word	0x00000000
  40722c:	18010002 	.word	0x18010002
  407230:	1e1e1e1e 	.word	0x1e1e1e1e
  407234:	1e1e1e1e 	.word	0x1e1e1e1e
  407238:	1e1e1e1e 	.word	0x1e1e1e1e
  40723c:	00001e1e 	.word	0x00001e1e
	...
  407250:	0074786d 	.word	0x0074786d
  407254:	6c696146 	.word	0x6c696146
  407258:	74206465 	.word	0x74206465
  40725c:	7263206f 	.word	0x7263206f
  407260:	65746165 	.word	0x65746165
  407264:	73657420 	.word	0x73657420
  407268:	656c2074 	.word	0x656c2074
  40726c:	61742064 	.word	0x61742064
  407270:	0a0d6b73 	.word	0x0a0d6b73
  407274:	00000000 	.word	0x00000000
  407278:	0064636c 	.word	0x0064636c
  40727c:	64253a78 	.word	0x64253a78
  407280:	253a7920 	.word	0x253a7920
  407284:	00000a64 	.word	0x00000a64
  407288:	63617473 	.word	0x63617473
  40728c:	766f206b 	.word	0x766f206b
  407290:	6c667265 	.word	0x6c667265
  407294:	2520776f 	.word	0x2520776f
  407298:	73252078 	.word	0x73252078
  40729c:	00000a0d 	.word	0x00000a0d

004072a0 <_global_impure_ptr>:
  4072a0:	20400058 33323130 37363534 42413938     X.@ 0123456789AB
  4072b0:	46454443 00000000 33323130 37363534     CDEF....01234567
  4072c0:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4072d0:	0000296c                                l)..

004072d4 <blanks.7217>:
  4072d4:	20202020 20202020 20202020 20202020                     

004072e4 <zeroes.7218>:
  4072e4:	30303030 30303030 30303030 30303030     0000000000000000
  4072f4:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00407304 <_ctype_>:
  407304:	20202000 20202020 28282020 20282828     .         ((((( 
  407314:	20202020 20202020 20202020 20202020                     
  407324:	10108820 10101010 10101010 10101010      ...............
  407334:	04040410 04040404 10040404 10101010     ................
  407344:	41411010 41414141 01010101 01010101     ..AAAAAA........
  407354:	01010101 01010101 01010101 10101010     ................
  407364:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407374:	02020202 02020202 02020202 10101010     ................
  407384:	00000020 00000000 00000000 00000000      ...............
	...

00407408 <_init>:
  407408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40740a:	bf00      	nop
  40740c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40740e:	bc08      	pop	{r3}
  407410:	469e      	mov	lr, r3
  407412:	4770      	bx	lr

00407414 <__init_array_start>:
  407414:	00405b39 	.word	0x00405b39

00407418 <__frame_dummy_init_array_entry>:
  407418:	0040018d                                ..@.

0040741c <_fini>:
  40741c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40741e:	bf00      	nop
  407420:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407422:	bc08      	pop	{r3}
  407424:	469e      	mov	lr, r3
  407426:	4770      	bx	lr

00407428 <__fini_array_start>:
  407428:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <BUT1>:
20400014:	1200 400e 000c 0000 0011 0000 0000 0002     ...@............
20400024:	6100 0000                                   .a..

20400028 <BUT2>:
20400028:	1200 400e 000c 0000 001e 0000 0000 4000     ...@...........@
20400038:	6200 0000                                   .b..

2040003c <BUT3>:
2040003c:	0e00 400e 000a 0000 0003 0000 0008 0000     ...@............
2040004c:	6300 0000                                   .c..

20400050 <_impure_ptr>:
20400050:	0058 2040 0000 0000                         X.@ ....

20400058 <impure_data>:
20400058:	0000 0000 0344 2040 03ac 2040 0414 2040     ....D.@ ..@ ..@ 
	...
20400100:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400110:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400480 <__malloc_av_>:
	...
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 

20400888 <__malloc_sbrk_base>:
20400888:	ffff ffff                                   ....

2040088c <__malloc_trim_threshold>:
2040088c:	0000 0002                                   ....

20400890 <__atexit_recursive_mutex>:
20400890:	c8bc 2040                                   ..@ 

20400894 <__global_locale>:
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400954:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400974:	6c31 0040 65c1 0040 0000 0000 7304 0040     1l@..e@......s@.
20400984:	7300 0040 7274 0040 7274 0040 7274 0040     .s@.tr@.tr@.tr@.
20400994:	7274 0040 7274 0040 7274 0040 7274 0040     tr@.tr@.tr@.tr@.
204009a4:	7274 0040 7274 0040 ffff ffff ffff ffff     tr@.tr@.........
204009b4:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009dc:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
