INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/0930_AOI/0930_AOI.srcs/sources_1/new/aoi_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aoi_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/0930_AOI/0930_AOI.srcs/sim_1/new/aoi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aoi_tb
INFO: [VRFC 10-2458] undeclared symbol E, assumed default net type wire [C:/Users/i/0930_AOI/0930_AOI.srcs/sim_1/new/aoi_tb.v:35]
INFO: [VRFC 10-2458] undeclared symbol F, assumed default net type wire [C:/Users/i/0930_AOI/0930_AOI.srcs/sim_1/new/aoi_tb.v:36]
