import chisel3._
import chisel3.util._
import chisel3.Driver

class ALU extends Module {
  

}

object Memory extends App{
    (new chisel3.stage.ChiselStage).emitVerilog(new Memory())
}