5 18 1fd81 5 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (slist4.vcd) 2 -o (slist4.cdd) 2 -v (slist4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 slist4.v 1 27 1 
2 1 0 0 0 0 2 1 100c 0 0 1 1 b
2 2 0 0 0 0 2 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 0 0 0 0 2 1 100c 0 0 1 1 reset
2 4 0 0 0 0 2 29 1008 3 0 1 18 0 1 0 0 0 0
2 5 0 0 0 0 4 2b 1008 2 4 1 18 0 1 0 0 0 0
2 6 5 5 5 70008 9 45 100a 5 0 1 18 0 1 0 0 0 0
2 7 6 6 6 a000e 2 1 100c 0 0 1 1 reset
2 8 6 6 6 60006 2 1 100c 0 0 1 1 b
2 9 6 6 6 6000e 4 9 1188 7 8 1 18 0 1 1 1 0 0
2 10 6 6 6 20002 0 1 1410 0 0 1 1 a
2 11 6 6 6 2000e 4 37 a 9 10
2 12 0 0 0 0 1 1 1008 0 0 1 1 a
2 13 0 0 0 0 1 29 1008 12 0 1 18 0 1 0 0 0 0
2 14 8 8 8 70008 3 45 100a 13 0 1 18 0 1 0 0 0 0
2 15 9 9 9 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 1070005 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 3 1070008 1 0 0 0 1 17 0 1 0 1 0 0
1 reset 3 3 7000b 1 0 0 0 1 17 0 1 0 0 1 0
4 6 1 11 0 6
4 11 6 6 6 6
4 14 1 15 0 14
4 15 6 14 0 14
3 1 main.u$0 "main.u$0" 0 slist4.v 9 13 1 
2 16 10 10 10 7000a 1 0 21004 0 0 1 16 0 0
2 17 10 10 10 30003 0 1 1410 0 0 1 1 b
2 18 10 10 10 3000a 1 37 16 16 17
2 19 11 11 11 40004 1 0 1008 0 0 32 48 1 0
2 20 11 11 11 30004 2 2c 900a 19 0 32 18 0 ffffffff 0 0 0 0
2 21 12 12 12 70007 1 1 1008 0 0 1 1 a
2 22 12 12 12 30003 0 1 1410 0 0 1 1 b
2 23 12 12 12 30007 1 37 1a 21 22
4 18 11 20 20 18
4 20 0 23 0 18
4 23 0 0 0 18
3 1 main.u$1 "main.u$1" 0 slist4.v 15 25 1 
