{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561101405777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561101405777 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stx_4_1ch EP2AGX95EF29I3 " "Selected device EP2AGX95EF29I3 for design \"stx_4_1ch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561101405905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561101405962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561101405962 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561101406804 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX45DF29I3 " "Device EP2AGX45DF29I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561101407208 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF29I3 " "Device EP2AGX65DF29I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561101407208 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29I3 " "Device EP2AGX125EF29I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561101407208 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX190EF29I3 " "Device EP2AGX190EF29I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561101407208 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX260EF29I3 " "Device EP2AGX260EF29I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561101407208 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561101407208 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ AB16 " "Pin ~ALTERA_nCEO~ is reserved at location AB16" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 57119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561101407233 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561101407233 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561101407238 ""}
{ "Info" "IFSAC_FSAC_CLKBUFS_ARE_MERGED" "" "Merged following Clock Control Blocks" { { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:1:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 " "Merged Clock Control Block XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:1:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 with XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26490 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1561101407361 ""} { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:2:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 " "Merged Clock Control Block XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:2:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 with XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26487 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1561101407361 ""} { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:3:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 " "Merged Clock Control Block XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:3:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 with XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26484 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1561101407361 ""}  } {  } 0 176449 "Merged following Clock Control Blocks" 0 0 "Fitter" 0 -1 1561101407361 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561101408048 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "10 " "Following 10 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "XCVR_Ref_Clock_internal XCVR_Ref_Clock_internal(n) " "Pin \"XCVR_Ref_Clock_internal\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"XCVR_Ref_Clock_internal(n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { XCVR_Ref_Clock_internal } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XCVR_Ref_Clock_internal" } { 0 "XCVR_Ref_Clock_internal(n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1509 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { XCVR_Ref_Clock_internal(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101408825 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TX_ser_bnak\[0\]\[0\] TX_ser_bnak\[0\]\[0\](n) " "Pin \"TX_ser_bnak\[0\]\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TX_ser_bnak\[0\]\[0\](n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[0\]" } { 0 "TX_ser_bnak\[0\]\[0\](n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1504 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101408825 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TX_ser_bnak\[0\]\[1\] TX_ser_bnak\[0\]\[1\](n) " "Pin \"TX_ser_bnak\[0\]\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TX_ser_bnak\[0\]\[1\](n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[1\]" } { 0 "TX_ser_bnak\[0\]\[1\](n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1505 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101408825 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TX_ser_bnak\[0\]\[2\] TX_ser_bnak\[0\]\[2\](n) " "Pin \"TX_ser_bnak\[0\]\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TX_ser_bnak\[0\]\[2\](n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[2\]" } { 0 "TX_ser_bnak\[0\]\[2\](n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1506 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101408825 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TX_ser_bnak\[0\]\[3\] TX_ser_bnak\[0\]\[3\](n) " "Pin \"TX_ser_bnak\[0\]\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TX_ser_bnak\[0\]\[3\](n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[3\]" } { 0 "TX_ser_bnak\[0\]\[3\](n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1507 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101408825 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "XCVR_Ref_Clock_external XCVR_Ref_Clock_external(n) " "Pin \"XCVR_Ref_Clock_external\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"XCVR_Ref_Clock_external(n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { XCVR_Ref_Clock_external } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XCVR_Ref_Clock_external" } { 0 "XCVR_Ref_Clock_external(n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1508 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { XCVR_Ref_Clock_external(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101408825 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "RX_ser_bank\[0\]\[0\] RX_ser_bank\[0\]\[0\](n) " "Pin \"RX_ser_bank\[0\]\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"RX_ser_bank\[0\]\[0\](n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[0\]" } { 0 "RX_ser_bank\[0\]\[0\](n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1500 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101408825 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "RX_ser_bank\[0\]\[1\] RX_ser_bank\[0\]\[1\](n) " "Pin \"RX_ser_bank\[0\]\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"RX_ser_bank\[0\]\[1\](n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[1\]" } { 0 "RX_ser_bank\[0\]\[1\](n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1501 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101408825 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "RX_ser_bank\[0\]\[2\] RX_ser_bank\[0\]\[2\](n) " "Pin \"RX_ser_bank\[0\]\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"RX_ser_bank\[0\]\[2\](n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[2\]" } { 0 "RX_ser_bank\[0\]\[2\](n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1502 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101408825 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "RX_ser_bank\[0\]\[3\] RX_ser_bank\[0\]\[3\](n) " "Pin \"RX_ser_bank\[0\]\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"RX_ser_bank\[0\]\[3\](n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[3\]" } { 0 "RX_ser_bank\[0\]\[3\](n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101408825 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1561101408825 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "204 224 " "No exact pin location assignment(s) for 204 pins of 224 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1561101409380 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1675 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1561101409429 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1823 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1561101409429 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" { { "Info" "IFHSSI_FHSSI_MERGING_SUCCESS" "GXB Central control unit XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0 " "Successfully optimized the GXB associated with the \"GXB Central control unit\" \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0\"" { { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs0 0 " "\"GXB Receiver channel PCS\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs0\" on channel 0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2073 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 11019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs1 1 " "\"GXB Receiver channel PCS\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs1\" on channel 1" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2220 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 11446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs2 2 " "\"GXB Receiver channel PCS\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs2\" on channel 2" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2367 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 11873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs3 3 " "\"GXB Receiver channel PCS\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs3\" on channel 3" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2514 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 12300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma0 0 " "\"GXB Receiver channel PMA\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma0\" on channel 0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2655 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 12729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma1 1 " "\"GXB Receiver channel PMA\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma1\" on channel 1" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2715 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 13057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma2 2 " "\"GXB Receiver channel PMA\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma2\" on channel 2" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2775 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 13385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma3 3 " "\"GXB Receiver channel PMA\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma3\" on channel 3" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2835 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 13713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0 0 " "\"GXB PLL\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\" on channel 0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1908 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 9488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll1 1 " "\"GXB PLL\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll1\" on channel 1" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1941 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 9796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll2 2 " "\"GXB PLL\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll2\" on channel 2" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1974 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 10104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll3 3 " "\"GXB PLL\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll3\" on channel 3" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2007 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 10412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0 0 " "\"GXB Transmitter channel PCS\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0\" on channel 0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2900 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 14039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs1 1 " "\"GXB Transmitter channel PCS\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs1\" on channel 1" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2976 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 14210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs2 2 " "\"GXB Transmitter channel PCS\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs2\" on channel 2" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3052 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 14381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs3 3 " "\"GXB Transmitter channel PCS\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs3\" on channel 3" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3128 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 14552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma0 0 " "\"GXB Transmitter channel PMA\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma0\" on channel 0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3206 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma1 1 " "\"GXB Transmitter channel PMA\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma1\" on channel 1" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma2 2 " "\"GXB Transmitter channel PMA\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma2\" on channel 2" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3334 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma3 3 " "\"GXB Transmitter channel PMA\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma3\" on channel 3" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3398 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Clock Divider XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div0 0 " "\"GXB Clock Divider\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div0\" on channel 0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1682 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Clock Divider XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div1 1 " "\"GXB Clock Divider\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div1\" on channel 1" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1712 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Clock Divider XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div2 2 " "\"GXB Clock Divider\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div2\" on channel 2" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1742 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Clock Divider XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div3 3 " "\"GXB Clock Divider\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div3\" on channel 3" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1772 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Central control unit XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0 " "\"GXB Central control unit\" associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0\" is preserved" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1823 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1561101410582 ""} { "Info" "IFHSSI_FHSSI_MERGING_PLL_PRESERVED_NODE" "GXB PLL XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0 1 " "\"GXB PLL\" associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0\" at logical PLL location 1 is preserved" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2040 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 24838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167016 "\"%1!s!\" associated with node \"%2!s!\" at logical PLL location %3!d! is preserved" 0 0 "Design Software" 0 -1 1561101410582 ""}  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1823 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167013 "Successfully optimized the GXB associated with the \"%1!s!\" \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101410582 ""}  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1561101410582 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y4_N134            " "PCIEHIP_X0_Y4_N134           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y2_N135  XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y2_N135  XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cal_blk0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1675 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y72_N135   " "CALIBRATIONBLOCK_X0_Y72_N135  " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y10_N139               " "CMU_X0_Y10_N139              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG23                      " "PIN_AG23                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y4_N137              " "RXPMA_X0_Y4_N137             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y4_N139              " "RXPCS_X0_Y4_N139             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y4_N135            " "HSSIPLL_X0_Y4_N135           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y4_N136       " "CLOCKDIVIDER_X0_Y4_N136      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y4_N140              " "TXPCS_X0_Y4_N140             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y4_N138              " "TXPMA_X0_Y4_N138             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AE24                      " "PIN_AE24                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG25                      " "PIN_AG25                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y7_N137              " "RXPMA_X0_Y7_N137             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y7_N139              " "RXPCS_X0_Y7_N139             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y7_N135            " "HSSIPLL_X0_Y7_N135           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y7_N136       " "CLOCKDIVIDER_X0_Y7_N136      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y7_N140              " "TXPCS_X0_Y7_N140             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y7_N138              " "TXPMA_X0_Y7_N138             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG27                      " "PIN_AG27                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AE27                      " "PIN_AE27                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y10_N135           " "HSSIPLL_X0_Y10_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y10_N136      " "CLOCKDIVIDER_X0_Y10_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AD25                      " "PIN_AD25                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y13_N135           " "HSSIPLL_X0_Y13_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y13_N136      " "CLOCKDIVIDER_X0_Y13_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC27                      " "PIN_AC27                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N137             " "RXPMA_X0_Y16_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N139             " "RXPCS_X0_Y16_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y16_N135           " "HSSIPLL_X0_Y16_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y16_N136      " "CLOCKDIVIDER_X0_Y16_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N140             " "TXPCS_X0_Y16_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N138             " "TXPMA_X0_Y16_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB25                      " "PIN_AB25                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA27                      " "PIN_AA27                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y19_N137             " "RXPMA_X0_Y19_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y19_N139             " "RXPCS_X0_Y19_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y19_N135           " "HSSIPLL_X0_Y19_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y19_N136      " "CLOCKDIVIDER_X0_Y19_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y19_N140             " "TXPCS_X0_Y19_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y19_N138             " "TXPMA_X0_Y19_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y25                       " "PIN_Y25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y33_N139              XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0 " "CMU_X0_Y33_N139              XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1823 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W27                      RX_ser_bank\[0\]\[0\] " "PIN_W27                      RX_ser_bank\[0\]\[0\]" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[0\]" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y27_N137            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma0 " "RXPMA_X0_Y27_N137            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2655 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 12729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y27_N139            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs0 " "RXPCS_X0_Y27_N139            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2073 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 11019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y27_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0 " "HSSIPLL_X0_Y27_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1908 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 9488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y27_N136     XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div0 " "CLOCKDIVIDER_X0_Y27_N136     XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1682 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y27_N140            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0 " "TXPCS_X0_Y27_N140            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2900 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 14039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y27_N138            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma0 " "TXPMA_X0_Y27_N138            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3206 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V25                      TX_ser_bnak\[0\]\[0\] " "PIN_V25                      TX_ser_bnak\[0\]\[0\]" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[0\]" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U27                      RX_ser_bank\[0\]\[1\] " "PIN_U27                      RX_ser_bank\[0\]\[1\]" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[1\]" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y30_N137            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma1 " "RXPMA_X0_Y30_N137            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma1" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2715 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 13057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y30_N139            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs1 " "RXPCS_X0_Y30_N139            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs1" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2220 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 11446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y30_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll1 " "HSSIPLL_X0_Y30_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll1" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1941 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 9796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y30_N136     XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div1 " "CLOCKDIVIDER_X0_Y30_N136     XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div1" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1712 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y30_N140            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs1 " "TXPCS_X0_Y30_N140            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs1" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2976 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 14210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y30_N138            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma1 " "TXPMA_X0_Y30_N138            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma1" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T25                      TX_ser_bnak\[0\]\[1\] " "PIN_T25                      TX_ser_bnak\[0\]\[1\]" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[1\]" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R27                       " "PIN_R27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y33_N135           " "HSSIPLL_X0_Y33_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y33_N136      " "CLOCKDIVIDER_X0_Y33_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P25                       " "PIN_P25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y36_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0 " "HSSIPLL_X0_Y36_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2040 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 24838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y36_N136      " "CLOCKDIVIDER_X0_Y36_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N27                      RX_ser_bank\[0\]\[2\] " "PIN_N27                      RX_ser_bank\[0\]\[2\]" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[2\]" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y39_N137            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma2 " "RXPMA_X0_Y39_N137            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma2" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2775 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 13385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y39_N139            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs2 " "RXPCS_X0_Y39_N139            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs2" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2367 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 11873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y39_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll2 " "HSSIPLL_X0_Y39_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll2" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1974 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 10104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y39_N136     XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div2 " "CLOCKDIVIDER_X0_Y39_N136     XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div2" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1742 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y39_N140            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs2 " "TXPCS_X0_Y39_N140            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs2" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3052 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 14381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y39_N138            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma2 " "TXPMA_X0_Y39_N138            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma2" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3334 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M25                      TX_ser_bnak\[0\]\[2\] " "PIN_M25                      TX_ser_bnak\[0\]\[2\]" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[2\]" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L27                      RX_ser_bank\[0\]\[3\] " "PIN_L27                      RX_ser_bank\[0\]\[3\]" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[3\]" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y42_N137            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma3 " "RXPMA_X0_Y42_N137            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma3" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2835 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 13713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y42_N139            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs3 " "RXPCS_X0_Y42_N139            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs3" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2514 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 12300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y42_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll3 " "HSSIPLL_X0_Y42_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll3" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2007 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 10412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y42_N136     XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div3 " "CLOCKDIVIDER_X0_Y42_N136     XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|ch_clk_div3" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1772 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y42_N140            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs3 " "TXPCS_X0_Y42_N140            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs3" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3128 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 14552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y42_N138            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma3 " "TXPMA_X0_Y42_N138            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma3" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3398 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K25                      TX_ser_bnak\[0\]\[3\] " "PIN_K25                      TX_ser_bnak\[0\]\[3\]" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[3\]" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL2 " "Atoms placed to IOBANK_QL2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y56_N139               " "CMU_X0_Y56_N139              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J27                       " "PIN_J27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N137             " "RXPMA_X0_Y50_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N139             " "RXPCS_X0_Y50_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y50_N135           " "HSSIPLL_X0_Y50_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y50_N136      " "CLOCKDIVIDER_X0_Y50_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N140             " "TXPCS_X0_Y50_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N138             " "TXPMA_X0_Y50_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H25                       " "PIN_H25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_G27                       " "PIN_G27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y53_N137             " "RXPMA_X0_Y53_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y53_N139             " "RXPCS_X0_Y53_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y53_N135           " "HSSIPLL_X0_Y53_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y53_N136      " "CLOCKDIVIDER_X0_Y53_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y53_N140             " "TXPCS_X0_Y53_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y53_N138             " "TXPMA_X0_Y53_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_F25                       " "PIN_F25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_E27                       " "PIN_E27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y56_N135           " "HSSIPLL_X0_Y56_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y56_N136      " "CLOCKDIVIDER_X0_Y56_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D25                       " "PIN_D25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y59_N135           " "HSSIPLL_X0_Y59_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y59_N136      " "CLOCKDIVIDER_X0_Y59_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_C27                       " "PIN_C27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y62_N137             " "RXPMA_X0_Y62_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y62_N139             " "RXPCS_X0_Y62_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y62_N135           " "HSSIPLL_X0_Y62_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y62_N136      " "CLOCKDIVIDER_X0_Y62_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y62_N140             " "TXPCS_X0_Y62_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y62_N138             " "TXPMA_X0_Y62_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B26                       " "PIN_B26                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B24                       " "PIN_B24                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y65_N137             " "RXPMA_X0_Y65_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y65_N139             " "RXPCS_X0_Y65_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y65_N135           " "HSSIPLL_X0_Y65_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y65_N136      " "CLOCKDIVIDER_X0_Y65_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y65_N140             " "TXPCS_X0_Y65_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y65_N138             " "TXPMA_X0_Y65_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D23                       " "PIN_D23                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1561101410751 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1561101410751 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal " "Entity alt_cal" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\] " "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\] " "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\] " "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\] " "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561101412398 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1561101412398 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stx_4_1ch.sdc " "Synopsys Design Constraints File file not found: 'stx_4_1ch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561101412588 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_Ref_Clock_external " "Node: XCVR_Ref_Clock_external was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout XCVR_Ref_Clock_external " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout is being clocked by XCVR_Ref_Clock_external" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561101412623 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561101412623 "|XCVR_TOP|XCVR_Ref_Clock_external"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataa  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561101412630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datab  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561101412630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataa  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561101412630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datab  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561101412630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataa  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561101412630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datab  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561101412630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataa  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561101412630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datab  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561101412630 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1561101412630 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561101412716 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1561101412716 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101412734 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll3\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll3\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101412734 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll2\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll2\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101412734 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101412734 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101412734 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1561101412734 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1561101412735 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561101412735 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561101412735 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0_clk " "  20.000 alt_cal_edge_detect_ff0_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561101412735 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0q_clk " "  20.000 alt_cal_edge_detect_ff0q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561101412735 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1_clk " "  20.000 alt_cal_edge_detect_ff1_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561101412735 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1q_clk " "  20.000 alt_cal_edge_detect_ff1q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561101412735 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561101412735 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1561101412735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_clkout\[0\] (placed in TXPCS_X0_Y27_N140) " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_clkout\[0\] (placed in TXPCS_X0_Y27_N140)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Global Clock CLKCTRL_G3 " "Automatically promoted XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 1511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415468 ""}  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2900 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 14039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_clkout (placed in RXPCS_X0_Y27_N139) " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_clkout (placed in RXPCS_X0_Y27_N139)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Periphery Clock CLKCTRL_X0_Y27_N127 " "Automatically promoted XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to use location or clock signal Periphery Clock CLKCTRL_X0_Y27_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Periphery Clock 0 0 41 37 " "Assigned fan-out of node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to Periphery Clock region from (0, 0) to (41, 37)" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1561101415468 ""}  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415468 ""}  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2073 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 11019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs1_clkout (placed in RXPCS_X0_Y30_N139) " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs1_clkout (placed in RXPCS_X0_Y30_N139)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:1:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Periphery Clock CLKCTRL_X0_Y32_N127 " "Automatically promoted XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:1:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to use location or clock signal Periphery Clock CLKCTRL_X0_Y32_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:1:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Periphery Clock 0 0 41 37 " "Assigned fan-out of node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:1:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to Periphery Clock region from (0, 0) to (41, 37)" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2220 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 11446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs2_clkout (placed in RXPCS_X0_Y39_N139) " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs2_clkout (placed in RXPCS_X0_Y39_N139)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:2:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Periphery Clock CLKCTRL_X0_Y38_N127 " "Automatically promoted XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:2:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to use location or clock signal Periphery Clock CLKCTRL_X0_Y38_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:2:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Periphery Clock 0 38 41 74 " "Assigned fan-out of node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:2:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to Periphery Clock region from (0, 38) to (41, 74)" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2367 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 11873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs3_clkout (placed in RXPCS_X0_Y42_N139) " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs3_clkout (placed in RXPCS_X0_Y42_N139)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:3:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Periphery Clock CLKCTRL_X0_Y42_N127 " "Automatically promoted XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:3:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to use location or clock signal Periphery Clock CLKCTRL_X0_Y42_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:3:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Periphery Clock 0 38 41 74 " "Assigned fan-out of node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:3:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to Periphery Clock region from (0, 38) to (41, 74)" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 26472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2514 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 12300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_Ref_Clock_external~input (placed in PIN AE15 (CLK6, DIFFCLK_0p)) " "Automatically promoted node XCVR_Ref_Clock_external~input (placed in PIN AE15 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0 " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2040 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 24838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415469 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 56877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 30788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w0_n0_mux_dataout  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w0_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[0\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[0\]" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 2156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415469 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "db/mux_snc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/mux_snc.tdf" 37 2 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 1959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w1_n0_mux_dataout  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w1_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[1\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[1\]" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 2157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415469 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "db/mux_snc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/mux_snc.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 1960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w2_n0_mux_dataout  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w2_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[2\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[2\]" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 2158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415469 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "db/mux_snc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/mux_snc.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 1961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w3_n0_mux_dataout  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w3_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[3\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[3\]" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 2159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415469 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "db/mux_snc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/db/mux_snc.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 1962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 45482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 41447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 41443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 45689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415469 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561101415469 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 43021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 52753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 49948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 49944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 639 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 49945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561101415470 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 50946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|ch_sync_buffer_2ch:ch_sync_buf_2ch_01\|sync_process~0  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|ch_sync_buffer_2ch:ch_sync_buf_2ch_01\|sync_process~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415470 ""}  } { { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 28947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|ch_sync_buffer_2ch:ch_sync_buf_2ch_23\|sync_process~0  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|ch_sync_buffer_2ch:ch_sync_buf_2ch_23\|sync_process~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415470 ""}  } { { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 28957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:GP01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:GP01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:GP01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 34274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:GP01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 31891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:GP01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 31887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:GP01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 639 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 31888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561101415470 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 32948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:GP23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:GP23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:GP23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 39121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:GP23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 36719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:GP23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 36715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:GP23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 639 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 36716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561101415470 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 37528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:2:traffic\|Tx_procedure~0  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:2:traffic\|Tx_procedure~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|TX_K\[0\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|TX_K\[0\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/traffic.vhd" 119 0 0 } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|TX_K\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:1:traffic\|TX_K\[0\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:1:traffic\|TX_K\[0\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/traffic.vhd" 119 0 0 } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:1:traffic\|TX_K\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:2:traffic\|TX_K\[0\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:2:traffic\|TX_K\[0\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/traffic.vhd" 119 0 0 } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:2:traffic\|TX_K\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:3:traffic\|TX_K\[0\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:3:traffic\|TX_K\[0\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/traffic.vhd" 119 0 0 } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:3:traffic\|TX_K\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[0\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[0\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 1714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[10\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[10\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 1704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[11\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[11\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 1703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[12\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[12\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 1702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[13\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[13\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 1701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[14\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[14\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 1700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1561101415470 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561101415470 ""}  } { { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 28946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 56439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 55439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 55436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 639 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 55437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561101415471 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561101415471 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 55591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|FRAME_GEN:\\Data_gen_loop:0:judg_if_data_is_internal:Data_gen\|TxData_cnt~0  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|FRAME_GEN:\\Data_gen_loop:0:judg_if_data_is_internal:Data_gen\|TxData_cnt~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561101415471 ""}  } { { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 29911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561101415471 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561101417532 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561101417557 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561101417559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561101417592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561101417649 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561101417699 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561101417699 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561101417726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561101418320 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1561101418346 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561101418346 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "204 unused 2.5V 64 140 0 " "Number of I/O pins in group: 204 (unused VREF, 2.5V VCCIO, 64 input, 140 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1561101418358 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1561101418358 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1561101418358 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL2 does not use undetermined 0 0 " "I/O bank number QL2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561101418361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 16 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561101418361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561101418361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561101418361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 4 50 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561101418361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 72 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561101418361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 64 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561101418361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 2 48 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561101418361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 1 68 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561101418361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use 3.3V 8 48 " "I/O bank number 8A does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561101418361 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 4 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561101418361 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1561101418361 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1561101418361 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1675 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1561101418536 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1823 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 15976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1561101418536 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0 0 " "PLL \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2040 -1 0 } } { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3571 0 0 } } { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_8B10B_interconnect.vhd" 174 0 0 } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 94 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1561101419315 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101419673 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1561101419702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561101423670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101428025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561101428328 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561101433403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101433403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561101435668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X12_Y25 X23_Y36 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y25 to location X23_Y36" {  } { { "loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y25 to location X23_Y36"} { { 12 { 0 ""} 12 25 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561101446285 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561101446285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561101447734 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1561101447734 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561101447734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101447736 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.21 " "Total time spent on timing analysis during the Fitter is 4.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561101454263 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561101469857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561101471386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561101471438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561101473010 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:25 " "Fitter post-fit operations ending: elapsed time is 00:00:25" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101479877 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0 0 " "PLL \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2040 -1 0 } } { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3571 0 0 } } { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_8B10B_interconnect.vhd" 174 0 0 } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 94 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1561101480439 ""}
{ "Warning" "WFIOMGR_FIOMGR_INTERNAL_CLAMPING_DIODE_HAS_HIGHER_DC_ON_CURRENT_TOP_LEVEL" "2 " "Following 2 pins have internal clamping diode turned on, which can result in higher DC on-current" { { "Warning" "WFIOMGR_FIOMGR_INTERNAL_CLAMPING_DIODE_HAS_HIGHER_DC_ON_CURRENT" "VCCIO7A 3.3-V LVCMOS init_clk 2.5V " "Pin init_clk with I/O standard 3.3-V LVCMOS has internal clamping diode turned on which will result in higher DC on-current because I/O bank VCCIO7A has 2.5V VCCIO" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { init_clk } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "init_clk" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169164 "Pin %3!s! with I/O standard %2!s! has internal clamping diode turned on which will result in higher DC on-current because I/O bank %1!s! has %4!s! VCCIO" 0 0 "Design Software" 0 -1 1561101482628 ""} { "Warning" "WFIOMGR_FIOMGR_INTERNAL_CLAMPING_DIODE_HAS_HIGHER_DC_ON_CURRENT" "VCCIO3A 3.3-V LVCMOS RST_N_in 2.5V " "Pin RST_N_in with I/O standard 3.3-V LVCMOS has internal clamping diode turned on which will result in higher DC on-current because I/O bank VCCIO3A has 2.5V VCCIO" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RST_N_in } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RST_N_in" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169164 "Pin %3!s! with I/O standard %2!s! has internal clamping diode turned on which will result in higher DC on-current because I/O bank %1!s! has %4!s! VCCIO" 0 0 "Design Software" 0 -1 1561101482628 ""}  } {  } 0 169179 "Following %1!d! pins have internal clamping diode turned on, which can result in higher DC on-current" 0 0 "Fitter" 0 -1 1561101482628 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Arria II GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Arria II GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "init_clk 3.3-V LVCMOS D14 " "Pin init_clk uses I/O standard 3.3-V LVCMOS at D14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { init_clk } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "init_clk" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561101482628 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_N_in 3.3-V LVCMOS AA16 " "Pin RST_N_in uses I/O standard 3.3-V LVCMOS at AA16" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RST_N_in } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RST_N_in" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/src/XCVR_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561101482628 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1561101482628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/output_files/stx_4_1ch.fit.smsg " "Generated suppressed messages file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/mergerGP_Final/U1/output_files/stx_4_1ch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561101484100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2114 " "Peak virtual memory: 2114 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561101488127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 21 15:18:08 2019 " "Processing ended: Fri Jun 21 15:18:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561101488127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561101488127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561101488127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561101488127 ""}
