[
 {
  "datasets": [
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_1HG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_1HG.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_1HG", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6PT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6PT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6PT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6PT", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6P8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6P8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6P8.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6P8", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6SM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6SM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6SM.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6SM", 
        "params": {
         "area": "56.3", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.33", 
         "mre%": "0.91", 
         "pwr": "0.021", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6S4_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6S4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6S4.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6S4", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "85.74", 
         "mae%": "0.68", 
         "mre%": "1.80", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6R6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6R6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6R6.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6R6", 
        "params": {
         "area": "28.2", 
         "delay": "0.27", 
         "ep%": "94.14", 
         "mae%": "1.05", 
         "mre%": "2.93", 
         "pwr": "0.012", 
         "wce%": "3.12", 
         "wcre%": "800.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0TP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0TP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0TP", 
        "params": {
         "area": "25.8", 
         "delay": "0.24", 
         "ep%": "96.97", 
         "mae%": "1.97", 
         "mre%": "6.16", 
         "pwr": "0.0095", 
         "wce%": "6.25", 
         "wcre%": "3100.00"
        }, 
        "references": [
         2
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_00M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_00M.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_00M", 
        "params": {
         "area": "15.0", 
         "delay": "0.17", 
         "ep%": "98.77", 
         "mae%": "4.92", 
         "mre%": "14.58", 
         "pwr": "0.0046", 
         "wce%": "17.97", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_02Y.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_02Y.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_02Y", 
        "params": {
         "area": "8.0", 
         "delay": "0.11", 
         "ep%": "99.45", 
         "mae%": "9.88", 
         "mre%": "24.87", 
         "pwr": "0.0015", 
         "wce%": "30.47", 
         "wcre%": "6900.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_0UK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0UK.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0UK", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.77", 
         "mae%": "19.67", 
         "mre%": "49.16", 
         "pwr": "0.000", 
         "wce%": "50.39", 
         "wcre%": "6300.00"
        }, 
        "references": [
         2
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993", 
       "V. MRAZEK. Optimization of BDD-based Approximation Error Metrics Calculations. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI '22). Paphos: Institute of Electrical and Electronics Engineers, 2022, pp. 86-91. ISBN 978-1-6654-6605-9."
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_1HG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_1HG.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_1HG", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_2AM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_2AM.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_2AM", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.028", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_05G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_05G.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_05G", 
        "params": {
         "area": "52.6", 
         "delay": "0.47", 
         "ep%": "75.00", 
         "mae%": "0.21", 
         "mre%": "0.61", 
         "pwr": "0.023", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_6LG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6LG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6LG.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6LG", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "87.50", 
         "mae%": "0.45", 
         "mre%": "1.23", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "300.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_4M7_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_4M7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_4M7.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_4M7", 
        "params": {
         "area": "53.0", 
         "delay": "0.42", 
         "ep%": "93.75", 
         "mae%": "0.88", 
         "mre%": "2.54", 
         "pwr": "0.016", 
         "wce%": "2.34", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_2J3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_2J3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_2J3", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "99.61", 
         "mae%": "2.44", 
         "mre%": "6.73", 
         "pwr": "0.012", 
         "wce%": "4.88", 
         "wcre%": "312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_3RE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_3RE.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_3RE", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "98.44", 
         "mae%": "3.40", 
         "mre%": "9.24", 
         "pwr": "0.0075", 
         "wce%": "9.96", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0E2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0E2.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0E2", 
        "params": {
         "area": "8.9", 
         "delay": "0.12", 
         "ep%": "99.22", 
         "mae%": "6.45", 
         "mre%": "16.82", 
         "pwr": "0.0032", 
         "wce%": "16.60", 
         "wcre%": "125.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_0D0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0D0.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0D0", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.61", 
         "mae%": "14.06", 
         "mre%": "35.29", 
         "pwr": "0.000", 
         "wce%": "42.38", 
         "wcre%": "1300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_1HG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_1HG.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_1HG", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6PT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6PT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6PT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6PT", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6P8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6P8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6P8.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6P8", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6K6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6K6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6K6.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6K6", 
        "params": {
         "area": "48.3", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.35", 
         "mre%": "0.94", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6QU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6QU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6QU.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6QU", 
        "params": {
         "area": "37.1", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.78", 
         "mre%": "2.08", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_108.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_108.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_108", 
        "params": {
         "area": "32.9", 
         "delay": "0.24", 
         "ep%": "89.45", 
         "mae%": "1.64", 
         "mre%": "4.28", 
         "pwr": "0.011", 
         "wce%": "6.05", 
         "wcre%": "800.00"
        }, 
        "references": [
         2
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_3RE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_3RE.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_3RE", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "98.44", 
         "mae%": "3.40", 
         "mre%": "9.24", 
         "pwr": "0.0075", 
         "wce%": "9.96", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0JM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0JM.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0JM", 
        "params": {
         "area": "8.0", 
         "delay": "0.11", 
         "ep%": "99.33", 
         "mae%": "9.00", 
         "mre%": "22.62", 
         "pwr": "0.0015", 
         "wce%": "29.10", 
         "wcre%": "6400.00"
        }, 
        "references": [
         2
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0UK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0UK.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0UK", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.77", 
         "mae%": "19.67", 
         "mre%": "49.16", 
         "pwr": "0.000", 
         "wce%": "50.39", 
         "wcre%": "6300.00"
        }, 
        "references": [
         2
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993", 
       "V. MRAZEK. Optimization of BDD-based Approximation Error Metrics Calculations. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI '22). Paphos: Institute of Electrical and Electronics Engineers, 2022, pp. 86-91. ISBN 978-1-6654-6605-9."
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_1HG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_1HG.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_1HG", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6PT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6PT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6PT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6PT", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6MZ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6MZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6MZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6MZ", 
        "params": {
         "area": "63.8", 
         "delay": "0.47", 
         "ep%": "34.38", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.026", 
         "wce%": "0.98", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0NH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0NH.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0NH", 
        "params": {
         "area": "65.7", 
         "delay": "0.39", 
         "ep%": "46.88", 
         "mae%": "0.39", 
         "mre%": "1.04", 
         "pwr": "0.023", 
         "wce%": "1.56", 
         "wcre%": "66.67"
        }, 
        "references": [
         2
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0NS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0NS.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0NS", 
        "params": {
         "area": "56.8", 
         "delay": "0.31", 
         "ep%": "57.81", 
         "mae%": "0.74", 
         "mre%": "1.89", 
         "pwr": "0.019", 
         "wce%": "3.71", 
         "wcre%": "50.00"
        }, 
        "references": [
         2
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0NQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0NQ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0NQ", 
        "params": {
         "area": "65.2", 
         "delay": "0.24", 
         "ep%": "59.96", 
         "mae%": "1.54", 
         "mre%": "3.76", 
         "pwr": "0.018", 
         "wce%": "8.59", 
         "wcre%": "66.67"
        }, 
        "references": [
         2
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0PA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0PA.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0PA", 
        "params": {
         "area": "45.5", 
         "delay": "0.24", 
         "ep%": "78.91", 
         "mae%": "1.56", 
         "mre%": "3.97", 
         "pwr": "0.014", 
         "wce%": "6.25", 
         "wcre%": "400.00"
        }, 
        "references": [
         2
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0PL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0PL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0PL", 
        "params": {
         "area": "35.2", 
         "delay": "0.17", 
         "ep%": "89.23", 
         "mae%": "3.20", 
         "mre%": "7.47", 
         "pwr": "0.0092", 
         "wce%": "19.34", 
         "wcre%": "1000.00"
        }, 
        "references": [
         2
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0UK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0UK.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0UK", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.77", 
         "mae%": "19.67", 
         "mre%": "49.16", 
         "pwr": "0.000", 
         "wce%": "50.39", 
         "wcre%": "6300.00"
        }, 
        "references": [
         2
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993", 
       "V. MRAZEK. Optimization of BDD-based Approximation Error Metrics Calculations. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI '22). Paphos: Institute of Electrical and Electronics Engineers, 2022, pp. 86-91. ISBN 978-1-6654-6605-9."
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_1HG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_1HG.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_1HG", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6PT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6PT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6PT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6PT", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_2AM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_2AM.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_2AM", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.028", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6TH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6TH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6TH.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6TH", 
        "params": {
         "area": "50.7", 
         "delay": "0.47", 
         "ep%": "76.56", 
         "mae%": "0.23", 
         "mre%": "0.68", 
         "pwr": "0.023", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6LG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6LG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6LG.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6LG", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "87.50", 
         "mae%": "0.45", 
         "mre%": "1.23", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "300.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_6FT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_6FT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_6FT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_6FT", 
        "params": {
         "area": "34.7", 
         "delay": "0.31", 
         "ep%": "93.75", 
         "mae%": "0.90", 
         "mre%": "2.47", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "800.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_2LL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_2LL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_2LL", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "96.88", 
         "mae%": "1.64", 
         "mre%": "4.57", 
         "pwr": "0.012", 
         "wce%": "4.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_3RE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_3RE.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_3RE", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "98.44", 
         "mae%": "3.40", 
         "mre%": "9.24", 
         "pwr": "0.0075", 
         "wce%": "9.96", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0E2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0E2.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0E2", 
        "params": {
         "area": "8.9", 
         "delay": "0.12", 
         "ep%": "99.22", 
         "mae%": "6.45", 
         "mre%": "16.82", 
         "pwr": "0.0032", 
         "wce%": "16.60", 
         "wcre%": "125.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_02Y.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_02Y.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_02Y", 
        "params": {
         "area": "8.0", 
         "delay": "0.11", 
         "ep%": "99.45", 
         "mae%": "9.88", 
         "mre%": "24.87", 
         "pwr": "0.0015", 
         "wce%": "30.47", 
         "wcre%": "6900.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_0UK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0UK.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0UK", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.77", 
         "mae%": "19.67", 
         "mre%": "49.16", 
         "pwr": "0.000", 
         "wce%": "50.39", 
         "wcre%": "6300.00"
        }, 
        "references": [
         2
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993", 
       "V. MRAZEK. Optimization of BDD-based Approximation Error Metrics Calculations. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI '22). Paphos: Institute of Electrical and Electronics Engineers, 2022, pp. 86-91. ISBN 978-1-6654-6605-9."
      ]
     }
    ], 
    "description": "8-bit unsigned adders", 
    "folder": "adders/8_unsigned", 
    "items": 48, 
    "signed": false
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_2UF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2UF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2UF.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2UF", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_39N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_39N.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_39N", 
        "params": {
         "area": "97.1", 
         "delay": "0.88", 
         "ep%": "50.00", 
         "mae%": "0.0061", 
         "mre%": "0.017", 
         "pwr": "0.047", 
         "wce%": "0.012", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_4TF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_4TF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_4TF.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_4TF", 
        "params": {
         "area": "88.2", 
         "delay": "0.80", 
         "ep%": "81.25", 
         "mae%": "0.018", 
         "mre%": "0.051", 
         "pwr": "0.042", 
         "wce%": "0.049", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_2KC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2KC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2KC.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2KC", 
        "params": {
         "area": "71.3", 
         "delay": "0.68", 
         "ep%": "96.88", 
         "mae%": "0.049", 
         "mre%": "0.14", 
         "pwr": "0.036", 
         "wce%": "0.098", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_3UT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_3UT.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_3UT", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "97.22", 
         "mae%": "0.13", 
         "mre%": "0.37", 
         "pwr": "0.028", 
         "wce%": "0.44", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_2UH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2UH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2UH.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2UH", 
        "params": {
         "area": "44.6", 
         "delay": "0.43", 
         "ep%": "99.95", 
         "mae%": "0.39", 
         "mre%": "1.08", 
         "pwr": "0.021", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0PX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0PX.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0PX", 
        "params": {
         "area": "46.9", 
         "delay": "0.32", 
         "ep%": "99.57", 
         "mae%": "0.98", 
         "mre%": "2.64", 
         "pwr": "0.016", 
         "wce%": "3.78", 
         "wcre%": "6300.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0G8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0G8.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0G8", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075", 
         "wce%": "7.71", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_38J_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_38J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_38J.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_38J", 
        "params": {
         "area": "8.9", 
         "delay": "0.12", 
         "ep%": "100.00", 
         "mae%": "6.25", 
         "mre%": "16.24", 
         "pwr": "0.0032", 
         "wce%": "12.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_28B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_28B.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_28B", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.64", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. MRAZEK. Optimization of BDD-based Approximation Error Metrics Calculations. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI '22). Paphos: Institute of Electrical and Electronics Engineers, 2022, pp. 86-91. ISBN 978-1-6654-6605-9."
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_2UF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2UF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2UF.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2UF", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_4NT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_4NT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_4NT.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_4NT", 
        "params": {
         "area": "91.5", 
         "delay": "0.84", 
         "ep%": "75.00", 
         "mae%": "0.012", 
         "mre%": "0.034", 
         "pwr": "0.045", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0C9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0C9.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0C9", 
        "params": {
         "area": "80.3", 
         "delay": "0.76", 
         "ep%": "87.50", 
         "mae%": "0.026", 
         "mre%": "0.07", 
         "pwr": "0.041", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_0JK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0JK.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0JK", 
        "params": {
         "area": "62.4", 
         "delay": "0.60", 
         "ep%": "96.88", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.031", 
         "wce%": "0.21", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_22J_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_22J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_22J.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_22J", 
        "params": {
         "area": "53.5", 
         "delay": "0.51", 
         "ep%": "99.90", 
         "mae%": "0.20", 
         "mre%": "0.54", 
         "pwr": "0.026", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_06R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_06R.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_06R", 
        "params": {
         "area": "44.6", 
         "delay": "0.43", 
         "ep%": "99.22", 
         "mae%": "0.46", 
         "mre%": "1.26", 
         "pwr": "0.021", 
         "wce%": "1.34", 
         "wcre%": "101.56"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_2L1_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2L1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2L1.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2L1", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "99.99", 
         "mae%": "1.56", 
         "mre%": "4.27", 
         "pwr": "0.012", 
         "wce%": "3.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0G8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0G8.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0G8", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075", 
         "wce%": "7.71", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_28B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_28B.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_28B", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.64", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_2UF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2UF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2UF.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2UF", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_39N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_39N.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_39N", 
        "params": {
         "area": "97.1", 
         "delay": "0.88", 
         "ep%": "50.00", 
         "mae%": "0.0061", 
         "mre%": "0.017", 
         "pwr": "0.047", 
         "wce%": "0.012", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0C9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0C9.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0C9", 
        "params": {
         "area": "80.3", 
         "delay": "0.76", 
         "ep%": "87.50", 
         "mae%": "0.026", 
         "mre%": "0.07", 
         "pwr": "0.041", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_3L3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_3L3.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_3L3", 
        "params": {
         "area": "68.5", 
         "delay": "0.63", 
         "ep%": "94.92", 
         "mae%": "0.073", 
         "mre%": "0.20", 
         "pwr": "0.032", 
         "wce%": "0.22", 
         "wcre%": "1600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0AZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0AZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0AZ", 
        "params": {
         "area": "54.9", 
         "delay": "0.47", 
         "ep%": "97.84", 
         "mae%": "0.21", 
         "mre%": "0.58", 
         "pwr": "0.024", 
         "wce%": "0.82", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_0B6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0B6.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0B6", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "99.28", 
         "mae%": "0.50", 
         "mre%": "1.39", 
         "pwr": "0.019", 
         "wce%": "1.67", 
         "wcre%": "9600.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_3R0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_3R0.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_3R0", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "99.81", 
         "mae%": "1.62", 
         "mre%": "4.44", 
         "pwr": "0.012", 
         "wce%": "4.49", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0G8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0G8.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0G8", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075", 
         "wce%": "7.71", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_28B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_28B.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_28B", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.64", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_2UF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2UF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2UF.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2UF", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0UZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0UZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0UZ", 
        "params": {
         "area": "105.6", 
         "delay": "0.80", 
         "ep%": "25.00", 
         "mae%": "0.0098", 
         "mre%": "0.025", 
         "pwr": "0.047", 
         "wce%": "0.049", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0Z5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0Z5.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0Z5", 
        "params": {
         "area": "110.3", 
         "delay": "0.47", 
         "ep%": "36.72", 
         "mae%": "0.19", 
         "mre%": "0.52", 
         "pwr": "0.046", 
         "wce%": "0.78", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0LN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0LN.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0LN", 
        "params": {
         "area": "108.4", 
         "delay": "0.62", 
         "ep%": "39.84", 
         "mae%": "0.046", 
         "mre%": "0.13", 
         "pwr": "0.044", 
         "wce%": "0.24", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_187.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_187.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_187", 
        "params": {
         "area": "100.4", 
         "delay": "0.47", 
         "ep%": "49.22", 
         "mae%": "0.24", 
         "mre%": "0.65", 
         "pwr": "0.043", 
         "wce%": "0.78", 
         "wcre%": "66.67"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0ZP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0ZP.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0ZP", 
        "params": {
         "area": "96.2", 
         "delay": "0.63", 
         "ep%": "58.98", 
         "mae%": "0.048", 
         "mre%": "0.13", 
         "pwr": "0.038", 
         "wce%": "0.29", 
         "wcre%": "66.67"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_103.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_103.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_103", 
        "params": {
         "area": "93.9", 
         "delay": "0.47", 
         "ep%": "69.53", 
         "mae%": "0.22", 
         "mre%": "0.60", 
         "pwr": "0.036", 
         "wce%": "0.81", 
         "wcre%": "200.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0AF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0AF.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0AF", 
        "params": {
         "area": "92.5", 
         "delay": "0.45", 
         "ep%": "89.56", 
         "mae%": "6.35", 
         "mre%": "16.19", 
         "pwr": "0.033", 
         "wce%": "14.55", 
         "wcre%": "4000.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_28B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_28B.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_28B", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.64", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. MRAZEK. Optimization of BDD-based Approximation Error Metrics Calculations. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI '22). Paphos: Institute of Electrical and Electronics Engineers, 2022, pp. 86-91. ISBN 978-1-6654-6605-9."
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_2UF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2UF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2UF.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2UF", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_4NT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_4NT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_4NT.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_4NT", 
        "params": {
         "area": "91.5", 
         "delay": "0.84", 
         "ep%": "75.00", 
         "mae%": "0.012", 
         "mre%": "0.034", 
         "pwr": "0.045", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_50U_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_50U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_50U.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_50U", 
        "params": {
         "area": "72.7", 
         "delay": "0.68", 
         "ep%": "90.62", 
         "mae%": "0.037", 
         "mre%": "0.10", 
         "pwr": "0.036", 
         "wce%": "0.098", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_3K3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_3K3.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_3K3", 
        "params": {
         "area": "62.4", 
         "delay": "0.60", 
         "ep%": "96.88", 
         "mae%": "0.10", 
         "mre%": "0.28", 
         "pwr": "0.031", 
         "wce%": "0.24", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0AZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0AZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0AZ", 
        "params": {
         "area": "54.9", 
         "delay": "0.47", 
         "ep%": "97.84", 
         "mae%": "0.21", 
         "mre%": "0.58", 
         "pwr": "0.024", 
         "wce%": "0.82", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_0B6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0B6.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0B6", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "99.28", 
         "mae%": "0.50", 
         "mre%": "1.39", 
         "pwr": "0.019", 
         "wce%": "1.67", 
         "wcre%": "9600.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_2L1_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2L1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2L1.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2L1", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "99.99", 
         "mae%": "1.56", 
         "mre%": "4.27", 
         "pwr": "0.012", 
         "wce%": "3.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0G8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0G8.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0G8", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075", 
         "wce%": "7.71", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_38J_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_38J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_38J.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_38J", 
        "params": {
         "area": "8.9", 
         "delay": "0.12", 
         "ep%": "100.00", 
         "mae%": "6.25", 
         "mre%": "16.24", 
         "pwr": "0.0032", 
         "wce%": "12.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_28B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_28B.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_28B", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.64", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }
    ], 
    "description": "12-bit unsigned adders", 
    "folder": "adders/12_unsigned", 
    "items": 47, 
    "signed": false
   }, 
   {
    "bitwidth": 16, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_1A5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_1A5.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_1A5", 
        "params": {
         "area": "141.7", 
         "delay": "1.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.072", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_0GN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0GN.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0GN", 
        "params": {
         "area": "115.0", 
         "delay": "1.04", 
         "ep%": "87.50", 
         "mae%": "0.0018", 
         "mre%": "0.005", 
         "pwr": "0.057", 
         "wce%": "0.0053", 
         "wcre%": "400.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_126.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_126.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_126", 
        "params": {
         "area": "100.4", 
         "delay": "0.95", 
         "ep%": "96.88", 
         "mae%": "0.0066", 
         "mre%": "0.018", 
         "pwr": "0.051", 
         "wce%": "0.019", 
         "wcre%": "1300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_0P8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0P8.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0P8", 
        "params": {
         "area": "90.6", 
         "delay": "0.80", 
         "ep%": "98.74", 
         "mae%": "0.021", 
         "mre%": "0.056", 
         "pwr": "0.043", 
         "wce%": "0.079", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0HE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0HE.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0HE", 
        "params": {
         "area": "71.3", 
         "delay": "0.68", 
         "ep%": "99.61", 
         "mae%": "0.057", 
         "mre%": "0.16", 
         "pwr": "0.036", 
         "wce%": "0.19", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_07T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_07T.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_07T", 
        "params": {
         "area": "55.4", 
         "delay": "0.51", 
         "ep%": "99.92", 
         "mae%": "0.29", 
         "mre%": "0.82", 
         "pwr": "0.026", 
         "wce%": "0.92", 
         "wcre%": "7900.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0KU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0KU.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0KU", 
        "params": {
         "area": "45.5", 
         "delay": "0.35", 
         "ep%": "99.98", 
         "mae%": "0.91", 
         "mre%": "2.49", 
         "pwr": "0.018", 
         "wce%": "2.90", 
         "wcre%": "1503.12"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0SL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0SL.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0SL", 
        "params": {
         "area": "31.9", 
         "delay": "0.27", 
         "ep%": "99.99", 
         "mae%": "3.52", 
         "mre%": "9.54", 
         "pwr": "0.011", 
         "wce%": "9.74", 
         "wcre%": "700.20"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_067.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_067.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_067", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. MRAZEK. Optimization of BDD-based Approximation Error Metrics Calculations. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI '22). Paphos: Institute of Electrical and Electronics Engineers, 2022, pp. 86-91. ISBN 978-1-6654-6605-9."
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_1A5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_1A5.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_1A5", 
        "params": {
         "area": "141.7", 
         "delay": "1.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.072", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_0NL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0NL.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0NL", 
        "params": {
         "area": "115.9", 
         "delay": "1.08", 
         "ep%": "93.75", 
         "mae%": "0.0015", 
         "mre%": "0.0042", 
         "pwr": "0.060", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_08V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_08V.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_08V", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "95.70", 
         "mae%": "0.0048", 
         "mre%": "0.013", 
         "pwr": "0.052", 
         "wce%": "0.014", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0RJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0RJ.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0RJ", 
        "params": {
         "area": "82.6", 
         "delay": "0.78", 
         "ep%": "99.95", 
         "mae%": "0.024", 
         "mre%": "0.068", 
         "pwr": "0.041", 
         "wce%": "0.049", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0EZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0EZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0EZ", 
        "params": {
         "area": "73.7", 
         "delay": "0.68", 
         "ep%": "99.71", 
         "mae%": "0.05", 
         "mre%": "0.14", 
         "pwr": "0.036", 
         "wce%": "0.13", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0HK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0HK.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0HK", 
        "params": {
         "area": "55.8", 
         "delay": "0.54", 
         "ep%": "99.90", 
         "mae%": "0.20", 
         "mre%": "0.55", 
         "pwr": "0.027", 
         "wce%": "0.50", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0PT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0PT.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0PT", 
        "params": {
         "area": "46.9", 
         "delay": "0.43", 
         "ep%": "99.95", 
         "mae%": "0.46", 
         "mre%": "1.28", 
         "pwr": "0.022", 
         "wce%": "1.54", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0SD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0SD.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0SD", 
        "params": {
         "area": "29.1", 
         "delay": "0.30", 
         "ep%": "99.99", 
         "mae%": "1.63", 
         "mre%": "4.52", 
         "pwr": "0.013", 
         "wce%": "4.63", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0J3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0J3.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0J3", 
        "params": {
         "area": "20.2", 
         "delay": "0.19", 
         "ep%": "100.00", 
         "mae%": "4.69", 
         "mre%": "12.64", 
         "pwr": "0.0079", 
         "wce%": "9.49", 
         "wcre%": "9500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_067.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_067.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_067", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. MRAZEK. Optimization of BDD-based Approximation Error Metrics Calculations. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI '22). Paphos: Institute of Electrical and Electronics Engineers, 2022, pp. 86-91. ISBN 978-1-6654-6605-9."
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_1A5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_1A5.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_1A5", 
        "params": {
         "area": "141.7", 
         "delay": "1.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.072", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_110.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_110.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_110", 
        "params": {
         "area": "132.8", 
         "delay": "1.20", 
         "ep%": "62.50", 
         "mae%": "0.00061", 
         "mre%": "0.0017", 
         "pwr": "0.067", 
         "wce%": "0.0015", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_0NT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0NT.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0NT", 
        "params": {
         "area": "115.0", 
         "delay": "1.04", 
         "ep%": "88.28", 
         "mae%": "0.002", 
         "mre%": "0.0054", 
         "pwr": "0.057", 
         "wce%": "0.0061", 
         "wcre%": "300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0GX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0GX.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0GX", 
        "params": {
         "area": "98.1", 
         "delay": "0.92", 
         "ep%": "96.89", 
         "mae%": "0.0071", 
         "mre%": "0.02", 
         "pwr": "0.050", 
         "wce%": "0.021", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0RH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0RH.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0RH", 
        "params": {
         "area": "82.6", 
         "delay": "0.78", 
         "ep%": "99.61", 
         "mae%": "0.024", 
         "mre%": "0.068", 
         "pwr": "0.041", 
         "wce%": "0.05", 
         "wcre%": "6400.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0HE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0HE.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0HE", 
        "params": {
         "area": "71.3", 
         "delay": "0.68", 
         "ep%": "99.61", 
         "mae%": "0.057", 
         "mre%": "0.16", 
         "pwr": "0.036", 
         "wce%": "0.19", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0KG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0KG.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0KG", 
        "params": {
         "area": "55.8", 
         "delay": "0.51", 
         "ep%": "99.91", 
         "mae%": "0.20", 
         "mre%": "0.55", 
         "pwr": "0.026", 
         "wce%": "0.52", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0KU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0KU.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0KU", 
        "params": {
         "area": "45.5", 
         "delay": "0.35", 
         "ep%": "99.98", 
         "mae%": "0.91", 
         "mre%": "2.49", 
         "pwr": "0.018", 
         "wce%": "2.90", 
         "wcre%": "1503.12"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0SD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0SD.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0SD", 
        "params": {
         "area": "29.1", 
         "delay": "0.30", 
         "ep%": "99.99", 
         "mae%": "1.63", 
         "mre%": "4.52", 
         "pwr": "0.013", 
         "wce%": "4.63", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_067.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_067.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_067", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. MRAZEK. Optimization of BDD-based Approximation Error Metrics Calculations. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI '22). Paphos: Institute of Electrical and Electronics Engineers, 2022, pp. 86-91. ISBN 978-1-6654-6605-9."
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_1A5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_1A5.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_1A5", 
        "params": {
         "area": "141.7", 
         "delay": "1.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.072", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_0TA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0TA.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0TA", 
        "params": {
         "area": "144.5", 
         "delay": "1.11", 
         "ep%": "18.75", 
         "mae%": "0.00061", 
         "mre%": "0.0016", 
         "pwr": "0.069", 
         "wce%": "0.0031", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_15Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_15Q.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_15Q", 
        "params": {
         "area": "144.5", 
         "delay": "1.03", 
         "ep%": "29.69", 
         "mae%": "0.0014", 
         "mre%": "0.0037", 
         "pwr": "0.066", 
         "wce%": "0.0076", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_162.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_162.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_162", 
        "params": {
         "area": "138.4", 
         "delay": "1.12", 
         "ep%": "37.50", 
         "mae%": "0.00069", 
         "mre%": "0.0019", 
         "pwr": "0.065", 
         "wce%": "0.0031", 
         "wcre%": "66.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_0U8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0U8.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0U8", 
        "params": {
         "area": "136.1", 
         "delay": "0.79", 
         "ep%": "49.22", 
         "mae%": "0.015", 
         "mre%": "0.041", 
         "pwr": "0.062", 
         "wce%": "0.049", 
         "wcre%": "66.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_0UV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0UV.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0UV", 
        "params": {
         "area": "143.1", 
         "delay": "0.63", 
         "ep%": "68.55", 
         "mae%": "0.056", 
         "mre%": "0.15", 
         "pwr": "0.057", 
         "wce%": "0.32", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_0VA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0VA.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0VA", 
        "params": {
         "area": "122.0", 
         "delay": "0.32", 
         "ep%": "89.45", 
         "mae%": "2.01", 
         "mre%": "5.41", 
         "pwr": "0.052", 
         "wce%": "6.46", 
         "wcre%": "1600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_067.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_067.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_067", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. MRAZEK. Optimization of BDD-based Approximation Error Metrics Calculations. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI '22). Paphos: Institute of Electrical and Electronics Engineers, 2022, pp. 86-91. ISBN 978-1-6654-6605-9."
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_1A5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_1A5.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_1A5", 
        "params": {
         "area": "141.7", 
         "delay": "1.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.072", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16u_0NT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0NT.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0NT", 
        "params": {
         "area": "115.0", 
         "delay": "1.04", 
         "ep%": "88.28", 
         "mae%": "0.002", 
         "mre%": "0.0054", 
         "pwr": "0.057", 
         "wce%": "0.0061", 
         "wcre%": "300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0BC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0BC.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0BC", 
        "params": {
         "area": "100.4", 
         "delay": "0.95", 
         "ep%": "96.88", 
         "mae%": "0.0063", 
         "mre%": "0.018", 
         "pwr": "0.051", 
         "wce%": "0.018", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0K3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0K3.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0K3", 
        "params": {
         "area": "90.6", 
         "delay": "0.80", 
         "ep%": "98.83", 
         "mae%": "0.019", 
         "mre%": "0.054", 
         "pwr": "0.043", 
         "wce%": "0.068", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0HE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0HE.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0HE", 
        "params": {
         "area": "71.3", 
         "delay": "0.68", 
         "ep%": "99.61", 
         "mae%": "0.057", 
         "mre%": "0.16", 
         "pwr": "0.036", 
         "wce%": "0.19", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0KG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0KG.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0KG", 
        "params": {
         "area": "55.8", 
         "delay": "0.51", 
         "ep%": "99.91", 
         "mae%": "0.20", 
         "mre%": "0.55", 
         "pwr": "0.026", 
         "wce%": "0.52", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0C8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0C8.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0C8", 
        "params": {
         "area": "46.9", 
         "delay": "0.43", 
         "ep%": "99.96", 
         "mae%": "0.54", 
         "mre%": "1.50", 
         "pwr": "0.022", 
         "wce%": "1.80", 
         "wcre%": "700.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0SD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0SD.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0SD", 
        "params": {
         "area": "29.1", 
         "delay": "0.30", 
         "ep%": "99.99", 
         "mae%": "1.63", 
         "mre%": "4.52", 
         "pwr": "0.013", 
         "wce%": "4.63", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0J3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0J3.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0J3", 
        "params": {
         "area": "20.2", 
         "delay": "0.19", 
         "ep%": "100.00", 
         "mae%": "4.69", 
         "mre%": "12.64", 
         "pwr": "0.0079", 
         "wce%": "9.49", 
         "wcre%": "9500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_067.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_067.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_067", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. MRAZEK. Optimization of BDD-based Approximation Error Metrics Calculations. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI '22). Paphos: Institute of Electrical and Electronics Engineers, 2022, pp. 86-91. ISBN 978-1-6654-6605-9."
      ]
     }
    ], 
    "description": "16-bit unsigned adders", 
    "folder": "adders/16_unsigned", 
    "items": 47, 
    "signed": false
   }
  ], 
  "description": "Adders (unsigned)", 
  "folder": "adders", 
  "id": 0, 
  "items": 142
 }, 
 {
  "datasets": [
   {
    "bitwidth": 7, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_003", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_01Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01Q", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_031.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_031.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_031", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_042.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_042.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_042", 
        "params": {
         "area": "347.8", 
         "delay": "1.20", 
         "ep%": "94.74", 
         "mae%": "0.14", 
         "mre%": "4.12", 
         "pwr": "0.193", 
         "wce%": "0.48", 
         "wcre%": "4700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_06Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_06Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_06Q", 
        "params": {
         "area": "351.5", 
         "delay": "1.30", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_08E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_08E.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_08E", 
        "params": {
         "area": "280.2", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.123", 
         "wce%": "1.93", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_09Y.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_09Y.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_09Y", 
        "params": {
         "area": "157.2", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.065", 
         "wce%": "4.96", 
         "wcre%": "150.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0BT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0BT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0BT", 
        "params": {
         "area": "114.0", 
         "delay": "0.53", 
         "ep%": "98.31", 
         "mae%": "2.27", 
         "mre%": "28.23", 
         "pwr": "0.034", 
         "wce%": "9.87", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0FV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0FV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0FV", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_003", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_01Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01Q", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_031.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_031.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_031", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_042.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_042.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_042", 
        "params": {
         "area": "347.8", 
         "delay": "1.20", 
         "ep%": "94.74", 
         "mae%": "0.14", 
         "mre%": "4.12", 
         "pwr": "0.193", 
         "wce%": "0.48", 
         "wcre%": "4700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_073.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_073.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_073", 
        "params": {
         "area": "375.0", 
         "delay": "1.28", 
         "ep%": "95.21", 
         "mae%": "0.27", 
         "mre%": "5.62", 
         "pwr": "0.173", 
         "wce%": "0.94", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_06Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_06Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_06Q", 
        "params": {
         "area": "351.5", 
         "delay": "1.30", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_08E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_08E.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_08E", 
        "params": {
         "area": "280.2", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.123", 
         "wce%": "1.93", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_09Y.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_09Y.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_09Y", 
        "params": {
         "area": "157.2", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.065", 
         "wce%": "4.96", 
         "wcre%": "150.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0BT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0BT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0BT", 
        "params": {
         "area": "114.0", 
         "delay": "0.53", 
         "ep%": "98.31", 
         "mae%": "2.27", 
         "mre%": "28.23", 
         "pwr": "0.034", 
         "wce%": "9.87", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0FV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0FV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0FV", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_003", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_01Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01Q", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_031.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_031.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_031", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_040.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_040.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_040", 
        "params": {
         "area": "403.6", 
         "delay": "1.37", 
         "ep%": "92.60", 
         "mae%": "0.12", 
         "mre%": "2.84", 
         "pwr": "0.207", 
         "wce%": "0.49", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_079.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_079.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_079", 
        "params": {
         "area": "364.2", 
         "delay": "1.40", 
         "ep%": "96.04", 
         "mae%": "0.23", 
         "mre%": "4.91", 
         "pwr": "0.180", 
         "wce%": "0.96", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_081.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_081.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_081", 
        "params": {
         "area": "295.7", 
         "delay": "1.05", 
         "ep%": "97.31", 
         "mae%": "0.45", 
         "mre%": "8.23", 
         "pwr": "0.152", 
         "wce%": "1.92", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_08E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_08E.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_08E", 
        "params": {
         "area": "280.2", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.123", 
         "wce%": "1.93", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_09Y.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_09Y.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_09Y", 
        "params": {
         "area": "157.2", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.065", 
         "wce%": "4.96", 
         "wcre%": "150.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0ED.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0ED.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0ED", 
        "params": {
         "area": "76.0", 
         "delay": "0.47", 
         "ep%": "98.41", 
         "mae%": "3.63", 
         "mre%": "36.98", 
         "pwr": "0.019", 
         "wce%": "14.44", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0FV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0FV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0FV", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_003", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_009.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_009.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_009", 
        "params": {
         "area": "492.3", 
         "delay": "1.28", 
         "ep%": "77.61", 
         "mae%": "0.025", 
         "mre%": "0.72", 
         "pwr": "0.263", 
         "wce%": "0.092", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_00R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_00R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_00R", 
        "params": {
         "area": "473.5", 
         "delay": "1.28", 
         "ep%": "79.54", 
         "mae%": "0.027", 
         "mre%": "0.76", 
         "pwr": "0.254", 
         "wce%": "0.092", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_01Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01Q", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_035.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_035.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_035", 
        "params": {
         "area": "446.8", 
         "delay": "1.22", 
         "ep%": "85.08", 
         "mae%": "0.058", 
         "mre%": "1.68", 
         "pwr": "0.238", 
         "wce%": "0.19", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_031.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_031.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_031", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_04A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_04A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_04A", 
        "params": {
         "area": "399.4", 
         "delay": "1.19", 
         "ep%": "92.88", 
         "mae%": "0.13", 
         "mre%": "3.06", 
         "pwr": "0.204", 
         "wce%": "0.49", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_06Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_06Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_06Q", 
        "params": {
         "area": "351.5", 
         "delay": "1.30", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0FV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0FV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0FV", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_003", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_01Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01Q", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_031.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_031.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_031", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_042.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_042.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_042", 
        "params": {
         "area": "347.8", 
         "delay": "1.20", 
         "ep%": "94.74", 
         "mae%": "0.14", 
         "mre%": "4.12", 
         "pwr": "0.193", 
         "wce%": "0.48", 
         "wcre%": "4700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_06Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_06Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_06Q", 
        "params": {
         "area": "351.5", 
         "delay": "1.30", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_08E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_08E.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_08E", 
        "params": {
         "area": "280.2", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.123", 
         "wce%": "1.93", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_09Y.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_09Y.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_09Y", 
        "params": {
         "area": "157.2", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.065", 
         "wce%": "4.96", 
         "wcre%": "150.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0BT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0BT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0BT", 
        "params": {
         "area": "114.0", 
         "delay": "0.53", 
         "ep%": "98.31", 
         "mae%": "2.27", 
         "mre%": "28.23", 
         "pwr": "0.034", 
         "wce%": "9.87", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0FV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0FV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0FV", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }
    ], 
    "description": "7-bit unsigned multiplier", 
    "folder": "multiplers/7x7_unsigned", 
    "items": 47, 
    "signed": false
   }, 
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JJQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JJQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JJQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JJQ", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_ZB3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_ZB3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_ZB3", 
        "params": {
         "area": "682.8", 
         "delay": "1.41", 
         "ep%": "6.25", 
         "mae%": "0.00019", 
         "mre%": "0.0053", 
         "pwr": "0.390", 
         "wce%": "0.0031", 
         "wcre%": "22.22"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_4X5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_4X5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_4X5", 
        "params": {
         "area": "663.6", 
         "delay": "1.40", 
         "ep%": "19.53", 
         "mae%": "0.0014", 
         "mre%": "0.033", 
         "pwr": "0.380", 
         "wce%": "0.015", 
         "wcre%": "28.57"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_DG8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_DG8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_DG8", 
        "params": {
         "area": "645.3", 
         "delay": "1.39", 
         "ep%": "64.26", 
         "mae%": "0.0079", 
         "mre%": "0.24", 
         "pwr": "0.359", 
         "wce%": "0.04", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_GTR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_GTR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_GTR", 
        "params": {
         "area": "550.5", 
         "delay": "1.46", 
         "ep%": "84.95", 
         "mae%": "0.045", 
         "mre%": "1.23", 
         "pwr": "0.303", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_L93.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_L93.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_L93", 
        "params": {
         "area": "355.7", 
         "delay": "1.11", 
         "ep%": "94.98", 
         "mae%": "0.24", 
         "mre%": "4.52", 
         "pwr": "0.178", 
         "wce%": "1.19", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_18UH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_18UH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_18UH", 
        "params": {
         "area": "149.7", 
         "delay": "0.90", 
         "ep%": "99.15", 
         "mae%": "1.18", 
         "mre%": "17.98", 
         "pwr": "0.062", 
         "wce%": "5.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_17MJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_17MJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_17MJ", 
        "params": {
         "area": "18.8", 
         "delay": "0.11", 
         "ep%": "99.21", 
         "mae%": "6.53", 
         "mre%": "53.17", 
         "pwr": "0.0041", 
         "wce%": "27.15", 
         "wcre%": "512.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_TD3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_TD3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_TD3", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JJQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JJQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JJQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JJQ", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_2V0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_2V0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_2V0", 
        "params": {
         "area": "676.3", 
         "delay": "1.42", 
         "ep%": "64.06", 
         "mae%": "0.0015", 
         "mre%": "0.052", 
         "pwr": "0.386", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_LK8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_LK8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_LK8", 
        "params": {
         "area": "637.8", 
         "delay": "1.40", 
         "ep%": "75.00", 
         "mae%": "0.0046", 
         "mre%": "0.18", 
         "pwr": "0.370", 
         "wce%": "0.017", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_R92.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_R92.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_R92", 
        "params": {
         "area": "604.5", 
         "delay": "1.41", 
         "ep%": "87.54", 
         "mae%": "0.017", 
         "mre%": "0.59", 
         "pwr": "0.345", 
         "wce%": "0.061", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_0AB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_0AB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_0AB", 
        "params": {
         "area": "542.5", 
         "delay": "1.44", 
         "ep%": "97.72", 
         "mae%": "0.057", 
         "mre%": "2.56", 
         "pwr": "0.302", 
         "wce%": "0.18", 
         "wcre%": "8300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_197B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_197B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_197B", 
        "params": {
         "area": "395.6", 
         "delay": "1.34", 
         "ep%": "98.37", 
         "mae%": "0.18", 
         "mre%": "4.42", 
         "pwr": "0.206", 
         "wce%": "0.66", 
         "wcre%": "101.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_17C8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_17C8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_17C8", 
        "params": {
         "area": "239.3", 
         "delay": "1.00", 
         "ep%": "98.99", 
         "mae%": "0.56", 
         "mre%": "10.85", 
         "pwr": "0.104", 
         "wce%": "2.41", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_T83.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_T83.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_T83", 
        "params": {
         "area": "110.8", 
         "delay": "0.58", 
         "ep%": "99.16", 
         "mae%": "2.15", 
         "mre%": "39.78", 
         "pwr": "0.034", 
         "wce%": "8.21", 
         "wcre%": "7100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_17MN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_17MN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_17MN", 
        "params": {
         "area": "13.1", 
         "delay": "0.10", 
         "ep%": "99.22", 
         "mae%": "8.01", 
         "mre%": "59.69", 
         "pwr": "0.0017", 
         "wce%": "27.24", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_TD3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_TD3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_TD3", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JJQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JJQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JJQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JJQ", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_12YX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_12YX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_12YX", 
        "params": {
         "area": "680.5", 
         "delay": "1.41", 
         "ep%": "14.06", 
         "mae%": "0.00076", 
         "mre%": "0.019", 
         "pwr": "0.386", 
         "wce%": "0.0092", 
         "wcre%": "28.57"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_ZDF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_ZDF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_ZDF", 
        "params": {
         "area": "651.9", 
         "delay": "1.41", 
         "ep%": "40.43", 
         "mae%": "0.0067", 
         "mre%": "0.13", 
         "pwr": "0.365", 
         "wce%": "0.052", 
         "wcre%": "36.73"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_XFM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_XFM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_XFM", 
        "params": {
         "area": "558.5", 
         "delay": "1.37", 
         "ep%": "72.03", 
         "mae%": "0.067", 
         "mre%": "0.82", 
         "pwr": "0.287", 
         "wce%": "0.40", 
         "wcre%": "43.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_2NDH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_2NDH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_2NDH", 
        "params": {
         "area": "347.8", 
         "delay": "0.91", 
         "ep%": "98.68", 
         "mae%": "0.44", 
         "mre%": "5.03", 
         "pwr": "0.142", 
         "wce%": "4.13", 
         "wcre%": "125.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_R36.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_R36.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_R36", 
        "params": {
         "area": "60.5", 
         "delay": "0.14", 
         "ep%": "98.75", 
         "mae%": "5.84", 
         "mre%": "31.87", 
         "pwr": "0.015", 
         "wce%": "49.27", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_TD3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_TD3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_TD3", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993", 
       "M. Ceska, J. Matyas, V. Mrazek, and T. Vojnar,  Designing Approximate Arithmetic Circuits with Combined Error Constraints. In: Proceeding of 25th Euromicro Conference on Digital System Design 2022 (DSD'22). Gran Canaria, 2022."
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JJQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JJQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JJQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JJQ", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_12KA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_12KA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_12KA", 
        "params": {
         "area": "683.3", 
         "delay": "1.35", 
         "ep%": "9.38", 
         "mae%": "0.018", 
         "mre%": "0.13", 
         "pwr": "0.388", 
         "wce%": "0.29", 
         "wcre%": "28.57"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_4TF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_4TF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_4TF", 
        "params": {
         "area": "661.2", 
         "delay": "1.36", 
         "ep%": "19.82", 
         "mae%": "1.12", 
         "mre%": "2.64", 
         "pwr": "0.371", 
         "wce%": "15.53", 
         "wcre%": "44.44"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_874.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_874.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_874", 
        "params": {
         "area": "632.6", 
         "delay": "1.38", 
         "ep%": "29.93", 
         "mae%": "0.057", 
         "mre%": "0.51", 
         "pwr": "0.356", 
         "wce%": "1.14", 
         "wcre%": "64.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_8U3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_8U3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_8U3", 
        "params": {
         "area": "606.8", 
         "delay": "1.36", 
         "ep%": "39.93", 
         "mae%": "0.13", 
         "mre%": "1.04", 
         "pwr": "0.329", 
         "wce%": "2.38", 
         "wcre%": "64.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_BG1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_BG1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_BG1", 
        "params": {
         "area": "561.8", 
         "delay": "1.73", 
         "ep%": "49.91", 
         "mae%": "0.43", 
         "mre%": "2.61", 
         "pwr": "0.309", 
         "wce%": "4.48", 
         "wcre%": "52.95"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_1DMU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1DMU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1DMU", 
        "params": {
         "area": "479.2", 
         "delay": "1.59", 
         "ep%": "65.97", 
         "mae%": "0.65", 
         "mre%": "4.05", 
         "pwr": "0.237", 
         "wce%": "6.23", 
         "wcre%": "65.98"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_GJM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_GJM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_GJM", 
        "params": {
         "area": "437.4", 
         "delay": "1.48", 
         "ep%": "74.91", 
         "mae%": "1.54", 
         "mre%": "7.46", 
         "pwr": "0.189", 
         "wce%": "13.92", 
         "wcre%": "152.38"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_Z9D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_Z9D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_Z9D", 
        "params": {
         "area": "220.6", 
         "delay": "0.26", 
         "ep%": "88.71", 
         "mae%": "4.84", 
         "mre%": "15.66", 
         "pwr": "0.061", 
         "wce%": "49.22", 
         "wcre%": "66.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_TD3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_TD3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_TD3", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JJQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JJQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JJQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JJQ", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_27Y.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_27Y.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_27Y", 
        "params": {
         "area": "673.4", 
         "delay": "1.41", 
         "ep%": "56.25", 
         "mae%": "0.0013", 
         "mre%": "0.053", 
         "pwr": "0.387", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_LK8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_LK8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_LK8", 
        "params": {
         "area": "637.8", 
         "delay": "1.40", 
         "ep%": "75.00", 
         "mae%": "0.0046", 
         "mre%": "0.18", 
         "pwr": "0.370", 
         "wce%": "0.017", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_C67.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_C67.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_C67", 
        "params": {
         "area": "614.3", 
         "delay": "1.41", 
         "ep%": "50.00", 
         "mae%": "0.013", 
         "mre%": "0.27", 
         "pwr": "0.344", 
         "wce%": "0.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_NLX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_NLX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_NLX", 
        "params": {
         "area": "511.5", 
         "delay": "1.37", 
         "ep%": "96.37", 
         "mae%": "0.065", 
         "mre%": "1.90", 
         "pwr": "0.276", 
         "wce%": "0.25", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_19XF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_19XF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_19XF", 
        "params": {
         "area": "397.0", 
         "delay": "1.43", 
         "ep%": "97.85", 
         "mae%": "0.23", 
         "mre%": "5.10", 
         "pwr": "0.182", 
         "wce%": "0.96", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_17R6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_17R6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_17R6", 
        "params": {
         "area": "228.5", 
         "delay": "1.08", 
         "ep%": "99.05", 
         "mae%": "0.67", 
         "mre%": "12.14", 
         "pwr": "0.095", 
         "wce%": "2.94", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_1A0M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1A0M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1A0M", 
        "params": {
         "area": "75.6", 
         "delay": "0.41", 
         "ep%": "99.20", 
         "mae%": "2.88", 
         "mre%": "34.69", 
         "pwr": "0.021", 
         "wce%": "10.99", 
         "wcre%": "701.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_1SX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1SX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1SX", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.86", 
         "mae%": "9.71", 
         "mre%": "82.45", 
         "pwr": "0.0003", 
         "wce%": "37.58", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_TD3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_TD3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_TD3", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }
    ], 
    "description": "8-bit unsigned multiplier", 
    "folder": "multiplers/8x8_unsigned", 
    "items": 46, 
    "signed": false
   }, 
   {
    "bitwidth": 11, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_003", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_00H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_00H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_00H", 
        "params": {
         "area": "1085.0", 
         "delay": "2.40", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.707", 
         "wce%": "0.098", 
         "wcre%": "2460.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_03N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_03N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_03N", 
        "params": {
         "area": "1066.7", 
         "delay": "1.60", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.657", 
         "wce%": "0.20", 
         "wcre%": "4352.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_05D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_05D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_05D", 
        "params": {
         "area": "845.7", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.517", 
         "wce%": "0.47", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_067.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_067.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_067", 
        "params": {
         "area": "694.1", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.410", 
         "wce%": "0.99", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_097.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_097.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_097", 
        "params": {
         "area": "561.8", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.311", 
         "wce%": "1.99", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_09Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_09Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_09Z", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_003", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_01Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_01Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_01Z", 
        "params": {
         "area": "1081.7", 
         "delay": "2.38", 
         "ep%": "99.75", 
         "mae%": "0.019", 
         "mre%": "0.84", 
         "pwr": "0.728", 
         "wce%": "0.094", 
         "wcre%": "3740.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_00H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_00H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_00H", 
        "params": {
         "area": "1085.0", 
         "delay": "2.40", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.707", 
         "wce%": "0.098", 
         "wcre%": "2460.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_03N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_03N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_03N", 
        "params": {
         "area": "1066.7", 
         "delay": "1.60", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.657", 
         "wce%": "0.20", 
         "wcre%": "4352.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_05D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_05D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_05D", 
        "params": {
         "area": "845.7", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.517", 
         "wce%": "0.47", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_067.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_067.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_067", 
        "params": {
         "area": "694.1", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.410", 
         "wce%": "0.99", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_097.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_097.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_097", 
        "params": {
         "area": "561.8", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.311", 
         "wce%": "1.99", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_09Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_09Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_09Z", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_003", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_00K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_00K.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_00K", 
        "params": {
         "area": "1147.0", 
         "delay": "1.84", 
         "ep%": "99.59", 
         "mae%": "0.018", 
         "mre%": "0.64", 
         "pwr": "0.784", 
         "wce%": "0.098", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_00H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_00H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_00H", 
        "params": {
         "area": "1085.0", 
         "delay": "2.40", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.707", 
         "wce%": "0.098", 
         "wcre%": "2460.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_03N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_03N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_03N", 
        "params": {
         "area": "1066.7", 
         "delay": "1.60", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.657", 
         "wce%": "0.20", 
         "wcre%": "4352.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_041.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_041.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_041", 
        "params": {
         "area": "1027.8", 
         "delay": "1.80", 
         "ep%": "99.82", 
         "mae%": "0.10", 
         "mre%": "2.28", 
         "pwr": "0.640", 
         "wce%": "0.50", 
         "wcre%": "4166.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_05D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_05D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_05D", 
        "params": {
         "area": "845.7", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.517", 
         "wce%": "0.47", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_067.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_067.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_067", 
        "params": {
         "area": "694.1", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.410", 
         "wce%": "0.99", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_097.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_097.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_097", 
        "params": {
         "area": "561.8", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.311", 
         "wce%": "1.99", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_09Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_09Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_09Z", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_003", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_024.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_024.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_024", 
        "params": {
         "area": "1222.5", 
         "delay": "2.08", 
         "ep%": "98.28", 
         "mae%": "0.10", 
         "mre%": "1.84", 
         "pwr": "0.834", 
         "wce%": "0.20", 
         "wcre%": "220.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_09Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_09Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_09Z", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_003", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_00H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_00H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_00H", 
        "params": {
         "area": "1085.0", 
         "delay": "2.40", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.707", 
         "wce%": "0.098", 
         "wcre%": "2460.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_03N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_03N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_03N", 
        "params": {
         "area": "1066.7", 
         "delay": "1.60", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.657", 
         "wce%": "0.20", 
         "wcre%": "4352.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_05D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_05D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_05D", 
        "params": {
         "area": "845.7", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.517", 
         "wce%": "0.47", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_067.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_067.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_067", 
        "params": {
         "area": "694.1", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.410", 
         "wce%": "0.99", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_097.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_097.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_097", 
        "params": {
         "area": "561.8", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.311", 
         "wce%": "1.99", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_09Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_09Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_09Z", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }
    ], 
    "description": "11-bit unsigned multiplier", 
    "folder": "multiplers/11x11_unsigned", 
    "items": 34, 
    "signed": false
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_332_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_332.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_332.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_332", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BR_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BR", 
        "params": {
         "area": "1584.8", 
         "delay": "2.28", 
         "ep%": "50.00", 
         "mae%": "0.0000075", 
         "mre%": "0.00062", 
         "pwr": "1.152", 
         "wce%": "0.00003", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BS_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BS.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BS", 
        "params": {
         "area": "1556.7", 
         "delay": "2.27", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0019", 
         "pwr": "1.142", 
         "wce%": "0.0001", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BU", 
        "params": {
         "area": "1469.4", 
         "delay": "2.34", 
         "ep%": "89.06", 
         "mae%": "0.00019", 
         "mre%": "0.012", 
         "pwr": "1.090", 
         "wce%": "0.00077", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BX_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BX", 
        "params": {
         "area": "1337.0", 
         "delay": "2.45", 
         "ep%": "96.48", 
         "mae%": "0.0011", 
         "mre%": "0.057", 
         "pwr": "1.009", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_10C_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_10C.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_10C.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_10C", 
        "params": {
         "area": "1131.5", 
         "delay": "2.88", 
         "ep%": "99.99", 
         "mae%": "0.0058", 
         "mre%": "0.30", 
         "pwr": "0.817", 
         "wce%": "0.025", 
         "wcre%": "3601.79"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2DA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2DA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2DA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2DA", 
        "params": {
         "area": "768.7", 
         "delay": "2.23", 
         "ep%": "99.84", 
         "mae%": "0.073", 
         "mre%": "1.67", 
         "pwr": "0.511", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_33C_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_33C.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_33C.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_33C", 
        "params": {
         "area": "542.0", 
         "delay": "1.22", 
         "ep%": "99.86", 
         "mae%": "0.38", 
         "mre%": "5.01", 
         "pwr": "0.273", 
         "wce%": "1.51", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2JV_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2JV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2JV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2JV", 
        "params": {
         "area": "195.2", 
         "delay": "0.89", 
         "ep%": "99.95", 
         "mae%": "2.72", 
         "mre%": "26.78", 
         "pwr": "0.069", 
         "wce%": "10.89", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_34G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_34G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_34G", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_332_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_332.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_332.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_332", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_22U_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_22U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_22U.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_22U", 
        "params": {
         "area": "1598.9", 
         "delay": "2.29", 
         "ep%": "87.50", 
         "mae%": "0.0000054", 
         "mre%": "0.00038", 
         "pwr": "1.156", 
         "wce%": "0.000006", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BR_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BR", 
        "params": {
         "area": "1584.8", 
         "delay": "2.28", 
         "ep%": "50.00", 
         "mae%": "0.0000075", 
         "mre%": "0.00062", 
         "pwr": "1.152", 
         "wce%": "0.00003", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BS_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BS.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BS", 
        "params": {
         "area": "1556.7", 
         "delay": "2.27", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0019", 
         "pwr": "1.142", 
         "wce%": "0.0001", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BU", 
        "params": {
         "area": "1469.4", 
         "delay": "2.34", 
         "ep%": "89.06", 
         "mae%": "0.00019", 
         "mre%": "0.012", 
         "pwr": "1.090", 
         "wce%": "0.00077", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BX_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BX", 
        "params": {
         "area": "1337.0", 
         "delay": "2.45", 
         "ep%": "96.48", 
         "mae%": "0.0011", 
         "mre%": "0.057", 
         "pwr": "1.009", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_10C_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_10C.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_10C.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_10C", 
        "params": {
         "area": "1131.5", 
         "delay": "2.88", 
         "ep%": "99.99", 
         "mae%": "0.0058", 
         "mre%": "0.30", 
         "pwr": "0.817", 
         "wce%": "0.025", 
         "wcre%": "3601.79"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2DA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2DA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2DA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2DA", 
        "params": {
         "area": "768.7", 
         "delay": "2.23", 
         "ep%": "99.84", 
         "mae%": "0.073", 
         "mre%": "1.67", 
         "pwr": "0.511", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2C5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2C5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2C5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2C5", 
        "params": {
         "area": "461.3", 
         "delay": "1.48", 
         "ep%": "99.94", 
         "mae%": "0.48", 
         "mre%": "7.43", 
         "pwr": "0.237", 
         "wce%": "1.90", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_33J_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_33J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_33J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_33J", 
        "params": {
         "area": "167.5", 
         "delay": "0.62", 
         "ep%": "99.95", 
         "mae%": "3.02", 
         "mre%": "26.71", 
         "pwr": "0.055", 
         "wce%": "12.06", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_34G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_34G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_34G", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_332_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_332.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_332.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_332", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_22U_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_22U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_22U.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_22U", 
        "params": {
         "area": "1598.9", 
         "delay": "2.29", 
         "ep%": "87.50", 
         "mae%": "0.0000054", 
         "mre%": "0.00038", 
         "pwr": "1.156", 
         "wce%": "0.000006", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BS_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BS.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BS", 
        "params": {
         "area": "1556.7", 
         "delay": "2.27", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0019", 
         "pwr": "1.142", 
         "wce%": "0.0001", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BT", 
        "params": {
         "area": "1514.9", 
         "delay": "2.25", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.005", 
         "pwr": "1.120", 
         "wce%": "0.00029", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BV_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BV", 
        "params": {
         "area": "1405.1", 
         "delay": "2.32", 
         "ep%": "93.75", 
         "mae%": "0.00048", 
         "mre%": "0.026", 
         "pwr": "1.053", 
         "wce%": "0.0019", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2CJ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2CJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2CJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2CJ", 
        "params": {
         "area": "1274.6", 
         "delay": "2.22", 
         "ep%": "96.86", 
         "mae%": "0.0071", 
         "mre%": "0.16", 
         "pwr": "0.925", 
         "wce%": "0.028", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2C1_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2C1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2C1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2C1", 
        "params": {
         "area": "993.5", 
         "delay": "2.31", 
         "ep%": "99.68", 
         "mae%": "0.031", 
         "mre%": "0.87", 
         "pwr": "0.670", 
         "wce%": "0.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EF", 
        "params": {
         "area": "617.6", 
         "delay": "1.80", 
         "ep%": "99.90", 
         "mae%": "0.18", 
         "mre%": "3.29", 
         "pwr": "0.369", 
         "wce%": "0.73", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_33H_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_33H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_33H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_33H", 
        "params": {
         "area": "269.4", 
         "delay": "0.81", 
         "ep%": "99.95", 
         "mae%": "1.53", 
         "mre%": "15.79", 
         "pwr": "0.106", 
         "wce%": "6.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_34G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_34G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_34G", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_332_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_332.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_332.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_332", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2CC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2CC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2CC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2CC", 
        "params": {
         "area": "1474.5", 
         "delay": "2.18", 
         "ep%": "49.99", 
         "mae%": "0.0061", 
         "mre%": "0.12", 
         "pwr": "1.039", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2CD_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2CD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2CD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2CD", 
        "params": {
         "area": "1472.7", 
         "delay": "2.19", 
         "ep%": "62.49", 
         "mae%": "0.0061", 
         "mre%": "0.12", 
         "pwr": "1.034", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2D0_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2D0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2D0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2D0", 
        "params": {
         "area": "1344.1", 
         "delay": "2.08", 
         "ep%": "74.98", 
         "mae%": "0.018", 
         "mre%": "0.32", 
         "pwr": "0.906", 
         "wce%": "0.073", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2DL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2DL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2DL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2DL", 
        "params": {
         "area": "1213.6", 
         "delay": "1.98", 
         "ep%": "87.48", 
         "mae%": "0.043", 
         "mre%": "0.69", 
         "pwr": "0.790", 
         "wce%": "0.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_34G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_34G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_34G", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_332_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_332.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_332.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_332", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BR_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BR", 
        "params": {
         "area": "1584.8", 
         "delay": "2.28", 
         "ep%": "50.00", 
         "mae%": "0.0000075", 
         "mre%": "0.00062", 
         "pwr": "1.152", 
         "wce%": "0.00003", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BT", 
        "params": {
         "area": "1514.9", 
         "delay": "2.25", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.005", 
         "pwr": "1.120", 
         "wce%": "0.00029", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BV_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BV", 
        "params": {
         "area": "1405.1", 
         "delay": "2.32", 
         "ep%": "93.75", 
         "mae%": "0.00048", 
         "mre%": "0.026", 
         "pwr": "1.053", 
         "wce%": "0.0019", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2BY_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2BY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2BY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2BY", 
        "params": {
         "area": "1245.5", 
         "delay": "2.45", 
         "ep%": "98.05", 
         "mae%": "0.0027", 
         "mre%": "0.12", 
         "pwr": "0.941", 
         "wce%": "0.011", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2C0_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2C0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2C0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2C0", 
        "params": {
         "area": "1049.8", 
         "delay": "2.61", 
         "ep%": "99.41", 
         "mae%": "0.014", 
         "mre%": "0.46", 
         "pwr": "0.780", 
         "wce%": "0.055", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2DV_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2DV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2DV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2DV", 
        "params": {
         "area": "746.2", 
         "delay": "2.03", 
         "ep%": "99.84", 
         "mae%": "0.092", 
         "mre%": "1.89", 
         "pwr": "0.482", 
         "wce%": "0.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2F1_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2F1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2F1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2F1", 
        "params": {
         "area": "420.5", 
         "delay": "1.50", 
         "ep%": "99.94", 
         "mae%": "0.52", 
         "mre%": "7.84", 
         "pwr": "0.220", 
         "wce%": "2.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_33J_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_33J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_33J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_33J", 
        "params": {
         "area": "167.5", 
         "delay": "0.62", 
         "ep%": "99.95", 
         "mae%": "3.02", 
         "mre%": "26.71", 
         "pwr": "0.055", 
         "wce%": "12.06", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_34G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_34G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_34G", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "12-bit unsigned multiplier", 
    "folder": "multiplers/12x12_unsigned", 
    "items": 47, 
    "signed": false
   }, 
   {
    "bitwidth": 16, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_9DU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_9DU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_9DU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_9DU", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_3CF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_3CF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_3CF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_3CF", 
        "params": {
         "area": "3118.5", 
         "delay": "3.11", 
         "ep%": "64.06", 
         "mae%": "0.00000003", 
         "mre%": "0.0000044", 
         "pwr": "2.188", 
         "wce%": "0.000000093", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_7G2_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_7G2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_7G2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_7G2", 
        "params": {
         "area": "3019.9", 
         "delay": "3.11", 
         "ep%": "98.12", 
         "mae%": "0.00000057", 
         "mre%": "0.000071", 
         "pwr": "2.135", 
         "wce%": "0.0000018", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_7L2_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_7L2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_7L2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_7L2", 
        "params": {
         "area": "2800.8", 
         "delay": "2.79", 
         "ep%": "98.71", 
         "mae%": "0.0000045", 
         "mre%": "0.0005", 
         "pwr": "1.952", 
         "wce%": "0.000021", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_2KD_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_2KD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_2KD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_2KD", 
        "params": {
         "area": "2404.2", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.648", 
         "wce%": "0.00042", 
         "wcre%": "300.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_4UG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_4UG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_4UG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_4UG", 
        "params": {
         "area": "1900.2", 
         "delay": "2.45", 
         "ep%": "99.98", 
         "mae%": "0.00073", 
         "mre%": "0.047", 
         "pwr": "1.231", 
         "wce%": "0.0047", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_60G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_60G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_60G", 
        "params": {
         "area": "1284.9", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.011", 
         "mre%": "0.46", 
         "pwr": "0.791", 
         "wce%": "0.058", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_G87_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_G87.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_G87.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_G87", 
        "params": {
         "area": "746.2", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.10", 
         "mre%": "2.07", 
         "pwr": "0.482", 
         "wce%": "0.41", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HDX_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_HDX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HDX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HDX", 
        "params": {
         "area": "269.4", 
         "delay": "0.81", 
         "ep%": "100.00", 
         "mae%": "1.54", 
         "mre%": "15.90", 
         "pwr": "0.106", 
         "wce%": "6.15", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HE5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HE5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HE5", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.0003", 
         "wce%": "75.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_9DU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_9DU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_9DU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_9DU", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_9GU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_9GU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_9GU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_9GU", 
        "params": {
         "area": "3128.4", 
         "delay": "3.15", 
         "ep%": "90.62", 
         "mae%": "0.00000011", 
         "mre%": "0.000015", 
         "pwr": "2.176", 
         "wce%": "0.00000023", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_9M4_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_9M4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_9M4.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_9M4", 
        "params": {
         "area": "2992.3", 
         "delay": "3.09", 
         "ep%": "97.72", 
         "mae%": "0.00000086", 
         "mre%": "0.00013", 
         "pwr": "2.106", 
         "wce%": "0.0000027", 
         "wcre%": "8300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_9YG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_9YG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_9YG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_9YG", 
        "params": {
         "area": "2782.9", 
         "delay": "2.52", 
         "ep%": "98.99", 
         "mae%": "0.0000086", 
         "mre%": "0.00091", 
         "pwr": "1.893", 
         "wce%": "0.000037", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_2KD_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_2KD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_2KD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_2KD", 
        "params": {
         "area": "2404.2", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.648", 
         "wce%": "0.00042", 
         "wcre%": "300.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_4UG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_4UG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_4UG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_4UG", 
        "params": {
         "area": "1900.2", 
         "delay": "2.45", 
         "ep%": "99.98", 
         "mae%": "0.00073", 
         "mre%": "0.047", 
         "pwr": "1.231", 
         "wce%": "0.0047", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_60G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_60G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_60G", 
        "params": {
         "area": "1284.9", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.011", 
         "mre%": "0.46", 
         "pwr": "0.791", 
         "wce%": "0.058", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_G88_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_G88.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_G88.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_G88", 
        "params": {
         "area": "642.0", 
         "delay": "1.97", 
         "ep%": "100.00", 
         "mae%": "0.16", 
         "mre%": "3.06", 
         "pwr": "0.401", 
         "wce%": "0.63", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GAU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_GAU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GAU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GAU", 
        "params": {
         "area": "244.0", 
         "delay": "1.03", 
         "ep%": "100.00", 
         "mae%": "1.76", 
         "mre%": "19.30", 
         "pwr": "0.101", 
         "wce%": "7.03", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HE5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HE5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HE5", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.0003", 
         "wce%": "75.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_9DU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_9DU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_9DU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_9DU", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_3CF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_3CF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_3CF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_3CF", 
        "params": {
         "area": "3118.5", 
         "delay": "3.11", 
         "ep%": "64.06", 
         "mae%": "0.00000003", 
         "mre%": "0.0000044", 
         "pwr": "2.188", 
         "wce%": "0.000000093", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_3H1_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_3H1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_3H1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_3H1", 
        "params": {
         "area": "3064.1", 
         "delay": "3.12", 
         "ep%": "91.60", 
         "mae%": "0.00000029", 
         "mre%": "0.000038", 
         "pwr": "2.149", 
         "wce%": "0.000001", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_3PM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_3PM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_3PM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_3PM", 
        "params": {
         "area": "2889.5", 
         "delay": "2.90", 
         "ep%": "99.11", 
         "mae%": "0.000003", 
         "mre%": "0.00034", 
         "pwr": "2.002", 
         "wce%": "0.000012", 
         "wcre%": "7900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_7QP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_7QP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_7QP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_7QP", 
        "params": {
         "area": "2589.1", 
         "delay": "2.32", 
         "ep%": "99.26", 
         "mae%": "0.000026", 
         "mre%": "0.0024", 
         "pwr": "1.783", 
         "wce%": "0.00011", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_2KD_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_2KD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_2KD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_2KD", 
        "params": {
         "area": "2404.2", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.648", 
         "wce%": "0.00042", 
         "wcre%": "300.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_5A2_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_5A2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_5A2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_5A2", 
        "params": {
         "area": "1599.4", 
         "delay": "1.89", 
         "ep%": "99.99", 
         "mae%": "0.0031", 
         "mre%": "0.17", 
         "pwr": "0.984", 
         "wce%": "0.018", 
         "wcre%": "162.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_1UG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_1UG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_1UG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_1UG", 
        "params": {
         "area": "872.9", 
         "delay": "1.64", 
         "ep%": "100.00", 
         "mae%": "0.048", 
         "mre%": "1.34", 
         "pwr": "0.512", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HDT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_HDT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HDT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HDT", 
        "params": {
         "area": "385.8", 
         "delay": "1.01", 
         "ep%": "100.00", 
         "mae%": "0.77", 
         "mre%": "9.15", 
         "pwr": "0.176", 
         "wce%": "3.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HE5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HE5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HE5", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.0003", 
         "wce%": "75.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_9DU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_9DU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_9DU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_9DU", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_1K3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_1K3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_1K3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_1K3", 
        "params": {
         "area": "3084.2", 
         "delay": "3.12", 
         "ep%": "37.50", 
         "mae%": "0.0000015", 
         "mre%": "0.00011", 
         "pwr": "2.184", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_21M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_21M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_21M", 
        "params": {
         "area": "3052.3", 
         "delay": "3.13", 
         "ep%": "47.90", 
         "mae%": "0.00029", 
         "mre%": "0.012", 
         "pwr": "2.173", 
         "wce%": "0.0015", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_21Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_21Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_21Q", 
        "params": {
         "area": "3086.1", 
         "delay": "3.03", 
         "ep%": "56.25", 
         "mae%": "0.00038", 
         "mre%": "0.014", 
         "pwr": "2.153", 
         "wce%": "0.0015", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_0Z6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_0Z6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_0Z6", 
        "params": {
         "area": "3094.1", 
         "delay": "3.23", 
         "ep%": "80.98", 
         "mae%": "1.39", 
         "mre%": "3.32", 
         "pwr": "1.984", 
         "wce%": "22.22", 
         "wcre%": "22.22"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_G4R_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_G4R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_G4R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_G4R", 
        "params": {
         "area": "2332.4", 
         "delay": "2.84", 
         "ep%": "90.62", 
         "mae%": "0.0027", 
         "mre%": "0.058", 
         "pwr": "1.859", 
         "wce%": "0.011", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HE5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HE5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HE5", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.0003", 
         "wce%": "75.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
       "Z. Vasicek and L. Sekanina, \"Evolutionary Approach to Approximate Digital Circuits Design\" in IEEE Transactions on Evolutionary Computation, vol. 19, no. 3, pp. 432-444, June 2015. doi: 10.1109/TEVC.2014.2336175"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_9DU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_9DU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_9DU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_9DU", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_7EL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_7EL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_7EL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_7EL", 
        "params": {
         "area": "3109.1", 
         "delay": "3.11", 
         "ep%": "71.09", 
         "mae%": "0.000000068", 
         "mre%": "0.0000097", 
         "pwr": "2.180", 
         "wce%": "0.00000021", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_9MP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_9MP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_9MP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_9MP", 
        "params": {
         "area": "2977.2", 
         "delay": "3.02", 
         "ep%": "98.37", 
         "mae%": "0.00000096", 
         "mre%": "0.00013", 
         "pwr": "2.087", 
         "wce%": "0.0000032", 
         "wcre%": "7900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_A1M_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_A1M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_A1M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_A1M", 
        "params": {
         "area": "2685.3", 
         "delay": "2.62", 
         "ep%": "99.15", 
         "mae%": "0.000011", 
         "mre%": "0.0011", 
         "pwr": "1.855", 
         "wce%": "0.000051", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_2KD_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_2KD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_2KD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_2KD", 
        "params": {
         "area": "2404.2", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.648", 
         "wce%": "0.00042", 
         "wcre%": "300.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_4XB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_4XB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_4XB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_4XB", 
        "params": {
         "area": "2044.7", 
         "delay": "2.90", 
         "ep%": "99.98", 
         "mae%": "0.0013", 
         "mre%": "0.083", 
         "pwr": "1.230", 
         "wce%": "0.0062", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_60G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_60G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_60G", 
        "params": {
         "area": "1284.9", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.011", 
         "mre%": "0.46", 
         "pwr": "0.791", 
         "wce%": "0.058", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_G88_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_G88.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_G88.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_G88", 
        "params": {
         "area": "642.0", 
         "delay": "1.97", 
         "ep%": "100.00", 
         "mae%": "0.16", 
         "mre%": "3.06", 
         "pwr": "0.401", 
         "wce%": "0.63", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GAU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_GAU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GAU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GAU", 
        "params": {
         "area": "244.0", 
         "delay": "1.03", 
         "ep%": "100.00", 
         "mae%": "1.76", 
         "mre%": "19.30", 
         "pwr": "0.101", 
         "wce%": "7.03", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GPV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GPV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GPV", 
        "params": {
         "area": "4.7", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "15.62", 
         "mre%": "79.49", 
         "pwr": "0.00063", 
         "wce%": "62.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "16-bit unsigned multiplier", 
    "folder": "multiplers/16x16_unsigned", 
    "items": 47, 
    "signed": false
   }
  ], 
  "description": "Multipliers (unsigned)", 
  "folder": "multiplers", 
  "id": 1, 
  "items": 221
 }, 
 {
  "datasets": [
   {
    "bitwidth": [
     8, 
     2
    ], 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x2_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x2_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x2u_0C8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0C8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0C8", 
        "params": {
         "area": "109.8", 
         "delay": "0.66", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_13H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_13H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_13H", 
        "params": {
         "area": "110.3", 
         "delay": "0.64", 
         "ep%": "25.00", 
         "mae%": "0.024", 
         "mre%": "0.59", 
         "pwr": "0.032", 
         "wce%": "0.098", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_100.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_100.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_100", 
        "params": {
         "area": "101.4", 
         "delay": "0.60", 
         "ep%": "25.00", 
         "mae%": "0.049", 
         "mre%": "0.76", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_079.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_079.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_079", 
        "params": {
         "area": "84.5", 
         "delay": "0.58", 
         "ep%": "53.12", 
         "mae%": "0.14", 
         "mre%": "2.72", 
         "pwr": "0.025", 
         "wce%": "0.68", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0VN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0VN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0VN", 
        "params": {
         "area": "67.1", 
         "delay": "0.46", 
         "ep%": "65.62", 
         "mae%": "0.32", 
         "mre%": "6.33", 
         "pwr": "0.018", 
         "wce%": "1.46", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_16X.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_16X.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_16X", 
        "params": {
         "area": "53.0", 
         "delay": "0.39", 
         "ep%": "71.78", 
         "mae%": "0.68", 
         "mre%": "11.78", 
         "pwr": "0.014", 
         "wce%": "3.03", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0TD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0TD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0TD", 
        "params": {
         "area": "38.5", 
         "delay": "0.25", 
         "ep%": "72.75", 
         "mae%": "1.50", 
         "mre%": "21.82", 
         "pwr": "0.0075", 
         "wce%": "8.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_014.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_014.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_014", 
        "params": {
         "area": "15.0", 
         "delay": "0.11", 
         "ep%": "74.41", 
         "mae%": "3.53", 
         "mre%": "37.40", 
         "pwr": "0.0023", 
         "wce%": "12.70", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0H8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0H8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0H8", 
        "params": {
         "area": "4.7", 
         "delay": "0.04", 
         "ep%": "74.71", 
         "mae%": "7.50", 
         "mre%": "60.33", 
         "pwr": "0.0006", 
         "wce%": "25.39", 
         "wcre%": "137.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_02A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_02A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_02A", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "74.71", 
         "mae%": "18.68", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "74.71", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x2_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x2_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x2u_0C8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0C8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0C8", 
        "params": {
         "area": "109.8", 
         "delay": "0.66", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_13H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_13H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_13H", 
        "params": {
         "area": "110.3", 
         "delay": "0.64", 
         "ep%": "25.00", 
         "mae%": "0.024", 
         "mre%": "0.59", 
         "pwr": "0.032", 
         "wce%": "0.098", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0ZD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0ZD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0ZD", 
        "params": {
         "area": "97.6", 
         "delay": "0.57", 
         "ep%": "37.50", 
         "mae%": "0.073", 
         "mre%": "1.64", 
         "pwr": "0.027", 
         "wce%": "0.20", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_14L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_14L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_14L", 
        "params": {
         "area": "100.4", 
         "delay": "0.59", 
         "ep%": "37.50", 
         "mae%": "0.067", 
         "mre%": "1.45", 
         "pwr": "0.027", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0CY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0CY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0CY", 
        "params": {
         "area": "83.1", 
         "delay": "0.47", 
         "ep%": "64.06", 
         "mae%": "0.23", 
         "mre%": "4.34", 
         "pwr": "0.022", 
         "wce%": "0.88", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_10D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_10D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_10D", 
        "params": {
         "area": "70.4", 
         "delay": "0.40", 
         "ep%": "69.14", 
         "mae%": "0.35", 
         "mre%": "6.59", 
         "pwr": "0.018", 
         "wce%": "1.66", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_01C.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_01C.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_01C", 
        "params": {
         "area": "55.8", 
         "delay": "0.21", 
         "ep%": "71.29", 
         "mae%": "1.17", 
         "mre%": "15.38", 
         "pwr": "0.010", 
         "wce%": "3.81", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0X3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0X3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0X3", 
        "params": {
         "area": "31.4", 
         "delay": "0.19", 
         "ep%": "73.83", 
         "mae%": "2.00", 
         "mre%": "25.39", 
         "pwr": "0.0071", 
         "wce%": "7.91", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_16T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_16T.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_16T", 
        "params": {
         "area": "15.5", 
         "delay": "0.10", 
         "ep%": "74.22", 
         "mae%": "4.90", 
         "mre%": "43.01", 
         "pwr": "0.0021", 
         "wce%": "15.53", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0H8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0H8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0H8", 
        "params": {
         "area": "4.7", 
         "delay": "0.04", 
         "ep%": "74.71", 
         "mae%": "7.50", 
         "mre%": "60.33", 
         "pwr": "0.0006", 
         "wce%": "25.39", 
         "wcre%": "137.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_02A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_02A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_02A", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "74.71", 
         "mae%": "18.68", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "74.71", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x2_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x2_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x2u_0C8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0C8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0C8", 
        "params": {
         "area": "109.8", 
         "delay": "0.66", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_100.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_100.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_100", 
        "params": {
         "area": "101.4", 
         "delay": "0.60", 
         "ep%": "25.00", 
         "mae%": "0.049", 
         "mre%": "0.76", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_14L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_14L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_14L", 
        "params": {
         "area": "100.4", 
         "delay": "0.59", 
         "ep%": "37.50", 
         "mae%": "0.067", 
         "mre%": "1.45", 
         "pwr": "0.027", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_07F.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_07F.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_07F", 
        "params": {
         "area": "85.9", 
         "delay": "0.54", 
         "ep%": "62.50", 
         "mae%": "0.19", 
         "mre%": "3.58", 
         "pwr": "0.023", 
         "wce%": "0.59", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_11M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_11M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_11M", 
        "params": {
         "area": "68.0", 
         "delay": "0.37", 
         "ep%": "70.90", 
         "mae%": "0.47", 
         "mre%": "8.16", 
         "pwr": "0.017", 
         "wce%": "2.05", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0NU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0NU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0NU", 
        "params": {
         "area": "39.9", 
         "delay": "0.18", 
         "ep%": "73.24", 
         "mae%": "1.66", 
         "mre%": "18.64", 
         "pwr": "0.0086", 
         "wce%": "6.15", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_16T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_16T.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_16T", 
        "params": {
         "area": "15.5", 
         "delay": "0.10", 
         "ep%": "74.22", 
         "mae%": "4.90", 
         "mre%": "43.01", 
         "pwr": "0.0021", 
         "wce%": "15.53", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_02A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_02A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_02A", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "74.71", 
         "mae%": "18.68", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "74.71", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x2_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x2_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x2u_0C8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0C8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0C8", 
        "params": {
         "area": "109.8", 
         "delay": "0.66", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_00D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_00D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_00D", 
        "params": {
         "area": "122.5", 
         "delay": "0.53", 
         "ep%": "4.69", 
         "mae%": "0.073", 
         "mre%": "0.64", 
         "pwr": "0.032", 
         "wce%": "1.56", 
         "wcre%": "88.89"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_07P.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_07P.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_07P", 
        "params": {
         "area": "112.2", 
         "delay": "0.58", 
         "ep%": "12.50", 
         "mae%": "0.049", 
         "mre%": "0.81", 
         "pwr": "0.030", 
         "wce%": "0.39", 
         "wcre%": "66.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_100.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_100.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_100", 
        "params": {
         "area": "101.4", 
         "delay": "0.60", 
         "ep%": "25.00", 
         "mae%": "0.049", 
         "mre%": "0.76", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_14L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_14L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_14L", 
        "params": {
         "area": "100.4", 
         "delay": "0.59", 
         "ep%": "37.50", 
         "mae%": "0.067", 
         "mre%": "1.45", 
         "pwr": "0.027", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_07G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_07G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_07G", 
        "params": {
         "area": "87.3", 
         "delay": "0.52", 
         "ep%": "56.25", 
         "mae%": "0.17", 
         "mre%": "3.54", 
         "pwr": "0.023", 
         "wce%": "0.68", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0VN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0VN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0VN", 
        "params": {
         "area": "67.1", 
         "delay": "0.46", 
         "ep%": "65.62", 
         "mae%": "0.32", 
         "mre%": "6.33", 
         "pwr": "0.018", 
         "wce%": "1.46", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_02A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_02A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_02A", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "74.71", 
         "mae%": "18.68", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "74.71", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x2_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x2_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x2u_0C8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0C8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0C8", 
        "params": {
         "area": "109.8", 
         "delay": "0.66", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_13H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_13H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_13H", 
        "params": {
         "area": "110.3", 
         "delay": "0.64", 
         "ep%": "25.00", 
         "mae%": "0.024", 
         "mre%": "0.59", 
         "pwr": "0.032", 
         "wce%": "0.098", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_14L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_14L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_14L", 
        "params": {
         "area": "100.4", 
         "delay": "0.59", 
         "ep%": "37.50", 
         "mae%": "0.067", 
         "mre%": "1.45", 
         "pwr": "0.027", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0CY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0CY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0CY", 
        "params": {
         "area": "83.1", 
         "delay": "0.47", 
         "ep%": "64.06", 
         "mae%": "0.23", 
         "mre%": "4.34", 
         "pwr": "0.022", 
         "wce%": "0.88", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_11M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_11M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_11M", 
        "params": {
         "area": "68.0", 
         "delay": "0.37", 
         "ep%": "70.90", 
         "mae%": "0.47", 
         "mre%": "8.16", 
         "pwr": "0.017", 
         "wce%": "2.05", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_00J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_00J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_00J", 
        "params": {
         "area": "47.4", 
         "delay": "0.30", 
         "ep%": "71.78", 
         "mae%": "0.83", 
         "mre%": "11.82", 
         "pwr": "0.012", 
         "wce%": "4.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0X3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0X3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0X3", 
        "params": {
         "area": "31.4", 
         "delay": "0.19", 
         "ep%": "73.83", 
         "mae%": "2.00", 
         "mre%": "25.39", 
         "pwr": "0.0071", 
         "wce%": "7.91", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0AJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0AJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0AJ", 
        "params": {
         "area": "12.7", 
         "delay": "0.09", 
         "ep%": "74.32", 
         "mae%": "4.25", 
         "mre%": "45.58", 
         "pwr": "0.002", 
         "wce%": "18.46", 
         "wcre%": "112.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_0H8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_0H8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_0H8", 
        "params": {
         "area": "4.7", 
         "delay": "0.04", 
         "ep%": "74.71", 
         "mae%": "7.50", 
         "mre%": "60.33", 
         "pwr": "0.0006", 
         "wce%": "25.39", 
         "wcre%": "137.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x2u_02A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x2u_02A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x2u_02A", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "74.71", 
         "mae%": "18.68", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "74.71", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }
    ], 
    "description": "8x2-bit unsigned multiplier", 
    "folder": "multiplers/8x2_unsigned", 
    "items": 47, 
    "signed": false
   }, 
   {
    "bitwidth": [
     8, 
     3
    ], 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x3_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x3_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x3u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_003", 
        "params": {
         "area": "247.3", 
         "delay": "0.92", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.082", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_1XD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_1XD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_1XD", 
        "params": {
         "area": "209.3", 
         "delay": "0.89", 
         "ep%": "6.25", 
         "mae%": "0.0061", 
         "mre%": "0.07", 
         "pwr": "0.076", 
         "wce%": "0.098", 
         "wcre%": "22.22"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_03V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_03V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_03V", 
        "params": {
         "area": "210.7", 
         "delay": "1.00", 
         "ep%": "25.00", 
         "mae%": "0.012", 
         "mre%": "0.32", 
         "pwr": "0.075", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0GL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0GL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0GL", 
        "params": {
         "area": "182.6", 
         "delay": "0.85", 
         "ep%": "62.50", 
         "mae%": "0.085", 
         "mre%": "1.86", 
         "pwr": "0.065", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0YV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0YV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0YV", 
        "params": {
         "area": "154.9", 
         "delay": "0.65", 
         "ep%": "73.05", 
         "mae%": "0.21", 
         "mre%": "4.15", 
         "pwr": "0.053", 
         "wce%": "0.68", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0D0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0D0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0D0", 
        "params": {
         "area": "141.3", 
         "delay": "0.60", 
         "ep%": "84.72", 
         "mae%": "0.57", 
         "mre%": "9.25", 
         "pwr": "0.041", 
         "wce%": "2.05", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_1U0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_1U0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_1U0", 
        "params": {
         "area": "101.4", 
         "delay": "0.46", 
         "ep%": "85.69", 
         "mae%": "1.34", 
         "mre%": "18.70", 
         "pwr": "0.027", 
         "wce%": "5.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0RU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0RU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0RU", 
        "params": {
         "area": "44.1", 
         "delay": "0.29", 
         "ep%": "86.62", 
         "mae%": "3.46", 
         "mre%": "37.23", 
         "pwr": "0.011", 
         "wce%": "14.50", 
         "wcre%": "125.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_1AZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_1AZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_1AZ", 
        "params": {
         "area": "4.7", 
         "delay": "0.04", 
         "ep%": "87.01", 
         "mae%": "8.59", 
         "mre%": "67.11", 
         "pwr": "0.0006", 
         "wce%": "31.01", 
         "wcre%": "242.19"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_242.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_242.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_242", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "87.16", 
         "mae%": "21.79", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "87.16", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x3_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x3_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x3u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_003", 
        "params": {
         "area": "247.3", 
         "delay": "0.92", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.082", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_03V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_03V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_03V", 
        "params": {
         "area": "210.7", 
         "delay": "1.00", 
         "ep%": "25.00", 
         "mae%": "0.012", 
         "mre%": "0.32", 
         "pwr": "0.075", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_05X.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_05X.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_05X", 
        "params": {
         "area": "187.3", 
         "delay": "0.80", 
         "ep%": "62.50", 
         "mae%": "0.07", 
         "mre%": "1.57", 
         "pwr": "0.068", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0U7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0U7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0U7", 
        "params": {
         "area": "158.6", 
         "delay": "0.71", 
         "ep%": "74.37", 
         "mae%": "0.14", 
         "mre%": "2.79", 
         "pwr": "0.059", 
         "wce%": "0.44", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_017.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_017.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_017", 
        "params": {
         "area": "120.1", 
         "delay": "0.64", 
         "ep%": "83.25", 
         "mae%": "0.35", 
         "mre%": "6.40", 
         "pwr": "0.048", 
         "wce%": "1.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0CX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0CX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0CX", 
        "params": {
         "area": "121.5", 
         "delay": "0.57", 
         "ep%": "84.18", 
         "mae%": "0.61", 
         "mre%": "9.54", 
         "pwr": "0.037", 
         "wce%": "2.20", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_1UZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_1UZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_1UZ", 
        "params": {
         "area": "72.3", 
         "delay": "0.33", 
         "ep%": "85.89", 
         "mae%": "2.26", 
         "mre%": "26.44", 
         "pwr": "0.017", 
         "wce%": "6.88", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0RZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0RZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0RZ", 
        "params": {
         "area": "25.8", 
         "delay": "0.14", 
         "ep%": "87.11", 
         "mae%": "4.51", 
         "mre%": "44.73", 
         "pwr": "0.0051", 
         "wce%": "14.45", 
         "wcre%": "178.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_1NH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_1NH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_1NH", 
        "params": {
         "area": "4.7", 
         "delay": "0.04", 
         "ep%": "87.06", 
         "mae%": "10.29", 
         "mre%": "70.10", 
         "pwr": "0.0006", 
         "wce%": "36.96", 
         "wcre%": "100.20"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_242.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_242.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_242", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "87.16", 
         "mae%": "21.79", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "87.16", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x3_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x3_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x3u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_003", 
        "params": {
         "area": "247.3", 
         "delay": "0.92", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.082", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0TU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0TU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0TU", 
        "params": {
         "area": "208.8", 
         "delay": "0.89", 
         "ep%": "3.12", 
         "mae%": "0.012", 
         "mre%": "0.12", 
         "pwr": "0.075", 
         "wce%": "0.39", 
         "wcre%": "44.44"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_03V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_03V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_03V", 
        "params": {
         "area": "210.7", 
         "delay": "1.00", 
         "ep%": "25.00", 
         "mae%": "0.012", 
         "mre%": "0.32", 
         "pwr": "0.075", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0GJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0GJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0GJ", 
        "params": {
         "area": "186.8", 
         "delay": "0.80", 
         "ep%": "56.25", 
         "mae%": "0.082", 
         "mre%": "1.71", 
         "pwr": "0.067", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_18D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_18D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_18D", 
        "params": {
         "area": "170.4", 
         "delay": "0.83", 
         "ep%": "76.17", 
         "mae%": "0.20", 
         "mre%": "3.72", 
         "pwr": "0.055", 
         "wce%": "0.63", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0EN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0EN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0EN", 
        "params": {
         "area": "113.6", 
         "delay": "0.64", 
         "ep%": "83.98", 
         "mae%": "0.51", 
         "mre%": "8.21", 
         "pwr": "0.044", 
         "wce%": "1.95", 
         "wcre%": "362.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_1U0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_1U0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_1U0", 
        "params": {
         "area": "101.4", 
         "delay": "0.46", 
         "ep%": "85.69", 
         "mae%": "1.34", 
         "mre%": "18.70", 
         "pwr": "0.027", 
         "wce%": "5.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0QU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0QU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0QU", 
        "params": {
         "area": "30.0", 
         "delay": "0.15", 
         "ep%": "86.91", 
         "mae%": "4.36", 
         "mre%": "43.25", 
         "pwr": "0.0057", 
         "wce%": "13.62", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_242.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_242.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_242", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "87.16", 
         "mae%": "21.79", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "87.16", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x3_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x3_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x3u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_003", 
        "params": {
         "area": "247.3", 
         "delay": "0.92", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.082", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0TU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0TU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0TU", 
        "params": {
         "area": "208.8", 
         "delay": "0.89", 
         "ep%": "3.12", 
         "mae%": "0.012", 
         "mre%": "0.12", 
         "pwr": "0.075", 
         "wce%": "0.39", 
         "wcre%": "44.44"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0TV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0TV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0TV", 
        "params": {
         "area": "215.4", 
         "delay": "1.04", 
         "ep%": "10.94", 
         "mae%": "0.043", 
         "mre%": "0.33", 
         "pwr": "0.075", 
         "wce%": "0.39", 
         "wcre%": "44.44"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_03V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_03V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_03V", 
        "params": {
         "area": "210.7", 
         "delay": "1.00", 
         "ep%": "25.00", 
         "mae%": "0.012", 
         "mre%": "0.32", 
         "pwr": "0.075", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_060.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_060.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_060", 
        "params": {
         "area": "219.6", 
         "delay": "0.83", 
         "ep%": "42.19", 
         "mae%": "0.046", 
         "mre%": "0.93", 
         "pwr": "0.074", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0GJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0GJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0GJ", 
        "params": {
         "area": "186.8", 
         "delay": "0.80", 
         "ep%": "56.25", 
         "mae%": "0.082", 
         "mre%": "1.71", 
         "pwr": "0.067", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0GA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0GA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0GA", 
        "params": {
         "area": "168.0", 
         "delay": "0.79", 
         "ep%": "59.38", 
         "mae%": "0.11", 
         "mre%": "2.34", 
         "pwr": "0.060", 
         "wce%": "0.29", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_24Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_24Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_24Z", 
        "params": {
         "area": "160.0", 
         "delay": "0.74", 
         "ep%": "74.22", 
         "mae%": "0.29", 
         "mre%": "4.60", 
         "pwr": "0.052", 
         "wce%": "0.98", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_242.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_242.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_242", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "87.16", 
         "mae%": "21.79", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "87.16", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x3_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x3_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x3u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_003", 
        "params": {
         "area": "247.3", 
         "delay": "0.92", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.082", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_03V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_03V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_03V", 
        "params": {
         "area": "210.7", 
         "delay": "1.00", 
         "ep%": "25.00", 
         "mae%": "0.012", 
         "mre%": "0.32", 
         "pwr": "0.075", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_05X.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_05X.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_05X", 
        "params": {
         "area": "187.3", 
         "delay": "0.80", 
         "ep%": "62.50", 
         "mae%": "0.07", 
         "mre%": "1.57", 
         "pwr": "0.068", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0U7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0U7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0U7", 
        "params": {
         "area": "158.6", 
         "delay": "0.71", 
         "ep%": "74.37", 
         "mae%": "0.14", 
         "mre%": "2.79", 
         "pwr": "0.059", 
         "wce%": "0.44", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_017.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_017.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_017", 
        "params": {
         "area": "120.1", 
         "delay": "0.64", 
         "ep%": "83.25", 
         "mae%": "0.35", 
         "mre%": "6.40", 
         "pwr": "0.048", 
         "wce%": "1.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0T6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0T6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0T6", 
        "params": {
         "area": "107.5", 
         "delay": "0.48", 
         "ep%": "85.79", 
         "mae%": "0.89", 
         "mre%": "13.98", 
         "pwr": "0.034", 
         "wce%": "3.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_1US.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_1US.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_1US", 
        "params": {
         "area": "76.5", 
         "delay": "0.37", 
         "ep%": "86.23", 
         "mae%": "1.90", 
         "mre%": "24.47", 
         "pwr": "0.019", 
         "wce%": "6.88", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_0RZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_0RZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_0RZ", 
        "params": {
         "area": "25.8", 
         "delay": "0.14", 
         "ep%": "87.11", 
         "mae%": "4.51", 
         "mre%": "44.73", 
         "pwr": "0.0051", 
         "wce%": "14.45", 
         "wcre%": "178.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_1BP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_1BP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_1BP", 
        "params": {
         "area": "4.7", 
         "delay": "0.04", 
         "ep%": "87.11", 
         "mae%": "9.06", 
         "mre%": "65.58", 
         "pwr": "0.0006", 
         "wce%": "31.01", 
         "wcre%": "101.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x3u_242.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x3u_242.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x3u_242", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "87.16", 
         "mae%": "21.79", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "87.16", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }
    ], 
    "description": "8x3-bit unsigned multiplier", 
    "folder": "multiplers/8x3_unsigned", 
    "items": 48, 
    "signed": false
   }, 
   {
    "bitwidth": [
     8, 
     4
    ], 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x4_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x4_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x4u_2DB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2DB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2DB", 
        "params": {
         "area": "342.6", 
         "delay": "1.16", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.137", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_2L5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2L5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2L5", 
        "params": {
         "area": "312.1", 
         "delay": "1.16", 
         "ep%": "25.00", 
         "mae%": "0.0061", 
         "mre%": "0.18", 
         "pwr": "0.130", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_29A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_29A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_29A", 
        "params": {
         "area": "306.5", 
         "delay": "1.02", 
         "ep%": "37.50", 
         "mae%": "0.018", 
         "mre%": "0.50", 
         "pwr": "0.127", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3N3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3N3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3N3", 
        "params": {
         "area": "288.6", 
         "delay": "1.09", 
         "ep%": "60.16", 
         "mae%": "0.047", 
         "mre%": "1.18", 
         "pwr": "0.120", 
         "wce%": "0.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_2G5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2G5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2G5", 
        "params": {
         "area": "226.2", 
         "delay": "0.87", 
         "ep%": "85.25", 
         "mae%": "0.16", 
         "mre%": "3.42", 
         "pwr": "0.097", 
         "wce%": "0.61", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_167.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_167.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_167", 
        "params": {
         "area": "184.0", 
         "delay": "0.75", 
         "ep%": "90.77", 
         "mae%": "0.40", 
         "mre%": "7.28", 
         "pwr": "0.071", 
         "wce%": "1.59", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_03J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_03J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_03J", 
        "params": {
         "area": "122.0", 
         "delay": "0.60", 
         "ep%": "92.21", 
         "mae%": "1.10", 
         "mre%": "15.94", 
         "pwr": "0.047", 
         "wce%": "4.00", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_1K7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_1K7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_1K7", 
        "params": {
         "area": "73.7", 
         "delay": "0.34", 
         "ep%": "93.12", 
         "mae%": "3.14", 
         "mre%": "37.30", 
         "pwr": "0.017", 
         "wce%": "11.94", 
         "wcre%": "806.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_2G2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2G2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2G2", 
        "params": {
         "area": "7.0", 
         "delay": "0.04", 
         "ep%": "93.36", 
         "mae%": "7.95", 
         "mre%": "62.04", 
         "pwr": "0.00089", 
         "wce%": "27.91", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3RR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3RR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3RR", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "93.38", 
         "mae%": "23.35", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "93.38", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x4_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x4_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x4u_2DB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2DB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2DB", 
        "params": {
         "area": "342.6", 
         "delay": "1.16", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.137", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_29A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_29A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_29A", 
        "params": {
         "area": "306.5", 
         "delay": "1.02", 
         "ep%": "37.50", 
         "mae%": "0.018", 
         "mre%": "0.50", 
         "pwr": "0.127", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3NP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3NP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3NP", 
        "params": {
         "area": "278.8", 
         "delay": "1.08", 
         "ep%": "60.79", 
         "mae%": "0.039", 
         "mre%": "0.90", 
         "pwr": "0.122", 
         "wce%": "0.15", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_42Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_42Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_42Z", 
        "params": {
         "area": "263.3", 
         "delay": "0.88", 
         "ep%": "73.34", 
         "mae%": "0.082", 
         "mre%": "1.86", 
         "pwr": "0.110", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3BP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3BP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3BP", 
        "params": {
         "area": "205.6", 
         "delay": "0.85", 
         "ep%": "88.33", 
         "mae%": "0.26", 
         "mre%": "5.76", 
         "pwr": "0.092", 
         "wce%": "0.81", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_409.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_409.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_409", 
        "params": {
         "area": "170.8", 
         "delay": "0.72", 
         "ep%": "91.16", 
         "mae%": "0.66", 
         "mre%": "10.34", 
         "pwr": "0.063", 
         "wce%": "2.17", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_2DH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2DH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2DH", 
        "params": {
         "area": "115.0", 
         "delay": "0.59", 
         "ep%": "92.72", 
         "mae%": "1.45", 
         "mre%": "20.48", 
         "pwr": "0.035", 
         "wce%": "5.35", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_1L6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_1L6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_1L6", 
        "params": {
         "area": "44.1", 
         "delay": "0.24", 
         "ep%": "92.99", 
         "mae%": "3.76", 
         "mre%": "38.63", 
         "pwr": "0.011", 
         "wce%": "13.75", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_04E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_04E.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_04E", 
        "params": {
         "area": "4.7", 
         "delay": "0.04", 
         "ep%": "93.33", 
         "mae%": "9.08", 
         "mre%": "67.10", 
         "pwr": "0.0006", 
         "wce%": "34.11", 
         "wcre%": "234.38"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3RR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3RR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3RR", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "93.38", 
         "mae%": "23.35", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "93.38", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x4_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x4_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x4u_2DB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2DB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2DB", 
        "params": {
         "area": "342.6", 
         "delay": "1.16", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.137", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_2TZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2TZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2TZ", 
        "params": {
         "area": "303.2", 
         "delay": "1.14", 
         "ep%": "6.25", 
         "mae%": "0.0031", 
         "mre%": "0.043", 
         "pwr": "0.130", 
         "wce%": "0.049", 
         "wcre%": "22.22"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_2L5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2L5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2L5", 
        "params": {
         "area": "312.1", 
         "delay": "1.16", 
         "ep%": "25.00", 
         "mae%": "0.0061", 
         "mre%": "0.18", 
         "pwr": "0.130", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_29A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_29A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_29A", 
        "params": {
         "area": "306.5", 
         "delay": "1.02", 
         "ep%": "37.50", 
         "mae%": "0.018", 
         "mre%": "0.50", 
         "pwr": "0.127", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3N3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3N3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3N3", 
        "params": {
         "area": "288.6", 
         "delay": "1.09", 
         "ep%": "60.16", 
         "mae%": "0.047", 
         "mre%": "1.18", 
         "pwr": "0.120", 
         "wce%": "0.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_579.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_579.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_579", 
        "params": {
         "area": "247.3", 
         "delay": "0.95", 
         "ep%": "84.38", 
         "mae%": "0.13", 
         "mre%": "2.76", 
         "pwr": "0.102", 
         "wce%": "0.42", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_167.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_167.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_167", 
        "params": {
         "area": "184.0", 
         "delay": "0.75", 
         "ep%": "90.77", 
         "mae%": "0.40", 
         "mre%": "7.28", 
         "pwr": "0.071", 
         "wce%": "1.59", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_2CC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2CC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2CC", 
        "params": {
         "area": "132.8", 
         "delay": "0.69", 
         "ep%": "91.77", 
         "mae%": "1.39", 
         "mre%": "17.71", 
         "pwr": "0.041", 
         "wce%": "5.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3UF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3UF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3UF", 
        "params": {
         "area": "48.3", 
         "delay": "0.26", 
         "ep%": "93.09", 
         "mae%": "3.97", 
         "mre%": "39.63", 
         "pwr": "0.010", 
         "wce%": "18.63", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3RR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3RR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3RR", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "93.38", 
         "mae%": "23.35", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "93.38", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x4_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x4_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x4u_2DB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2DB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2DB", 
        "params": {
         "area": "342.6", 
         "delay": "1.16", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.137", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_2TZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2TZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2TZ", 
        "params": {
         "area": "303.2", 
         "delay": "1.14", 
         "ep%": "6.25", 
         "mae%": "0.0031", 
         "mre%": "0.043", 
         "pwr": "0.130", 
         "wce%": "0.049", 
         "wcre%": "22.22"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_0C9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_0C9.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_0C9", 
        "params": {
         "area": "319.6", 
         "delay": "1.08", 
         "ep%": "17.24", 
         "mae%": "4.32", 
         "mre%": "9.73", 
         "pwr": "0.129", 
         "wce%": "56.25", 
         "wcre%": "99.90"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_29A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_29A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_29A", 
        "params": {
         "area": "306.5", 
         "delay": "1.02", 
         "ep%": "37.50", 
         "mae%": "0.018", 
         "mre%": "0.50", 
         "pwr": "0.127", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3CY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3CY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3CY", 
        "params": {
         "area": "292.4", 
         "delay": "1.16", 
         "ep%": "50.00", 
         "mae%": "0.034", 
         "mre%": "0.76", 
         "pwr": "0.122", 
         "wce%": "0.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3N3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3N3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3N3", 
        "params": {
         "area": "288.6", 
         "delay": "1.09", 
         "ep%": "60.16", 
         "mae%": "0.047", 
         "mre%": "1.18", 
         "pwr": "0.120", 
         "wce%": "0.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_49L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_49L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_49L", 
        "params": {
         "area": "284.4", 
         "delay": "1.00", 
         "ep%": "70.90", 
         "mae%": "0.073", 
         "mre%": "1.67", 
         "pwr": "0.114", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_2GR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2GR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2GR", 
        "params": {
         "area": "233.7", 
         "delay": "0.86", 
         "ep%": "81.93", 
         "mae%": "0.17", 
         "mre%": "3.59", 
         "pwr": "0.100", 
         "wce%": "0.63", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3RR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3RR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3RR", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "93.38", 
         "mae%": "23.35", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "93.38", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x4_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x4_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x4u_2DB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_2DB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_2DB", 
        "params": {
         "area": "342.6", 
         "delay": "1.16", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.137", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_29C.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_29C.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_29C", 
        "params": {
         "area": "304.6", 
         "delay": "1.12", 
         "ep%": "37.50", 
         "mae%": "0.012", 
         "mre%": "0.33", 
         "pwr": "0.129", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3NP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3NP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3NP", 
        "params": {
         "area": "278.8", 
         "delay": "1.08", 
         "ep%": "60.79", 
         "mae%": "0.039", 
         "mre%": "0.90", 
         "pwr": "0.122", 
         "wce%": "0.15", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_291.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_291.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_291", 
        "params": {
         "area": "263.7", 
         "delay": "0.99", 
         "ep%": "79.39", 
         "mae%": "0.11", 
         "mre%": "2.56", 
         "pwr": "0.110", 
         "wce%": "0.44", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3BB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3BB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3BB", 
        "params": {
         "area": "247.3", 
         "delay": "0.84", 
         "ep%": "86.43", 
         "mae%": "0.27", 
         "mre%": "5.37", 
         "pwr": "0.089", 
         "wce%": "1.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_409.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_409.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_409", 
        "params": {
         "area": "170.8", 
         "delay": "0.72", 
         "ep%": "91.16", 
         "mae%": "0.66", 
         "mre%": "10.34", 
         "pwr": "0.063", 
         "wce%": "2.17", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_0S7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_0S7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_0S7", 
        "params": {
         "area": "108.4", 
         "delay": "0.47", 
         "ep%": "92.65", 
         "mae%": "1.71", 
         "mre%": "22.99", 
         "pwr": "0.032", 
         "wce%": "6.67", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3UF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3UF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3UF", 
        "params": {
         "area": "48.3", 
         "delay": "0.26", 
         "ep%": "93.09", 
         "mae%": "3.97", 
         "mre%": "39.63", 
         "pwr": "0.010", 
         "wce%": "18.63", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_04E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_04E.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_04E", 
        "params": {
         "area": "4.7", 
         "delay": "0.04", 
         "ep%": "93.33", 
         "mae%": "9.08", 
         "mre%": "67.10", 
         "pwr": "0.0006", 
         "wce%": "34.11", 
         "wcre%": "234.38"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x4u_3RR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x4u_3RR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x4u_3RR", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "93.38", 
         "mae%": "23.35", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "93.38", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }
    ], 
    "description": "8x4-bit unsigned multiplier", 
    "folder": "multiplers/8x4_unsigned", 
    "items": 49, 
    "signed": false
   }, 
   {
    "bitwidth": [
     8, 
     5
    ], 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x5_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x5_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x5u_4HF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4HF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4HF", 
        "params": {
         "area": "436.0", 
         "delay": "1.34", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.198", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_2BB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_2BB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_2BB", 
        "params": {
         "area": "413.5", 
         "delay": "1.37", 
         "ep%": "25.00", 
         "mae%": "0.0031", 
         "mre%": "0.10", 
         "pwr": "0.192", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_48G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_48G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_48G", 
        "params": {
         "area": "401.7", 
         "delay": "1.30", 
         "ep%": "50.00", 
         "mae%": "0.012", 
         "mre%": "0.39", 
         "pwr": "0.188", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_4SL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4SL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4SL", 
        "params": {
         "area": "357.6", 
         "delay": "1.13", 
         "ep%": "75.98", 
         "mae%": "0.035", 
         "mre%": "0.98", 
         "pwr": "0.176", 
         "wce%": "0.11", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_3NQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_3NQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_3NQ", 
        "params": {
         "area": "327.1", 
         "delay": "1.09", 
         "ep%": "85.21", 
         "mae%": "0.10", 
         "mre%": "2.40", 
         "pwr": "0.155", 
         "wce%": "0.40", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_4TT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4TT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4TT", 
        "params": {
         "area": "286.3", 
         "delay": "1.09", 
         "ep%": "92.87", 
         "mae%": "0.31", 
         "mre%": "5.91", 
         "pwr": "0.117", 
         "wce%": "1.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_1EB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_1EB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_1EB", 
        "params": {
         "area": "170.8", 
         "delay": "0.78", 
         "ep%": "95.95", 
         "mae%": "0.95", 
         "mre%": "15.33", 
         "pwr": "0.060", 
         "wce%": "4.00", 
         "wcre%": "182.35"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_2PV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_2PV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_2PV", 
        "params": {
         "area": "85.4", 
         "delay": "0.47", 
         "ep%": "96.39", 
         "mae%": "2.75", 
         "mre%": "31.14", 
         "pwr": "0.024", 
         "wce%": "11.49", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_1D5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_1D5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_1D5", 
        "params": {
         "area": "7.0", 
         "delay": "0.04", 
         "ep%": "96.47", 
         "mae%": "8.06", 
         "mre%": "65.69", 
         "pwr": "0.00089", 
         "wce%": "29.46", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_4PP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4PP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4PP", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "96.50", 
         "mae%": "24.12", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "96.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x5_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x5_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x5u_4HF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4HF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4HF", 
        "params": {
         "area": "436.0", 
         "delay": "1.34", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.198", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_5VH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_5VH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_5VH", 
        "params": {
         "area": "400.8", 
         "delay": "1.40", 
         "ep%": "50.00", 
         "mae%": "0.0092", 
         "mre%": "0.28", 
         "pwr": "0.190", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_47N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_47N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_47N", 
        "params": {
         "area": "377.3", 
         "delay": "1.22", 
         "ep%": "70.31", 
         "mae%": "0.027", 
         "mre%": "0.79", 
         "pwr": "0.179", 
         "wce%": "0.073", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_5BY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_5BY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_5BY", 
        "params": {
         "area": "335.1", 
         "delay": "1.15", 
         "ep%": "81.47", 
         "mae%": "0.059", 
         "mre%": "1.69", 
         "pwr": "0.171", 
         "wce%": "0.17", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_43C.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_43C.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_43C", 
        "params": {
         "area": "325.7", 
         "delay": "1.14", 
         "ep%": "90.62", 
         "mae%": "0.18", 
         "mre%": "3.83", 
         "pwr": "0.140", 
         "wce%": "0.62", 
         "wcre%": "116.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_5SU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_5SU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_5SU", 
        "params": {
         "area": "211.7", 
         "delay": "0.95", 
         "ep%": "94.41", 
         "mae%": "0.47", 
         "mre%": "8.50", 
         "pwr": "0.089", 
         "wce%": "1.66", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_1G4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_1G4.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_1G4", 
        "params": {
         "area": "153.0", 
         "delay": "0.78", 
         "ep%": "95.95", 
         "mae%": "1.05", 
         "mre%": "20.33", 
         "pwr": "0.058", 
         "wce%": "3.91", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_202.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_202.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_202", 
        "params": {
         "area": "66.2", 
         "delay": "0.37", 
         "ep%": "96.31", 
         "mae%": "3.85", 
         "mre%": "54.36", 
         "pwr": "0.017", 
         "wce%": "12.89", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_18L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_18L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_18L", 
        "params": {
         "area": "7.0", 
         "delay": "0.04", 
         "ep%": "96.45", 
         "mae%": "9.00", 
         "mre%": "70.86", 
         "pwr": "0.00089", 
         "wce%": "31.31", 
         "wcre%": "712.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_4PP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4PP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4PP", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "96.50", 
         "mae%": "24.12", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "96.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x5_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x5_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x5u_4HF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4HF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4HF", 
        "params": {
         "area": "436.0", 
         "delay": "1.34", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.198", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_1JZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_1JZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_1JZ", 
        "params": {
         "area": "415.8", 
         "delay": "1.32", 
         "ep%": "3.12", 
         "mae%": "0.0015", 
         "mre%": "0.031", 
         "pwr": "0.195", 
         "wce%": "0.049", 
         "wcre%": "44.44"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_2BB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_2BB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_2BB", 
        "params": {
         "area": "413.5", 
         "delay": "1.37", 
         "ep%": "25.00", 
         "mae%": "0.0031", 
         "mre%": "0.10", 
         "pwr": "0.192", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_5VH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_5VH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_5VH", 
        "params": {
         "area": "400.8", 
         "delay": "1.40", 
         "ep%": "50.00", 
         "mae%": "0.0092", 
         "mre%": "0.28", 
         "pwr": "0.190", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_47N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_47N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_47N", 
        "params": {
         "area": "377.3", 
         "delay": "1.22", 
         "ep%": "70.31", 
         "mae%": "0.027", 
         "mre%": "0.79", 
         "pwr": "0.179", 
         "wce%": "0.073", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_34Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_34Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_34Z", 
        "params": {
         "area": "350.1", 
         "delay": "1.14", 
         "ep%": "85.94", 
         "mae%": "0.089", 
         "mre%": "2.15", 
         "pwr": "0.155", 
         "wce%": "0.28", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_4U7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4U7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4U7", 
        "params": {
         "area": "254.4", 
         "delay": "0.99", 
         "ep%": "93.44", 
         "mae%": "0.29", 
         "mre%": "5.70", 
         "pwr": "0.119", 
         "wce%": "1.09", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_3LT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_3LT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_3LT", 
        "params": {
         "area": "174.6", 
         "delay": "0.76", 
         "ep%": "95.37", 
         "mae%": "0.94", 
         "mre%": "15.13", 
         "pwr": "0.062", 
         "wce%": "3.77", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_1QQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_1QQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_1QQ", 
        "params": {
         "area": "56.3", 
         "delay": "0.30", 
         "ep%": "96.37", 
         "mae%": "3.81", 
         "mre%": "38.51", 
         "pwr": "0.015", 
         "wce%": "15.44", 
         "wcre%": "303.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_4PP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4PP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4PP", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "96.50", 
         "mae%": "24.12", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "96.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x5_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x5_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x5u_4HF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4HF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4HF", 
        "params": {
         "area": "436.0", 
         "delay": "1.34", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.198", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_41U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_41U.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_41U", 
        "params": {
         "area": "415.3", 
         "delay": "1.44", 
         "ep%": "3.12", 
         "mae%": "0.0031", 
         "mre%": "0.063", 
         "pwr": "0.194", 
         "wce%": "0.098", 
         "wcre%": "88.89"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_1F9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_1F9.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_1F9", 
        "params": {
         "area": "432.2", 
         "delay": "1.33", 
         "ep%": "13.57", 
         "mae%": "0.12", 
         "mre%": "1.17", 
         "pwr": "0.191", 
         "wce%": "1.56", 
         "wcre%": "99.22"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_378.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_378.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_378", 
        "params": {
         "area": "433.2", 
         "delay": "1.36", 
         "ep%": "40.62", 
         "mae%": "0.0093", 
         "mre%": "0.26", 
         "pwr": "0.190", 
         "wce%": "0.037", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_48G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_48G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_48G", 
        "params": {
         "area": "401.7", 
         "delay": "1.30", 
         "ep%": "50.00", 
         "mae%": "0.012", 
         "mre%": "0.39", 
         "pwr": "0.188", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_4RH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4RH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4RH", 
        "params": {
         "area": "390.0", 
         "delay": "1.20", 
         "ep%": "62.50", 
         "mae%": "0.028", 
         "mre%": "0.77", 
         "pwr": "0.180", 
         "wce%": "0.11", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_4SM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4SM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4SM", 
        "params": {
         "area": "367.9", 
         "delay": "1.19", 
         "ep%": "70.31", 
         "mae%": "0.036", 
         "mre%": "1.03", 
         "pwr": "0.176", 
         "wce%": "0.11", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_3P3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_3P3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_3P3", 
        "params": {
         "area": "324.8", 
         "delay": "1.04", 
         "ep%": "84.86", 
         "mae%": "0.13", 
         "mre%": "2.99", 
         "pwr": "0.147", 
         "wce%": "0.44", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_4PP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4PP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4PP", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "96.50", 
         "mae%": "24.12", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "96.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x5_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x5_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x5u_4HF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4HF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4HF", 
        "params": {
         "area": "436.0", 
         "delay": "1.34", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.198", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_5VH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_5VH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_5VH", 
        "params": {
         "area": "400.8", 
         "delay": "1.40", 
         "ep%": "50.00", 
         "mae%": "0.0092", 
         "mre%": "0.28", 
         "pwr": "0.190", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_4S1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4S1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4S1", 
        "params": {
         "area": "393.7", 
         "delay": "1.23", 
         "ep%": "71.36", 
         "mae%": "0.026", 
         "mre%": "0.69", 
         "pwr": "0.186", 
         "wce%": "0.11", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_34U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_34U.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_34U", 
        "params": {
         "area": "370.3", 
         "delay": "1.07", 
         "ep%": "83.25", 
         "mae%": "0.073", 
         "mre%": "1.85", 
         "pwr": "0.162", 
         "wce%": "0.28", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_44R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_44R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_44R", 
        "params": {
         "area": "294.7", 
         "delay": "1.01", 
         "ep%": "91.80", 
         "mae%": "0.20", 
         "mre%": "4.40", 
         "pwr": "0.129", 
         "wce%": "0.70", 
         "wcre%": "102.78"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_5SU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_5SU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_5SU", 
        "params": {
         "area": "211.7", 
         "delay": "0.95", 
         "ep%": "94.41", 
         "mae%": "0.47", 
         "mre%": "8.50", 
         "pwr": "0.089", 
         "wce%": "1.66", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_1G4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_1G4.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_1G4", 
        "params": {
         "area": "153.0", 
         "delay": "0.78", 
         "ep%": "95.95", 
         "mae%": "1.05", 
         "mre%": "20.33", 
         "pwr": "0.058", 
         "wce%": "3.91", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_1VH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_1VH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_1VH", 
        "params": {
         "area": "51.6", 
         "delay": "0.34", 
         "ep%": "96.36", 
         "mae%": "3.70", 
         "mre%": "39.67", 
         "pwr": "0.014", 
         "wce%": "13.88", 
         "wcre%": "115.82"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_1GV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_1GV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_1GV", 
        "params": {
         "area": "4.7", 
         "delay": "0.04", 
         "ep%": "96.50", 
         "mae%": "9.33", 
         "mre%": "68.64", 
         "pwr": "0.0006", 
         "wce%": "35.66", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x5u_4PP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x5u_4PP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x5u_4PP", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "96.50", 
         "mae%": "24.12", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "96.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }
    ], 
    "description": "8x5-bit unsigned multiplier", 
    "folder": "multiplers/8x5_unsigned", 
    "items": 49, 
    "signed": false
   }, 
   {
    "bitwidth": [
     8, 
     6
    ], 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x6_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x6_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x6u_1NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_1NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_1NM", 
        "params": {
         "area": "538.3", 
         "delay": "1.55", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.267", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_6DG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_6DG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_6DG", 
        "params": {
         "area": "511.5", 
         "delay": "1.58", 
         "ep%": "25.00", 
         "mae%": "0.0015", 
         "mre%": "0.058", 
         "pwr": "0.260", 
         "wce%": "0.0061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3GJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3GJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3GJ", 
        "params": {
         "area": "493.7", 
         "delay": "1.58", 
         "ep%": "37.11", 
         "mae%": "0.0045", 
         "mre%": "0.16", 
         "pwr": "0.255", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_5P0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_5P0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_5P0", 
        "params": {
         "area": "448.7", 
         "delay": "1.37", 
         "ep%": "73.83", 
         "mae%": "0.019", 
         "mre%": "0.60", 
         "pwr": "0.239", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_4QT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_4QT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_4QT", 
        "params": {
         "area": "417.2", 
         "delay": "1.28", 
         "ep%": "86.56", 
         "mae%": "0.07", 
         "mre%": "1.70", 
         "pwr": "0.209", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_62N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_62N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_62N", 
        "params": {
         "area": "331.3", 
         "delay": "1.07", 
         "ep%": "94.54", 
         "mae%": "0.19", 
         "mre%": "5.22", 
         "pwr": "0.161", 
         "wce%": "0.77", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_50H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_50H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_50H", 
        "params": {
         "area": "203.7", 
         "delay": "0.88", 
         "ep%": "97.53", 
         "mae%": "0.76", 
         "mre%": "12.27", 
         "pwr": "0.087", 
         "wce%": "3.06", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_159.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_159.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_159", 
        "params": {
         "area": "116.4", 
         "delay": "0.57", 
         "ep%": "97.92", 
         "mae%": "2.42", 
         "mre%": "29.00", 
         "pwr": "0.032", 
         "wce%": "9.94", 
         "wcre%": "101.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_32R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_32R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_32R", 
        "params": {
         "area": "13.1", 
         "delay": "0.09", 
         "ep%": "98.03", 
         "mae%": "7.61", 
         "mre%": "56.56", 
         "pwr": "0.0017", 
         "wce%": "29.79", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3GX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3GX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3GX", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "98.05", 
         "mae%": "24.51", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "98.05", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x6_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x6_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x6u_1NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_1NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_1NM", 
        "params": {
         "area": "538.3", 
         "delay": "1.55", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.267", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_6DG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_6DG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_6DG", 
        "params": {
         "area": "511.5", 
         "delay": "1.58", 
         "ep%": "25.00", 
         "mae%": "0.0015", 
         "mre%": "0.058", 
         "pwr": "0.260", 
         "wce%": "0.0061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3GJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3GJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3GJ", 
        "params": {
         "area": "493.7", 
         "delay": "1.58", 
         "ep%": "37.11", 
         "mae%": "0.0045", 
         "mre%": "0.16", 
         "pwr": "0.255", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_54L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_54L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_54L", 
        "params": {
         "area": "481.0", 
         "delay": "1.53", 
         "ep%": "62.50", 
         "mae%": "0.014", 
         "mre%": "0.47", 
         "pwr": "0.249", 
         "wce%": "0.037", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3FS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3FS.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3FS", 
        "params": {
         "area": "444.9", 
         "delay": "1.41", 
         "ep%": "79.69", 
         "mae%": "0.028", 
         "mre%": "0.83", 
         "pwr": "0.234", 
         "wce%": "0.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_5HK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_5HK.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_5HK", 
        "params": {
         "area": "409.2", 
         "delay": "1.29", 
         "ep%": "95.75", 
         "mae%": "0.12", 
         "mre%": "2.81", 
         "pwr": "0.191", 
         "wce%": "0.43", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3JY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3JY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3JY", 
        "params": {
         "area": "298.0", 
         "delay": "1.17", 
         "ep%": "95.89", 
         "mae%": "0.31", 
         "mre%": "6.26", 
         "pwr": "0.139", 
         "wce%": "1.21", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_2UB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_2UB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_2UB", 
        "params": {
         "area": "183.0", 
         "delay": "0.71", 
         "ep%": "97.55", 
         "mae%": "0.96", 
         "mre%": "15.15", 
         "pwr": "0.074", 
         "wce%": "3.88", 
         "wcre%": "100.78"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_12A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_12A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_12A", 
        "params": {
         "area": "87.3", 
         "delay": "0.45", 
         "ep%": "97.96", 
         "mae%": "2.90", 
         "mre%": "35.91", 
         "pwr": "0.025", 
         "wce%": "11.38", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_59L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_59L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_59L", 
        "params": {
         "area": "7.0", 
         "delay": "0.04", 
         "ep%": "98.03", 
         "mae%": "9.53", 
         "mre%": "66.43", 
         "pwr": "0.00089", 
         "wce%": "32.90", 
         "wcre%": "328.61"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3GX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3GX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3GX", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "98.05", 
         "mae%": "24.51", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "98.05", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x6_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x6_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x6u_1NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_1NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_1NM", 
        "params": {
         "area": "538.3", 
         "delay": "1.55", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.267", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_0PJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_0PJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_0PJ", 
        "params": {
         "area": "518.1", 
         "delay": "1.53", 
         "ep%": "3.12", 
         "mae%": "0.00076", 
         "mre%": "0.019", 
         "pwr": "0.263", 
         "wce%": "0.024", 
         "wcre%": "44.44"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_6DG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_6DG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_6DG", 
        "params": {
         "area": "511.5", 
         "delay": "1.58", 
         "ep%": "25.00", 
         "mae%": "0.0015", 
         "mre%": "0.058", 
         "pwr": "0.260", 
         "wce%": "0.0061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3GJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3GJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3GJ", 
        "params": {
         "area": "493.7", 
         "delay": "1.58", 
         "ep%": "37.11", 
         "mae%": "0.0045", 
         "mre%": "0.16", 
         "pwr": "0.255", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_5P0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_5P0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_5P0", 
        "params": {
         "area": "448.7", 
         "delay": "1.37", 
         "ep%": "73.83", 
         "mae%": "0.019", 
         "mre%": "0.60", 
         "pwr": "0.239", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_4QT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_4QT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_4QT", 
        "params": {
         "area": "417.2", 
         "delay": "1.28", 
         "ep%": "86.56", 
         "mae%": "0.07", 
         "mre%": "1.70", 
         "pwr": "0.209", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_6F1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_6F1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_6F1", 
        "params": {
         "area": "355.3", 
         "delay": "1.17", 
         "ep%": "95.88", 
         "mae%": "0.20", 
         "mre%": "4.51", 
         "pwr": "0.166", 
         "wce%": "0.74", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_50H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_50H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_50H", 
        "params": {
         "area": "203.7", 
         "delay": "0.88", 
         "ep%": "97.53", 
         "mae%": "0.76", 
         "mre%": "12.27", 
         "pwr": "0.087", 
         "wce%": "3.06", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_13B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_13B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_13B", 
        "params": {
         "area": "64.8", 
         "delay": "0.39", 
         "ep%": "97.90", 
         "mae%": "3.56", 
         "mre%": "36.16", 
         "pwr": "0.016", 
         "wce%": "13.99", 
         "wcre%": "101.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3GX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3GX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3GX", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "98.05", 
         "mae%": "24.51", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "98.05", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x6_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x6_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x6u_1NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_1NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_1NM", 
        "params": {
         "area": "538.3", 
         "delay": "1.55", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.267", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_0YZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_0YZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_0YZ", 
        "params": {
         "area": "513.9", 
         "delay": "1.57", 
         "ep%": "5.47", 
         "mae%": "0.011", 
         "mre%": "0.18", 
         "pwr": "0.261", 
         "wce%": "0.20", 
         "wcre%": "96.97"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_1US.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_1US.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_1US", 
        "params": {
         "area": "528.4", 
         "delay": "1.59", 
         "ep%": "25.20", 
         "mae%": "2.57", 
         "mre%": "7.96", 
         "pwr": "0.259", 
         "wce%": "12.89", 
         "wcre%": "99.90"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3GJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3GJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3GJ", 
        "params": {
         "area": "493.7", 
         "delay": "1.58", 
         "ep%": "37.11", 
         "mae%": "0.0045", 
         "mre%": "0.16", 
         "pwr": "0.255", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_54L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_54L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_54L", 
        "params": {
         "area": "481.0", 
         "delay": "1.53", 
         "ep%": "62.50", 
         "mae%": "0.014", 
         "mre%": "0.47", 
         "pwr": "0.249", 
         "wce%": "0.037", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_5P0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_5P0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_5P0", 
        "params": {
         "area": "448.7", 
         "delay": "1.37", 
         "ep%": "73.83", 
         "mae%": "0.019", 
         "mre%": "0.60", 
         "pwr": "0.239", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_4QT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_4QT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_4QT", 
        "params": {
         "area": "417.2", 
         "delay": "1.28", 
         "ep%": "86.56", 
         "mae%": "0.07", 
         "mre%": "1.70", 
         "pwr": "0.209", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3GX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3GX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3GX", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "98.05", 
         "mae%": "24.51", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "98.05", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x6_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x6_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x6u_1NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_1NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_1NM", 
        "params": {
         "area": "538.3", 
         "delay": "1.55", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.267", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3GJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3GJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3GJ", 
        "params": {
         "area": "493.7", 
         "delay": "1.58", 
         "ep%": "37.11", 
         "mae%": "0.0045", 
         "mre%": "0.16", 
         "pwr": "0.255", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_54L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_54L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_54L", 
        "params": {
         "area": "481.0", 
         "delay": "1.53", 
         "ep%": "62.50", 
         "mae%": "0.014", 
         "mre%": "0.47", 
         "pwr": "0.249", 
         "wce%": "0.037", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_42R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_42R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_42R", 
        "params": {
         "area": "456.6", 
         "delay": "1.23", 
         "ep%": "88.29", 
         "mae%": "0.046", 
         "mre%": "1.33", 
         "pwr": "0.222", 
         "wce%": "0.18", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_5GP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_5GP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_5GP", 
        "params": {
         "area": "367.0", 
         "delay": "1.16", 
         "ep%": "92.97", 
         "mae%": "0.13", 
         "mre%": "3.06", 
         "pwr": "0.186", 
         "wce%": "0.48", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3JY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3JY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3JY", 
        "params": {
         "area": "298.0", 
         "delay": "1.17", 
         "ep%": "95.89", 
         "mae%": "0.31", 
         "mre%": "6.26", 
         "pwr": "0.139", 
         "wce%": "1.21", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_5SA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_5SA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_5SA", 
        "params": {
         "area": "179.3", 
         "delay": "0.82", 
         "ep%": "97.80", 
         "mae%": "1.14", 
         "mre%": "17.53", 
         "pwr": "0.065", 
         "wce%": "4.81", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_1HE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_1HE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_1HE", 
        "params": {
         "area": "78.4", 
         "delay": "0.45", 
         "ep%": "97.93", 
         "mae%": "2.98", 
         "mre%": "34.19", 
         "pwr": "0.025", 
         "wce%": "11.68", 
         "wcre%": "301.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_36E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_36E.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_36E", 
        "params": {
         "area": "7.0", 
         "delay": "0.04", 
         "ep%": "98.02", 
         "mae%": "7.98", 
         "mre%": "64.72", 
         "pwr": "0.00089", 
         "wce%": "30.23", 
         "wcre%": "707.81"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x6u_3GX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x6u_3GX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x6u_3GX", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "98.05", 
         "mae%": "24.51", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "98.05", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }
    ], 
    "description": "8x6-bit unsigned multiplier", 
    "folder": "multiplers/8x6_unsigned", 
    "items": 49, 
    "signed": false
   }, 
   {
    "bitwidth": [
     8, 
     7
    ], 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x7_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x7_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x7u_11N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_11N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_11N", 
        "params": {
         "area": "629.8", 
         "delay": "1.36", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.336", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_2Y0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_2Y0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_2Y0", 
        "params": {
         "area": "600.7", 
         "delay": "1.36", 
         "ep%": "18.75", 
         "mae%": "0.00057", 
         "mre%": "0.028", 
         "pwr": "0.330", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_529.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_529.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_529", 
        "params": {
         "area": "582.9", 
         "delay": "1.37", 
         "ep%": "53.12", 
         "mae%": "0.0033", 
         "mre%": "0.13", 
         "pwr": "0.323", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_6XM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_6XM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_6XM", 
        "params": {
         "area": "576.8", 
         "delay": "1.63", 
         "ep%": "76.98", 
         "mae%": "0.01", 
         "mre%": "0.35", 
         "pwr": "0.309", 
         "wce%": "0.037", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_5VZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_5VZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_5VZ", 
        "params": {
         "area": "481.5", 
         "delay": "1.36", 
         "ep%": "95.65", 
         "mae%": "0.049", 
         "mre%": "1.43", 
         "pwr": "0.259", 
         "wce%": "0.19", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_3JD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_3JD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_3JD", 
        "params": {
         "area": "393.3", 
         "delay": "1.39", 
         "ep%": "96.12", 
         "mae%": "0.13", 
         "mre%": "3.19", 
         "pwr": "0.203", 
         "wce%": "0.54", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_6EP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_6EP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_6EP", 
        "params": {
         "area": "222.0", 
         "delay": "1.09", 
         "ep%": "98.57", 
         "mae%": "0.56", 
         "mre%": "10.75", 
         "pwr": "0.099", 
         "wce%": "2.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_2VL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_2VL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_2VL", 
        "params": {
         "area": "94.3", 
         "delay": "0.55", 
         "ep%": "98.73", 
         "mae%": "1.97", 
         "mre%": "25.98", 
         "pwr": "0.035", 
         "wce%": "7.96", 
         "wcre%": "107.62"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_18U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_18U.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_18U", 
        "params": {
         "area": "12.7", 
         "delay": "0.08", 
         "ep%": "98.82", 
         "mae%": "6.79", 
         "mre%": "63.75", 
         "pwr": "0.0023", 
         "wce%": "25.20", 
         "wcre%": "6325.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_589.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_589.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_589", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "98.83", 
         "mae%": "24.71", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "98.83", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x7_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x7_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x7u_11N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_11N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_11N", 
        "params": {
         "area": "629.8", 
         "delay": "1.36", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.336", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_3YT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_3YT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_3YT", 
        "params": {
         "area": "593.7", 
         "delay": "1.37", 
         "ep%": "37.50", 
         "mae%": "0.0015", 
         "mre%": "0.059", 
         "pwr": "0.327", 
         "wce%": "0.0061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_6AA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_6AA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_6AA", 
        "params": {
         "area": "578.2", 
         "delay": "1.43", 
         "ep%": "76.95", 
         "mae%": "0.006", 
         "mre%": "0.22", 
         "pwr": "0.317", 
         "wce%": "0.021", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_3Y2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_3Y2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_3Y2", 
        "params": {
         "area": "516.2", 
         "delay": "1.48", 
         "ep%": "83.59", 
         "mae%": "0.021", 
         "mre%": "0.69", 
         "pwr": "0.296", 
         "wce%": "0.064", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_711.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_711.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_711", 
        "params": {
         "area": "489.5", 
         "delay": "1.43", 
         "ep%": "92.92", 
         "mae%": "0.081", 
         "mre%": "2.16", 
         "pwr": "0.254", 
         "wce%": "0.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_4DC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_4DC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_4DC", 
        "params": {
         "area": "385.8", 
         "delay": "1.31", 
         "ep%": "97.83", 
         "mae%": "0.22", 
         "mre%": "5.13", 
         "pwr": "0.172", 
         "wce%": "0.92", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_6EP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_6EP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_6EP", 
        "params": {
         "area": "222.0", 
         "delay": "1.09", 
         "ep%": "98.57", 
         "mae%": "0.56", 
         "mre%": "10.75", 
         "pwr": "0.099", 
         "wce%": "2.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_01Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_01Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_01Z", 
        "params": {
         "area": "113.6", 
         "delay": "0.48", 
         "ep%": "98.77", 
         "mae%": "2.66", 
         "mre%": "30.68", 
         "pwr": "0.033", 
         "wce%": "9.76", 
         "wcre%": "135.16"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_31P.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_31P.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_31P", 
        "params": {
         "area": "7.0", 
         "delay": "0.04", 
         "ep%": "98.83", 
         "mae%": "9.73", 
         "mre%": "62.41", 
         "pwr": "0.00089", 
         "wce%": "30.62", 
         "wcre%": "301.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_589.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_589.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_589", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "98.83", 
         "mae%": "24.71", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "98.83", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x7_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x7_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x7u_11N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_11N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_11N", 
        "params": {
         "area": "629.8", 
         "delay": "1.36", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.336", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_2LC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_2LC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_2LC", 
        "params": {
         "area": "607.3", 
         "delay": "1.78", 
         "ep%": "6.25", 
         "mae%": "0.00038", 
         "mre%": "0.0092", 
         "pwr": "0.333", 
         "wce%": "0.0061", 
         "wcre%": "22.22"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_3YT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_3YT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_3YT", 
        "params": {
         "area": "593.7", 
         "delay": "1.37", 
         "ep%": "37.50", 
         "mae%": "0.0015", 
         "mre%": "0.059", 
         "pwr": "0.327", 
         "wce%": "0.0061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_529.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_529.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_529", 
        "params": {
         "area": "582.9", 
         "delay": "1.37", 
         "ep%": "53.12", 
         "mae%": "0.0033", 
         "mre%": "0.13", 
         "pwr": "0.323", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_3YF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_3YF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_3YF", 
        "params": {
         "area": "551.9", 
         "delay": "1.55", 
         "ep%": "84.28", 
         "mae%": "0.017", 
         "mre%": "0.57", 
         "pwr": "0.305", 
         "wce%": "0.067", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_5YV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_5YV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_5YV", 
        "params": {
         "area": "467.9", 
         "delay": "1.52", 
         "ep%": "92.69", 
         "mae%": "0.054", 
         "mre%": "1.57", 
         "pwr": "0.255", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_4LX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_4LX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_4LX", 
        "params": {
         "area": "400.8", 
         "delay": "1.35", 
         "ep%": "96.15", 
         "mae%": "0.21", 
         "mre%": "4.41", 
         "pwr": "0.194", 
         "wce%": "0.92", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_6EP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_6EP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_6EP", 
        "params": {
         "area": "222.0", 
         "delay": "1.09", 
         "ep%": "98.57", 
         "mae%": "0.56", 
         "mre%": "10.75", 
         "pwr": "0.099", 
         "wce%": "2.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_581.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_581.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_581", 
        "params": {
         "area": "74.6", 
         "delay": "0.37", 
         "ep%": "98.81", 
         "mae%": "3.19", 
         "mre%": "35.41", 
         "pwr": "0.018", 
         "wce%": "12.32", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_589.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_589.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_589", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "98.83", 
         "mae%": "24.71", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "98.83", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x7_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x7_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x7u_11N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_11N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_11N", 
        "params": {
         "area": "629.8", 
         "delay": "1.36", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.336", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_3ER.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_3ER.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_3ER", 
        "params": {
         "area": "610.6", 
         "delay": "1.35", 
         "ep%": "11.13", 
         "mae%": "0.022", 
         "mre%": "0.26", 
         "pwr": "0.326", 
         "wce%": "0.20", 
         "wcre%": "49.61"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_524.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_524.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_524", 
        "params": {
         "area": "592.3", 
         "delay": "1.42", 
         "ep%": "43.75", 
         "mae%": "0.0053", 
         "mre%": "0.20", 
         "pwr": "0.324", 
         "wce%": "0.012", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_529.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_529.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_529", 
        "params": {
         "area": "582.9", 
         "delay": "1.37", 
         "ep%": "53.12", 
         "mae%": "0.0033", 
         "mre%": "0.13", 
         "pwr": "0.323", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_2Y1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_2Y1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_2Y1", 
        "params": {
         "area": "611.0", 
         "delay": "1.45", 
         "ep%": "56.99", 
         "mae%": "0.25", 
         "mre%": "5.77", 
         "pwr": "0.318", 
         "wce%": "0.78", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_6ZC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_6ZC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_6ZC", 
        "params": {
         "area": "569.7", 
         "delay": "1.57", 
         "ep%": "76.38", 
         "mae%": "0.01", 
         "mre%": "0.36", 
         "pwr": "0.311", 
         "wce%": "0.04", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_5XL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_5XL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_5XL", 
        "params": {
         "area": "529.4", 
         "delay": "1.47", 
         "ep%": "87.27", 
         "mae%": "0.046", 
         "mre%": "1.30", 
         "pwr": "0.274", 
         "wce%": "0.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_589.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_589.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_589", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "98.83", 
         "mae%": "24.71", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "98.83", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x7_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x7_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8x7u_11N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_11N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_11N", 
        "params": {
         "area": "629.8", 
         "delay": "1.36", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.336", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_2Y0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_2Y0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_2Y0", 
        "params": {
         "area": "600.7", 
         "delay": "1.36", 
         "ep%": "18.75", 
         "mae%": "0.00057", 
         "mre%": "0.028", 
         "pwr": "0.330", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_3YT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_3YT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_3YT", 
        "params": {
         "area": "593.7", 
         "delay": "1.37", 
         "ep%": "37.50", 
         "mae%": "0.0015", 
         "mre%": "0.059", 
         "pwr": "0.327", 
         "wce%": "0.0061", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_6Y7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_6Y7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_6Y7", 
        "params": {
         "area": "596.9", 
         "delay": "1.67", 
         "ep%": "83.11", 
         "mae%": "0.0093", 
         "mre%": "0.33", 
         "pwr": "0.312", 
         "wce%": "0.04", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_4ZX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_4ZX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_4ZX", 
        "params": {
         "area": "515.8", 
         "delay": "1.42", 
         "ep%": "89.15", 
         "mae%": "0.027", 
         "mre%": "0.83", 
         "pwr": "0.289", 
         "wce%": "0.11", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_3RQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_3RQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_3RQ", 
        "params": {
         "area": "476.3", 
         "delay": "1.37", 
         "ep%": "93.81", 
         "mae%": "0.084", 
         "mre%": "2.19", 
         "pwr": "0.241", 
         "wce%": "0.32", 
         "wcre%": "166.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_5NB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_5NB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_5NB", 
        "params": {
         "area": "364.2", 
         "delay": "1.24", 
         "ep%": "97.33", 
         "mae%": "0.29", 
         "mre%": "5.73", 
         "pwr": "0.172", 
         "wce%": "1.47", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_1XJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_1XJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_1XJ", 
        "params": {
         "area": "191.5", 
         "delay": "0.78", 
         "ep%": "98.45", 
         "mae%": "0.86", 
         "mre%": "14.27", 
         "pwr": "0.075", 
         "wce%": "3.75", 
         "wcre%": "109.38"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_07T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_07T.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_07T", 
        "params": {
         "area": "117.3", 
         "delay": "0.49", 
         "ep%": "98.77", 
         "mae%": "2.74", 
         "mre%": "31.30", 
         "pwr": "0.030", 
         "wce%": "11.27", 
         "wcre%": "200.20"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_1VL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_1VL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_1VL", 
        "params": {
         "area": "7.0", 
         "delay": "0.04", 
         "ep%": "98.83", 
         "mae%": "8.05", 
         "mre%": "64.51", 
         "pwr": "0.00089", 
         "wce%": "30.62", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8x7u_589.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8x7u_589.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8x7u_589", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "98.83", 
         "mae%": "24.71", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "98.83", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }
    ], 
    "description": "8x7-bit unsigned multiplier", 
    "folder": "multiplers/8x7_unsigned", 
    "items": 49, 
    "signed": false
   }
  ], 
  "description": "Multipliers (MxN, unsigned)", 
  "folder": "multiplers", 
  "id": 2, 
  "items": 291
 }, 
 {
  "datasets": [
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/8_signed/pareto_pwr_mae/fig.png", 
      "folder": "adders/8_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add8s_9CT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_9CT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_9CT", 
        "params": {
         "area": "70.4", 
         "delay": "0.65", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.034", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_8XJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_8XJ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_8XJ", 
        "params": {
         "area": "74.1", 
         "delay": "0.62", 
         "ep%": "12.50", 
         "mae%": "0.16", 
         "mre%": "1.29", 
         "pwr": "0.033", 
         "wce%": "1.56", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7XS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7XS.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7XS", 
        "params": {
         "area": "67.1", 
         "delay": "0.60", 
         "ep%": "37.30", 
         "mae%": "0.39", 
         "mre%": "1.48", 
         "pwr": "0.032", 
         "wce%": "1.56", 
         "wcre%": "66.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7EL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7EL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7EL", 
        "params": {
         "area": "67.6", 
         "delay": "0.58", 
         "ep%": "66.85", 
         "mae%": "0.86", 
         "mre%": "4.21", 
         "pwr": "0.030", 
         "wce%": "3.91", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7ED.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7ED.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7ED", 
        "params": {
         "area": "57.3", 
         "delay": "0.53", 
         "ep%": "87.50", 
         "mae%": "1.88", 
         "mre%": "11.76", 
         "pwr": "0.025", 
         "wce%": "5.47", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7K3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7K3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7K3", 
        "params": {
         "area": "48.3", 
         "delay": "0.45", 
         "ep%": "93.75", 
         "mae%": "3.75", 
         "mre%": "26.40", 
         "pwr": "0.021", 
         "wce%": "9.38", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7TZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7TZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7TZ", 
        "params": {
         "area": "44.6", 
         "delay": "0.38", 
         "ep%": "99.27", 
         "mae%": "6.88", 
         "mre%": "40.60", 
         "pwr": "0.017", 
         "wce%": "25.00", 
         "wcre%": "1000.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7QY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7QY.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7QY", 
        "params": {
         "area": "32.9", 
         "delay": "0.27", 
         "ep%": "98.52", 
         "mae%": "12.27", 
         "mre%": "75.00", 
         "pwr": "0.012", 
         "wce%": "33.59", 
         "wcre%": "2800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7GP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7GP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7GP", 
        "params": {
         "area": "21.6", 
         "delay": "0.17", 
         "ep%": "99.11", 
         "mae%": "25.47", 
         "mre%": "161.98", 
         "pwr": "0.0054", 
         "wce%": "72.66", 
         "wcre%": "5600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7P0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7P0.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7P0", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.48", 
         "mae%": "44.45", 
         "mre%": "99.98", 
         "pwr": "0.000", 
         "wce%": "100.00", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/8_signed/pareto_pwr_wce/fig.png", 
      "folder": "adders/8_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add8s_9CT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_9CT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_9CT", 
        "params": {
         "area": "70.4", 
         "delay": "0.65", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.034", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7HJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7HJ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7HJ", 
        "params": {
         "area": "64.8", 
         "delay": "0.64", 
         "ep%": "50.00", 
         "mae%": "0.39", 
         "mre%": "2.62", 
         "pwr": "0.033", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7VE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7VE.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7VE", 
        "params": {
         "area": "71.8", 
         "delay": "0.67", 
         "ep%": "49.74", 
         "mae%": "0.78", 
         "mre%": "4.35", 
         "pwr": "0.032", 
         "wce%": "1.56", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7ER.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7ER.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7ER", 
        "params": {
         "area": "55.8", 
         "delay": "0.51", 
         "ep%": "83.20", 
         "mae%": "1.41", 
         "mre%": "8.59", 
         "pwr": "0.027", 
         "wce%": "3.91", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7EQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7EQ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7EQ", 
        "params": {
         "area": "57.3", 
         "delay": "0.50", 
         "ep%": "87.50", 
         "mae%": "2.50", 
         "mre%": "18.19", 
         "pwr": "0.025", 
         "wce%": "5.47", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7K3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7K3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7K3", 
        "params": {
         "area": "48.3", 
         "delay": "0.45", 
         "ep%": "93.75", 
         "mae%": "3.75", 
         "mre%": "26.40", 
         "pwr": "0.021", 
         "wce%": "9.38", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7M8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7M8.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7M8", 
        "params": {
         "area": "39.4", 
         "delay": "0.37", 
         "ep%": "96.88", 
         "mae%": "7.97", 
         "mre%": "61.40", 
         "pwr": "0.016", 
         "wce%": "19.53", 
         "wcre%": "2500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7QY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7QY.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7QY", 
        "params": {
         "area": "32.9", 
         "delay": "0.27", 
         "ep%": "98.52", 
         "mae%": "12.27", 
         "mre%": "75.00", 
         "pwr": "0.012", 
         "wce%": "33.59", 
         "wcre%": "2800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7FP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7FP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7FP", 
        "params": {
         "area": "26.8", 
         "delay": "0.17", 
         "ep%": "98.52", 
         "mae%": "18.28", 
         "mre%": "67.56", 
         "pwr": "0.0063", 
         "wce%": "54.69", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7P0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7P0.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7P0", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.48", 
         "mae%": "44.45", 
         "mre%": "99.98", 
         "pwr": "0.000", 
         "wce%": "100.00", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/8_signed/pareto_pwr_mre/fig.png", 
      "folder": "adders/8_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add8s_9CT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_9CT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_9CT", 
        "params": {
         "area": "70.4", 
         "delay": "0.65", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.034", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7XS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7XS.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7XS", 
        "params": {
         "area": "67.1", 
         "delay": "0.60", 
         "ep%": "37.30", 
         "mae%": "0.39", 
         "mre%": "1.48", 
         "pwr": "0.032", 
         "wce%": "1.56", 
         "wcre%": "66.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7VF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7VF.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7VF", 
        "params": {
         "area": "63.8", 
         "delay": "0.63", 
         "ep%": "77.83", 
         "mae%": "1.09", 
         "mre%": "7.00", 
         "pwr": "0.030", 
         "wce%": "3.12", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7Q0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7Q0.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7Q0", 
        "params": {
         "area": "54.4", 
         "delay": "0.49", 
         "ep%": "88.98", 
         "mae%": "2.19", 
         "mre%": "12.68", 
         "pwr": "0.024", 
         "wce%": "10.16", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7RT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7RT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7RT", 
        "params": {
         "area": "51.2", 
         "delay": "0.44", 
         "ep%": "94.39", 
         "mae%": "4.45", 
         "mre%": "23.64", 
         "pwr": "0.020", 
         "wce%": "15.62", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7ML.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7ML.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7ML", 
        "params": {
         "area": "40.8", 
         "delay": "0.38", 
         "ep%": "96.91", 
         "mae%": "7.66", 
         "mre%": "33.04", 
         "pwr": "0.017", 
         "wce%": "23.44", 
         "wcre%": "850.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7FP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7FP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7FP", 
        "params": {
         "area": "26.8", 
         "delay": "0.17", 
         "ep%": "98.52", 
         "mae%": "18.28", 
         "mre%": "67.56", 
         "pwr": "0.0063", 
         "wce%": "54.69", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7P0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7P0.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7P0", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.48", 
         "mae%": "44.45", 
         "mre%": "99.98", 
         "pwr": "0.000", 
         "wce%": "100.00", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/8_signed/pareto_pwr_ep/fig.png", 
      "folder": "adders/8_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add8s_9CT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_9CT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_9CT", 
        "params": {
         "area": "70.4", 
         "delay": "0.65", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.034", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_8XJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_8XJ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_8XJ", 
        "params": {
         "area": "74.1", 
         "delay": "0.62", 
         "ep%": "12.50", 
         "mae%": "0.16", 
         "mre%": "1.29", 
         "pwr": "0.033", 
         "wce%": "1.56", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7TV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7TV.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7TV", 
        "params": {
         "area": "75.6", 
         "delay": "0.38", 
         "ep%": "46.35", 
         "mae%": "5.78", 
         "mre%": "39.10", 
         "pwr": "0.031", 
         "wce%": "12.50", 
         "wcre%": "1600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_8ZY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_8ZY.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_8ZY", 
        "params": {
         "area": "71.8", 
         "delay": "0.44", 
         "ep%": "54.43", 
         "mae%": "30.39", 
         "mre%": "150.85", 
         "pwr": "0.030", 
         "wce%": "100.00", 
         "wcre%": "6400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7JM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7JM.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7JM", 
        "params": {
         "area": "63.4", 
         "delay": "0.53", 
         "ep%": "71.48", 
         "mae%": "1.56", 
         "mre%": "9.74", 
         "pwr": "0.028", 
         "wce%": "4.69", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7J4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7J4.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7J4", 
        "params": {
         "area": "57.7", 
         "delay": "0.45", 
         "ep%": "85.42", 
         "mae%": "44.77", 
         "mre%": "146.36", 
         "pwr": "0.020", 
         "wce%": "100.00", 
         "wcre%": "6200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7P0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7P0.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7P0", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.48", 
         "mae%": "44.45", 
         "mre%": "99.98", 
         "pwr": "0.000", 
         "wce%": "100.00", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/8_signed/pareto_pwr_mse/fig.png", 
      "folder": "adders/8_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add8s_9CT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_9CT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_9CT", 
        "params": {
         "area": "70.4", 
         "delay": "0.65", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.034", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7XS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7XS.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7XS", 
        "params": {
         "area": "67.1", 
         "delay": "0.60", 
         "ep%": "37.30", 
         "mae%": "0.39", 
         "mre%": "1.48", 
         "pwr": "0.032", 
         "wce%": "1.56", 
         "wcre%": "66.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7VB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7VB.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7VB", 
        "params": {
         "area": "60.5", 
         "delay": "0.62", 
         "ep%": "79.44", 
         "mae%": "1.17", 
         "mre%": "7.44", 
         "pwr": "0.029", 
         "wce%": "3.91", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7ED.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7ED.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7ED", 
        "params": {
         "area": "57.3", 
         "delay": "0.53", 
         "ep%": "87.50", 
         "mae%": "1.88", 
         "mre%": "11.76", 
         "pwr": "0.025", 
         "wce%": "5.47", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7QQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7QQ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7QQ", 
        "params": {
         "area": "56.8", 
         "delay": "0.48", 
         "ep%": "94.56", 
         "mae%": "3.67", 
         "mre%": "19.71", 
         "pwr": "0.022", 
         "wce%": "10.16", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7QB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7QB.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7QB", 
        "params": {
         "area": "38.0", 
         "delay": "0.35", 
         "ep%": "97.20", 
         "mae%": "6.41", 
         "mre%": "39.40", 
         "pwr": "0.017", 
         "wce%": "14.06", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7R4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7R4.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7R4", 
        "params": {
         "area": "31.4", 
         "delay": "0.27", 
         "ep%": "97.84", 
         "mae%": "10.08", 
         "mre%": "49.43", 
         "pwr": "0.013", 
         "wce%": "35.16", 
         "wcre%": "1650.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7FS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7FS.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7FS", 
        "params": {
         "area": "35.7", 
         "delay": "0.35", 
         "ep%": "98.32", 
         "mae%": "16.48", 
         "mre%": "68.05", 
         "pwr": "0.0099", 
         "wce%": "54.69", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7H2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7H2.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7H2", 
        "params": {
         "area": "18.8", 
         "delay": "0.20", 
         "ep%": "99.22", 
         "mae%": "28.83", 
         "mre%": "202.19", 
         "pwr": "0.0039", 
         "wce%": "84.38", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8s_7P0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8s_7P0.c", 
          "type": "C file"
         }
        ], 
        "name": "add8s_7P0", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.48", 
         "mae%": "44.45", 
         "mre%": "99.98", 
         "pwr": "0.000", 
         "wce%": "100.00", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }
    ], 
    "description": "8-bit signed adders (with overflow)", 
    "folder": "adders/8_signed", 
    "items": 45, 
    "output_bitwidth": 8, 
    "signed": true
   }, 
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/8_signed_extended/pareto_pwr_mae/fig.png", 
      "folder": "adders/8_signed_extended/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add8se_8CL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8CL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8CL", 
        "params": {
         "area": "74.6", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.035", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8R9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8R9.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8R9", 
        "params": {
         "area": "70.4", 
         "delay": "0.62", 
         "ep%": "25.00", 
         "mae%": "0.078", 
         "mre%": "0.87", 
         "pwr": "0.034", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_839.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_839.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_839", 
        "params": {
         "area": "65.7", 
         "delay": "0.55", 
         "ep%": "62.40", 
         "mae%": "0.27", 
         "mre%": "2.88", 
         "pwr": "0.030", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8MZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8MZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8MZ", 
        "params": {
         "area": "59.1", 
         "delay": "0.47", 
         "ep%": "62.50", 
         "mae%": "0.47", 
         "mre%": "4.89", 
         "pwr": "0.026", 
         "wce%": "1.17", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8CG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8CG.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8CG", 
        "params": {
         "area": "52.6", 
         "delay": "0.39", 
         "ep%": "84.38", 
         "mae%": "0.82", 
         "mre%": "8.19", 
         "pwr": "0.021", 
         "wce%": "2.73", 
         "wcre%": "350.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8TS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8TS.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8TS", 
        "params": {
         "area": "39.9", 
         "delay": "0.35", 
         "ep%": "96.78", 
         "mae%": "1.56", 
         "mre%": "15.45", 
         "pwr": "0.019", 
         "wce%": "3.52", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8VQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8VQ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8VQ", 
        "params": {
         "area": "31.0", 
         "delay": "0.27", 
         "ep%": "99.22", 
         "mae%": "3.12", 
         "mre%": "32.28", 
         "pwr": "0.014", 
         "wce%": "6.25", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8Q3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8Q3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8Q3", 
        "params": {
         "area": "22.1", 
         "delay": "0.19", 
         "ep%": "99.80", 
         "mae%": "6.25", 
         "mre%": "64.84", 
         "pwr": "0.0093", 
         "wce%": "12.50", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8S7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8S7.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8S7", 
        "params": {
         "area": "11.7", 
         "delay": "0.13", 
         "ep%": "98.49", 
         "mae%": "8.28", 
         "mre%": "56.09", 
         "pwr": "0.0042", 
         "wce%": "26.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8NH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8NH.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8NH", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.95", 
         "mae%": "25.00", 
         "mre%": "249.36", 
         "pwr": "0.000", 
         "wce%": "50.00", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/8_signed_extended/pareto_pwr_wce/fig.png", 
      "folder": "adders/8_signed_extended/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add8se_8CL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8CL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8CL", 
        "params": {
         "area": "74.6", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.035", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8PH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8PH.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8PH", 
        "params": {
         "area": "66.6", 
         "delay": "0.60", 
         "ep%": "50.00", 
         "mae%": "0.20", 
         "mre%": "2.28", 
         "pwr": "0.033", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8NG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8NG.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8NG", 
        "params": {
         "area": "57.7", 
         "delay": "0.51", 
         "ep%": "75.00", 
         "mae%": "0.39", 
         "mre%": "4.02", 
         "pwr": "0.028", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8PR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8PR.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8PR", 
        "params": {
         "area": "48.8", 
         "delay": "0.43", 
         "ep%": "87.50", 
         "mae%": "0.78", 
         "mre%": "8.05", 
         "pwr": "0.023", 
         "wce%": "1.56", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8SZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8SZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8SZ", 
        "params": {
         "area": "39.9", 
         "delay": "0.35", 
         "ep%": "93.75", 
         "mae%": "1.56", 
         "mre%": "16.11", 
         "pwr": "0.019", 
         "wce%": "3.12", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8VQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8VQ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8VQ", 
        "params": {
         "area": "31.0", 
         "delay": "0.27", 
         "ep%": "99.22", 
         "mae%": "3.12", 
         "mre%": "32.28", 
         "pwr": "0.014", 
         "wce%": "6.25", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8Q3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8Q3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8Q3", 
        "params": {
         "area": "22.1", 
         "delay": "0.19", 
         "ep%": "99.80", 
         "mae%": "6.25", 
         "mre%": "64.84", 
         "pwr": "0.0093", 
         "wce%": "12.50", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8S7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8S7.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8S7", 
        "params": {
         "area": "11.7", 
         "delay": "0.13", 
         "ep%": "98.49", 
         "mae%": "8.28", 
         "mre%": "56.09", 
         "pwr": "0.0042", 
         "wce%": "26.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8NH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8NH.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8NH", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.95", 
         "mae%": "25.00", 
         "mre%": "249.36", 
         "pwr": "0.000", 
         "wce%": "50.00", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/8_signed_extended/pareto_pwr_mre/fig.png", 
      "folder": "adders/8_signed_extended/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add8se_8CL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8CL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8CL", 
        "params": {
         "area": "74.6", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.035", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8R9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8R9.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8R9", 
        "params": {
         "area": "70.4", 
         "delay": "0.62", 
         "ep%": "25.00", 
         "mae%": "0.078", 
         "mre%": "0.87", 
         "pwr": "0.034", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8X1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8X1.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8X1", 
        "params": {
         "area": "70.4", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.20", 
         "mre%": "1.74", 
         "pwr": "0.032", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8MZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8MZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8MZ", 
        "params": {
         "area": "59.1", 
         "delay": "0.47", 
         "ep%": "62.50", 
         "mae%": "0.47", 
         "mre%": "4.89", 
         "pwr": "0.026", 
         "wce%": "1.17", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8CG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8CG.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8CG", 
        "params": {
         "area": "52.6", 
         "delay": "0.39", 
         "ep%": "84.38", 
         "mae%": "0.82", 
         "mre%": "8.19", 
         "pwr": "0.021", 
         "wce%": "2.73", 
         "wcre%": "350.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8L9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8L9.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8L9", 
        "params": {
         "area": "41.3", 
         "delay": "0.31", 
         "ep%": "93.75", 
         "mae%": "2.23", 
         "mre%": "18.02", 
         "pwr": "0.016", 
         "wce%": "7.42", 
         "wcre%": "750.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8QH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8QH.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8QH", 
        "params": {
         "area": "23.5", 
         "delay": "0.19", 
         "ep%": "97.27", 
         "mae%": "4.38", 
         "mre%": "39.03", 
         "pwr": "0.0094", 
         "wce%": "12.50", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8MG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8MG.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8MG", 
        "params": {
         "area": "10.8", 
         "delay": "0.09", 
         "ep%": "99.22", 
         "mae%": "16.64", 
         "mre%": "75.00", 
         "pwr": "0.002", 
         "wce%": "50.00", 
         "wcre%": "6350.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8ND.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8ND.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8ND", 
        "params": {
         "area": "1.4", 
         "delay": "0.01", 
         "ep%": "99.22", 
         "mae%": "15.35", 
         "mre%": "100.10", 
         "pwr": "0.000065", 
         "wce%": "50.00", 
         "wcre%": "9500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8NH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8NH.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8NH", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.95", 
         "mae%": "25.00", 
         "mre%": "249.36", 
         "pwr": "0.000", 
         "wce%": "50.00", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/8_signed_extended/pareto_pwr_ep/fig.png", 
      "folder": "adders/8_signed_extended/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add8se_8CL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8CL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8CL", 
        "params": {
         "area": "74.6", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.035", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8AM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8AM.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8AM", 
        "params": {
         "area": "78.4", 
         "delay": "0.60", 
         "ep%": "12.50", 
         "mae%": "0.078", 
         "mre%": "1.00", 
         "pwr": "0.034", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8X1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8X1.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8X1", 
        "params": {
         "area": "70.4", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.20", 
         "mre%": "1.74", 
         "pwr": "0.032", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8J7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8J7.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8J7", 
        "params": {
         "area": "65.2", 
         "delay": "0.51", 
         "ep%": "50.00", 
         "mae%": "0.39", 
         "mre%": "4.15", 
         "pwr": "0.030", 
         "wce%": "0.78", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8MZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8MZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8MZ", 
        "params": {
         "area": "59.1", 
         "delay": "0.47", 
         "ep%": "62.50", 
         "mae%": "0.47", 
         "mre%": "4.89", 
         "pwr": "0.026", 
         "wce%": "1.17", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8PT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8PT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8PT", 
        "params": {
         "area": "54.9", 
         "delay": "0.47", 
         "ep%": "78.12", 
         "mae%": "0.55", 
         "mre%": "5.69", 
         "pwr": "0.024", 
         "wce%": "1.56", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8T0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8T0.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8T0", 
        "params": {
         "area": "41.3", 
         "delay": "0.35", 
         "ep%": "89.06", 
         "mae%": "1.09", 
         "mre%": "10.79", 
         "pwr": "0.019", 
         "wce%": "3.12", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8NH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8NH.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8NH", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.95", 
         "mae%": "25.00", 
         "mre%": "249.36", 
         "pwr": "0.000", 
         "wce%": "50.00", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/8_signed_extended/pareto_pwr_mse/fig.png", 
      "folder": "adders/8_signed_extended/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add8se_8CL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8CL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8CL", 
        "params": {
         "area": "74.6", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.035", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8R9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8R9.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8R9", 
        "params": {
         "area": "70.4", 
         "delay": "0.62", 
         "ep%": "25.00", 
         "mae%": "0.078", 
         "mre%": "0.87", 
         "pwr": "0.034", 
         "wce%": "0.39", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8PH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8PH.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8PH", 
        "params": {
         "area": "66.6", 
         "delay": "0.60", 
         "ep%": "50.00", 
         "mae%": "0.20", 
         "mre%": "2.28", 
         "pwr": "0.033", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8NG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8NG.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8NG", 
        "params": {
         "area": "57.7", 
         "delay": "0.51", 
         "ep%": "75.00", 
         "mae%": "0.39", 
         "mre%": "4.02", 
         "pwr": "0.028", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8PR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8PR.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8PR", 
        "params": {
         "area": "48.8", 
         "delay": "0.43", 
         "ep%": "87.50", 
         "mae%": "0.78", 
         "mre%": "8.05", 
         "pwr": "0.023", 
         "wce%": "1.56", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8UV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8UV.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8UV", 
        "params": {
         "area": "41.3", 
         "delay": "0.35", 
         "ep%": "90.62", 
         "mae%": "1.21", 
         "mre%": "12.28", 
         "pwr": "0.019", 
         "wce%": "3.91", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8VS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8VS.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8VS", 
        "params": {
         "area": "32.4", 
         "delay": "0.27", 
         "ep%": "94.53", 
         "mae%": "2.42", 
         "mre%": "24.46", 
         "pwr": "0.014", 
         "wce%": "6.25", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8QJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8QJ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8QJ", 
        "params": {
         "area": "23.5", 
         "delay": "0.19", 
         "ep%": "97.07", 
         "mae%": "4.22", 
         "mre%": "38.69", 
         "pwr": "0.0094", 
         "wce%": "13.28", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8PD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8PD.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8PD", 
        "params": {
         "area": "11.7", 
         "delay": "0.13", 
         "ep%": "98.45", 
         "mae%": "7.42", 
         "mre%": "67.81", 
         "pwr": "0.0042", 
         "wce%": "25.00", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8se_8NH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8se_8NH.c", 
          "type": "C file"
         }
        ], 
        "name": "add8se_8NH", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.95", 
         "mae%": "25.00", 
         "mre%": "249.36", 
         "pwr": "0.000", 
         "wce%": "50.00", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }
    ], 
    "description": "8-bit signed adders (no overflow)", 
    "folder": "adders/8_signed_extended", 
    "items": 47, 
    "output_bitwidth": 9, 
    "signed": true
   }, 
   {
    "bitwidth": 9, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/9_signed_extended/pareto_pwr_mae/fig.png", 
      "folder": "adders/9_signed_extended/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add9se_0AG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0AG.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0AG", 
        "params": {
         "area": "83.5", 
         "delay": "0.71", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.039", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_0D4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0D4.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0D4", 
        "params": {
         "area": "74.6", 
         "delay": "0.63", 
         "ep%": "62.45", 
         "mae%": "0.14", 
         "mre%": "1.64", 
         "pwr": "0.035", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_06U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_06U.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_06U", 
        "params": {
         "area": "68.0", 
         "delay": "0.55", 
         "ep%": "78.12", 
         "mae%": "0.27", 
         "mre%": "3.25", 
         "pwr": "0.031", 
         "wce%": "0.78", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_08H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_08H.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_08H", 
        "params": {
         "area": "59.1", 
         "delay": "0.47", 
         "ep%": "84.38", 
         "mae%": "0.47", 
         "mre%": "5.20", 
         "pwr": "0.025", 
         "wce%": "1.37", 
         "wcre%": "350.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_0B3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0B3.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0B3", 
        "params": {
         "area": "54.9", 
         "delay": "0.39", 
         "ep%": "92.58", 
         "mae%": "1.02", 
         "mre%": "10.51", 
         "pwr": "0.021", 
         "wce%": "2.93", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_05X.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_05X.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_05X", 
        "params": {
         "area": "46.0", 
         "delay": "0.35", 
         "ep%": "96.88", 
         "mae%": "1.82", 
         "mre%": "15.90", 
         "pwr": "0.019", 
         "wce%": "6.05", 
         "wcre%": "850.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_07M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_07M.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_07M", 
        "params": {
         "area": "34.7", 
         "delay": "0.27", 
         "ep%": "98.39", 
         "mae%": "3.63", 
         "mre%": "26.55", 
         "pwr": "0.014", 
         "wce%": "12.11", 
         "wcre%": "1800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_0A5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0A5.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0A5", 
        "params": {
         "area": "24.4", 
         "delay": "0.23", 
         "ep%": "99.21", 
         "mae%": "7.32", 
         "mre%": "44.90", 
         "pwr": "0.010", 
         "wce%": "24.61", 
         "wcre%": "4000.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_04E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_04E.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_04E", 
        "params": {
         "area": "14.1", 
         "delay": "0.13", 
         "ep%": "99.53", 
         "mae%": "14.37", 
         "mre%": "69.54", 
         "pwr": "0.0046", 
         "wce%": "49.61", 
         "wcre%": "7000.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/9_signed_extended/pareto_pwr_wce/fig.png", 
      "folder": "adders/9_signed_extended/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add9se_0AG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0AG.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0AG", 
        "params": {
         "area": "83.5", 
         "delay": "0.71", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.039", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_094.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_094.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_094", 
        "params": {
         "area": "75.6", 
         "delay": "0.68", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "1.27", 
         "pwr": "0.037", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_06Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_06Q.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_06Q", 
        "params": {
         "area": "65.7", 
         "delay": "0.55", 
         "ep%": "87.50", 
         "mae%": "0.29", 
         "mre%": "3.42", 
         "pwr": "0.030", 
         "wce%": "0.59", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_078.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_078.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_078", 
        "params": {
         "area": "60.1", 
         "delay": "0.54", 
         "ep%": "87.50", 
         "mae%": "0.43", 
         "mre%": "5.17", 
         "pwr": "0.029", 
         "wce%": "0.98", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_074.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_074.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_074", 
        "params": {
         "area": "56.8", 
         "delay": "0.47", 
         "ep%": "92.19", 
         "mae%": "0.72", 
         "mre%": "7.73", 
         "pwr": "0.025", 
         "wce%": "1.95", 
         "wcre%": "600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_0CH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0CH.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0CH", 
        "params": {
         "area": "47.9", 
         "delay": "0.39", 
         "ep%": "98.83", 
         "mae%": "1.46", 
         "mre%": "16.69", 
         "pwr": "0.020", 
         "wce%": "3.12", 
         "wcre%": "1000.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_01V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_01V.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_01V", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "99.12", 
         "mae%": "3.05", 
         "mre%": "34.40", 
         "pwr": "0.016", 
         "wce%": "7.03", 
         "wcre%": "2300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_03D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_03D.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_03D", 
        "params": {
         "area": "30.0", 
         "delay": "0.24", 
         "ep%": "99.92", 
         "mae%": "6.13", 
         "mre%": "71.05", 
         "pwr": "0.011", 
         "wce%": "12.50", 
         "wcre%": "3400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_09F.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_09F.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_09F", 
        "params": {
         "area": "18.3", 
         "delay": "0.17", 
         "ep%": "99.92", 
         "mae%": "12.32", 
         "mre%": "142.15", 
         "pwr": "0.0056", 
         "wce%": "26.17", 
         "wcre%": "7400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_04E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_04E.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_04E", 
        "params": {
         "area": "14.1", 
         "delay": "0.13", 
         "ep%": "99.53", 
         "mae%": "14.37", 
         "mre%": "69.54", 
         "pwr": "0.0046", 
         "wce%": "49.61", 
         "wcre%": "7000.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/9_signed_extended/pareto_pwr_mre/fig.png", 
      "folder": "adders/9_signed_extended/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add9se_0AG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0AG.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0AG", 
        "params": {
         "area": "83.5", 
         "delay": "0.71", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.039", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_094.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_094.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_094", 
        "params": {
         "area": "75.6", 
         "delay": "0.68", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "1.27", 
         "pwr": "0.037", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_06T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_06T.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_06T", 
        "params": {
         "area": "69.9", 
         "delay": "0.55", 
         "ep%": "78.12", 
         "mae%": "0.25", 
         "mre%": "2.92", 
         "pwr": "0.031", 
         "wce%": "0.59", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_08H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_08H.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_08H", 
        "params": {
         "area": "59.1", 
         "delay": "0.47", 
         "ep%": "84.38", 
         "mae%": "0.47", 
         "mre%": "5.20", 
         "pwr": "0.025", 
         "wce%": "1.37", 
         "wcre%": "350.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_0B3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0B3.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0B3", 
        "params": {
         "area": "54.9", 
         "delay": "0.39", 
         "ep%": "92.58", 
         "mae%": "1.02", 
         "mre%": "10.51", 
         "pwr": "0.021", 
         "wce%": "2.93", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_063.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_063", 
        "params": {
         "area": "43.6", 
         "delay": "0.31", 
         "ep%": "97.44", 
         "mae%": "2.23", 
         "mre%": "20.67", 
         "pwr": "0.017", 
         "wce%": "6.84", 
         "wcre%": "2600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_08R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_08R.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_08R", 
        "params": {
         "area": "34.3", 
         "delay": "0.24", 
         "ep%": "98.61", 
         "mae%": "4.30", 
         "mre%": "38.51", 
         "pwr": "0.012", 
         "wce%": "13.67", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_04E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_04E.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_04E", 
        "params": {
         "area": "14.1", 
         "delay": "0.13", 
         "ep%": "99.53", 
         "mae%": "14.37", 
         "mre%": "69.54", 
         "pwr": "0.0046", 
         "wce%": "49.61", 
         "wcre%": "7000.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/9_signed_extended/pareto_pwr_ep/fig.png", 
      "folder": "adders/9_signed_extended/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add9se_0AG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0AG.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0AG", 
        "params": {
         "area": "83.5", 
         "delay": "0.71", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.039", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_0AS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0AS.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0AS", 
        "params": {
         "area": "85.9", 
         "delay": "0.63", 
         "ep%": "12.50", 
         "mae%": "0.098", 
         "mre%": "0.87", 
         "pwr": "0.039", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_0AT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0AT.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0AT", 
        "params": {
         "area": "92.0", 
         "delay": "0.47", 
         "ep%": "28.91", 
         "mae%": "0.45", 
         "mre%": "5.32", 
         "pwr": "0.037", 
         "wce%": "1.56", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_02T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_02T.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_02T", 
        "params": {
         "area": "91.5", 
         "delay": "0.63", 
         "ep%": "37.50", 
         "mae%": "0.23", 
         "mre%": "2.71", 
         "pwr": "0.036", 
         "wce%": "0.78", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_0BF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0BF.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0BF", 
        "params": {
         "area": "77.0", 
         "delay": "0.40", 
         "ep%": "50.00", 
         "mae%": "3.12", 
         "mre%": "36.60", 
         "pwr": "0.034", 
         "wce%": "6.25", 
         "wcre%": "3200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_0AZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0AZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0AZ", 
        "params": {
         "area": "78.8", 
         "delay": "0.39", 
         "ep%": "76.56", 
         "mae%": "0.94", 
         "mre%": "9.87", 
         "pwr": "0.028", 
         "wce%": "3.12", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_08D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_08D.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_08D", 
        "params": {
         "area": "56.8", 
         "delay": "0.47", 
         "ep%": "87.50", 
         "mae%": "0.68", 
         "mre%": "7.97", 
         "pwr": "0.025", 
         "wce%": "1.37", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_04E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_04E.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_04E", 
        "params": {
         "area": "14.1", 
         "delay": "0.13", 
         "ep%": "99.53", 
         "mae%": "14.37", 
         "mre%": "69.54", 
         "pwr": "0.0046", 
         "wce%": "49.61", 
         "wcre%": "7000.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/9_signed_extended/pareto_pwr_mse/fig.png", 
      "folder": "adders/9_signed_extended/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add9se_0AG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0AG.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0AG", 
        "params": {
         "area": "83.5", 
         "delay": "0.71", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.039", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_00T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_00T.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_00T", 
        "params": {
         "area": "70.4", 
         "delay": "0.60", 
         "ep%": "68.75", 
         "mae%": "0.18", 
         "mre%": "2.06", 
         "pwr": "0.033", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_06Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_06Q.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_06Q", 
        "params": {
         "area": "65.7", 
         "delay": "0.55", 
         "ep%": "87.50", 
         "mae%": "0.29", 
         "mre%": "3.42", 
         "pwr": "0.030", 
         "wce%": "0.59", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_08H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_08H.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_08H", 
        "params": {
         "area": "59.1", 
         "delay": "0.47", 
         "ep%": "84.38", 
         "mae%": "0.47", 
         "mre%": "5.20", 
         "pwr": "0.025", 
         "wce%": "1.37", 
         "wcre%": "350.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_0CJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0CJ.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0CJ", 
        "params": {
         "area": "52.6", 
         "delay": "0.43", 
         "ep%": "94.14", 
         "mae%": "0.94", 
         "mre%": "9.31", 
         "pwr": "0.024", 
         "wce%": "2.73", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_01H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_01H.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_01H", 
        "params": {
         "area": "44.6", 
         "delay": "0.38", 
         "ep%": "96.88", 
         "mae%": "1.72", 
         "mre%": "18.00", 
         "pwr": "0.019", 
         "wce%": "5.08", 
         "wcre%": "1800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_01V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_01V.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_01V", 
        "params": {
         "area": "39.0", 
         "delay": "0.31", 
         "ep%": "99.12", 
         "mae%": "3.05", 
         "mre%": "34.40", 
         "pwr": "0.016", 
         "wce%": "7.03", 
         "wcre%": "2300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_03N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_03N.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_03N", 
        "params": {
         "area": "32.4", 
         "delay": "0.24", 
         "ep%": "98.97", 
         "mae%": "4.98", 
         "mre%": "55.73", 
         "pwr": "0.012", 
         "wce%": "12.50", 
         "wcre%": "5500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_0BN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_0BN.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_0BN", 
        "params": {
         "area": "25.3", 
         "delay": "0.17", 
         "ep%": "99.24", 
         "mae%": "7.83", 
         "mre%": "74.66", 
         "pwr": "0.0067", 
         "wce%": "24.80", 
         "wcre%": "9100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add9se_04E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add9se_04E.c", 
          "type": "C file"
         }
        ], 
        "name": "add9se_04E", 
        "params": {
         "area": "14.1", 
         "delay": "0.13", 
         "ep%": "99.53", 
         "mae%": "14.37", 
         "mre%": "69.54", 
         "pwr": "0.0046", 
         "wce%": "49.61", 
         "wcre%": "7000.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }
    ], 
    "description": "9-bit signed adders (no overflow)", 
    "folder": "adders/9_signed_extended", 
    "items": 45, 
    "output_bitwidth": 10, 
    "signed": true
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/12_signed_extended/pareto_pwr_mae/fig.png", 
      "folder": "adders/12_signed_extended/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add12se_5QT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5QT.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5QT", 
        "params": {
         "area": "106.1", 
         "delay": "0.95", 
         "ep%": "25.00", 
         "mae%": "0.0049", 
         "mre%": "0.088", 
         "pwr": "0.053", 
         "wce%": "0.024", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5QC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5QC.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5QC", 
        "params": {
         "area": "102.3", 
         "delay": "0.92", 
         "ep%": "50.00", 
         "mae%": "0.012", 
         "mre%": "0.21", 
         "pwr": "0.052", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5L8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5L8.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5L8", 
        "params": {
         "area": "97.1", 
         "delay": "0.84", 
         "ep%": "68.75", 
         "mae%": "0.022", 
         "mre%": "0.33", 
         "pwr": "0.047", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5RP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5RP.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5RP", 
        "params": {
         "area": "85.9", 
         "delay": "0.76", 
         "ep%": "81.25", 
         "mae%": "0.037", 
         "mre%": "0.58", 
         "pwr": "0.043", 
         "wce%": "0.098", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5TE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5TE.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5TE", 
        "params": {
         "area": "79.3", 
         "delay": "0.68", 
         "ep%": "90.62", 
         "mae%": "0.073", 
         "mre%": "1.15", 
         "pwr": "0.038", 
         "wce%": "0.22", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5PN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5PN.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5PN", 
        "params": {
         "area": "68.0", 
         "delay": "0.60", 
         "ep%": "94.92", 
         "mae%": "0.15", 
         "mre%": "2.53", 
         "pwr": "0.033", 
         "wce%": "0.51", 
         "wcre%": "2000.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5PD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5PD.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5PD", 
        "params": {
         "area": "66.6", 
         "delay": "0.60", 
         "ep%": "96.97", 
         "mae%": "0.20", 
         "mre%": "3.25", 
         "pwr": "0.033", 
         "wce%": "0.46", 
         "wcre%": "1800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5SB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5SB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5SB", 
        "params": {
         "area": "61.5", 
         "delay": "0.51", 
         "ep%": "97.66", 
         "mae%": "0.32", 
         "mre%": "4.19", 
         "pwr": "0.028", 
         "wce%": "1.15", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5Z0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5Z0.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5Z0", 
        "params": {
         "area": "48.8", 
         "delay": "0.43", 
         "ep%": "99.22", 
         "mae%": "0.81", 
         "mre%": "12.63", 
         "pwr": "0.023", 
         "wce%": "2.10", 
         "wcre%": "6400.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/12_signed_extended/pareto_pwr_wce/fig.png", 
      "folder": "adders/12_signed_extended/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add12se_5QC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5QC.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5QC", 
        "params": {
         "area": "102.3", 
         "delay": "0.92", 
         "ep%": "50.00", 
         "mae%": "0.012", 
         "mre%": "0.21", 
         "pwr": "0.052", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5L8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5L8.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5L8", 
        "params": {
         "area": "97.1", 
         "delay": "0.84", 
         "ep%": "68.75", 
         "mae%": "0.022", 
         "mre%": "0.33", 
         "pwr": "0.047", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5RL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5RL.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5RL", 
        "params": {
         "area": "84.5", 
         "delay": "0.76", 
         "ep%": "87.50", 
         "mae%": "0.049", 
         "mre%": "0.77", 
         "pwr": "0.043", 
         "wce%": "0.098", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5Y6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5Y6.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5Y6", 
        "params": {
         "area": "75.6", 
         "delay": "0.68", 
         "ep%": "93.75", 
         "mae%": "0.10", 
         "mre%": "1.57", 
         "pwr": "0.037", 
         "wce%": "0.22", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5PD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5PD.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5PD", 
        "params": {
         "area": "66.6", 
         "delay": "0.60", 
         "ep%": "96.97", 
         "mae%": "0.20", 
         "mre%": "3.25", 
         "pwr": "0.033", 
         "wce%": "0.46", 
         "wcre%": "1800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5SB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5SB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5SB", 
        "params": {
         "area": "61.5", 
         "delay": "0.51", 
         "ep%": "97.66", 
         "mae%": "0.32", 
         "mre%": "4.19", 
         "pwr": "0.028", 
         "wce%": "1.15", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5Z0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5Z0.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5Z0", 
        "params": {
         "area": "48.8", 
         "delay": "0.43", 
         "ep%": "99.22", 
         "mae%": "0.81", 
         "mre%": "12.63", 
         "pwr": "0.023", 
         "wce%": "2.10", 
         "wcre%": "6400.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/12_signed_extended/pareto_pwr_mre/fig.png", 
      "folder": "adders/12_signed_extended/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add12se_5QT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5QT.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5QT", 
        "params": {
         "area": "106.1", 
         "delay": "0.95", 
         "ep%": "25.00", 
         "mae%": "0.0049", 
         "mre%": "0.088", 
         "pwr": "0.053", 
         "wce%": "0.024", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5QC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5QC.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5QC", 
        "params": {
         "area": "102.3", 
         "delay": "0.92", 
         "ep%": "50.00", 
         "mae%": "0.012", 
         "mre%": "0.21", 
         "pwr": "0.052", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5L8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5L8.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5L8", 
        "params": {
         "area": "97.1", 
         "delay": "0.84", 
         "ep%": "68.75", 
         "mae%": "0.022", 
         "mre%": "0.33", 
         "pwr": "0.047", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5RL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5RL.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5RL", 
        "params": {
         "area": "84.5", 
         "delay": "0.76", 
         "ep%": "87.50", 
         "mae%": "0.049", 
         "mre%": "0.77", 
         "pwr": "0.043", 
         "wce%": "0.098", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5TE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5TE.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5TE", 
        "params": {
         "area": "79.3", 
         "delay": "0.68", 
         "ep%": "90.62", 
         "mae%": "0.073", 
         "mre%": "1.15", 
         "pwr": "0.038", 
         "wce%": "0.22", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5PN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5PN.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5PN", 
        "params": {
         "area": "68.0", 
         "delay": "0.60", 
         "ep%": "94.92", 
         "mae%": "0.15", 
         "mre%": "2.53", 
         "pwr": "0.033", 
         "wce%": "0.51", 
         "wcre%": "2000.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5SB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5SB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5SB", 
        "params": {
         "area": "61.5", 
         "delay": "0.51", 
         "ep%": "97.66", 
         "mae%": "0.32", 
         "mre%": "4.19", 
         "pwr": "0.028", 
         "wce%": "1.15", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5VX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5VX.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5VX", 
        "params": {
         "area": "50.2", 
         "delay": "0.43", 
         "ep%": "98.49", 
         "mae%": "0.50", 
         "mre%": "6.79", 
         "pwr": "0.023", 
         "wce%": "1.61", 
         "wcre%": "6400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5Z0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5Z0.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5Z0", 
        "params": {
         "area": "48.8", 
         "delay": "0.43", 
         "ep%": "99.22", 
         "mae%": "0.81", 
         "mre%": "12.63", 
         "pwr": "0.023", 
         "wce%": "2.10", 
         "wcre%": "6400.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/12_signed_extended/pareto_pwr_ep/fig.png", 
      "folder": "adders/12_signed_extended/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add12se_5Z7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5Z7.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5Z7", 
        "params": {
         "area": "123.0", 
         "delay": "0.92", 
         "ep%": "4.69", 
         "mae%": "0.0098", 
         "mre%": "0.12", 
         "pwr": "0.057", 
         "wce%": "0.20", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5QT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5QT.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5QT", 
        "params": {
         "area": "106.1", 
         "delay": "0.95", 
         "ep%": "25.00", 
         "mae%": "0.0049", 
         "mre%": "0.088", 
         "pwr": "0.053", 
         "wce%": "0.024", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5QC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5QC.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5QC", 
        "params": {
         "area": "102.3", 
         "delay": "0.92", 
         "ep%": "50.00", 
         "mae%": "0.012", 
         "mre%": "0.21", 
         "pwr": "0.052", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5KB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5KB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5KB", 
        "params": {
         "area": "97.1", 
         "delay": "0.87", 
         "ep%": "62.50", 
         "mae%": "0.02", 
         "mre%": "0.28", 
         "pwr": "0.048", 
         "wce%": "0.049", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5SV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5SV.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5SV", 
        "params": {
         "area": "98.1", 
         "delay": "0.85", 
         "ep%": "78.12", 
         "mae%": "0.034", 
         "mre%": "0.53", 
         "pwr": "0.047", 
         "wce%": "0.098", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5YE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5YE.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5YE", 
        "params": {
         "area": "99.5", 
         "delay": "0.71", 
         "ep%": "88.96", 
         "mae%": "0.066", 
         "mre%": "1.07", 
         "pwr": "0.042", 
         "wce%": "0.22", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5Z0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5Z0.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5Z0", 
        "params": {
         "area": "48.8", 
         "delay": "0.43", 
         "ep%": "99.22", 
         "mae%": "0.81", 
         "mre%": "12.63", 
         "pwr": "0.023", 
         "wce%": "2.10", 
         "wcre%": "6400.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/12_signed_extended/pareto_pwr_mse/fig.png", 
      "folder": "adders/12_signed_extended/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add12se_5QT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5QT.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5QT", 
        "params": {
         "area": "106.1", 
         "delay": "0.95", 
         "ep%": "25.00", 
         "mae%": "0.0049", 
         "mre%": "0.088", 
         "pwr": "0.053", 
         "wce%": "0.024", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5QC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5QC.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5QC", 
        "params": {
         "area": "102.3", 
         "delay": "0.92", 
         "ep%": "50.00", 
         "mae%": "0.012", 
         "mre%": "0.21", 
         "pwr": "0.052", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5L8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5L8.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5L8", 
        "params": {
         "area": "97.1", 
         "delay": "0.84", 
         "ep%": "68.75", 
         "mae%": "0.022", 
         "mre%": "0.33", 
         "pwr": "0.047", 
         "wce%": "0.049", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5RP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5RP.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5RP", 
        "params": {
         "area": "85.9", 
         "delay": "0.76", 
         "ep%": "81.25", 
         "mae%": "0.037", 
         "mre%": "0.58", 
         "pwr": "0.043", 
         "wce%": "0.098", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5RL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5RL.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5RL", 
        "params": {
         "area": "84.5", 
         "delay": "0.76", 
         "ep%": "87.50", 
         "mae%": "0.049", 
         "mre%": "0.77", 
         "pwr": "0.043", 
         "wce%": "0.098", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5Y6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5Y6.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5Y6", 
        "params": {
         "area": "75.6", 
         "delay": "0.68", 
         "ep%": "93.75", 
         "mae%": "0.10", 
         "mre%": "1.57", 
         "pwr": "0.037", 
         "wce%": "0.22", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5PN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5PN.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5PN", 
        "params": {
         "area": "68.0", 
         "delay": "0.60", 
         "ep%": "94.92", 
         "mae%": "0.15", 
         "mre%": "2.53", 
         "pwr": "0.033", 
         "wce%": "0.51", 
         "wcre%": "2000.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5T8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5T8.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5T8", 
        "params": {
         "area": "61.5", 
         "delay": "0.51", 
         "ep%": "97.27", 
         "mae%": "0.27", 
         "mre%": "3.95", 
         "pwr": "0.028", 
         "wce%": "0.90", 
         "wcre%": "3500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5VX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5VX.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5VX", 
        "params": {
         "area": "50.2", 
         "delay": "0.43", 
         "ep%": "98.49", 
         "mae%": "0.50", 
         "mre%": "6.79", 
         "pwr": "0.023", 
         "wce%": "1.61", 
         "wcre%": "6400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12se_5Z0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12se_5Z0.c", 
          "type": "C file"
         }
        ], 
        "name": "add12se_5Z0", 
        "params": {
         "area": "48.8", 
         "delay": "0.43", 
         "ep%": "99.22", 
         "mae%": "0.81", 
         "mre%": "12.63", 
         "pwr": "0.023", 
         "wce%": "2.10", 
         "wcre%": "6400.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }
    ], 
    "description": "12-bit signed adders (no overflow)", 
    "folder": "adders/12_signed_extended", 
    "items": 42, 
    "output_bitwidth": 13, 
    "signed": true
   }, 
   {
    "bitwidth": 16, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/16_signed_extended/pareto_pwr_mae/fig.png", 
      "folder": "adders/16_signed_extended/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add16se_2TN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2TN.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2TN", 
        "params": {
         "area": "141.7", 
         "delay": "1.28", 
         "ep%": "25.00", 
         "mae%": "0.00031", 
         "mre%": "0.0076", 
         "pwr": "0.072", 
         "wce%": "0.0015", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2UY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2UY.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2UY", 
        "params": {
         "area": "138.0", 
         "delay": "1.25", 
         "ep%": "50.00", 
         "mae%": "0.00076", 
         "mre%": "0.017", 
         "pwr": "0.071", 
         "wce%": "0.0015", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2U6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2U6.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2U6", 
        "params": {
         "area": "129.1", 
         "delay": "1.17", 
         "ep%": "75.00", 
         "mae%": "0.0015", 
         "mre%": "0.033", 
         "pwr": "0.066", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_349.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_349.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_349", 
        "params": {
         "area": "120.1", 
         "delay": "1.08", 
         "ep%": "87.50", 
         "mae%": "0.0031", 
         "mre%": "0.065", 
         "pwr": "0.062", 
         "wce%": "0.0061", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_36D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_36D.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_36D", 
        "params": {
         "area": "127.6", 
         "delay": "1.06", 
         "ep%": "90.62", 
         "mae%": "0.0047", 
         "mre%": "0.10", 
         "pwr": "0.062", 
         "wce%": "0.015", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2YM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2YM.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2YM", 
        "params": {
         "area": "106.1", 
         "delay": "0.92", 
         "ep%": "95.31", 
         "mae%": "0.0099", 
         "mre%": "0.22", 
         "pwr": "0.052", 
         "wce%": "0.035", 
         "wcre%": "2100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2UB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2UB.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2UB", 
        "params": {
         "area": "104.7", 
         "delay": "0.92", 
         "ep%": "96.88", 
         "mae%": "0.012", 
         "mre%": "0.26", 
         "pwr": "0.052", 
         "wce%": "0.027", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_32T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_32T.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_32T", 
        "params": {
         "area": "97.1", 
         "delay": "0.87", 
         "ep%": "97.95", 
         "mae%": "0.023", 
         "mre%": "0.48", 
         "pwr": "0.048", 
         "wce%": "0.058", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_3BD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_3BD.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_3BD", 
        "params": {
         "area": "85.9", 
         "delay": "0.76", 
         "ep%": "99.02", 
         "mae%": "0.046", 
         "mre%": "0.96", 
         "pwr": "0.043", 
         "wce%": "0.13", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/16_signed_extended/pareto_pwr_wce/fig.png", 
      "folder": "adders/16_signed_extended/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add16se_2UY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2UY.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2UY", 
        "params": {
         "area": "138.0", 
         "delay": "1.25", 
         "ep%": "50.00", 
         "mae%": "0.00076", 
         "mre%": "0.017", 
         "pwr": "0.071", 
         "wce%": "0.0015", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2U6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2U6.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2U6", 
        "params": {
         "area": "129.1", 
         "delay": "1.17", 
         "ep%": "75.00", 
         "mae%": "0.0015", 
         "mre%": "0.033", 
         "pwr": "0.066", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_349.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_349.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_349", 
        "params": {
         "area": "120.1", 
         "delay": "1.08", 
         "ep%": "87.50", 
         "mae%": "0.0031", 
         "mre%": "0.065", 
         "pwr": "0.062", 
         "wce%": "0.0061", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2T2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2T2.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2T2", 
        "params": {
         "area": "111.2", 
         "delay": "1.00", 
         "ep%": "93.75", 
         "mae%": "0.0069", 
         "mre%": "0.15", 
         "pwr": "0.057", 
         "wce%": "0.021", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2UB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2UB.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2UB", 
        "params": {
         "area": "104.7", 
         "delay": "0.92", 
         "ep%": "96.88", 
         "mae%": "0.012", 
         "mre%": "0.26", 
         "pwr": "0.052", 
         "wce%": "0.027", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_32T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_32T.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_32T", 
        "params": {
         "area": "97.1", 
         "delay": "0.87", 
         "ep%": "97.95", 
         "mae%": "0.023", 
         "mre%": "0.48", 
         "pwr": "0.048", 
         "wce%": "0.058", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_3BA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_3BA.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_3BA", 
        "params": {
         "area": "86.8", 
         "delay": "0.79", 
         "ep%": "99.80", 
         "mae%": "0.049", 
         "mre%": "1.03", 
         "pwr": "0.043", 
         "wce%": "0.099", 
         "wcre%": "5300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_3BD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_3BD.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_3BD", 
        "params": {
         "area": "85.9", 
         "delay": "0.76", 
         "ep%": "99.02", 
         "mae%": "0.046", 
         "mre%": "0.96", 
         "pwr": "0.043", 
         "wce%": "0.13", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/16_signed_extended/pareto_pwr_mre/fig.png", 
      "folder": "adders/16_signed_extended/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add16se_2TN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2TN.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2TN", 
        "params": {
         "area": "141.7", 
         "delay": "1.28", 
         "ep%": "25.00", 
         "mae%": "0.00031", 
         "mre%": "0.0076", 
         "pwr": "0.072", 
         "wce%": "0.0015", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2X2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2X2.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2X2", 
        "params": {
         "area": "130.5", 
         "delay": "1.17", 
         "ep%": "62.50", 
         "mae%": "0.0012", 
         "mre%": "0.024", 
         "pwr": "0.066", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2U6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2U6.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2U6", 
        "params": {
         "area": "129.1", 
         "delay": "1.17", 
         "ep%": "75.00", 
         "mae%": "0.0015", 
         "mre%": "0.033", 
         "pwr": "0.066", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_349.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_349.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_349", 
        "params": {
         "area": "120.1", 
         "delay": "1.08", 
         "ep%": "87.50", 
         "mae%": "0.0031", 
         "mre%": "0.065", 
         "pwr": "0.062", 
         "wce%": "0.0061", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_35M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_35M.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_35M", 
        "params": {
         "area": "113.6", 
         "delay": "1.03", 
         "ep%": "93.75", 
         "mae%": "0.0063", 
         "mre%": "0.13", 
         "pwr": "0.057", 
         "wce%": "0.015", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2YM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2YM.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2YM", 
        "params": {
         "area": "106.1", 
         "delay": "0.92", 
         "ep%": "95.31", 
         "mae%": "0.0099", 
         "mre%": "0.22", 
         "pwr": "0.052", 
         "wce%": "0.035", 
         "wcre%": "2100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_32R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_32R.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_32R", 
        "params": {
         "area": "112.2", 
         "delay": "0.84", 
         "ep%": "98.15", 
         "mae%": "0.02", 
         "mre%": "0.38", 
         "pwr": "0.051", 
         "wce%": "0.058", 
         "wcre%": "2100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_32T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_32T.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_32T", 
        "params": {
         "area": "97.1", 
         "delay": "0.87", 
         "ep%": "97.95", 
         "mae%": "0.023", 
         "mre%": "0.48", 
         "pwr": "0.048", 
         "wce%": "0.058", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_3BD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_3BD.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_3BD", 
        "params": {
         "area": "85.9", 
         "delay": "0.76", 
         "ep%": "99.02", 
         "mae%": "0.046", 
         "mre%": "0.96", 
         "pwr": "0.043", 
         "wce%": "0.13", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/16_signed_extended/pareto_pwr_ep/fig.png", 
      "folder": "adders/16_signed_extended/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add16se_35Y.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_35Y.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_35Y", 
        "params": {
         "area": "159.6", 
         "delay": "1.25", 
         "ep%": "6.25", 
         "mae%": "0.00076", 
         "mre%": "0.013", 
         "pwr": "0.075", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_33J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_33J.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_33J", 
        "params": {
         "area": "148.3", 
         "delay": "1.33", 
         "ep%": "25.00", 
         "mae%": "0.00076", 
         "mre%": "0.015", 
         "pwr": "0.072", 
         "wce%": "0.0046", 
         "wcre%": "75.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2UY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2UY.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2UY", 
        "params": {
         "area": "138.0", 
         "delay": "1.25", 
         "ep%": "50.00", 
         "mae%": "0.00076", 
         "mre%": "0.017", 
         "pwr": "0.071", 
         "wce%": "0.0015", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2X2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2X2.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2X2", 
        "params": {
         "area": "130.5", 
         "delay": "1.17", 
         "ep%": "62.50", 
         "mae%": "0.0012", 
         "mre%": "0.024", 
         "pwr": "0.066", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_37L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_37L.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_37L", 
        "params": {
         "area": "126.2", 
         "delay": "1.11", 
         "ep%": "78.12", 
         "mae%": "0.0024", 
         "mre%": "0.052", 
         "pwr": "0.063", 
         "wce%": "0.0076", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_349.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_349.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_349", 
        "params": {
         "area": "120.1", 
         "delay": "1.08", 
         "ep%": "87.50", 
         "mae%": "0.0031", 
         "mre%": "0.065", 
         "pwr": "0.062", 
         "wce%": "0.0061", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_3BD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_3BD.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_3BD", 
        "params": {
         "area": "85.9", 
         "delay": "0.76", 
         "ep%": "99.02", 
         "mae%": "0.046", 
         "mre%": "0.96", 
         "pwr": "0.043", 
         "wce%": "0.13", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/16_signed_extended/pareto_pwr_mse/fig.png", 
      "folder": "adders/16_signed_extended/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add16se_2TN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2TN.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2TN", 
        "params": {
         "area": "141.7", 
         "delay": "1.28", 
         "ep%": "25.00", 
         "mae%": "0.00031", 
         "mre%": "0.0076", 
         "pwr": "0.072", 
         "wce%": "0.0015", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2UY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2UY.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2UY", 
        "params": {
         "area": "138.0", 
         "delay": "1.25", 
         "ep%": "50.00", 
         "mae%": "0.00076", 
         "mre%": "0.017", 
         "pwr": "0.071", 
         "wce%": "0.0015", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2U6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2U6.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2U6", 
        "params": {
         "area": "129.1", 
         "delay": "1.17", 
         "ep%": "75.00", 
         "mae%": "0.0015", 
         "mre%": "0.033", 
         "pwr": "0.066", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_334.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_334.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_334", 
        "params": {
         "area": "121.5", 
         "delay": "1.08", 
         "ep%": "81.25", 
         "mae%": "0.0024", 
         "mre%": "0.053", 
         "pwr": "0.062", 
         "wce%": "0.0076", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_349.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_349.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_349", 
        "params": {
         "area": "120.1", 
         "delay": "1.08", 
         "ep%": "87.50", 
         "mae%": "0.0031", 
         "mre%": "0.065", 
         "pwr": "0.062", 
         "wce%": "0.0061", 
         "wcre%": "400.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2T2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2T2.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2T2", 
        "params": {
         "area": "111.2", 
         "delay": "1.00", 
         "ep%": "93.75", 
         "mae%": "0.0069", 
         "mre%": "0.15", 
         "pwr": "0.057", 
         "wce%": "0.021", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_2UB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_2UB.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_2UB", 
        "params": {
         "area": "104.7", 
         "delay": "0.92", 
         "ep%": "96.88", 
         "mae%": "0.012", 
         "mre%": "0.26", 
         "pwr": "0.052", 
         "wce%": "0.027", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_32R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_32R.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_32R", 
        "params": {
         "area": "112.2", 
         "delay": "0.84", 
         "ep%": "98.15", 
         "mae%": "0.02", 
         "mre%": "0.38", 
         "pwr": "0.051", 
         "wce%": "0.058", 
         "wcre%": "2100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_32T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_32T.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_32T", 
        "params": {
         "area": "97.1", 
         "delay": "0.87", 
         "ep%": "97.95", 
         "mae%": "0.023", 
         "mre%": "0.48", 
         "pwr": "0.048", 
         "wce%": "0.058", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add16se_3BD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16se_3BD.c", 
          "type": "C file"
         }
        ], 
        "name": "add16se_3BD", 
        "params": {
         "area": "85.9", 
         "delay": "0.76", 
         "ep%": "99.02", 
         "mae%": "0.046", 
         "mre%": "0.96", 
         "pwr": "0.043", 
         "wce%": "0.13", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, L. Sekanina, Z. Vasicek \"Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020"
      ]
     }
    ], 
    "description": "16-bit signed adders (no overflow)", 
    "folder": "adders/16_signed_extended", 
    "items": 43, 
    "output_bitwidth": 17, 
    "signed": true
   }
  ], 
  "description": "Adders (signed)", 
  "folder": "adders", 
  "id": 3, 
  "items": 222
 }, 
 {
  "datasets": [
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV6", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "711.0", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.422", 
         "wce%": "0.0076", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KV9_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV9.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV9", 
        "params": {
         "area": "685.2", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.410", 
         "wce%": "0.026", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVP", 
        "params": {
         "area": "635.0", 
         "delay": "1.37", 
         "ep%": "74.80", 
         "mae%": "0.051", 
         "mre%": "2.73", 
         "pwr": "0.363", 
         "wce%": "0.21", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2J_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2J", 
        "params": {
         "area": "558.9", 
         "delay": "1.36", 
         "ep%": "74.61", 
         "mae%": "0.081", 
         "mre%": "4.41", 
         "pwr": "0.301", 
         "wce%": "0.39", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2L_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2L", 
        "params": {
         "area": "411.6", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.200", 
         "wce%": "1.16", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2N_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2N", 
        "params": {
         "area": "284.9", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.126", 
         "wce%": "2.66", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L12_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L12.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L12.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L12", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV6", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "711.0", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.422", 
         "wce%": "0.0076", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KV9_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV9.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV9", 
        "params": {
         "area": "685.2", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.410", 
         "wce%": "0.026", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVA", 
        "params": {
         "area": "641.1", 
         "delay": "1.51", 
         "ep%": "81.25", 
         "mae%": "0.019", 
         "mre%": "2.53", 
         "pwr": "0.391", 
         "wce%": "0.075", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVP", 
        "params": {
         "area": "635.0", 
         "delay": "1.37", 
         "ep%": "74.80", 
         "mae%": "0.051", 
         "mre%": "2.73", 
         "pwr": "0.363", 
         "wce%": "0.21", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2J_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2J", 
        "params": {
         "area": "558.9", 
         "delay": "1.36", 
         "ep%": "74.61", 
         "mae%": "0.081", 
         "mre%": "4.41", 
         "pwr": "0.301", 
         "wce%": "0.39", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2L_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2L", 
        "params": {
         "area": "411.6", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.200", 
         "wce%": "1.16", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2N_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2N", 
        "params": {
         "area": "284.9", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.126", 
         "wce%": "2.66", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L12_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L12.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L12.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L12", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV6", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "711.0", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.422", 
         "wce%": "0.0076", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KV9_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV9.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV9", 
        "params": {
         "area": "685.2", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.410", 
         "wce%": "0.026", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVQ", 
        "params": {
         "area": "599.8", 
         "delay": "1.36", 
         "ep%": "84.18", 
         "mae%": "0.056", 
         "mre%": "3.64", 
         "pwr": "0.351", 
         "wce%": "0.25", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KX5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KX5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KX5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KX5", 
        "params": {
         "area": "543.0", 
         "delay": "1.33", 
         "ep%": "91.89", 
         "mae%": "0.15", 
         "mre%": "8.93", 
         "pwr": "0.289", 
         "wce%": "0.69", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2L_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2L", 
        "params": {
         "area": "411.6", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.200", 
         "wce%": "1.16", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2N_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2N", 
        "params": {
         "area": "284.9", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.126", 
         "wce%": "2.66", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L12_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L12.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L12.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L12", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV6", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVM", 
        "params": {
         "area": "652.8", 
         "delay": "1.37", 
         "ep%": "49.80", 
         "mae%": "0.049", 
         "mre%": "2.40", 
         "pwr": "0.369", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2J_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2J", 
        "params": {
         "area": "558.9", 
         "delay": "1.36", 
         "ep%": "74.61", 
         "mae%": "0.081", 
         "mre%": "4.41", 
         "pwr": "0.301", 
         "wce%": "0.39", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KXF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KXF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KXF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KXF", 
        "params": {
         "area": "482.4", 
         "delay": "1.19", 
         "ep%": "87.16", 
         "mae%": "0.34", 
         "mre%": "15.72", 
         "pwr": "0.237", 
         "wce%": "1.37", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L12_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L12.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L12.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L12", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV6", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "711.0", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.422", 
         "wce%": "0.0076", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KV9_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV9.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV9", 
        "params": {
         "area": "685.2", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.410", 
         "wce%": "0.026", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVA", 
        "params": {
         "area": "641.1", 
         "delay": "1.51", 
         "ep%": "81.25", 
         "mae%": "0.019", 
         "mre%": "2.53", 
         "pwr": "0.391", 
         "wce%": "0.075", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVQ", 
        "params": {
         "area": "599.8", 
         "delay": "1.36", 
         "ep%": "84.18", 
         "mae%": "0.056", 
         "mre%": "3.64", 
         "pwr": "0.351", 
         "wce%": "0.25", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KX5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KX5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KX5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KX5", 
        "params": {
         "area": "543.0", 
         "delay": "1.33", 
         "ep%": "91.89", 
         "mae%": "0.15", 
         "mre%": "8.93", 
         "pwr": "0.289", 
         "wce%": "0.69", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2L_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2L", 
        "params": {
         "area": "411.6", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.200", 
         "wce%": "1.16", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2N_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2N", 
        "params": {
         "area": "284.9", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.126", 
         "wce%": "2.66", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L12_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L12.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L12.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L12", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "8-bit signed multiplier", 
    "folder": "multiplers/8x8_signed", 
    "items": 39, 
    "signed": true
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2PP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PP", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PQ", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PR_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PR", 
        "params": {
         "area": "1631.8", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.200", 
         "wce%": "0.00003", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PS_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PS.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PS", 
        "params": {
         "area": "1605.9", 
         "delay": "2.32", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0076", 
         "pwr": "1.189", 
         "wce%": "0.0001", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PT", 
        "params": {
         "area": "1564.2", 
         "delay": "2.30", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.168", 
         "wce%": "0.00029", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2QH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2QH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2QH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2QH", 
        "params": {
         "area": "1443.6", 
         "delay": "2.22", 
         "ep%": "90.61", 
         "mae%": "0.0031", 
         "mre%": "0.25", 
         "pwr": "1.055", 
         "wce%": "0.013", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2R5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2R5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2R5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2R5", 
        "params": {
         "area": "1395.2", 
         "delay": "2.12", 
         "ep%": "92.17", 
         "mae%": "0.0092", 
         "mre%": "0.65", 
         "pwr": "0.948", 
         "wce%": "0.037", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_34P_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_34P.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_34P.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_34P", 
        "params": {
         "area": "925.0", 
         "delay": "1.70", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.579", 
         "wce%": "0.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2TE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2TE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2TE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2TE", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2PP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PP", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PQ", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PR_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PR", 
        "params": {
         "area": "1631.8", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.200", 
         "wce%": "0.00003", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PT", 
        "params": {
         "area": "1564.2", 
         "delay": "2.30", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.168", 
         "wce%": "0.00029", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2QH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2QH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2QH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2QH", 
        "params": {
         "area": "1443.6", 
         "delay": "2.22", 
         "ep%": "90.61", 
         "mae%": "0.0031", 
         "mre%": "0.25", 
         "pwr": "1.055", 
         "wce%": "0.013", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2R5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2R5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2R5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2R5", 
        "params": {
         "area": "1395.2", 
         "delay": "2.12", 
         "ep%": "92.17", 
         "mae%": "0.0092", 
         "mre%": "0.65", 
         "pwr": "0.948", 
         "wce%": "0.037", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_34P_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_34P.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_34P.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_34P", 
        "params": {
         "area": "925.0", 
         "delay": "1.70", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.579", 
         "wce%": "0.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2TE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2TE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2TE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2TE", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2PP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PP", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PQ", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PR_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PR", 
        "params": {
         "area": "1631.8", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.200", 
         "wce%": "0.00003", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PS_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PS.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PS", 
        "params": {
         "area": "1605.9", 
         "delay": "2.32", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0076", 
         "pwr": "1.189", 
         "wce%": "0.0001", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PT", 
        "params": {
         "area": "1564.2", 
         "delay": "2.30", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.168", 
         "wce%": "0.00029", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_34K_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_34K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_34K.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_34K", 
        "params": {
         "area": "1385.4", 
         "delay": "2.13", 
         "ep%": "74.98", 
         "mae%": "0.0051", 
         "mre%": "0.41", 
         "pwr": "0.965", 
         "wce%": "0.024", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_34M_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_34M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_34M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_34M", 
        "params": {
         "area": "1145.1", 
         "delay": "1.91", 
         "ep%": "93.71", 
         "mae%": "0.014", 
         "mre%": "1.17", 
         "pwr": "0.756", 
         "wce%": "0.073", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_34P_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_34P.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_34P.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_34P", 
        "params": {
         "area": "925.0", 
         "delay": "1.70", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.579", 
         "wce%": "0.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2TE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2TE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2TE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2TE", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2PP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PP", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PQ", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2QD_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2QD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2QD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2QD", 
        "params": {
         "area": "1528.0", 
         "delay": "2.24", 
         "ep%": "49.99", 
         "mae%": "0.0031", 
         "mre%": "0.22", 
         "pwr": "1.093", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2QE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2QE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2QE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2QE", 
        "params": {
         "area": "1524.3", 
         "delay": "2.26", 
         "ep%": "62.49", 
         "mae%": "0.0031", 
         "mre%": "0.22", 
         "pwr": "1.091", 
         "wce%": "0.012", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_34K_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_34K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_34K.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_34K", 
        "params": {
         "area": "1385.4", 
         "delay": "2.13", 
         "ep%": "74.98", 
         "mae%": "0.0051", 
         "mre%": "0.41", 
         "pwr": "0.965", 
         "wce%": "0.024", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2RP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2RP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2RP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2RP", 
        "params": {
         "area": "1300.4", 
         "delay": "1.99", 
         "ep%": "87.48", 
         "mae%": "0.021", 
         "mre%": "1.45", 
         "pwr": "0.850", 
         "wce%": "0.085", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2TE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2TE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2TE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2TE", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2PP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PP", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PQ", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PR_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PR", 
        "params": {
         "area": "1631.8", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.200", 
         "wce%": "0.00003", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2PT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2PT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2PT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2PT", 
        "params": {
         "area": "1564.2", 
         "delay": "2.30", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.168", 
         "wce%": "0.00029", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2QH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2QH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2QH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2QH", 
        "params": {
         "area": "1443.6", 
         "delay": "2.22", 
         "ep%": "90.61", 
         "mae%": "0.0031", 
         "mre%": "0.25", 
         "pwr": "1.055", 
         "wce%": "0.013", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_34M_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_34M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_34M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_34M", 
        "params": {
         "area": "1145.1", 
         "delay": "1.91", 
         "ep%": "93.71", 
         "mae%": "0.014", 
         "mre%": "1.17", 
         "pwr": "0.756", 
         "wce%": "0.073", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_34P_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_34P.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_34P.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_34P", 
        "params": {
         "area": "925.0", 
         "delay": "1.70", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.579", 
         "wce%": "0.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2TE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2TE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2TE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2TE", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "12-bit signed multiplier", 
    "folder": "multiplers/12x12_signed", 
    "items": 41, 
    "signed": true
   }, 
   {
    "bitwidth": 16, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HG4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HG4.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HG4", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HF7_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HF7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HF7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HF7", 
        "params": {
         "area": "2576.5", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.130", 
         "wce%": "0.0015", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HFB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HFB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HFB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HFB", 
        "params": {
         "area": "1935.9", 
         "delay": "2.55", 
         "ep%": "98.43", 
         "mae%": "0.002", 
         "mre%": "0.22", 
         "pwr": "1.483", 
         "wce%": "0.011", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GV3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GV3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GV3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GV3", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HG4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HG4.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HG4", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HF7_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HF7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HF7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HF7", 
        "params": {
         "area": "2576.5", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.130", 
         "wce%": "0.0015", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HG8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HG8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HG8", 
        "params": {
         "area": "2031.1", 
         "delay": "2.67", 
         "ep%": "93.75", 
         "mae%": "0.00089", 
         "mre%": "0.098", 
         "pwr": "1.775", 
         "wce%": "0.0046", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GV3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GV3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GV3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GV3", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HG4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HG4.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HG4", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GRU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GRU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GRU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GRU", 
        "params": {
         "area": "2640.3", 
         "delay": "2.95", 
         "ep%": "92.19", 
         "mae%": "0.00057", 
         "mre%": "0.052", 
         "pwr": "2.124", 
         "wce%": "0.0023", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HFB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HFB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HFB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HFB", 
        "params": {
         "area": "1935.9", 
         "delay": "2.55", 
         "ep%": "98.43", 
         "mae%": "0.002", 
         "mre%": "0.22", 
         "pwr": "1.483", 
         "wce%": "0.011", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GV3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GV3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GV3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GV3", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HG4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HG4.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HG4", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GQU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GQU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GQU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GQU", 
        "params": {
         "area": "2764.2", 
         "delay": "3.09", 
         "ep%": "50.00", 
         "mae%": "0.00019", 
         "mre%": "0.018", 
         "pwr": "2.326", 
         "wce%": "0.00076", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GQV_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GQV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GQV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GQV", 
        "params": {
         "area": "2760.4", 
         "delay": "3.11", 
         "ep%": "62.50", 
         "mae%": "0.00019", 
         "mre%": "0.018", 
         "pwr": "2.325", 
         "wce%": "0.00076", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HF7_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HF7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HF7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HF7", 
        "params": {
         "area": "2576.5", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.130", 
         "wce%": "0.0015", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GSM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GSM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GSM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GSM", 
        "params": {
         "area": "2495.7", 
         "delay": "2.87", 
         "ep%": "87.50", 
         "mae%": "0.0013", 
         "mre%": "0.12", 
         "pwr": "1.961", 
         "wce%": "0.0053", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GV3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GV3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GV3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GV3", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HG4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HG4.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HG4", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HF7_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HF7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HF7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HF7", 
        "params": {
         "area": "2576.5", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.130", 
         "wce%": "0.0015", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HFB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HFB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HFB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HFB", 
        "params": {
         "area": "1935.9", 
         "delay": "2.55", 
         "ep%": "98.43", 
         "mae%": "0.002", 
         "mre%": "0.22", 
         "pwr": "1.483", 
         "wce%": "0.011", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GV3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GV3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GV3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GV3", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "16-bit signed multiplier", 
    "folder": "multiplers/16x16_signed", 
    "items": 22, 
    "signed": true
   }
  ], 
  "description": "Multipliers (signed)", 
  "folder": "multiplers", 
  "id": 5, 
  "items": 102
 }
]