
DS_to_I2C.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800100  00000bf0  00000c84  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000bf0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000293  0080011c  0080011c  00000ca0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000ca0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000cd0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000198  00000000  00000000  00000d10  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002144  00000000  00000000  00000ea8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eb0  00000000  00000000  00002fec  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001193  00000000  00000000  00003e9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000434  00000000  00000000  00005030  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000086c  00000000  00000000  00005464  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000014aa  00000000  00000000  00005cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001d0  00000000  00000000  0000717a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 4d 05 	jmp	0xa9a	; 0xa9a <__vector_24>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d4 e0       	ldi	r29, 0x04	; 4
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e0 ef       	ldi	r30, 0xF0	; 240
  7c:	fb e0       	ldi	r31, 0x0B	; 11
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ac 31       	cpi	r26, 0x1C	; 28
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	23 e0       	ldi	r18, 0x03	; 3
  8c:	ac e1       	ldi	r26, 0x1C	; 28
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	af 3a       	cpi	r26, 0xAF	; 175
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 a7 02 	call	0x54e	; 0x54e <main>
  9e:	0c 94 f6 05 	jmp	0xbec	; 0xbec <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <io_init>:
		// 1Wire busses: PD0..PD3
		// 7 "GPIO" pins: B0, D7, D6, D5, B7, B6, D4
		// LEDs: C0 (1Hz alive signal), C1 (="1Wire action in progress")
		
		// LEDs as outputs
		DDRC |= 0b00000011;
  a6:	87 b1       	in	r24, 0x07	; 7
  a8:	83 60       	ori	r24, 0x03	; 3
  aa:	87 b9       	out	0x07, r24	; 7
		// LEDs off
		PORTC &= ~0b00000011;
  ac:	88 b1       	in	r24, 0x08	; 8
  ae:	8c 7f       	andi	r24, 0xFC	; 252
  b0:	88 b9       	out	0x08, r24	; 8
  b2:	08 95       	ret

000000b4 <syncGPIO>:

	static void syncGPIO(){
		// 7 "GPIO" pins: B0, D7, D6, D5, B7, B6, D4
		
		// 0 -> B0
		if(i2cdata[1] & (1<<0)){
  b4:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <i2cdata+0x1>
  b8:	80 ff       	sbrs	r24, 0
  ba:	0f c0       	rjmp	.+30     	; 0xda <syncGPIO+0x26>
			DDRB |=  (1<< DDRB0);
  bc:	84 b1       	in	r24, 0x04	; 4
  be:	81 60       	ori	r24, 0x01	; 1
  c0:	84 b9       	out	0x04, r24	; 4
			if(i2cdata[2] & (1<<0)){
  c2:	80 91 b2 02 	lds	r24, 0x02B2	; 0x8002b2 <i2cdata+0x2>
  c6:	80 ff       	sbrs	r24, 0
  c8:	04 c0       	rjmp	.+8      	; 0xd2 <syncGPIO+0x1e>
				PORTB |= (1<<PORTB0);
  ca:	85 b1       	in	r24, 0x05	; 5
  cc:	81 60       	ori	r24, 0x01	; 1
  ce:	85 b9       	out	0x05, r24	; 5
  d0:	11 c0       	rjmp	.+34     	; 0xf4 <syncGPIO+0x40>
				}else{
				PORTB &= ~(1<<PORTB0);
  d2:	85 b1       	in	r24, 0x05	; 5
  d4:	8e 7f       	andi	r24, 0xFE	; 254
  d6:	85 b9       	out	0x05, r24	; 5
  d8:	0d c0       	rjmp	.+26     	; 0xf4 <syncGPIO+0x40>
			}
			}else{
			DDRB &= ~(1<<DDRB0);
  da:	84 b1       	in	r24, 0x04	; 4
  dc:	8e 7f       	andi	r24, 0xFE	; 254
  de:	84 b9       	out	0x04, r24	; 4
			i2cdata[2] &= ~(1<<0);
  e0:	e0 eb       	ldi	r30, 0xB0	; 176
  e2:	f2 e0       	ldi	r31, 0x02	; 2
  e4:	82 81       	ldd	r24, Z+2	; 0x02
  e6:	8e 7f       	andi	r24, 0xFE	; 254
  e8:	82 83       	std	Z+2, r24	; 0x02
			if(PINB & (1<<PINB0))
  ea:	18 9b       	sbis	0x03, 0	; 3
  ec:	03 c0       	rjmp	.+6      	; 0xf4 <syncGPIO+0x40>
			i2cdata[2] |= (1<<0);
  ee:	82 81       	ldd	r24, Z+2	; 0x02
  f0:	81 60       	ori	r24, 0x01	; 1
  f2:	82 83       	std	Z+2, r24	; 0x02
		}
		// 1 -> D7
		if(i2cdata[1] & (1<<1)){
  f4:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <i2cdata+0x1>
  f8:	81 ff       	sbrs	r24, 1
  fa:	0f c0       	rjmp	.+30     	; 0x11a <syncGPIO+0x66>
			DDRD |=  (1<< DDRD7);
  fc:	8a b1       	in	r24, 0x0a	; 10
  fe:	80 68       	ori	r24, 0x80	; 128
 100:	8a b9       	out	0x0a, r24	; 10
			if(i2cdata[2] & (1<<1)){
 102:	80 91 b2 02 	lds	r24, 0x02B2	; 0x8002b2 <i2cdata+0x2>
 106:	81 ff       	sbrs	r24, 1
 108:	04 c0       	rjmp	.+8      	; 0x112 <syncGPIO+0x5e>
				PORTD |= (1<<PORTD7);
 10a:	8b b1       	in	r24, 0x0b	; 11
 10c:	80 68       	ori	r24, 0x80	; 128
 10e:	8b b9       	out	0x0b, r24	; 11
 110:	11 c0       	rjmp	.+34     	; 0x134 <syncGPIO+0x80>
				}else{
				PORTD &= ~(1<<PORTD7);
 112:	8b b1       	in	r24, 0x0b	; 11
 114:	8f 77       	andi	r24, 0x7F	; 127
 116:	8b b9       	out	0x0b, r24	; 11
 118:	0d c0       	rjmp	.+26     	; 0x134 <syncGPIO+0x80>
			}
			}else{
			DDRD &= ~(1<<DDRD7);
 11a:	8a b1       	in	r24, 0x0a	; 10
 11c:	8f 77       	andi	r24, 0x7F	; 127
 11e:	8a b9       	out	0x0a, r24	; 10
			i2cdata[2] &= ~(1<<1);
 120:	e0 eb       	ldi	r30, 0xB0	; 176
 122:	f2 e0       	ldi	r31, 0x02	; 2
 124:	82 81       	ldd	r24, Z+2	; 0x02
 126:	8d 7f       	andi	r24, 0xFD	; 253
 128:	82 83       	std	Z+2, r24	; 0x02
			if(PIND & (1<<PIND7))
 12a:	4f 9b       	sbis	0x09, 7	; 9
 12c:	03 c0       	rjmp	.+6      	; 0x134 <syncGPIO+0x80>
			i2cdata[2] |= (1<<1);
 12e:	82 81       	ldd	r24, Z+2	; 0x02
 130:	82 60       	ori	r24, 0x02	; 2
 132:	82 83       	std	Z+2, r24	; 0x02
		}
		// 2 -> D6
		if(i2cdata[1] & (1<<2)){
 134:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <i2cdata+0x1>
 138:	82 ff       	sbrs	r24, 2
 13a:	0f c0       	rjmp	.+30     	; 0x15a <syncGPIO+0xa6>
			DDRD |=  (1<< DDRD6);
 13c:	8a b1       	in	r24, 0x0a	; 10
 13e:	80 64       	ori	r24, 0x40	; 64
 140:	8a b9       	out	0x0a, r24	; 10
			if(i2cdata[2] & (1<<2)){
 142:	80 91 b2 02 	lds	r24, 0x02B2	; 0x8002b2 <i2cdata+0x2>
 146:	82 ff       	sbrs	r24, 2
 148:	04 c0       	rjmp	.+8      	; 0x152 <syncGPIO+0x9e>
				PORTD |= (1<<PORTD6);
 14a:	8b b1       	in	r24, 0x0b	; 11
 14c:	80 64       	ori	r24, 0x40	; 64
 14e:	8b b9       	out	0x0b, r24	; 11
 150:	11 c0       	rjmp	.+34     	; 0x174 <syncGPIO+0xc0>
				}else{
				PORTD &= ~(1<<PORTD6);
 152:	8b b1       	in	r24, 0x0b	; 11
 154:	8f 7b       	andi	r24, 0xBF	; 191
 156:	8b b9       	out	0x0b, r24	; 11
 158:	0d c0       	rjmp	.+26     	; 0x174 <syncGPIO+0xc0>
			}
			}else{
			DDRD &= ~(1<<DDRD6);
 15a:	8a b1       	in	r24, 0x0a	; 10
 15c:	8f 7b       	andi	r24, 0xBF	; 191
 15e:	8a b9       	out	0x0a, r24	; 10
			i2cdata[2] &= ~(1<<2);
 160:	e0 eb       	ldi	r30, 0xB0	; 176
 162:	f2 e0       	ldi	r31, 0x02	; 2
 164:	82 81       	ldd	r24, Z+2	; 0x02
 166:	8b 7f       	andi	r24, 0xFB	; 251
 168:	82 83       	std	Z+2, r24	; 0x02
			if(PIND & (1<<PIND6))
 16a:	4e 9b       	sbis	0x09, 6	; 9
 16c:	03 c0       	rjmp	.+6      	; 0x174 <syncGPIO+0xc0>
			i2cdata[2] |= (1<<2);
 16e:	82 81       	ldd	r24, Z+2	; 0x02
 170:	84 60       	ori	r24, 0x04	; 4
 172:	82 83       	std	Z+2, r24	; 0x02
		}
		// 3 -> D5
		if(i2cdata[1] & (1<<3)){
 174:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <i2cdata+0x1>
 178:	83 ff       	sbrs	r24, 3
 17a:	0f c0       	rjmp	.+30     	; 0x19a <syncGPIO+0xe6>
			DDRD |=  (1<< DDRD5);
 17c:	8a b1       	in	r24, 0x0a	; 10
 17e:	80 62       	ori	r24, 0x20	; 32
 180:	8a b9       	out	0x0a, r24	; 10
			if(i2cdata[2] & (1<<3)){
 182:	80 91 b2 02 	lds	r24, 0x02B2	; 0x8002b2 <i2cdata+0x2>
 186:	83 ff       	sbrs	r24, 3
 188:	04 c0       	rjmp	.+8      	; 0x192 <syncGPIO+0xde>
				PORTD |= (1<<PORTD5);
 18a:	8b b1       	in	r24, 0x0b	; 11
 18c:	80 62       	ori	r24, 0x20	; 32
 18e:	8b b9       	out	0x0b, r24	; 11
 190:	11 c0       	rjmp	.+34     	; 0x1b4 <syncGPIO+0x100>
				}else{
				PORTD &= ~(1<<PORTD5);
 192:	8b b1       	in	r24, 0x0b	; 11
 194:	8f 7d       	andi	r24, 0xDF	; 223
 196:	8b b9       	out	0x0b, r24	; 11
 198:	0d c0       	rjmp	.+26     	; 0x1b4 <syncGPIO+0x100>
			}
			}else{
			DDRD &= ~(1<<DDRD5);
 19a:	8a b1       	in	r24, 0x0a	; 10
 19c:	8f 7d       	andi	r24, 0xDF	; 223
 19e:	8a b9       	out	0x0a, r24	; 10
			i2cdata[2] &= ~(1<<3);
 1a0:	e0 eb       	ldi	r30, 0xB0	; 176
 1a2:	f2 e0       	ldi	r31, 0x02	; 2
 1a4:	82 81       	ldd	r24, Z+2	; 0x02
 1a6:	87 7f       	andi	r24, 0xF7	; 247
 1a8:	82 83       	std	Z+2, r24	; 0x02
			if(PIND & (1<<PIND5))
 1aa:	4d 9b       	sbis	0x09, 5	; 9
 1ac:	03 c0       	rjmp	.+6      	; 0x1b4 <syncGPIO+0x100>
			i2cdata[2] |= (1<<3);
 1ae:	82 81       	ldd	r24, Z+2	; 0x02
 1b0:	88 60       	ori	r24, 0x08	; 8
 1b2:	82 83       	std	Z+2, r24	; 0x02
		}
		// 4 -> B7
		if(i2cdata[1] & (1<<4)){
 1b4:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <i2cdata+0x1>
 1b8:	84 ff       	sbrs	r24, 4
 1ba:	0f c0       	rjmp	.+30     	; 0x1da <syncGPIO+0x126>
			DDRB |=  (1<< DDRB7);
 1bc:	84 b1       	in	r24, 0x04	; 4
 1be:	80 68       	ori	r24, 0x80	; 128
 1c0:	84 b9       	out	0x04, r24	; 4
			if(i2cdata[2] & (1<<4)){
 1c2:	80 91 b2 02 	lds	r24, 0x02B2	; 0x8002b2 <i2cdata+0x2>
 1c6:	84 ff       	sbrs	r24, 4
 1c8:	04 c0       	rjmp	.+8      	; 0x1d2 <syncGPIO+0x11e>
				PORTB |= (1<<PORTB7);
 1ca:	85 b1       	in	r24, 0x05	; 5
 1cc:	80 68       	ori	r24, 0x80	; 128
 1ce:	85 b9       	out	0x05, r24	; 5
 1d0:	11 c0       	rjmp	.+34     	; 0x1f4 <syncGPIO+0x140>
				}else{
				PORTB &= ~(1<<PORTB7);
 1d2:	85 b1       	in	r24, 0x05	; 5
 1d4:	8f 77       	andi	r24, 0x7F	; 127
 1d6:	85 b9       	out	0x05, r24	; 5
 1d8:	0d c0       	rjmp	.+26     	; 0x1f4 <syncGPIO+0x140>
			}
			}else{
			DDRB &= ~(1<<DDRB7);
 1da:	84 b1       	in	r24, 0x04	; 4
 1dc:	8f 77       	andi	r24, 0x7F	; 127
 1de:	84 b9       	out	0x04, r24	; 4
			i2cdata[2] &= ~(1<<4);
 1e0:	e0 eb       	ldi	r30, 0xB0	; 176
 1e2:	f2 e0       	ldi	r31, 0x02	; 2
 1e4:	82 81       	ldd	r24, Z+2	; 0x02
 1e6:	8f 7e       	andi	r24, 0xEF	; 239
 1e8:	82 83       	std	Z+2, r24	; 0x02
			if(PINB & (1<<PINB7))
 1ea:	1f 9b       	sbis	0x03, 7	; 3
 1ec:	03 c0       	rjmp	.+6      	; 0x1f4 <syncGPIO+0x140>
			i2cdata[2] |= (1<<4);
 1ee:	82 81       	ldd	r24, Z+2	; 0x02
 1f0:	80 61       	ori	r24, 0x10	; 16
 1f2:	82 83       	std	Z+2, r24	; 0x02
		}
		// 5 -> B6
		if(i2cdata[1] & (1<<5)){
 1f4:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <i2cdata+0x1>
 1f8:	85 ff       	sbrs	r24, 5
 1fa:	0f c0       	rjmp	.+30     	; 0x21a <__EEPROM_REGION_LENGTH__+0x1a>
			DDRB |=  (1<< DDRB6);
 1fc:	84 b1       	in	r24, 0x04	; 4
 1fe:	80 64       	ori	r24, 0x40	; 64
 200:	84 b9       	out	0x04, r24	; 4
			if(i2cdata[2] & (1<<5)){
 202:	80 91 b2 02 	lds	r24, 0x02B2	; 0x8002b2 <i2cdata+0x2>
 206:	85 ff       	sbrs	r24, 5
 208:	04 c0       	rjmp	.+8      	; 0x212 <__EEPROM_REGION_LENGTH__+0x12>
				PORTB |= (1<<PORTB6);
 20a:	85 b1       	in	r24, 0x05	; 5
 20c:	80 64       	ori	r24, 0x40	; 64
 20e:	85 b9       	out	0x05, r24	; 5
 210:	11 c0       	rjmp	.+34     	; 0x234 <__EEPROM_REGION_LENGTH__+0x34>
				}else{
				PORTB &= ~(1<<PORTB6);
 212:	85 b1       	in	r24, 0x05	; 5
 214:	8f 7b       	andi	r24, 0xBF	; 191
 216:	85 b9       	out	0x05, r24	; 5
 218:	0d c0       	rjmp	.+26     	; 0x234 <__EEPROM_REGION_LENGTH__+0x34>
			}
			}else{
			DDRB &= ~(1<<DDRB6);
 21a:	84 b1       	in	r24, 0x04	; 4
 21c:	8f 7b       	andi	r24, 0xBF	; 191
 21e:	84 b9       	out	0x04, r24	; 4
			i2cdata[2] &= ~(1<<5);
 220:	e0 eb       	ldi	r30, 0xB0	; 176
 222:	f2 e0       	ldi	r31, 0x02	; 2
 224:	82 81       	ldd	r24, Z+2	; 0x02
 226:	8f 7d       	andi	r24, 0xDF	; 223
 228:	82 83       	std	Z+2, r24	; 0x02
			if(PINB & (1<<PINB6))
 22a:	1e 9b       	sbis	0x03, 6	; 3
 22c:	03 c0       	rjmp	.+6      	; 0x234 <__EEPROM_REGION_LENGTH__+0x34>
			i2cdata[2] |= (1<<5);
 22e:	82 81       	ldd	r24, Z+2	; 0x02
 230:	80 62       	ori	r24, 0x20	; 32
 232:	82 83       	std	Z+2, r24	; 0x02
		}
		// 6 -> D4
		if(i2cdata[1] & (1<<6)){
 234:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <i2cdata+0x1>
 238:	86 ff       	sbrs	r24, 6
 23a:	0f c0       	rjmp	.+30     	; 0x25a <__EEPROM_REGION_LENGTH__+0x5a>
			DDRD |=  (1<< DDRD4);
 23c:	8a b1       	in	r24, 0x0a	; 10
 23e:	80 61       	ori	r24, 0x10	; 16
 240:	8a b9       	out	0x0a, r24	; 10
			if(i2cdata[2] & (1<<6)){
 242:	80 91 b2 02 	lds	r24, 0x02B2	; 0x8002b2 <i2cdata+0x2>
 246:	86 ff       	sbrs	r24, 6
 248:	04 c0       	rjmp	.+8      	; 0x252 <__EEPROM_REGION_LENGTH__+0x52>
				PORTD |= (1<<PORTD4);
 24a:	8b b1       	in	r24, 0x0b	; 11
 24c:	80 61       	ori	r24, 0x10	; 16
 24e:	8b b9       	out	0x0b, r24	; 11
 250:	08 95       	ret
				}else{
				PORTD &= ~(1<<PORTD4);
 252:	8b b1       	in	r24, 0x0b	; 11
 254:	8f 7e       	andi	r24, 0xEF	; 239
 256:	8b b9       	out	0x0b, r24	; 11
 258:	08 95       	ret
			}
			}else{
			DDRD &= ~(1<<DDRD4);
 25a:	8a b1       	in	r24, 0x0a	; 10
 25c:	8f 7e       	andi	r24, 0xEF	; 239
 25e:	8a b9       	out	0x0a, r24	; 10
			i2cdata[2] &= ~(1<<6);
 260:	e0 eb       	ldi	r30, 0xB0	; 176
 262:	f2 e0       	ldi	r31, 0x02	; 2
 264:	82 81       	ldd	r24, Z+2	; 0x02
 266:	8f 7b       	andi	r24, 0xBF	; 191
 268:	82 83       	std	Z+2, r24	; 0x02
			if(PIND & (1<<PIND4))
 26a:	4c 9b       	sbis	0x09, 4	; 9
 26c:	03 c0       	rjmp	.+6      	; 0x274 <__EEPROM_REGION_LENGTH__+0x74>
			i2cdata[2] |= (1<<6);
 26e:	82 81       	ldd	r24, Z+2	; 0x02
 270:	80 64       	ori	r24, 0x40	; 64
 272:	82 83       	std	Z+2, r24	; 0x02
 274:	08 95       	ret

00000276 <_searchDevices>:
		}
	}

	// Search all devices of a specific bus.
	// Result is written into deviceAddresses[] and i2cdata[].
	static void _searchDevices(uint8_t busIndex){
 276:	df 92       	push	r13
 278:	ef 92       	push	r14
 27a:	ff 92       	push	r15
 27c:	0f 93       	push	r16
 27e:	1f 93       	push	r17
 280:	cf 93       	push	r28
 282:	df 93       	push	r29
 284:	cd b7       	in	r28, 0x3d	; 61
 286:	de b7       	in	r29, 0x3e	; 62
 288:	2a 97       	sbiw	r28, 0x0a	; 10
 28a:	0f b6       	in	r0, 0x3f	; 63
 28c:	f8 94       	cli
 28e:	de bf       	out	0x3e, r29	; 62
 290:	0f be       	out	0x3f, r0	; 63
 292:	cd bf       	out	0x3d, r28	; 61
 294:	d8 2e       	mov	r13, r24
		memset(i2cdata + 3, 0, sizeof(i2cdata) -3);
 296:	8b ef       	ldi	r24, 0xFB	; 251
 298:	e3 eb       	ldi	r30, 0xB3	; 179
 29a:	f2 e0       	ldi	r31, 0x02	; 2
 29c:	df 01       	movw	r26, r30
 29e:	1d 92       	st	X+, r1
 2a0:	8a 95       	dec	r24
 2a2:	e9 f7       	brne	.-6      	; 0x29e <_searchDevices+0x28>
		
		// Start index of this bus in deviceAddresses[].
		uint8_t addressStartIndex = 0;
		for(uint8_t i = 0; i < busIndex; i++){
 2a4:	80 e0       	ldi	r24, 0x00	; 0
	// Result is written into deviceAddresses[] and i2cdata[].
	static void _searchDevices(uint8_t busIndex){
		memset(i2cdata + 3, 0, sizeof(i2cdata) -3);
		
		// Start index of this bus in deviceAddresses[].
		uint8_t addressStartIndex = 0;
 2a6:	e1 2c       	mov	r14, r1
		for(uint8_t i = 0; i < busIndex; i++){
 2a8:	0a c0       	rjmp	.+20     	; 0x2be <_searchDevices+0x48>
			addressStartIndex += 8* deviceCounts[i];
 2aa:	e8 2f       	mov	r30, r24
 2ac:	f0 e0       	ldi	r31, 0x00	; 0
 2ae:	e4 5e       	subi	r30, 0xE4	; 228
 2b0:	fe 4f       	sbci	r31, 0xFE	; 254
 2b2:	90 81       	ld	r25, Z
 2b4:	99 0f       	add	r25, r25
 2b6:	99 0f       	add	r25, r25
 2b8:	99 0f       	add	r25, r25
 2ba:	e9 0e       	add	r14, r25
	static void _searchDevices(uint8_t busIndex){
		memset(i2cdata + 3, 0, sizeof(i2cdata) -3);
		
		// Start index of this bus in deviceAddresses[].
		uint8_t addressStartIndex = 0;
		for(uint8_t i = 0; i < busIndex; i++){
 2bc:	8f 5f       	subi	r24, 0xFF	; 255
 2be:	8d 15       	cp	r24, r13
 2c0:	a0 f3       	brcs	.-24     	; 0x2aa <_searchDevices+0x34>
			addressStartIndex += 8* deviceCounts[i];
		}
		onewire_reset(busPins + busIndex);
 2c2:	8d 2d       	mov	r24, r13
 2c4:	90 e0       	ldi	r25, 0x00	; 0
 2c6:	8c 01       	movw	r16, r24
 2c8:	00 0f       	add	r16, r16
 2ca:	11 1f       	adc	r17, r17
 2cc:	00 0f       	add	r16, r16
 2ce:	11 1f       	adc	r17, r17
 2d0:	00 0f       	add	r16, r16
 2d2:	11 1f       	adc	r17, r17
 2d4:	08 1b       	sub	r16, r24
 2d6:	19 0b       	sbc	r17, r25
 2d8:	00 50       	subi	r16, 0x00	; 0
 2da:	1f 4f       	sbci	r17, 0xFF	; 255
 2dc:	c8 01       	movw	r24, r16
 2de:	0e 94 3c 04 	call	0x878	; 0x878 <onewire_reset>
/**
 * Reset a search state for use in a search
 */
inline void onewire_search_init(onewire_search_state* state)
{
    state->lastZeroBranch = -1;
 2e2:	8f ef       	ldi	r24, 0xFF	; 255
 2e4:	89 83       	std	Y+1, r24	; 0x01
    state->done = false;
 2e6:	1a 82       	std	Y+2, r1	; 0x02

    // Zero-fill the address
    memset(state->address, 0, sizeof(state->address));
 2e8:	fe 01       	movw	r30, r28
 2ea:	33 96       	adiw	r30, 0x03	; 3
 2ec:	88 e0       	ldi	r24, 0x08	; 8
 2ee:	df 01       	movw	r26, r30
 2f0:	1d 92       	st	X+, r1
 2f2:	8a 95       	dec	r24
 2f4:	e9 f7       	brne	.-6      	; 0x2f0 <_searchDevices+0x7a>
		// Prepare a new device search
		onewire_search_state search;
		onewire_search_init(&search);
		
		// Search and dump temperatures until we stop finding devices
		uint8_t foundDevices = 0;
 2f6:	f1 2c       	mov	r15, r1
		while (onewire_search(busPins + busIndex, &search)) {
 2f8:	1a c0       	rjmp	.+52     	; 0x32e <_searchDevices+0xb8>
			if (onewire_check_rom_crc(&search)) {
 2fa:	ce 01       	movw	r24, r28
 2fc:	01 96       	adiw	r24, 0x01	; 1
 2fe:	0e 94 d4 04 	call	0x9a8	; 0x9a8 <onewire_check_rom_crc>
 302:	88 23       	and	r24, r24
 304:	99 f0       	breq	.+38     	; 0x32c <_searchDevices+0xb6>
				memcpy(deviceAddresses + addressStartIndex + 8 * foundDevices, search.address, sizeof(search.address));
 306:	af 2d       	mov	r26, r15
 308:	b0 e0       	ldi	r27, 0x00	; 0
 30a:	aa 0f       	add	r26, r26
 30c:	bb 1f       	adc	r27, r27
 30e:	aa 0f       	add	r26, r26
 310:	bb 1f       	adc	r27, r27
 312:	aa 0f       	add	r26, r26
 314:	bb 1f       	adc	r27, r27
 316:	ae 0d       	add	r26, r14
 318:	b1 1d       	adc	r27, r1
 31a:	a0 5e       	subi	r26, 0xE0	; 224
 31c:	be 4f       	sbci	r27, 0xFE	; 254
 31e:	88 e0       	ldi	r24, 0x08	; 8
 320:	fe 01       	movw	r30, r28
 322:	33 96       	adiw	r30, 0x03	; 3
 324:	01 90       	ld	r0, Z+
 326:	0d 92       	st	X+, r0
 328:	8a 95       	dec	r24
 32a:	e1 f7       	brne	.-8      	; 0x324 <_searchDevices+0xae>
			}
			foundDevices++;
 32c:	f3 94       	inc	r15
		onewire_search_state search;
		onewire_search_init(&search);
		
		// Search and dump temperatures until we stop finding devices
		uint8_t foundDevices = 0;
		while (onewire_search(busPins + busIndex, &search)) {
 32e:	be 01       	movw	r22, r28
 330:	6f 5f       	subi	r22, 0xFF	; 255
 332:	7f 4f       	sbci	r23, 0xFF	; 255
 334:	c8 01       	movw	r24, r16
 336:	0e 94 b7 04 	call	0x96e	; 0x96e <onewire_search>
 33a:	81 11       	cpse	r24, r1
 33c:	de cf       	rjmp	.-68     	; 0x2fa <_searchDevices+0x84>
			if (onewire_check_rom_crc(&search)) {
				memcpy(deviceAddresses + addressStartIndex + 8 * foundDevices, search.address, sizeof(search.address));
			}
			foundDevices++;
		}
		deviceCounts[busIndex] = foundDevices;
 33e:	ed 2d       	mov	r30, r13
 340:	f0 e0       	ldi	r31, 0x00	; 0
 342:	e4 5e       	subi	r30, 0xE4	; 228
 344:	fe 4f       	sbci	r31, 0xFE	; 254
 346:	f0 82       	st	Z, r15
		
		// Write data to i2c registers.
		uint8_t length = deviceCounts[busIndex] * 8;
 348:	ff 0c       	add	r15, r15
 34a:	ff 0c       	add	r15, r15
 34c:	ff 0c       	add	r15, r15
		i2cdata[4] = length;
 34e:	00 eb       	ldi	r16, 0xB0	; 176
 350:	12 e0       	ldi	r17, 0x02	; 2
 352:	f8 01       	movw	r30, r16
 354:	f4 82       	std	Z+4, r15	; 0x04
		memcpy(i2cdata + 5, deviceAddresses + addressStartIndex, length);
 356:	4f 2d       	mov	r20, r15
 358:	50 e0       	ldi	r21, 0x00	; 0
 35a:	6e 2d       	mov	r22, r14
 35c:	70 e0       	ldi	r23, 0x00	; 0
 35e:	60 5e       	subi	r22, 0xE0	; 224
 360:	7e 4f       	sbci	r23, 0xFE	; 254
 362:	85 eb       	ldi	r24, 0xB5	; 181
 364:	92 e0       	ldi	r25, 0x02	; 2
 366:	0e 94 ed 05 	call	0xbda	; 0xbda <memcpy>
		i2cdata[3] = crc8(i2cdata + 4, length + 1);
 36a:	61 e0       	ldi	r22, 0x01	; 1
 36c:	6f 0d       	add	r22, r15
 36e:	84 eb       	ldi	r24, 0xB4	; 180
 370:	92 e0       	ldi	r25, 0x02	; 2
 372:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <crc8>
 376:	d8 01       	movw	r26, r16
 378:	13 96       	adiw	r26, 0x03	; 3
 37a:	8c 93       	st	X, r24
	}
 37c:	2a 96       	adiw	r28, 0x0a	; 10
 37e:	0f b6       	in	r0, 0x3f	; 63
 380:	f8 94       	cli
 382:	de bf       	out	0x3e, r29	; 62
 384:	0f be       	out	0x3f, r0	; 63
 386:	cd bf       	out	0x3d, r28	; 61
 388:	df 91       	pop	r29
 38a:	cf 91       	pop	r28
 38c:	1f 91       	pop	r17
 38e:	0f 91       	pop	r16
 390:	ff 90       	pop	r15
 392:	ef 90       	pop	r14
 394:	df 90       	pop	r13
 396:	08 95       	ret

00000398 <_readDevices>:

	// Read all devices of a specific bus.
	// Result is written into i2cdata[].
	static void _readDevices(uint8_t busIndex){
 398:	ef 92       	push	r14
 39a:	ff 92       	push	r15
 39c:	0f 93       	push	r16
 39e:	1f 93       	push	r17
 3a0:	cf 93       	push	r28
 3a2:	df 93       	push	r29
 3a4:	08 2f       	mov	r16, r24
		// Start index of this bus in deviceAddresses[].
		uint8_t addressStartIndex = 0;
		// Start index of this bus in i2cdata[].
		uint8_t i2cStartIndex = 5;
		for(uint8_t i = 0; i < busIndex; i++){
 3a6:	90 e0       	ldi	r25, 0x00	; 0
	// Result is written into i2cdata[].
	static void _readDevices(uint8_t busIndex){
		// Start index of this bus in deviceAddresses[].
		uint8_t addressStartIndex = 0;
		// Start index of this bus in i2cdata[].
		uint8_t i2cStartIndex = 5;
 3a8:	0f 2e       	mov	r0, r31
 3aa:	f5 e0       	ldi	r31, 0x05	; 5
 3ac:	ef 2e       	mov	r14, r31
 3ae:	f0 2d       	mov	r31, r0

	// Read all devices of a specific bus.
	// Result is written into i2cdata[].
	static void _readDevices(uint8_t busIndex){
		// Start index of this bus in deviceAddresses[].
		uint8_t addressStartIndex = 0;
 3b0:	f1 2c       	mov	r15, r1
		// Start index of this bus in i2cdata[].
		uint8_t i2cStartIndex = 5;
		for(uint8_t i = 0; i < busIndex; i++){
 3b2:	0d c0       	rjmp	.+26     	; 0x3ce <_readDevices+0x36>
			addressStartIndex += 8 * deviceCounts[i];
 3b4:	e9 2f       	mov	r30, r25
 3b6:	f0 e0       	ldi	r31, 0x00	; 0
 3b8:	e4 5e       	subi	r30, 0xE4	; 228
 3ba:	fe 4f       	sbci	r31, 0xFE	; 254
 3bc:	80 81       	ld	r24, Z
 3be:	28 2f       	mov	r18, r24
 3c0:	22 0f       	add	r18, r18
 3c2:	22 0f       	add	r18, r18
 3c4:	22 0f       	add	r18, r18
 3c6:	f2 0e       	add	r15, r18
			i2cStartIndex += 2 * deviceCounts[i];
 3c8:	88 0f       	add	r24, r24
 3ca:	e8 0e       	add	r14, r24
	static void _readDevices(uint8_t busIndex){
		// Start index of this bus in deviceAddresses[].
		uint8_t addressStartIndex = 0;
		// Start index of this bus in i2cdata[].
		uint8_t i2cStartIndex = 5;
		for(uint8_t i = 0; i < busIndex; i++){
 3cc:	9f 5f       	subi	r25, 0xFF	; 255
 3ce:	90 17       	cp	r25, r16
 3d0:	88 f3       	brcs	.-30     	; 0x3b4 <_readDevices+0x1c>
 3d2:	10 e0       	ldi	r17, 0x00	; 0
 3d4:	25 c0       	rjmp	.+74     	; 0x420 <__DATA_REGION_LENGTH__+0x20>
			addressStartIndex += 8 * deviceCounts[i];
			i2cStartIndex += 2 * deviceCounts[i];
		}
		
		for(uint8_t i = 0; i < deviceCounts[busIndex]; i++){
			uint16_t reading = ds18b20_read_slave(busPins + busIndex, deviceAddresses + addressStartIndex + 8 * i);
 3d6:	c1 2f       	mov	r28, r17
 3d8:	d0 e0       	ldi	r29, 0x00	; 0
 3da:	be 01       	movw	r22, r28
 3dc:	66 0f       	add	r22, r22
 3de:	77 1f       	adc	r23, r23
 3e0:	66 0f       	add	r22, r22
 3e2:	77 1f       	adc	r23, r23
 3e4:	66 0f       	add	r22, r22
 3e6:	77 1f       	adc	r23, r23
 3e8:	6f 0d       	add	r22, r15
 3ea:	71 1d       	adc	r23, r1
 3ec:	20 2f       	mov	r18, r16
 3ee:	30 e0       	ldi	r19, 0x00	; 0
 3f0:	c9 01       	movw	r24, r18
 3f2:	88 0f       	add	r24, r24
 3f4:	99 1f       	adc	r25, r25
 3f6:	88 0f       	add	r24, r24
 3f8:	99 1f       	adc	r25, r25
 3fa:	88 0f       	add	r24, r24
 3fc:	99 1f       	adc	r25, r25
 3fe:	82 1b       	sub	r24, r18
 400:	93 0b       	sbc	r25, r19
 402:	60 5e       	subi	r22, 0xE0	; 224
 404:	7e 4f       	sbci	r23, 0xFE	; 254
 406:	80 50       	subi	r24, 0x00	; 0
 408:	9f 4f       	sbci	r25, 0xFF	; 255
 40a:	0e 94 39 03 	call	0x672	; 0x672 <ds18b20_read_slave>
			//uint8_t i2cIndex = i2cStartIndex + 2 * i;
			//reading = (i2cIndex << 8) | busIndex; // For debugging only.
			memcpy(i2cdata + i2cStartIndex + 2 * i, &reading, sizeof(reading));
 40e:	cc 0f       	add	r28, r28
 410:	dd 1f       	adc	r29, r29
 412:	ce 0d       	add	r28, r14
 414:	d1 1d       	adc	r29, r1
 416:	c0 55       	subi	r28, 0x50	; 80
 418:	dd 4f       	sbci	r29, 0xFD	; 253
 41a:	99 83       	std	Y+1, r25	; 0x01
 41c:	88 83       	st	Y, r24
		for(uint8_t i = 0; i < busIndex; i++){
			addressStartIndex += 8 * deviceCounts[i];
			i2cStartIndex += 2 * deviceCounts[i];
		}
		
		for(uint8_t i = 0; i < deviceCounts[busIndex]; i++){
 41e:	1f 5f       	subi	r17, 0xFF	; 255
 420:	e0 2f       	mov	r30, r16
 422:	f0 e0       	ldi	r31, 0x00	; 0
 424:	e4 5e       	subi	r30, 0xE4	; 228
 426:	fe 4f       	sbci	r31, 0xFE	; 254
 428:	80 81       	ld	r24, Z
 42a:	18 17       	cp	r17, r24
 42c:	a0 f2       	brcs	.-88     	; 0x3d6 <_readDevices+0x3e>
			uint16_t reading = ds18b20_read_slave(busPins + busIndex, deviceAddresses + addressStartIndex + 8 * i);
			//uint8_t i2cIndex = i2cStartIndex + 2 * i;
			//reading = (i2cIndex << 8) | busIndex; // For debugging only.
			memcpy(i2cdata + i2cStartIndex + 2 * i, &reading, sizeof(reading));
		}
	}
 42e:	df 91       	pop	r29
 430:	cf 91       	pop	r28
 432:	1f 91       	pop	r17
 434:	0f 91       	pop	r16
 436:	ff 90       	pop	r15
 438:	ef 90       	pop	r14
 43a:	08 95       	ret

0000043c <handleStatusByte>:


	static void handleStatusByte(){
 43c:	cf 93       	push	r28
 43e:	df 93       	push	r29
		// Return if nothing to do
		if((i2cdata[0] & 0b00011111) == 0x00)
 440:	80 91 b0 02 	lds	r24, 0x02B0	; 0x8002b0 <i2cdata>
 444:	8f 71       	andi	r24, 0x1F	; 31
 446:	09 f4       	brne	.+2      	; 0x44a <handleStatusByte+0xe>
 448:	7f c0       	rjmp	.+254    	; 0x548 <__stack+0x49>
		return;
		
		// Enable readout LED
		PORTC |= 0x02;
 44a:	88 b1       	in	r24, 0x08	; 8
 44c:	82 60       	ori	r24, 0x02	; 2
 44e:	88 b9       	out	0x08, r24	; 8
		
		switch(i2cdata[0]){
 450:	80 91 b0 02 	lds	r24, 0x02B0	; 0x8002b0 <i2cdata>
 454:	84 30       	cpi	r24, 0x04	; 4
 456:	21 f1       	breq	.+72     	; 0x4a0 <handleStatusByte+0x64>
 458:	28 f4       	brcc	.+10     	; 0x464 <handleStatusByte+0x28>
 45a:	81 30       	cpi	r24, 0x01	; 1
 45c:	41 f0       	breq	.+16     	; 0x46e <handleStatusByte+0x32>
 45e:	82 30       	cpi	r24, 0x02	; 2
 460:	d9 f0       	breq	.+54     	; 0x498 <handleStatusByte+0x5c>
 462:	6a c0       	rjmp	.+212    	; 0x538 <__stack+0x39>
 464:	88 30       	cpi	r24, 0x08	; 8
 466:	01 f1       	breq	.+64     	; 0x4a8 <handleStatusByte+0x6c>
 468:	80 31       	cpi	r24, 0x10	; 16
 46a:	11 f1       	breq	.+68     	; 0x4b0 <handleStatusByte+0x74>
 46c:	65 c0       	rjmp	.+202    	; 0x538 <__stack+0x39>
			case BIT_INIT_BUS0:
			// When initializing bus 0 we reset all known addresses.
			memset(deviceAddresses, 0, sizeof(deviceAddresses));
 46e:	80 e9       	ldi	r24, 0x90	; 144
 470:	91 e0       	ldi	r25, 0x01	; 1
 472:	e0 e2       	ldi	r30, 0x20	; 32
 474:	f1 e0       	ldi	r31, 0x01	; 1
 476:	df 01       	movw	r26, r30
 478:	9c 01       	movw	r18, r24
 47a:	1d 92       	st	X+, r1
 47c:	21 50       	subi	r18, 0x01	; 1
 47e:	30 40       	sbci	r19, 0x00	; 0
 480:	e1 f7       	brne	.-8      	; 0x47a <handleStatusByte+0x3e>
			memset(deviceCounts, 0, sizeof(deviceCounts));
 482:	84 e0       	ldi	r24, 0x04	; 4
 484:	ec e1       	ldi	r30, 0x1C	; 28
 486:	f1 e0       	ldi	r31, 0x01	; 1
 488:	df 01       	movw	r26, r30
 48a:	1d 92       	st	X+, r1
 48c:	8a 95       	dec	r24
 48e:	e9 f7       	brne	.-6      	; 0x48a <handleStatusByte+0x4e>
			
			_searchDevices(0);
 490:	80 e0       	ldi	r24, 0x00	; 0
 492:	0e 94 3b 01 	call	0x276	; 0x276 <_searchDevices>
			break;
 496:	50 c0       	rjmp	.+160    	; 0x538 <__stack+0x39>
			
			case BIT_INIT_BUS1:
			_searchDevices(1);
 498:	81 e0       	ldi	r24, 0x01	; 1
 49a:	0e 94 3b 01 	call	0x276	; 0x276 <_searchDevices>
			break;
 49e:	4c c0       	rjmp	.+152    	; 0x538 <__stack+0x39>
			
			case BIT_INIT_BUS2:
			_searchDevices(2);
 4a0:	82 e0       	ldi	r24, 0x02	; 2
 4a2:	0e 94 3b 01 	call	0x276	; 0x276 <_searchDevices>
			break;
 4a6:	48 c0       	rjmp	.+144    	; 0x538 <__stack+0x39>
			
			case BIT_INIT_BUS3:
			_searchDevices(3);
 4a8:	83 e0       	ldi	r24, 0x03	; 3
 4aa:	0e 94 3b 01 	call	0x276	; 0x276 <_searchDevices>
			break;
 4ae:	44 c0       	rjmp	.+136    	; 0x538 <__stack+0x39>
			
			case BIT_READOUT:
			{
				// Start conversion
				ds18b20_convert(busPins + 0);
 4b0:	80 e0       	ldi	r24, 0x00	; 0
 4b2:	91 e0       	ldi	r25, 0x01	; 1
 4b4:	0e 94 56 03 	call	0x6ac	; 0x6ac <ds18b20_convert>
				ds18b20_convert(busPins + 1);
 4b8:	87 e0       	ldi	r24, 0x07	; 7
 4ba:	91 e0       	ldi	r25, 0x01	; 1
 4bc:	0e 94 56 03 	call	0x6ac	; 0x6ac <ds18b20_convert>
				ds18b20_convert(busPins + 2);
 4c0:	8e e0       	ldi	r24, 0x0E	; 14
 4c2:	91 e0       	ldi	r25, 0x01	; 1
 4c4:	0e 94 56 03 	call	0x6ac	; 0x6ac <ds18b20_convert>
				ds18b20_convert(busPins + 3);
 4c8:	85 e1       	ldi	r24, 0x15	; 21
 4ca:	91 e0       	ldi	r25, 0x01	; 1
 4cc:	0e 94 56 03 	call	0x6ac	; 0x6ac <ds18b20_convert>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4d0:	bf e7       	ldi	r27, 0x7F	; 127
 4d2:	2f e4       	ldi	r18, 0x4F	; 79
 4d4:	32 e1       	ldi	r19, 0x12	; 18
 4d6:	b1 50       	subi	r27, 0x01	; 1
 4d8:	20 40       	sbci	r18, 0x00	; 0
 4da:	30 40       	sbci	r19, 0x00	; 0
 4dc:	e1 f7       	brne	.-8      	; 0x4d6 <handleStatusByte+0x9a>
 4de:	00 c0       	rjmp	.+0      	; 0x4e0 <handleStatusByte+0xa4>
 4e0:	00 00       	nop
				
				// Wait for conversion to complete.
				_delay_ms(750);
				
				// Clear result.
				memset(i2cdata + 3, 0, sizeof(i2cdata) - 3);
 4e2:	8b ef       	ldi	r24, 0xFB	; 251
 4e4:	e3 eb       	ldi	r30, 0xB3	; 179
 4e6:	f2 e0       	ldi	r31, 0x02	; 2
 4e8:	df 01       	movw	r26, r30
 4ea:	1d 92       	st	X+, r1
 4ec:	8a 95       	dec	r24
 4ee:	e9 f7       	brne	.-6      	; 0x4ea <handleStatusByte+0xae>
				
				// Get results.
				_readDevices(0);
 4f0:	80 e0       	ldi	r24, 0x00	; 0
 4f2:	0e 94 cc 01 	call	0x398	; 0x398 <_readDevices>
				_readDevices(1);
 4f6:	81 e0       	ldi	r24, 0x01	; 1
 4f8:	0e 94 cc 01 	call	0x398	; 0x398 <_readDevices>
				_readDevices(2);
 4fc:	82 e0       	ldi	r24, 0x02	; 2
 4fe:	0e 94 cc 01 	call	0x398	; 0x398 <_readDevices>
				_readDevices(3);
 502:	83 e0       	ldi	r24, 0x03	; 3
 504:	0e 94 cc 01 	call	0x398	; 0x398 <_readDevices>
				
				// Set length and crc.
				i2cdata[4] = 2 * (deviceCounts[0] + deviceCounts[1] + deviceCounts[2] + deviceCounts[3]);
 508:	ec e1       	ldi	r30, 0x1C	; 28
 50a:	f1 e0       	ldi	r31, 0x01	; 1
 50c:	20 81       	ld	r18, Z
 50e:	81 81       	ldd	r24, Z+1	; 0x01
 510:	90 e0       	ldi	r25, 0x00	; 0
 512:	82 0f       	add	r24, r18
 514:	91 1d       	adc	r25, r1
 516:	22 81       	ldd	r18, Z+2	; 0x02
 518:	82 0f       	add	r24, r18
 51a:	91 1d       	adc	r25, r1
 51c:	23 81       	ldd	r18, Z+3	; 0x03
 51e:	82 0f       	add	r24, r18
 520:	91 1d       	adc	r25, r1
 522:	88 0f       	add	r24, r24
 524:	c0 eb       	ldi	r28, 0xB0	; 176
 526:	d2 e0       	ldi	r29, 0x02	; 2
 528:	8c 83       	std	Y+4, r24	; 0x04
				i2cdata[3] = crc8(i2cdata + 4, i2cdata[4] + 1);
 52a:	6c 81       	ldd	r22, Y+4	; 0x04
 52c:	6f 5f       	subi	r22, 0xFF	; 255
 52e:	84 eb       	ldi	r24, 0xB4	; 180
 530:	92 e0       	ldi	r25, 0x02	; 2
 532:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <crc8>
 536:	8b 83       	std	Y+3, r24	; 0x03
				break;
			}
		}
		
		// Clear action bits
		i2cdata[0x00] &= 0b11100000;
 538:	e0 eb       	ldi	r30, 0xB0	; 176
 53a:	f2 e0       	ldi	r31, 0x02	; 2
 53c:	80 81       	ld	r24, Z
 53e:	80 7e       	andi	r24, 0xE0	; 224
 540:	80 83       	st	Z, r24
		// Disable readout LED
		PORTC &= ~0x02;
 542:	88 b1       	in	r24, 0x08	; 8
 544:	8d 7f       	andi	r24, 0xFD	; 253
 546:	88 b9       	out	0x08, r24	; 8
	}
 548:	df 91       	pop	r29
 54a:	cf 91       	pop	r28
 54c:	08 95       	ret

0000054e <main>:


	int main(void)
	{
		memset(i2cdata, 0, sizeof(i2cdata));
 54e:	8e ef       	ldi	r24, 0xFE	; 254
 550:	e0 eb       	ldi	r30, 0xB0	; 176
 552:	f2 e0       	ldi	r31, 0x02	; 2
 554:	df 01       	movw	r26, r30
 556:	1d 92       	st	X+, r1
 558:	8a 95       	dec	r24
 55a:	e9 f7       	brne	.-6      	; 0x556 <main+0x8>
		memset(deviceAddresses, 0, sizeof(deviceAddresses));
 55c:	80 e9       	ldi	r24, 0x90	; 144
 55e:	91 e0       	ldi	r25, 0x01	; 1
 560:	e0 e2       	ldi	r30, 0x20	; 32
 562:	f1 e0       	ldi	r31, 0x01	; 1
 564:	df 01       	movw	r26, r30
 566:	9c 01       	movw	r18, r24
 568:	1d 92       	st	X+, r1
 56a:	21 50       	subi	r18, 0x01	; 1
 56c:	30 40       	sbci	r19, 0x00	; 0
 56e:	e1 f7       	brne	.-8      	; 0x568 <main+0x1a>
		memset(deviceCounts, 0, sizeof(deviceCounts));
 570:	84 e0       	ldi	r24, 0x04	; 4
 572:	ec e1       	ldi	r30, 0x1C	; 28
 574:	f1 e0       	ldi	r31, 0x01	; 1
 576:	df 01       	movw	r26, r30
 578:	1d 92       	st	X+, r1
 57a:	8a 95       	dec	r24
 57c:	e9 f7       	brne	.-6      	; 0x578 <main+0x2a>
		
		io_init();
 57e:	0e 94 53 00 	call	0xa6	; 0xa6 <io_init>
		
		// Enable I2C.
		init_twi_slave(I2C_SLAVE_ADRESS);
 582:	8f e3       	ldi	r24, 0x3F	; 63
 584:	0e 94 3e 05 	call	0xa7c	; 0xa7c <init_twi_slave>
				: "r0"
		);
	}
	else
	{
		__asm__ __volatile__ (
 588:	9f e0       	ldi	r25, 0x0F	; 15
 58a:	88 e1       	ldi	r24, 0x18	; 24
 58c:	0f b6       	in	r0, 0x3f	; 63
 58e:	f8 94       	cli
 590:	a8 95       	wdr
 592:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7fc060>
 596:	0f be       	out	0x3f, r0	; 63
 598:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__TEXT_REGION_LENGTH__+0x7fc060>
		// Enable watchdog to restart if we didn't reset it for 2 seconds.
		wdt_enable(WDTO_2S);
		
		while(1){
			// Disable interrupts.
			cli();
 59c:	f8 94       	cli
			
			syncGPIO();
 59e:	0e 94 5a 00 	call	0xb4	; 0xb4 <syncGPIO>
			handleStatusByte();
 5a2:	0e 94 1e 02 	call	0x43c	; 0x43c <handleStatusByte>
			
			// Enable interrupts.
			sei();
 5a6:	78 94       	sei
 5a8:	bf ef       	ldi	r27, 0xFF	; 255
 5aa:	24 e3       	ldi	r18, 0x34	; 52
 5ac:	3c e0       	ldi	r19, 0x0C	; 12
 5ae:	b1 50       	subi	r27, 0x01	; 1
 5b0:	20 40       	sbci	r18, 0x00	; 0
 5b2:	30 40       	sbci	r19, 0x00	; 0
 5b4:	e1 f7       	brne	.-8      	; 0x5ae <main+0x60>
 5b6:	00 c0       	rjmp	.+0      	; 0x5b8 <main+0x6a>
 5b8:	00 00       	nop
			
			_delay_ms(500);
			
			// Toggle health LED
			PORTC ^= (1<<PORTC0);
 5ba:	98 b1       	in	r25, 0x08	; 8
 5bc:	81 e0       	ldi	r24, 0x01	; 1
 5be:	89 27       	eor	r24, r25
 5c0:	88 b9       	out	0x08, r24	; 8
			
			// Reset watchdog timer.
			wdt_reset();
 5c2:	a8 95       	wdr
 5c4:	eb cf       	rjmp	.-42     	; 0x59c <main+0x4e>

000005c6 <crc8>:
 5c6:	ac 01       	movw	r20, r24
 5c8:	20 e0       	ldi	r18, 0x00	; 0
 5ca:	80 e0       	ldi	r24, 0x00	; 0
 5cc:	0d c0       	rjmp	.+26     	; 0x5e8 <crc8+0x22>
 5ce:	fa 01       	movw	r30, r20
 5d0:	e2 0f       	add	r30, r18
 5d2:	f1 1d       	adc	r31, r1
 5d4:	90 81       	ld	r25, Z

static __inline__ uint8_t
_crc_ibutton_update(uint8_t __crc, uint8_t __data)
{
	uint8_t __i, __pattern;
	__asm__ __volatile__ (
 5d6:	89 27       	eor	r24, r25
 5d8:	98 e0       	ldi	r25, 0x08	; 8
 5da:	3c e8       	ldi	r19, 0x8C	; 140
 5dc:	86 95       	lsr	r24
 5de:	08 f4       	brcc	.+2      	; 0x5e2 <crc8+0x1c>
 5e0:	83 27       	eor	r24, r19
 5e2:	9a 95       	dec	r25
 5e4:	d9 f7       	brne	.-10     	; 0x5dc <crc8+0x16>
 5e6:	2f 5f       	subi	r18, 0xFF	; 255
 5e8:	26 17       	cp	r18, r22
 5ea:	88 f3       	brcs	.-30     	; 0x5ce <crc8+0x8>
 5ec:	08 95       	ret

000005ee <ds18b20_readScratchPad>:
    onewire_skiprom(io);
    onewire_write(io, kReadScatchPad);

    // Read the data from the scratch pad
    return ds18b20_readScratchPad(io);
}
 5ee:	cf 92       	push	r12
 5f0:	df 92       	push	r13
 5f2:	ef 92       	push	r14
 5f4:	ff 92       	push	r15
 5f6:	1f 93       	push	r17
 5f8:	cf 93       	push	r28
 5fa:	df 93       	push	r29
 5fc:	cd b7       	in	r28, 0x3d	; 61
 5fe:	de b7       	in	r29, 0x3e	; 62
 600:	29 97       	sbiw	r28, 0x09	; 9
 602:	0f b6       	in	r0, 0x3f	; 63
 604:	f8 94       	cli
 606:	de bf       	out	0x3e, r29	; 62
 608:	0f be       	out	0x3f, r0	; 63
 60a:	cd bf       	out	0x3d, r28	; 61
 60c:	6c 01       	movw	r12, r24
 60e:	10 e0       	ldi	r17, 0x00	; 0
 610:	0f c0       	rjmp	.+30     	; 0x630 <ds18b20_readScratchPad+0x42>
 612:	e1 2e       	mov	r14, r17
 614:	01 2e       	mov	r0, r17
 616:	00 0c       	add	r0, r0
 618:	ff 08       	sbc	r15, r15
 61a:	c6 01       	movw	r24, r12
 61c:	0e 94 7f 04 	call	0x8fe	; 0x8fe <onewire_read>
 620:	e1 e0       	ldi	r30, 0x01	; 1
 622:	f0 e0       	ldi	r31, 0x00	; 0
 624:	ec 0f       	add	r30, r28
 626:	fd 1f       	adc	r31, r29
 628:	ee 0d       	add	r30, r14
 62a:	ff 1d       	adc	r31, r15
 62c:	80 83       	st	Z, r24
 62e:	1f 5f       	subi	r17, 0xFF	; 255
 630:	19 30       	cpi	r17, 0x09	; 9
 632:	7c f3       	brlt	.-34     	; 0x612 <ds18b20_readScratchPad+0x24>
 634:	68 e0       	ldi	r22, 0x08	; 8
 636:	ce 01       	movw	r24, r28
 638:	01 96       	adiw	r24, 0x01	; 1
 63a:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <crc8>
 63e:	99 85       	ldd	r25, Y+9	; 0x09
 640:	89 13       	cpse	r24, r25
 642:	07 c0       	rjmp	.+14     	; 0x652 <ds18b20_readScratchPad+0x64>
 644:	8a 81       	ldd	r24, Y+2	; 0x02
 646:	90 e0       	ldi	r25, 0x00	; 0
 648:	98 2f       	mov	r25, r24
 64a:	88 27       	eor	r24, r24
 64c:	29 81       	ldd	r18, Y+1	; 0x01
 64e:	82 2b       	or	r24, r18
 650:	02 c0       	rjmp	.+4      	; 0x656 <ds18b20_readScratchPad+0x68>
 652:	80 e0       	ldi	r24, 0x00	; 0
 654:	90 e5       	ldi	r25, 0x50	; 80
 656:	29 96       	adiw	r28, 0x09	; 9
 658:	0f b6       	in	r0, 0x3f	; 63
 65a:	f8 94       	cli
 65c:	de bf       	out	0x3e, r29	; 62
 65e:	0f be       	out	0x3f, r0	; 63
 660:	cd bf       	out	0x3d, r28	; 61
 662:	df 91       	pop	r29
 664:	cf 91       	pop	r28
 666:	1f 91       	pop	r17
 668:	ff 90       	pop	r15
 66a:	ef 90       	pop	r14
 66c:	df 90       	pop	r13
 66e:	cf 90       	pop	r12
 670:	08 95       	ret

00000672 <ds18b20_read_slave>:

uint16_t ds18b20_read_slave(const gpin_t* io, uint8_t* address)
{
 672:	0f 93       	push	r16
 674:	1f 93       	push	r17
 676:	cf 93       	push	r28
 678:	df 93       	push	r29
 67a:	ec 01       	movw	r28, r24
 67c:	8b 01       	movw	r16, r22
    // Confirm the device is still alive. Abort if no reply
    if (!onewire_reset(io)) {
 67e:	0e 94 3c 04 	call	0x878	; 0x878 <onewire_reset>
 682:	88 23       	and	r24, r24
 684:	61 f0       	breq	.+24     	; 0x69e <ds18b20_read_slave+0x2c>
        return kDS18B20_DeviceNotFound;
    }

    onewire_match_rom(io, address);
 686:	b8 01       	movw	r22, r16
 688:	ce 01       	movw	r24, r28
 68a:	0e 94 97 04 	call	0x92e	; 0x92e <onewire_match_rom>
    onewire_write(io, kReadScatchPad);
 68e:	6e eb       	ldi	r22, 0xBE	; 190
 690:	ce 01       	movw	r24, r28
 692:	0e 94 64 04 	call	0x8c8	; 0x8c8 <onewire_write>

    // Read the data from the scratch pad
    return ds18b20_readScratchPad(io);
 696:	ce 01       	movw	r24, r28
 698:	0e 94 f7 02 	call	0x5ee	; 0x5ee <ds18b20_readScratchPad>
 69c:	02 c0       	rjmp	.+4      	; 0x6a2 <ds18b20_read_slave+0x30>

uint16_t ds18b20_read_slave(const gpin_t* io, uint8_t* address)
{
    // Confirm the device is still alive. Abort if no reply
    if (!onewire_reset(io)) {
        return kDS18B20_DeviceNotFound;
 69e:	80 e0       	ldi	r24, 0x00	; 0
 6a0:	98 ea       	ldi	r25, 0xA8	; 168
    onewire_match_rom(io, address);
    onewire_write(io, kReadScatchPad);

    // Read the data from the scratch pad
    return ds18b20_readScratchPad(io);
}
 6a2:	df 91       	pop	r29
 6a4:	cf 91       	pop	r28
 6a6:	1f 91       	pop	r17
 6a8:	0f 91       	pop	r16
 6aa:	08 95       	ret

000006ac <ds18b20_convert>:

// Send convert command to all devices (this has no response)
void ds18b20_convert(const gpin_t* io)
{
 6ac:	cf 93       	push	r28
 6ae:	df 93       	push	r29
 6b0:	ec 01       	movw	r28, r24
    // Reset added by Falk.
	onewire_reset(io);
 6b2:	0e 94 3c 04 	call	0x878	; 0x878 <onewire_reset>
    onewire_skiprom(io);
 6b6:	ce 01       	movw	r24, r28
 6b8:	0e 94 b3 04 	call	0x966	; 0x966 <onewire_skiprom>
    onewire_write(io, kConvertCommand);
 6bc:	64 e4       	ldi	r22, 0x44	; 68
 6be:	ce 01       	movw	r24, r28
 6c0:	0e 94 64 04 	call	0x8c8	; 0x8c8 <onewire_write>
}
 6c4:	df 91       	pop	r29
 6c6:	cf 91       	pop	r28
 6c8:	08 95       	ret

000006ca <onewire_write_bit>:

bool onewire_alarm_search(const gpin_t* io, onewire_search_state* state)
{
    // Search with "Alarm Search" command
    return _search_devices(0xEC, io, state);
}
 6ca:	cf 93       	push	r28
 6cc:	df 93       	push	r29
 6ce:	ec 01       	movw	r28, r24
 6d0:	66 23       	and	r22, r22
 6d2:	71 f0       	breq	.+28     	; 0x6f0 <onewire_write_bit+0x26>
 6d4:	0e 94 06 05 	call	0xa0c	; 0xa0c <gset_output_low>
 6d8:	8d e0       	ldi	r24, 0x0D	; 13
 6da:	8a 95       	dec	r24
 6dc:	f1 f7       	brne	.-4      	; 0x6da <onewire_write_bit+0x10>
 6de:	00 00       	nop
 6e0:	ce 01       	movw	r24, r28
 6e2:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <gset_output_high>
 6e6:	82 e9       	ldi	r24, 0x92	; 146
 6e8:	8a 95       	dec	r24
 6ea:	f1 f7       	brne	.-4      	; 0x6e8 <onewire_write_bit+0x1e>
 6ec:	00 c0       	rjmp	.+0      	; 0x6ee <onewire_write_bit+0x24>
 6ee:	0d c0       	rjmp	.+26     	; 0x70a <onewire_write_bit+0x40>
 6f0:	0e 94 06 05 	call	0xa0c	; 0xa0c <gset_output_low>
 6f4:	82 e9       	ldi	r24, 0x92	; 146
 6f6:	8a 95       	dec	r24
 6f8:	f1 f7       	brne	.-4      	; 0x6f6 <onewire_write_bit+0x2c>
 6fa:	00 c0       	rjmp	.+0      	; 0x6fc <onewire_write_bit+0x32>
 6fc:	ce 01       	movw	r24, r28
 6fe:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <gset_output_high>
 702:	8d e0       	ldi	r24, 0x0D	; 13
 704:	8a 95       	dec	r24
 706:	f1 f7       	brne	.-4      	; 0x704 <onewire_write_bit+0x3a>
 708:	00 00       	nop
 70a:	df 91       	pop	r29
 70c:	cf 91       	pop	r28
 70e:	08 95       	ret

00000710 <onewire_read_bit>:
 710:	cf 93       	push	r28
 712:	df 93       	push	r29
 714:	ec 01       	movw	r28, r24
 716:	0e 94 06 05 	call	0xa0c	; 0xa0c <gset_output_low>
 71a:	ce 01       	movw	r24, r28
 71c:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <gset_output>
 720:	82 e0       	ldi	r24, 0x02	; 2
 722:	8a 95       	dec	r24
 724:	f1 f7       	brne	.-4      	; 0x722 <onewire_read_bit+0x12>
 726:	00 c0       	rjmp	.+0      	; 0x728 <onewire_read_bit+0x18>
 728:	ce 01       	movw	r24, r28
 72a:	0e 94 1a 05 	call	0xa34	; 0xa34 <gset_input_hiz>
 72e:	8a e1       	ldi	r24, 0x1A	; 26
 730:	8a 95       	dec	r24
 732:	f1 f7       	brne	.-4      	; 0x730 <onewire_read_bit+0x20>
 734:	00 c0       	rjmp	.+0      	; 0x736 <onewire_read_bit+0x26>
 736:	ce 01       	movw	r24, r28
 738:	0e 94 2f 05 	call	0xa5e	; 0xa5e <gread_bit>
 73c:	91 e0       	ldi	r25, 0x01	; 1
 73e:	81 11       	cpse	r24, r1
 740:	01 c0       	rjmp	.+2      	; 0x744 <onewire_read_bit+0x34>
 742:	90 e0       	ldi	r25, 0x00	; 0
 744:	85 e8       	ldi	r24, 0x85	; 133
 746:	8a 95       	dec	r24
 748:	f1 f7       	brne	.-4      	; 0x746 <onewire_read_bit+0x36>
 74a:	00 00       	nop
 74c:	89 2f       	mov	r24, r25
 74e:	df 91       	pop	r29
 750:	cf 91       	pop	r28
 752:	08 95       	ret

00000754 <_search_next>:
 754:	bf 92       	push	r11
 756:	cf 92       	push	r12
 758:	df 92       	push	r13
 75a:	ef 92       	push	r14
 75c:	ff 92       	push	r15
 75e:	0f 93       	push	r16
 760:	1f 93       	push	r17
 762:	cf 93       	push	r28
 764:	df 93       	push	r29
 766:	8c 01       	movw	r16, r24
 768:	7b 01       	movw	r14, r22
 76a:	d0 e0       	ldi	r29, 0x00	; 0
 76c:	bb 24       	eor	r11, r11
 76e:	ba 94       	dec	r11
 770:	6a c0       	rjmp	.+212    	; 0x846 <_search_next+0xf2>
 772:	8d 2f       	mov	r24, r29
 774:	dd 23       	and	r29, r29
 776:	14 f4       	brge	.+4      	; 0x77c <_search_next+0x28>
 778:	87 e0       	ldi	r24, 0x07	; 7
 77a:	8d 0f       	add	r24, r29
 77c:	c8 2e       	mov	r12, r24
 77e:	c5 94       	asr	r12
 780:	c5 94       	asr	r12
 782:	c5 94       	asr	r12
 784:	8d 2f       	mov	r24, r29
 786:	87 78       	andi	r24, 0x87	; 135
 788:	1c f4       	brge	.+6      	; 0x790 <_search_next+0x3c>
 78a:	81 50       	subi	r24, 0x01	; 1
 78c:	88 6f       	ori	r24, 0xF8	; 248
 78e:	8f 5f       	subi	r24, 0xFF	; 255
 790:	d8 2e       	mov	r13, r24
 792:	c8 01       	movw	r24, r16
 794:	0e 94 1a 05 	call	0xa34	; 0xa34 <gset_input_hiz>
 798:	c8 01       	movw	r24, r16
 79a:	0e 94 88 03 	call	0x710	; 0x710 <onewire_read_bit>
 79e:	c8 2f       	mov	r28, r24
 7a0:	c8 01       	movw	r24, r16
 7a2:	0e 94 88 03 	call	0x710	; 0x710 <onewire_read_bit>
 7a6:	90 e0       	ldi	r25, 0x00	; 0
 7a8:	88 0f       	add	r24, r24
 7aa:	99 1f       	adc	r25, r25
 7ac:	8c 2b       	or	r24, r28
 7ae:	41 f0       	breq	.+16     	; 0x7c0 <_search_next+0x6c>
 7b0:	0c f4       	brge	.+2      	; 0x7b4 <_search_next+0x60>
 7b2:	57 c0       	rjmp	.+174    	; 0x862 <_search_next+0x10e>
 7b4:	83 30       	cpi	r24, 0x03	; 3
 7b6:	0c f0       	brlt	.+2      	; 0x7ba <_search_next+0x66>
 7b8:	54 c0       	rjmp	.+168    	; 0x862 <_search_next+0x10e>
 7ba:	c8 2f       	mov	r28, r24
 7bc:	c1 70       	andi	r28, 0x01	; 1
 7be:	1a c0       	rjmp	.+52     	; 0x7f4 <_search_next+0xa0>
 7c0:	f7 01       	movw	r30, r14
 7c2:	80 81       	ld	r24, Z
 7c4:	d8 17       	cp	r29, r24
 7c6:	81 f0       	breq	.+32     	; 0x7e8 <_search_next+0x94>
 7c8:	d8 17       	cp	r29, r24
 7ca:	84 f4       	brge	.+32     	; 0x7ec <_search_next+0x98>
 7cc:	ec 0d       	add	r30, r12
 7ce:	f1 1d       	adc	r31, r1
 7d0:	c2 81       	ldd	r28, Z+2	; 0x02
 7d2:	21 e0       	ldi	r18, 0x01	; 1
 7d4:	30 e0       	ldi	r19, 0x00	; 0
 7d6:	c9 01       	movw	r24, r18
 7d8:	0d 2c       	mov	r0, r13
 7da:	02 c0       	rjmp	.+4      	; 0x7e0 <_search_next+0x8c>
 7dc:	88 0f       	add	r24, r24
 7de:	99 1f       	adc	r25, r25
 7e0:	0a 94       	dec	r0
 7e2:	e2 f7       	brpl	.-8      	; 0x7dc <_search_next+0x88>
 7e4:	c8 23       	and	r28, r24
 7e6:	03 c0       	rjmp	.+6      	; 0x7ee <_search_next+0x9a>
 7e8:	c1 e0       	ldi	r28, 0x01	; 1
 7ea:	01 c0       	rjmp	.+2      	; 0x7ee <_search_next+0x9a>
 7ec:	c0 e0       	ldi	r28, 0x00	; 0
 7ee:	c1 11       	cpse	r28, r1
 7f0:	01 c0       	rjmp	.+2      	; 0x7f4 <_search_next+0xa0>
 7f2:	bd 2e       	mov	r11, r29
 7f4:	c1 11       	cpse	r28, r1
 7f6:	0f c0       	rjmp	.+30     	; 0x816 <_search_next+0xc2>
 7f8:	81 e0       	ldi	r24, 0x01	; 1
 7fa:	90 e0       	ldi	r25, 0x00	; 0
 7fc:	02 c0       	rjmp	.+4      	; 0x802 <_search_next+0xae>
 7fe:	88 0f       	add	r24, r24
 800:	99 1f       	adc	r25, r25
 802:	da 94       	dec	r13
 804:	e2 f7       	brpl	.-8      	; 0x7fe <_search_next+0xaa>
 806:	f7 01       	movw	r30, r14
 808:	ec 0d       	add	r30, r12
 80a:	f1 1d       	adc	r31, r1
 80c:	80 95       	com	r24
 80e:	92 81       	ldd	r25, Z+2	; 0x02
 810:	89 23       	and	r24, r25
 812:	82 83       	std	Z+2, r24	; 0x02
 814:	0d c0       	rjmp	.+26     	; 0x830 <_search_next+0xdc>
 816:	8c 2f       	mov	r24, r28
 818:	90 e0       	ldi	r25, 0x00	; 0
 81a:	02 c0       	rjmp	.+4      	; 0x820 <_search_next+0xcc>
 81c:	88 0f       	add	r24, r24
 81e:	99 1f       	adc	r25, r25
 820:	da 94       	dec	r13
 822:	e2 f7       	brpl	.-8      	; 0x81c <_search_next+0xc8>
 824:	f7 01       	movw	r30, r14
 826:	ec 0d       	add	r30, r12
 828:	f1 1d       	adc	r31, r1
 82a:	92 81       	ldd	r25, Z+2	; 0x02
 82c:	89 2b       	or	r24, r25
 82e:	82 83       	std	Z+2, r24	; 0x02
 830:	c8 01       	movw	r24, r16
 832:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <gset_output_high>
 836:	c8 01       	movw	r24, r16
 838:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <gset_output>
 83c:	6c 2f       	mov	r22, r28
 83e:	c8 01       	movw	r24, r16
 840:	0e 94 65 03 	call	0x6ca	; 0x6ca <onewire_write_bit>
 844:	df 5f       	subi	r29, 0xFF	; 255
 846:	d0 34       	cpi	r29, 0x40	; 64
 848:	0c f4       	brge	.+2      	; 0x84c <_search_next+0xf8>
 84a:	93 cf       	rjmp	.-218    	; 0x772 <_search_next+0x1e>
 84c:	ff ef       	ldi	r31, 0xFF	; 255
 84e:	bf 12       	cpse	r11, r31
 850:	04 c0       	rjmp	.+8      	; 0x85a <_search_next+0x106>
 852:	81 e0       	ldi	r24, 0x01	; 1
 854:	f7 01       	movw	r30, r14
 856:	81 83       	std	Z+1, r24	; 0x01
 858:	05 c0       	rjmp	.+10     	; 0x864 <_search_next+0x110>
 85a:	f7 01       	movw	r30, r14
 85c:	b0 82       	st	Z, r11
 85e:	81 e0       	ldi	r24, 0x01	; 1
 860:	01 c0       	rjmp	.+2      	; 0x864 <_search_next+0x110>
 862:	80 e0       	ldi	r24, 0x00	; 0
 864:	df 91       	pop	r29
 866:	cf 91       	pop	r28
 868:	1f 91       	pop	r17
 86a:	0f 91       	pop	r16
 86c:	ff 90       	pop	r15
 86e:	ef 90       	pop	r14
 870:	df 90       	pop	r13
 872:	cf 90       	pop	r12
 874:	bf 90       	pop	r11
 876:	08 95       	ret

00000878 <onewire_reset>:
 878:	cf 93       	push	r28
 87a:	df 93       	push	r29
 87c:	ec 01       	movw	r28, r24
 87e:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <gset_output_high>
 882:	ce 01       	movw	r24, r28
 884:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <gset_output>
 888:	ce 01       	movw	r24, r28
 88a:	0e 94 06 05 	call	0xa0c	; 0xa0c <gset_output_low>
 88e:	8f eb       	ldi	r24, 0xBF	; 191
 890:	93 e0       	ldi	r25, 0x03	; 3
 892:	01 97       	sbiw	r24, 0x01	; 1
 894:	f1 f7       	brne	.-4      	; 0x892 <onewire_reset+0x1a>
 896:	00 c0       	rjmp	.+0      	; 0x898 <onewire_reset+0x20>
 898:	00 00       	nop
 89a:	ce 01       	movw	r24, r28
 89c:	0e 94 1a 05 	call	0xa34	; 0xa34 <gset_input_hiz>
 8a0:	9a eb       	ldi	r25, 0xBA	; 186
 8a2:	9a 95       	dec	r25
 8a4:	f1 f7       	brne	.-4      	; 0x8a2 <onewire_reset+0x2a>
 8a6:	00 c0       	rjmp	.+0      	; 0x8a8 <onewire_reset+0x30>
 8a8:	ce 01       	movw	r24, r28
 8aa:	0e 94 2f 05 	call	0xa5e	; 0xa5e <gread_bit>
 8ae:	98 2f       	mov	r25, r24
 8b0:	e7 e9       	ldi	r30, 0x97	; 151
 8b2:	f3 e0       	ldi	r31, 0x03	; 3
 8b4:	31 97       	sbiw	r30, 0x01	; 1
 8b6:	f1 f7       	brne	.-4      	; 0x8b4 <onewire_reset+0x3c>
 8b8:	00 c0       	rjmp	.+0      	; 0x8ba <onewire_reset+0x42>
 8ba:	00 00       	nop
 8bc:	81 e0       	ldi	r24, 0x01	; 1
 8be:	91 11       	cpse	r25, r1
 8c0:	80 e0       	ldi	r24, 0x00	; 0
 8c2:	df 91       	pop	r29
 8c4:	cf 91       	pop	r28
 8c6:	08 95       	ret

000008c8 <onewire_write>:
 8c8:	0f 93       	push	r16
 8ca:	1f 93       	push	r17
 8cc:	cf 93       	push	r28
 8ce:	df 93       	push	r29
 8d0:	8c 01       	movw	r16, r24
 8d2:	d6 2f       	mov	r29, r22
 8d4:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <gset_output_high>
 8d8:	c8 01       	movw	r24, r16
 8da:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <gset_output>
 8de:	c8 e0       	ldi	r28, 0x08	; 8
 8e0:	07 c0       	rjmp	.+14     	; 0x8f0 <onewire_write+0x28>
 8e2:	6d 2f       	mov	r22, r29
 8e4:	61 70       	andi	r22, 0x01	; 1
 8e6:	c8 01       	movw	r24, r16
 8e8:	0e 94 65 03 	call	0x6ca	; 0x6ca <onewire_write_bit>
 8ec:	d6 95       	lsr	r29
 8ee:	c1 50       	subi	r28, 0x01	; 1
 8f0:	c1 11       	cpse	r28, r1
 8f2:	f7 cf       	rjmp	.-18     	; 0x8e2 <onewire_write+0x1a>
 8f4:	df 91       	pop	r29
 8f6:	cf 91       	pop	r28
 8f8:	1f 91       	pop	r17
 8fa:	0f 91       	pop	r16
 8fc:	08 95       	ret

000008fe <onewire_read>:
 8fe:	0f 93       	push	r16
 900:	1f 93       	push	r17
 902:	cf 93       	push	r28
 904:	df 93       	push	r29
 906:	8c 01       	movw	r16, r24
 908:	0e 94 1a 05 	call	0xa34	; 0xa34 <gset_input_hiz>
 90c:	c1 e0       	ldi	r28, 0x01	; 1
 90e:	d0 e0       	ldi	r29, 0x00	; 0
 910:	06 c0       	rjmp	.+12     	; 0x91e <onewire_read+0x20>
 912:	c8 01       	movw	r24, r16
 914:	0e 94 88 03 	call	0x710	; 0x710 <onewire_read_bit>
 918:	81 11       	cpse	r24, r1
 91a:	dc 2b       	or	r29, r28
 91c:	cc 0f       	add	r28, r28
 91e:	c1 11       	cpse	r28, r1
 920:	f8 cf       	rjmp	.-16     	; 0x912 <onewire_read+0x14>
 922:	8d 2f       	mov	r24, r29
 924:	df 91       	pop	r29
 926:	cf 91       	pop	r28
 928:	1f 91       	pop	r17
 92a:	0f 91       	pop	r16
 92c:	08 95       	ret

0000092e <onewire_match_rom>:
 92e:	ef 92       	push	r14
 930:	ff 92       	push	r15
 932:	0f 93       	push	r16
 934:	1f 93       	push	r17
 936:	cf 93       	push	r28
 938:	8c 01       	movw	r16, r24
 93a:	7b 01       	movw	r14, r22
 93c:	65 e5       	ldi	r22, 0x55	; 85
 93e:	0e 94 64 04 	call	0x8c8	; 0x8c8 <onewire_write>
 942:	c0 e0       	ldi	r28, 0x00	; 0
 944:	08 c0       	rjmp	.+16     	; 0x956 <onewire_match_rom+0x28>
 946:	f7 01       	movw	r30, r14
 948:	ec 0f       	add	r30, r28
 94a:	f1 1d       	adc	r31, r1
 94c:	60 81       	ld	r22, Z
 94e:	c8 01       	movw	r24, r16
 950:	0e 94 64 04 	call	0x8c8	; 0x8c8 <onewire_write>
 954:	cf 5f       	subi	r28, 0xFF	; 255
 956:	c8 30       	cpi	r28, 0x08	; 8
 958:	b0 f3       	brcs	.-20     	; 0x946 <onewire_match_rom+0x18>
 95a:	cf 91       	pop	r28
 95c:	1f 91       	pop	r17
 95e:	0f 91       	pop	r16
 960:	ff 90       	pop	r15
 962:	ef 90       	pop	r14
 964:	08 95       	ret

00000966 <onewire_skiprom>:
 966:	6c ec       	ldi	r22, 0xCC	; 204
 968:	0e 94 64 04 	call	0x8c8	; 0x8c8 <onewire_write>
 96c:	08 95       	ret

0000096e <onewire_search>:
 96e:	0f 93       	push	r16
 970:	1f 93       	push	r17
 972:	cf 93       	push	r28
 974:	df 93       	push	r29
 976:	fb 01       	movw	r30, r22
 978:	21 81       	ldd	r18, Z+1	; 0x01
 97a:	21 11       	cpse	r18, r1
 97c:	0f c0       	rjmp	.+30     	; 0x99c <onewire_search+0x2e>
 97e:	eb 01       	movw	r28, r22
 980:	8c 01       	movw	r16, r24
 982:	0e 94 3c 04 	call	0x878	; 0x878 <onewire_reset>
 986:	88 23       	and	r24, r24
 988:	51 f0       	breq	.+20     	; 0x99e <onewire_search+0x30>
 98a:	60 ef       	ldi	r22, 0xF0	; 240
 98c:	c8 01       	movw	r24, r16
 98e:	0e 94 64 04 	call	0x8c8	; 0x8c8 <onewire_write>
 992:	be 01       	movw	r22, r28
 994:	c8 01       	movw	r24, r16
 996:	0e 94 aa 03 	call	0x754	; 0x754 <_search_next>
 99a:	01 c0       	rjmp	.+2      	; 0x99e <onewire_search+0x30>
 99c:	80 e0       	ldi	r24, 0x00	; 0
 99e:	df 91       	pop	r29
 9a0:	cf 91       	pop	r28
 9a2:	1f 91       	pop	r17
 9a4:	0f 91       	pop	r16
 9a6:	08 95       	ret

000009a8 <onewire_check_rom_crc>:

bool onewire_check_rom_crc(onewire_search_state* state)
{
 9a8:	cf 93       	push	r28
    // Validate bits 0..56 (bytes 0 - 6) against the CRC in byte 7 (bits 57..63)
    return state->address[7] == crc8(state->address, 7);
 9aa:	fc 01       	movw	r30, r24
 9ac:	c1 85       	ldd	r28, Z+9	; 0x09
 9ae:	67 e0       	ldi	r22, 0x07	; 7
 9b0:	02 96       	adiw	r24, 0x02	; 2
 9b2:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <crc8>
 9b6:	91 e0       	ldi	r25, 0x01	; 1
 9b8:	c8 13       	cpse	r28, r24
 9ba:	90 e0       	ldi	r25, 0x00	; 0
 9bc:	89 2f       	mov	r24, r25
 9be:	cf 91       	pop	r28
 9c0:	08 95       	ret

000009c2 <gset_output>:
 9c2:	dc 01       	movw	r26, r24
 9c4:	14 96       	adiw	r26, 0x04	; 4
 9c6:	ed 91       	ld	r30, X+
 9c8:	fc 91       	ld	r31, X
 9ca:	15 97       	sbiw	r26, 0x05	; 5
 9cc:	40 81       	ld	r20, Z
 9ce:	21 e0       	ldi	r18, 0x01	; 1
 9d0:	30 e0       	ldi	r19, 0x00	; 0
 9d2:	c9 01       	movw	r24, r18
 9d4:	16 96       	adiw	r26, 0x06	; 6
 9d6:	0c 90       	ld	r0, X
 9d8:	02 c0       	rjmp	.+4      	; 0x9de <gset_output+0x1c>
 9da:	88 0f       	add	r24, r24
 9dc:	99 1f       	adc	r25, r25
 9de:	0a 94       	dec	r0
 9e0:	e2 f7       	brpl	.-8      	; 0x9da <gset_output+0x18>
 9e2:	84 2b       	or	r24, r20
 9e4:	80 83       	st	Z, r24
 9e6:	08 95       	ret

000009e8 <gset_output_high>:
 9e8:	dc 01       	movw	r26, r24
 9ea:	ed 91       	ld	r30, X+
 9ec:	fc 91       	ld	r31, X
 9ee:	11 97       	sbiw	r26, 0x01	; 1
 9f0:	40 81       	ld	r20, Z
 9f2:	21 e0       	ldi	r18, 0x01	; 1
 9f4:	30 e0       	ldi	r19, 0x00	; 0
 9f6:	c9 01       	movw	r24, r18
 9f8:	16 96       	adiw	r26, 0x06	; 6
 9fa:	0c 90       	ld	r0, X
 9fc:	02 c0       	rjmp	.+4      	; 0xa02 <gset_output_high+0x1a>
 9fe:	88 0f       	add	r24, r24
 a00:	99 1f       	adc	r25, r25
 a02:	0a 94       	dec	r0
 a04:	e2 f7       	brpl	.-8      	; 0x9fe <gset_output_high+0x16>
 a06:	84 2b       	or	r24, r20
 a08:	80 83       	st	Z, r24
 a0a:	08 95       	ret

00000a0c <gset_output_low>:
 a0c:	dc 01       	movw	r26, r24
 a0e:	ed 91       	ld	r30, X+
 a10:	fc 91       	ld	r31, X
 a12:	11 97       	sbiw	r26, 0x01	; 1
 a14:	40 81       	ld	r20, Z
 a16:	21 e0       	ldi	r18, 0x01	; 1
 a18:	30 e0       	ldi	r19, 0x00	; 0
 a1a:	b9 01       	movw	r22, r18
 a1c:	16 96       	adiw	r26, 0x06	; 6
 a1e:	0c 90       	ld	r0, X
 a20:	02 c0       	rjmp	.+4      	; 0xa26 <gset_output_low+0x1a>
 a22:	66 0f       	add	r22, r22
 a24:	77 1f       	adc	r23, r23
 a26:	0a 94       	dec	r0
 a28:	e2 f7       	brpl	.-8      	; 0xa22 <gset_output_low+0x16>
 a2a:	cb 01       	movw	r24, r22
 a2c:	80 95       	com	r24
 a2e:	84 23       	and	r24, r20
 a30:	80 83       	st	Z, r24
 a32:	08 95       	ret

00000a34 <gset_input_hiz>:
 a34:	dc 01       	movw	r26, r24
 a36:	14 96       	adiw	r26, 0x04	; 4
 a38:	ed 91       	ld	r30, X+
 a3a:	fc 91       	ld	r31, X
 a3c:	15 97       	sbiw	r26, 0x05	; 5
 a3e:	40 81       	ld	r20, Z
 a40:	21 e0       	ldi	r18, 0x01	; 1
 a42:	30 e0       	ldi	r19, 0x00	; 0
 a44:	16 96       	adiw	r26, 0x06	; 6
 a46:	0c 90       	ld	r0, X
 a48:	02 c0       	rjmp	.+4      	; 0xa4e <gset_input_hiz+0x1a>
 a4a:	22 0f       	add	r18, r18
 a4c:	33 1f       	adc	r19, r19
 a4e:	0a 94       	dec	r0
 a50:	e2 f7       	brpl	.-8      	; 0xa4a <gset_input_hiz+0x16>
 a52:	20 95       	com	r18
 a54:	24 23       	and	r18, r20
 a56:	20 83       	st	Z, r18
 a58:	0e 94 06 05 	call	0xa0c	; 0xa0c <gset_output_low>
 a5c:	08 95       	ret

00000a5e <gread_bit>:
 a5e:	fc 01       	movw	r30, r24
 a60:	a2 81       	ldd	r26, Z+2	; 0x02
 a62:	b3 81       	ldd	r27, Z+3	; 0x03
 a64:	4c 91       	ld	r20, X
 a66:	21 e0       	ldi	r18, 0x01	; 1
 a68:	30 e0       	ldi	r19, 0x00	; 0
 a6a:	c9 01       	movw	r24, r18
 a6c:	06 80       	ldd	r0, Z+6	; 0x06
 a6e:	02 c0       	rjmp	.+4      	; 0xa74 <gread_bit+0x16>
 a70:	88 0f       	add	r24, r24
 a72:	99 1f       	adc	r25, r25
 a74:	0a 94       	dec	r0
 a76:	e2 f7       	brpl	.-8      	; 0xa70 <gread_bit+0x12>
 a78:	84 23       	and	r24, r20
 a7a:	08 95       	ret

00000a7c <init_twi_slave>:
volatile uint8_t buffer_addr;

void init_twi_slave(uint8_t addr)
{
	// I2C addresses are 7 bits! We have to shift.
	TWAR=(addr<<1);
 a7c:	88 0f       	add	r24, r24
 a7e:	80 93 ba 00 	sts	0x00BA, r24	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7fc0ba>
	TWCR &= ~((1<<TWSTA)|(1<<TWSTO));
 a82:	ec eb       	ldi	r30, 0xBC	; 188
 a84:	f0 e0       	ldi	r31, 0x00	; 0
 a86:	80 81       	ld	r24, Z
 a88:	8f 7c       	andi	r24, 0xCF	; 207
 a8a:	80 83       	st	Z, r24
	TWCR|= (1<<TWEA) | (1<<TWEN)|(1<<TWIE);
 a8c:	80 81       	ld	r24, Z
 a8e:	85 64       	ori	r24, 0x45	; 69
 a90:	80 83       	st	Z, r24
	buffer_addr=0xFF;
 a92:	8f ef       	ldi	r24, 0xFF	; 255
 a94:	80 93 ae 03 	sts	0x03AE, r24	; 0x8003ae <buffer_addr>
 a98:	08 95       	ret

00000a9a <__vector_24>:
// Switch to the non-addressed slave mode...
#define TWCR_RESET TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|(0<<TWWC);

// TWI interrupt service routine
ISR (TWI_vect)
{
 a9a:	1f 92       	push	r1
 a9c:	0f 92       	push	r0
 a9e:	0f b6       	in	r0, 0x3f	; 63
 aa0:	0f 92       	push	r0
 aa2:	11 24       	eor	r1, r1
 aa4:	8f 93       	push	r24
 aa6:	9f 93       	push	r25
 aa8:	ef 93       	push	r30
 aaa:	ff 93       	push	r31
	uint8_t data=0;

	// Check TWI status register
	switch (TW_STATUS)
 aac:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7fc0b9>
 ab0:	88 7f       	andi	r24, 0xF8	; 248
 ab2:	80 3a       	cpi	r24, 0xA0	; 160
 ab4:	09 f4       	brne	.+2      	; 0xab8 <__vector_24+0x1e>
 ab6:	81 c0       	rjmp	.+258    	; 0xbba <__vector_24+0x120>
 ab8:	28 f4       	brcc	.+10     	; 0xac4 <__vector_24+0x2a>
 aba:	80 36       	cpi	r24, 0x60	; 96
 abc:	51 f0       	breq	.+20     	; 0xad2 <__vector_24+0x38>
 abe:	80 38       	cpi	r24, 0x80	; 128
 ac0:	79 f0       	breq	.+30     	; 0xae0 <__vector_24+0x46>
 ac2:	7f c0       	rjmp	.+254    	; 0xbc2 <__vector_24+0x128>
 ac4:	88 3a       	cpi	r24, 0xA8	; 168
 ac6:	09 f4       	brne	.+2      	; 0xaca <__vector_24+0x30>
 ac8:	59 c0       	rjmp	.+178    	; 0xb7c <__vector_24+0xe2>
 aca:	88 3b       	cpi	r24, 0xB8	; 184
 acc:	09 f4       	brne	.+2      	; 0xad0 <__vector_24+0x36>
 ace:	56 c0       	rjmp	.+172    	; 0xb7c <__vector_24+0xe2>
 ad0:	78 c0       	rjmp	.+240    	; 0xbc2 <__vector_24+0x128>
		// Slave Receiver

		// 0x60 Slave Receiver, Slave was addressed
		case TW_SR_SLA_ACK:
		// Receive next byte of data, send ACK afterwards
		TWCR_ACK;
 ad2:	85 ec       	ldi	r24, 0xC5	; 197
 ad4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7fc0bc>
		// Set "register address" to undefined
		buffer_addr=0xFF;
 ad8:	8f ef       	ldi	r24, 0xFF	; 255
 ada:	80 93 ae 03 	sts	0x03AE, r24	; 0x8003ae <buffer_addr>
		break;
 ade:	74 c0       	rjmp	.+232    	; 0xbc8 <__vector_24+0x12e>
		
		// 0x80 Slave Receiver, a byte of data has been received
		case TW_SR_DATA_ACK:
		// Read received data
		data=TWDR;
 ae0:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7fc0bb>
		
		// First access of this transaction, set register address
		if (buffer_addr == 0xFF) {
 ae4:	90 91 ae 03 	lds	r25, 0x03AE	; 0x8003ae <buffer_addr>
 ae8:	9f 3f       	cpi	r25, 0xFF	; 255
 aea:	41 f4       	brne	.+16     	; 0xafc <__vector_24+0x62>
			// First byte of this transaction
			// This specifies the register address, usually.
			if (data < i2c_buffer_size) {
 aec:	8e 3f       	cpi	r24, 0xFE	; 254
 aee:	10 f4       	brcc	.+4      	; 0xaf4 <__vector_24+0x5a>
				buffer_addr = data;
 af0:	80 93 ae 03 	sts	0x03AE, r24	; 0x8003ae <buffer_addr>
			}

			// Receive next byte, ACK afterwards to request next byte
			TWCR_ACK;
 af4:	85 ec       	ldi	r24, 0xC5	; 197
 af6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7fc0bc>
 afa:	66 c0       	rjmp	.+204    	; 0xbc8 <__vector_24+0x12e>
		} else {
			// Subsequent byte(s) of this transaction
			// We can now receive data and use it.
			
			// We allow writing the status register 0x00 and GPIO registers 0x01 and 0x02
			if(buffer_addr == 0x00)
 afc:	90 91 ae 03 	lds	r25, 0x03AE	; 0x8003ae <buffer_addr>
 b00:	91 11       	cpse	r25, r1
 b02:	1a c0       	rjmp	.+52     	; 0xb38 <__vector_24+0x9e>
			{
				// We only allow setting bit 0 OR 1 OR 2 or 3 or 4.
				if (data == 0x01 || data == 0x02 || data == 0x04 || data == 0x08 || data == 0x10) {
 b04:	9f ef       	ldi	r25, 0xFF	; 255
 b06:	98 0f       	add	r25, r24
 b08:	92 30       	cpi	r25, 0x02	; 2
 b0a:	30 f0       	brcs	.+12     	; 0xb18 <__vector_24+0x7e>
 b0c:	84 30       	cpi	r24, 0x04	; 4
 b0e:	21 f0       	breq	.+8      	; 0xb18 <__vector_24+0x7e>
 b10:	88 30       	cpi	r24, 0x08	; 8
 b12:	11 f0       	breq	.+4      	; 0xb18 <__vector_24+0x7e>
 b14:	80 31       	cpi	r24, 0x10	; 16
 b16:	81 f4       	brne	.+32     	; 0xb38 <__vector_24+0x9e>
					// Write request to status register
					i2cdata[buffer_addr] &= 0b11100000;
 b18:	e0 91 ae 03 	lds	r30, 0x03AE	; 0x8003ae <buffer_addr>
 b1c:	f0 e0       	ldi	r31, 0x00	; 0
 b1e:	e0 55       	subi	r30, 0x50	; 80
 b20:	fd 4f       	sbci	r31, 0xFD	; 253
 b22:	90 81       	ld	r25, Z
 b24:	90 7e       	andi	r25, 0xE0	; 224
 b26:	90 83       	st	Z, r25
					i2cdata[buffer_addr] |= data;
 b28:	e0 91 ae 03 	lds	r30, 0x03AE	; 0x8003ae <buffer_addr>
 b2c:	f0 e0       	ldi	r31, 0x00	; 0
 b2e:	e0 55       	subi	r30, 0x50	; 80
 b30:	fd 4f       	sbci	r31, 0xFD	; 253
 b32:	90 81       	ld	r25, Z
 b34:	98 2b       	or	r25, r24
 b36:	90 83       	st	Z, r25
				}
			}
			if (buffer_addr == 0x01 || buffer_addr == 0x02)
 b38:	90 91 ae 03 	lds	r25, 0x03AE	; 0x8003ae <buffer_addr>
 b3c:	91 30       	cpi	r25, 0x01	; 1
 b3e:	21 f0       	breq	.+8      	; 0xb48 <__vector_24+0xae>
 b40:	90 91 ae 03 	lds	r25, 0x03AE	; 0x8003ae <buffer_addr>
 b44:	92 30       	cpi	r25, 0x02	; 2
 b46:	89 f4       	brne	.+34     	; 0xb6a <__vector_24+0xd0>
			{
				i2cdata[buffer_addr] &= 0b10000000;
 b48:	e0 91 ae 03 	lds	r30, 0x03AE	; 0x8003ae <buffer_addr>
 b4c:	f0 e0       	ldi	r31, 0x00	; 0
 b4e:	e0 55       	subi	r30, 0x50	; 80
 b50:	fd 4f       	sbci	r31, 0xFD	; 253
 b52:	90 81       	ld	r25, Z
 b54:	90 78       	andi	r25, 0x80	; 128
 b56:	90 83       	st	Z, r25
				i2cdata[buffer_addr] |= (data & 0b01111111);
 b58:	e0 91 ae 03 	lds	r30, 0x03AE	; 0x8003ae <buffer_addr>
 b5c:	f0 e0       	ldi	r31, 0x00	; 0
 b5e:	e0 55       	subi	r30, 0x50	; 80
 b60:	fd 4f       	sbci	r31, 0xFD	; 253
 b62:	90 81       	ld	r25, Z
 b64:	8f 77       	andi	r24, 0x7F	; 127
 b66:	89 2b       	or	r24, r25
 b68:	80 83       	st	Z, r24
			}

			// Increase address for subsequent writes (which are not supported)
			buffer_addr++;
 b6a:	80 91 ae 03 	lds	r24, 0x03AE	; 0x8003ae <buffer_addr>
 b6e:	8f 5f       	subi	r24, 0xFF	; 255
 b70:	80 93 ae 03 	sts	0x03AE, r24	; 0x8003ae <buffer_addr>

			// Receive next byte, ACK afterwards to request next byte
			TWCR_ACK;
 b74:	85 ec       	ldi	r24, 0xC5	; 197
 b76:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7fc0bc>
 b7a:	26 c0       	rjmp	.+76     	; 0xbc8 <__vector_24+0x12e>
		// fallthrough

		// 0xB8 Slave Transmitter, data requested
		case TW_ST_DATA_ACK:

		if (buffer_addr == 0xFF)
 b7c:	80 91 ae 03 	lds	r24, 0x03AE	; 0x8003ae <buffer_addr>
 b80:	8f 3f       	cpi	r24, 0xFF	; 255
 b82:	11 f4       	brne	.+4      	; 0xb88 <__vector_24+0xee>
		{
			// This is either a pure read transaction (no Write+Read) or something else went wrong.
			// We'll just assume they want to read everything...
			buffer_addr=0x00;
 b84:	10 92 ae 03 	sts	0x03AE, r1	; 0x8003ae <buffer_addr>
		}
		
		if(buffer_addr<i2c_buffer_size+1)
 b88:	80 91 ae 03 	lds	r24, 0x03AE	; 0x8003ae <buffer_addr>
 b8c:	8f 3f       	cpi	r24, 0xFF	; 255
 b8e:	71 f0       	breq	.+28     	; 0xbac <__vector_24+0x112>
		{
			// Send one byte of data
			TWDR = i2cdata[buffer_addr];
 b90:	e0 91 ae 03 	lds	r30, 0x03AE	; 0x8003ae <buffer_addr>
 b94:	f0 e0       	ldi	r31, 0x00	; 0
 b96:	e0 55       	subi	r30, 0x50	; 80
 b98:	fd 4f       	sbci	r31, 0xFD	; 253
 b9a:	80 81       	ld	r24, Z
 b9c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7fc0bb>
			// Auto increment address
			buffer_addr++;
 ba0:	80 91 ae 03 	lds	r24, 0x03AE	; 0x8003ae <buffer_addr>
 ba4:	8f 5f       	subi	r24, 0xFF	; 255
 ba6:	80 93 ae 03 	sts	0x03AE, r24	; 0x8003ae <buffer_addr>
 baa:	03 c0       	rjmp	.+6      	; 0xbb2 <__vector_24+0x118>
		} else {
			// Invalid address/read too many bytes/... -- we send 0xFE as an error
			TWDR=0xFE;
 bac:	8e ef       	ldi	r24, 0xFE	; 254
 bae:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7fc0bb>
		}
		TWCR_ACK;
 bb2:	85 ec       	ldi	r24, 0xC5	; 197
 bb4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7fc0bc>
		break;
 bb8:	07 c0       	rjmp	.+14     	; 0xbc8 <__vector_24+0x12e>

		case TW_SR_STOP:
		TWCR_ACK;
 bba:	85 ec       	ldi	r24, 0xC5	; 197
 bbc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7fc0bc>
		break;
 bc0:	03 c0       	rjmp	.+6      	; 0xbc8 <__vector_24+0x12e>
		case TW_ST_DATA_NACK: // 0xC0 Keine Daten mehr gefordert
		case TW_SR_DATA_NACK: // 0x88
		case TW_ST_LAST_DATA: // 0xC8  Last data byte in TWDR has been transmitted (TWEA = 0); ACK has been received
		default:
		TWCR_RESET;
 bc2:	85 ed       	ldi	r24, 0xD5	; 213
 bc4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7fc0bc>
		break;
		
	}
 bc8:	ff 91       	pop	r31
 bca:	ef 91       	pop	r30
 bcc:	9f 91       	pop	r25
 bce:	8f 91       	pop	r24
 bd0:	0f 90       	pop	r0
 bd2:	0f be       	out	0x3f, r0	; 63
 bd4:	0f 90       	pop	r0
 bd6:	1f 90       	pop	r1
 bd8:	18 95       	reti

00000bda <memcpy>:
 bda:	fb 01       	movw	r30, r22
 bdc:	dc 01       	movw	r26, r24
 bde:	02 c0       	rjmp	.+4      	; 0xbe4 <memcpy+0xa>
 be0:	01 90       	ld	r0, Z+
 be2:	0d 92       	st	X+, r0
 be4:	41 50       	subi	r20, 0x01	; 1
 be6:	50 40       	sbci	r21, 0x00	; 0
 be8:	d8 f7       	brcc	.-10     	; 0xbe0 <memcpy+0x6>
 bea:	08 95       	ret

00000bec <_exit>:
 bec:	f8 94       	cli

00000bee <__stop_program>:
 bee:	ff cf       	rjmp	.-2      	; 0xbee <__stop_program>
