INFO: [VRFC 10-2263] Analyzing Verilog file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/synth/timing/xsim/lcd_controller_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_gen
INFO: [VRFC 10-311] analyzing module clock_module
INFO: [VRFC 10-311] analyzing module dcf_gen
INFO: [VRFC 10-311] analyzing module hardware
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'bcd_ascii_conv'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sim_1/new/lcd_controller_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller_tb'
