// Seed: 652364831
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output wand id_2,
    input supply1 id_3,
    input wire id_4,
    output wand id_5,
    input uwire id_6,
    output tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    output tri id_10,
    input tri id_11,
    output wire id_12,
    input supply0 id_13,
    input tri id_14,
    output wor id_15,
    output tri0 id_16,
    input tri0 id_17,
    input tri0 id_18,
    input tri id_19,
    input supply1 id_20,
    input supply1 id_21
);
  struct packed {
    logic id_23;
    logic id_24;
    logic id_25  = 1 ? -1 / 1'h0 : -1;
  } id_26 = -1;
  assign id_26.id_23[1] = id_26.id_23 != 1;
  assign id_26.id_25 = id_26.id_24;
  parameter id_27 = !1'b0;
  wire id_28;
endmodule
module module_1 #(
    parameter id_22 = 32'd29
) (
    output tri1 id_0,
    output uwire id_1,
    output wor id_2,
    input wor id_3,
    output wand id_4,
    input supply1 id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    output uwire id_10,
    output tri id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input wire id_15,
    output tri id_16,
    output supply1 id_17,
    input tri0 id_18,
    output wor id_19,
    output tri0 id_20,
    input wire id_21,
    input wire _id_22,
    input wire id_23[(  id_22  ) : -1  & ""],
    input wire id_24,
    input tri0 id_25,
    output supply0 id_26
);
  wire id_28;
  assign id_17 = -1;
  module_0 modCall_1 (
      id_18,
      id_7,
      id_26,
      id_23,
      id_12,
      id_19,
      id_8,
      id_19,
      id_10,
      id_7,
      id_17,
      id_23,
      id_17,
      id_25,
      id_12,
      id_2,
      id_26,
      id_21,
      id_14,
      id_18,
      id_9,
      id_13
  );
  wire id_29;
endmodule
