# Makefile to compile a C program.
# Variables: -CC: the compiler to be used.
#            -SRC: the .c files.
#            -OBJ: the .o files.
#            -NAME: The name of the executable.
CC=gcc
SRC=main.c holberton.c
OBJ=$(SRC:.c=.o)
NAME=holberton
# Rules.
all:$(NAME)
$(NAME):$(SRC) $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
