standard
***Report Model: auto_created_cwc2 Device: PH1A180SFG676***

Design Statistics
#IO                       674   out of    376  179.26%
  #input                  650
  #output                  24
  #inout                    0
#lut                      871
  #lut1                    38
  #lut2                   311
  #lut3                    19
  #lut4                   112
  #lut5                   178
  #lut6                   213
#reg                     1492
  #slice reg             1492   out of 233600    0.64%
  #pad reg                  0

Utilization Statistics
#slice*                   880   out of 116800    0.75%
  #used ram                56
    #dram lut               0
    #shifter lut           56
  #used logic             824
    #with luts*           611
    #with adder             4
    #reg only*            209
#f7mux                      0   out of  58400    0.00%
#f8mux                      0   out of  29200    0.00%
#eram                       6   out of    646    0.93%
  #eram20k                  6
  #fifo20k                  0
#dsp                        0   out of    600    0.00%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      4    0.00%
#ddr_cal                    0   out of      1    0.00%
#ddr_bank                   0   out of      3    0.00%
#pad                        0   out of    376    0.00%
#pll                        0   out of     16    0.00%
#gclk                       0   out of     32    0.00%
#lclk                       0   out of     40    0.00%
#sclk                       0   out of    120    0.00%
#mlclk                      0   out of     22    0.00%
#ioclk                      0   out of     22    0.00%

* Note! The LUT and Slice count after Optimize-Gate is not the final value, Run Optimize-place for a more realistic count.

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                                    |Module                 |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                                         |auto_created_cwc2      |611       |4       |1492    |6       |0       |0        |56          |0       |0       |0       |0        |0       |0       |
|  wrapper_cwc_top                                           |top_cwc_hub            |611       |4       |1492    |6       |0       |0        |56          |0       |0       |0       |0        |0       |0       |
|    U_cwc                                                   |anlogic01_cwc          |607       |4       |1205    |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      TRIG_ONLY_MODE$U_emb_ctrl                             |anlogic04_cwc_emb_ctrl |30        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      U_cwc_bus_top                                         |anlogic02_cwc_bus_top  |459       |4       |695     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[0]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |58        |0       |87      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[10]$NON_BUS_DETECTOR$U_cwc_bus_det |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[11]$NON_BUS_DETECTOR$U_cwc_bus_det |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[12]$NON_BUS_DETECTOR$U_cwc_bus_det |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[13]$NON_BUS_DETECTOR$U_cwc_bus_det |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[14]$NON_BUS_DETECTOR$U_cwc_bus_det |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[1]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |34        |0       |52      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[2]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |34        |0       |52      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |34        |0       |52      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[4]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |17        |0       |27      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[5]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |58        |0       |87      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[6]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |57        |0       |87      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[7]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |125       |4       |167     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[8]$NON_BUS_DETECTOR$U_cwc_bus_det  |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[9]$NON_BUS_DETECTOR$U_cwc_bus_det  |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_cwc_ram                                               |anlogic05_cwc_ram      |1         |0       |0       |6       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    status_pipe                                             |anlogic06_pipe         |1         |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    watch_pipe                                              |anlogic06_pipe         |0         |0       |266     |0       |0       |0        |56          |0       |0       |0       |0        |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
