INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_082/project_1/project_1.srcs/sources_1/new/digital_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_082/project_1/project_1.srcs/sim_1/new/tb_digital_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_digital_clock
WARNING: [VRFC 10-8884] decimal constant 20000000000 should be smaller than 2147483648; using -1474836480 instead [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_082/project_1/project_1.srcs/sim_1/new/tb_digital_clock.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_082/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
