[{"DBLP title": "Flexible task graphs: a unified restricted thread programming model for java.", "DBLP authors": ["Joshua S. Auerbach", "David F. Bacon", "Rachid Guerraoui", "Jesper Honig Spring", "Jan Vitek"], "year": 2008, "MAG papers": [{"PaperId": 2096183937, "PaperTitle": "flexible task graphs a unified restricted thread programming model for java", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"ibm": 2.0, "purdue university": 1.0, "ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "Enhanced hot spot detection heuristics for embedded java just-in-time compilers.", "DBLP authors": ["Seong-Won Lee", "Soo-Mook Moon", "Seong-Moo Kim"], "year": 2008, "MAG papers": [{"PaperId": 2036164053, "PaperTitle": "enhanced hot spot detection heuristics for embedded java just in time compilers", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Impact of JVM superoperators on energy consumption in resource-constrained embedded systems.", "DBLP authors": ["Carmen Badea", "Alexandru Nicolau", "Alexander V. Veidenbaum"], "year": 2008, "MAG papers": [{"PaperId": 2089066345, "PaperTitle": "impact of jvm superoperators on energy consumption in resource constrained embedded systems", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "Generalized instruction selection using SSA-graphs.", "DBLP authors": ["Dietmar Ebner", "Florian Brandner", "Bernhard Scholz", "Andreas Krall", "Peter Wiedermann", "Albrecht Kadlec"], "year": 2008, "MAG papers": [{"PaperId": 2090846952, "PaperTitle": "generalized instruction selection using ssa graphs", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"vienna university of technology": 5.0, "university of sydney": 1.0}}, {"PaperId": 3000612340, "PaperTitle": "generalized instruction selection using ssa graphs", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Compiler driven data layout optimization for regular/irregular array access patterns.", "DBLP authors": ["Doosan Cho", "Sudeep Pasricha", "Ilya Issenin", "Nikil D. Dutt", "Yunheung Paek", "SunJun Ko"], "year": 2008, "MAG papers": [{"PaperId": 3004326334, "PaperTitle": "compiler driven data layout optimization for regular irregular array access patterns", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 1973479450, "PaperTitle": "compiler driven data layout optimization for regular irregular array access patterns", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california irvine": 3.0, "seoul national university": 2.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Relative competitive analysis of cache replacement policies.", "DBLP authors": ["Jan Reineke", "Daniel Grund"], "year": 2008, "MAG papers": [{"PaperId": 3003239346, "PaperTitle": "relative competitive analysis of cache replacement policies", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2046892420, "PaperTitle": "relative competitive analysis of cache replacement policies", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 56, "Affiliations": {"saarland university": 2.0}}], "source": "ES"}, {"DBLP title": "Robust and sustainable schedulability analysis of embedded software.", "DBLP authors": ["Madhukar Anand", "Insup Lee"], "year": 2008, "MAG papers": [{"PaperId": 3009792803, "PaperTitle": "robust and sustainable schedulability analysis of embedded software", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2082693659, "PaperTitle": "robust and sustainable schedulability analysis of embedded software", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of pennsylvania": 2.0}}], "source": "ES"}, {"DBLP title": "Improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors.", "DBLP authors": ["Houman Homayoun", "Sudeep Pasricha", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "year": 2008, "MAG papers": [{"PaperId": 3009364603, "PaperTitle": "improving performance and reducing energy delay with adaptive resource resizing for out of order embedded processors", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2112352289, "PaperTitle": "improving performance and reducing energy delay with adaptive resource resizing for out of order embedded processors", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california irvine": 4.0}}], "source": "ES"}, {"DBLP title": "A domain specific interconnect for reconfigurable computing.", "DBLP authors": ["Sanjay V. Rajopadhye", "Gautam Gupta", "Lakshminarayanan Renganarayanan"], "year": 2008, "MAG papers": [{"PaperId": 1976465591, "PaperTitle": "a domain specific interconnect for reconfigurable computing", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"colorado state university": 2.0, "ibm": 1.0}}, {"PaperId": 3043343234, "PaperTitle": "a domain specific interconnect for reconfigurable computing", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "FaCSim: a fast and cycle-accurate architecture simulator for embedded systems.", "DBLP authors": ["Jaejin Lee", "Junghyun Kim", "Choonki Jang", "Seungkyun Kim", "Bernhard Egger", "Kwangsub Kim", "Sangyong Han"], "year": 2008, "MAG papers": [{"PaperId": 2019828116, "PaperTitle": "facsim a fast and cycle accurate architecture simulator for embedded systems", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 63, "Affiliations": {"samsung": 1.0, "lg electronics": 1.0, "seoul national university": 5.0}}], "source": "ES"}, {"DBLP title": "A type system for the automatic distribution of higher-order synchronous dataflow programs.", "DBLP authors": ["Gwena\u00ebl Delaval", "Alain Girault", "Marc Pouzet"], "year": 2008, "MAG papers": [{"PaperId": 3015869974, "PaperTitle": "a type system for the automatic distribution of higher order synchronous dataflow programs", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2111766582, "PaperTitle": "a type system for the automatic distribution of higher order synchronous dataflow programs", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "EventScript: an event-processing language based on regular expressions with actions.", "DBLP authors": ["Norman H. Cohen", "Karl Trygve Kalleberg"], "year": 2008, "MAG papers": [{"PaperId": 1983463887, "PaperTitle": "eventscript an event processing language based on regular expressions with actions", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of bergen": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Clock-directed modular code generation for synchronous data-flow languages.", "DBLP authors": ["Dariusz Biernacki", "Jean-Louis Cola\u00e7o", "Gr\u00e9goire Hamon", "Marc Pouzet"], "year": 2008, "MAG papers": [{"PaperId": 2107605224, "PaperTitle": "clock directed modular code generation for synchronous data flow languages", "Year": 2008, "CitationCount": 52, "EstimatedCitation": 132, "Affiliations": {"french institute for research in computer science and automation": 1.0, "mathworks": 1.0, "university of wroclaw": 1.0}}, {"PaperId": 3011728381, "PaperTitle": "clock directed modular code generation for synchronous data flow languages", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Design and evaluation of a compiler for embedded stream programs.", "DBLP authors": ["Ryan Newton", "Lewis Girod", "Michael B. Craig", "Samuel Madden", "J. Gregory Morrisett"], "year": 2008, "MAG papers": [{"PaperId": 2105655245, "PaperTitle": "design and evaluation of a compiler for embedded stream programs", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"harvard university": 1.0, "massachusetts institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Post-pass periodic register allocation to minimise loop unrolling degree.", "DBLP authors": ["Mounira Bachir", "Sid Ahmed Ali Touati", "Albert Cohen"], "year": 2008, "MAG papers": [{"PaperId": 2053999332, "PaperTitle": "post pass periodic register allocation to minimise loop unrolling degree", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "Placement-and-routing-based register allocation for coarse-grained reconfigurable arrays.", "DBLP authors": ["Bjorn De Sutter", "Paul Coene", "Tom Vander Aa", "Bingfeng Mei"], "year": 2008, "MAG papers": [{"PaperId": 2117209052, "PaperTitle": "placement and routing based register allocation for coarse grained reconfigurable arrays", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"katholieke universiteit leuven": 3.0, "ghent university": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing scientific application loops on stream processors.", "DBLP authors": ["Li Wang", "Xuejun Yang", "Jingling Xue", "Yu Deng", "Xiaobo Yan", "Tao Tang", "Quan Hoang Nguyen"], "year": 2008, "MAG papers": [{"PaperId": 2026849037, "PaperTitle": "optimizing scientific application loops on stream processors", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of new south wales": 2.0}}], "source": "ES"}]