// Seed: 1241195993
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4
);
  assign id_6 = id_0;
  wire id_7, id_8;
  module_2 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_0,
      id_3,
      id_6,
      id_6,
      id_6
  );
  wire id_9;
endmodule
module module_1 (
    input wand id_0
);
  wor id_2 = id_0;
  always
  `define pp_3 0
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.type_12 = 0;
endmodule
module module_2 (
    input  uwire id_0,
    output tri1  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    output wor   id_5,
    output tri   id_6,
    input  tri1  id_7
);
  assign module_0.type_0 = 0;
  wire id_9;
endmodule
