// Seed: 2306104122
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  assign {1 | 1, id_2, 1} = id_2;
  logic id_3;
  initial begin
    if (1) begin
      #1;
    end
  end
endmodule
