Kenneth M. Butler , Jayashree Saxena , Tony Fryars , Graham Hetherington, Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques, Proceedings of the International Test Conference on International Test Conference, p.355-364, October 26-28, 2004
Anshuman Chandra , Krishnendu Chakrabarty, Reduction of SOC test data volume, scan power and testing time using alternating run-length codes, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514090]
V. Dabholkar , S. Chakravarty , I. Pomeranz , S. Reddy, Techniques for minimizing power dissipation in scan and combinational circuits during test application, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.12, p.1325-1333, November 2006[doi>10.1109/43.736572]
V. R. Devanathan , C. P. Ravikumar , V. Kamakoti, Interactive presentation: On power-profiling and pattern generation for power-safe scan tests, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Seiji Kajihara , Koji Ishida , Kohei Miyase, Test Vector Modification for Power Reduction during Scan Testing, Proceedings of the 20th IEEE VLSI Test Symposium, p.160, April 28-May 02, 2002
Kuen-Jong Lee , Shaing-Jer Hsu , Chia-Ming Ho, Test Power Reduction with Multiple Capture Orders, Proceedings of the 13th Asian Test Symposium, p.26-31, November 15-17, 2004[doi>10.1109/ATS.2004.82]
Kuen-Jong Lee , Tsung-Chu Haung , Jih-Jeen Chen, Peak-power reduction for multiple-scan circuits during test application, Proceedings of the 9th Asian Test Symposium, p.453, December 04-06, 2000
Jeremy Lee , Sumit Narayan , Mike Kapralos , Mohammad Tehranipoor, Layout-aware, IR-drop tolerant transition fault pattern generation, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403661]
Jeremy Lee , Mohammad Tehranipoor, LS-TDF: Low-Switching Transition Delay Fault Pattern Generation, Proceedings of the 26th IEEE VLSI Test Symposium, p.227-232, April 27-May 01, 2008[doi>10.1109/VTS.2008.48]
Wei Li , Sudhakar M. Reddy , Irith Pomeranz, On test generation for transition faults with minimized peak power dissipation, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996706]
Irith Pomeranz, Augmenting Functional Broadside Tests for Transition Fault Coverage with Bounded Switching Activity, Proceedings of the 2011 IEEE 17th Pacific Rim International Symposium on Dependable Computing, p.38-44, December 12-14, 2011[doi>10.1109/PRDC.2011.14]
Irith Pomeranz, Signal-Transition Patterns of Functional Broadside Tests, IEEE Transactions on Computers, v.62 n.12, p.2544-2549, December 2013[doi>10.1109/TC.2012.141]
I. Pomeranz and S. M. Reddy. 2008. Functional broadside tests with minimum and maximum switching activity. ASP J. Low Power Electron. 4, 3, 429--437.
I. Pomeranz , S. M. Reddy, Generation of Functional Broadside Tests for Transition Faults, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.10, p.2207-2218, October 2006[doi>10.1109/TCAD.2005.860959]
P. Rosinger , B. M. Al-Hashimi , N. Nicolici, Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.7, p.1142-1153, November 2006[doi>10.1109/TCAD.2004.829797]
A. Sabne, R. Tiwari, A. Shrivastava, S. Ravi, and R. Parekhji. 2010. A generic low power scan chain wrapper for designs using scan compression. In Proceedings of the VLSI Test Symposium. IEEE, 135--140.
Ranganathan Sankaralingam , Rama Rao Oruganti , Nur A. Touba, Static Compaction Techniques to Control Scan Vector Power Dissipation, Proceedings of the 18th IEEE VLSI Test Symposium, p.35, April 30-May 04, 2000
J. Saxena, K. M. Butler, V. B. Jayaram, S. Kundu, N. V. Arvind, P. Sreeprakash, and M. Hachinger. 2003. A case study of IR-drop in structured at-speed testing. In Proceedings of the International Test Conference. IEEE, 1098--1104.
Jayashree Saxena , Kenneth M. Butler , Lee Whetsel., An analysis of power reduction techniques in scan testing, Proceedings of the IEEE International Test Conference 2001, p.670-677, October 30-November 01, 2001
Chao-Wen Tzeng , Shi-Yu Huang, QC-fill: quick-and-cool X-filling for multicasting-based scan test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.11, p.1756-1766, November 2009[doi>10.1109/TCAD.2009.2030353]
X. Wen , K. Miyase , S. Kajihara , H. Furukawa , Y. Yamato , A. Takashima , K. Noda , H. Ito , K. Hatayama , T. Aikyo , K. K. Saluja, A Capture-Safe Test Generation Scheme for At-Speed Scan Testing, Proceedings of the 2008 13th European Test Symposium, p.55-60, May 25-29, 2008[doi>10.1109/ETS.2008.13]
X. Wen, Y. Yamashita, S. Morishima, S. Kajihara, L.-T. Wang, K. K. Saluja, and K. Kinoshita. 2005. Low-capture-power test generation for scan-based testing. In Proceedings of the International Test Conference. IEEE, 1019--1028.
X. Wen, K. Enokimoto, K. Miyase, Y. Yamato, M. A. Kochte, S. Kajihara, P. Girard, and M. Tehranipoor 2011. Power-aware test generation with guaranteed launch safety for at-speed scan testing. In Proceedings of the VLSI Test Symposium. IEEE, 166--171.
Lee Whetsel, Adapting Scan Architectures for Low Power Operation, Proceedings of the 2000 IEEE International Test Conference, p.863, October 03-05, 2000
M.-F. Wu , H.-C. Pan , T.-H. Wang , J.-L. Huang , Kun-Han Tsai , Wu-Tung Cheng, Improved weight assignment for logic switching activity during at-speed test pattern generation, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Dong Xiang , Shan Gu , Jia-Guang Sun , Yu-liang Wu, A cost-effective scan architecture for scan testing with non-scan test power and test application cost, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776022]
