============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.11-s100_1
  Generated on:           Dec 25 2025  08:49:59 am
  Module:                 rv32i_superscalar_core
  Technology library:     tcbn16ffcllbwp16p90lvttt0p8v25c_ccs 100
  Operating conditions:   tt0p8v25c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 Clock Description
 ----------------- 

 Clock                           Clock    Source     No of   
 Name    Period  Rise   Fall     Domain  Pin/Port  Registers 
-------------------------------------------------------------
 clk     1000.0   0.0   500.0   domain_1   clk         16886 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

        Network   Network   Source   Source     Setup        Setup    
Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
 Name    Rise      Fall      Rise     Fall       Rise         Fall    
----------------------------------------------------------------------
clk         0.0       0.0      0.0      0.0         50.0         50.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

  From    To    R->R    R->F    F->R    F->F 
---------------------------------------------
  clk    clk   950.0   450.0   450.0   950.0 
