PPA Report for TimeoutMatcher.v (Module: TimeoutMatcher)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 24
FF Count: 19
IO Count: 19
Cell Count: 106

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 545.55 MHz
Reg-to-Reg Critical Path Delay: 1.615 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
