|top
SW[0] => SW1[0].DATAIN
SW[1] => SW1[1].DATAIN
SW[2] => SW1[2].DATAIN
SW[3] => SW1[3].DATAIN
SW[4] => SW1[4].DATAIN
SW[5] => SW1[5].DATAIN
SW[6] => SW1[6].DATAIN
SW[7] => SW1[7].DATAIN
SW[8] => SW1[8].DATAIN
SW[9] => SW1[9].DATAIN
SW[10] => SW1[10].DATAIN
SW[11] => SW1[11].DATAIN
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => SW1[16].DATAIN
SW[17] => SW1[17].DATAIN
KEY[0] => reset.IN2
KEY[1] => KEY1[1].DATAIN
KEY[2] => KEY1[2].DATAIN
KEY[3] => KEY1[3].DATAIN
CLOCK_50 => CLOCK_50.IN2
HEX3[0] <= BCDtoSevenSegment:znarlyBCD.port1
HEX3[1] <= BCDtoSevenSegment:znarlyBCD.port1
HEX3[2] <= BCDtoSevenSegment:znarlyBCD.port1
HEX3[3] <= BCDtoSevenSegment:znarlyBCD.port1
HEX3[4] <= BCDtoSevenSegment:znarlyBCD.port1
HEX3[5] <= BCDtoSevenSegment:znarlyBCD.port1
HEX3[6] <= BCDtoSevenSegment:znarlyBCD.port1
HEX2[0] <= BCDtoSevenSegment:zoodBCD.port1
HEX2[1] <= BCDtoSevenSegment:zoodBCD.port1
HEX2[2] <= BCDtoSevenSegment:zoodBCD.port1
HEX2[3] <= BCDtoSevenSegment:zoodBCD.port1
HEX2[4] <= BCDtoSevenSegment:zoodBCD.port1
HEX2[5] <= BCDtoSevenSegment:zoodBCD.port1
HEX2[6] <= BCDtoSevenSegment:zoodBCD.port1
HEX1[0] <= BCDtoSevenSegment:roundBCD.port1
HEX1[1] <= BCDtoSevenSegment:roundBCD.port1
HEX1[2] <= BCDtoSevenSegment:roundBCD.port1
HEX1[3] <= BCDtoSevenSegment:roundBCD.port1
HEX1[4] <= BCDtoSevenSegment:roundBCD.port1
HEX1[5] <= BCDtoSevenSegment:roundBCD.port1
HEX1[6] <= BCDtoSevenSegment:roundBCD.port1
HEX0[0] <= BCDtoSevenSegment:gamesBCD.port1
HEX0[1] <= BCDtoSevenSegment:gamesBCD.port1
HEX0[2] <= BCDtoSevenSegment:gamesBCD.port1
HEX0[3] <= BCDtoSevenSegment:gamesBCD.port1
HEX0[4] <= BCDtoSevenSegment:gamesBCD.port1
HEX0[5] <= BCDtoSevenSegment:gamesBCD.port1
HEX0[6] <= BCDtoSevenSegment:gamesBCD.port1
LEDG[-1] <= <GND>
LEDG[0] <= Lab5:labBox.port12
VGA_R[0] <= mastermindVGA:comb_143.port1
VGA_R[1] <= mastermindVGA:comb_143.port1
VGA_R[2] <= mastermindVGA:comb_143.port1
VGA_R[3] <= mastermindVGA:comb_143.port1
VGA_R[4] <= mastermindVGA:comb_143.port1
VGA_R[5] <= mastermindVGA:comb_143.port1
VGA_R[6] <= mastermindVGA:comb_143.port1
VGA_R[7] <= mastermindVGA:comb_143.port1
VGA_G[0] <= mastermindVGA:comb_143.port2
VGA_G[1] <= mastermindVGA:comb_143.port2
VGA_G[2] <= mastermindVGA:comb_143.port2
VGA_G[3] <= mastermindVGA:comb_143.port2
VGA_G[4] <= mastermindVGA:comb_143.port2
VGA_G[5] <= mastermindVGA:comb_143.port2
VGA_G[6] <= mastermindVGA:comb_143.port2
VGA_G[7] <= mastermindVGA:comb_143.port2
VGA_B[0] <= mastermindVGA:comb_143.port3
VGA_B[1] <= mastermindVGA:comb_143.port3
VGA_B[2] <= mastermindVGA:comb_143.port3
VGA_B[3] <= mastermindVGA:comb_143.port3
VGA_B[4] <= mastermindVGA:comb_143.port3
VGA_B[5] <= mastermindVGA:comb_143.port3
VGA_B[6] <= mastermindVGA:comb_143.port3
VGA_B[7] <= mastermindVGA:comb_143.port3
VGA_BLANK_N <= mastermindVGA:comb_143.port4
VGA_CLK <= mastermindVGA:comb_143.port5
VGA_SYNC_N <= mastermindVGA:comb_143.port6
VGA_VS <= mastermindVGA:comb_143.port7
VGA_HS <= mastermindVGA:comb_143.port8


|top|Lab5:labBox
CoinValue[0] => CoinValue[0].IN1
CoinValue[1] => CoinValue[1].IN1
CoinInserted => CoinInserted.IN1
StartGame => StartGame.IN2
Guess[0] => Guess[0].IN2
Guess[1] => Guess[1].IN2
Guess[2] => Guess[2].IN2
Guess[3] => Guess[3].IN2
Guess[4] => Guess[4].IN2
Guess[5] => Guess[5].IN2
Guess[6] => Guess[6].IN2
Guess[7] => Guess[7].IN2
Guess[8] => Guess[8].IN2
Guess[9] => Guess[9].IN2
Guess[10] => Guess[10].IN2
Guess[11] => Guess[11].IN2
GradeIt => GradeIt.IN1
LoadShape[0] => LoadShape[0].IN1
LoadShape[1] => LoadShape[1].IN1
LoadShape[2] => LoadShape[2].IN1
ShapeLocation[0] => ShapeLocation[0].IN1
ShapeLocation[1] => ShapeLocation[1].IN1
LoadShapeNow => LoadShapeNow.IN1
Znarly[0] <= Znarly[0].DB_MAX_OUTPUT_PORT_TYPE
Znarly[1] <= Znarly[1].DB_MAX_OUTPUT_PORT_TYPE
Znarly[2] <= Znarly[2].DB_MAX_OUTPUT_PORT_TYPE
Znarly[3] <= Znarly[3].DB_MAX_OUTPUT_PORT_TYPE
Zood[0] <= guessChecking:guessCheck.port8
Zood[1] <= guessChecking:guessCheck.port8
Zood[2] <= guessChecking:guessCheck.port8
Zood[3] <= guessChecking:guessCheck.port8
RoundNumber[0] <= RoundNumber[0].DB_MAX_OUTPUT_PORT_TYPE
RoundNumber[1] <= RoundNumber[1].DB_MAX_OUTPUT_PORT_TYPE
RoundNumber[2] <= RoundNumber[2].DB_MAX_OUTPUT_PORT_TYPE
RoundNumber[3] <= RoundNumber[3].DB_MAX_OUTPUT_PORT_TYPE
NumGames[0] <= NumGames[0].DB_MAX_OUTPUT_PORT_TYPE
NumGames[1] <= NumGames[1].DB_MAX_OUTPUT_PORT_TYPE
NumGames[2] <= NumGames[2].DB_MAX_OUTPUT_PORT_TYPE
NumGames[3] <= NumGames[3].DB_MAX_OUTPUT_PORT_TYPE
GameWon <= GameWon.DB_MAX_OUTPUT_PORT_TYPE
reset => reset.IN4
clock => clock.IN10
loadNumGames <= change:comb_23.port2
loadGuess <= loadGuess.DB_MAX_OUTPUT_PORT_TYPE
loadZnarlyZood <= doneGrading.DB_MAX_OUTPUT_PORT_TYPE
clearGame <= <GND>
displayMasterPattern <= ongoingGame.DB_MAX_OUTPUT_PORT_TYPE
masterPatternOut[0] <= masterPattern[0].DB_MAX_OUTPUT_PORT_TYPE
masterPatternOut[1] <= masterPattern[1].DB_MAX_OUTPUT_PORT_TYPE
masterPatternOut[2] <= masterPattern[2].DB_MAX_OUTPUT_PORT_TYPE
masterPatternOut[3] <= masterPattern[3].DB_MAX_OUTPUT_PORT_TYPE
masterPatternOut[4] <= masterPattern[4].DB_MAX_OUTPUT_PORT_TYPE
masterPatternOut[5] <= masterPattern[5].DB_MAX_OUTPUT_PORT_TYPE
masterPatternOut[6] <= masterPattern[6].DB_MAX_OUTPUT_PORT_TYPE
masterPatternOut[7] <= masterPattern[7].DB_MAX_OUTPUT_PORT_TYPE
masterPatternOut[8] <= masterPattern[8].DB_MAX_OUTPUT_PORT_TYPE
masterPatternOut[9] <= masterPattern[9].DB_MAX_OUTPUT_PORT_TYPE
masterPatternOut[10] <= masterPattern[10].DB_MAX_OUTPUT_PORT_TYPE
masterPatternOut[11] <= masterPattern[11].DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|gameFSM:game
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
clock => state~1.DATAIN
startGame => ongoingGame.IN1
loadShapeNow => Selector2.IN3
loadShapeNow => Selector5.IN3
loadShapeNow => Selector1.IN2
allShapesLoaded => Selector3.IN3
allShapesLoaded => Selector5.IN1
allShapesLoaded => Selector2.IN1
gameWon => ongoingGame.IN1
NumGames[0] => LessThan0.IN8
NumGames[1] => LessThan0.IN7
NumGames[2] => LessThan0.IN6
NumGames[3] => LessThan0.IN5
RoundNumber[0] => LessThan1.IN8
RoundNumber[1] => LessThan1.IN7
RoundNumber[2] => LessThan1.IN6
RoundNumber[3] => LessThan1.IN5
ongoingGame <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
loadingShape <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
gameStarting <= gameStarting.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|gradeFSM:grade
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
clock => state~1.DATAIN
GradeIt => doneGrading.DATAA
GradeIt => state.DATAA
GradeIt => state.DATAA
doneGrading <= doneGrading.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|change:comb_21
clock => Q[0].CLK
clock => Q[1].CLK
clock => Q[2].CLK
clock => Q[3].CLK
D[0] => Equal0.IN3
D[0] => Q[0].DATAIN
D[1] => Equal0.IN2
D[1] => Q[1].DATAIN
D[2] => Equal0.IN1
D[2] => Q[2].DATAIN
D[3] => Equal0.IN0
D[3] => Q[3].DATAIN
change <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|change:comb_22
clock => Q[0].CLK
clock => Q[1].CLK
clock => Q[2].CLK
clock => Q[3].CLK
clock => Q[4].CLK
clock => Q[5].CLK
clock => Q[6].CLK
clock => Q[7].CLK
clock => Q[8].CLK
clock => Q[9].CLK
clock => Q[10].CLK
clock => Q[11].CLK
D[0] => Equal0.IN11
D[0] => Q[0].DATAIN
D[1] => Equal0.IN10
D[1] => Q[1].DATAIN
D[2] => Equal0.IN9
D[2] => Q[2].DATAIN
D[3] => Equal0.IN8
D[3] => Q[3].DATAIN
D[4] => Equal0.IN7
D[4] => Q[4].DATAIN
D[5] => Equal0.IN6
D[5] => Q[5].DATAIN
D[6] => Equal0.IN5
D[6] => Q[6].DATAIN
D[7] => Equal0.IN4
D[7] => Q[7].DATAIN
D[8] => Equal0.IN3
D[8] => Q[8].DATAIN
D[9] => Equal0.IN2
D[9] => Q[9].DATAIN
D[10] => Equal0.IN1
D[10] => Q[10].DATAIN
D[11] => Equal0.IN0
D[11] => Q[11].DATAIN
change <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|change:comb_23
clock => Q[0].CLK
D[0] => change.IN1
D[0] => Q[0].DATAIN
change <= change.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|myCoinFSM:mydesign
CoinValue[0] => Equal0.IN0
CoinValue[0] => Equal1.IN1
CoinValue[0] => Equal2.IN1
CoinValue[1] => Equal0.IN1
CoinValue[1] => Equal1.IN0
CoinValue[1] => Equal2.IN0
drop <= drop.DB_MAX_OUTPUT_PORT_TYPE
clock => state[0].CLK
clock => state[1].CLK
clock => state[2].CLK
clock => state[3].CLK
reset_N => state[0].ACLR
reset_N => state[1].ACLR
reset_N => state[2].ACLR
reset_N => state[3].ACLR
coinInserted => always1.IN1
coinInserted => always1.IN1
coinInserted => always1.IN1
coinInserted => Selector0.IN12
coinInserted => Selector0.IN13
coinInserted => Selector0.IN14
coinInserted => Selector0.IN15
coinInserted => Selector0.IN16
coinInserted => Selector0.IN17
coinInserted => Selector0.IN18
coinInserted => Selector0.IN19
coinInserted => drop.DATAB


|top|Lab5:labBox|gameCounter:gameCount
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
en => Q[0]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|counter:roundCounter
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|loadMasterPattern:loadMaster
LoadShape[0] => inputMaster.DATAB
LoadShape[0] => inputMaster.DATAB
LoadShape[0] => inputMaster.DATAB
LoadShape[0] => inputMaster.DATAB
LoadShape[1] => inputMaster.DATAB
LoadShape[1] => inputMaster.DATAB
LoadShape[1] => inputMaster.DATAB
LoadShape[1] => inputMaster.DATAB
LoadShape[2] => inputMaster.DATAB
LoadShape[2] => inputMaster.DATAB
LoadShape[2] => inputMaster.DATAB
LoadShape[2] => inputMaster.DATAB
ShapeLocation[0] => Decoder0.IN1
ShapeLocation[0] => Decoder1.IN1
ShapeLocation[0] => Decoder2.IN1
ShapeLocation[0] => Decoder3.IN1
ShapeLocation[0] => Decoder4.IN1
ShapeLocation[0] => Decoder5.IN1
ShapeLocation[0] => Decoder6.IN1
ShapeLocation[0] => Decoder7.IN1
ShapeLocation[0] => Decoder8.IN1
ShapeLocation[0] => Decoder9.IN1
ShapeLocation[0] => Decoder10.IN1
ShapeLocation[0] => Decoder11.IN1
ShapeLocation[1] => Decoder0.IN0
ShapeLocation[1] => Decoder1.IN0
ShapeLocation[1] => Decoder2.IN0
ShapeLocation[1] => Decoder3.IN0
ShapeLocation[1] => Decoder4.IN0
ShapeLocation[1] => Decoder5.IN0
ShapeLocation[1] => Decoder6.IN0
ShapeLocation[1] => Decoder7.IN0
ShapeLocation[1] => Decoder8.IN0
ShapeLocation[1] => Decoder9.IN0
ShapeLocation[1] => Decoder10.IN0
ShapeLocation[1] => Decoder11.IN0
loadingShape => loadingShape.IN1
startGame => startGame.IN1
clock => clock.IN1
masterPattern[0] <= masterPattern[0].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[1] <= masterPattern[1].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[2] <= masterPattern[2].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[3] <= masterPattern[3].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[4] <= masterPattern[4].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[5] <= masterPattern[5].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[6] <= masterPattern[6].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[7] <= masterPattern[7].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[8] <= masterPattern[8].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[9] <= masterPattern[9].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[10] <= masterPattern[10].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[11] <= masterPattern[11].DB_MAX_OUTPUT_PORT_TYPE
masterLoaded <= masterLoaded.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|loadMasterPattern:loadMaster|Register:mastPatt
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clear => Q[0]~reg0.ACLR
clear => Q[1]~reg0.ACLR
clear => Q[2]~reg0.ACLR
clear => Q[3]~reg0.ACLR
clear => Q[4]~reg0.ACLR
clear => Q[5]~reg0.ACLR
clear => Q[6]~reg0.ACLR
clear => Q[7]~reg0.ACLR
clear => Q[8]~reg0.ACLR
clear => Q[9]~reg0.ACLR
clear => Q[10]~reg0.ACLR
clear => Q[11]~reg0.ACLR
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|loadMasterPattern:loadMaster|sliceInput:slice
in[0] => out0[0].DATAIN
in[1] => out0[1].DATAIN
in[2] => out0[2].DATAIN
in[3] => out1[0].DATAIN
in[4] => out1[1].DATAIN
in[5] => out1[2].DATAIN
in[6] => out2[0].DATAIN
in[7] => out2[1].DATAIN
in[8] => out2[2].DATAIN
in[9] => out3[0].DATAIN
in[10] => out3[1].DATAIN
in[11] => out3[2].DATAIN
out3[0] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out1[0] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out0[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|guessChecking:guessCheck
ongoingGame => ongoingGame.IN1
areRoundsLeft => en.IN0
loadingShape => en.IN1
clock => clock.IN1
doneGrading => ~NO_FANOUT~
guess[0] => guess[0].IN2
guess[1] => guess[1].IN2
guess[2] => guess[2].IN2
guess[3] => guess[3].IN2
guess[4] => guess[4].IN2
guess[5] => guess[5].IN2
guess[6] => guess[6].IN2
guess[7] => guess[7].IN2
guess[8] => guess[8].IN2
guess[9] => guess[9].IN2
guess[10] => guess[10].IN2
guess[11] => guess[11].IN2
masterPattern[0] => masterPattern[0].IN2
masterPattern[1] => masterPattern[1].IN2
masterPattern[2] => masterPattern[2].IN2
masterPattern[3] => masterPattern[3].IN2
masterPattern[4] => masterPattern[4].IN2
masterPattern[5] => masterPattern[5].IN2
masterPattern[6] => masterPattern[6].IN2
masterPattern[7] => masterPattern[7].IN2
masterPattern[8] => masterPattern[8].IN2
masterPattern[9] => masterPattern[9].IN2
masterPattern[10] => masterPattern[10].IN2
masterPattern[11] => masterPattern[11].IN2
ZnarlyCount[0] <= ZnarlyCount[0].DB_MAX_OUTPUT_PORT_TYPE
ZnarlyCount[1] <= ZnarlyCount[1].DB_MAX_OUTPUT_PORT_TYPE
ZnarlyCount[2] <= ZnarlyCount[2].DB_MAX_OUTPUT_PORT_TYPE
ZnarlyCount[3] <= ZnarlyCount[3].DB_MAX_OUTPUT_PORT_TYPE
ZoodCount[0] <= count4bitsZood:cnt1.port2
ZoodCount[1] <= count4bitsZood:cnt1.port2
ZoodCount[2] <= count4bitsZood:cnt1.port2
ZoodCount[3] <= count4bitsZood:cnt1.port2
GameWon <= GameWon.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|guessChecking:guessCheck|checkForZnarly:checkZnarly
masterPattern[0] => masterPattern[0].IN1
masterPattern[1] => masterPattern[1].IN1
masterPattern[2] => masterPattern[2].IN1
masterPattern[3] => masterPattern[3].IN1
masterPattern[4] => masterPattern[4].IN1
masterPattern[5] => masterPattern[5].IN1
masterPattern[6] => masterPattern[6].IN1
masterPattern[7] => masterPattern[7].IN1
masterPattern[8] => masterPattern[8].IN1
masterPattern[9] => masterPattern[9].IN1
masterPattern[10] => masterPattern[10].IN1
masterPattern[11] => masterPattern[11].IN1
Guess[0] => Guess[0].IN1
Guess[1] => Guess[1].IN1
Guess[2] => Guess[2].IN1
Guess[3] => Guess[3].IN1
Guess[4] => Guess[4].IN1
Guess[5] => Guess[5].IN1
Guess[6] => Guess[6].IN1
Guess[7] => Guess[7].IN1
Guess[8] => Guess[8].IN1
Guess[9] => Guess[9].IN1
Guess[10] => Guess[10].IN1
Guess[11] => Guess[11].IN1
Znarly[0] <= Znarly.DB_MAX_OUTPUT_PORT_TYPE
Znarly[1] <= Znarly.DB_MAX_OUTPUT_PORT_TYPE
Znarly[2] <= Znarly.DB_MAX_OUTPUT_PORT_TYPE
Znarly[3] <= Znarly.DB_MAX_OUTPUT_PORT_TYPE
en => Znarly.OUTPUTSELECT
en => Znarly.OUTPUTSELECT
en => Znarly.OUTPUTSELECT
en => Znarly.OUTPUTSELECT


|top|Lab5:labBox|guessChecking:guessCheck|checkForZnarly:checkZnarly|sliceInput:masterSlice
in[0] => out0[0].DATAIN
in[1] => out0[1].DATAIN
in[2] => out0[2].DATAIN
in[3] => out1[0].DATAIN
in[4] => out1[1].DATAIN
in[5] => out1[2].DATAIN
in[6] => out2[0].DATAIN
in[7] => out2[1].DATAIN
in[8] => out2[2].DATAIN
in[9] => out3[0].DATAIN
in[10] => out3[1].DATAIN
in[11] => out3[2].DATAIN
out3[0] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out1[0] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out0[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|guessChecking:guessCheck|checkForZnarly:checkZnarly|sliceInput:guessSlice
in[0] => out0[0].DATAIN
in[1] => out0[1].DATAIN
in[2] => out0[2].DATAIN
in[3] => out1[0].DATAIN
in[4] => out1[1].DATAIN
in[5] => out1[2].DATAIN
in[6] => out2[0].DATAIN
in[7] => out2[1].DATAIN
in[8] => out2[2].DATAIN
in[9] => out3[0].DATAIN
in[10] => out3[1].DATAIN
in[11] => out3[2].DATAIN
out3[0] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out1[0] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out0[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|guessChecking:guessCheck|checkForZood:checkForZood
masterPattern[0] => masterPattern[0].IN1
masterPattern[1] => masterPattern[1].IN1
masterPattern[2] => masterPattern[2].IN1
masterPattern[3] => masterPattern[3].IN1
masterPattern[4] => masterPattern[4].IN1
masterPattern[5] => masterPattern[5].IN1
masterPattern[6] => masterPattern[6].IN1
masterPattern[7] => masterPattern[7].IN1
masterPattern[8] => masterPattern[8].IN1
masterPattern[9] => masterPattern[9].IN1
masterPattern[10] => masterPattern[10].IN1
masterPattern[11] => masterPattern[11].IN1
guess[0] => guess[0].IN1
guess[1] => guess[1].IN1
guess[2] => guess[2].IN1
guess[3] => guess[3].IN1
guess[4] => guess[4].IN1
guess[5] => guess[5].IN1
guess[6] => guess[6].IN1
guess[7] => guess[7].IN1
guess[8] => guess[8].IN1
guess[9] => guess[9].IN1
guess[10] => guess[10].IN1
guess[11] => guess[11].IN1
clock => ~NO_FANOUT~
Zood[0] <= used0.DB_MAX_OUTPUT_PORT_TYPE
Zood[1] <= used1.DB_MAX_OUTPUT_PORT_TYPE
Zood[2] <= used2.DB_MAX_OUTPUT_PORT_TYPE
Zood[3] <= used3.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|guessChecking:guessCheck|checkForZood:checkForZood|sliceInput:slice
in[0] => out0[0].DATAIN
in[1] => out0[1].DATAIN
in[2] => out0[2].DATAIN
in[3] => out1[0].DATAIN
in[4] => out1[1].DATAIN
in[5] => out1[2].DATAIN
in[6] => out2[0].DATAIN
in[7] => out2[1].DATAIN
in[8] => out2[2].DATAIN
in[9] => out3[0].DATAIN
in[10] => out3[1].DATAIN
in[11] => out3[2].DATAIN
out3[0] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out1[0] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out0[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|guessChecking:guessCheck|checkForZood:checkForZood|sliceInput:slice2
in[0] => out0[0].DATAIN
in[1] => out0[1].DATAIN
in[2] => out0[2].DATAIN
in[3] => out1[0].DATAIN
in[4] => out1[1].DATAIN
in[5] => out1[2].DATAIN
in[6] => out2[0].DATAIN
in[7] => out2[1].DATAIN
in[8] => out2[2].DATAIN
in[9] => out3[0].DATAIN
in[10] => out3[1].DATAIN
in[11] => out3[2].DATAIN
out3[0] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out1[0] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out0[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|guessChecking:guessCheck|count4bitsZood:cnt1
in[0] => Add2.IN6
in[1] => Add1.IN4
in[2] => Add0.IN2
in[3] => Add0.IN1
ZnarlyCount[0] => Add3.IN8
ZnarlyCount[1] => Add3.IN7
ZnarlyCount[2] => Add3.IN6
ZnarlyCount[3] => Add3.IN5
out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab5:labBox|guessChecking:guessCheck|count4bits:cnt2
in[0] => Add2.IN6
in[1] => Add1.IN4
in[2] => Add0.IN2
in[3] => Add0.IN1
out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|top|BCDtoSevenSegment:znarlyBCD
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|BCDtoSevenSegment:zoodBCD
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|BCDtoSevenSegment:roundBCD
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|BCDtoSevenSegment:gamesBCD
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143
CLOCK_50 => registerAZ:numGamesReg.clk
CLOCK_50 => memZood[0][0].CLK
CLOCK_50 => memZood[0][1].CLK
CLOCK_50 => memZood[0][2].CLK
CLOCK_50 => memZood[0][3].CLK
CLOCK_50 => memZood[1][0].CLK
CLOCK_50 => memZood[1][1].CLK
CLOCK_50 => memZood[1][2].CLK
CLOCK_50 => memZood[1][3].CLK
CLOCK_50 => memZood[2][0].CLK
CLOCK_50 => memZood[2][1].CLK
CLOCK_50 => memZood[2][2].CLK
CLOCK_50 => memZood[2][3].CLK
CLOCK_50 => memZood[3][0].CLK
CLOCK_50 => memZood[3][1].CLK
CLOCK_50 => memZood[3][2].CLK
CLOCK_50 => memZood[3][3].CLK
CLOCK_50 => memZood[4][0].CLK
CLOCK_50 => memZood[4][1].CLK
CLOCK_50 => memZood[4][2].CLK
CLOCK_50 => memZood[4][3].CLK
CLOCK_50 => memZood[5][0].CLK
CLOCK_50 => memZood[5][1].CLK
CLOCK_50 => memZood[5][2].CLK
CLOCK_50 => memZood[5][3].CLK
CLOCK_50 => memZood[6][0].CLK
CLOCK_50 => memZood[6][1].CLK
CLOCK_50 => memZood[6][2].CLK
CLOCK_50 => memZood[6][3].CLK
CLOCK_50 => memZood[7][0].CLK
CLOCK_50 => memZood[7][1].CLK
CLOCK_50 => memZood[7][2].CLK
CLOCK_50 => memZood[7][3].CLK
CLOCK_50 => memZnarly[0][0].CLK
CLOCK_50 => memZnarly[0][1].CLK
CLOCK_50 => memZnarly[0][2].CLK
CLOCK_50 => memZnarly[0][3].CLK
CLOCK_50 => memZnarly[1][0].CLK
CLOCK_50 => memZnarly[1][1].CLK
CLOCK_50 => memZnarly[1][2].CLK
CLOCK_50 => memZnarly[1][3].CLK
CLOCK_50 => memZnarly[2][0].CLK
CLOCK_50 => memZnarly[2][1].CLK
CLOCK_50 => memZnarly[2][2].CLK
CLOCK_50 => memZnarly[2][3].CLK
CLOCK_50 => memZnarly[3][0].CLK
CLOCK_50 => memZnarly[3][1].CLK
CLOCK_50 => memZnarly[3][2].CLK
CLOCK_50 => memZnarly[3][3].CLK
CLOCK_50 => memZnarly[4][0].CLK
CLOCK_50 => memZnarly[4][1].CLK
CLOCK_50 => memZnarly[4][2].CLK
CLOCK_50 => memZnarly[4][3].CLK
CLOCK_50 => memZnarly[5][0].CLK
CLOCK_50 => memZnarly[5][1].CLK
CLOCK_50 => memZnarly[5][2].CLK
CLOCK_50 => memZnarly[5][3].CLK
CLOCK_50 => memZnarly[6][0].CLK
CLOCK_50 => memZnarly[6][1].CLK
CLOCK_50 => memZnarly[6][2].CLK
CLOCK_50 => memZnarly[6][3].CLK
CLOCK_50 => memZnarly[7][0].CLK
CLOCK_50 => memZnarly[7][1].CLK
CLOCK_50 => memZnarly[7][2].CLK
CLOCK_50 => memZnarly[7][3].CLK
CLOCK_50 => memGuess[0][0][0].CLK
CLOCK_50 => memGuess[0][0][1].CLK
CLOCK_50 => memGuess[0][0][2].CLK
CLOCK_50 => memGuess[0][1][0].CLK
CLOCK_50 => memGuess[0][1][1].CLK
CLOCK_50 => memGuess[0][1][2].CLK
CLOCK_50 => memGuess[0][2][0].CLK
CLOCK_50 => memGuess[0][2][1].CLK
CLOCK_50 => memGuess[0][2][2].CLK
CLOCK_50 => memGuess[0][3][0].CLK
CLOCK_50 => memGuess[0][3][1].CLK
CLOCK_50 => memGuess[0][3][2].CLK
CLOCK_50 => memGuess[1][0][0].CLK
CLOCK_50 => memGuess[1][0][1].CLK
CLOCK_50 => memGuess[1][0][2].CLK
CLOCK_50 => memGuess[1][1][0].CLK
CLOCK_50 => memGuess[1][1][1].CLK
CLOCK_50 => memGuess[1][1][2].CLK
CLOCK_50 => memGuess[1][2][0].CLK
CLOCK_50 => memGuess[1][2][1].CLK
CLOCK_50 => memGuess[1][2][2].CLK
CLOCK_50 => memGuess[1][3][0].CLK
CLOCK_50 => memGuess[1][3][1].CLK
CLOCK_50 => memGuess[1][3][2].CLK
CLOCK_50 => memGuess[2][0][0].CLK
CLOCK_50 => memGuess[2][0][1].CLK
CLOCK_50 => memGuess[2][0][2].CLK
CLOCK_50 => memGuess[2][1][0].CLK
CLOCK_50 => memGuess[2][1][1].CLK
CLOCK_50 => memGuess[2][1][2].CLK
CLOCK_50 => memGuess[2][2][0].CLK
CLOCK_50 => memGuess[2][2][1].CLK
CLOCK_50 => memGuess[2][2][2].CLK
CLOCK_50 => memGuess[2][3][0].CLK
CLOCK_50 => memGuess[2][3][1].CLK
CLOCK_50 => memGuess[2][3][2].CLK
CLOCK_50 => memGuess[3][0][0].CLK
CLOCK_50 => memGuess[3][0][1].CLK
CLOCK_50 => memGuess[3][0][2].CLK
CLOCK_50 => memGuess[3][1][0].CLK
CLOCK_50 => memGuess[3][1][1].CLK
CLOCK_50 => memGuess[3][1][2].CLK
CLOCK_50 => memGuess[3][2][0].CLK
CLOCK_50 => memGuess[3][2][1].CLK
CLOCK_50 => memGuess[3][2][2].CLK
CLOCK_50 => memGuess[3][3][0].CLK
CLOCK_50 => memGuess[3][3][1].CLK
CLOCK_50 => memGuess[3][3][2].CLK
CLOCK_50 => memGuess[4][0][0].CLK
CLOCK_50 => memGuess[4][0][1].CLK
CLOCK_50 => memGuess[4][0][2].CLK
CLOCK_50 => memGuess[4][1][0].CLK
CLOCK_50 => memGuess[4][1][1].CLK
CLOCK_50 => memGuess[4][1][2].CLK
CLOCK_50 => memGuess[4][2][0].CLK
CLOCK_50 => memGuess[4][2][1].CLK
CLOCK_50 => memGuess[4][2][2].CLK
CLOCK_50 => memGuess[4][3][0].CLK
CLOCK_50 => memGuess[4][3][1].CLK
CLOCK_50 => memGuess[4][3][2].CLK
CLOCK_50 => memGuess[5][0][0].CLK
CLOCK_50 => memGuess[5][0][1].CLK
CLOCK_50 => memGuess[5][0][2].CLK
CLOCK_50 => memGuess[5][1][0].CLK
CLOCK_50 => memGuess[5][1][1].CLK
CLOCK_50 => memGuess[5][1][2].CLK
CLOCK_50 => memGuess[5][2][0].CLK
CLOCK_50 => memGuess[5][2][1].CLK
CLOCK_50 => memGuess[5][2][2].CLK
CLOCK_50 => memGuess[5][3][0].CLK
CLOCK_50 => memGuess[5][3][1].CLK
CLOCK_50 => memGuess[5][3][2].CLK
CLOCK_50 => memGuess[6][0][0].CLK
CLOCK_50 => memGuess[6][0][1].CLK
CLOCK_50 => memGuess[6][0][2].CLK
CLOCK_50 => memGuess[6][1][0].CLK
CLOCK_50 => memGuess[6][1][1].CLK
CLOCK_50 => memGuess[6][1][2].CLK
CLOCK_50 => memGuess[6][2][0].CLK
CLOCK_50 => memGuess[6][2][1].CLK
CLOCK_50 => memGuess[6][2][2].CLK
CLOCK_50 => memGuess[6][3][0].CLK
CLOCK_50 => memGuess[6][3][1].CLK
CLOCK_50 => memGuess[6][3][2].CLK
CLOCK_50 => memGuess[7][0][0].CLK
CLOCK_50 => memGuess[7][0][1].CLK
CLOCK_50 => memGuess[7][0][2].CLK
CLOCK_50 => memGuess[7][1][0].CLK
CLOCK_50 => memGuess[7][1][1].CLK
CLOCK_50 => memGuess[7][1][2].CLK
CLOCK_50 => memGuess[7][2][0].CLK
CLOCK_50 => memGuess[7][2][1].CLK
CLOCK_50 => memGuess[7][2][2].CLK
CLOCK_50 => memGuess[7][3][0].CLK
CLOCK_50 => memGuess[7][3][1].CLK
CLOCK_50 => memGuess[7][3][2].CLK
CLOCK_50 => vga:vgaCounter.CLOCK_50
CLOCK_50 => VGA_CLK.DATAIN
VGA_R[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= vga:vgaCounter.blank
VGA_CLK <= CLOCK_50.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>
VGA_VS <= vga:vgaCounter.VS
VGA_HS <= vga:vgaCounter.HS
numGames[0] => registerAZ:numGamesReg.D[0]
numGames[1] => registerAZ:numGamesReg.D[1]
numGames[2] => registerAZ:numGamesReg.D[2]
numGames[3] => registerAZ:numGamesReg.D[3]
loadNumGames => registerAZ:numGamesReg.en
roundNumber[0] => Decoder0.IN2
roundNumber[1] => Decoder0.IN1
roundNumber[2] => Decoder0.IN0
roundNumber[3] => LessThan0.IN2
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
clearGame => registerAZ:numGamesReg.clr
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
masterPattern[0] => Mux2.IN3
masterPattern[1] => Mux1.IN3
masterPattern[2] => Mux0.IN3
masterPattern[3] => Mux2.IN2
masterPattern[4] => Mux1.IN2
masterPattern[5] => Mux0.IN2
masterPattern[6] => Mux2.IN1
masterPattern[7] => Mux1.IN1
masterPattern[8] => Mux0.IN1
masterPattern[9] => Mux2.IN0
masterPattern[10] => Mux1.IN0
masterPattern[11] => Mux0.IN0
displayMasterPattern => always2.IN1
reset => vga:vgaCounter.reset
reset => registerAZ:numGamesReg.reset
reset => memZood[0][0].ACLR
reset => memZood[0][1].ACLR
reset => memZood[0][2].ACLR
reset => memZood[0][3].ACLR
reset => memZood[1][0].ACLR
reset => memZood[1][1].ACLR
reset => memZood[1][2].ACLR
reset => memZood[1][3].ACLR
reset => memZood[2][0].ACLR
reset => memZood[2][1].ACLR
reset => memZood[2][2].ACLR
reset => memZood[2][3].ACLR
reset => memZood[3][0].ACLR
reset => memZood[3][1].ACLR
reset => memZood[3][2].ACLR
reset => memZood[3][3].ACLR
reset => memZood[4][0].ACLR
reset => memZood[4][1].ACLR
reset => memZood[4][2].ACLR
reset => memZood[4][3].ACLR
reset => memZood[5][0].ACLR
reset => memZood[5][1].ACLR
reset => memZood[5][2].ACLR
reset => memZood[5][3].ACLR
reset => memZood[6][0].ACLR
reset => memZood[6][1].ACLR
reset => memZood[6][2].ACLR
reset => memZood[6][3].ACLR
reset => memZood[7][0].ACLR
reset => memZood[7][1].ACLR
reset => memZood[7][2].ACLR
reset => memZood[7][3].ACLR
reset => memZnarly[0][0].ACLR
reset => memZnarly[0][1].ACLR
reset => memZnarly[0][2].ACLR
reset => memZnarly[0][3].ACLR
reset => memZnarly[1][0].ACLR
reset => memZnarly[1][1].ACLR
reset => memZnarly[1][2].ACLR
reset => memZnarly[1][3].ACLR
reset => memZnarly[2][0].ACLR
reset => memZnarly[2][1].ACLR
reset => memZnarly[2][2].ACLR
reset => memZnarly[2][3].ACLR
reset => memZnarly[3][0].ACLR
reset => memZnarly[3][1].ACLR
reset => memZnarly[3][2].ACLR
reset => memZnarly[3][3].ACLR
reset => memZnarly[4][0].ACLR
reset => memZnarly[4][1].ACLR
reset => memZnarly[4][2].ACLR
reset => memZnarly[4][3].ACLR
reset => memZnarly[5][0].ACLR
reset => memZnarly[5][1].ACLR
reset => memZnarly[5][2].ACLR
reset => memZnarly[5][3].ACLR
reset => memZnarly[6][0].ACLR
reset => memZnarly[6][1].ACLR
reset => memZnarly[6][2].ACLR
reset => memZnarly[6][3].ACLR
reset => memZnarly[7][0].ACLR
reset => memZnarly[7][1].ACLR
reset => memZnarly[7][2].ACLR
reset => memZnarly[7][3].ACLR
reset => memGuess[0][0][0].ACLR
reset => memGuess[0][0][1].ACLR
reset => memGuess[0][0][2].ACLR
reset => memGuess[0][1][0].ACLR
reset => memGuess[0][1][1].ACLR
reset => memGuess[0][1][2].ACLR
reset => memGuess[0][2][0].ACLR
reset => memGuess[0][2][1].ACLR
reset => memGuess[0][2][2].ACLR
reset => memGuess[0][3][0].ACLR
reset => memGuess[0][3][1].ACLR
reset => memGuess[0][3][2].ACLR
reset => memGuess[1][0][0].ACLR
reset => memGuess[1][0][1].ACLR
reset => memGuess[1][0][2].ACLR
reset => memGuess[1][1][0].ACLR
reset => memGuess[1][1][1].ACLR
reset => memGuess[1][1][2].ACLR
reset => memGuess[1][2][0].ACLR
reset => memGuess[1][2][1].ACLR
reset => memGuess[1][2][2].ACLR
reset => memGuess[1][3][0].ACLR
reset => memGuess[1][3][1].ACLR
reset => memGuess[1][3][2].ACLR
reset => memGuess[2][0][0].ACLR
reset => memGuess[2][0][1].ACLR
reset => memGuess[2][0][2].ACLR
reset => memGuess[2][1][0].ACLR
reset => memGuess[2][1][1].ACLR
reset => memGuess[2][1][2].ACLR
reset => memGuess[2][2][0].ACLR
reset => memGuess[2][2][1].ACLR
reset => memGuess[2][2][2].ACLR
reset => memGuess[2][3][0].ACLR
reset => memGuess[2][3][1].ACLR
reset => memGuess[2][3][2].ACLR
reset => memGuess[3][0][0].ACLR
reset => memGuess[3][0][1].ACLR
reset => memGuess[3][0][2].ACLR
reset => memGuess[3][1][0].ACLR
reset => memGuess[3][1][1].ACLR
reset => memGuess[3][1][2].ACLR
reset => memGuess[3][2][0].ACLR
reset => memGuess[3][2][1].ACLR
reset => memGuess[3][2][2].ACLR
reset => memGuess[3][3][0].ACLR
reset => memGuess[3][3][1].ACLR
reset => memGuess[3][3][2].ACLR
reset => memGuess[4][0][0].ACLR
reset => memGuess[4][0][1].ACLR
reset => memGuess[4][0][2].ACLR
reset => memGuess[4][1][0].ACLR
reset => memGuess[4][1][1].ACLR
reset => memGuess[4][1][2].ACLR
reset => memGuess[4][2][0].ACLR
reset => memGuess[4][2][1].ACLR
reset => memGuess[4][2][2].ACLR
reset => memGuess[4][3][0].ACLR
reset => memGuess[4][3][1].ACLR
reset => memGuess[4][3][2].ACLR
reset => memGuess[5][0][0].ACLR
reset => memGuess[5][0][1].ACLR
reset => memGuess[5][0][2].ACLR
reset => memGuess[5][1][0].ACLR
reset => memGuess[5][1][1].ACLR
reset => memGuess[5][1][2].ACLR
reset => memGuess[5][2][0].ACLR
reset => memGuess[5][2][1].ACLR
reset => memGuess[5][2][2].ACLR
reset => memGuess[5][3][0].ACLR
reset => memGuess[5][3][1].ACLR
reset => memGuess[5][3][2].ACLR
reset => memGuess[6][0][0].ACLR
reset => memGuess[6][0][1].ACLR
reset => memGuess[6][0][2].ACLR
reset => memGuess[6][1][0].ACLR
reset => memGuess[6][1][1].ACLR
reset => memGuess[6][1][2].ACLR
reset => memGuess[6][2][0].ACLR
reset => memGuess[6][2][1].ACLR
reset => memGuess[6][2][2].ACLR
reset => memGuess[6][3][0].ACLR
reset => memGuess[6][3][1].ACLR
reset => memGuess[6][3][2].ACLR
reset => memGuess[7][0][0].ACLR
reset => memGuess[7][0][1].ACLR
reset => memGuess[7][0][2].ACLR
reset => memGuess[7][1][0].ACLR
reset => memGuess[7][1][1].ACLR
reset => memGuess[7][1][2].ACLR
reset => memGuess[7][2][0].ACLR
reset => memGuess[7][2][1].ACLR
reset => memGuess[7][2][2].ACLR
reset => memGuess[7][3][0].ACLR
reset => memGuess[7][3][1].ACLR
reset => memGuess[7][3][2].ACLR


|top|mastermindVGA:comb_143|vga:vgaCounter
row[0] <= simple_counter:row_counter.Q
row[1] <= simple_counter:row_counter.Q
row[2] <= simple_counter:row_counter.Q
row[3] <= simple_counter:row_counter.Q
row[4] <= simple_counter:row_counter.Q
row[5] <= simple_counter:row_counter.Q
row[6] <= simple_counter:row_counter.Q
row[7] <= simple_counter:row_counter.Q
row[8] <= simple_counter:row_counter.Q
row[9] <= simple_counter:row_counter.Q
col[0] <= simple_counter:col_counter.Q
col[1] <= simple_counter:col_counter.Q
col[2] <= simple_counter:col_counter.Q
col[3] <= simple_counter:col_counter.Q
col[4] <= simple_counter:col_counter.Q
col[5] <= simple_counter:col_counter.Q
col[6] <= simple_counter:col_counter.Q
col[7] <= simple_counter:col_counter.Q
col[8] <= simple_counter:col_counter.Q
col[9] <= simple_counter:col_counter.Q
HS <= HS.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS.DB_MAX_OUTPUT_PORT_TYPE
blank <= blank.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2


|top|mastermindVGA:comb_143|vga:vgaCounter|simple_counter:row_counter
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR


|top|mastermindVGA:comb_143|vga:vgaCounter|simple_counter:col_counter
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR


|top|mastermindVGA:comb_143|registerAZ:numGamesReg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR


|top|mastermindVGA:comb_143|range_check:gameFieldX
val[0] => LessThan0.IN10
val[0] => LessThan1.IN10
val[1] => LessThan0.IN9
val[1] => LessThan1.IN9
val[2] => LessThan0.IN8
val[2] => LessThan1.IN8
val[3] => LessThan0.IN7
val[3] => LessThan1.IN7
val[4] => LessThan0.IN6
val[4] => LessThan1.IN6
val[5] => LessThan0.IN5
val[5] => LessThan1.IN5
val[6] => LessThan0.IN4
val[6] => LessThan1.IN4
val[7] => LessThan0.IN3
val[7] => LessThan1.IN3
val[8] => LessThan0.IN2
val[8] => LessThan1.IN2
val[9] => LessThan0.IN1
val[9] => LessThan1.IN1
low[0] => LessThan0.IN20
low[1] => LessThan0.IN19
low[2] => LessThan0.IN18
low[3] => LessThan0.IN17
low[4] => LessThan0.IN16
low[5] => LessThan0.IN15
low[6] => LessThan0.IN14
low[7] => LessThan0.IN13
low[8] => LessThan0.IN12
low[9] => LessThan0.IN11
high[0] => LessThan1.IN20
high[1] => LessThan1.IN19
high[2] => LessThan1.IN18
high[3] => LessThan1.IN17
high[4] => LessThan1.IN16
high[5] => LessThan1.IN15
high[6] => LessThan1.IN14
high[7] => LessThan1.IN13
high[8] => LessThan1.IN12
high[9] => LessThan1.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|range_check:gameFieldY
val[0] => LessThan0.IN10
val[0] => LessThan1.IN10
val[1] => LessThan0.IN9
val[1] => LessThan1.IN9
val[2] => LessThan0.IN8
val[2] => LessThan1.IN8
val[3] => LessThan0.IN7
val[3] => LessThan1.IN7
val[4] => LessThan0.IN6
val[4] => LessThan1.IN6
val[5] => LessThan0.IN5
val[5] => LessThan1.IN5
val[6] => LessThan0.IN4
val[6] => LessThan1.IN4
val[7] => LessThan0.IN3
val[7] => LessThan1.IN3
val[8] => LessThan0.IN2
val[8] => LessThan1.IN2
val[9] => LessThan0.IN1
val[9] => LessThan1.IN1
low[0] => LessThan0.IN20
low[1] => LessThan0.IN19
low[2] => LessThan0.IN18
low[3] => LessThan0.IN17
low[4] => LessThan0.IN16
low[5] => LessThan0.IN15
low[6] => LessThan0.IN14
low[7] => LessThan0.IN13
low[8] => LessThan0.IN12
low[9] => LessThan0.IN11
high[0] => LessThan1.IN20
high[1] => LessThan1.IN19
high[2] => LessThan1.IN18
high[3] => LessThan1.IN17
high[4] => LessThan1.IN16
high[5] => LessThan1.IN15
high[6] => LessThan1.IN14
high[7] => LessThan1.IN13
high[8] => LessThan1.IN12
high[9] => LessThan1.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer
inNum <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
x[0] => x[0].IN7
x[1] => x[1].IN7
x[2] => x[2].IN7
x[3] => x[3].IN7
x[4] => x[4].IN7
x[5] => x[5].IN7
x[6] => x[6].IN7
x[7] => x[7].IN7
x[8] => x[8].IN7
x[9] => x[9].IN7
y[0] => y[0].IN7
y[1] => y[1].IN7
y[2] => y[2].IN7
y[3] => y[3].IN7
y[4] => y[4].IN7
y[5] => y[5].IN7
y[6] => y[6].IN7
y[7] => y[7].IN7
y[8] => y[8].IN7
y[9] => y[9].IN7
posX[0] => posX[0].IN7
posX[1] => posX[1].IN2
posX[2] => Add0.IN17
posX[2] => Add3.IN16
posX[2] => Add6.IN16
posX[2] => Add9.IN17
posX[2] => Add12.IN17
posX[2] => Add15.IN17
posX[2] => Add17.IN17
posX[3] => Add0.IN16
posX[3] => Add3.IN15
posX[3] => Add6.IN15
posX[3] => Add9.IN16
posX[3] => Add12.IN16
posX[3] => Add15.IN16
posX[3] => Add17.IN16
posX[4] => Add0.IN15
posX[4] => Add3.IN14
posX[4] => Add6.IN14
posX[4] => Add9.IN15
posX[4] => Add12.IN15
posX[4] => Add15.IN15
posX[4] => Add17.IN15
posX[5] => Add0.IN14
posX[5] => Add2.IN10
posX[5] => Add5.IN10
posX[5] => Add9.IN14
posX[5] => Add12.IN14
posX[5] => Add15.IN14
posX[5] => Add17.IN14
posX[6] => Add0.IN13
posX[6] => Add2.IN9
posX[6] => Add5.IN9
posX[6] => Add9.IN13
posX[6] => Add12.IN13
posX[6] => Add15.IN13
posX[6] => Add17.IN13
posX[7] => Add0.IN12
posX[7] => Add2.IN8
posX[7] => Add5.IN8
posX[7] => Add9.IN12
posX[7] => Add12.IN12
posX[7] => Add15.IN12
posX[7] => Add17.IN12
posX[8] => Add0.IN11
posX[8] => Add2.IN7
posX[8] => Add5.IN7
posX[8] => Add9.IN11
posX[8] => Add12.IN11
posX[8] => Add15.IN11
posX[8] => Add17.IN11
posX[9] => Add0.IN10
posX[9] => Add2.IN6
posX[9] => Add5.IN6
posX[9] => Add9.IN10
posX[9] => Add12.IN10
posX[9] => Add15.IN10
posX[9] => Add17.IN10
posY[0] => posY[0].IN4
posY[1] => posY[1].IN1
posY[2] => Add1.IN17
posY[2] => Add4.IN17
posY[2] => Add7.IN17
posY[2] => Add11.IN16
posY[2] => Add13.IN17
posY[2] => Add16.IN17
posY[2] => Add18.IN18
posY[3] => Add1.IN16
posY[3] => Add4.IN16
posY[3] => Add7.IN16
posY[3] => Add11.IN15
posY[3] => Add13.IN16
posY[3] => Add16.IN16
posY[3] => Add18.IN17
posY[4] => Add1.IN15
posY[4] => Add4.IN15
posY[4] => Add7.IN15
posY[4] => Add11.IN14
posY[4] => Add13.IN15
posY[4] => Add16.IN15
posY[4] => Add18.IN16
posY[5] => Add1.IN14
posY[5] => Add4.IN14
posY[5] => Add7.IN14
posY[5] => Add10.IN10
posY[5] => Add13.IN14
posY[5] => Add16.IN14
posY[5] => Add18.IN15
posY[6] => Add1.IN13
posY[6] => Add4.IN13
posY[6] => Add7.IN13
posY[6] => Add10.IN9
posY[6] => Add13.IN13
posY[6] => Add16.IN13
posY[6] => Add18.IN14
posY[7] => Add1.IN12
posY[7] => Add4.IN12
posY[7] => Add7.IN12
posY[7] => Add10.IN8
posY[7] => Add13.IN12
posY[7] => Add16.IN12
posY[7] => Add18.IN13
posY[8] => Add1.IN11
posY[8] => Add4.IN11
posY[8] => Add7.IN11
posY[8] => Add10.IN7
posY[8] => Add13.IN11
posY[8] => Add16.IN11
posY[8] => Add18.IN12
posY[9] => Add1.IN10
posY[9] => Add4.IN10
posY[9] => Add7.IN10
posY[9] => Add10.IN6
posY[9] => Add13.IN10
posY[9] => Add16.IN10
posY[9] => Add18.IN11
value[0] => Mux0.IN10
value[1] => Mux0.IN9
value[2] => Mux0.IN8


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckX0
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckY0
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckX1
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckY1
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckX2
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckY2
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckX3
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckY3
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckX4
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckY4
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckX5
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckY5
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckX6
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawNumber:numDrawer|offset_check:segCheckY6
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawShape:shapeDrawer
color[0] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[1] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[2] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[3] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[4] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[5] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[6] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[7] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[8] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[9] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[10] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[11] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[12] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[13] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[14] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[15] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[16] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[17] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[18] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[19] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[20] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[21] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[22] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[23] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
x[0] => x[0].IN3
x[1] => x[1].IN3
x[2] => x[2].IN3
x[3] => x[3].IN3
x[4] => x[4].IN3
x[5] => x[5].IN3
x[6] => x[6].IN3
x[7] => x[7].IN3
x[8] => x[8].IN3
x[9] => x[9].IN3
y[0] => y[0].IN3
y[1] => y[1].IN3
y[2] => y[2].IN3
y[3] => y[3].IN3
y[4] => y[4].IN3
y[5] => y[5].IN3
y[6] => y[6].IN3
y[7] => y[7].IN3
y[8] => y[8].IN3
y[9] => y[9].IN3
posX[0] => posX[0].IN2
posX[1] => posX[1].IN2
posX[2] => posX[2].IN2
posX[3] => posX[3].IN2
posX[4] => posX[4].IN2
posX[5] => posX[5].IN2
posX[6] => posX[6].IN2
posX[7] => posX[7].IN2
posX[8] => posX[8].IN2
posX[9] => posX[9].IN2
posY[0] => posY[0].IN2
posY[1] => posY[1].IN2
posY[2] => posY[2].IN2
posY[3] => posY[3].IN2
posY[4] => posY[4].IN2
posY[5] => posY[5].IN2
posY[6] => posY[6].IN2
posY[7] => posY[7].IN2
posY[8] => posY[8].IN2
posY[9] => posY[9].IN2
shape[0] => Equal0.IN2
shape[0] => Equal1.IN0
shape[0] => Equal2.IN1
shape[0] => Equal3.IN1
shape[0] => Equal4.IN2
shape[0] => Equal5.IN2
shape[1] => Equal0.IN0
shape[1] => Equal1.IN2
shape[1] => Equal2.IN0
shape[1] => Equal3.IN2
shape[1] => Equal4.IN1
shape[1] => Equal5.IN1
shape[2] => Equal0.IN1
shape[2] => Equal1.IN1
shape[2] => Equal2.IN2
shape[2] => Equal3.IN0
shape[2] => Equal4.IN0
shape[2] => Equal5.IN0


|top|mastermindVGA:comb_143|drawShape:shapeDrawer|offset_check:squareCheckX
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawShape:shapeDrawer|offset_check:squareCheckY
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawShape:shapeDrawer|offset_check:topStick
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawShape:shapeDrawer|offset_check:bottomStick
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawShape:shapeDrawer|offset_check:leftStick
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawShape:shapeDrawer|offset_check:rightStick
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawZnarlyZood:zzDrawer
color[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[8] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[9] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[10] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[11] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[12] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[13] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[14] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[15] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[16] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[17] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[18] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[19] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[20] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[21] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[22] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[23] <= color.DB_MAX_OUTPUT_PORT_TYPE
znarly[0] => LessThan0.IN8
znarly[0] => LessThan2.IN8
znarly[0] => LessThan4.IN8
znarly[0] => LessThan6.IN8
znarly[1] => LessThan0.IN7
znarly[1] => LessThan2.IN7
znarly[1] => LessThan4.IN7
znarly[1] => LessThan6.IN7
znarly[2] => LessThan0.IN6
znarly[2] => LessThan2.IN6
znarly[2] => LessThan4.IN6
znarly[2] => LessThan6.IN6
znarly[3] => LessThan0.IN5
znarly[3] => LessThan2.IN5
znarly[3] => LessThan4.IN5
znarly[3] => LessThan6.IN5
zood[0] => LessThan1.IN8
zood[0] => LessThan3.IN8
zood[0] => LessThan5.IN8
zood[0] => LessThan7.IN8
zood[1] => LessThan1.IN7
zood[1] => LessThan3.IN7
zood[1] => LessThan5.IN7
zood[1] => LessThan7.IN7
zood[2] => LessThan1.IN6
zood[2] => LessThan3.IN6
zood[2] => LessThan5.IN6
zood[2] => LessThan7.IN6
zood[3] => LessThan1.IN5
zood[3] => LessThan3.IN5
zood[3] => LessThan5.IN5
zood[3] => LessThan7.IN5
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
posX[0] => posX[0].IN4
posX[1] => posX[1].IN2
posX[2] => posX[2].IN2
posX[3] => posX[3].IN2
posX[4] => posX[4].IN2
posX[5] => posX[5].IN2
posX[6] => posX[6].IN2
posX[7] => posX[7].IN2
posX[8] => posX[8].IN2
posX[9] => posX[9].IN2
posY[0] => posY[0].IN4
posY[1] => posY[1].IN2
posY[2] => posY[2].IN2
posY[3] => posY[3].IN2
posY[4] => posY[4].IN2
posY[5] => posY[5].IN2
posY[6] => posY[6].IN2
posY[7] => posY[7].IN2
posY[8] => posY[8].IN2
posY[9] => posY[9].IN2


|top|mastermindVGA:comb_143|drawZnarlyZood:zzDrawer|offset_check:squareCheckX0
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawZnarlyZood:zzDrawer|offset_check:squareCheckY0
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawZnarlyZood:zzDrawer|offset_check:squareCheckX1
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawZnarlyZood:zzDrawer|offset_check:squareCheckY1
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawZnarlyZood:zzDrawer|offset_check:squareCheckX2
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawZnarlyZood:zzDrawer|offset_check:squareCheckY2
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawZnarlyZood:zzDrawer|offset_check:squareCheckX3
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|top|mastermindVGA:comb_143|drawZnarlyZood:zzDrawer|offset_check:squareCheckY3
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


