// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bd_2d50_csc_0_v_hcresampler_core (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        stream_csc_dout,
        stream_csc_num_data_valid,
        stream_csc_fifo_cap,
        stream_csc_empty_n,
        stream_csc_read,
        HwReg_height_dout,
        HwReg_height_num_data_valid,
        HwReg_height_fifo_cap,
        HwReg_height_empty_n,
        HwReg_height_read,
        HwReg_width_dout,
        HwReg_width_num_data_valid,
        HwReg_width_fifo_cap,
        HwReg_width_empty_n,
        HwReg_width_read,
        p_read,
        stream_out_hresampled_din,
        stream_out_hresampled_num_data_valid,
        stream_out_hresampled_fifo_cap,
        stream_out_hresampled_full_n,
        stream_out_hresampled_write,
        HwReg_width_c19_din,
        HwReg_width_c19_num_data_valid,
        HwReg_width_c19_fifo_cap,
        HwReg_width_c19_full_n,
        HwReg_width_c19_write,
        HwReg_height_c25_din,
        HwReg_height_c25_num_data_valid,
        HwReg_height_c25_fifo_cap,
        HwReg_height_c25_full_n,
        HwReg_height_c25_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] stream_csc_dout;
input  [4:0] stream_csc_num_data_valid;
input  [4:0] stream_csc_fifo_cap;
input   stream_csc_empty_n;
output   stream_csc_read;
input  [11:0] HwReg_height_dout;
input  [2:0] HwReg_height_num_data_valid;
input  [2:0] HwReg_height_fifo_cap;
input   HwReg_height_empty_n;
output   HwReg_height_read;
input  [11:0] HwReg_width_dout;
input  [2:0] HwReg_width_num_data_valid;
input  [2:0] HwReg_width_fifo_cap;
input   HwReg_width_empty_n;
output   HwReg_width_read;
input  [0:0] p_read;
output  [47:0] stream_out_hresampled_din;
input  [4:0] stream_out_hresampled_num_data_valid;
input  [4:0] stream_out_hresampled_fifo_cap;
input   stream_out_hresampled_full_n;
output   stream_out_hresampled_write;
output  [11:0] HwReg_width_c19_din;
input  [2:0] HwReg_width_c19_num_data_valid;
input  [2:0] HwReg_width_c19_fifo_cap;
input   HwReg_width_c19_full_n;
output   HwReg_width_c19_write;
output  [11:0] HwReg_height_c25_din;
input  [2:0] HwReg_height_c25_num_data_valid;
input  [2:0] HwReg_height_c25_fifo_cap;
input   HwReg_height_c25_full_n;
output   HwReg_height_c25_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_csc_read;
reg HwReg_height_read;
reg HwReg_width_read;
reg stream_out_hresampled_write;
reg HwReg_width_c19_write;
reg HwReg_height_c25_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    HwReg_height_blk_n;
reg    HwReg_width_blk_n;
reg    HwReg_width_c19_blk_n;
reg    HwReg_height_c25_blk_n;
reg    ap_block_state1;
reg   [11:0] loopHeight_reg_600;
wire   [10:0] lshr_ln_fu_260_p4;
reg   [10:0] lshr_ln_reg_605;
wire   [0:0] xor_ln765_fu_274_p2;
reg   [0:0] xor_ln765_reg_610;
wire   [11:0] loopWidth_fu_284_p2;
reg   [11:0] loopWidth_reg_615;
wire   [0:0] cmp36674_i_fu_290_p2;
reg   [0:0] cmp36674_i_reg_620;
reg   [7:0] pixbuf_y_15_load_reg_631;
wire    ap_CS_fsm_state2;
reg   [7:0] pixbuf_y_16_load_reg_636;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_done;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_idle;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_stream_csc_read;
wire   [47:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_stream_out_hresampled_din;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_stream_out_hresampled_write;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_24_out;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_24_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_23_out;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_23_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_22_out;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_22_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_21_out;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_21_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_6_out;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_6_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_6_out;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_6_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o_ap_vld;
reg    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [7:0] pixbuf_y_16_fu_156;
reg   [7:0] pixbuf_y_15_fu_152;
reg   [7:0] pixbuf_y_14_fu_148;
reg   [7:0] pixbuf_y_fu_144;
reg   [7:0] mpix_cr_fu_136;
reg   [7:0] mpix_cb_fu_128;
reg   [7:0] p_0_0_0_0_0_3731_lcssa794_i_fu_116;
reg   [7:0] p_0_0_0_0_0492_3727_lcssa791_i_fu_112;
reg   [7:0] p_0_0_0_0_0_2723_lcssa788_i_fu_108;
reg   [7:0] p_0_0_0_0_0492_2719_lcssa785_i_fu_104;
reg   [7:0] inpix_0_5_0_0_0_load704_lcssa765_i_fu_92;
reg   [7:0] inpix_0_4_0_0_0_load702_lcssa762_i_fu_88;
reg   [7:0] inpix_0_3_0_0_0_load700_lcssa759_i_fu_84;
reg   [7:0] inpix_0_2_0_0_0_load698_lcssa756_i_fu_80;
reg   [7:0] inpix_0_1_0_0_0_load696_lcssa753_i_fu_76;
reg   [7:0] inpix_0_0_0_0_0_load694_lcssa750_i_fu_72;
reg   [11:0] y_4_fu_68;
wire   [11:0] y_5_fu_309_p2;
wire   [0:0] icmp_ln767_fu_304_p2;
reg   [7:0] p_0_0_0_0_0500706_lcssa768_i_fu_96;
wire   [7:0] select_ln738_6_fu_388_p3;
wire    ap_CS_fsm_state5;
reg   [7:0] p_0_3_0_0_0708_lcssa771_i_fu_100;
wire   [7:0] select_ln738_5_fu_382_p3;
reg   [7:0] p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120;
wire   [7:0] select_ln738_4_fu_376_p3;
reg   [7:0] p_0_0_0_0_0_1_3740_lcssa800_i_fu_124;
wire   [7:0] select_ln738_fu_370_p3;
reg   [7:0] mpix_cb_4_fu_132;
reg   [7:0] mpix_cr_4_fu_140;
reg   [7:0] pixbuf_y_17_fu_160;
reg   [7:0] pixbuf_y_18_fu_164;
wire   [11:0] zext_ln765_1_fu_270_p1;
wire   [11:0] zext_ln765_fu_280_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg = 1'b0;
#0 y_4_fu_68 = 12'd0;
#0 p_0_0_0_0_0500706_lcssa768_i_fu_96 = 8'd0;
#0 p_0_3_0_0_0708_lcssa771_i_fu_100 = 8'd0;
#0 p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120 = 8'd0;
#0 p_0_0_0_0_0_1_3740_lcssa800_i_fu_124 = 8'd0;
#0 mpix_cb_4_fu_132 = 8'd0;
#0 mpix_cr_4_fu_140 = 8'd0;
#0 pixbuf_y_17_fu_160 = 8'd0;
#0 pixbuf_y_18_fu_164 = 8'd0;
end

bd_2d50_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2 grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start),
    .ap_done(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_done),
    .ap_idle(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_idle),
    .ap_ready(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready),
    .stream_csc_dout(stream_csc_dout),
    .stream_csc_num_data_valid(5'd0),
    .stream_csc_fifo_cap(5'd0),
    .stream_csc_empty_n(stream_csc_empty_n),
    .stream_csc_read(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_stream_csc_read),
    .stream_out_hresampled_din(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_stream_out_hresampled_din),
    .stream_out_hresampled_num_data_valid(5'd0),
    .stream_out_hresampled_fifo_cap(5'd0),
    .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
    .stream_out_hresampled_write(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_stream_out_hresampled_write),
    .pixbuf_y_18(pixbuf_y_18_fu_164),
    .pixbuf_y_17(pixbuf_y_17_fu_160),
    .pixbuf_y_16(pixbuf_y_16_load_reg_636),
    .pixbuf_y_15(pixbuf_y_15_load_reg_631),
    .mpix_cr_4(mpix_cr_4_fu_140),
    .mpix_cb_4(mpix_cb_4_fu_132),
    .p_0_0_0_0_0_1_3740_lcssa800_i(p_0_0_0_0_0_1_3740_lcssa800_i_fu_124),
    .p_0_0_0_0_0492_1_3736_lcssa797_i(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
    .p_0_3_0_0_0708_lcssa771_i(p_0_3_0_0_0708_lcssa771_i_fu_100),
    .p_0_0_0_0_0500706_lcssa768_i(p_0_0_0_0_0500706_lcssa768_i_fu_96),
    .loopWidth(loopWidth_reg_615),
    .p_read(p_read),
    .zext_ln765(xor_ln765_reg_610),
    .zext_ln765_1(lshr_ln_reg_605),
    .pixbuf_y_24_out(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_24_out),
    .pixbuf_y_24_out_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_24_out_ap_vld),
    .pixbuf_y_23_out(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_23_out),
    .pixbuf_y_23_out_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_23_out_ap_vld),
    .pixbuf_y_22_out(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_22_out),
    .pixbuf_y_22_out_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_22_out_ap_vld),
    .pixbuf_y_21_out(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_21_out),
    .pixbuf_y_21_out_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_21_out_ap_vld),
    .pixbuf_y_20_out_i(pixbuf_y_14_fu_148),
    .pixbuf_y_20_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o),
    .pixbuf_y_20_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o_ap_vld),
    .pixbuf_y_19_out_i(pixbuf_y_fu_144),
    .pixbuf_y_19_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o),
    .pixbuf_y_19_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o_ap_vld),
    .mpix_cr_6_out(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_6_out),
    .mpix_cr_6_out_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_6_out_ap_vld),
    .mpix_cr_5_out_i(mpix_cr_fu_136),
    .mpix_cr_5_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o),
    .mpix_cr_5_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o_ap_vld),
    .mpix_cb_6_out(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_6_out),
    .mpix_cb_6_out_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_6_out_ap_vld),
    .mpix_cb_5_out_i(mpix_cb_fu_128),
    .mpix_cb_5_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o),
    .mpix_cb_5_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o_ap_vld),
    .p_0_0_0_0_0_3730_i_out_i(p_0_0_0_0_0_3731_lcssa794_i_fu_116),
    .p_0_0_0_0_0_3730_i_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o),
    .p_0_0_0_0_0_3730_i_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o_ap_vld),
    .p_0_0_0_0_0492_3726_i_out_i(p_0_0_0_0_0492_3727_lcssa791_i_fu_112),
    .p_0_0_0_0_0492_3726_i_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o),
    .p_0_0_0_0_0492_3726_i_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o_ap_vld),
    .p_0_0_0_0_0_2722_i_out_i(p_0_0_0_0_0_2723_lcssa788_i_fu_108),
    .p_0_0_0_0_0_2722_i_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o),
    .p_0_0_0_0_0_2722_i_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o_ap_vld),
    .p_0_0_0_0_0492_2718_i_out_i(p_0_0_0_0_0492_2719_lcssa785_i_fu_104),
    .p_0_0_0_0_0492_2718_i_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o),
    .p_0_0_0_0_0492_2718_i_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o_ap_vld),
    .inpix_0_5_0_0_0_load703_i_out_i(inpix_0_5_0_0_0_load704_lcssa765_i_fu_92),
    .inpix_0_5_0_0_0_load703_i_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o),
    .inpix_0_5_0_0_0_load703_i_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o_ap_vld),
    .inpix_0_4_0_0_0_load701_i_out_i(inpix_0_4_0_0_0_load702_lcssa762_i_fu_88),
    .inpix_0_4_0_0_0_load701_i_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o),
    .inpix_0_4_0_0_0_load701_i_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o_ap_vld),
    .inpix_0_3_0_0_0_load699_i_out_i(inpix_0_3_0_0_0_load700_lcssa759_i_fu_84),
    .inpix_0_3_0_0_0_load699_i_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o),
    .inpix_0_3_0_0_0_load699_i_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o_ap_vld),
    .inpix_0_2_0_0_0_load697_i_out_i(inpix_0_2_0_0_0_load698_lcssa756_i_fu_80),
    .inpix_0_2_0_0_0_load697_i_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o),
    .inpix_0_2_0_0_0_load697_i_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o_ap_vld),
    .inpix_0_1_0_0_0_load695_i_out_i(inpix_0_1_0_0_0_load696_lcssa753_i_fu_76),
    .inpix_0_1_0_0_0_load695_i_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o),
    .inpix_0_1_0_0_0_load695_i_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o_ap_vld),
    .inpix_0_0_0_0_0_load693_i_out_i(inpix_0_0_0_0_0_load694_lcssa750_i_fu_72),
    .inpix_0_0_0_0_0_load693_i_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o),
    .inpix_0_0_0_0_0_load693_i_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln767_fu_304_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg <= 1'b1;
        end else if ((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready == 1'b1)) begin
            grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_4_fu_68 <= 12'd0;
    end else if (((icmp_ln767_fu_304_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_4_fu_68 <= y_5_fu_309_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmp36674_i_reg_620 <= cmp36674_i_fu_290_p2;
        loopHeight_reg_600 <= HwReg_height_dout;
        loopWidth_reg_615 <= loopWidth_fu_284_p2;
        lshr_ln_reg_605 <= {{HwReg_width_dout[11:1]}};
        xor_ln765_reg_610 <= xor_ln765_fu_274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o_ap_vld == 1'b1))) begin
        inpix_0_0_0_0_0_load694_lcssa750_i_fu_72 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o_ap_vld == 1'b1))) begin
        inpix_0_1_0_0_0_load696_lcssa753_i_fu_76 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o_ap_vld == 1'b1))) begin
        inpix_0_2_0_0_0_load698_lcssa756_i_fu_80 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o_ap_vld == 1'b1))) begin
        inpix_0_3_0_0_0_load700_lcssa759_i_fu_84 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o_ap_vld == 1'b1))) begin
        inpix_0_4_0_0_0_load702_lcssa762_i_fu_88 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o_ap_vld == 1'b1))) begin
        inpix_0_5_0_0_0_load704_lcssa765_i_fu_92 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mpix_cb_4_fu_132 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_6_out;
        mpix_cr_4_fu_140 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_6_out;
        p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120 <= select_ln738_4_fu_376_p3;
        p_0_0_0_0_0500706_lcssa768_i_fu_96 <= select_ln738_6_fu_388_p3;
        p_0_0_0_0_0_1_3740_lcssa800_i_fu_124 <= select_ln738_fu_370_p3;
        p_0_3_0_0_0708_lcssa771_i_fu_100 <= select_ln738_5_fu_382_p3;
        pixbuf_y_17_fu_160 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_23_out;
        pixbuf_y_18_fu_164 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_24_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o_ap_vld == 1'b1))) begin
        mpix_cb_fu_128 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o_ap_vld == 1'b1))) begin
        mpix_cr_fu_136 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_0492_2719_lcssa785_i_fu_104 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_0492_3727_lcssa791_i_fu_112 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_0_2723_lcssa788_i_fu_108 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_0_3731_lcssa794_i_fu_116 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o_ap_vld == 1'b1))) begin
        pixbuf_y_14_fu_148 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_21_out_ap_vld == 1'b1))) begin
        pixbuf_y_15_fu_152 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_21_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pixbuf_y_15_load_reg_631 <= pixbuf_y_15_fu_152;
        pixbuf_y_16_load_reg_636 <= pixbuf_y_16_fu_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_22_out_ap_vld == 1'b1))) begin
        pixbuf_y_16_fu_156 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_22_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o_ap_vld == 1'b1))) begin
        pixbuf_y_fu_144 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_blk_n = HwReg_height_empty_n;
    end else begin
        HwReg_height_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_c25_blk_n = HwReg_height_c25_full_n;
    end else begin
        HwReg_height_c25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_c25_write = 1'b1;
    end else begin
        HwReg_height_c25_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_read = 1'b1;
    end else begin
        HwReg_height_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_width_blk_n = HwReg_width_empty_n;
    end else begin
        HwReg_width_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_width_c19_blk_n = HwReg_width_c19_full_n;
    end else begin
        HwReg_width_c19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_width_c19_write = 1'b1;
    end else begin
        HwReg_width_c19_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_width_read = 1'b1;
    end else begin
        HwReg_width_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln767_fu_304_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln767_fu_304_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        stream_csc_read = grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_stream_csc_read;
    end else begin
        stream_csc_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        stream_out_hresampled_write = grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_stream_out_hresampled_write;
    end else begin
        stream_out_hresampled_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln767_fu_304_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign HwReg_height_c25_din = HwReg_height_dout;

assign HwReg_width_c19_din = HwReg_width_dout;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((1'b0 == HwReg_height_c25_full_n) | (1'b0 == HwReg_width_c19_full_n) | (1'b0 == HwReg_width_empty_n) | (1'b0 == HwReg_height_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign cmp36674_i_fu_290_p2 = ((loopWidth_fu_284_p2 != 12'd0) ? 1'b1 : 1'b0);

assign grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start = grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg;

assign icmp_ln767_fu_304_p2 = ((y_4_fu_68 == loopHeight_reg_600) ? 1'b1 : 1'b0);

assign loopWidth_fu_284_p2 = (zext_ln765_1_fu_270_p1 + zext_ln765_fu_280_p1);

assign lshr_ln_fu_260_p4 = {{HwReg_width_dout[11:1]}};

assign select_ln738_4_fu_376_p3 = ((cmp36674_i_reg_620[0:0] == 1'b1) ? grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_6_out : p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120);

assign select_ln738_5_fu_382_p3 = ((cmp36674_i_reg_620[0:0] == 1'b1) ? grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_24_out : p_0_3_0_0_0708_lcssa771_i_fu_100);

assign select_ln738_6_fu_388_p3 = ((cmp36674_i_reg_620[0:0] == 1'b1) ? grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_23_out : p_0_0_0_0_0500706_lcssa768_i_fu_96);

assign select_ln738_fu_370_p3 = ((cmp36674_i_reg_620[0:0] == 1'b1) ? grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_6_out : p_0_0_0_0_0_1_3740_lcssa800_i_fu_124);

assign stream_out_hresampled_din = grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_stream_out_hresampled_din;

assign xor_ln765_fu_274_p2 = (p_read ^ 1'd1);

assign y_5_fu_309_p2 = (y_4_fu_68 + 12'd1);

assign zext_ln765_1_fu_270_p1 = lshr_ln_fu_260_p4;

assign zext_ln765_fu_280_p1 = xor_ln765_fu_274_p2;

endmodule //bd_2d50_csc_0_v_hcresampler_core
