Analysis & Synthesis report for superscalar
Mon Dec 04 15:24:07 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Dec 04 15:24:07 2023           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; superscalar                                 ;
; Top-level Entity Name              ; decoder                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; decoder            ; superscalar        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 04 15:23:36 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off superscalar -c superscalar
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Error (10500): VHDL syntax error at register_file.vhdl(9) near text ")";  expecting an identifier, or "constant", or "file", or "signal", or "variable" File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/register_file.vhdl Line: 9
Error (10500): VHDL syntax error at register_file.vhdl(35) near text "queue_used1";  expecting "end", or "begin", or a declaration statement File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/register_file.vhdl Line: 35
Error (10523): Ignored construct register_file at register_file.vhdl(5) due to previous errors File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/register_file.vhdl Line: 5
Error (10500): VHDL syntax error at register_file.vhdl(53) near text ";";  expecting ")", or "," File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/register_file.vhdl Line: 53
Error (10500): VHDL syntax error at register_file.vhdl(60) near text ";";  expecting ")", or "," File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/register_file.vhdl Line: 60
Error (10500): VHDL syntax error at register_file.vhdl(66) near text ";";  expecting ")", or "," File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/register_file.vhdl Line: 66
Error (10500): VHDL syntax error at register_file.vhdl(76) near text ";";  expecting ")", or "," File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/register_file.vhdl Line: 76
Error (10500): VHDL syntax error at register_file.vhdl(83) near text ";";  expecting ")", or "," File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/register_file.vhdl Line: 83
Error (10500): VHDL syntax error at register_file.vhdl(89) near text ";";  expecting ")", or "," File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/register_file.vhdl Line: 89
Error (10500): VHDL syntax error at register_file.vhdl(142) near text "validity_op1";  expecting ";" File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/register_file.vhdl Line: 142
Error (10500): VHDL syntax error at register_file.vhdl(152) near text "validity_op2";  expecting ";" File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/register_file.vhdl Line: 152
Info (12021): Found 0 design units, including 0 entities, in source file register_file.vhdl
Info (12021): Found 12 design units, including 6 entities, in source file pipelines.vhd
    Info (12022): Found design unit 1: reg_generic-reg File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 14
    Info (12022): Found design unit 2: int_alu-implementation File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 53
    Info (12022): Found design unit 3: integer_pipeline-implementation File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 261
    Info (12022): Found design unit 4: load_alu1-implementation File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 320
    Info (12022): Found design unit 5: load_exe2-implementation File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 365
    Info (12022): Found design unit 6: load_pipeline-implementation File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 423
    Info (12023): Found entity 1: reg_generic File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 5
    Info (12023): Found entity 2: int_alu File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 35
    Info (12023): Found entity 3: integer_pipeline File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 237
    Info (12023): Found entity 4: load_alu1 File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 307
    Info (12023): Found entity 5: load_exe2 File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 352
    Info (12023): Found entity 6: load_pipeline File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 394
Error (10430): VHDL Primary Unit Declaration error at alu.vhd(5): primary unit "reg_generic" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/alu.vhd Line: 5
Error (10784): HDL error at pipelines.vhd(5): see declaration for object "reg_generic" File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pipelines.vhd Line: 5
Error (10523): Ignored construct int_alu at alu.vhd(36) due to previous errors File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/alu.vhd Line: 36
Error (10523): Ignored construct integer_pipeline at alu.vhd(236) due to previous errors File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/alu.vhd Line: 236
Error (10523): Ignored construct load_alu1 at alu.vhd(307) due to previous errors File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/alu.vhd Line: 307
Error (10500): VHDL syntax error at alu.vhd(325) near text ",";  expecting an identifier, or a string literal File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/alu.vhd Line: 325
Error (10500): VHDL syntax error at alu.vhd(334) near text "<=";  expecting "!", or "=>" File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/alu.vhd Line: 334
Error (10523): Ignored construct load_exe2 at alu.vhd(339) due to previous errors File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/alu.vhd Line: 339
Error (10523): Ignored construct load_pipeline at alu.vhd(380) due to previous errors File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/alu.vhd Line: 380
Info (12021): Found 0 design units, including 0 entities, in source file alu.vhd
Info (12021): Found 2 design units, including 1 entities, in source file ls_rs.vhd
    Info (12022): Found design unit 1: LS_RS-LS_RS_arch File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/LS_RS.vhd Line: 33
    Info (12023): Found entity 1: LS_RS File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/LS_RS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file store_buffer.vhdl
    Info (12022): Found design unit 1: store_buffer-Struct File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/store_buffer.vhdl Line: 64
    Info (12023): Found entity 1: store_buffer File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/store_buffer.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file load_queue.vhdl
    Info (12022): Found design unit 1: load_queue-Struct File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/load_queue.vhdl Line: 51
    Info (12023): Found entity 1: load_queue File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/load_queue.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rob.vhdl
    Info (12022): Found design unit 1: rob-Struct File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/rob.vhdl Line: 49
    Info (12023): Found entity 1: rob File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/rob.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file integer_rs.vhd
    Info (12022): Found design unit 1: int_RS-int_RS_arch File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/integer_RS.vhd Line: 35
    Info (12023): Found entity 1: int_RS File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/integer_RS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fetch_block.vhdl
    Info (12022): Found design unit 1: fetch_block-struct File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/fetch_block.vhdl Line: 22
    Info (12023): Found entity 1: fetch_block File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/fetch_block.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhdl
    Info (12022): Found design unit 1: decoder-struct File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl Line: 48
    Info (12023): Found entity 1: decoder File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pc_register.vhdl
    Info (12022): Found design unit 1: pc_register-Struct File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pc_register.vhdl Line: 16
    Info (12023): Found entity 1: pc_register File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pc_register.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lmsm_block.vhdl
    Info (12022): Found design unit 1: lmsm_block-Struct File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/lmsm_block.vhdl Line: 19
    Info (12023): Found entity 1: lmsm_block File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/lmsm_block.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory_arbiter.vhdl
    Info (12022): Found design unit 1: memory_arbiter-Struct File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/memory_arbiter.vhdl Line: 24
    Info (12023): Found entity 1: memory_arbiter File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/memory_arbiter.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhdl
    Info (12022): Found design unit 1: memory-struct File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/memory.vhdl Line: 21
    Info (12023): Found entity 1: memory File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/memory.vhdl Line: 5
Error (10500): VHDL syntax error at PRF.vhd(60) near text "=";  expecting ":", or "," File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/PRF.vhd Line: 60
Error (10500): VHDL syntax error at PRF.vhd(91) near text "arf_addr_in";  expecting ";" File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/PRF.vhd Line: 91
Error (10500): VHDL syntax error at PRF.vhd(91) near text "to";  expecting ")", or "," File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/PRF.vhd Line: 91
Error (10500): VHDL syntax error at PRF.vhd(103) near text "arf_addr_in";  expecting ";" File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/PRF.vhd Line: 103
Error (10500): VHDL syntax error at PRF.vhd(103) near text "to";  expecting ")", or "," File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/PRF.vhd Line: 103
Error (10622): VHDL syntax error at PRF.vhd(115): _data_end is an illegal identifier in VHDL File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/PRF.vhd Line: 115
Error (10622): VHDL syntax error at PRF.vhd(127): _data_end is an illegal identifier in VHDL File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/PRF.vhd Line: 127
Error (10622): VHDL syntax error at PRF.vhd(139): _data_end is an illegal identifier in VHDL File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/PRF.vhd Line: 139
Error (10622): VHDL syntax error at PRF.vhd(151): _data_end is an illegal identifier in VHDL File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/PRF.vhd Line: 151
Error (10500): VHDL syntax error at PRF.vhd(166) near text "data_out3";  expecting ";" File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/PRF.vhd Line: 166
Error (10500): VHDL syntax error at PRF.vhd(178) near text "status_out3";  expecting ";" File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/PRF.vhd Line: 178
Error (10500): VHDL syntax error at PRF.vhd(189) near text "architecture";  expecting "process" File: C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/PRF.vhd Line: 189
Info (12021): Found 0 design units, including 0 entities, in source file prf.vhd
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 32 errors, 1 warning
    Error: Peak virtual memory: 4784 megabytes
    Error: Processing ended: Mon Dec 04 15:24:07 2023
    Error: Elapsed time: 00:00:31
    Error: Total CPU time (on all processors): 00:00:23


