Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar 28 03:04:01 2018
| Host         : DESKTOP-SAKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.211        0.000                      0                 1690        0.121        0.000                      0                 1690        4.500        0.000                       0                   874  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
in_100MHzClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
in_100MHzClock        0.211        0.000                      0                 1690        0.121        0.000                      0                 1690        4.500        0.000                       0                   874  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  in_100MHzClock
  To Clock:  in_100MHzClock

Setup :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 5.984ns (61.189%)  route 3.796ns (38.811%))
  Logic Levels:           21  (CARRY4=16 LUT1=1 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.721     5.324    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/Q
                         net (fo=5, routed)           0.689     6.531    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/S[0]
    SLICE_X79Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[11]_i_49/O
                         net (fo=1, routed)           0.000     6.655    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    SLICE_X79Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.053    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X79Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.167    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.281    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.395    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.509    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.623    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.737    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.851    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.185 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[1]
                         net (fo=20, routed)          0.989     9.174    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_6
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.303     9.477 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.477    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.010 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.010    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.325 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[3]
                         net (fo=1, routed)           0.578    10.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[3]
    SLICE_X78Y61         LUT2 (Prop_lut2_I1_O)        0.307    11.210 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_8/O
                         net (fo=1, routed)           0.000    11.210    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_71
    SLICE_X78Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.743 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.743    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.860    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.183 f  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.755    12.938    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3_n_6
    SLICE_X76Y61         LUT1 (Prop_lut1_I0_O)        0.306    13.244 r  reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5/O
                         net (fo=1, routed)           0.000    13.244    reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.777 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.777    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X76Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.996 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/O[0]
                         net (fo=1, routed)           0.784    14.780    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_7
    SLICE_X75Y62         LUT3 (Prop_lut3_I0_O)        0.323    15.103 r  reactionTimerProcessor/statePrepareProcessor/out_delay[28]_i_1/O
                         net (fo=1, routed)           0.000    15.103    reactionTimerProcessor/statePrepareProcessor/out_delay[28]_i_1_n_0
    SLICE_X75Y62         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.593    15.016    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X75Y62         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[28]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X75Y62         FDRE (Setup_fdre_C_D)        0.075    15.314    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[28]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -15.103    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 5.981ns (61.877%)  route 3.685ns (38.123%))
  Logic Levels:           21  (CARRY4=16 LUT1=1 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.721     5.324    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/Q
                         net (fo=5, routed)           0.689     6.531    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/S[0]
    SLICE_X79Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[11]_i_49/O
                         net (fo=1, routed)           0.000     6.655    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    SLICE_X79Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.053    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X79Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.167    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.281    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.395    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.509    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.623    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.737    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.851    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.185 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[1]
                         net (fo=20, routed)          0.989     9.174    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_6
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.303     9.477 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.477    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.010 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.010    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.325 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[3]
                         net (fo=1, routed)           0.578    10.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[3]
    SLICE_X78Y61         LUT2 (Prop_lut2_I1_O)        0.307    11.210 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_8/O
                         net (fo=1, routed)           0.000    11.210    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_71
    SLICE_X78Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.743 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.743    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.860    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.183 f  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.755    12.938    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3_n_6
    SLICE_X76Y61         LUT1 (Prop_lut1_I0_O)        0.306    13.244 r  reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5/O
                         net (fo=1, routed)           0.000    13.244    reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.777 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.777    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X76Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.006 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/CO[2]
                         net (fo=22, routed)          0.674    14.680    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_1
    SLICE_X75Y62         LUT3 (Prop_lut3_I1_O)        0.310    14.990 r  reactionTimerProcessor/statePrepareProcessor/out_delay[29]_i_2/O
                         net (fo=1, routed)           0.000    14.990    reactionTimerProcessor/statePrepareProcessor/out_delay[29]_i_2_n_0
    SLICE_X75Y62         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.593    15.016    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X75Y62         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X75Y62         FDRE (Setup_fdre_C_D)        0.031    15.270    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.990    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 5.981ns (61.914%)  route 3.679ns (38.086%))
  Logic Levels:           21  (CARRY4=16 LUT1=1 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.721     5.324    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/Q
                         net (fo=5, routed)           0.689     6.531    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/S[0]
    SLICE_X79Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[11]_i_49/O
                         net (fo=1, routed)           0.000     6.655    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    SLICE_X79Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.053    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X79Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.167    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.281    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.395    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.509    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.623    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.737    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.851    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.185 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[1]
                         net (fo=20, routed)          0.989     9.174    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_6
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.303     9.477 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.477    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.010 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.010    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.325 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[3]
                         net (fo=1, routed)           0.578    10.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[3]
    SLICE_X78Y61         LUT2 (Prop_lut2_I1_O)        0.307    11.210 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_8/O
                         net (fo=1, routed)           0.000    11.210    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_71
    SLICE_X78Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.743 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.743    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.860    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.183 f  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.755    12.938    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3_n_6
    SLICE_X76Y61         LUT1 (Prop_lut1_I0_O)        0.306    13.244 r  reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5/O
                         net (fo=1, routed)           0.000    13.244    reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.777 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.777    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X76Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.006 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/CO[2]
                         net (fo=22, routed)          0.668    14.674    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_1
    SLICE_X75Y59         LUT3 (Prop_lut3_I1_O)        0.310    14.984 r  reactionTimerProcessor/statePrepareProcessor/out_delay[13]_i_1/O
                         net (fo=1, routed)           0.000    14.984    reactionTimerProcessor/statePrepareProcessor/out_delay[13]_i_1_n_0
    SLICE_X75Y59         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.595    15.018    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X75Y59         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[13]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X75Y59         FDRE (Setup_fdre_C_D)        0.031    15.272    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[13]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 5.977ns (61.861%)  route 3.685ns (38.139%))
  Logic Levels:           21  (CARRY4=16 LUT1=1 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.721     5.324    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/Q
                         net (fo=5, routed)           0.689     6.531    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/S[0]
    SLICE_X79Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[11]_i_49/O
                         net (fo=1, routed)           0.000     6.655    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    SLICE_X79Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.053    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X79Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.167    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.281    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.395    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.509    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.623    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.737    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.851    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.185 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[1]
                         net (fo=20, routed)          0.989     9.174    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_6
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.303     9.477 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.477    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.010 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.010    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.325 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[3]
                         net (fo=1, routed)           0.578    10.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[3]
    SLICE_X78Y61         LUT2 (Prop_lut2_I1_O)        0.307    11.210 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_8/O
                         net (fo=1, routed)           0.000    11.210    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_71
    SLICE_X78Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.743 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.743    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.860    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.183 f  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.755    12.938    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3_n_6
    SLICE_X76Y61         LUT1 (Prop_lut1_I0_O)        0.306    13.244 r  reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5/O
                         net (fo=1, routed)           0.000    13.244    reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.777 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.777    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X76Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.006 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/CO[2]
                         net (fo=22, routed)          0.674    14.680    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_1
    SLICE_X75Y62         LUT3 (Prop_lut3_I1_O)        0.306    14.986 r  reactionTimerProcessor/statePrepareProcessor/out_delay[8]_i_1/O
                         net (fo=1, routed)           0.000    14.986    reactionTimerProcessor/statePrepareProcessor/out_delay[8]_i_1_n_0
    SLICE_X75Y62         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.593    15.016    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X75Y62         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[8]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X75Y62         FDRE (Setup_fdre_C_D)        0.075    15.314    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[8]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.656ns  (logic 5.977ns (61.898%)  route 3.679ns (38.102%))
  Logic Levels:           21  (CARRY4=16 LUT1=1 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.721     5.324    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/Q
                         net (fo=5, routed)           0.689     6.531    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/S[0]
    SLICE_X79Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[11]_i_49/O
                         net (fo=1, routed)           0.000     6.655    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    SLICE_X79Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.053    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X79Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.167    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.281    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.395    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.509    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.623    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.737    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.851    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.185 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[1]
                         net (fo=20, routed)          0.989     9.174    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_6
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.303     9.477 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.477    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.010 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.010    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.325 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[3]
                         net (fo=1, routed)           0.578    10.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[3]
    SLICE_X78Y61         LUT2 (Prop_lut2_I1_O)        0.307    11.210 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_8/O
                         net (fo=1, routed)           0.000    11.210    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_71
    SLICE_X78Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.743 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.743    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.860    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.183 f  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.755    12.938    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3_n_6
    SLICE_X76Y61         LUT1 (Prop_lut1_I0_O)        0.306    13.244 r  reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5/O
                         net (fo=1, routed)           0.000    13.244    reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.777 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.777    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X76Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.006 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/CO[2]
                         net (fo=22, routed)          0.668    14.674    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_1
    SLICE_X75Y59         LUT3 (Prop_lut3_I1_O)        0.306    14.980 r  reactionTimerProcessor/statePrepareProcessor/out_delay[14]_i_1/O
                         net (fo=1, routed)           0.000    14.980    reactionTimerProcessor/statePrepareProcessor/out_delay[14]_i_1_n_0
    SLICE_X75Y59         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.595    15.018    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X75Y59         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[14]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X75Y59         FDRE (Setup_fdre_C_D)        0.075    15.316    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[14]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 5.981ns (62.487%)  route 3.591ns (37.513%))
  Logic Levels:           21  (CARRY4=16 LUT1=1 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.721     5.324    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/Q
                         net (fo=5, routed)           0.689     6.531    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/S[0]
    SLICE_X79Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[11]_i_49/O
                         net (fo=1, routed)           0.000     6.655    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    SLICE_X79Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.053    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X79Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.167    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.281    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.395    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.509    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.623    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.737    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.851    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.185 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[1]
                         net (fo=20, routed)          0.989     9.174    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_6
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.303     9.477 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.477    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.010 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.010    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.325 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[3]
                         net (fo=1, routed)           0.578    10.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[3]
    SLICE_X78Y61         LUT2 (Prop_lut2_I1_O)        0.307    11.210 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_8/O
                         net (fo=1, routed)           0.000    11.210    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_71
    SLICE_X78Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.743 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.743    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.860    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.183 f  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.755    12.938    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3_n_6
    SLICE_X76Y61         LUT1 (Prop_lut1_I0_O)        0.306    13.244 r  reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5/O
                         net (fo=1, routed)           0.000    13.244    reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.777 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.777    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X76Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.006 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/CO[2]
                         net (fo=22, routed)          0.579    14.585    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_1
    SLICE_X77Y61         LUT3 (Prop_lut3_I1_O)        0.310    14.895 r  reactionTimerProcessor/statePrepareProcessor/out_delay[21]_i_1/O
                         net (fo=1, routed)           0.000    14.895    reactionTimerProcessor/statePrepareProcessor/out_delay[21]_i_1_n_0
    SLICE_X77Y61         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.594    15.017    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X77Y61         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[21]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X77Y61         FDRE (Setup_fdre_C_D)        0.032    15.272    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[21]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -14.895    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 5.742ns (59.999%)  route 3.828ns (40.001%))
  Logic Levels:           19  (CARRY4=14 LUT1=1 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.721     5.324    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/Q
                         net (fo=5, routed)           0.689     6.531    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/S[0]
    SLICE_X79Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[11]_i_49/O
                         net (fo=1, routed)           0.000     6.655    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    SLICE_X79Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.053    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X79Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.167    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.281    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.395    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.509    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.623    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.737    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.851    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.185 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[1]
                         net (fo=20, routed)          0.989     9.174    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_6
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.303     9.477 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.477    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.120 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/O[3]
                         net (fo=1, routed)           0.578    10.698    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_1[2]
    SLICE_X78Y60         LUT2 (Prop_lut2_I1_O)        0.307    11.005 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[15]_i_9/O
                         net (fo=1, routed)           0.000    11.005    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_67
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.538 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.538    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_3_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.861 f  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/O[1]
                         net (fo=2, routed)           0.755    12.616    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_6
    SLICE_X76Y59         LUT1 (Prop_lut1_I0_O)        0.306    12.922 r  reactionTimerProcessor/statePrepareProcessor/out_delay[19]_i_5/O
                         net (fo=1, routed)           0.000    12.922    reactionTimerProcessor/statePrepareProcessor/out_delay[19]_i_5_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.455 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.455    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_2_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.770 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.817    14.587    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2_n_4
    SLICE_X77Y62         LUT3 (Prop_lut3_I0_O)        0.307    14.894 r  reactionTimerProcessor/statePrepareProcessor/out_delay[23]_i_1/O
                         net (fo=1, routed)           0.000    14.894    reactionTimerProcessor/statePrepareProcessor/out_delay[23]_i_1_n_0
    SLICE_X77Y62         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.593    15.016    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X77Y62         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X77Y62         FDRE (Setup_fdre_C_D)        0.032    15.271    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -14.894    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 5.981ns (62.746%)  route 3.551ns (37.254%))
  Logic Levels:           21  (CARRY4=16 LUT1=1 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.721     5.324    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/Q
                         net (fo=5, routed)           0.689     6.531    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/S[0]
    SLICE_X79Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[11]_i_49/O
                         net (fo=1, routed)           0.000     6.655    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    SLICE_X79Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.053    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X79Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.167    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.281    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.395    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.509    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.623    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.737    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.851    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.185 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[1]
                         net (fo=20, routed)          0.989     9.174    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_6
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.303     9.477 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.477    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.010 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.010    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.325 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[3]
                         net (fo=1, routed)           0.578    10.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[3]
    SLICE_X78Y61         LUT2 (Prop_lut2_I1_O)        0.307    11.210 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_8/O
                         net (fo=1, routed)           0.000    11.210    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_71
    SLICE_X78Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.743 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.743    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.860    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.183 f  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.755    12.938    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3_n_6
    SLICE_X76Y61         LUT1 (Prop_lut1_I0_O)        0.306    13.244 r  reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5/O
                         net (fo=1, routed)           0.000    13.244    reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.777 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.777    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X76Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.006 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/CO[2]
                         net (fo=22, routed)          0.540    14.546    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_1
    SLICE_X77Y62         LUT3 (Prop_lut3_I1_O)        0.310    14.856 r  reactionTimerProcessor/statePrepareProcessor/out_delay[10]_i_1/O
                         net (fo=1, routed)           0.000    14.856    reactionTimerProcessor/statePrepareProcessor/out_delay[10]_i_1_n_0
    SLICE_X77Y62         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.593    15.016    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X77Y62         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[10]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X77Y62         FDRE (Setup_fdre_C_D)        0.031    15.270    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[10]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.856    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 5.981ns (62.778%)  route 3.546ns (37.222%))
  Logic Levels:           21  (CARRY4=16 LUT1=1 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.721     5.324    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/Q
                         net (fo=5, routed)           0.689     6.531    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/S[0]
    SLICE_X79Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[11]_i_49/O
                         net (fo=1, routed)           0.000     6.655    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    SLICE_X79Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.053    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X79Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.167    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.281    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.395    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.509    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.623    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.737    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.851    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.185 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[1]
                         net (fo=20, routed)          0.989     9.174    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_6
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.303     9.477 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.477    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.010 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.010    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.325 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[3]
                         net (fo=1, routed)           0.578    10.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[3]
    SLICE_X78Y61         LUT2 (Prop_lut2_I1_O)        0.307    11.210 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_8/O
                         net (fo=1, routed)           0.000    11.210    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_71
    SLICE_X78Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.743 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.743    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.860    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.183 f  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.755    12.938    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3_n_6
    SLICE_X76Y61         LUT1 (Prop_lut1_I0_O)        0.306    13.244 r  reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5/O
                         net (fo=1, routed)           0.000    13.244    reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.777 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.777    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X76Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.006 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/CO[2]
                         net (fo=22, routed)          0.535    14.541    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_1
    SLICE_X75Y61         LUT3 (Prop_lut3_I1_O)        0.310    14.851 r  reactionTimerProcessor/statePrepareProcessor/out_delay[25]_i_1/O
                         net (fo=1, routed)           0.000    14.851    reactionTimerProcessor/statePrepareProcessor/out_delay[25]_i_1_n_0
    SLICE_X75Y61         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.594    15.017    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X75Y61         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.029    15.269    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 5.981ns (62.812%)  route 3.541ns (37.188%))
  Logic Levels:           21  (CARRY4=16 LUT1=1 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.721     5.324    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/Q
                         net (fo=5, routed)           0.689     6.531    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/S[0]
    SLICE_X79Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[11]_i_49/O
                         net (fo=1, routed)           0.000     6.655    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    SLICE_X79Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.053    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X79Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.167    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.281    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.395    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.509    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.623    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.737    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.851    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.185 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[1]
                         net (fo=20, routed)          0.989     9.174    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_6
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.303     9.477 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.477    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.010 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.010    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.325 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[3]
                         net (fo=1, routed)           0.578    10.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[3]
    SLICE_X78Y61         LUT2 (Prop_lut2_I1_O)        0.307    11.210 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_8/O
                         net (fo=1, routed)           0.000    11.210    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_71
    SLICE_X78Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.743 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.743    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.860    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.183 f  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.755    12.938    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_3_n_6
    SLICE_X76Y61         LUT1 (Prop_lut1_I0_O)        0.306    13.244 r  reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5/O
                         net (fo=1, routed)           0.000    13.244    reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_5_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.777 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.777    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X76Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.006 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/CO[2]
                         net (fo=22, routed)          0.530    14.536    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_1
    SLICE_X77Y63         LUT3 (Prop_lut3_I1_O)        0.310    14.846 r  reactionTimerProcessor/statePrepareProcessor/out_delay[19]_i_1/O
                         net (fo=1, routed)           0.000    14.846    reactionTimerProcessor/statePrepareProcessor/out_delay[19]_i_1_n_0
    SLICE_X77Y63         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.592    15.015    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X77Y63         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X77Y63         FDRE (Setup_fdre_C_D)        0.029    15.267    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -14.846    
  -------------------------------------------------------------------
                         slack                                  0.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 startButtonDebouncer/pipeline_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/startButtonEdge/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.601     1.520    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X89Y67         FDSE                                         r  startButtonDebouncer/pipeline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDSE (Prop_fdse_C_Q)         0.141     1.661 f  startButtonDebouncer/pipeline_reg[3]/Q
                         net (fo=2, routed)           0.068     1.730    startButtonDebouncer/pipeline[3]
    SLICE_X88Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  startButtonDebouncer/out_buttonOut/O
                         net (fo=1, routed)           0.000     1.775    reactionTimerProcessor/startButtonEdge/debouncedStartButton
    SLICE_X88Y67         FDRE                                         r  reactionTimerProcessor/startButtonEdge/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.871     2.036    reactionTimerProcessor/startButtonEdge/in_100MHzClock_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  reactionTimerProcessor/startButtonEdge/pipeline_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.120     1.653    reactionTimerProcessor/startButtonEdge/pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 startButtonDebouncer/pipeline_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startButtonDebouncer/pipeline_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.601     1.520    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X89Y67         FDSE                                         r  startButtonDebouncer/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDSE (Prop_fdse_C_Q)         0.141     1.661 r  startButtonDebouncer/pipeline_reg[0]/Q
                         net (fo=2, routed)           0.067     1.728    startButtonDebouncer/pipeline[0]
    SLICE_X89Y67         FDSE                                         r  startButtonDebouncer/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.871     2.036    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X89Y67         FDSE                                         r  startButtonDebouncer/pipeline_reg[1]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X89Y67         FDSE (Hold_fdse_C_D)         0.075     1.595    startButtonDebouncer/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clock1kHz/out_dividedClock_reg/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startButtonDebouncer/enableDetector/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.597     1.516    clock1kHz/in_100MHzClock_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  clock1kHz/out_dividedClock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clock1kHz/out_dividedClock_reg/Q
                         net (fo=3, routed)           0.079     1.737    startButtonDebouncer/enableDetector/D[0]
    SLICE_X89Y77         FDRE                                         r  startButtonDebouncer/enableDetector/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.866     2.031    startButtonDebouncer/enableDetector/in_100MHzClock_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  startButtonDebouncer/enableDetector/pipeline_reg[0]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X89Y77         FDRE (Hold_fdre_C_D)         0.075     1.591    startButtonDebouncer/enableDetector/pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clockEdge1kHz/pipeline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdDisplayOutput/displayIndex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.602     1.521    clockEdge1kHz/in_100MHzClock_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  clockEdge1kHz/pipeline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clockEdge1kHz/pipeline_reg[1]/Q
                         net (fo=3, routed)           0.102     1.765    ssdDisplayOutput/Q[1]
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.048     1.813 r  ssdDisplayOutput/displayIndex[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    ssdDisplayOutput/displayIndex[2]_i_1_n_0
    SLICE_X88Y83         FDRE                                         r  ssdDisplayOutput/displayIndex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.872     2.037    ssdDisplayOutput/in_100MHzClock_IBUF_BUFG
    SLICE_X88Y83         FDRE                                         r  ssdDisplayOutput/displayIndex_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.131     1.665    ssdDisplayOutput/displayIndex_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clockEdge1kHz/pipeline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdDisplayOutput/displayIndex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.602     1.521    clockEdge1kHz/in_100MHzClock_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  clockEdge1kHz/pipeline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clockEdge1kHz/pipeline_reg[1]/Q
                         net (fo=3, routed)           0.098     1.761    ssdDisplayOutput/Q[1]
    SLICE_X88Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  ssdDisplayOutput/displayIndex[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    ssdDisplayOutput/displayIndex[0]_i_1_n_0
    SLICE_X88Y83         FDRE                                         r  ssdDisplayOutput/displayIndex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.872     2.037    ssdDisplayOutput/in_100MHzClock_IBUF_BUFG
    SLICE_X88Y83         FDRE                                         r  ssdDisplayOutput/displayIndex_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.120     1.654    ssdDisplayOutput/displayIndex_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/tickCounterValid_reg/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/tickCounterDivider/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.588     1.507    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X79Y76         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  reactionTimerProcessor/stateTestProcessor/tickCounterValid_reg/Q
                         net (fo=5, routed)           0.099     1.748    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/tickCounterValid_reg
    SLICE_X78Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.793 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/FSM_sequential_state[0]_i_1_n_0
    SLICE_X78Y76         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.857     2.022    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/in_100MHzClock_IBUF_BUFG
    SLICE_X78Y76         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X78Y76         FDRE (Hold_fdre_C_D)         0.120     1.640    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clockEdge1kHz/pipeline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdDisplayOutput/displayIndex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.602     1.521    clockEdge1kHz/in_100MHzClock_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  clockEdge1kHz/pipeline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clockEdge1kHz/pipeline_reg[1]/Q
                         net (fo=3, routed)           0.102     1.765    ssdDisplayOutput/Q[1]
    SLICE_X88Y83         LUT4 (Prop_lut4_I2_O)        0.045     1.810 r  ssdDisplayOutput/displayIndex[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    ssdDisplayOutput/displayIndex[1]_i_1_n_0
    SLICE_X88Y83         FDRE                                         r  ssdDisplayOutput/displayIndex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.872     2.037    ssdDisplayOutput/in_100MHzClock_IBUF_BUFG
    SLICE_X88Y83         FDRE                                         r  ssdDisplayOutput/displayIndex_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.121     1.655    ssdDisplayOutput/displayIndex_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.505%)  route 0.109ns (43.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.603     1.522    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X87Y86         FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[17]/Q
                         net (fo=2, routed)           0.109     1.772    reactionTimerProcessor/stateIdleProcessor/Q[17]
    SLICE_X88Y85         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.874     2.039    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X88Y85         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[17]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.076     1.613    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.906%)  route 0.111ns (44.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.604     1.523    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[10]/Q
                         net (fo=2, routed)           0.111     1.776    reactionTimerProcessor/stateIdleProcessor/Q[10]
    SLICE_X88Y87         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.875     2.040    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[10]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.075     1.613    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.110%)  route 0.115ns (44.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.603     1.522    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X86Y85         FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[25]/Q
                         net (fo=2, routed)           0.115     1.778    reactionTimerProcessor/stateIdleProcessor/Q[25]
    SLICE_X88Y85         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.874     2.039    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X88Y85         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[25]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.076     1.613    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         in_100MHzClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y73    clock1kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y75    clock1kHz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y53    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y56    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y56    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y57    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y56    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y57    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y57    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    ssdDisplayOutput/displayDigit_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    ssdDisplayOutput/displayDigit_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    reactionTimerProcessor/out_leds_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    reactionTimerProcessor/out_leds_reg[12]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    reactionTimerProcessor/out_leds_reg[13]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    reactionTimerProcessor/out_leds_reg[14]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    reactionTimerProcessor/out_ssdOutput_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    reactionTimerProcessor/out_ssdOutput_reg[15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    reactionTimerProcessor/out_ssdOutput_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    reactionTimerProcessor/out_ssdOutput_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y70    reactionTimerProcessor/testResultValidDetector/pipeline_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clock1kHz/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clock1kHz/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clock1kHz/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clock1kHz/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    startButtonDebouncer/enableDetector/pipeline_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y54    globalTimer/out_time_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y56    globalTimer/out_time_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y56    globalTimer/out_time_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y54    globalTimer/out_time_reg[1]/C



