-- VHDL for IBM SMS ALD group BDataReg
-- Title: BDataReg
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 10/18/2020 5:21:34 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity BDataReg is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MY_RO_CHR_0: in STD_LOGIC;
		MY_REGEN_CHR_0: in STD_LOGIC;
		PY_B_DATA_REG_RESET_1: in STD_LOGIC;
		MY_RO_CHR_1: in STD_LOGIC;
		MY_REGEN_CHR_1: in STD_LOGIC;
		PY_B_DATA_REG_RESET_2: in STD_LOGIC;
		MY_RO_CHR_2: in STD_LOGIC;
		MY_REGEN_CHR_2: in STD_LOGIC;
		PY_B_DATA_REG_RESET_3: in STD_LOGIC;
		MY_RO_CHR_3: in STD_LOGIC;
		MY_REGEN_CHR_3: in STD_LOGIC;
		PY_B_DATA_REG_RESET_4: in STD_LOGIC;
		MY_SA_CHAR_0_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MY_SA_CHAR_1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MY_SA_CHAR_2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MY_SA_CHAR_3_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_DATA_REG_STAR_0_STAR_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_INH_CHAR_0_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_DATA_REG_STAR_1_STAR_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_INH_CHAR_1_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_DATA_REG_STAR_2_STAR_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_INH_CHAR_2_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_DATA_REG_STAR_3_STAR_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_INH_CHAR_3_BUS: out STD_LOGIC_VECTOR (7 downTo 0));
end BDataReg;


ARCHITECTURE structural of BDataReg is

	 signal XX_PS_B_DATA_REG_1_BIT_STAR_0_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_2_BIT_STAR_0_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_4_BIT_STAR_0_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_8_BIT_STAR_0_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_A_BIT_STAR_0_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_B_BIT_STAR_0_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_C_BIT_STAR_0_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_WM_BIT_STAR_0_STAR: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_1_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_2_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_4_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_8_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_A_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_B_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_C_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_WM_BIT: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_1_BIT_STAR_1_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_2_BIT_STAR_1_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_4_BIT_STAR_1_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_8_BIT_STAR_1_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_A_BIT_STAR_1_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_B_BIT_STAR_1_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_C_BIT_STAR_1_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_WM_BIT_STAR_1_STAR: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_1_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_2_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_4_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_8_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_A_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_B_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_C_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_WM_BIT: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_1_BIT_STAR_2_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_2_BIT_STAR_2_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_4_BIT_STAR_2_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_8_BIT_STAR_2_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_A_BIT_STAR_2_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_B_BIT_STAR_2_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_C_BIT_STAR_2_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_WM_BIT_STAR_2_STAR: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_1_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_2_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_4_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_8_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_A_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_B_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_C_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_WM_BIT: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_1_BIT_STAR_3_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_2_BIT_STAR_3_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_4_BIT_STAR_3_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_8_BIT_STAR_3_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_A_BIT_STAR_3_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_B_BIT_STAR_3_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_C_BIT_STAR_3_STAR: STD_LOGIC;
	 signal XX_PS_B_DATA_REG_WM_BIT_STAR_3_STAR: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_1_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_2_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_4_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_8_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_A_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_B_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_C_BIT: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_WM_BIT: STD_LOGIC;

BEGIN


	PS_B_DATA_REG_STAR_0_STAR_BUS <= (
		XX_PS_B_DATA_REG_C_BIT_STAR_0_STAR,
		XX_PS_B_DATA_REG_WM_BIT_STAR_0_STAR,
		XX_PS_B_DATA_REG_B_BIT_STAR_0_STAR,
		XX_PS_B_DATA_REG_A_BIT_STAR_0_STAR,
		XX_PS_B_DATA_REG_8_BIT_STAR_0_STAR,
		XX_PS_B_DATA_REG_4_BIT_STAR_0_STAR,
		XX_PS_B_DATA_REG_2_BIT_STAR_0_STAR,
		XX_PS_B_DATA_REG_1_BIT_STAR_0_STAR);

	MY_INH_CHAR_0_BUS <= (
		XX_MY_INH_CHAR_0_C_BIT,
		XX_MY_INH_CHAR_0_WM_BIT,
		XX_MY_INH_CHAR_0_B_BIT,
		XX_MY_INH_CHAR_0_A_BIT,
		XX_MY_INH_CHAR_0_8_BIT,
		XX_MY_INH_CHAR_0_4_BIT,
		XX_MY_INH_CHAR_0_2_BIT,
		XX_MY_INH_CHAR_0_1_BIT);

	PS_B_DATA_REG_STAR_1_STAR_BUS <= (
		XX_PS_B_DATA_REG_C_BIT_STAR_1_STAR,
		XX_PS_B_DATA_REG_WM_BIT_STAR_1_STAR,
		XX_PS_B_DATA_REG_B_BIT_STAR_1_STAR,
		XX_PS_B_DATA_REG_A_BIT_STAR_1_STAR,
		XX_PS_B_DATA_REG_8_BIT_STAR_1_STAR,
		XX_PS_B_DATA_REG_4_BIT_STAR_1_STAR,
		XX_PS_B_DATA_REG_2_BIT_STAR_1_STAR,
		XX_PS_B_DATA_REG_1_BIT_STAR_1_STAR);

	MY_INH_CHAR_1_BUS <= (
		XX_MY_INH_CHAR_1_C_BIT,
		XX_MY_INH_CHAR_1_WM_BIT,
		XX_MY_INH_CHAR_1_B_BIT,
		XX_MY_INH_CHAR_1_A_BIT,
		XX_MY_INH_CHAR_1_8_BIT,
		XX_MY_INH_CHAR_1_4_BIT,
		XX_MY_INH_CHAR_1_2_BIT,
		XX_MY_INH_CHAR_1_1_BIT);

	PS_B_DATA_REG_STAR_2_STAR_BUS <= (
		XX_PS_B_DATA_REG_C_BIT_STAR_2_STAR,
		XX_PS_B_DATA_REG_WM_BIT_STAR_2_STAR,
		XX_PS_B_DATA_REG_B_BIT_STAR_2_STAR,
		XX_PS_B_DATA_REG_A_BIT_STAR_2_STAR,
		XX_PS_B_DATA_REG_8_BIT_STAR_2_STAR,
		XX_PS_B_DATA_REG_4_BIT_STAR_2_STAR,
		XX_PS_B_DATA_REG_2_BIT_STAR_2_STAR,
		XX_PS_B_DATA_REG_1_BIT_STAR_2_STAR);

	MY_INH_CHAR_2_BUS <= (
		XX_MY_INH_CHAR_2_C_BIT,
		XX_MY_INH_CHAR_2_WM_BIT,
		XX_MY_INH_CHAR_2_B_BIT,
		XX_MY_INH_CHAR_2_A_BIT,
		XX_MY_INH_CHAR_2_8_BIT,
		XX_MY_INH_CHAR_2_4_BIT,
		XX_MY_INH_CHAR_2_2_BIT,
		XX_MY_INH_CHAR_2_1_BIT);

	PS_B_DATA_REG_STAR_3_STAR_BUS <= (
		XX_PS_B_DATA_REG_C_BIT_STAR_3_STAR,
		XX_PS_B_DATA_REG_WM_BIT_STAR_3_STAR,
		XX_PS_B_DATA_REG_B_BIT_STAR_3_STAR,
		XX_PS_B_DATA_REG_A_BIT_STAR_3_STAR,
		XX_PS_B_DATA_REG_8_BIT_STAR_3_STAR,
		XX_PS_B_DATA_REG_4_BIT_STAR_3_STAR,
		XX_PS_B_DATA_REG_2_BIT_STAR_3_STAR,
		XX_PS_B_DATA_REG_1_BIT_STAR_3_STAR);

	MY_INH_CHAR_3_BUS <= (
		XX_MY_INH_CHAR_3_C_BIT,
		XX_MY_INH_CHAR_3_WM_BIT,
		XX_MY_INH_CHAR_3_B_BIT,
		XX_MY_INH_CHAR_3_A_BIT,
		XX_MY_INH_CHAR_3_8_BIT,
		XX_MY_INH_CHAR_3_4_BIT,
		XX_MY_INH_CHAR_3_2_BIT,
		XX_MY_INH_CHAR_3_1_BIT);

Page_36_11_01_1: ENTITY ALD_36_11_01_1_B_DATA_REG_CHAR_0
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_SA_CHAR_0_1_BIT =>
		MY_SA_CHAR_0_BUS(0),
	MY_SA_CHAR_0_2_BIT =>
		MY_SA_CHAR_0_BUS(1),
	MY_SA_CHAR_0_4_BIT =>
		MY_SA_CHAR_0_BUS(2),
	MY_SA_CHAR_0_8_BIT =>
		MY_SA_CHAR_0_BUS(3),
	MY_REGEN_CHR_0 =>
		MY_REGEN_CHR_0,
	PY_B_DATA_REG_RESET_1 =>
		PY_B_DATA_REG_RESET_1,
	MY_RO_CHR_0 =>
		MY_RO_CHR_0,
	MY_SA_CHAR_0_A_BIT =>
		MY_SA_CHAR_0_BUS(4),
	MY_SA_CHAR_0_B_BIT =>
		MY_SA_CHAR_0_BUS(5),
	MY_SA_CHAR_0_C_BIT =>
		MY_SA_CHAR_0_BUS(7),
	MY_SA_CHAR_0_WM_BIT =>
		MY_SA_CHAR_0_BUS(6),
	PS_B_DATA_REG_1_BIT_STAR_0_STAR =>
		XX_PS_B_DATA_REG_1_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_1_BIT =>
		XX_MY_INH_CHAR_0_1_BIT,
	PS_B_DATA_REG_2_BIT_STAR_0_STAR =>
		XX_PS_B_DATA_REG_2_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_2_BIT =>
		XX_MY_INH_CHAR_0_2_BIT,
	PS_B_DATA_REG_4_BIT_STAR_0_STAR =>
		XX_PS_B_DATA_REG_4_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_4_BIT =>
		XX_MY_INH_CHAR_0_4_BIT,
	PS_B_DATA_REG_8_BIT_STAR_0_STAR =>
		XX_PS_B_DATA_REG_8_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_8_BIT =>
		XX_MY_INH_CHAR_0_8_BIT,
	PS_B_DATA_REG_A_BIT_STAR_0_STAR =>
		XX_PS_B_DATA_REG_A_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_A_BIT =>
		XX_MY_INH_CHAR_0_A_BIT,
	PS_B_DATA_REG_B_BIT_STAR_0_STAR =>
		XX_PS_B_DATA_REG_B_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_B_BIT =>
		XX_MY_INH_CHAR_0_B_BIT,
	PS_B_DATA_REG_C_BIT_STAR_0_STAR =>
		XX_PS_B_DATA_REG_C_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_C_BIT =>
		XX_MY_INH_CHAR_0_C_BIT,
	PS_B_DATA_REG_WM_BIT_STAR_0_STAR =>
		XX_PS_B_DATA_REG_WM_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_WM_BIT =>
		XX_MY_INH_CHAR_0_WM_BIT
	);

Page_36_11_02_1: ENTITY ALD_36_11_02_1_B_DATA_REG_CHAR_1
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_SA_CHAR_1_1_BIT =>
		MY_SA_CHAR_1_BUS(0),
	MY_SA_CHAR_1_2_BIT =>
		MY_SA_CHAR_1_BUS(1),
	MY_SA_CHAR_1_4_BIT =>
		MY_SA_CHAR_1_BUS(2),
	PY_B_DATA_REG_RESET_2 =>
		PY_B_DATA_REG_RESET_2,
	MY_SA_CHAR_1_8_BIT =>
		MY_SA_CHAR_1_BUS(3),
	MY_REGEN_CHR_1 =>
		MY_REGEN_CHR_1,
	MY_RO_CHR_1 =>
		MY_RO_CHR_1,
	MY_SA_CHAR_1_A_BIT =>
		MY_SA_CHAR_1_BUS(4),
	MY_SA_CHAR_1_B_BIT =>
		MY_SA_CHAR_1_BUS(5),
	MY_SA_CHAR_1_C_BIT =>
		MY_SA_CHAR_1_BUS(7),
	MY_SA_CHAR_1_WM_BIT =>
		MY_SA_CHAR_1_BUS(6),
	PS_B_DATA_REG_1_BIT_STAR_1_STAR =>
		XX_PS_B_DATA_REG_1_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_1_BIT =>
		XX_MY_INH_CHAR_1_1_BIT,
	PS_B_DATA_REG_2_BIT_STAR_1_STAR =>
		XX_PS_B_DATA_REG_2_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_2_BIT =>
		XX_MY_INH_CHAR_1_2_BIT,
	PS_B_DATA_REG_4_BIT_STAR_1_STAR =>
		XX_PS_B_DATA_REG_4_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_4_BIT =>
		XX_MY_INH_CHAR_1_4_BIT,
	PS_B_DATA_REG_8_BIT_STAR_1_STAR =>
		XX_PS_B_DATA_REG_8_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_8_BIT =>
		XX_MY_INH_CHAR_1_8_BIT,
	PS_B_DATA_REG_A_BIT_STAR_1_STAR =>
		XX_PS_B_DATA_REG_A_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_A_BIT =>
		XX_MY_INH_CHAR_1_A_BIT,
	PS_B_DATA_REG_B_BIT_STAR_1_STAR =>
		XX_PS_B_DATA_REG_B_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_B_BIT =>
		XX_MY_INH_CHAR_1_B_BIT,
	PS_B_DATA_REG_C_BIT_STAR_1_STAR =>
		XX_PS_B_DATA_REG_C_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_C_BIT =>
		XX_MY_INH_CHAR_1_C_BIT,
	PS_B_DATA_REG_WM_BIT_STAR_1_STAR =>
		XX_PS_B_DATA_REG_WM_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_WM_BIT =>
		XX_MY_INH_CHAR_1_WM_BIT
	);

Page_36_11_03_1: ENTITY ALD_36_11_03_1_B_DATA_REG_CHAR_2
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_SA_CHAR_2_1_BIT =>
		MY_SA_CHAR_2_BUS(0),
	MY_SA_CHAR_2_2_BIT =>
		MY_SA_CHAR_2_BUS(1),
	MY_REGEN_CHR_2 =>
		MY_REGEN_CHR_2,
	MY_SA_CHAR_2_4_BIT =>
		MY_SA_CHAR_2_BUS(2),
	MY_RO_CHR_2 =>
		MY_RO_CHR_2,
	MY_SA_CHAR_2_8_BIT =>
		MY_SA_CHAR_2_BUS(3),
	PY_B_DATA_REG_RESET_3 =>
		PY_B_DATA_REG_RESET_3,
	MY_SA_CHAR_2_A_BIT =>
		MY_SA_CHAR_2_BUS(4),
	MY_SA_CHAR_2_B_BIT =>
		MY_SA_CHAR_2_BUS(5),
	MY_SA_CHAR_2_C_BIT =>
		MY_SA_CHAR_2_BUS(7),
	MY_SA_CHAR_2_WM_BIT =>
		MY_SA_CHAR_2_BUS(6),
	PS_B_DATA_REG_1_BIT_STAR_2_STAR =>
		XX_PS_B_DATA_REG_1_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_1_BIT =>
		XX_MY_INH_CHAR_2_1_BIT,
	PS_B_DATA_REG_2_BIT_STAR_2_STAR =>
		XX_PS_B_DATA_REG_2_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_2_BIT =>
		XX_MY_INH_CHAR_2_2_BIT,
	PS_B_DATA_REG_4_BIT_STAR_2_STAR =>
		XX_PS_B_DATA_REG_4_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_4_BIT =>
		XX_MY_INH_CHAR_2_4_BIT,
	PS_B_DATA_REG_8_BIT_STAR_2_STAR =>
		XX_PS_B_DATA_REG_8_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_8_BIT =>
		XX_MY_INH_CHAR_2_8_BIT,
	PS_B_DATA_REG_A_BIT_STAR_2_STAR =>
		XX_PS_B_DATA_REG_A_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_A_BIT =>
		XX_MY_INH_CHAR_2_A_BIT,
	PS_B_DATA_REG_B_BIT_STAR_2_STAR =>
		XX_PS_B_DATA_REG_B_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_B_BIT =>
		XX_MY_INH_CHAR_2_B_BIT,
	PS_B_DATA_REG_C_BIT_STAR_2_STAR =>
		XX_PS_B_DATA_REG_C_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_C_BIT =>
		XX_MY_INH_CHAR_2_C_BIT,
	PS_B_DATA_REG_WM_BIT_STAR_2_STAR =>
		XX_PS_B_DATA_REG_WM_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_WM_BIT =>
		XX_MY_INH_CHAR_2_WM_BIT
	);

Page_36_11_04_1: ENTITY ALD_36_11_04_1_B_DATA_REG_CHAR_3
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_SA_CHAR_3_1_BIT =>
		MY_SA_CHAR_3_BUS(0),
	PY_B_DATA_REG_RESET_4 =>
		PY_B_DATA_REG_RESET_4,
	MY_SA_CHAR_3_2_BIT =>
		MY_SA_CHAR_3_BUS(1),
	MY_REGEN_CHR_3 =>
		MY_REGEN_CHR_3,
	MY_SA_CHAR_3_4_BIT =>
		MY_SA_CHAR_3_BUS(2),
	MY_RO_CHR_3 =>
		MY_RO_CHR_3,
	MY_SA_CHAR_3_8_BIT =>
		MY_SA_CHAR_3_BUS(3),
	MY_SA_CHAR_3_A_BIT =>
		MY_SA_CHAR_3_BUS(4),
	MY_SA_CHAR_3_B_BIT =>
		MY_SA_CHAR_3_BUS(5),
	MY_SA_CHAR_3_C_BIT =>
		MY_SA_CHAR_3_BUS(7),
	MY_SA_CHAR_3_WM_BIT =>
		MY_SA_CHAR_3_BUS(6),
	PS_B_DATA_REG_1_BIT_STAR_3_STAR =>
		XX_PS_B_DATA_REG_1_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_1_BIT =>
		XX_MY_INH_CHAR_3_1_BIT,
	PS_B_DATA_REG_2_BIT_STAR_3_STAR =>
		XX_PS_B_DATA_REG_2_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_2_BIT =>
		XX_MY_INH_CHAR_3_2_BIT,
	PS_B_DATA_REG_4_BIT_STAR_3_STAR =>
		XX_PS_B_DATA_REG_4_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_4_BIT =>
		XX_MY_INH_CHAR_3_4_BIT,
	PS_B_DATA_REG_8_BIT_STAR_3_STAR =>
		XX_PS_B_DATA_REG_8_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_8_BIT =>
		XX_MY_INH_CHAR_3_8_BIT,
	PS_B_DATA_REG_A_BIT_STAR_3_STAR =>
		XX_PS_B_DATA_REG_A_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_A_BIT =>
		XX_MY_INH_CHAR_3_A_BIT,
	PS_B_DATA_REG_B_BIT_STAR_3_STAR =>
		XX_PS_B_DATA_REG_B_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_B_BIT =>
		XX_MY_INH_CHAR_3_B_BIT,
	PS_B_DATA_REG_C_BIT_STAR_3_STAR =>
		XX_PS_B_DATA_REG_C_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_C_BIT =>
		XX_MY_INH_CHAR_3_C_BIT,
	PS_B_DATA_REG_WM_BIT_STAR_3_STAR =>
		XX_PS_B_DATA_REG_WM_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_WM_BIT =>
		XX_MY_INH_CHAR_3_WM_BIT
	);


END;
