LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY reg32_avalon_interface IS
PORT ( clock, resetn : IN STD_LOGIC;
		 chipselect : IN STD_LOGIC;
		 writedata  : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
       write      : IN STD_LOGIC;
		 readdata   : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
       read       : IN STD_LOGIC );
END reg32_avalon_interface;

ARCHITECTURE Structure OF reg32_avalon_interface IS

COMPONENT reg32
PORT ( 		clock, resetn : IN STD_LOGIC;
				WE : IN STD_LOGIC;
				D : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
				Q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
		);
END COMPONENT;

COMPONENT contador8bit
PORT ( 
			  CLK : in  STD_LOGIC;
			  OUTPUT : out  STD_LOGIC_VECTOR (31 downto 0);
			  cmd: in STD_LOGIC_VECTOR (31 downto 0)
		);
END COMPONENT;

signal write_enable : std_logic;
signal read_enable : std_logic;
signal readdata_internal,writedata_internal,SAIDA : STD_LOGIC_VECTOR(31 DOWNTO 0);

BEGIN

write_enable <= write and chipselect;
read_enable <= read and chipselect;

	reg32_def : reg32
	port map (
		clock 	=> clock,
		resetn 	=> resetn,
      WE       => write_enable,
		D 			=> writedata_internal,
		Q 			=> readdata_internal
);

	cont8bit_def : contador8bit
	port map (
		CLK 	=> clock,
		OUTPUT	=> SAIDA,
      cmd      => readdata_internal
  );


process(clock)
	begin
	
	if rising_edge(clock) then
		if write_enable = '1' then
		writedata_internal <= writedata;
		elsif read_enable = '1' then
	   readdata <= SAIDA;
						
		end if;
	
	end if;
		
	end process;

END Structure;
