

================================================================
== Vitis HLS Report for 'maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10'
================================================================
* Date:           Mon Oct 28 10:46:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxPool_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.735 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_171_10  |       33|       33|         3|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    101|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     235|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     235|    202|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_32_1_1_U24  |sparsemux_33_4_32_1_1  |        0|   0|  0|  65|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|   0|  0|  65|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln171_fu_422_p2     |         +|   0|  0|  14|           6|           1|
    |icmp_ln171_fu_416_p2    |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln174_fu_525_p2    |      icmp|   0|  0|  39|          32|          32|
    |select_ln174_fu_529_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 101|          46|          74|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ch_1    |   9|          2|    6|         12|
    |ch_fu_108                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |acc_load_reg_674                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |buf_10_addr_reg_627                |   5|   0|    5|          0|
    |buf_10_addr_reg_627_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_11_addr_reg_633                |   5|   0|    5|          0|
    |buf_11_addr_reg_633_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_12_addr_reg_639                |   5|   0|    5|          0|
    |buf_12_addr_reg_639_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_13_addr_reg_645                |   5|   0|    5|          0|
    |buf_13_addr_reg_645_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_14_addr_reg_651                |   5|   0|    5|          0|
    |buf_14_addr_reg_651_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_15_addr_reg_657                |   5|   0|    5|          0|
    |buf_15_addr_reg_657_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_1_addr_reg_573                 |   5|   0|    5|          0|
    |buf_1_addr_reg_573_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_2_addr_reg_579                 |   5|   0|    5|          0|
    |buf_2_addr_reg_579_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_3_addr_reg_585                 |   5|   0|    5|          0|
    |buf_3_addr_reg_585_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_4_addr_reg_591                 |   5|   0|    5|          0|
    |buf_4_addr_reg_591_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_5_addr_reg_597                 |   5|   0|    5|          0|
    |buf_5_addr_reg_597_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_6_addr_reg_603                 |   5|   0|    5|          0|
    |buf_6_addr_reg_603_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_7_addr_reg_609                 |   5|   0|    5|          0|
    |buf_7_addr_reg_609_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_8_addr_reg_615                 |   5|   0|    5|          0|
    |buf_8_addr_reg_615_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_9_addr_reg_621                 |   5|   0|    5|          0|
    |buf_9_addr_reg_621_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_addr_reg_567                   |   5|   0|    5|          0|
    |buf_addr_reg_567_pp0_iter1_reg     |   5|   0|    5|          0|
    |ch_fu_108                          |   6|   0|    6|          0|
    |tmp_1_reg_668                      |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 235|   0|  235|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10|  return value|
|buf_15_address0  |  out|    5|   ap_memory|                                      buf_15|         array|
|buf_15_ce0       |  out|    1|   ap_memory|                                      buf_15|         array|
|buf_15_q0        |   in|   32|   ap_memory|                                      buf_15|         array|
|buf_15_address1  |  out|    5|   ap_memory|                                      buf_15|         array|
|buf_15_ce1       |  out|    1|   ap_memory|                                      buf_15|         array|
|buf_15_we1       |  out|    1|   ap_memory|                                      buf_15|         array|
|buf_15_d1        |  out|   32|   ap_memory|                                      buf_15|         array|
|buf_14_address0  |  out|    5|   ap_memory|                                      buf_14|         array|
|buf_14_ce0       |  out|    1|   ap_memory|                                      buf_14|         array|
|buf_14_q0        |   in|   32|   ap_memory|                                      buf_14|         array|
|buf_14_address1  |  out|    5|   ap_memory|                                      buf_14|         array|
|buf_14_ce1       |  out|    1|   ap_memory|                                      buf_14|         array|
|buf_14_we1       |  out|    1|   ap_memory|                                      buf_14|         array|
|buf_14_d1        |  out|   32|   ap_memory|                                      buf_14|         array|
|buf_13_address0  |  out|    5|   ap_memory|                                      buf_13|         array|
|buf_13_ce0       |  out|    1|   ap_memory|                                      buf_13|         array|
|buf_13_q0        |   in|   32|   ap_memory|                                      buf_13|         array|
|buf_13_address1  |  out|    5|   ap_memory|                                      buf_13|         array|
|buf_13_ce1       |  out|    1|   ap_memory|                                      buf_13|         array|
|buf_13_we1       |  out|    1|   ap_memory|                                      buf_13|         array|
|buf_13_d1        |  out|   32|   ap_memory|                                      buf_13|         array|
|buf_12_address0  |  out|    5|   ap_memory|                                      buf_12|         array|
|buf_12_ce0       |  out|    1|   ap_memory|                                      buf_12|         array|
|buf_12_q0        |   in|   32|   ap_memory|                                      buf_12|         array|
|buf_12_address1  |  out|    5|   ap_memory|                                      buf_12|         array|
|buf_12_ce1       |  out|    1|   ap_memory|                                      buf_12|         array|
|buf_12_we1       |  out|    1|   ap_memory|                                      buf_12|         array|
|buf_12_d1        |  out|   32|   ap_memory|                                      buf_12|         array|
|buf_11_address0  |  out|    5|   ap_memory|                                      buf_11|         array|
|buf_11_ce0       |  out|    1|   ap_memory|                                      buf_11|         array|
|buf_11_q0        |   in|   32|   ap_memory|                                      buf_11|         array|
|buf_11_address1  |  out|    5|   ap_memory|                                      buf_11|         array|
|buf_11_ce1       |  out|    1|   ap_memory|                                      buf_11|         array|
|buf_11_we1       |  out|    1|   ap_memory|                                      buf_11|         array|
|buf_11_d1        |  out|   32|   ap_memory|                                      buf_11|         array|
|buf_10_address0  |  out|    5|   ap_memory|                                      buf_10|         array|
|buf_10_ce0       |  out|    1|   ap_memory|                                      buf_10|         array|
|buf_10_q0        |   in|   32|   ap_memory|                                      buf_10|         array|
|buf_10_address1  |  out|    5|   ap_memory|                                      buf_10|         array|
|buf_10_ce1       |  out|    1|   ap_memory|                                      buf_10|         array|
|buf_10_we1       |  out|    1|   ap_memory|                                      buf_10|         array|
|buf_10_d1        |  out|   32|   ap_memory|                                      buf_10|         array|
|buf_9_address0   |  out|    5|   ap_memory|                                       buf_9|         array|
|buf_9_ce0        |  out|    1|   ap_memory|                                       buf_9|         array|
|buf_9_q0         |   in|   32|   ap_memory|                                       buf_9|         array|
|buf_9_address1   |  out|    5|   ap_memory|                                       buf_9|         array|
|buf_9_ce1        |  out|    1|   ap_memory|                                       buf_9|         array|
|buf_9_we1        |  out|    1|   ap_memory|                                       buf_9|         array|
|buf_9_d1         |  out|   32|   ap_memory|                                       buf_9|         array|
|buf_8_address0   |  out|    5|   ap_memory|                                       buf_8|         array|
|buf_8_ce0        |  out|    1|   ap_memory|                                       buf_8|         array|
|buf_8_q0         |   in|   32|   ap_memory|                                       buf_8|         array|
|buf_8_address1   |  out|    5|   ap_memory|                                       buf_8|         array|
|buf_8_ce1        |  out|    1|   ap_memory|                                       buf_8|         array|
|buf_8_we1        |  out|    1|   ap_memory|                                       buf_8|         array|
|buf_8_d1         |  out|   32|   ap_memory|                                       buf_8|         array|
|buf_7_address0   |  out|    5|   ap_memory|                                       buf_7|         array|
|buf_7_ce0        |  out|    1|   ap_memory|                                       buf_7|         array|
|buf_7_q0         |   in|   32|   ap_memory|                                       buf_7|         array|
|buf_7_address1   |  out|    5|   ap_memory|                                       buf_7|         array|
|buf_7_ce1        |  out|    1|   ap_memory|                                       buf_7|         array|
|buf_7_we1        |  out|    1|   ap_memory|                                       buf_7|         array|
|buf_7_d1         |  out|   32|   ap_memory|                                       buf_7|         array|
|buf_6_address0   |  out|    5|   ap_memory|                                       buf_6|         array|
|buf_6_ce0        |  out|    1|   ap_memory|                                       buf_6|         array|
|buf_6_q0         |   in|   32|   ap_memory|                                       buf_6|         array|
|buf_6_address1   |  out|    5|   ap_memory|                                       buf_6|         array|
|buf_6_ce1        |  out|    1|   ap_memory|                                       buf_6|         array|
|buf_6_we1        |  out|    1|   ap_memory|                                       buf_6|         array|
|buf_6_d1         |  out|   32|   ap_memory|                                       buf_6|         array|
|buf_5_address0   |  out|    5|   ap_memory|                                       buf_5|         array|
|buf_5_ce0        |  out|    1|   ap_memory|                                       buf_5|         array|
|buf_5_q0         |   in|   32|   ap_memory|                                       buf_5|         array|
|buf_5_address1   |  out|    5|   ap_memory|                                       buf_5|         array|
|buf_5_ce1        |  out|    1|   ap_memory|                                       buf_5|         array|
|buf_5_we1        |  out|    1|   ap_memory|                                       buf_5|         array|
|buf_5_d1         |  out|   32|   ap_memory|                                       buf_5|         array|
|buf_4_address0   |  out|    5|   ap_memory|                                       buf_4|         array|
|buf_4_ce0        |  out|    1|   ap_memory|                                       buf_4|         array|
|buf_4_q0         |   in|   32|   ap_memory|                                       buf_4|         array|
|buf_4_address1   |  out|    5|   ap_memory|                                       buf_4|         array|
|buf_4_ce1        |  out|    1|   ap_memory|                                       buf_4|         array|
|buf_4_we1        |  out|    1|   ap_memory|                                       buf_4|         array|
|buf_4_d1         |  out|   32|   ap_memory|                                       buf_4|         array|
|buf_3_address0   |  out|    5|   ap_memory|                                       buf_3|         array|
|buf_3_ce0        |  out|    1|   ap_memory|                                       buf_3|         array|
|buf_3_q0         |   in|   32|   ap_memory|                                       buf_3|         array|
|buf_3_address1   |  out|    5|   ap_memory|                                       buf_3|         array|
|buf_3_ce1        |  out|    1|   ap_memory|                                       buf_3|         array|
|buf_3_we1        |  out|    1|   ap_memory|                                       buf_3|         array|
|buf_3_d1         |  out|   32|   ap_memory|                                       buf_3|         array|
|buf_2_address0   |  out|    5|   ap_memory|                                       buf_2|         array|
|buf_2_ce0        |  out|    1|   ap_memory|                                       buf_2|         array|
|buf_2_q0         |   in|   32|   ap_memory|                                       buf_2|         array|
|buf_2_address1   |  out|    5|   ap_memory|                                       buf_2|         array|
|buf_2_ce1        |  out|    1|   ap_memory|                                       buf_2|         array|
|buf_2_we1        |  out|    1|   ap_memory|                                       buf_2|         array|
|buf_2_d1         |  out|   32|   ap_memory|                                       buf_2|         array|
|buf_1_address0   |  out|    5|   ap_memory|                                       buf_1|         array|
|buf_1_ce0        |  out|    1|   ap_memory|                                       buf_1|         array|
|buf_1_q0         |   in|   32|   ap_memory|                                       buf_1|         array|
|buf_1_address1   |  out|    5|   ap_memory|                                       buf_1|         array|
|buf_1_ce1        |  out|    1|   ap_memory|                                       buf_1|         array|
|buf_1_we1        |  out|    1|   ap_memory|                                       buf_1|         array|
|buf_1_d1         |  out|   32|   ap_memory|                                       buf_1|         array|
|buf_r_address0   |  out|    5|   ap_memory|                                       buf_r|         array|
|buf_r_ce0        |  out|    1|   ap_memory|                                       buf_r|         array|
|buf_r_q0         |   in|   32|   ap_memory|                                       buf_r|         array|
|buf_r_address1   |  out|    5|   ap_memory|                                       buf_r|         array|
|buf_r_ce1        |  out|    1|   ap_memory|                                       buf_r|         array|
|buf_r_we1        |  out|    1|   ap_memory|                                       buf_r|         array|
|buf_r_d1         |  out|   32|   ap_memory|                                       buf_r|         array|
|empty            |   in|    4|     ap_none|                                       empty|        scalar|
|acc_address1     |  out|    5|   ap_memory|                                         acc|         array|
|acc_ce1          |  out|    1|   ap_memory|                                         acc|         array|
|acc_we1          |  out|    1|   ap_memory|                                         acc|         array|
|acc_d1           |  out|   32|   ap_memory|                                         acc|         array|
|acc_q1           |   in|   32|   ap_memory|                                         acc|         array|
+-----------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.73>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ch = alloca i32 1" [maxPool_1.cpp:171]   --->   Operation 6 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_8, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_9, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_10, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_11, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_12, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_13, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_14, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_15, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 24 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln171 = store i6 0, i6 %ch" [maxPool_1.cpp:171]   --->   Operation 25 'store' 'store_ln171' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body99"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ch_1 = load i6 %ch" [maxPool_1.cpp:171]   --->   Operation 27 'load' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%icmp_ln171 = icmp_eq  i6 %ch_1, i6 32" [maxPool_1.cpp:171]   --->   Operation 28 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln171 = add i6 %ch_1, i6 1" [maxPool_1.cpp:171]   --->   Operation 29 'add' 'add_ln171' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.body99.split, void %for.inc126.exitStub" [maxPool_1.cpp:171]   --->   Operation 30 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i6 %ch_1" [maxPool_1.cpp:171]   --->   Operation 31 'zext' 'zext_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 32 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 33 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 34 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 35 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 36 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 37 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 38 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 39 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_8_addr = getelementptr i32 %buf_8, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 40 'getelementptr' 'buf_8_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buf_9_addr = getelementptr i32 %buf_9, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 41 'getelementptr' 'buf_9_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf_10_addr = getelementptr i32 %buf_10, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 42 'getelementptr' 'buf_10_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_11_addr = getelementptr i32 %buf_11, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 43 'getelementptr' 'buf_11_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buf_12_addr = getelementptr i32 %buf_12, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 44 'getelementptr' 'buf_12_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buf_13_addr = getelementptr i32 %buf_13, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 45 'getelementptr' 'buf_13_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_14_addr = getelementptr i32 %buf_14, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 46 'getelementptr' 'buf_14_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buf_15_addr = getelementptr i32 %buf_15, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 47 'getelementptr' 'buf_15_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [maxPool_1.cpp:174]   --->   Operation 48 'load' 'buf_load' <Predicate = (!icmp_ln171 & tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [maxPool_1.cpp:174]   --->   Operation 49 'load' 'buf_1_load' <Predicate = (!icmp_ln171 & tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [maxPool_1.cpp:174]   --->   Operation 50 'load' 'buf_2_load' <Predicate = (!icmp_ln171 & tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [maxPool_1.cpp:174]   --->   Operation 51 'load' 'buf_3_load' <Predicate = (!icmp_ln171 & tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [maxPool_1.cpp:174]   --->   Operation 52 'load' 'buf_4_load' <Predicate = (!icmp_ln171 & tmp == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [maxPool_1.cpp:174]   --->   Operation 53 'load' 'buf_5_load' <Predicate = (!icmp_ln171 & tmp == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [maxPool_1.cpp:174]   --->   Operation 54 'load' 'buf_6_load' <Predicate = (!icmp_ln171 & tmp == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [maxPool_1.cpp:174]   --->   Operation 55 'load' 'buf_7_load' <Predicate = (!icmp_ln171 & tmp == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 56 [2/2] (2.32ns)   --->   "%buf_8_load = load i5 %buf_8_addr" [maxPool_1.cpp:174]   --->   Operation 56 'load' 'buf_8_load' <Predicate = (!icmp_ln171 & tmp == 8)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%buf_9_load = load i5 %buf_9_addr" [maxPool_1.cpp:174]   --->   Operation 57 'load' 'buf_9_load' <Predicate = (!icmp_ln171 & tmp == 9)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%buf_10_load = load i5 %buf_10_addr" [maxPool_1.cpp:174]   --->   Operation 58 'load' 'buf_10_load' <Predicate = (!icmp_ln171 & tmp == 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%buf_11_load = load i5 %buf_11_addr" [maxPool_1.cpp:174]   --->   Operation 59 'load' 'buf_11_load' <Predicate = (!icmp_ln171 & tmp == 11)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 60 [2/2] (2.32ns)   --->   "%buf_12_load = load i5 %buf_12_addr" [maxPool_1.cpp:174]   --->   Operation 60 'load' 'buf_12_load' <Predicate = (!icmp_ln171 & tmp == 12)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 61 [2/2] (2.32ns)   --->   "%buf_13_load = load i5 %buf_13_addr" [maxPool_1.cpp:174]   --->   Operation 61 'load' 'buf_13_load' <Predicate = (!icmp_ln171 & tmp == 13)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%buf_14_load = load i5 %buf_14_addr" [maxPool_1.cpp:174]   --->   Operation 62 'load' 'buf_14_load' <Predicate = (!icmp_ln171 & tmp == 14)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%buf_15_load = load i5 %buf_15_addr" [maxPool_1.cpp:174]   --->   Operation 63 'load' 'buf_15_load' <Predicate = (!icmp_ln171 & tmp == 15)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln171" [maxPool_1.cpp:174]   --->   Operation 64 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%acc_load = load i5 %acc_addr" [maxPool_1.cpp:174]   --->   Operation 65 'load' 'acc_load' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 66 [1/1] (1.88ns)   --->   "%switch_ln174 = switch i4 %tmp, void %arrayidx1034.case.15, i4 0, void %arrayidx1034.case.0, i4 1, void %arrayidx1034.case.1, i4 2, void %arrayidx1034.case.2, i4 3, void %arrayidx1034.case.3, i4 4, void %arrayidx1034.case.4, i4 5, void %arrayidx1034.case.5, i4 6, void %arrayidx1034.case.6, i4 7, void %arrayidx1034.case.7, i4 8, void %arrayidx1034.case.8, i4 9, void %arrayidx1034.case.9, i4 10, void %arrayidx1034.case.10, i4 11, void %arrayidx1034.case.11, i4 12, void %arrayidx1034.case.12, i4 13, void %arrayidx1034.case.13, i4 14, void %arrayidx1034.case.14" [maxPool_1.cpp:174]   --->   Operation 66 'switch' 'switch_ln174' <Predicate = (!icmp_ln171)> <Delay = 1.88>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln175 = store i32 4293967297, i5 %acc_addr" [maxPool_1.cpp:175]   --->   Operation 67 'store' 'store_ln175' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln171 = store i6 %add_ln171, i6 %ch" [maxPool_1.cpp:171]   --->   Operation 68 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.body99" [maxPool_1.cpp:171]   --->   Operation 69 'br' 'br_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.38>
ST_2 : Operation 70 [1/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [maxPool_1.cpp:174]   --->   Operation 70 'load' 'buf_load' <Predicate = (tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 71 [1/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [maxPool_1.cpp:174]   --->   Operation 71 'load' 'buf_1_load' <Predicate = (tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 72 [1/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [maxPool_1.cpp:174]   --->   Operation 72 'load' 'buf_2_load' <Predicate = (tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 73 [1/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [maxPool_1.cpp:174]   --->   Operation 73 'load' 'buf_3_load' <Predicate = (tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 74 [1/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [maxPool_1.cpp:174]   --->   Operation 74 'load' 'buf_4_load' <Predicate = (tmp == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 75 [1/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [maxPool_1.cpp:174]   --->   Operation 75 'load' 'buf_5_load' <Predicate = (tmp == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 76 [1/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [maxPool_1.cpp:174]   --->   Operation 76 'load' 'buf_6_load' <Predicate = (tmp == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 77 [1/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [maxPool_1.cpp:174]   --->   Operation 77 'load' 'buf_7_load' <Predicate = (tmp == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 78 [1/2] (2.32ns)   --->   "%buf_8_load = load i5 %buf_8_addr" [maxPool_1.cpp:174]   --->   Operation 78 'load' 'buf_8_load' <Predicate = (tmp == 8)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 79 [1/2] (2.32ns)   --->   "%buf_9_load = load i5 %buf_9_addr" [maxPool_1.cpp:174]   --->   Operation 79 'load' 'buf_9_load' <Predicate = (tmp == 9)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 80 [1/2] (2.32ns)   --->   "%buf_10_load = load i5 %buf_10_addr" [maxPool_1.cpp:174]   --->   Operation 80 'load' 'buf_10_load' <Predicate = (tmp == 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 81 [1/2] (2.32ns)   --->   "%buf_11_load = load i5 %buf_11_addr" [maxPool_1.cpp:174]   --->   Operation 81 'load' 'buf_11_load' <Predicate = (tmp == 11)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 82 [1/2] (2.32ns)   --->   "%buf_12_load = load i5 %buf_12_addr" [maxPool_1.cpp:174]   --->   Operation 82 'load' 'buf_12_load' <Predicate = (tmp == 12)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 83 [1/2] (2.32ns)   --->   "%buf_13_load = load i5 %buf_13_addr" [maxPool_1.cpp:174]   --->   Operation 83 'load' 'buf_13_load' <Predicate = (tmp == 13)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%buf_14_load = load i5 %buf_14_addr" [maxPool_1.cpp:174]   --->   Operation 84 'load' 'buf_14_load' <Predicate = (tmp == 14)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 85 [1/2] (2.32ns)   --->   "%buf_15_load = load i5 %buf_15_addr" [maxPool_1.cpp:174]   --->   Operation 85 'load' 'buf_15_load' <Predicate = (tmp == 15)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 86 [1/1] (2.06ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16i32.i32.i4, i4 0, i32 %buf_load, i4 1, i32 %buf_1_load, i4 2, i32 %buf_2_load, i4 3, i32 %buf_3_load, i4 4, i32 %buf_4_load, i4 5, i32 %buf_5_load, i4 6, i32 %buf_6_load, i4 7, i32 %buf_7_load, i4 8, i32 %buf_8_load, i4 9, i32 %buf_9_load, i4 10, i32 %buf_10_load, i4 11, i32 %buf_11_load, i4 12, i32 %buf_12_load, i4 13, i32 %buf_13_load, i4 14, i32 %buf_14_load, i4 15, i32 %buf_15_load, i32 0, i4 %tmp" [maxPool_1.cpp:174]   --->   Operation 86 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/2] (2.32ns)   --->   "%acc_load = load i5 %acc_addr" [maxPool_1.cpp:174]   --->   Operation 87 'load' 'acc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [maxPool_1.cpp:172]   --->   Operation 88 'specpipeline' 'specpipeline_ln172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [maxPool_1.cpp:171]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [maxPool_1.cpp:171]   --->   Operation 90 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.55ns)   --->   "%icmp_ln174 = icmp_sgt  i32 %tmp_1, i32 %acc_load" [maxPool_1.cpp:174]   --->   Operation 91 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.69ns)   --->   "%select_ln174 = select i1 %icmp_ln174, i32 %tmp_1, i32 %acc_load" [maxPool_1.cpp:174]   --->   Operation 92 'select' 'select_ln174' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_14_addr" [maxPool_1.cpp:174]   --->   Operation 93 'store' 'store_ln174' <Predicate = (tmp == 14)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 94 'br' 'br_ln174' <Predicate = (tmp == 14)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_13_addr" [maxPool_1.cpp:174]   --->   Operation 95 'store' 'store_ln174' <Predicate = (tmp == 13)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 96 'br' 'br_ln174' <Predicate = (tmp == 13)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_12_addr" [maxPool_1.cpp:174]   --->   Operation 97 'store' 'store_ln174' <Predicate = (tmp == 12)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 98 'br' 'br_ln174' <Predicate = (tmp == 12)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_11_addr" [maxPool_1.cpp:174]   --->   Operation 99 'store' 'store_ln174' <Predicate = (tmp == 11)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 100 'br' 'br_ln174' <Predicate = (tmp == 11)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_10_addr" [maxPool_1.cpp:174]   --->   Operation 101 'store' 'store_ln174' <Predicate = (tmp == 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 102 'br' 'br_ln174' <Predicate = (tmp == 10)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_9_addr" [maxPool_1.cpp:174]   --->   Operation 103 'store' 'store_ln174' <Predicate = (tmp == 9)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 104 'br' 'br_ln174' <Predicate = (tmp == 9)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_8_addr" [maxPool_1.cpp:174]   --->   Operation 105 'store' 'store_ln174' <Predicate = (tmp == 8)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 106 'br' 'br_ln174' <Predicate = (tmp == 8)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_7_addr" [maxPool_1.cpp:174]   --->   Operation 107 'store' 'store_ln174' <Predicate = (tmp == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 108 'br' 'br_ln174' <Predicate = (tmp == 7)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_6_addr" [maxPool_1.cpp:174]   --->   Operation 109 'store' 'store_ln174' <Predicate = (tmp == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 110 'br' 'br_ln174' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_5_addr" [maxPool_1.cpp:174]   --->   Operation 111 'store' 'store_ln174' <Predicate = (tmp == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 112 'br' 'br_ln174' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_4_addr" [maxPool_1.cpp:174]   --->   Operation 113 'store' 'store_ln174' <Predicate = (tmp == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 114 'br' 'br_ln174' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_3_addr" [maxPool_1.cpp:174]   --->   Operation 115 'store' 'store_ln174' <Predicate = (tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 116 'br' 'br_ln174' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_2_addr" [maxPool_1.cpp:174]   --->   Operation 117 'store' 'store_ln174' <Predicate = (tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 118 'br' 'br_ln174' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_1_addr" [maxPool_1.cpp:174]   --->   Operation 119 'store' 'store_ln174' <Predicate = (tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 120 'br' 'br_ln174' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_addr" [maxPool_1.cpp:174]   --->   Operation 121 'store' 'store_ln174' <Predicate = (tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 122 'br' 'br_ln174' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln174 = store i32 %select_ln174, i5 %buf_15_addr" [maxPool_1.cpp:174]   --->   Operation 123 'store' 'store_ln174' <Predicate = (tmp == 15)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx1034.exit" [maxPool_1.cpp:174]   --->   Operation 124 'br' 'br_ln174' <Predicate = (tmp == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[32]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ch                      (alloca           ) [ 0100]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
tmp                     (read             ) [ 0111]
store_ln171             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
ch_1                    (load             ) [ 0000]
icmp_ln171              (icmp             ) [ 0110]
add_ln171               (add              ) [ 0000]
br_ln171                (br               ) [ 0000]
zext_ln171              (zext             ) [ 0000]
buf_addr                (getelementptr    ) [ 0111]
buf_1_addr              (getelementptr    ) [ 0111]
buf_2_addr              (getelementptr    ) [ 0111]
buf_3_addr              (getelementptr    ) [ 0111]
buf_4_addr              (getelementptr    ) [ 0111]
buf_5_addr              (getelementptr    ) [ 0111]
buf_6_addr              (getelementptr    ) [ 0111]
buf_7_addr              (getelementptr    ) [ 0111]
buf_8_addr              (getelementptr    ) [ 0111]
buf_9_addr              (getelementptr    ) [ 0111]
buf_10_addr             (getelementptr    ) [ 0111]
buf_11_addr             (getelementptr    ) [ 0111]
buf_12_addr             (getelementptr    ) [ 0111]
buf_13_addr             (getelementptr    ) [ 0111]
buf_14_addr             (getelementptr    ) [ 0111]
buf_15_addr             (getelementptr    ) [ 0111]
acc_addr                (getelementptr    ) [ 0110]
switch_ln174            (switch           ) [ 0000]
store_ln175             (store            ) [ 0000]
store_ln171             (store            ) [ 0000]
br_ln171                (br               ) [ 0000]
buf_load                (load             ) [ 0000]
buf_1_load              (load             ) [ 0000]
buf_2_load              (load             ) [ 0000]
buf_3_load              (load             ) [ 0000]
buf_4_load              (load             ) [ 0000]
buf_5_load              (load             ) [ 0000]
buf_6_load              (load             ) [ 0000]
buf_7_load              (load             ) [ 0000]
buf_8_load              (load             ) [ 0000]
buf_9_load              (load             ) [ 0000]
buf_10_load             (load             ) [ 0000]
buf_11_load             (load             ) [ 0000]
buf_12_load             (load             ) [ 0000]
buf_13_load             (load             ) [ 0000]
buf_14_load             (load             ) [ 0000]
buf_15_load             (load             ) [ 0000]
tmp_1                   (sparsemux        ) [ 0101]
acc_load                (load             ) [ 0101]
specpipeline_ln172      (specpipeline     ) [ 0000]
speclooptripcount_ln171 (speclooptripcount) [ 0000]
specloopname_ln171      (specloopname     ) [ 0000]
icmp_ln174              (icmp             ) [ 0000]
select_ln174            (select           ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
store_ln174             (store            ) [ 0000]
br_ln174                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buf_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buf_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buf_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buf_r">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="empty">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i32.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="ch_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ch/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="buf_1_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="6" slack="0"/>
<pin id="129" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buf_2_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buf_3_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="6" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buf_4_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_4_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buf_5_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_5_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buf_6_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_6_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="buf_7_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_7_addr/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="buf_8_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_8_addr/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="buf_9_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_9_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="buf_10_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_10_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="buf_11_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_11_addr/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="buf_12_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_12_addr/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="buf_13_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_13_addr/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="buf_14_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_14_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buf_15_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_15_addr/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2"/>
<pin id="400" dir="0" index="4" bw="5" slack="0"/>
<pin id="401" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
<pin id="403" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2"/>
<pin id="396" dir="0" index="4" bw="5" slack="0"/>
<pin id="397" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="0"/>
<pin id="399" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2"/>
<pin id="392" dir="0" index="4" bw="5" slack="0"/>
<pin id="393" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
<pin id="395" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_2_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2"/>
<pin id="388" dir="0" index="4" bw="5" slack="0"/>
<pin id="389" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="0"/>
<pin id="391" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_3_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2"/>
<pin id="384" dir="0" index="4" bw="5" slack="0"/>
<pin id="385" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
<pin id="387" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_4_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2"/>
<pin id="380" dir="0" index="4" bw="5" slack="0"/>
<pin id="381" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
<pin id="383" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_5_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2"/>
<pin id="376" dir="0" index="4" bw="5" slack="0"/>
<pin id="377" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
<pin id="379" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_6_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2"/>
<pin id="372" dir="0" index="4" bw="5" slack="0"/>
<pin id="373" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
<pin id="375" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_7_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2"/>
<pin id="368" dir="0" index="4" bw="5" slack="0"/>
<pin id="369" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
<pin id="371" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_8_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2"/>
<pin id="364" dir="0" index="4" bw="5" slack="0"/>
<pin id="365" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
<pin id="367" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_9_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2"/>
<pin id="360" dir="0" index="4" bw="5" slack="0"/>
<pin id="361" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
<pin id="363" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_10_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2"/>
<pin id="356" dir="0" index="4" bw="5" slack="0"/>
<pin id="357" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
<pin id="359" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_11_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2"/>
<pin id="352" dir="0" index="4" bw="5" slack="0"/>
<pin id="353" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
<pin id="355" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_12_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2"/>
<pin id="348" dir="0" index="4" bw="5" slack="0"/>
<pin id="349" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
<pin id="351" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_13_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2"/>
<pin id="344" dir="0" index="4" bw="5" slack="0"/>
<pin id="345" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
<pin id="347" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_14_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="2"/>
<pin id="404" dir="0" index="4" bw="5" slack="0"/>
<pin id="405" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
<pin id="407" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_15_load/1 store_ln174/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="acc_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="0" slack="0"/>
<pin id="338" dir="0" index="4" bw="5" slack="0"/>
<pin id="339" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="341" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_load/1 store_ln175/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln171_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="6" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="ch_1_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_1/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln171_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="6" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln171_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln171_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln171_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="0" index="1" bw="6" slack="0"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="32" slack="0"/>
<pin id="458" dir="0" index="3" bw="1" slack="0"/>
<pin id="459" dir="0" index="4" bw="32" slack="0"/>
<pin id="460" dir="0" index="5" bw="3" slack="0"/>
<pin id="461" dir="0" index="6" bw="32" slack="0"/>
<pin id="462" dir="0" index="7" bw="3" slack="0"/>
<pin id="463" dir="0" index="8" bw="32" slack="0"/>
<pin id="464" dir="0" index="9" bw="4" slack="0"/>
<pin id="465" dir="0" index="10" bw="32" slack="0"/>
<pin id="466" dir="0" index="11" bw="4" slack="0"/>
<pin id="467" dir="0" index="12" bw="32" slack="0"/>
<pin id="468" dir="0" index="13" bw="4" slack="0"/>
<pin id="469" dir="0" index="14" bw="32" slack="0"/>
<pin id="470" dir="0" index="15" bw="4" slack="0"/>
<pin id="471" dir="0" index="16" bw="32" slack="0"/>
<pin id="472" dir="0" index="17" bw="4" slack="0"/>
<pin id="473" dir="0" index="18" bw="32" slack="0"/>
<pin id="474" dir="0" index="19" bw="4" slack="0"/>
<pin id="475" dir="0" index="20" bw="32" slack="0"/>
<pin id="476" dir="0" index="21" bw="4" slack="0"/>
<pin id="477" dir="0" index="22" bw="32" slack="0"/>
<pin id="478" dir="0" index="23" bw="4" slack="0"/>
<pin id="479" dir="0" index="24" bw="32" slack="0"/>
<pin id="480" dir="0" index="25" bw="3" slack="0"/>
<pin id="481" dir="0" index="26" bw="32" slack="0"/>
<pin id="482" dir="0" index="27" bw="3" slack="0"/>
<pin id="483" dir="0" index="28" bw="32" slack="0"/>
<pin id="484" dir="0" index="29" bw="2" slack="0"/>
<pin id="485" dir="0" index="30" bw="32" slack="0"/>
<pin id="486" dir="0" index="31" bw="1" slack="0"/>
<pin id="487" dir="0" index="32" bw="32" slack="0"/>
<pin id="488" dir="0" index="33" bw="1" slack="0"/>
<pin id="489" dir="0" index="34" bw="4" slack="1"/>
<pin id="490" dir="1" index="35" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln174_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="0" index="1" bw="32" slack="1"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln174_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="1"/>
<pin id="532" dir="0" index="2" bw="32" slack="1"/>
<pin id="533" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/3 "/>
</bind>
</comp>

<comp id="551" class="1005" name="ch_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="1"/>
<pin id="560" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="563" class="1005" name="icmp_ln171_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln171 "/>
</bind>
</comp>

<comp id="567" class="1005" name="buf_addr_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="1"/>
<pin id="569" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="573" class="1005" name="buf_1_addr_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="1"/>
<pin id="575" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="579" class="1005" name="buf_2_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="1"/>
<pin id="581" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_addr "/>
</bind>
</comp>

<comp id="585" class="1005" name="buf_3_addr_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="1"/>
<pin id="587" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_3_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="buf_4_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="1"/>
<pin id="593" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_4_addr "/>
</bind>
</comp>

<comp id="597" class="1005" name="buf_5_addr_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="1"/>
<pin id="599" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_5_addr "/>
</bind>
</comp>

<comp id="603" class="1005" name="buf_6_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="1"/>
<pin id="605" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_6_addr "/>
</bind>
</comp>

<comp id="609" class="1005" name="buf_7_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="1"/>
<pin id="611" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_7_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="buf_8_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="1"/>
<pin id="617" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_8_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="buf_9_addr_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="1"/>
<pin id="623" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_9_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="buf_10_addr_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="1"/>
<pin id="629" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_10_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="buf_11_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="1"/>
<pin id="635" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_11_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="buf_12_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="1"/>
<pin id="641" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_12_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="buf_13_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="1"/>
<pin id="647" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_13_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="buf_14_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="1"/>
<pin id="653" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_14_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="buf_15_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="1"/>
<pin id="659" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_15_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="acc_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="1"/>
<pin id="665" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="acc_load_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="118" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="125" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="132" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="139" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="146" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="153" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="160" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="167" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="174" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="181" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="188" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="195" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="202" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="209" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="216" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="223" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="342"><net_src comp="326" pin="3"/><net_sink comp="333" pin=2"/></net>

<net id="343"><net_src comp="86" pin="0"/><net_sink comp="333" pin=4"/></net>

<net id="412"><net_src comp="48" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="413" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="52" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="413" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="439"><net_src comp="428" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="440"><net_src comp="428" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="441"><net_src comp="428" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="442"><net_src comp="428" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="443"><net_src comp="428" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="444"><net_src comp="428" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="445"><net_src comp="428" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="446"><net_src comp="428" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="447"><net_src comp="428" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="448"><net_src comp="428" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="453"><net_src comp="422" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="491"><net_src comp="88" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="492"><net_src comp="56" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="493"><net_src comp="230" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="494"><net_src comp="58" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="495"><net_src comp="236" pin="3"/><net_sink comp="454" pin=4"/></net>

<net id="496"><net_src comp="60" pin="0"/><net_sink comp="454" pin=5"/></net>

<net id="497"><net_src comp="242" pin="3"/><net_sink comp="454" pin=6"/></net>

<net id="498"><net_src comp="62" pin="0"/><net_sink comp="454" pin=7"/></net>

<net id="499"><net_src comp="248" pin="3"/><net_sink comp="454" pin=8"/></net>

<net id="500"><net_src comp="64" pin="0"/><net_sink comp="454" pin=9"/></net>

<net id="501"><net_src comp="254" pin="3"/><net_sink comp="454" pin=10"/></net>

<net id="502"><net_src comp="66" pin="0"/><net_sink comp="454" pin=11"/></net>

<net id="503"><net_src comp="260" pin="3"/><net_sink comp="454" pin=12"/></net>

<net id="504"><net_src comp="68" pin="0"/><net_sink comp="454" pin=13"/></net>

<net id="505"><net_src comp="266" pin="3"/><net_sink comp="454" pin=14"/></net>

<net id="506"><net_src comp="70" pin="0"/><net_sink comp="454" pin=15"/></net>

<net id="507"><net_src comp="272" pin="3"/><net_sink comp="454" pin=16"/></net>

<net id="508"><net_src comp="72" pin="0"/><net_sink comp="454" pin=17"/></net>

<net id="509"><net_src comp="278" pin="3"/><net_sink comp="454" pin=18"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="454" pin=19"/></net>

<net id="511"><net_src comp="284" pin="3"/><net_sink comp="454" pin=20"/></net>

<net id="512"><net_src comp="76" pin="0"/><net_sink comp="454" pin=21"/></net>

<net id="513"><net_src comp="290" pin="3"/><net_sink comp="454" pin=22"/></net>

<net id="514"><net_src comp="78" pin="0"/><net_sink comp="454" pin=23"/></net>

<net id="515"><net_src comp="296" pin="3"/><net_sink comp="454" pin=24"/></net>

<net id="516"><net_src comp="80" pin="0"/><net_sink comp="454" pin=25"/></net>

<net id="517"><net_src comp="302" pin="3"/><net_sink comp="454" pin=26"/></net>

<net id="518"><net_src comp="82" pin="0"/><net_sink comp="454" pin=27"/></net>

<net id="519"><net_src comp="308" pin="3"/><net_sink comp="454" pin=28"/></net>

<net id="520"><net_src comp="84" pin="0"/><net_sink comp="454" pin=29"/></net>

<net id="521"><net_src comp="314" pin="3"/><net_sink comp="454" pin=30"/></net>

<net id="522"><net_src comp="90" pin="0"/><net_sink comp="454" pin=31"/></net>

<net id="523"><net_src comp="320" pin="3"/><net_sink comp="454" pin=32"/></net>

<net id="524"><net_src comp="92" pin="0"/><net_sink comp="454" pin=33"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="529" pin="3"/><net_sink comp="314" pin=4"/></net>

<net id="536"><net_src comp="529" pin="3"/><net_sink comp="308" pin=4"/></net>

<net id="537"><net_src comp="529" pin="3"/><net_sink comp="302" pin=4"/></net>

<net id="538"><net_src comp="529" pin="3"/><net_sink comp="296" pin=4"/></net>

<net id="539"><net_src comp="529" pin="3"/><net_sink comp="290" pin=4"/></net>

<net id="540"><net_src comp="529" pin="3"/><net_sink comp="284" pin=4"/></net>

<net id="541"><net_src comp="529" pin="3"/><net_sink comp="278" pin=4"/></net>

<net id="542"><net_src comp="529" pin="3"/><net_sink comp="272" pin=4"/></net>

<net id="543"><net_src comp="529" pin="3"/><net_sink comp="266" pin=4"/></net>

<net id="544"><net_src comp="529" pin="3"/><net_sink comp="260" pin=4"/></net>

<net id="545"><net_src comp="529" pin="3"/><net_sink comp="254" pin=4"/></net>

<net id="546"><net_src comp="529" pin="3"/><net_sink comp="248" pin=4"/></net>

<net id="547"><net_src comp="529" pin="3"/><net_sink comp="242" pin=4"/></net>

<net id="548"><net_src comp="529" pin="3"/><net_sink comp="236" pin=4"/></net>

<net id="549"><net_src comp="529" pin="3"/><net_sink comp="230" pin=4"/></net>

<net id="550"><net_src comp="529" pin="3"/><net_sink comp="320" pin=4"/></net>

<net id="554"><net_src comp="108" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="557"><net_src comp="551" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="561"><net_src comp="112" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="454" pin=34"/></net>

<net id="566"><net_src comp="416" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="118" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="576"><net_src comp="125" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="582"><net_src comp="132" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="588"><net_src comp="139" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="594"><net_src comp="146" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="600"><net_src comp="153" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="606"><net_src comp="160" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="612"><net_src comp="167" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="618"><net_src comp="174" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="624"><net_src comp="181" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="630"><net_src comp="188" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="636"><net_src comp="195" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="642"><net_src comp="202" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="648"><net_src comp="209" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="654"><net_src comp="216" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="660"><net_src comp="223" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="666"><net_src comp="326" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="671"><net_src comp="454" pin="35"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="677"><net_src comp="333" pin="7"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="529" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_15 | {3 }
	Port: buf_14 | {3 }
	Port: buf_13 | {3 }
	Port: buf_12 | {3 }
	Port: buf_11 | {3 }
	Port: buf_10 | {3 }
	Port: buf_9 | {3 }
	Port: buf_8 | {3 }
	Port: buf_7 | {3 }
	Port: buf_6 | {3 }
	Port: buf_5 | {3 }
	Port: buf_4 | {3 }
	Port: buf_3 | {3 }
	Port: buf_2 | {3 }
	Port: buf_1 | {3 }
	Port: buf_r | {3 }
	Port: acc | {1 }
 - Input state : 
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_15 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_14 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_13 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_12 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_11 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_10 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_9 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_8 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_7 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_6 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_5 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_4 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_3 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_2 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_1 | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : buf_r | {1 2 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : empty | {1 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 : acc | {1 2 }
  - Chain level:
	State 1
		store_ln171 : 1
		ch_1 : 1
		icmp_ln171 : 2
		add_ln171 : 2
		br_ln171 : 3
		zext_ln171 : 2
		buf_addr : 3
		buf_1_addr : 3
		buf_2_addr : 3
		buf_3_addr : 3
		buf_4_addr : 3
		buf_5_addr : 3
		buf_6_addr : 3
		buf_7_addr : 3
		buf_8_addr : 3
		buf_9_addr : 3
		buf_10_addr : 3
		buf_11_addr : 3
		buf_12_addr : 3
		buf_13_addr : 3
		buf_14_addr : 3
		buf_15_addr : 3
		buf_load : 4
		buf_1_load : 4
		buf_2_load : 4
		buf_3_load : 4
		buf_4_load : 4
		buf_5_load : 4
		buf_6_load : 4
		buf_7_load : 4
		buf_8_load : 4
		buf_9_load : 4
		buf_10_load : 4
		buf_11_load : 4
		buf_12_load : 4
		buf_13_load : 4
		buf_14_load : 4
		buf_15_load : 4
		acc_addr : 3
		acc_load : 4
		store_ln175 : 4
		store_ln171 : 3
	State 2
		tmp_1 : 1
	State 3
		select_ln174 : 1
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2
		store_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
| sparsemux|     tmp_1_fu_454    |    0    |    65   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln171_fu_416  |    0    |    14   |
|          |  icmp_ln174_fu_525  |    0    |    39   |
|----------|---------------------|---------|---------|
|  select  | select_ln174_fu_529 |    0    |    32   |
|----------|---------------------|---------|---------|
|    add   |   add_ln171_fu_422  |    0    |    14   |
|----------|---------------------|---------|---------|
|   read   |   tmp_read_fu_112   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln171_fu_428  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   164   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  acc_addr_reg_663 |    5   |
|  acc_load_reg_674 |   32   |
|buf_10_addr_reg_627|    5   |
|buf_11_addr_reg_633|    5   |
|buf_12_addr_reg_639|    5   |
|buf_13_addr_reg_645|    5   |
|buf_14_addr_reg_651|    5   |
|buf_15_addr_reg_657|    5   |
| buf_1_addr_reg_573|    5   |
| buf_2_addr_reg_579|    5   |
| buf_3_addr_reg_585|    5   |
| buf_4_addr_reg_591|    5   |
| buf_5_addr_reg_597|    5   |
| buf_6_addr_reg_603|    5   |
| buf_7_addr_reg_609|    5   |
| buf_8_addr_reg_615|    5   |
| buf_9_addr_reg_621|    5   |
|  buf_addr_reg_567 |    5   |
|     ch_reg_551    |    6   |
| icmp_ln171_reg_563|    1   |
|   tmp_1_reg_668   |   32   |
|    tmp_reg_558    |    4   |
+-------------------+--------+
|       Total       |   160  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_230 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_248 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_254 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_260 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_266 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_272 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_278 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_284 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_290 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_296 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_302 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_308 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_314 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_320 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_333 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  26.996 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   164  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   26   |    -   |   153  |
|  Register |    -   |   160  |    -   |
+-----------+--------+--------+--------+
|   Total   |   26   |   160  |   317  |
+-----------+--------+--------+--------+
