Information: Building the design 'caravel_core'. (HDL-193)
Warning:  File /home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/caravel_core-verilog.pvl not found, or does not contain a usable description of caravel_core. (ELAB-320)
Presto compilation completed successfully.
Warning: Unable to resolve reference 'caravel_core' in 'caravel'. (LINK-5)
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : caravel
Version: T-2022.03-SP5-6
Date   : Sat Dec 14 18:31:05 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          2.92
  Critical Path Slack:         uninit
  Critical Path Clk Period:     25.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        698
  Leaf Cell Count:                251
  Buf/Inv Cell Count:              46
  Buf Cell Count:                   0
  Inv Cell Count:                  46
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       251
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2521.320028
  Noncombinational Area:  4064.560028
  Buf/Inv Area:            288.419999
  Total Buffer Area:             0.00
  Total Inverter Area:         288.42
  Macro/Black Box Area:      0.000000
  Net Area:                127.220792
  -----------------------------------
  Cell Area:              6585.880056
  Design Area:            6713.100848


  Design Rules
  -----------------------------------
  Total Number of Nets:           502
  Nets With Violations:            43
  Max Trans Violations:            43
  Max Cap Violations:              41
  -----------------------------------


  Hostname: sfalvsd

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                  0.19
  Mapping Optimization:                2.49
  -----------------------------------------
  Overall Compile Time:                9.22
  Overall Compile Wall Clock Time:     9.57

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
