Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 17:49:00 2025
| Host         : zacy-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   35          inf        0.000                      0                   35           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            io_segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.270ns  (logic 5.580ns (32.314%)  route 11.689ns (67.686%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_led[1][6]_INST_0_i_1/O
                         net (fo=8, routed)           5.016     6.552    io_led[1]_OBUF[6]
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.152     6.704 r  led_OBUF[7]_inst_i_5/O
                         net (fo=3, routed)           1.014     7.718    led_OBUF[7]_inst_i_5_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I2_O)        0.326     8.044 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           5.659    13.703    io_segment_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.566    17.270 r  io_segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.270    io_segment[7]
    T10                                                               r  io_segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.763ns  (logic 5.460ns (32.574%)  route 11.302ns (67.426%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_led[1][6]_INST_0_i_1/O
                         net (fo=8, routed)           4.703     6.239    io_led[1]_OBUF[6]
    SLICE_X63Y66         LUT4 (Prop_lut4_I3_O)        0.124     6.363 r  led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           1.018     7.381    led_OBUF[7]_inst_i_6_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.505 f  led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.253     8.758    led_OBUF[7]_inst_i_2_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.882 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.328    13.210    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    16.763 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.763    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.727ns  (logic 6.128ns (36.635%)  route 10.599ns (63.365%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=5, routed)           2.458     3.929    io_led[0]_OBUF[1]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     4.053 r  io_led[2][4]_INST_0_i_7/O
                         net (fo=3, routed)           0.843     4.895    io_led[2][4]_INST_0_i_7_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.124     5.019 r  io_led[2][4]_INST_0_i_2/O
                         net (fo=3, routed)           0.889     5.909    io_led[2][4]_INST_0_i_2_n_0
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     6.061 r  led_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.862     6.923    led_OBUF[7]_inst_i_8_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.354     7.277 r  io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.640     7.917    io_led[2][5]_INST_0_i_2_n_0
    SLICE_X65Y65         LUT4 (Prop_lut4_I0_O)        0.332     8.249 r  io_led[2][5]_INST_0_i_1/O
                         net (fo=2, routed)           4.907    13.156    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    16.727 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.727    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.121ns  (logic 5.353ns (33.202%)  route 10.769ns (66.798%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_led[1][6]_INST_0_i_1/O
                         net (fo=8, routed)           5.016     6.552    io_led[1]_OBUF[6]
    SLICE_X65Y65         LUT5 (Prop_lut5_I1_O)        0.124     6.676 f  io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.829     7.506    io_led[2][6]_INST_0_i_2_n_0
    SLICE_X64Y64         LUT4 (Prop_lut4_I1_O)        0.124     7.630 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           4.923    12.553    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    16.121 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.121    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.328ns  (logic 5.422ns (35.372%)  route 9.906ns (64.628%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=5, routed)           2.458     3.929    io_led[0]_OBUF[1]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     4.053 r  io_led[2][4]_INST_0_i_7/O
                         net (fo=3, routed)           0.823     4.875    io_led[2][4]_INST_0_i_7_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.999 r  io_led[2][3]_INST_0_i_2/O
                         net (fo=2, routed)           1.051     6.050    io_led[2][3]_INST_0_i_2_n_0
    SLICE_X64Y64         LUT5 (Prop_lut5_I0_O)        0.124     6.174 r  io_led[2][3]_INST_0_i_1/O
                         net (fo=2, routed)           5.575    11.749    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    15.328 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.328    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.290ns  (logic 5.422ns (35.460%)  route 9.868ns (64.540%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=5, routed)           2.458     3.929    io_led[0]_OBUF[1]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     4.053 r  io_led[2][4]_INST_0_i_7/O
                         net (fo=3, routed)           0.843     4.895    io_led[2][4]_INST_0_i_7_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.124     5.019 r  io_led[2][4]_INST_0_i_2/O
                         net (fo=3, routed)           0.822     5.842    io_led[2][4]_INST_0_i_2_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.966 r  io_led[2][4]_INST_0_i_1/O
                         net (fo=2, routed)           5.745    11.711    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    15.290 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.290    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.007ns  (logic 5.551ns (36.993%)  route 9.455ns (63.007%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_led[1][6]_INST_0_i_1/O
                         net (fo=8, routed)           5.016     6.552    io_led[1]_OBUF[6]
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.152     6.704 r  led_OBUF[7]_inst_i_5/O
                         net (fo=3, routed)           0.314     7.018    led_OBUF[7]_inst_i_5_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.326     7.344 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.125    11.469    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537    15.007 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.007    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.319ns  (logic 5.511ns (38.487%)  route 8.808ns (61.513%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=5, routed)           2.458     3.929    io_led[0]_OBUF[1]
    SLICE_X63Y65         LUT5 (Prop_lut5_I4_O)        0.150     4.079 f  io_led[2][1]_INST_0_i_3/O
                         net (fo=1, routed)           0.625     4.704    io_led[2][1]_INST_0_i_3_n_0
    SLICE_X62Y65         LUT4 (Prop_lut4_I3_O)        0.326     5.030 r  io_led[2][1]_INST_0_i_1/O
                         net (fo=2, routed)           5.725    10.755    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    14.319 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.319    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.195ns  (logic 5.411ns (38.119%)  route 8.784ns (61.881%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=5, routed)           2.458     3.929    io_led[0]_OBUF[1]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     4.053 r  io_led[2][4]_INST_0_i_7/O
                         net (fo=3, routed)           0.825     4.877    io_led[2][4]_INST_0_i_7_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.001 r  io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.666     5.667    io_led[2][2]_INST_0_i_2_n_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I0_O)        0.124     5.791 r  io_led[2][2]_INST_0_i_1/O
                         net (fo=2, routed)           4.836    10.627    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    14.195 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.195    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.721ns  (logic 6.086ns (44.353%)  route 7.635ns (55.647%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=5, routed)           2.458     3.929    io_led[0]_OBUF[1]
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.124     4.053 r  io_led[2][4]_INST_0_i_7/O
                         net (fo=3, routed)           0.843     4.895    io_led[2][4]_INST_0_i_7_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.124     5.019 r  io_led[2][4]_INST_0_i_2/O
                         net (fo=3, routed)           0.889     5.909    io_led[2][4]_INST_0_i_2_n_0
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     6.061 r  led_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.862     6.923    led_OBUF[7]_inst_i_8_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.354     7.277 r  io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.640     7.917    io_led[2][5]_INST_0_i_2_n_0
    SLICE_X65Y65         LUT4 (Prop_lut4_I0_O)        0.332     8.249 r  io_led[2][5]_INST_0_i_1/O
                         net (fo=2, routed)           1.944    10.192    io_segment_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.529    13.721 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    13.721    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.507ns (79.820%)  route 0.381ns (20.180%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_led[1][4]_INST_0_i_1/O
                         net (fo=5, routed)           0.381     0.643    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     1.888 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     1.888    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][5]
                            (input port)
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.517ns (79.927%)  route 0.381ns (20.073%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[1][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][5]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  io_led[1][5]_INST_0_i_1/O
                         net (fo=5, routed)           0.381     0.644    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     1.898 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     1.898    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.522ns (79.983%)  route 0.381ns (20.017%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  io_led[1][2]_INST_0_i_1/O
                         net (fo=11, routed)          0.381     0.652    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     1.903 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     1.903    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][3]
                            (input port)
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.528ns (80.041%)  route 0.381ns (19.959%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[1][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][3]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_led[1][3]_INST_0_i_1/O
                         net (fo=7, routed)           0.381     0.649    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     1.908 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     1.908    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.485ns (75.819%)  route 0.474ns (24.181%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=5, routed)           0.474     0.713    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     1.959 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     1.959    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.488ns (75.852%)  route 0.474ns (24.148%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_led[0][0]_INST_0_i_1/O
                         net (fo=5, routed)           0.474     0.715    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     1.962 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     1.962    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][6]
                            (input port)
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.528ns (77.782%)  route 0.437ns (22.218%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[0][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_led[0][6]_INST_0_i_1/O
                         net (fo=5, routed)           0.437     0.723    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     1.965 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     1.965    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][7]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.534ns (77.851%)  route 0.437ns (22.149%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[0][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_led[0][7]_INST_0_i_1/O
                         net (fo=5, routed)           0.437     0.729    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     1.971 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     1.971    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.513ns (75.420%)  route 0.493ns (24.580%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_led[1][1]_INST_0_i_1/O
                         net (fo=14, routed)          0.493     0.757    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     2.007 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     2.007    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------





