

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2'
================================================================
* Date:           Sun Feb 15 20:08:57 2026

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bgn_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.627 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     5130|     5130|  51.300 us|  51.300 us|  5124|  5124|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYER2_VITIS_LOOP_64_2  |     5128|     5128|        13|          4|          1|  1280|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 4, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.65>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:64]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%max_val_12 = alloca i32 1"   --->   Operation 17 'alloca' 'max_val_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%class_idx_23 = alloca i32 1"   --->   Operation 18 'alloca' 'class_idx_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%class_idx = alloca i32 1" [top.cpp:59]   --->   Operation 19 'alloca' 'class_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1" [top.cpp:58]   --->   Operation 20 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%class_idx_1 = alloca i32 1" [top.cpp:59]   --->   Operation 21 'alloca' 'class_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1" [top.cpp:62]   --->   Operation 23 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %hidden_out, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %layer2_w, i64 666, i64 33, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten9"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln59 = store i4 0, i4 %class_idx_1" [top.cpp:59]   --->   Operation 27 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 -10000, i32 %max_val" [top.cpp:58]   --->   Operation 28 'store' 'store_ln58' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 0, i32 %class_idx" [top.cpp:59]   --->   Operation 29 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln64 = store i8 0, i8 %j" [top.cpp:64]   --->   Operation 30 'store' 'store_ln64' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc40"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i11 %indvar_flatten9" [top.cpp:61]   --->   Operation 32 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.48ns)   --->   "%icmp_ln61 = icmp_eq  i11 %indvar_flatten9_load, i11 1280" [top.cpp:61]   --->   Operation 33 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.48ns)   --->   "%add_ln61 = add i11 %indvar_flatten9_load, i11 1" [top.cpp:61]   --->   Operation 34 'add' 'add_ln61' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.end42, void %for.end46.exitStub" [top.cpp:61]   --->   Operation 35 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [top.cpp:64]   --->   Operation 36 'load' 'j_load' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.30ns)   --->   "%icmp_ln64 = icmp_eq  i8 %j_load, i8 128" [top.cpp:64]   --->   Operation 37 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.44ns)   --->   "%select_ln59 = select i1 %icmp_ln64, i8 0, i8 %j_load" [top.cpp:59]   --->   Operation 38 'select' 'select_ln59' <Predicate = (!icmp_ln61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.30ns)   --->   "%first_iter_1 = icmp_eq  i8 %select_ln59, i8 0" [top.cpp:59]   --->   Operation 39 'icmp' 'first_iter_1' <Predicate = (!icmp_ln61)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %first_iter_1, void %for.inc40.split, void %for.first.iter.for.inc40" [top.cpp:64]   --->   Operation 40 'br' 'br_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %select_ln59" [top.cpp:64]   --->   Operation 41 'zext' 'zext_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%hidden_out_addr = getelementptr i32 %hidden_out, i64 0, i64 %zext_ln64" [top.cpp:66]   --->   Operation 42 'getelementptr' 'hidden_out_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.75ns)   --->   "%hidden_out_load = load i7 %hidden_out_addr" [top.cpp:66]   --->   Operation 43 'load' 'hidden_out_load' <Predicate = (!icmp_ln61)> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 44 [1/1] (1.30ns)   --->   "%add_ln64 = add i8 %select_ln59, i8 1" [top.cpp:64]   --->   Operation 44 'add' 'add_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln61 = store i11 %add_ln61, i11 %indvar_flatten9" [top.cpp:61]   --->   Operation 45 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.29>
ST_1 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln64 = store i8 %add_ln64, i8 %j" [top.cpp:64]   --->   Operation 46 'store' 'store_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%class_idx_1_load = load i4 %class_idx_1" [top.cpp:61]   --->   Operation 47 'load' 'class_idx_1_load' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.99ns)   --->   "%add_ln61_1 = add i4 %class_idx_1_load, i4 1" [top.cpp:61]   --->   Operation 48 'add' 'add_ln61_1' <Predicate = (!icmp_ln61 & icmp_ln64)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.83ns)   --->   "%select_ln61 = select i1 %icmp_ln64, i4 %add_ln61_1, i4 %class_idx_1_load" [top.cpp:61]   --->   Operation 49 'select' 'select_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %select_ln61, i7 0" [top.cpp:61]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i8 %select_ln59" [top.cpp:64]   --->   Operation 51 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 52 [1/2] ( I:1.75ns O:1.75ns )   --->   "%hidden_out_load = load i7 %hidden_out_addr" [top.cpp:66]   --->   Operation 52 'load' 'hidden_out_load' <Predicate = (!icmp_ln61)> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 53 [1/1] (1.48ns)   --->   "%add_ln66 = add i11 %zext_ln64_1, i11 %tmp_s" [top.cpp:66]   --->   Operation 53 'add' 'add_ln66' <Predicate = (!icmp_ln61)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i11 %add_ln66" [top.cpp:66]   --->   Operation 54 'zext' 'zext_ln66' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer2_w_addr = getelementptr i32 %layer2_w, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 55 'getelementptr' 'layer2_w_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.77ns)   --->   "%layer2_w_load = load i14 %layer2_w_addr" [top.cpp:66]   --->   Operation 56 'load' 'layer2_w_load' <Predicate = (!icmp_ln61)> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 32> <Depth = 12800> <ROM>
ST_2 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln59 = store i4 %select_ln61, i4 %class_idx_1" [top.cpp:59]   --->   Operation 57 'store' 'store_ln59' <Predicate = (!icmp_ln61)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 7.50>
ST_3 : Operation 58 [1/2] ( I:2.77ns O:2.77ns )   --->   "%layer2_w_load = load i14 %layer2_w_addr" [top.cpp:66]   --->   Operation 58 'load' 'layer2_w_load' <Predicate = (!icmp_ln61)> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 32> <Depth = 12800> <ROM>
ST_3 : Operation 59 [4/4] (4.72ns)   --->   "%mul = fmul i32 %hidden_out_load, i32 %layer2_w_load" [top.cpp:66]   --->   Operation 59 'fmul' 'mul' <Predicate = (!icmp_ln61)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 60 [3/4] (4.72ns)   --->   "%mul = fmul i32 %hidden_out_load, i32 %layer2_w_load" [top.cpp:66]   --->   Operation 60 'fmul' 'mul' <Predicate = (!icmp_ln61)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.72>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %select_ln61" [top.cpp:61]   --->   Operation 61 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%layer2_b_addr = getelementptr i32 %layer2_b, i64 0, i64 %zext_ln61" [top.cpp:62]   --->   Operation 62 'getelementptr' 'layer2_b_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (1.75ns)   --->   "%sum = load i4 %layer2_b_addr" [top.cpp:62]   --->   Operation 63 'load' 'sum' <Predicate = (first_iter_1)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_5 : Operation 64 [2/4] (4.72ns)   --->   "%mul = fmul i32 %hidden_out_load, i32 %layer2_w_load" [top.cpp:66]   --->   Operation 64 'fmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.72>
ST_6 : Operation 65 [1/2] ( I:1.75ns O:1.75ns )   --->   "%sum = load i4 %layer2_b_addr" [top.cpp:62]   --->   Operation 65 'load' 'sum' <Predicate = (first_iter_1)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_6 : Operation 66 [1/4] (4.72ns)   --->   "%mul = fmul i32 %hidden_out_load, i32 %layer2_w_load" [top.cpp:66]   --->   Operation 66 'fmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.62>
ST_7 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln62 = store i32 %sum, i32 %sum_1" [top.cpp:62]   --->   Operation 67 'store' 'store_ln62' <Predicate = (first_iter_1)> <Delay = 1.29>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc40.split" [top.cpp:64]   --->   Operation 68 'br' 'br_ln64' <Predicate = (first_iter_1)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sum_1_load = load i32 %sum_1" [top.cpp:66]   --->   Operation 69 'load' 'sum_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [5/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul" [top.cpp:66]   --->   Operation 70 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.32>
ST_8 : Operation 71 [4/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul" [top.cpp:66]   --->   Operation 71 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.32>
ST_9 : Operation 72 [3/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul" [top.cpp:66]   --->   Operation 72 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%class_idx_23_load = load i32 %class_idx_23"   --->   Operation 109 'load' 'class_idx_23_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %class_idx_23_out, i32 %class_idx_23_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln61)> <Delay = 1.29>

State 10 <SV = 9> <Delay = 6.32>
ST_10 : Operation 73 [2/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul" [top.cpp:66]   --->   Operation 73 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.62>
ST_11 : Operation 74 [1/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul" [top.cpp:66]   --->   Operation 74 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln62 = store i32 %sum_2, i32 %sum_1" [top.cpp:62]   --->   Operation 75 'store' 'store_ln62' <Predicate = true> <Delay = 1.29>

State 12 <SV = 11> <Delay = 4.90>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%max_val_12_load = load i32 %max_val_12" [top.cpp:61]   --->   Operation 76 'load' 'max_val_12_load' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%max_val_load = load i32 %max_val" [top.cpp:61]   --->   Operation 77 'load' 'max_val_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.70ns)   --->   "%select_ln61_1 = select i1 %icmp_ln64, i32 %max_val_12_load, i32 %max_val_load" [top.cpp:61]   --->   Operation 78 'select' 'select_ln61_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 79 [2/2] (4.19ns)   --->   "%tmp_3 = fcmp_ogt  i32 %sum_2, i32 %select_ln61_1" [top.cpp:69]   --->   Operation 79 'fcmp' 'tmp_3' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 %select_ln61_1, i32 %max_val" [top.cpp:58]   --->   Operation 80 'store' 'store_ln58' <Predicate = true> <Delay = 1.29>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%class_idx_23_load_1 = load i32 %class_idx_23" [top.cpp:61]   --->   Operation 81 'load' 'class_idx_23_load_1' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%class_idx_load = load i32 %class_idx" [top.cpp:61]   --->   Operation 82 'load' 'class_idx_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LAYER2_VITIS_LOOP_64_2_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.70ns)   --->   "%select_ln61_2 = select i1 %icmp_ln64, i32 %class_idx_23_load_1, i32 %class_idx_load" [top.cpp:61]   --->   Operation 85 'select' 'select_ln61_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:65]   --->   Operation 86 'specpipeline' 'specpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %sum_2" [top.cpp:69]   --->   Operation 87 'bitcast' 'bitcast_ln69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln69, i32 23, i32 30" [top.cpp:69]   --->   Operation 88 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %bitcast_ln69" [top.cpp:69]   --->   Operation 89 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln69_1 = bitcast i32 %select_ln61_1" [top.cpp:69]   --->   Operation 90 'bitcast' 'bitcast_ln69_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln69_1, i32 23, i32 30" [top.cpp:69]   --->   Operation 91 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = trunc i32 %bitcast_ln69_1" [top.cpp:69]   --->   Operation 92 'trunc' 'trunc_ln69_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp_ne  i8 %tmp_1, i8 255" [top.cpp:69]   --->   Operation 93 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (1.66ns)   --->   "%icmp_ln69_1 = icmp_eq  i23 %trunc_ln69, i23 0" [top.cpp:69]   --->   Operation 94 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln69_1)   --->   "%or_ln69 = or i1 %icmp_ln69_1, i1 %icmp_ln69" [top.cpp:69]   --->   Operation 95 'or' 'or_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (1.30ns)   --->   "%icmp_ln69_2 = icmp_ne  i8 %tmp_2, i8 255" [top.cpp:69]   --->   Operation 96 'icmp' 'icmp_ln69_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (1.66ns)   --->   "%icmp_ln69_3 = icmp_eq  i23 %trunc_ln69_1, i23 0" [top.cpp:69]   --->   Operation 97 'icmp' 'icmp_ln69_3' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln69_1)   --->   "%or_ln69_1 = or i1 %icmp_ln69_3, i1 %icmp_ln69_2" [top.cpp:69]   --->   Operation 98 'or' 'or_ln69_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/2] (4.19ns)   --->   "%tmp_3 = fcmp_ogt  i32 %sum_2, i32 %select_ln61_1" [top.cpp:69]   --->   Operation 99 'fcmp' 'tmp_3' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln69_1)   --->   "%and_ln69 = and i1 %tmp_3, i1 %or_ln69_1" [top.cpp:69]   --->   Operation 100 'and' 'and_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln69_1 = and i1 %and_ln69, i1 %or_ln69" [top.cpp:69]   --->   Operation 101 'and' 'and_ln69_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %select_ln61" [top.cpp:69]   --->   Operation 102 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.70ns)   --->   "%class_idx_2 = select i1 %and_ln69_1, i32 %zext_ln69, i32 %select_ln61_2" [top.cpp:69]   --->   Operation 103 'select' 'class_idx_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.70ns)   --->   "%max_val_1 = select i1 %and_ln69_1, i32 %sum_2, i32 %select_ln61_1" [top.cpp:69]   --->   Operation 104 'select' 'max_val_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 %select_ln61_2, i32 %class_idx" [top.cpp:59]   --->   Operation 105 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %class_idx_2, i32 %class_idx_23" [top.cpp:69]   --->   Operation 106 'store' 'store_ln69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %max_val_1, i32 %max_val_12" [top.cpp:69]   --->   Operation 107 'store' 'store_ln69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc40" [top.cpp:64]   --->   Operation 108 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.656ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln64', top.cpp:64) of constant 0 on local variable 'j', top.cpp:64 [19]  (1.298 ns)
	'load' operation 8 bit ('j_load', top.cpp:64) on local variable 'j', top.cpp:64 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln64', top.cpp:64) [35]  (1.306 ns)
	'select' operation 8 bit ('select_ln59', top.cpp:59) [36]  (0.448 ns)
	'add' operation 8 bit ('add_ln64', top.cpp:64) [63]  (1.306 ns)
	'store' operation 0 bit ('store_ln64', top.cpp:64) of variable 'add_ln64', top.cpp:64 on local variable 'j', top.cpp:64 [89]  (1.298 ns)

 <State 2>: 6.085ns
The critical path consists of the following:
	'load' operation 4 bit ('class_idx_1_load', top.cpp:61) on local variable 'class_idx', top.cpp:59 [32]  (0.000 ns)
	'add' operation 4 bit ('add_ln61_1', top.cpp:61) [37]  (0.997 ns)
	'select' operation 4 bit ('select_ln61', top.cpp:61) [38]  (0.836 ns)
	'add' operation 11 bit ('add_ln66', top.cpp:66) [57]  (1.482 ns)
	'getelementptr' operation 14 bit ('layer2_w_addr', top.cpp:66) [59]  (0.000 ns)
	'load' operation 32 bit ('layer2_w_load', top.cpp:66) on array 'layer2_w' [60]  (2.771 ns)

 <State 3>: 7.500ns
The critical path consists of the following:
	'load' operation 32 bit ('layer2_w_load', top.cpp:66) on array 'layer2_w' [60]  (2.771 ns)
	'fmul' operation 32 bit ('mul', top.cpp:66) [61]  (4.729 ns)

 <State 4>: 4.729ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', top.cpp:66) [61]  (4.729 ns)

 <State 5>: 4.729ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', top.cpp:66) [61]  (4.729 ns)

 <State 6>: 4.729ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', top.cpp:66) [61]  (4.729 ns)

 <State 7>: 7.627ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln62', top.cpp:62) of variable 'sum', top.cpp:62 on local variable 'sum', top.cpp:62 [47]  (1.298 ns)
	'load' operation 32 bit ('sum_1_load', top.cpp:66) on local variable 'sum', top.cpp:62 [50]  (0.000 ns)
	'fadd' operation 32 bit ('sum', top.cpp:66) [62]  (6.329 ns)

 <State 8>: 6.329ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', top.cpp:66) [62]  (6.329 ns)

 <State 9>: 6.329ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', top.cpp:66) [62]  (6.329 ns)

 <State 10>: 6.329ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', top.cpp:66) [62]  (6.329 ns)

 <State 11>: 7.627ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', top.cpp:66) [62]  (6.329 ns)
	'store' operation 0 bit ('store_ln62', top.cpp:62) of variable 'sum', top.cpp:66 on local variable 'sum', top.cpp:62 [82]  (1.298 ns)

 <State 12>: 4.903ns
The critical path consists of the following:
	'load' operation 32 bit ('max_val_12_load', top.cpp:61) on local variable 'max_val_12' [28]  (0.000 ns)
	'select' operation 32 bit ('select_ln61_1', top.cpp:61) [39]  (0.705 ns)
	'fcmp' operation 1 bit ('tmp_3', top.cpp:69) [76]  (4.198 ns)

 <State 13>: 5.703ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_3', top.cpp:69) [76]  (4.198 ns)
	'and' operation 1 bit ('and_ln69', top.cpp:69) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln69_1', top.cpp:69) [78]  (0.800 ns)
	'select' operation 32 bit ('class_idx', top.cpp:69) [80]  (0.705 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
