simulate.instBuf_stall
simulate.fabScalar.fs1Ready
simulate.fabScalar.fs1Ready_l1
simulate.fabScalar.fs2Ready
simulate.fabScalar.fs2Ready_l1
simulate.fabScalar.decodeReady
simulate.fabScalar.instBufferFull
simulate.fabScalar.instBufferReady
simulate.fabScalar.instBufferReady_l1
simulate.fabScalar.renameReady
simulate.fabScalar.renameReady_l1
simulate.fabScalar.writebkValid0
simulate.fabScalar.writebkValid1
simulate.fabScalar.writebkValid2
simulate.fabScalar.writebkValid3
simulate.fabScalar.activeListId0[6:0]
simulate.fabScalar.activeListId1[6:0]
simulate.fabScalar.activeListId2[6:0]
simulate.fabScalar.activeListId3[6:0]
simulate.fabScalar.activeListCnt[7:0]
simulate.fabScalar.fs1.flush_i
simulate.fabScalar.fs1.stall_i
simulate.fabScalar.fs1.clk
simulate.fabScalar.fs1.reset
simulate.fabScalar.fs1.recoverFlag_i
simulate.fabScalar.fs1.recoverPC_i[31:0]
simulate.fabScalar.fs1.exceptionFlag_i
simulate.fabScalar.fs1.exceptionPC_i[31:0]
simulate.fabScalar.fs1.flagRecoverID_i
simulate.fabScalar.fs1.flagCallID_i
simulate.fabScalar.fs1.callPCID_i[31:0]
simulate.fabScalar.fs1.flagRtrID_i
simulate.fabScalar.fs1.targetAddrID_i[31:0]
simulate.fabScalar.fs1.flagRecoverEX_i
simulate.fabScalar.fs1.targetAddrEX_i[31:0]
simulate.fabScalar.fs1.updatePC_i[31:0]
simulate.fabScalar.fs1.updateTargetAddr_i[31:0]
simulate.fabScalar.fs1.updateBrType_i[1:0]
simulate.fabScalar.fs1.updateDir_i
simulate.fabScalar.fs1.updateEn_i
simulate.fabScalar.fs1.fs1Ready_o
simulate.fabScalar.fs1.instructionBundle_o[255:0]
simulate.fabScalar.fs1.pc_o[31:0]
simulate.fabScalar.fs1.addrRAS_CP_o[31:0]
simulate.fabScalar.fs1.btbHit0_o
simulate.fabScalar.fs1.targetAddr0_o[31:0]
simulate.fabScalar.fs1.prediction0_o
simulate.fabScalar.fs1.btbHit1_o
simulate.fabScalar.fs1.targetAddr1_o[31:0]
simulate.fabScalar.fs1.prediction1_o
simulate.fabScalar.fs1.btbHit2_o
simulate.fabScalar.fs1.targetAddr2_o[31:0]
simulate.fabScalar.fs1.prediction2_o
simulate.fabScalar.fs1.btbHit3_o
simulate.fabScalar.fs1.targetAddr3_o[31:0]
simulate.fabScalar.fs1.prediction3_o
simulate.fabScalar.fs1.wrEnable_i
simulate.fabScalar.fs1.wrAddr_i[31:0]
simulate.fabScalar.fs1.instBlock_i[255:0]
simulate.fabScalar.fs1.miss_o
simulate.fabScalar.fs1.missAddr_o[31:0]
simulate.fabScalar.fs1.PC[31:0]
simulate.fabScalar.fs1.updateBTB
simulate.fabScalar.fs1.updateBPB
simulate.fabScalar.fs1.prediction0
simulate.fabScalar.fs1.prediction1
simulate.fabScalar.fs1.prediction2
simulate.fabScalar.fs1.prediction3
simulate.fabScalar.fs1.btbHit0
simulate.fabScalar.fs1.btbHit1
simulate.fabScalar.fs1.btbHit2
simulate.fabScalar.fs1.btbHit3
simulate.fabScalar.fs1.targetAddr0[31:0]
simulate.fabScalar.fs1.targetAddr1[31:0]
simulate.fabScalar.fs1.targetAddr2[31:0]
simulate.fabScalar.fs1.targetAddr3[31:0]
simulate.fabScalar.fs1.btbhit0
simulate.fabScalar.fs1.btbhit1
simulate.fabScalar.fs1.btbhit2
simulate.fabScalar.fs1.btbhit3
simulate.fabScalar.fs1.pushras
simulate.fabScalar.fs1.pushaddr[31:0]
simulate.fabScalar.fs1.popras
simulate.fabScalar.fs1.addrRAS[31:0]
simulate.fabScalar.fs1.addrRAS_CP[31:0]
simulate.fabScalar.fs1.btbCtrlType0[1:0]
simulate.fabScalar.fs1.btbCtrlType1[1:0]
simulate.fabScalar.fs1.btbCtrlType2[1:0]
simulate.fabScalar.fs1.btbCtrlType3[1:0]
simulate.fabScalar.fs1.miss
simulate.fabScalar.fs1.targetAddrID
simulate.fabScalar.fs1.nextPC[31:0]
simulate.fabScalar.fs1.btb.PC_i[31:0]
simulate.fabScalar.fs1.btb.updateEn_i
simulate.fabScalar.fs1.btb.updatePC_i[31:0]
simulate.fabScalar.fs1.btb.updateTargetAddr_i[31:0]
simulate.fabScalar.fs1.btb.updateBrType_i[1:0]
simulate.fabScalar.fs1.btb.btbFlush_i
simulate.fabScalar.fs1.btb.stall_i
simulate.fabScalar.fs1.btb.clk
simulate.fabScalar.fs1.btb.reset
simulate.fabScalar.fs1.btb.btbHit0_o
simulate.fabScalar.fs1.btb.targetAddr0_o[31:0]
simulate.fabScalar.fs1.btb.ctrlType0_o[1:0]
simulate.fabScalar.fs1.btb.btbHit1_o
simulate.fabScalar.fs1.btb.targetAddr1_o[31:0]
simulate.fabScalar.fs1.btb.ctrlType1_o[1:0]
simulate.fabScalar.fs1.btb.btbHit2_o
simulate.fabScalar.fs1.btb.targetAddr2_o[31:0]
simulate.fabScalar.fs1.btb.ctrlType2_o[1:0]
simulate.fabScalar.fs1.btb.btbHit3_o
simulate.fabScalar.fs1.btb.targetAddr3_o[31:0]
simulate.fabScalar.fs1.btb.ctrlType3_o[1:0]
simulate.fabScalar.fs1.btb.i
simulate.fabScalar.fs1.btb.pc0[31:0]
simulate.fabScalar.fs1.btb.pc1[31:0]
simulate.fabScalar.fs1.btb.pc2[31:0]
simulate.fabScalar.fs1.btb.pc3[31:0]
simulate.fabScalar.fs1.btb.ram_pc0[31:0]
simulate.fabScalar.fs1.btb.ram_pc1[31:0]
simulate.fabScalar.fs1.btb.ram_pc2[31:0]
simulate.fabScalar.fs1.btb.ram_pc3[31:0]
simulate.fabScalar.fs1.btb.pctag0[16:0]
simulate.fabScalar.fs1.btb.pctag1[16:0]
simulate.fabScalar.fs1.btb.pctag2[16:0]
simulate.fabScalar.fs1.btb.pctag3[16:0]
simulate.fabScalar.fs1.btb.btbaddr0[9:0]
simulate.fabScalar.fs1.btb.btbaddr1[9:0]
simulate.fabScalar.fs1.btb.btbaddr2[9:0]
simulate.fabScalar.fs1.btb.btbaddr3[9:0]
simulate.fabScalar.fs1.btb.ram_btbtag0[16:0]
simulate.fabScalar.fs1.btb.ram_btbtag1[16:0]
simulate.fabScalar.fs1.btb.ram_btbtag2[16:0]
simulate.fabScalar.fs1.btb.ram_btbtag3[16:0]
simulate.fabScalar.fs1.btb.ram_btbdata0[34:0]
simulate.fabScalar.fs1.btb.ram_btbdata1[34:0]
simulate.fabScalar.fs1.btb.ram_btbdata2[34:0]
simulate.fabScalar.fs1.btb.ram_btbdata3[34:0]
simulate.fabScalar.fs1.btb.btbtag0[16:0]
simulate.fabScalar.fs1.btb.btbtag1[16:0]
simulate.fabScalar.fs1.btb.btbtag2[16:0]
simulate.fabScalar.fs1.btb.btbtag3[16:0]
simulate.fabScalar.fs1.btb.btbdata0[34:0]
simulate.fabScalar.fs1.btb.btbdata1[34:0]
simulate.fabScalar.fs1.btb.btbdata2[34:0]
simulate.fabScalar.fs1.btb.btbdata3[34:0]
simulate.fabScalar.fs1.btb.pctagupdate[16:0]
simulate.fabScalar.fs1.btb.btbaddrupdate[9:0]
simulate.fabScalar.fs1.btb.we[3]
simulate.fabScalar.fs1.btb.we[2]
simulate.fabScalar.fs1.btb.we[1]
simulate.fabScalar.fs1.btb.we[0]
simulate.fabScalar.fs1.btb.btbHit0Btb
simulate.fabScalar.fs1.btb.targetAddr0Btb[31:0]
simulate.fabScalar.fs1.btb.brType0Btb[1:0]
simulate.fabScalar.fs1.btb.btbHit1Btb
simulate.fabScalar.fs1.btb.targetAddr1Btb[31:0]
simulate.fabScalar.fs1.btb.brType1Btb[1:0]
simulate.fabScalar.fs1.btb.btbHit2Btb
simulate.fabScalar.fs1.btb.targetAddr2Btb[31:0]
simulate.fabScalar.fs1.btb.brType2Btb[1:0]
simulate.fabScalar.fs1.btb.btbHit3Btb
simulate.fabScalar.fs1.btb.targetAddr3Btb[31:0]
simulate.fabScalar.fs1.btb.brType3Btb[1:0]
simulate.fabScalar.fs1.btb.btbTag0.SRAM_DEPTH
simulate.fabScalar.fs1.btb.btbTag0.SRAM_INDEX
simulate.fabScalar.fs1.btb.btbTag0.SRAM_WIDTH
simulate.fabScalar.fs1.btb.btbTag0.addr0_i[9:0]
simulate.fabScalar.fs1.btb.btbTag0.addrWr_i[9:0]
simulate.fabScalar.fs1.btb.btbTag0.we_i
simulate.fabScalar.fs1.btb.btbTag0.clk
simulate.fabScalar.fs1.btb.btbTag0.reset
simulate.fabScalar.fs1.btb.btbTag0.data_i[16:0]
simulate.fabScalar.fs1.btb.btbTag0.data0_o[16:0]
simulate.fabScalar.fs1.btb.btbTag0.i
simulate.fabScalar.fs1.btb.btbTag1.SRAM_DEPTH
simulate.fabScalar.fs1.btb.btbTag1.SRAM_INDEX
simulate.fabScalar.fs1.btb.btbTag1.SRAM_WIDTH
simulate.fabScalar.fs1.btb.btbTag1.addr0_i[9:0]
simulate.fabScalar.fs1.btb.btbTag1.addrWr_i[9:0]
simulate.fabScalar.fs1.btb.btbTag1.we_i
simulate.fabScalar.fs1.btb.btbTag1.clk
simulate.fabScalar.fs1.btb.btbTag1.reset
simulate.fabScalar.fs1.btb.btbTag1.data_i[16:0]
simulate.fabScalar.fs1.btb.btbTag1.data0_o[16:0]
simulate.fabScalar.fs1.btb.btbTag1.i
simulate.fabScalar.fs1.btb.btbTag2.SRAM_DEPTH
simulate.fabScalar.fs1.btb.btbTag2.SRAM_INDEX
simulate.fabScalar.fs1.btb.btbTag2.SRAM_WIDTH
simulate.fabScalar.fs1.btb.btbTag2.addr0_i[9:0]
simulate.fabScalar.fs1.btb.btbTag2.addrWr_i[9:0]
simulate.fabScalar.fs1.btb.btbTag2.we_i
simulate.fabScalar.fs1.btb.btbTag2.clk
simulate.fabScalar.fs1.btb.btbTag2.reset
simulate.fabScalar.fs1.btb.btbTag2.data_i[16:0]
simulate.fabScalar.fs1.btb.btbTag2.data0_o[16:0]
simulate.fabScalar.fs1.btb.btbTag2.i
simulate.fabScalar.fs1.btb.btbTag3.SRAM_DEPTH
simulate.fabScalar.fs1.btb.btbTag3.SRAM_INDEX
simulate.fabScalar.fs1.btb.btbTag3.SRAM_WIDTH
simulate.fabScalar.fs1.btb.btbTag3.addr0_i[9:0]
simulate.fabScalar.fs1.btb.btbTag3.addrWr_i[9:0]
simulate.fabScalar.fs1.btb.btbTag3.we_i
simulate.fabScalar.fs1.btb.btbTag3.clk
simulate.fabScalar.fs1.btb.btbTag3.reset
simulate.fabScalar.fs1.btb.btbTag3.data_i[16:0]
simulate.fabScalar.fs1.btb.btbTag3.data0_o[16:0]
simulate.fabScalar.fs1.btb.btbTag3.i
simulate.fabScalar.fs1.btb.btbData0.SRAM_DEPTH
simulate.fabScalar.fs1.btb.btbData0.SRAM_INDEX
simulate.fabScalar.fs1.btb.btbData0.SRAM_WIDTH
simulate.fabScalar.fs1.btb.btbData0.addr0_i[9:0]
simulate.fabScalar.fs1.btb.btbData0.addrWr_i[9:0]
simulate.fabScalar.fs1.btb.btbData0.we_i
simulate.fabScalar.fs1.btb.btbData0.clk
simulate.fabScalar.fs1.btb.btbData0.reset
simulate.fabScalar.fs1.btb.btbData0.data_i[34:0]
simulate.fabScalar.fs1.btb.btbData0.data0_o[34:0]
simulate.fabScalar.fs1.btb.btbData0.i
simulate.fabScalar.fs1.btb.btbData1.SRAM_DEPTH
simulate.fabScalar.fs1.btb.btbData1.SRAM_INDEX
simulate.fabScalar.fs1.btb.btbData1.SRAM_WIDTH
simulate.fabScalar.fs1.btb.btbData1.addr0_i[9:0]
simulate.fabScalar.fs1.btb.btbData1.addrWr_i[9:0]
simulate.fabScalar.fs1.btb.btbData1.we_i
simulate.fabScalar.fs1.btb.btbData1.clk
simulate.fabScalar.fs1.btb.btbData1.reset
simulate.fabScalar.fs1.btb.btbData1.data_i[34:0]
simulate.fabScalar.fs1.btb.btbData1.data0_o[34:0]
simulate.fabScalar.fs1.btb.btbData1.i
simulate.fabScalar.fs1.btb.btbData2.SRAM_DEPTH
simulate.fabScalar.fs1.btb.btbData2.SRAM_INDEX
simulate.fabScalar.fs1.btb.btbData2.SRAM_WIDTH
simulate.fabScalar.fs1.btb.btbData2.addr0_i[9:0]
simulate.fabScalar.fs1.btb.btbData2.addrWr_i[9:0]
simulate.fabScalar.fs1.btb.btbData2.we_i
simulate.fabScalar.fs1.btb.btbData2.clk
simulate.fabScalar.fs1.btb.btbData2.reset
simulate.fabScalar.fs1.btb.btbData2.data_i[34:0]
simulate.fabScalar.fs1.btb.btbData2.data0_o[34:0]
simulate.fabScalar.fs1.btb.btbData2.i
simulate.fabScalar.fs1.btb.btbData3.SRAM_DEPTH
simulate.fabScalar.fs1.btb.btbData3.SRAM_INDEX
simulate.fabScalar.fs1.btb.btbData3.SRAM_WIDTH
simulate.fabScalar.fs1.btb.btbData3.addr0_i[9:0]
simulate.fabScalar.fs1.btb.btbData3.addrWr_i[9:0]
simulate.fabScalar.fs1.btb.btbData3.we_i
simulate.fabScalar.fs1.btb.btbData3.clk
simulate.fabScalar.fs1.btb.btbData3.reset
simulate.fabScalar.fs1.btb.btbData3.data_i[34:0]
simulate.fabScalar.fs1.btb.btbData3.data0_o[34:0]
simulate.fabScalar.fs1.btb.btbData3.i
simulate.fabScalar.fs1.bp.pc_i[31:0]
simulate.fabScalar.fs1.bp.updatePC_i[31:0]
simulate.fabScalar.fs1.bp.updateDir_i
simulate.fabScalar.fs1.bp.updateEn_i
simulate.fabScalar.fs1.bp.stall_i
simulate.fabScalar.fs1.bp.bpFlush_i
simulate.fabScalar.fs1.bp.clk
simulate.fabScalar.fs1.bp.reset
simulate.fabScalar.fs1.bp.prediction0_o
simulate.fabScalar.fs1.bp.prediction1_o
simulate.fabScalar.fs1.bp.prediction2_o
simulate.fabScalar.fs1.bp.prediction3_o
simulate.fabScalar.fs1.bp.addr[15:0]
simulate.fabScalar.fs1.bp.rd_index[12:0]
simulate.fabScalar.fs1.bp.select_bank
simulate.fabScalar.fs1.bp.select_pred[1:0]
simulate.fabScalar.fs1.bp.rd_index_even[12:0]
simulate.fabScalar.fs1.bp.rd_index_odd[12:0]
simulate.fabScalar.fs1.bp.rd_data_even[7:0]
simulate.fabScalar.fs1.bp.rd_data_odd[7:0]
simulate.fabScalar.fs1.bp.rd_data_first[7:0]
simulate.fabScalar.fs1.bp.rd_data_second[7:0]
simulate.fabScalar.fs1.bp.cntValue0[1:0]
simulate.fabScalar.fs1.bp.cntValue1[1:0]
simulate.fabScalar.fs1.bp.cntValue2[1:0]
simulate.fabScalar.fs1.bp.cntValue3[1:0]
simulate.fabScalar.fs1.bp.addr_upd[15:0]
simulate.fabScalar.fs1.bp.rd_index_upd[14:0]
simulate.fabScalar.fs1.bp.select_bank_upd
simulate.fabScalar.fs1.bp.rd_en_odd
simulate.fabScalar.fs1.bp.rd_en_even
simulate.fabScalar.fs1.bp.rd_upd_even[1:0]
simulate.fabScalar.fs1.bp.rd_upd_odd[1:0]
simulate.fabScalar.fs1.bp.rd_upd[1:0]
simulate.fabScalar.fs1.bp.wr_en
simulate.fabScalar.fs1.bp.wr_index[15:0]
simulate.fabScalar.fs1.bp.wr_counter[1:0]
simulate.fabScalar.fs1.bp.wr_dir
simulate.fabScalar.fs1.bp.wr_index_upd[14:0]
simulate.fabScalar.fs1.bp.wr_select_bank
simulate.fabScalar.fs1.bp.wr_data[1:0]
simulate.fabScalar.fs1.bp.wr_en_odd
simulate.fabScalar.fs1.bp.wr_en_even
simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_DEPTH
simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_INDEX
simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_WIDTH
simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_FETCH_BANDWIDTH
simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_FETCH_BANDWIDTH_LOG
simulate.fabScalar.fs1.bp.CounterTable_even.re0_i
simulate.fabScalar.fs1.bp.CounterTable_even.addr0_i[12:0]
simulate.fabScalar.fs1.bp.CounterTable_even.re1_i
simulate.fabScalar.fs1.bp.CounterTable_even.addr1_i[14:0]
simulate.fabScalar.fs1.bp.CounterTable_even.addrWr_i[14:0]
simulate.fabScalar.fs1.bp.CounterTable_even.we_i
simulate.fabScalar.fs1.bp.CounterTable_even.clk
simulate.fabScalar.fs1.bp.CounterTable_even.reset
simulate.fabScalar.fs1.bp.CounterTable_even.data_i[1:0]
simulate.fabScalar.fs1.bp.CounterTable_even.data0_o[7:0]
simulate.fabScalar.fs1.bp.CounterTable_even.data1_o[1:0]
simulate.fabScalar.fs1.bp.CounterTable_even.full_addr0[14:0]
simulate.fabScalar.fs1.bp.CounterTable_even.data0[7:0]
simulate.fabScalar.fs1.bp.CounterTable_even.i
simulate.fabScalar.fs1.bp.CounterTable_even.j
simulate.fabScalar.fs1.bp.CounterTable_even.k
simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_DEPTH
simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_INDEX
simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_WIDTH
simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_FETCH_BANDWIDTH
simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_FETCH_BANDWIDTH_LOG
simulate.fabScalar.fs1.bp.CounterTable_odd.re0_i
simulate.fabScalar.fs1.bp.CounterTable_odd.addr0_i[12:0]
simulate.fabScalar.fs1.bp.CounterTable_odd.re1_i
simulate.fabScalar.fs1.bp.CounterTable_odd.addr1_i[14:0]
simulate.fabScalar.fs1.bp.CounterTable_odd.addrWr_i[14:0]
simulate.fabScalar.fs1.bp.CounterTable_odd.we_i
simulate.fabScalar.fs1.bp.CounterTable_odd.clk
simulate.fabScalar.fs1.bp.CounterTable_odd.reset
simulate.fabScalar.fs1.bp.CounterTable_odd.data_i[1:0]
simulate.fabScalar.fs1.bp.CounterTable_odd.data0_o[7:0]
simulate.fabScalar.fs1.bp.CounterTable_odd.data1_o[1:0]
simulate.fabScalar.fs1.bp.CounterTable_odd.full_addr0[14:0]
simulate.fabScalar.fs1.bp.CounterTable_odd.data0[7:0]
simulate.fabScalar.fs1.bp.CounterTable_odd.i
simulate.fabScalar.fs1.bp.CounterTable_odd.j
simulate.fabScalar.fs1.bp.CounterTable_odd.k
simulate.fabScalar.fs1.ras.clk
simulate.fabScalar.fs1.ras.reset
simulate.fabScalar.fs1.ras.stall_i
simulate.fabScalar.fs1.ras.flushRas_i
simulate.fabScalar.fs1.ras.pc_i[31:0]
simulate.fabScalar.fs1.ras.flagRecoverID_i
simulate.fabScalar.fs1.ras.flagCallID_i
simulate.fabScalar.fs1.ras.callPCID_i[31:0]
simulate.fabScalar.fs1.ras.flagRtrID_i
simulate.fabScalar.fs1.ras.flagRecoverEX_i
simulate.fabScalar.fs1.ras.pop_i
simulate.fabScalar.fs1.ras.push_i
simulate.fabScalar.fs1.ras.pushAddr_i[31:0]
simulate.fabScalar.fs1.ras.addrRAS_o[31:0]
simulate.fabScalar.fs1.ras.addrRAS_CP_o[31:0]
simulate.fabScalar.fs1.ras.stack[31][31:0]
simulate.fabScalar.fs1.ras.stack[30][31:0]
simulate.fabScalar.fs1.ras.stack[29][31:0]
simulate.fabScalar.fs1.ras.stack[28][31:0]
simulate.fabScalar.fs1.ras.stack[27][31:0]
simulate.fabScalar.fs1.ras.stack[26][31:0]
simulate.fabScalar.fs1.ras.stack[25][31:0]
simulate.fabScalar.fs1.ras.stack[24][31:0]
simulate.fabScalar.fs1.ras.stack[23][31:0]
simulate.fabScalar.fs1.ras.stack[22][31:0]
simulate.fabScalar.fs1.ras.stack[21][31:0]
simulate.fabScalar.fs1.ras.stack[20][31:0]
simulate.fabScalar.fs1.ras.stack[19][31:0]
simulate.fabScalar.fs1.ras.stack[18][31:0]
simulate.fabScalar.fs1.ras.stack[17][31:0]
simulate.fabScalar.fs1.ras.stack[16][31:0]
simulate.fabScalar.fs1.ras.stack[15][31:0]
simulate.fabScalar.fs1.ras.stack[14][31:0]
simulate.fabScalar.fs1.ras.stack[13][31:0]
simulate.fabScalar.fs1.ras.stack[12][31:0]
simulate.fabScalar.fs1.ras.stack[11][31:0]
simulate.fabScalar.fs1.ras.stack[10][31:0]
simulate.fabScalar.fs1.ras.stack[9][31:0]
simulate.fabScalar.fs1.ras.stack[8][31:0]
simulate.fabScalar.fs1.ras.stack[7][31:0]
simulate.fabScalar.fs1.ras.stack[6][31:0]
simulate.fabScalar.fs1.ras.stack[5][31:0]
simulate.fabScalar.fs1.ras.stack[4][31:0]
simulate.fabScalar.fs1.ras.stack[3][31:0]
simulate.fabScalar.fs1.ras.stack[2][31:0]
simulate.fabScalar.fs1.ras.stack[1][31:0]
simulate.fabScalar.fs1.ras.stack[0][31:0]
simulate.fabScalar.fs1.ras.tos[4:0]
simulate.fabScalar.fs1.ras.tos_CP[4:0]
simulate.fabScalar.fs1.ras.push
simulate.fabScalar.fs1.ras.pop
simulate.fabScalar.fs1.ras.tos_n[4:0]
simulate.fabScalar.fs1.ras.tos_c[4:0]
simulate.fabScalar.fs1.ras.UPDATE_RAS.i
simulate.fabScalar.fs1.l1icache.clk
simulate.fabScalar.fs1.l1icache.reset
simulate.fabScalar.fs1.l1icache.addr_i[31:0]
simulate.fabScalar.fs1.l1icache.rdEnable_i
simulate.fabScalar.fs1.l1icache.wrEnabale_i
simulate.fabScalar.fs1.l1icache.wrAddr_i[31:0]
simulate.fabScalar.fs1.l1icache.instBlock_i[255:0]
simulate.fabScalar.fs1.l1icache.instBundle_o[255:0]
simulate.fabScalar.fs1.l1icache.miss_o
simulate.fabScalar.fs1.l1icache.missAddr_o[31:0]
simulate.fabScalar.fs1.l1icache.opcode0[31:0]
simulate.fabScalar.fs1.l1icache.operand0[31:0]
simulate.fabScalar.fs1.l1icache.addr0[31:0]
simulate.fabScalar.fs1.l1icache.addr0_p[31:0]
simulate.fabScalar.fs1.l1icache.opcode1[31:0]
simulate.fabScalar.fs1.l1icache.operand1[31:0]
simulate.fabScalar.fs1.l1icache.addr1[31:0]
simulate.fabScalar.fs1.l1icache.addr1_p[31:0]
simulate.fabScalar.fs1.l1icache.opcode2[31:0]
simulate.fabScalar.fs1.l1icache.operand2[31:0]
simulate.fabScalar.fs1.l1icache.addr2[31:0]
simulate.fabScalar.fs1.l1icache.addr2_p[31:0]
simulate.fabScalar.fs1.l1icache.opcode3[31:0]
simulate.fabScalar.fs1.l1icache.operand3[31:0]
simulate.fabScalar.fs1.l1icache.addr3[31:0]
simulate.fabScalar.fs1.l1icache.addr3_p[31:0]
simulate.fabScalar.fs1.NEXT_PC.pcPlus1[31:0]
simulate.fabScalar.fs1.NEXT_PC.check0Branch
simulate.fabScalar.fs1.NEXT_PC.check1Branch
simulate.fabScalar.fs1.NEXT_PC.check2Branch
simulate.fabScalar.fs1.NEXT_PC.check3Branch
simulate.fabScalar.fs1fs2.clk
simulate.fabScalar.fs1fs2.btbHit0_i
simulate.fabScalar.fs1fs2.targetAddr0_i[31:0]
simulate.fabScalar.fs1fs2.prediction0_i
simulate.fabScalar.fs1fs2.btbHit0_o
simulate.fabScalar.fs1fs2.targetAddr0_o[31:0]
simulate.fabScalar.fs1fs2.prediction0_o
simulate.fabScalar.fs1fs2.btbHit1_i
simulate.fabScalar.fs1fs2.targetAddr1_i[31:0]
simulate.fabScalar.fs1fs2.prediction1_i
simulate.fabScalar.fs1fs2.btbHit1_o
simulate.fabScalar.fs1fs2.targetAddr1_o[31:0]
simulate.fabScalar.fs1fs2.prediction1_o
simulate.fabScalar.fs1fs2.btbHit2_i
simulate.fabScalar.fs1fs2.targetAddr2_i[31:0]
simulate.fabScalar.fs1fs2.prediction2_i
simulate.fabScalar.fs1fs2.btbHit2_o
simulate.fabScalar.fs1fs2.targetAddr2_o[31:0]
simulate.fabScalar.fs1fs2.prediction2_o
simulate.fabScalar.fs1fs2.btbHit3_i
simulate.fabScalar.fs1fs2.targetAddr3_i[31:0]
simulate.fabScalar.fs1fs2.prediction3_i
simulate.fabScalar.fs1fs2.btbHit3_o
simulate.fabScalar.fs1fs2.targetAddr3_o[31:0]
simulate.fabScalar.fs1fs2.prediction3_o
simulate.fabScalar.fs1fs2.reset
simulate.fabScalar.fs1fs2.flush_i
simulate.fabScalar.fs1fs2.stall_i
simulate.fabScalar.fs1fs2.fs1Ready_i
simulate.fabScalar.fs1fs2.pc_i[31:0]
simulate.fabScalar.fs1fs2.instructionBundle_i[255:0]
simulate.fabScalar.fs1fs2.pc_o[31:0]
simulate.fabScalar.fs1fs2.instructionBundle_o[255:0]
simulate.fabScalar.fs1fs2.fs1Ready_o
simulate.fabScalar.fs2.btbHit0_i
simulate.fabScalar.fs2.targetAddr0_i[31:0]
simulate.fabScalar.fs2.prediction0_i
simulate.fabScalar.fs2.instruction0Valid_o
simulate.fabScalar.fs2.btbHit1_i
simulate.fabScalar.fs2.targetAddr1_i[31:0]
simulate.fabScalar.fs2.prediction1_i
simulate.fabScalar.fs2.instruction1Valid_o
simulate.fabScalar.fs2.btbHit2_i
simulate.fabScalar.fs2.targetAddr2_i[31:0]
simulate.fabScalar.fs2.prediction2_i
simulate.fabScalar.fs2.instruction2Valid_o
simulate.fabScalar.fs2.btbHit3_i
simulate.fabScalar.fs2.targetAddr3_i[31:0]
simulate.fabScalar.fs2.prediction3_i
simulate.fabScalar.fs2.instruction3Valid_o
simulate.fabScalar.fs2.clk
simulate.fabScalar.fs2.reset
simulate.fabScalar.fs2.recoverFlag_i
simulate.fabScalar.fs2.stall_i
simulate.fabScalar.fs2.flush_i
simulate.fabScalar.fs2.fs1Ready_i
simulate.fabScalar.fs2.pc_i[31:0]
simulate.fabScalar.fs2.instructionBundle_i[255:0]
simulate.fabScalar.fs2.addrRAS_CP_i[31:0]
simulate.fabScalar.fs2.ctiQueueIndex_i[3:0]
simulate.fabScalar.fs2.targetAddr_i[31:0]
simulate.fabScalar.fs2.branchOutcome_i
simulate.fabScalar.fs2.flagRecoverEX_i
simulate.fabScalar.fs2.ctrlVerified_i
simulate.fabScalar.fs2.commitCti_i[3:0]
simulate.fabScalar.fs2.flagRecoverID_o
simulate.fabScalar.fs2.targetAddrID_o[31:0]
simulate.fabScalar.fs2.flagRtrID_o
simulate.fabScalar.fs2.flagCallID_o
simulate.fabScalar.fs2.callPCID_o[31:0]
simulate.fabScalar.fs2.updatePC_o[31:0]
simulate.fabScalar.fs2.updateTargetAddr_o[31:0]
simulate.fabScalar.fs2.updateCtrlType_o[1:0]
simulate.fabScalar.fs2.updateDir_o
simulate.fabScalar.fs2.updateEn_o
simulate.fabScalar.fs2.fs2Ready_o
simulate.fabScalar.fs2.ctiQueueFull_o
simulate.fabScalar.fs2.flagRecover
simulate.fabScalar.fs2.flagRtr
simulate.fabScalar.fs2.flagCall
simulate.fabScalar.fs2.targetAddr[31:0]
simulate.fabScalar.fs2.callPC[31:0]
simulate.fabScalar.fs2.ctiQueueFull
simulate.fabScalar.fs2.pc0[31:0]
simulate.fabScalar.fs2.instruction0[63:0]
simulate.fabScalar.fs2.opcode0[31:0]
simulate.fabScalar.fs2.ctrlType0[1:0]
simulate.fabScalar.fs2.targetAddr0[31:0]
simulate.fabScalar.fs2.isInst0Ctrl
simulate.fabScalar.fs2.isInst0Rtr
simulate.fabScalar.fs2.targetAddr0_f[31:0]
simulate.fabScalar.fs2.ctiqTag0[3:0]
simulate.fabScalar.fs2.pc1[31:0]
simulate.fabScalar.fs2.instruction1[63:0]
simulate.fabScalar.fs2.opcode1[31:0]
simulate.fabScalar.fs2.ctrlType1[1:0]
simulate.fabScalar.fs2.targetAddr1[31:0]
simulate.fabScalar.fs2.isInst1Ctrl
simulate.fabScalar.fs2.isInst1Rtr
simulate.fabScalar.fs2.targetAddr1_f[31:0]
simulate.fabScalar.fs2.ctiqTag1[3:0]
simulate.fabScalar.fs2.pc2[31:0]
simulate.fabScalar.fs2.instruction2[63:0]
simulate.fabScalar.fs2.opcode2[31:0]
simulate.fabScalar.fs2.ctrlType2[1:0]
simulate.fabScalar.fs2.targetAddr2[31:0]
simulate.fabScalar.fs2.isInst2Ctrl
simulate.fabScalar.fs2.isInst2Rtr
simulate.fabScalar.fs2.targetAddr2_f[31:0]
simulate.fabScalar.fs2.ctiqTag2[3:0]
simulate.fabScalar.fs2.pc3[31:0]
simulate.fabScalar.fs2.instruction3[63:0]
simulate.fabScalar.fs2.opcode3[31:0]
simulate.fabScalar.fs2.ctrlType3[1:0]
simulate.fabScalar.fs2.targetAddr3[31:0]
simulate.fabScalar.fs2.isInst3Ctrl
simulate.fabScalar.fs2.isInst3Rtr
simulate.fabScalar.fs2.targetAddr3_f[31:0]
simulate.fabScalar.fs2.ctiqTag3[3:0]
simulate.fabScalar.fs2.ctiQueue.inst0CtrlType_i[1:0]
simulate.fabScalar.fs2.ctiQueue.pc0_i[31:0]
simulate.fabScalar.fs2.ctiQueue.ctiqTag0_o[3:0]
simulate.fabScalar.fs2.ctiQueue.inst1CtrlType_i[1:0]
simulate.fabScalar.fs2.ctiQueue.pc1_i[31:0]
simulate.fabScalar.fs2.ctiQueue.ctiqTag1_o[3:0]
simulate.fabScalar.fs2.ctiQueue.inst2CtrlType_i[1:0]
simulate.fabScalar.fs2.ctiQueue.pc2_i[31:0]
simulate.fabScalar.fs2.ctiQueue.ctiqTag2_o[3:0]
simulate.fabScalar.fs2.ctiQueue.inst3CtrlType_i[1:0]
simulate.fabScalar.fs2.ctiQueue.pc3_i[31:0]
simulate.fabScalar.fs2.ctiQueue.ctiqTag3_o[3:0]
simulate.fabScalar.fs2.ctiQueue.clk
simulate.fabScalar.fs2.ctiQueue.reset
simulate.fabScalar.fs2.ctiQueue.recoverFlag_i
simulate.fabScalar.fs2.ctiQueue.stall_i
simulate.fabScalar.fs2.ctiQueue.fs1Ready_i
simulate.fabScalar.fs2.ctiQueue.ctiQueueIndex_i[3:0]
simulate.fabScalar.fs2.ctiQueue.targetAddr_i[31:0]
simulate.fabScalar.fs2.ctiQueue.branchOutcome_i
simulate.fabScalar.fs2.ctiQueue.flagRecoverEX_i
simulate.fabScalar.fs2.ctiQueue.ctrlVerified_i
simulate.fabScalar.fs2.ctiQueue.commitCti_i[3:0]
simulate.fabScalar.fs2.ctiQueue.updateEn_o
simulate.fabScalar.fs2.ctiQueue.updateDir_o
simulate.fabScalar.fs2.ctiQueue.updatePC_o[31:0]
simulate.fabScalar.fs2.ctiQueue.updateTarAddr_o[31:0]
simulate.fabScalar.fs2.ctiQueue.updateCtrlType_o[1:0]
simulate.fabScalar.fs2.ctiQueue.ctiQueueFull_o
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[15][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[14][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[13][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[12][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[11][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[10][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[9][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[8][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[7][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[6][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[5][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[4][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[3][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[2][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[1][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[0][33:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[15][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[14][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[13][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[12][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[11][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[10][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[9][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[8][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[7][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[6][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[5][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[4][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[3][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[2][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[1][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[0][32:0]
simulate.fabScalar.fs2.ctiQueue.ctiqCommitted[15:0]
simulate.fabScalar.fs2.ctiQueue.headPtr[3:0]
simulate.fabScalar.fs2.ctiQueue.tailPtr[3:0]
simulate.fabScalar.fs2.ctiQueue.commitPtr[3:0]
simulate.fabScalar.fs2.ctiQueue.ctrlCount[4:0]
simulate.fabScalar.fs2.ctiQueue.updateEn
simulate.fabScalar.fs2.ctiQueue.updateDir
simulate.fabScalar.fs2.ctiQueue.updatePC[31:0]
simulate.fabScalar.fs2.ctiQueue.updateTarAddr[31:0]
simulate.fabScalar.fs2.ctiQueue.updateCtrlType[1:0]
simulate.fabScalar.fs2.ctiQueue.ctiQueueFull
simulate.fabScalar.fs2.ctiQueue.ctrlcount_fetchb[2:0]
simulate.fabScalar.fs2.ctiQueue.ctrlcount_mispre[4:0]
simulate.fabScalar.fs2.ctiQueue.tailPtr_mispre[3:0]
simulate.fabScalar.fs2.ctiQueue.commitCnt[3:0]
simulate.fabScalar.fs2.ctiQueue.ctrlcount_f0[4:0]
simulate.fabScalar.fs2.ctiQueue.ctrlcount_f1[4:0]
simulate.fabScalar.fs2.ctiQueue.ctrlcount_f2[4:0]
simulate.fabScalar.fs2.ctiQueue.ctiq0Tag[3:0]
simulate.fabScalar.fs2.ctiQueue.ctiq1Tag[3:0]
simulate.fabScalar.fs2.ctiQueue.ctiq2Tag[3:0]
simulate.fabScalar.fs2.ctiQueue.ctiq3Tag[3:0]
simulate.fabScalar.fs2.ctiQueue.commitPtr_t0[3:0]
simulate.fabScalar.fs2.ctiQueue.commitPtr_t1[3:0]
simulate.fabScalar.fs2.ctiQueue.commitPtr_t2[3:0]
simulate.fabScalar.fs2.ctiQueue.commitPtr_t3[3:0]
simulate.fabScalar.fs2.ctiQueue.tailPtr_t1[3:0]
simulate.fabScalar.fs2.ctiQueue.tailPtr_t2[3:0]
simulate.fabScalar.fs2.ctiQueue.tailPtr_t3[3:0]
simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.isWrap
simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.diff1[3:0]
simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.diff2[3:0]
simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.cnt[3:0]
simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.tailPtr_t[3:0]
simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.headPtr_t[3:0]
simulate.fabScalar.fs2.ctiQueue.TAG_ASSIGN.tag0[3:0]
simulate.fabScalar.fs2.ctiQueue.TAG_ASSIGN.tag1[3:0]
simulate.fabScalar.fs2.ctiQueue.TAG_ASSIGN.tag2[3:0]
simulate.fabScalar.fs2.ctiQueue.TAG_ASSIGN.tag3[3:0]
simulate.fabScalar.fs2.ctiQueue.WRITE_CTIQ.i
simulate.fabScalar.fs2.preDecode0.pc_i[31:0]
simulate.fabScalar.fs2.preDecode0.instruction_i[63:0]
simulate.fabScalar.fs2.preDecode0.targetAddr_i[31:0]
simulate.fabScalar.fs2.preDecode0.prediction_i
simulate.fabScalar.fs2.preDecode0.isInstCtrl_o
simulate.fabScalar.fs2.preDecode0.isInstRtr_o
simulate.fabScalar.fs2.preDecode0.targetAddr_o[31:0]
simulate.fabScalar.fs2.preDecode0.ctrlType_o[1:0]
simulate.fabScalar.fs2.preDecode0.opcode[31:0]
simulate.fabScalar.fs2.preDecode0.ctrlType[1:0]
simulate.fabScalar.fs2.preDecode0.targetAddr[31:0]
simulate.fabScalar.fs2.preDecode0.isInstCtrl
simulate.fabScalar.fs2.preDecode0.isInstRtr
simulate.fabScalar.fs2.preDecode0.PRE_DECODE_FOR_CTRL.sign_ex_immd[31:0]
simulate.fabScalar.fs2.preDecode1.pc_i[31:0]
simulate.fabScalar.fs2.preDecode1.instruction_i[63:0]
simulate.fabScalar.fs2.preDecode1.targetAddr_i[31:0]
simulate.fabScalar.fs2.preDecode1.prediction_i
simulate.fabScalar.fs2.preDecode1.isInstCtrl_o
simulate.fabScalar.fs2.preDecode1.isInstRtr_o
simulate.fabScalar.fs2.preDecode1.targetAddr_o[31:0]
simulate.fabScalar.fs2.preDecode1.ctrlType_o[1:0]
simulate.fabScalar.fs2.preDecode1.opcode[31:0]
simulate.fabScalar.fs2.preDecode1.ctrlType[1:0]
simulate.fabScalar.fs2.preDecode1.targetAddr[31:0]
simulate.fabScalar.fs2.preDecode1.isInstCtrl
simulate.fabScalar.fs2.preDecode1.isInstRtr
simulate.fabScalar.fs2.preDecode1.PRE_DECODE_FOR_CTRL.sign_ex_immd[31:0]
simulate.fabScalar.fs2.preDecode2.pc_i[31:0]
simulate.fabScalar.fs2.preDecode2.instruction_i[63:0]
simulate.fabScalar.fs2.preDecode2.targetAddr_i[31:0]
simulate.fabScalar.fs2.preDecode2.prediction_i
simulate.fabScalar.fs2.preDecode2.isInstCtrl_o
simulate.fabScalar.fs2.preDecode2.isInstRtr_o
simulate.fabScalar.fs2.preDecode2.targetAddr_o[31:0]
simulate.fabScalar.fs2.preDecode2.ctrlType_o[1:0]
simulate.fabScalar.fs2.preDecode2.opcode[31:0]
simulate.fabScalar.fs2.preDecode2.ctrlType[1:0]
simulate.fabScalar.fs2.preDecode2.targetAddr[31:0]
simulate.fabScalar.fs2.preDecode2.isInstCtrl
simulate.fabScalar.fs2.preDecode2.isInstRtr
simulate.fabScalar.fs2.preDecode2.PRE_DECODE_FOR_CTRL.sign_ex_immd[31:0]
simulate.fabScalar.fs2.preDecode3.pc_i[31:0]
simulate.fabScalar.fs2.preDecode3.instruction_i[63:0]
simulate.fabScalar.fs2.preDecode3.targetAddr_i[31:0]
simulate.fabScalar.fs2.preDecode3.prediction_i
simulate.fabScalar.fs2.preDecode3.isInstCtrl_o
simulate.fabScalar.fs2.preDecode3.isInstRtr_o
simulate.fabScalar.fs2.preDecode3.targetAddr_o[31:0]
simulate.fabScalar.fs2.preDecode3.ctrlType_o[1:0]
simulate.fabScalar.fs2.preDecode3.opcode[31:0]
simulate.fabScalar.fs2.preDecode3.ctrlType[1:0]
simulate.fabScalar.fs2.preDecode3.targetAddr[31:0]
simulate.fabScalar.fs2.preDecode3.isInstCtrl
simulate.fabScalar.fs2.preDecode3.isInstRtr
simulate.fabScalar.fs2.preDecode3.PRE_DECODE_FOR_CTRL.sign_ex_immd[31:0]
simulate.fabScalar.fs2.VALIDATE_BTB.branchNT[3:0]
simulate.fabScalar.fs2.VALIDATE_BTB.check0Branch
simulate.fabScalar.fs2.VALIDATE_BTB.inst0Ctrl
simulate.fabScalar.fs2.VALIDATE_BTB.check1Branch
simulate.fabScalar.fs2.VALIDATE_BTB.inst1Ctrl
simulate.fabScalar.fs2.VALIDATE_BTB.check2Branch
simulate.fabScalar.fs2.VALIDATE_BTB.inst2Ctrl
simulate.fabScalar.fs2.VALIDATE_BTB.check3Branch
simulate.fabScalar.fs2.VALIDATE_BTB.inst3Ctrl
simulate.fabScalar.fs2dec.clk
simulate.fabScalar.fs2dec.instruction0Valid_i
simulate.fabScalar.fs2dec.instruction0Valid_o
simulate.fabScalar.fs2dec.instruction1Valid_i
simulate.fabScalar.fs2dec.instruction1Valid_o
simulate.fabScalar.fs2dec.instruction2Valid_i
simulate.fabScalar.fs2dec.instruction2Valid_o
simulate.fabScalar.fs2dec.instruction3Valid_i
simulate.fabScalar.fs2dec.instruction3Valid_o
simulate.fabScalar.fs2dec.reset
simulate.fabScalar.fs2dec.flush_i
simulate.fabScalar.fs2dec.stall_i
simulate.fabScalar.fs2dec.updatePC_i[31:0]
simulate.fabScalar.fs2dec.updateTargetAddr_i[31:0]
simulate.fabScalar.fs2dec.updateCtrlType_i[1:0]
simulate.fabScalar.fs2dec.updateDir_i
simulate.fabScalar.fs2dec.updateEn_i
simulate.fabScalar.fs2dec.fs2Ready_i
simulate.fabScalar.fs2dec.updatePC_o[31:0]
simulate.fabScalar.fs2dec.updateTargetAddr_o[31:0]
simulate.fabScalar.fs2dec.updateCtrlType_o[1:0]
simulate.fabScalar.fs2dec.updateDir_o
simulate.fabScalar.fs2dec.updateEn_o
simulate.fabScalar.fs2dec.fs2Ready_o
simulate.fabScalar.decode.reset
simulate.fabScalar.decode.clk
simulate.fabScalar.decode.fs2Ready_i
simulate.fabScalar.decode.decodeReady_o
simulate.fabScalar.decode.decode0_PISA.instruction[63:0]
simulate.fabScalar.decode.decode0_PISA.pc[31:0]
simulate.fabScalar.decode.decode0_PISA.preTargetAddr[31:0]
simulate.fabScalar.decode.decode0_PISA.ctiTag[3:0]
simulate.fabScalar.decode.decode0_PISA.preBranchDir
simulate.fabScalar.decode.decode0_PISA.opcode[31:0]
simulate.fabScalar.decode.decode0_PISA.valid_0
simulate.fabScalar.decode.decode0_PISA.opcode_0[31:0]
simulate.fabScalar.decode.decode0_PISA.instLogical1_0[6:0]
simulate.fabScalar.decode.decode0_PISA.instLogical2_0[6:0]
simulate.fabScalar.decode.decode0_PISA.instDest_0[6:0]
simulate.fabScalar.decode.decode0_PISA.instSrcHL_0[1:0]
simulate.fabScalar.decode.decode0_PISA.instDestHL_0[1:0]
simulate.fabScalar.decode.decode0_PISA.instImmediate_0[16:0]
simulate.fabScalar.decode.decode0_PISA.instTarget_0[31:0]
simulate.fabScalar.decode.decode0_PISA.instFU_0[1:0]
simulate.fabScalar.decode.decode0_PISA.instldstSize_0[1:0]
simulate.fabScalar.decode.decode0_PISA.instLoad_0
simulate.fabScalar.decode.decode0_PISA.instStore_0
simulate.fabScalar.decode.decode0_PISA.instbranch_0
simulate.fabScalar.decode.decode0_PISA.valid_1
simulate.fabScalar.decode.decode0_PISA.opcode_1[31:0]
simulate.fabScalar.decode.decode0_PISA.instLogical1_1[6:0]
simulate.fabScalar.decode.decode0_PISA.instLogical2_1[6:0]
simulate.fabScalar.decode.decode0_PISA.instDest_1[6:0]
simulate.fabScalar.decode.decode0_PISA.instSrcHL_1[1:0]
simulate.fabScalar.decode.decode0_PISA.instDestHL_1[1:0]
simulate.fabScalar.decode.decode0_PISA.instImmediate_1[16:0]
simulate.fabScalar.decode.decode0_PISA.instTarget_1[31:0]
simulate.fabScalar.decode.decode0_PISA.instFU_1[1:0]
simulate.fabScalar.decode.decode0_PISA.instldstSize_1[1:0]
simulate.fabScalar.decode.decode0_PISA.instLoad_1
simulate.fabScalar.decode.decode0_PISA.instStore_1
simulate.fabScalar.decode.decode0_PISA.instbranch_1
simulate.fabScalar.decode.decode1_PISA.instruction[63:0]
simulate.fabScalar.decode.decode1_PISA.pc[31:0]
simulate.fabScalar.decode.decode1_PISA.preTargetAddr[31:0]
simulate.fabScalar.decode.decode1_PISA.ctiTag[3:0]
simulate.fabScalar.decode.decode1_PISA.preBranchDir
simulate.fabScalar.decode.decode1_PISA.opcode[31:0]
simulate.fabScalar.decode.decode1_PISA.valid_0
simulate.fabScalar.decode.decode1_PISA.opcode_0[31:0]
simulate.fabScalar.decode.decode1_PISA.instLogical1_0[6:0]
simulate.fabScalar.decode.decode1_PISA.instLogical2_0[6:0]
simulate.fabScalar.decode.decode1_PISA.instDest_0[6:0]
simulate.fabScalar.decode.decode1_PISA.instSrcHL_0[1:0]
simulate.fabScalar.decode.decode1_PISA.instDestHL_0[1:0]
simulate.fabScalar.decode.decode1_PISA.instImmediate_0[16:0]
simulate.fabScalar.decode.decode1_PISA.instTarget_0[31:0]
simulate.fabScalar.decode.decode1_PISA.instFU_0[1:0]
simulate.fabScalar.decode.decode1_PISA.instldstSize_0[1:0]
simulate.fabScalar.decode.decode1_PISA.instLoad_0
simulate.fabScalar.decode.decode1_PISA.instStore_0
simulate.fabScalar.decode.decode1_PISA.instbranch_0
simulate.fabScalar.decode.decode1_PISA.valid_1
simulate.fabScalar.decode.decode1_PISA.opcode_1[31:0]
simulate.fabScalar.decode.decode1_PISA.instLogical1_1[6:0]
simulate.fabScalar.decode.decode1_PISA.instLogical2_1[6:0]
simulate.fabScalar.decode.decode1_PISA.instDest_1[6:0]
simulate.fabScalar.decode.decode1_PISA.instSrcHL_1[1:0]
simulate.fabScalar.decode.decode1_PISA.instDestHL_1[1:0]
simulate.fabScalar.decode.decode1_PISA.instImmediate_1[16:0]
simulate.fabScalar.decode.decode1_PISA.instTarget_1[31:0]
simulate.fabScalar.decode.decode1_PISA.instFU_1[1:0]
simulate.fabScalar.decode.decode1_PISA.instldstSize_1[1:0]
simulate.fabScalar.decode.decode1_PISA.instLoad_1
simulate.fabScalar.decode.decode1_PISA.instStore_1
simulate.fabScalar.decode.decode1_PISA.instbranch_1
simulate.fabScalar.decode.decode2_PISA.instruction[63:0]
simulate.fabScalar.decode.decode2_PISA.pc[31:0]
simulate.fabScalar.decode.decode2_PISA.preTargetAddr[31:0]
simulate.fabScalar.decode.decode2_PISA.ctiTag[3:0]
simulate.fabScalar.decode.decode2_PISA.preBranchDir
simulate.fabScalar.decode.decode2_PISA.opcode[31:0]
simulate.fabScalar.decode.decode2_PISA.valid_0
simulate.fabScalar.decode.decode2_PISA.opcode_0[31:0]
simulate.fabScalar.decode.decode2_PISA.instLogical1_0[6:0]
simulate.fabScalar.decode.decode2_PISA.instLogical2_0[6:0]
simulate.fabScalar.decode.decode2_PISA.instDest_0[6:0]
simulate.fabScalar.decode.decode2_PISA.instSrcHL_0[1:0]
simulate.fabScalar.decode.decode2_PISA.instDestHL_0[1:0]
simulate.fabScalar.decode.decode2_PISA.instImmediate_0[16:0]
simulate.fabScalar.decode.decode2_PISA.instTarget_0[31:0]
simulate.fabScalar.decode.decode2_PISA.instFU_0[1:0]
simulate.fabScalar.decode.decode2_PISA.instldstSize_0[1:0]
simulate.fabScalar.decode.decode2_PISA.instLoad_0
simulate.fabScalar.decode.decode2_PISA.instStore_0
simulate.fabScalar.decode.decode2_PISA.instbranch_0
simulate.fabScalar.decode.decode2_PISA.valid_1
simulate.fabScalar.decode.decode2_PISA.opcode_1[31:0]
simulate.fabScalar.decode.decode2_PISA.instLogical1_1[6:0]
simulate.fabScalar.decode.decode2_PISA.instLogical2_1[6:0]
simulate.fabScalar.decode.decode2_PISA.instDest_1[6:0]
simulate.fabScalar.decode.decode2_PISA.instSrcHL_1[1:0]
simulate.fabScalar.decode.decode2_PISA.instDestHL_1[1:0]
simulate.fabScalar.decode.decode2_PISA.instImmediate_1[16:0]
simulate.fabScalar.decode.decode2_PISA.instTarget_1[31:0]
simulate.fabScalar.decode.decode2_PISA.instFU_1[1:0]
simulate.fabScalar.decode.decode2_PISA.instldstSize_1[1:0]
simulate.fabScalar.decode.decode2_PISA.instLoad_1
simulate.fabScalar.decode.decode2_PISA.instStore_1
simulate.fabScalar.decode.decode2_PISA.instbranch_1
simulate.fabScalar.decode.SHIFTING_DECODED_INST.index
simulate.fabScalar.decode.SHIFTING_DECODED_INST.i
simulate.fabScalar.instBuf.clk
simulate.fabScalar.instBuf.reset
simulate.fabScalar.instBuf.flush_i
simulate.fabScalar.instBuf.stall_i
simulate.fabScalar.instBuf.decodeReady_i
simulate.fabScalar.instBuf.stallFetch_o
simulate.fabScalar.instBuf.instBufferReady_o
simulate.fabScalar.instBuf.branchCount_o[2:0]
simulate.fabScalar.instBuf.headPtr[4:0]
simulate.fabScalar.instBuf.tailPtr[4:0]
simulate.fabScalar.instBuf.instCount[5:0]
simulate.fabScalar.instBuf.i
simulate.fabScalar.instBuf.instcnt_f[5:0]
simulate.fabScalar.instBuf.readAddr0[4:0]
simulate.fabScalar.instBuf.readAddr1[4:0]
simulate.fabScalar.instBuf.readAddr2[4:0]
simulate.fabScalar.instBuf.readAddr3[4:0]
simulate.fabScalar.instBuf.writeAddr0[4:0]
simulate.fabScalar.instBuf.writeAddr1[4:0]
simulate.fabScalar.instBuf.writeAddr2[4:0]
simulate.fabScalar.instBuf.writeAddr3[4:0]
simulate.fabScalar.instBuf.writeAddr4[4:0]
simulate.fabScalar.instBuf.writeAddr5[4:0]
simulate.fabScalar.instBuf.writeAddr6[4:0]
simulate.fabScalar.instBuf.writeAddr7[4:0]
simulate.fabScalar.instBuf.writeEnable0
simulate.fabScalar.instBuf.writeEnable1
simulate.fabScalar.instBuf.writeEnable2
simulate.fabScalar.instBuf.writeEnable3
simulate.fabScalar.instBuf.writeEnable4
simulate.fabScalar.instBuf.writeEnable5
simulate.fabScalar.instBuf.writeEnable6
simulate.fabScalar.instBuf.writeEnable7
simulate.fabScalar.instBuf.stallFetch
simulate.fabScalar.instBuf.inst0Branch
simulate.fabScalar.instBuf.inst1Branch
simulate.fabScalar.instBuf.inst2Branch
simulate.fabScalar.instBuf.inst3Branch
simulate.fabScalar.instBuf.instBuffer.SRAM_DEPTH
simulate.fabScalar.instBuf.instBuffer.SRAM_INDEX
simulate.fabScalar.instBuf.instBuffer.SRAM_WIDTH
simulate.fabScalar.instBuf.instBuffer.clk
simulate.fabScalar.instBuf.instBuffer.reset
simulate.fabScalar.instBuf.instBuffer.addr0_i[4:0]
simulate.fabScalar.instBuf.instBuffer.addr1_i[4:0]
simulate.fabScalar.instBuf.instBuffer.addr2_i[4:0]
simulate.fabScalar.instBuf.instBuffer.addr3_i[4:0]
simulate.fabScalar.instBuf.instBuffer.addr0wr_i[4:0]
simulate.fabScalar.instBuf.instBuffer.addr1wr_i[4:0]
simulate.fabScalar.instBuf.instBuffer.addr2wr_i[4:0]
simulate.fabScalar.instBuf.instBuffer.addr3wr_i[4:0]
simulate.fabScalar.instBuf.instBuffer.addr4wr_i[4:0]
simulate.fabScalar.instBuf.instBuffer.addr5wr_i[4:0]
simulate.fabScalar.instBuf.instBuffer.addr6wr_i[4:0]
simulate.fabScalar.instBuf.instBuffer.addr7wr_i[4:0]
simulate.fabScalar.instBuf.instBuffer.we0_i
simulate.fabScalar.instBuf.instBuffer.we1_i
simulate.fabScalar.instBuf.instBuffer.we2_i
simulate.fabScalar.instBuf.instBuffer.we3_i
simulate.fabScalar.instBuf.instBuffer.we4_i
simulate.fabScalar.instBuf.instBuffer.we5_i
simulate.fabScalar.instBuf.instBuffer.we6_i
simulate.fabScalar.instBuf.instBuffer.we7_i
simulate.fabScalar.instBuf.instBuffer.data0wr_i[125:0]
simulate.fabScalar.instBuf.instBuffer.data1wr_i[125:0]
simulate.fabScalar.instBuf.instBuffer.data2wr_i[125:0]
simulate.fabScalar.instBuf.instBuffer.data3wr_i[125:0]
simulate.fabScalar.instBuf.instBuffer.data4wr_i[125:0]
simulate.fabScalar.instBuf.instBuffer.data5wr_i[125:0]
simulate.fabScalar.instBuf.instBuffer.data6wr_i[125:0]
simulate.fabScalar.instBuf.instBuffer.data7wr_i[125:0]
simulate.fabScalar.instBuf.instBuffer.data0_o[125:0]
simulate.fabScalar.instBuf.instBuffer.data1_o[125:0]
simulate.fabScalar.instBuf.instBuffer.data2_o[125:0]
simulate.fabScalar.instBuf.instBuffer.data3_o[125:0]
simulate.fabScalar.instBuf.instBuffer.i
simulate.fabScalar.instBuf.UPDATE_INST_COUNT.instcnt_1[5:0]
simulate.fabScalar.instBufRen.reset
simulate.fabScalar.instBufRen.clk
simulate.fabScalar.instBufRen.flush_i
simulate.fabScalar.instBufRen.stall_i
simulate.fabScalar.instBufRen.instBufferReady_i
simulate.fabScalar.instBufRen.branchCount_i[2:0]
simulate.fabScalar.instBufRen.instBufferReady_o
simulate.fabScalar.instBufRen.branchCount_o[2:0]
simulate.fabScalar.rename.clk
simulate.fabScalar.rename.reset
simulate.fabScalar.rename.stall_i
simulate.fabScalar.rename.flagRecoverEX_i
simulate.fabScalar.rename.ctrlVerified_i
simulate.fabScalar.rename.ctrlVerifiedSMTid_i[1:0]
simulate.fabScalar.rename.decodeReady_i
simulate.fabScalar.rename.branchCount_i[2:0]
simulate.fabScalar.rename.commitValid0_i
simulate.fabScalar.rename.commitReg0_i[6:0]
simulate.fabScalar.rename.commitValid1_i
simulate.fabScalar.rename.commitReg1_i[6:0]
simulate.fabScalar.rename.commitValid2_i
simulate.fabScalar.rename.commitReg2_i[6:0]
simulate.fabScalar.rename.commitValid3_i
simulate.fabScalar.rename.commitReg3_i[6:0]
simulate.fabScalar.rename.recoverFlag_i
simulate.fabScalar.rename.recoverDest0_i[5]
simulate.fabScalar.rename.recoverDest0_i[4]
simulate.fabScalar.rename.recoverDest0_i[3]
simulate.fabScalar.rename.recoverDest0_i[2]
simulate.fabScalar.rename.recoverDest0_i[1]
simulate.fabScalar.rename.recoverDest0_i[0]
simulate.fabScalar.rename.recoverDest1_i[5]
simulate.fabScalar.rename.recoverDest1_i[4]
simulate.fabScalar.rename.recoverDest1_i[3]
simulate.fabScalar.rename.recoverDest1_i[2]
simulate.fabScalar.rename.recoverDest1_i[1]
simulate.fabScalar.rename.recoverDest1_i[0]
simulate.fabScalar.rename.recoverDest2_i[5]
simulate.fabScalar.rename.recoverDest2_i[4]
simulate.fabScalar.rename.recoverDest2_i[3]
simulate.fabScalar.rename.recoverDest2_i[2]
simulate.fabScalar.rename.recoverDest2_i[1]
simulate.fabScalar.rename.recoverDest2_i[0]
simulate.fabScalar.rename.recoverDest3_i[5]
simulate.fabScalar.rename.recoverDest3_i[4]
simulate.fabScalar.rename.recoverDest3_i[3]
simulate.fabScalar.rename.recoverDest3_i[2]
simulate.fabScalar.rename.recoverDest3_i[1]
simulate.fabScalar.rename.recoverDest3_i[0]
simulate.fabScalar.rename.recoverMap0_i[6]
simulate.fabScalar.rename.recoverMap0_i[5]
simulate.fabScalar.rename.recoverMap0_i[4]
simulate.fabScalar.rename.recoverMap0_i[3]
simulate.fabScalar.rename.recoverMap0_i[2]
simulate.fabScalar.rename.recoverMap0_i[1]
simulate.fabScalar.rename.recoverMap0_i[0]
simulate.fabScalar.rename.recoverMap1_i[6]
simulate.fabScalar.rename.recoverMap1_i[5]
simulate.fabScalar.rename.recoverMap1_i[4]
simulate.fabScalar.rename.recoverMap1_i[3]
simulate.fabScalar.rename.recoverMap1_i[2]
simulate.fabScalar.rename.recoverMap1_i[1]
simulate.fabScalar.rename.recoverMap1_i[0]
simulate.fabScalar.rename.recoverMap2_i[6]
simulate.fabScalar.rename.recoverMap2_i[5]
simulate.fabScalar.rename.recoverMap2_i[4]
simulate.fabScalar.rename.recoverMap2_i[3]
simulate.fabScalar.rename.recoverMap2_i[2]
simulate.fabScalar.rename.recoverMap2_i[1]
simulate.fabScalar.rename.recoverMap2_i[0]
simulate.fabScalar.rename.recoverMap3_i[6]
simulate.fabScalar.rename.recoverMap3_i[5]
simulate.fabScalar.rename.recoverMap3_i[4]
simulate.fabScalar.rename.recoverMap3_i[3]
simulate.fabScalar.rename.recoverMap3_i[2]
simulate.fabScalar.rename.recoverMap3_i[1]
simulate.fabScalar.rename.recoverMap3_i[0]
simulate.fabScalar.rename.noFreeSMT_o
simulate.fabScalar.rename.freeListEmpty_o
simulate.fabScalar.rename.renameReady_o
simulate.fabScalar.rename.src0logical1[6:0]
simulate.fabScalar.rename.src0logical2[6:0]
simulate.fabScalar.rename.inst0Dest[6:0]
simulate.fabScalar.rename.inst0branch
simulate.fabScalar.rename.src1logical1[6:0]
simulate.fabScalar.rename.src1logical2[6:0]
simulate.fabScalar.rename.inst1Dest[6:0]
simulate.fabScalar.rename.inst1branch
simulate.fabScalar.rename.src2logical1[6:0]
simulate.fabScalar.rename.src2logical2[6:0]
simulate.fabScalar.rename.inst2Dest[6:0]
simulate.fabScalar.rename.inst2branch
simulate.fabScalar.rename.src3logical1[6:0]
simulate.fabScalar.rename.src3logical2[6:0]
simulate.fabScalar.rename.inst3Dest[6:0]
simulate.fabScalar.rename.inst3branch
simulate.fabScalar.rename.reqFreeReg0
simulate.fabScalar.rename.reqFreeReg1
simulate.fabScalar.rename.reqFreeReg2
simulate.fabScalar.rename.reqFreeReg3
simulate.fabScalar.rename.noFreeSMT
simulate.fabScalar.rename.freeListEmpty
simulate.fabScalar.rename.src0rmt1[7:0]
simulate.fabScalar.rename.src0rmt2[7:0]
simulate.fabScalar.rename.dest0PhyMap[7:0]
simulate.fabScalar.rename.old0PhyMap[7:0]
simulate.fabScalar.rename.src1rmt1[7:0]
simulate.fabScalar.rename.src1rmt2[7:0]
simulate.fabScalar.rename.dest1PhyMap[7:0]
simulate.fabScalar.rename.old1PhyMap[7:0]
simulate.fabScalar.rename.src2rmt1[7:0]
simulate.fabScalar.rename.src2rmt2[7:0]
simulate.fabScalar.rename.dest2PhyMap[7:0]
simulate.fabScalar.rename.old2PhyMap[7:0]
simulate.fabScalar.rename.src3rmt1[7:0]
simulate.fabScalar.rename.src3rmt2[7:0]
simulate.fabScalar.rename.dest3PhyMap[7:0]
simulate.fabScalar.rename.old3PhyMap[7:0]
simulate.fabScalar.rename.id0SMT[1:0]
simulate.fabScalar.rename.id1SMT[1:0]
simulate.fabScalar.rename.id2SMT[1:0]
simulate.fabScalar.rename.id3SMT[1:0]
simulate.fabScalar.rename.branch0Mask[3:0]
simulate.fabScalar.rename.branch1Mask[3:0]
simulate.fabScalar.rename.branch2Mask[3:0]
simulate.fabScalar.rename.branch3Mask[3:0]
simulate.fabScalar.rename.freeReg0[7:0]
simulate.fabScalar.rename.freeReg1[7:0]
simulate.fabScalar.rename.freeReg2[7:0]
simulate.fabScalar.rename.freeReg3[7:0]
simulate.fabScalar.rename.freeListHead[5:0]
simulate.fabScalar.rename.freeListHeadCp[5:0]
simulate.fabScalar.rename.renamedPkt0[144:0]
simulate.fabScalar.rename.renamedPkt1[144:0]
simulate.fabScalar.rename.renamedPkt2[144:0]
simulate.fabScalar.rename.renamedPkt3[144:0]
simulate.fabScalar.rename.checkPointedRMT
simulate.fabScalar.rename.specfreelist.clk
simulate.fabScalar.rename.specfreelist.stall_i
simulate.fabScalar.rename.specfreelist.reset
simulate.fabScalar.rename.specfreelist.recoverFlag_i
simulate.fabScalar.rename.specfreelist.flagRecoverEX_i
simulate.fabScalar.rename.specfreelist.ctrlVerified_i
simulate.fabScalar.rename.specfreelist.freeListHeadCp_i[5:0]
simulate.fabScalar.rename.specfreelist.reqFreeReg0_i
simulate.fabScalar.rename.specfreelist.reqFreeReg1_i
simulate.fabScalar.rename.specfreelist.reqFreeReg2_i
simulate.fabScalar.rename.specfreelist.reqFreeReg3_i
simulate.fabScalar.rename.specfreelist.commitValid0_i
simulate.fabScalar.rename.specfreelist.commitReg0_i[6:0]
simulate.fabScalar.rename.specfreelist.commitValid1_i
simulate.fabScalar.rename.specfreelist.commitReg1_i[6:0]
simulate.fabScalar.rename.specfreelist.commitValid2_i
simulate.fabScalar.rename.specfreelist.commitReg2_i[6:0]
simulate.fabScalar.rename.specfreelist.commitValid3_i
simulate.fabScalar.rename.specfreelist.commitReg3_i[6:0]
simulate.fabScalar.rename.specfreelist.freeListHead_o[5:0]
simulate.fabScalar.rename.specfreelist.freeReg0_o[7:0]
simulate.fabScalar.rename.specfreelist.freeReg1_o[7:0]
simulate.fabScalar.rename.specfreelist.freeReg2_o[7:0]
simulate.fabScalar.rename.specfreelist.freeReg3_o[7:0]
simulate.fabScalar.rename.specfreelist.freeListEmpty_o
simulate.fabScalar.rename.specfreelist.freeListHead[5:0]
simulate.fabScalar.rename.specfreelist.freeListTail[5:0]
simulate.fabScalar.rename.specfreelist.freeListCnt[6:0]
simulate.fabScalar.rename.specfreelist.freeListEmpty
simulate.fabScalar.rename.specfreelist.reqFreeReg0
simulate.fabScalar.rename.specfreelist.reqFreeReg1
simulate.fabScalar.rename.specfreelist.reqFreeReg2
simulate.fabScalar.rename.specfreelist.reqFreeReg3
simulate.fabScalar.rename.specfreelist.popNumber[3:0]
simulate.fabScalar.rename.specfreelist.pushNumber[3:0]
simulate.fabScalar.rename.specfreelist.freelistcnt[6:0]
simulate.fabScalar.rename.specfreelist.freelistcntCp[6:0]
simulate.fabScalar.rename.specfreelist.freeListHead_t[5:0]
simulate.fabScalar.rename.specfreelist.freeListTail_t[5:0]
simulate.fabScalar.rename.specfreelist.readAddr0[5:0]
simulate.fabScalar.rename.specfreelist.readAddr1[5:0]
simulate.fabScalar.rename.specfreelist.readAddr2[5:0]
simulate.fabScalar.rename.specfreelist.readAddr3[5:0]
simulate.fabScalar.rename.specfreelist.freeReg0[7]
simulate.fabScalar.rename.specfreelist.freeReg0[6]
simulate.fabScalar.rename.specfreelist.freeReg0[5]
simulate.fabScalar.rename.specfreelist.freeReg0[4]
simulate.fabScalar.rename.specfreelist.freeReg0[3]
simulate.fabScalar.rename.specfreelist.freeReg0[2]
simulate.fabScalar.rename.specfreelist.freeReg0[1]
simulate.fabScalar.rename.specfreelist.freeReg0[0]
simulate.fabScalar.rename.specfreelist.freeReg1[7]
simulate.fabScalar.rename.specfreelist.freeReg1[6]
simulate.fabScalar.rename.specfreelist.freeReg1[5]
simulate.fabScalar.rename.specfreelist.freeReg1[4]
simulate.fabScalar.rename.specfreelist.freeReg1[3]
simulate.fabScalar.rename.specfreelist.freeReg1[2]
simulate.fabScalar.rename.specfreelist.freeReg1[1]
simulate.fabScalar.rename.specfreelist.freeReg1[0]
simulate.fabScalar.rename.specfreelist.freeReg2[7]
simulate.fabScalar.rename.specfreelist.freeReg2[6]
simulate.fabScalar.rename.specfreelist.freeReg2[5]
simulate.fabScalar.rename.specfreelist.freeReg2[4]
simulate.fabScalar.rename.specfreelist.freeReg2[3]
simulate.fabScalar.rename.specfreelist.freeReg2[2]
simulate.fabScalar.rename.specfreelist.freeReg2[1]
simulate.fabScalar.rename.specfreelist.freeReg2[0]
simulate.fabScalar.rename.specfreelist.freeReg3[7]
simulate.fabScalar.rename.specfreelist.freeReg3[6]
simulate.fabScalar.rename.specfreelist.freeReg3[5]
simulate.fabScalar.rename.specfreelist.freeReg3[4]
simulate.fabScalar.rename.specfreelist.freeReg3[3]
simulate.fabScalar.rename.specfreelist.freeReg3[2]
simulate.fabScalar.rename.specfreelist.freeReg3[1]
simulate.fabScalar.rename.specfreelist.freeReg3[0]
simulate.fabScalar.rename.specfreelist.writeAddr0[5:0]
simulate.fabScalar.rename.specfreelist.writeAddr1[5:0]
simulate.fabScalar.rename.specfreelist.writeAddr2[5:0]
simulate.fabScalar.rename.specfreelist.writeAddr3[5:0]
simulate.fabScalar.rename.specfreelist.writeEn0
simulate.fabScalar.rename.specfreelist.addr0wr[5:0]
simulate.fabScalar.rename.specfreelist.data0wr[7:0]
simulate.fabScalar.rename.specfreelist.writeEn1
simulate.fabScalar.rename.specfreelist.addr1wr[5:0]
simulate.fabScalar.rename.specfreelist.data1wr[7:0]
simulate.fabScalar.rename.specfreelist.writeEn2
simulate.fabScalar.rename.specfreelist.addr2wr[5:0]
simulate.fabScalar.rename.specfreelist.data2wr[7:0]
simulate.fabScalar.rename.specfreelist.writeEn3
simulate.fabScalar.rename.specfreelist.addr3wr[5:0]
simulate.fabScalar.rename.specfreelist.data3wr[7:0]
simulate.fabScalar.rename.specfreelist.i
simulate.fabScalar.rename.specfreelist.FREE_LIST.SRAM_DEPTH
simulate.fabScalar.rename.specfreelist.FREE_LIST.SRAM_INDEX
simulate.fabScalar.rename.specfreelist.FREE_LIST.SRAM_WIDTH
simulate.fabScalar.rename.specfreelist.FREE_LIST.clk
simulate.fabScalar.rename.specfreelist.FREE_LIST.reset
simulate.fabScalar.rename.specfreelist.FREE_LIST.addr0_i[5:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.addr1_i[5:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.addr2_i[5:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.addr3_i[5:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.addr0wr_i[5:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.addr1wr_i[5:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.addr2wr_i[5:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.addr3wr_i[5:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.we0_i
simulate.fabScalar.rename.specfreelist.FREE_LIST.we1_i
simulate.fabScalar.rename.specfreelist.FREE_LIST.we2_i
simulate.fabScalar.rename.specfreelist.FREE_LIST.we3_i
simulate.fabScalar.rename.specfreelist.FREE_LIST.data0wr_i[6:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data1wr_i[6:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data2wr_i[6:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data3wr_i[6:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[6]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[5]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[4]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[3]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[2]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[1]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[6]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[5]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[4]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[3]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[2]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[1]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[6]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[5]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[4]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[3]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[2]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[1]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[6]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[5]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[4]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[3]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[2]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[1]
simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[0]
simulate.fabScalar.rename.specfreelist.FREE_LIST.i
simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.readaddr1_f[6:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.readaddr2_f[6:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.readaddr3_f[6:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.writeaddr1_f[6:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.writeaddr2_f[6:0]
simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.writeaddr3_f[6:0]
simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.isWrap_fl
simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.diff1_fl[6:0]
simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.diff2_fl[6:0]
simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.freelisthead[6:0]
simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.freelisttail[6:0]
simulate.fabScalar.rename.RMT.clk
simulate.fabScalar.rename.RMT.reset
simulate.fabScalar.rename.RMT.stall_i
simulate.fabScalar.rename.RMT.src0logical1_i[6:0]
simulate.fabScalar.rename.RMT.src0logical2_i[6:0]
simulate.fabScalar.rename.RMT.inst0Dest_i[6:0]
simulate.fabScalar.rename.RMT.src1logical1_i[6:0]
simulate.fabScalar.rename.RMT.src1logical2_i[6:0]
simulate.fabScalar.rename.RMT.inst1Dest_i[6:0]
simulate.fabScalar.rename.RMT.src2logical1_i[6:0]
simulate.fabScalar.rename.RMT.src2logical2_i[6:0]
simulate.fabScalar.rename.RMT.inst2Dest_i[6:0]
simulate.fabScalar.rename.RMT.src3logical1_i[6:0]
simulate.fabScalar.rename.RMT.src3logical2_i[6:0]
simulate.fabScalar.rename.RMT.inst3Dest_i[6:0]
simulate.fabScalar.rename.RMT.flagRecoverEX_i
simulate.fabScalar.rename.RMT.dest0Physical_i[7:0]
simulate.fabScalar.rename.RMT.dest1Physical_i[7:0]
simulate.fabScalar.rename.RMT.dest2Physical_i[7:0]
simulate.fabScalar.rename.RMT.dest3Physical_i[7:0]
simulate.fabScalar.rename.RMT.recoverFlag_i
simulate.fabScalar.rename.RMT.recoverDest0_i[5]
simulate.fabScalar.rename.RMT.recoverDest0_i[4]
simulate.fabScalar.rename.RMT.recoverDest0_i[3]
simulate.fabScalar.rename.RMT.recoverDest0_i[2]
simulate.fabScalar.rename.RMT.recoverDest0_i[1]
simulate.fabScalar.rename.RMT.recoverDest0_i[0]
simulate.fabScalar.rename.RMT.recoverDest1_i[5]
simulate.fabScalar.rename.RMT.recoverDest1_i[4]
simulate.fabScalar.rename.RMT.recoverDest1_i[3]
simulate.fabScalar.rename.RMT.recoverDest1_i[2]
simulate.fabScalar.rename.RMT.recoverDest1_i[1]
simulate.fabScalar.rename.RMT.recoverDest1_i[0]
simulate.fabScalar.rename.RMT.recoverDest2_i[5]
simulate.fabScalar.rename.RMT.recoverDest2_i[4]
simulate.fabScalar.rename.RMT.recoverDest2_i[3]
simulate.fabScalar.rename.RMT.recoverDest2_i[2]
simulate.fabScalar.rename.RMT.recoverDest2_i[1]
simulate.fabScalar.rename.RMT.recoverDest2_i[0]
simulate.fabScalar.rename.RMT.recoverDest3_i[5]
simulate.fabScalar.rename.RMT.recoverDest3_i[4]
simulate.fabScalar.rename.RMT.recoverDest3_i[3]
simulate.fabScalar.rename.RMT.recoverDest3_i[2]
simulate.fabScalar.rename.RMT.recoverDest3_i[1]
simulate.fabScalar.rename.RMT.recoverDest3_i[0]
simulate.fabScalar.rename.RMT.recoverMap0_i[6]
simulate.fabScalar.rename.RMT.recoverMap0_i[5]
simulate.fabScalar.rename.RMT.recoverMap0_i[4]
simulate.fabScalar.rename.RMT.recoverMap0_i[3]
simulate.fabScalar.rename.RMT.recoverMap0_i[2]
simulate.fabScalar.rename.RMT.recoverMap0_i[1]
simulate.fabScalar.rename.RMT.recoverMap0_i[0]
simulate.fabScalar.rename.RMT.recoverMap1_i[6]
simulate.fabScalar.rename.RMT.recoverMap1_i[5]
simulate.fabScalar.rename.RMT.recoverMap1_i[4]
simulate.fabScalar.rename.RMT.recoverMap1_i[3]
simulate.fabScalar.rename.RMT.recoverMap1_i[2]
simulate.fabScalar.rename.RMT.recoverMap1_i[1]
simulate.fabScalar.rename.RMT.recoverMap1_i[0]
simulate.fabScalar.rename.RMT.recoverMap2_i[6]
simulate.fabScalar.rename.RMT.recoverMap2_i[5]
simulate.fabScalar.rename.RMT.recoverMap2_i[4]
simulate.fabScalar.rename.RMT.recoverMap2_i[3]
simulate.fabScalar.rename.RMT.recoverMap2_i[2]
simulate.fabScalar.rename.RMT.recoverMap2_i[1]
simulate.fabScalar.rename.RMT.recoverMap2_i[0]
simulate.fabScalar.rename.RMT.recoverMap3_i[6]
simulate.fabScalar.rename.RMT.recoverMap3_i[5]
simulate.fabScalar.rename.RMT.recoverMap3_i[4]
simulate.fabScalar.rename.RMT.recoverMap3_i[3]
simulate.fabScalar.rename.RMT.recoverMap3_i[2]
simulate.fabScalar.rename.RMT.recoverMap3_i[1]
simulate.fabScalar.rename.RMT.recoverMap3_i[0]
simulate.fabScalar.rename.RMT.src0rmt1_o[7:0]
simulate.fabScalar.rename.RMT.src0rmt2_o[7:0]
simulate.fabScalar.rename.RMT.dest0PhyMap_o[7:0]
simulate.fabScalar.rename.RMT.old0PhyMap_o[7:0]
simulate.fabScalar.rename.RMT.src1rmt1_o[7:0]
simulate.fabScalar.rename.RMT.src1rmt2_o[7:0]
simulate.fabScalar.rename.RMT.dest1PhyMap_o[7:0]
simulate.fabScalar.rename.RMT.old1PhyMap_o[7:0]
simulate.fabScalar.rename.RMT.src2rmt1_o[7:0]
simulate.fabScalar.rename.RMT.src2rmt2_o[7:0]
simulate.fabScalar.rename.RMT.dest2PhyMap_o[7:0]
simulate.fabScalar.rename.RMT.old2PhyMap_o[7:0]
simulate.fabScalar.rename.RMT.src3rmt1_o[7:0]
simulate.fabScalar.rename.RMT.src3rmt2_o[7:0]
simulate.fabScalar.rename.RMT.dest3PhyMap_o[7:0]
simulate.fabScalar.rename.RMT.old3PhyMap_o[7:0]
simulate.fabScalar.rename.RMT.RMT[33][6:0]
simulate.fabScalar.rename.RMT.RMT[32][6:0]
simulate.fabScalar.rename.RMT.RMT[31][6:0]
simulate.fabScalar.rename.RMT.RMT[30][6:0]
simulate.fabScalar.rename.RMT.RMT[29][6:0]
simulate.fabScalar.rename.RMT.RMT[28][6:0]
simulate.fabScalar.rename.RMT.RMT[27][6:0]
simulate.fabScalar.rename.RMT.RMT[26][6:0]
simulate.fabScalar.rename.RMT.RMT[25][6:0]
simulate.fabScalar.rename.RMT.RMT[24][6:0]
simulate.fabScalar.rename.RMT.RMT[23][6:0]
simulate.fabScalar.rename.RMT.RMT[22][6:0]
simulate.fabScalar.rename.RMT.RMT[21][6:0]
simulate.fabScalar.rename.RMT.RMT[20][6:0]
simulate.fabScalar.rename.RMT.RMT[19][6:0]
simulate.fabScalar.rename.RMT.RMT[18][6:0]
simulate.fabScalar.rename.RMT.RMT[17][6:0]
simulate.fabScalar.rename.RMT.RMT[16][6:0]
simulate.fabScalar.rename.RMT.RMT[15][6:0]
simulate.fabScalar.rename.RMT.RMT[14][6:0]
simulate.fabScalar.rename.RMT.RMT[13][6:0]
simulate.fabScalar.rename.RMT.RMT[12][6:0]
simulate.fabScalar.rename.RMT.RMT[11][6:0]
simulate.fabScalar.rename.RMT.RMT[10][6:0]
simulate.fabScalar.rename.RMT.RMT[9][6:0]
simulate.fabScalar.rename.RMT.RMT[8][6:0]
simulate.fabScalar.rename.RMT.RMT[7][6:0]
simulate.fabScalar.rename.RMT.RMT[6][6:0]
simulate.fabScalar.rename.RMT.RMT[5][6:0]
simulate.fabScalar.rename.RMT.RMT[4][6:0]
simulate.fabScalar.rename.RMT.RMT[3][6:0]
simulate.fabScalar.rename.RMT.RMT[2][6:0]
simulate.fabScalar.rename.RMT.RMT[1][6:0]
simulate.fabScalar.rename.RMT.RMT[0][6:0]
simulate.fabScalar.rename.RMT.dest0Physical[7:0]
simulate.fabScalar.rename.RMT.dest1Physical[7:0]
simulate.fabScalar.rename.RMT.dest2Physical[7:0]
simulate.fabScalar.rename.RMT.dest3Physical[7:0]
simulate.fabScalar.rename.RMT.dontWrite0RMT
simulate.fabScalar.rename.RMT.dontWrite1RMT
simulate.fabScalar.rename.RMT.dontWrite2RMT
simulate.fabScalar.rename.RMT.writeEn0
simulate.fabScalar.rename.RMT.writeEn1
simulate.fabScalar.rename.RMT.writeEn2
simulate.fabScalar.rename.RMT.writeEn3
simulate.fabScalar.rename.RMT.src0physical1_r[6:0]
simulate.fabScalar.rename.RMT.src0physical2_r[6:0]
simulate.fabScalar.rename.RMT.src1physical1_r[6:0]
simulate.fabScalar.rename.RMT.src1physical2_r[6:0]
simulate.fabScalar.rename.RMT.src2physical1_r[6:0]
simulate.fabScalar.rename.RMT.src2physical2_r[6:0]
simulate.fabScalar.rename.RMT.src3physical1_r[6:0]
simulate.fabScalar.rename.RMT.src3physical2_r[6:0]
simulate.fabScalar.rename.RMT.src0physical1[7:0]
simulate.fabScalar.rename.RMT.src0physical2[7:0]
simulate.fabScalar.rename.RMT.src1physical1[7:0]
simulate.fabScalar.rename.RMT.src1physical2[7:0]
simulate.fabScalar.rename.RMT.src1physical1F[7:0]
simulate.fabScalar.rename.RMT.src1physical2F[7:0]
simulate.fabScalar.rename.RMT.src2physical1[7:0]
simulate.fabScalar.rename.RMT.src2physical2[7:0]
simulate.fabScalar.rename.RMT.src2physical1F0[7:0]
simulate.fabScalar.rename.RMT.src2physical1F1[7:0]
simulate.fabScalar.rename.RMT.src2physical2F0[7:0]
simulate.fabScalar.rename.RMT.src2physical2F1[7:0]
simulate.fabScalar.rename.RMT.src3physical1[7:0]
simulate.fabScalar.rename.RMT.src3physical2[7:0]
simulate.fabScalar.rename.RMT.src3physical1F0[7:0]
simulate.fabScalar.rename.RMT.src3physical1F1[7:0]
simulate.fabScalar.rename.RMT.src3physical1F2[7:0]
simulate.fabScalar.rename.RMT.src3physical2F0[7:0]
simulate.fabScalar.rename.RMT.src3physical2F1[7:0]
simulate.fabScalar.rename.RMT.src3physical2F2[7:0]
simulate.fabScalar.rename.RMT.RenameMap.SRAM_DEPTH
simulate.fabScalar.rename.RMT.RenameMap.SRAM_INDEX
simulate.fabScalar.rename.RMT.RenameMap.SRAM_WIDTH
simulate.fabScalar.rename.RMT.RenameMap.clk
simulate.fabScalar.rename.RMT.RenameMap.reset
simulate.fabScalar.rename.RMT.RenameMap.addr0_i[5:0]
simulate.fabScalar.rename.RMT.RenameMap.addr1_i[5:0]
simulate.fabScalar.rename.RMT.RenameMap.addr2_i[5:0]
simulate.fabScalar.rename.RMT.RenameMap.addr3_i[5:0]
simulate.fabScalar.rename.RMT.RenameMap.addr4_i[5:0]
simulate.fabScalar.rename.RMT.RenameMap.addr5_i[5:0]
simulate.fabScalar.rename.RMT.RenameMap.addr6_i[5:0]
simulate.fabScalar.rename.RMT.RenameMap.addr7_i[5:0]
simulate.fabScalar.rename.RMT.RenameMap.addr0wr_i[5:0]
simulate.fabScalar.rename.RMT.RenameMap.addr1wr_i[5:0]
simulate.fabScalar.rename.RMT.RenameMap.addr2wr_i[5:0]
simulate.fabScalar.rename.RMT.RenameMap.addr3wr_i[5:0]
simulate.fabScalar.rename.RMT.RenameMap.we0_i
simulate.fabScalar.rename.RMT.RenameMap.we1_i
simulate.fabScalar.rename.RMT.RenameMap.we2_i
simulate.fabScalar.rename.RMT.RenameMap.we3_i
simulate.fabScalar.rename.RMT.RenameMap.data0wr_i[6:0]
simulate.fabScalar.rename.RMT.RenameMap.data1wr_i[6:0]
simulate.fabScalar.rename.RMT.RenameMap.data2wr_i[6:0]
simulate.fabScalar.rename.RMT.RenameMap.data3wr_i[6:0]
simulate.fabScalar.rename.RMT.RenameMap.data0_o[6:0]
simulate.fabScalar.rename.RMT.RenameMap.data1_o[6:0]
simulate.fabScalar.rename.RMT.RenameMap.data2_o[6:0]
simulate.fabScalar.rename.RMT.RenameMap.data3_o[6:0]
simulate.fabScalar.rename.RMT.RenameMap.data4_o[6:0]
simulate.fabScalar.rename.RMT.RenameMap.data5_o[6:0]
simulate.fabScalar.rename.RMT.RenameMap.data6_o[6:0]
simulate.fabScalar.rename.RMT.RenameMap.data7_o[6:0]
simulate.fabScalar.rename.RMT.RenameMap.i
simulate.fabScalar.rename.RMT.RMT_UPDATE.i
simulate.fabScalar.rename.PACKET_FORMATION.inst0fu[1:0]
simulate.fabScalar.rename.PACKET_FORMATION.inst0ldstSize[1:0]
simulate.fabScalar.rename.PACKET_FORMATION.inst0immediate[16:0]
simulate.fabScalar.rename.PACKET_FORMATION.inst0load
simulate.fabScalar.rename.PACKET_FORMATION.inst0store
simulate.fabScalar.rename.PACKET_FORMATION.inst0branch
simulate.fabScalar.rename.PACKET_FORMATION.inst1fu[1:0]
simulate.fabScalar.rename.PACKET_FORMATION.inst1ldstSize[1:0]
simulate.fabScalar.rename.PACKET_FORMATION.inst1immediate[16:0]
simulate.fabScalar.rename.PACKET_FORMATION.inst1load
simulate.fabScalar.rename.PACKET_FORMATION.inst1store
simulate.fabScalar.rename.PACKET_FORMATION.inst1branch
simulate.fabScalar.rename.PACKET_FORMATION.inst2fu[1:0]
simulate.fabScalar.rename.PACKET_FORMATION.inst2ldstSize[1:0]
simulate.fabScalar.rename.PACKET_FORMATION.inst2immediate[16:0]
simulate.fabScalar.rename.PACKET_FORMATION.inst2load
simulate.fabScalar.rename.PACKET_FORMATION.inst2store
simulate.fabScalar.rename.PACKET_FORMATION.inst2branch
simulate.fabScalar.rename.PACKET_FORMATION.inst3fu[1:0]
simulate.fabScalar.rename.PACKET_FORMATION.inst3ldstSize[1:0]
simulate.fabScalar.rename.PACKET_FORMATION.inst3immediate[16:0]
simulate.fabScalar.rename.PACKET_FORMATION.inst3load
simulate.fabScalar.rename.PACKET_FORMATION.inst3store
simulate.fabScalar.rename.PACKET_FORMATION.inst3branch
simulate.fabScalar.renDis.renameReady_i
simulate.fabScalar.renDis.renameReady_o
simulate.fabScalar.dispatch.clk
simulate.fabScalar.dispatch.reset
simulate.fabScalar.dispatch.stall_i
simulate.fabScalar.dispatch.renameReady_i
simulate.fabScalar.dispatch.flagRecoverEX_i
simulate.fabScalar.dispatch.ctrlVerified_i
simulate.fabScalar.dispatch.ctrlVerifiedSMTid_i[1:0]
simulate.fabScalar.dispatch.loadQueueCnt_i[5:0]
simulate.fabScalar.dispatch.storeQueueCnt_i[5:0]
simulate.fabScalar.dispatch.issueQueueCnt_i[5:0]
simulate.fabScalar.dispatch.activeListCnt_i[7:0]
simulate.fabScalar.dispatch.updatedBranchMask0_o[3:0]
simulate.fabScalar.dispatch.updatedBranchMask1_o[3:0]
simulate.fabScalar.dispatch.updatedBranchMask2_o[3:0]
simulate.fabScalar.dispatch.updatedBranchMask3_o[3:0]
simulate.fabScalar.dispatch.backEndReady_o
simulate.fabScalar.dispatch.stallfrontEnd_o
simulate.fabScalar.dispatch.inst0Load
simulate.fabScalar.dispatch.inst0Store
simulate.fabScalar.dispatch.inst1Load
simulate.fabScalar.dispatch.inst1Store
simulate.fabScalar.dispatch.inst2Load
simulate.fabScalar.dispatch.inst2Store
simulate.fabScalar.dispatch.inst3Load
simulate.fabScalar.dispatch.inst3Store
simulate.fabScalar.dispatch.loadCnt[2:0]
simulate.fabScalar.dispatch.storeCnt[2:0]
simulate.fabScalar.dispatch.stall0
simulate.fabScalar.dispatch.stall1
simulate.fabScalar.dispatch.stall2
simulate.fabScalar.dispatch.stall3
simulate.fabScalar.dispatch.stall4
simulate.fabScalar.dispatch.branch0mask[3:0]
simulate.fabScalar.dispatch.branch1mask[3:0]
simulate.fabScalar.dispatch.branch2mask[3:0]
simulate.fabScalar.dispatch.branch3mask[3:0]
simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.i
simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.branch0mask_t[3:0]
simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.branch1mask_t[3:0]
simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.branch2mask_t[3:0]
simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.branch3mask_t[3:0]
simulate.fabScalar.issueq.clk
simulate.fabScalar.issueq.reset
simulate.fabScalar.issueq.backEndReady_i
simulate.fabScalar.issueq.inst0ALid_i[6:0]
simulate.fabScalar.issueq.inst1ALid_i[6:0]
simulate.fabScalar.issueq.inst2ALid_i[6:0]
simulate.fabScalar.issueq.inst3ALid_i[6:0]
simulate.fabScalar.issueq.lsqId0_i[4:0]
simulate.fabScalar.issueq.lsqId1_i[4:0]
simulate.fabScalar.issueq.lsqId2_i[4:0]
simulate.fabScalar.issueq.lsqId3_i[4:0]
simulate.fabScalar.issueq.phyRegRdy_i[95:0]
simulate.fabScalar.issueq.rsr3Tag_i[7]
simulate.fabScalar.issueq.rsr3Tag_i[6]
simulate.fabScalar.issueq.rsr3Tag_i[5]
simulate.fabScalar.issueq.rsr3Tag_i[4]
simulate.fabScalar.issueq.rsr3Tag_i[3]
simulate.fabScalar.issueq.rsr3Tag_i[2]
simulate.fabScalar.issueq.rsr3Tag_i[1]
simulate.fabScalar.issueq.rsr3Tag_i[0]
simulate.fabScalar.issueq.ctrlVerified_i
simulate.fabScalar.issueq.ctrlMispredict_i
simulate.fabScalar.issueq.ctrlSMTid_i[1:0]
simulate.fabScalar.issueq.cntInstIssueQ_o[5:0]
simulate.fabScalar.issueq.rsr0Tag_o[6:0]
simulate.fabScalar.issueq.rsr0TagValid_o
simulate.fabScalar.issueq.rsr1Tag_o[6:0]
simulate.fabScalar.issueq.rsr1TagValid_o
simulate.fabScalar.issueq.rsr2Tag_o[6:0]
simulate.fabScalar.issueq.rsr2TagValid_o
simulate.fabScalar.issueq.grantedValid0_o
simulate.fabScalar.issueq.grantedValid1_o
simulate.fabScalar.issueq.grantedValid2_o
simulate.fabScalar.issueq.grantedValid3_o
simulate.fabScalar.issueq.SRC0_REG_VALID[31:0]
simulate.fabScalar.issueq.SRC1_REG_VALID[31:0]
simulate.fabScalar.issueq.ISSUEQ_FU[31][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[30][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[29][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[28][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[27][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[26][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[25][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[24][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[23][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[22][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[21][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[20][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[19][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[18][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[17][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[16][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[15][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[14][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[13][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[12][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[11][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[10][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[9][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[8][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[7][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[6][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[5][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[4][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[3][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[2][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[1][1:0]
simulate.fabScalar.issueq.ISSUEQ_FU[0][1:0]
simulate.fabScalar.issueq.BRANCH_MASK[31][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[30][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[29][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[28][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[27][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[26][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[25][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[24][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[23][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[22][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[21][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[20][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[19][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[18][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[17][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[16][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[15][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[14][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[13][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[12][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[11][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[10][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[9][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[8][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[7][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[6][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[5][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[4][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[3][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[2][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[1][3:0]
simulate.fabScalar.issueq.BRANCH_MASK[0][3:0]
simulate.fabScalar.issueq.ISSUEQ_SCHEDULED[31:0]
simulate.fabScalar.issueq.ISSUEQ_VALID[31:0]
simulate.fabScalar.issueq.freedValid0
simulate.fabScalar.issueq.freedValid1
simulate.fabScalar.issueq.freedValid2
simulate.fabScalar.issueq.freedValid3
simulate.fabScalar.issueq.freedEntry0[4:0]
simulate.fabScalar.issueq.freedEntry1[4:0]
simulate.fabScalar.issueq.freedEntry2[4:0]
simulate.fabScalar.issueq.freedEntry3[4:0]
simulate.fabScalar.issueq.freeEntry0[4:0]
simulate.fabScalar.issueq.freeEntry1[4:0]
simulate.fabScalar.issueq.freeEntry2[4:0]
simulate.fabScalar.issueq.freeEntry3[4:0]
simulate.fabScalar.issueq.issueqValid_normal[31:0]
simulate.fabScalar.issueq.issueqValid_mispre[31:0]
simulate.fabScalar.issueq.freedValid_mispre[31:0]
simulate.fabScalar.issueq.issueqSchedule_normal[31:0]
simulate.fabScalar.issueq.inst0Source1[7:0]
simulate.fabScalar.issueq.inst0Source2[7:0]
simulate.fabScalar.issueq.inst1Source1[7:0]
simulate.fabScalar.issueq.inst1Source2[7:0]
simulate.fabScalar.issueq.inst2Source1[7:0]
simulate.fabScalar.issueq.inst2Source2[7:0]
simulate.fabScalar.issueq.inst3Source1[7:0]
simulate.fabScalar.issueq.inst3Source2[7:0]
simulate.fabScalar.issueq.branch0mask[3:0]
simulate.fabScalar.issueq.branch1mask[3:0]
simulate.fabScalar.issueq.branch2mask[3:0]
simulate.fabScalar.issueq.branch3mask[3:0]
simulate.fabScalar.issueq.update_mask[3:0]
simulate.fabScalar.issueq.newInsReady01
simulate.fabScalar.issueq.newInsReady02
simulate.fabScalar.issueq.newInsReady11
simulate.fabScalar.issueq.newInsReady12
simulate.fabScalar.issueq.newInsReady21
simulate.fabScalar.issueq.newInsReady22
simulate.fabScalar.issueq.newInsReady31
simulate.fabScalar.issueq.newInsReady32
simulate.fabScalar.issueq.src0RegValid_t0[31:0]
simulate.fabScalar.issueq.src1RegValid_t0[31:0]
simulate.fabScalar.issueq.src0RegValid_t1[31:0]
simulate.fabScalar.issueq.src1RegValid_t1[31:0]
simulate.fabScalar.issueq.grantedValid0
simulate.fabScalar.issueq.grantedValid1
simulate.fabScalar.issueq.grantedValid2
simulate.fabScalar.issueq.grantedValid3
simulate.fabScalar.issueq.grantedEntry0[4:0]
simulate.fabScalar.issueq.grantedEntry1[4:0]
simulate.fabScalar.issueq.grantedEntry2[4:0]
simulate.fabScalar.issueq.grantedEntry3[4:0]
simulate.fabScalar.issueq.grantedValid0_t
simulate.fabScalar.issueq.grantedValid1_t
simulate.fabScalar.issueq.grantedValid2_t
simulate.fabScalar.issueq.grantedValid3_t
simulate.fabScalar.issueq.grantedPC0[31:0]
simulate.fabScalar.issueq.grantedPC1[31:0]
simulate.fabScalar.issueq.grantedPC2[31:0]
simulate.fabScalar.issueq.grantedPC3[31:0]
simulate.fabScalar.issueq.freedValid02
simulate.fabScalar.issueq.freedValid12
simulate.fabScalar.issueq.freedValid22
simulate.fabScalar.issueq.freedEntry02[4:0]
simulate.fabScalar.issueq.freedEntry12[4:0]
simulate.fabScalar.issueq.freedEntry22[4:0]
simulate.fabScalar.issueq.rsr0Tag[6:0]
simulate.fabScalar.issueq.rsr0TagValid
simulate.fabScalar.issueq.rsr1Tag[6:0]
simulate.fabScalar.issueq.rsr1TagValid
simulate.fabScalar.issueq.rsr2Tag[6:0]
simulate.fabScalar.issueq.rsr2TagValid
simulate.fabScalar.issueq.granted0Dest[6:0]
simulate.fabScalar.issueq.granted1Dest[6:0]
simulate.fabScalar.issueq.granted2Dest[6:0]
simulate.fabScalar.issueq.granted0Entry[4:0]
simulate.fabScalar.issueq.granted1Entry[4:0]
simulate.fabScalar.issueq.granted2Entry[4:0]
simulate.fabScalar.issueq.rsr0Tag_t[7:0]
simulate.fabScalar.issueq.rsr1Tag_t[7:0]
simulate.fabScalar.issueq.rsr2Tag_t[7:0]
simulate.fabScalar.issueq.payloadRAMData0[129:0]
simulate.fabScalar.issueq.payloadRAMData1[129:0]
simulate.fabScalar.issueq.payloadRAMData2[129:0]
simulate.fabScalar.issueq.payloadRAMData3[129:0]
simulate.fabScalar.issueq.payloadRAMwe0
simulate.fabScalar.issueq.payloadRAMwe1
simulate.fabScalar.issueq.payloadRAMwe2
simulate.fabScalar.issueq.payloadRAMwe3
simulate.fabScalar.issueq.payloadRAMDataWr0[129:0]
simulate.fabScalar.issueq.payloadRAMDataWr1[129:0]
simulate.fabScalar.issueq.payloadRAMDataWr2[129:0]
simulate.fabScalar.issueq.payloadRAMDataWr3[129:0]
simulate.fabScalar.issueq.src0_matchLines0[31:0]
simulate.fabScalar.issueq.src0_matchLines1[31:0]
simulate.fabScalar.issueq.src0_matchLines2[31:0]
simulate.fabScalar.issueq.src0_matchLines3[31:0]
simulate.fabScalar.issueq.src1_matchLines0[31:0]
simulate.fabScalar.issueq.src1_matchLines1[31:0]
simulate.fabScalar.issueq.src1_matchLines2[31:0]
simulate.fabScalar.issueq.src1_matchLines3[31:0]
simulate.fabScalar.issueq.CAM0we0
simulate.fabScalar.issueq.CAM0we1
simulate.fabScalar.issueq.CAM0we2
simulate.fabScalar.issueq.CAM0we3
simulate.fabScalar.issueq.CAM1we0
simulate.fabScalar.issueq.CAM1we1
simulate.fabScalar.issueq.CAM1we2
simulate.fabScalar.issueq.CAM1we3
simulate.fabScalar.issueq.payloadRAM.SRAM_DEPTH
simulate.fabScalar.issueq.payloadRAM.SRAM_INDEX
simulate.fabScalar.issueq.payloadRAM.SRAM_WIDTH
simulate.fabScalar.issueq.payloadRAM.clk
simulate.fabScalar.issueq.payloadRAM.reset
simulate.fabScalar.issueq.payloadRAM.addr0_i[4:0]
simulate.fabScalar.issueq.payloadRAM.addr1_i[4:0]
simulate.fabScalar.issueq.payloadRAM.addr2_i[4:0]
simulate.fabScalar.issueq.payloadRAM.addr3_i[4:0]
simulate.fabScalar.issueq.payloadRAM.addr0wr_i[4:0]
simulate.fabScalar.issueq.payloadRAM.addr1wr_i[4:0]
simulate.fabScalar.issueq.payloadRAM.addr2wr_i[4:0]
simulate.fabScalar.issueq.payloadRAM.addr3wr_i[4:0]
simulate.fabScalar.issueq.payloadRAM.we0_i
simulate.fabScalar.issueq.payloadRAM.we1_i
simulate.fabScalar.issueq.payloadRAM.we2_i
simulate.fabScalar.issueq.payloadRAM.we3_i
simulate.fabScalar.issueq.payloadRAM.data0wr_i[129:0]
simulate.fabScalar.issueq.payloadRAM.data1wr_i[129:0]
simulate.fabScalar.issueq.payloadRAM.data2wr_i[129:0]
simulate.fabScalar.issueq.payloadRAM.data3wr_i[129:0]
simulate.fabScalar.issueq.payloadRAM.data0_o[129:0]
simulate.fabScalar.issueq.payloadRAM.data1_o[129:0]
simulate.fabScalar.issueq.payloadRAM.data2_o[129:0]
simulate.fabScalar.issueq.payloadRAM.data3_o[129:0]
simulate.fabScalar.issueq.payloadRAM.i
simulate.fabScalar.issueq.src1cam.CAM_DEPTH
simulate.fabScalar.issueq.src1cam.CAM_INDEX
simulate.fabScalar.issueq.src1cam.CAM_WIDTH
simulate.fabScalar.issueq.src1cam.clk
simulate.fabScalar.issueq.src1cam.reset
simulate.fabScalar.issueq.src1cam.tag0_i[6:0]
simulate.fabScalar.issueq.src1cam.tag1_i[6:0]
simulate.fabScalar.issueq.src1cam.tag2_i[6:0]
simulate.fabScalar.issueq.src1cam.tag3_i[6]
simulate.fabScalar.issueq.src1cam.tag3_i[5]
simulate.fabScalar.issueq.src1cam.tag3_i[4]
simulate.fabScalar.issueq.src1cam.tag3_i[3]
simulate.fabScalar.issueq.src1cam.tag3_i[2]
simulate.fabScalar.issueq.src1cam.tag3_i[1]
simulate.fabScalar.issueq.src1cam.tag3_i[0]
simulate.fabScalar.issueq.src1cam.addr0wr_i[4:0]
simulate.fabScalar.issueq.src1cam.addr1wr_i[4:0]
simulate.fabScalar.issueq.src1cam.addr2wr_i[4:0]
simulate.fabScalar.issueq.src1cam.addr3wr_i[4:0]
simulate.fabScalar.issueq.src1cam.we0_i
simulate.fabScalar.issueq.src1cam.we1_i
simulate.fabScalar.issueq.src1cam.we2_i
simulate.fabScalar.issueq.src1cam.we3_i
simulate.fabScalar.issueq.src1cam.tag0wr_i[6:0]
simulate.fabScalar.issueq.src1cam.tag1wr_i[6:0]
simulate.fabScalar.issueq.src1cam.tag2wr_i[6:0]
simulate.fabScalar.issueq.src1cam.tag3wr_i[6:0]
simulate.fabScalar.issueq.src1cam.match0_o[31:0]
simulate.fabScalar.issueq.src1cam.match1_o[31:0]
simulate.fabScalar.issueq.src1cam.match2_o[31:0]
simulate.fabScalar.issueq.src1cam.match3_o[31:0]
simulate.fabScalar.issueq.src1cam.cam[31][6:0]
simulate.fabScalar.issueq.src1cam.cam[30][6:0]
simulate.fabScalar.issueq.src1cam.cam[29][6:0]
simulate.fabScalar.issueq.src1cam.cam[28][6:0]
simulate.fabScalar.issueq.src1cam.cam[27][6:0]
simulate.fabScalar.issueq.src1cam.cam[26][6:0]
simulate.fabScalar.issueq.src1cam.cam[25][6:0]
simulate.fabScalar.issueq.src1cam.cam[24][6:0]
simulate.fabScalar.issueq.src1cam.cam[23][6:0]
simulate.fabScalar.issueq.src1cam.cam[22][6:0]
simulate.fabScalar.issueq.src1cam.cam[21][6:0]
simulate.fabScalar.issueq.src1cam.cam[20][6:0]
simulate.fabScalar.issueq.src1cam.cam[19][6:0]
simulate.fabScalar.issueq.src1cam.cam[18][6:0]
simulate.fabScalar.issueq.src1cam.cam[17][6:0]
simulate.fabScalar.issueq.src1cam.cam[16][6:0]
simulate.fabScalar.issueq.src1cam.cam[15][6:0]
simulate.fabScalar.issueq.src1cam.cam[14][6:0]
simulate.fabScalar.issueq.src1cam.cam[13][6:0]
simulate.fabScalar.issueq.src1cam.cam[12][6:0]
simulate.fabScalar.issueq.src1cam.cam[11][6:0]
simulate.fabScalar.issueq.src1cam.cam[10][6:0]
simulate.fabScalar.issueq.src1cam.cam[9][6:0]
simulate.fabScalar.issueq.src1cam.cam[8][6:0]
simulate.fabScalar.issueq.src1cam.cam[7][6:0]
simulate.fabScalar.issueq.src1cam.cam[6][6:0]
simulate.fabScalar.issueq.src1cam.cam[5][6:0]
simulate.fabScalar.issueq.src1cam.cam[4][6:0]
simulate.fabScalar.issueq.src1cam.cam[3][6:0]
simulate.fabScalar.issueq.src1cam.cam[2][6:0]
simulate.fabScalar.issueq.src1cam.cam[1][6:0]
simulate.fabScalar.issueq.src1cam.cam[0][6:0]
simulate.fabScalar.issueq.src1cam.i
simulate.fabScalar.issueq.src0cam.CAM_DEPTH
simulate.fabScalar.issueq.src0cam.CAM_INDEX
simulate.fabScalar.issueq.src0cam.CAM_WIDTH
simulate.fabScalar.issueq.src0cam.clk
simulate.fabScalar.issueq.src0cam.reset
simulate.fabScalar.issueq.src0cam.tag0_i[6:0]
simulate.fabScalar.issueq.src0cam.tag1_i[6:0]
simulate.fabScalar.issueq.src0cam.tag2_i[6:0]
simulate.fabScalar.issueq.src0cam.tag3_i[6]
simulate.fabScalar.issueq.src0cam.tag3_i[5]
simulate.fabScalar.issueq.src0cam.tag3_i[4]
simulate.fabScalar.issueq.src0cam.tag3_i[3]
simulate.fabScalar.issueq.src0cam.tag3_i[2]
simulate.fabScalar.issueq.src0cam.tag3_i[1]
simulate.fabScalar.issueq.src0cam.tag3_i[0]
simulate.fabScalar.issueq.src0cam.addr0wr_i[4:0]
simulate.fabScalar.issueq.src0cam.addr1wr_i[4:0]
simulate.fabScalar.issueq.src0cam.addr2wr_i[4:0]
simulate.fabScalar.issueq.src0cam.addr3wr_i[4:0]
simulate.fabScalar.issueq.src0cam.we0_i
simulate.fabScalar.issueq.src0cam.we1_i
simulate.fabScalar.issueq.src0cam.we2_i
simulate.fabScalar.issueq.src0cam.we3_i
simulate.fabScalar.issueq.src0cam.tag0wr_i[6:0]
simulate.fabScalar.issueq.src0cam.tag1wr_i[6:0]
simulate.fabScalar.issueq.src0cam.tag2wr_i[6:0]
simulate.fabScalar.issueq.src0cam.tag3wr_i[6:0]
simulate.fabScalar.issueq.src0cam.match0_o[31:0]
simulate.fabScalar.issueq.src0cam.match1_o[31:0]
simulate.fabScalar.issueq.src0cam.match2_o[31:0]
simulate.fabScalar.issueq.src0cam.match3_o[31:0]
simulate.fabScalar.issueq.src0cam.cam[31][6:0]
simulate.fabScalar.issueq.src0cam.cam[30][6:0]
simulate.fabScalar.issueq.src0cam.cam[29][6:0]
simulate.fabScalar.issueq.src0cam.cam[28][6:0]
simulate.fabScalar.issueq.src0cam.cam[27][6:0]
simulate.fabScalar.issueq.src0cam.cam[26][6:0]
simulate.fabScalar.issueq.src0cam.cam[25][6:0]
simulate.fabScalar.issueq.src0cam.cam[24][6:0]
simulate.fabScalar.issueq.src0cam.cam[23][6:0]
simulate.fabScalar.issueq.src0cam.cam[22][6:0]
simulate.fabScalar.issueq.src0cam.cam[21][6:0]
simulate.fabScalar.issueq.src0cam.cam[20][6:0]
simulate.fabScalar.issueq.src0cam.cam[19][6:0]
simulate.fabScalar.issueq.src0cam.cam[18][6:0]
simulate.fabScalar.issueq.src0cam.cam[17][6:0]
simulate.fabScalar.issueq.src0cam.cam[16][6:0]
simulate.fabScalar.issueq.src0cam.cam[15][6:0]
simulate.fabScalar.issueq.src0cam.cam[14][6:0]
simulate.fabScalar.issueq.src0cam.cam[13][6:0]
simulate.fabScalar.issueq.src0cam.cam[12][6:0]
simulate.fabScalar.issueq.src0cam.cam[11][6:0]
simulate.fabScalar.issueq.src0cam.cam[10][6:0]
simulate.fabScalar.issueq.src0cam.cam[9][6:0]
simulate.fabScalar.issueq.src0cam.cam[8][6:0]
simulate.fabScalar.issueq.src0cam.cam[7][6:0]
simulate.fabScalar.issueq.src0cam.cam[6][6:0]
simulate.fabScalar.issueq.src0cam.cam[5][6:0]
simulate.fabScalar.issueq.src0cam.cam[4][6:0]
simulate.fabScalar.issueq.src0cam.cam[3][6:0]
simulate.fabScalar.issueq.src0cam.cam[2][6:0]
simulate.fabScalar.issueq.src0cam.cam[1][6:0]
simulate.fabScalar.issueq.src0cam.cam[0][6:0]
simulate.fabScalar.issueq.src0cam.i
simulate.fabScalar.issueq.issueQfreelist.clk
simulate.fabScalar.issueq.issueQfreelist.reset
simulate.fabScalar.issueq.issueQfreelist.ctrlVerified_i
simulate.fabScalar.issueq.issueQfreelist.ctrlMispredict_i
simulate.fabScalar.issueq.issueQfreelist.backEndReady_i
simulate.fabScalar.issueq.issueQfreelist.grantedEntry0_i[4:0]
simulate.fabScalar.issueq.issueQfreelist.grantedEntry1_i[4:0]
simulate.fabScalar.issueq.issueQfreelist.grantedEntry2_i[4:0]
simulate.fabScalar.issueq.issueQfreelist.grantedEntry3_i[4:0]
simulate.fabScalar.issueq.issueQfreelist.grantedValid0_i
simulate.fabScalar.issueq.issueQfreelist.grantedValid1_i
simulate.fabScalar.issueq.issueQfreelist.grantedValid2_i
simulate.fabScalar.issueq.issueQfreelist.grantedValid3_i
simulate.fabScalar.issueq.issueQfreelist.freedEntry0_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freedEntry1_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freedEntry2_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freedEntry3_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freedValid0_o
simulate.fabScalar.issueq.issueQfreelist.freedValid1_o
simulate.fabScalar.issueq.issueQfreelist.freedValid2_o
simulate.fabScalar.issueq.issueQfreelist.freedValid3_o
simulate.fabScalar.issueq.issueQfreelist.freeEntry0_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeEntry1_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeEntry2_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeEntry3_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.cntInstIssueQ_o[5:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[31][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[30][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[29][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[28][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[27][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[26][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[25][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[24][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[23][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[22][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[21][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[20][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[19][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[18][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[17][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[16][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[15][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[14][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[13][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[12][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[11][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[10][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[9][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[8][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[7][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[6][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[5][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[4][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[3][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[2][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[1][4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[0][4:0]
simulate.fabScalar.issueq.issueQfreelist.headPtr[4:0]
simulate.fabScalar.issueq.issueQfreelist.tailPtr[4:0]
simulate.fabScalar.issueq.issueQfreelist.issueQCount[5:0]
simulate.fabScalar.issueq.issueQfreelist.issueQCount_f[5:0]
simulate.fabScalar.issueq.issueQfreelist.headptr_f[4:0]
simulate.fabScalar.issueq.issueQfreelist.tailptr_f[4:0]
simulate.fabScalar.issueq.issueQfreelist.i
simulate.fabScalar.issueq.issueQfreelist.freedEntry0[4:0]
simulate.fabScalar.issueq.issueQfreelist.freedEntry1[4:0]
simulate.fabScalar.issueq.issueQfreelist.freedEntry2[4:0]
simulate.fabScalar.issueq.issueQfreelist.freedEntry3[4:0]
simulate.fabScalar.issueq.issueQfreelist.freedValid0
simulate.fabScalar.issueq.issueQfreelist.freedValid1
simulate.fabScalar.issueq.issueQfreelist.freedValid2
simulate.fabScalar.issueq.issueQfreelist.freedValid3
simulate.fabScalar.issueq.issueQfreelist.wr_index0[4:0]
simulate.fabScalar.issueq.issueQfreelist.wr_index1[4:0]
simulate.fabScalar.issueq.issueQfreelist.wr_index2[4:0]
simulate.fabScalar.issueq.issueQfreelist.wr_index3[4:0]
simulate.fabScalar.issueq.issueQfreelist.rd_index0[4:0]
simulate.fabScalar.issueq.issueQfreelist.rd_index1[4:0]
simulate.fabScalar.issueq.issueQfreelist.rd_index2[4:0]
simulate.fabScalar.issueq.issueQfreelist.rd_index3[4:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_COUNT.isWrap1
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_COUNT.diff1[5:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_COUNT.diff2[5:0]
simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_COUNT.totalFreed[3:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.clk
simulate.fabScalar.issueq.issueQfreelist.freeIq.reset
simulate.fabScalar.issueq.issueQfreelist.freeIq.ctrlVerified_i
simulate.fabScalar.issueq.issueQfreelist.freeIq.ctrlMispredict_i
simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedEntry0_i[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedEntry1_i[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedEntry2_i[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedEntry3_i[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedValid0_i
simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedValid1_i
simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedValid2_i
simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedValid3_i
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry0_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry1_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry2_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry3_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid0_o
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid1_o
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid2_o
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid3_o
simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingScalar00
simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingScalar01
simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingScalar02
simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingScalar03
simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingCandidate00[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingCandidate01[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingCandidate02[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingCandidate03[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry0[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry1[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry2[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry3[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid0
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid1
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid2
simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid3
simulate.fabScalar.issueq.issueQfreelist.freeIq.UPDATE_FREED_VECTOR.i
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock00_l1.freeingScalar_o
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock00_l1.freeingCandidate_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock00_l1.freeingScalar
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock00_l1.freeingCandidate[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock01_l1.freeingScalar_o
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock01_l1.freeingCandidate_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock01_l1.freeingScalar
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock01_l1.freeingCandidate[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock02_l1.freeingScalar_o
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock02_l1.freeingCandidate_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock02_l1.freeingScalar
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock02_l1.freeingCandidate[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock03_l1.freeingScalar_o
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock03_l1.freeingCandidate_o[4:0]
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock03_l1.freeingScalar
simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock03_l1.freeingCandidate[4:0]
simulate.fabScalar.issueq.UPDATE_BRANCH_MASK.k
simulate.fabScalar.issueq.UPDATE_SRC_READY_BIT.i
simulate.fabScalar.issueq.UPDATE_SRC_READY_BIT.j
simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_NORMAL.i
simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_NORMAL.k
simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_NORMAL.issueqValid_tmp[31:0]
simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_MISPRED.i
simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_MISPRED.k
simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_MISPRED.issueqValid_t[31:0]
simulate.fabScalar.issueq.PREPARE_SCHEDULE_ARRAY.i
simulate.fabScalar.issueq.PREPARE_SCHEDULE_ARRAY.issueqSchedule_tmp[31:0]
simulate.fabScalar.issueq.newInstructions.i
simulate.fabScalar.issueq.UPDATE_BRANCH_MASK_POSEDGE_CLK.l
simulate.fabScalar.issueq.preparing_request_vector_for_FU0.k
simulate.fabScalar.issueq.select0.clk
simulate.fabScalar.issueq.select0.reset
simulate.fabScalar.issueq.select0.grant_i
simulate.fabScalar.issueq.select0.grantedValid_o
simulate.fabScalar.issueq.select0.grantedEntry_o[4:0]
simulate.fabScalar.issueq.select0.grantedEntry[4:0]
simulate.fabScalar.issueq.select0.reqOut_u0_0
simulate.fabScalar.issueq.select0.reqOut_u0_1
simulate.fabScalar.issueq.select0.reqOut_u0_2
simulate.fabScalar.issueq.select0.reqOut_u0_3
simulate.fabScalar.issueq.select0.reqOut_u1_0
simulate.fabScalar.issueq.select0.grantIn_u0_0
simulate.fabScalar.issueq.select0.grantIn_u0_1
simulate.fabScalar.issueq.select0.grantIn_u0_2
simulate.fabScalar.issueq.select0.grantIn_u0_3
simulate.fabScalar.issueq.select0.grantIn_u1_0
simulate.fabScalar.issueq.select0.i
simulate.fabScalar.issueq.select0.grantEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select0.grantEncoder.ENCODER_WIDTH_LOG
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[31]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[30]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[29]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[28]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[27]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[26]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[25]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[24]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[23]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[22]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[21]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[20]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[19]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[18]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[17]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[16]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[15]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[14]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[13]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[12]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[11]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[10]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[9]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[8]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[7]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[6]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[5]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[4]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[3]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[2]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[1]
simulate.fabScalar.issueq.select0.grantEncoder.vector_i[0]
simulate.fabScalar.issueq.select0.grantEncoder.encoded_o[4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[31][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[30][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[29][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[28][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[27][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[26][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[25][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[24][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[23][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[22][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[21][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[20][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[19][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[18][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[17][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[16][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[15][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[14][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[13][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[12][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[11][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[10][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[9][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[8][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[7][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[6][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[5][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[4][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[3][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[2][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[1][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.s[0][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[31][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[30][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[29][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[28][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[27][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[26][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[25][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[24][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[23][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[22][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[21][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[20][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[19][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[18][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[17][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[16][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[15][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[14][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[13][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[12][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[11][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[10][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[9][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[8][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[7][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[6][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[5][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[4][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[3][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[2][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[1][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.t[0][4:0]
simulate.fabScalar.issueq.select0.grantEncoder.u[4][31:0]
simulate.fabScalar.issueq.select0.grantEncoder.u[3][31:0]
simulate.fabScalar.issueq.select0.grantEncoder.u[2][31:0]
simulate.fabScalar.issueq.select0.grantEncoder.u[1][31:0]
simulate.fabScalar.issueq.select0.grantEncoder.u[0][31:0]
simulate.fabScalar.issueq.select0.grantEncoder.encoded[4:0]
simulate.fabScalar.issueq.select0.grantEncoder.i
simulate.fabScalar.issueq.select0.grantEncoder.j
simulate.fabScalar.issueq.select0.U0_0.req0_i
simulate.fabScalar.issueq.select0.U0_0.req1_i
simulate.fabScalar.issueq.select0.U0_0.req2_i
simulate.fabScalar.issueq.select0.U0_0.req3_i
simulate.fabScalar.issueq.select0.U0_0.req4_i
simulate.fabScalar.issueq.select0.U0_0.req5_i
simulate.fabScalar.issueq.select0.U0_0.req6_i
simulate.fabScalar.issueq.select0.U0_0.req7_i
simulate.fabScalar.issueq.select0.U0_0.grant_i
simulate.fabScalar.issueq.select0.U0_0.grant0_o
simulate.fabScalar.issueq.select0.U0_0.grant1_o
simulate.fabScalar.issueq.select0.U0_0.grant2_o
simulate.fabScalar.issueq.select0.U0_0.grant3_o
simulate.fabScalar.issueq.select0.U0_0.grant4_o
simulate.fabScalar.issueq.select0.U0_0.grant5_o
simulate.fabScalar.issueq.select0.U0_0.grant6_o
simulate.fabScalar.issueq.select0.U0_0.grant7_o
simulate.fabScalar.issueq.select0.U0_0.req_o
simulate.fabScalar.issueq.select0.U0_0.req[7:0]
simulate.fabScalar.issueq.select0.U0_0.grant[7:0]
simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.vector_i[7:0]
simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.vector_o[7:0]
simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.mask[7:0]
simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.j
simulate.fabScalar.issueq.select0.U0_1.req0_i
simulate.fabScalar.issueq.select0.U0_1.req1_i
simulate.fabScalar.issueq.select0.U0_1.req2_i
simulate.fabScalar.issueq.select0.U0_1.req3_i
simulate.fabScalar.issueq.select0.U0_1.req4_i
simulate.fabScalar.issueq.select0.U0_1.req5_i
simulate.fabScalar.issueq.select0.U0_1.req6_i
simulate.fabScalar.issueq.select0.U0_1.req7_i
simulate.fabScalar.issueq.select0.U0_1.grant_i
simulate.fabScalar.issueq.select0.U0_1.grant0_o
simulate.fabScalar.issueq.select0.U0_1.grant1_o
simulate.fabScalar.issueq.select0.U0_1.grant2_o
simulate.fabScalar.issueq.select0.U0_1.grant3_o
simulate.fabScalar.issueq.select0.U0_1.grant4_o
simulate.fabScalar.issueq.select0.U0_1.grant5_o
simulate.fabScalar.issueq.select0.U0_1.grant6_o
simulate.fabScalar.issueq.select0.U0_1.grant7_o
simulate.fabScalar.issueq.select0.U0_1.req_o
simulate.fabScalar.issueq.select0.U0_1.req[7:0]
simulate.fabScalar.issueq.select0.U0_1.grant[7:0]
simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.vector_i[7:0]
simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.vector_o[7:0]
simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.mask[7:0]
simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.j
simulate.fabScalar.issueq.select0.U0_2.req0_i
simulate.fabScalar.issueq.select0.U0_2.req1_i
simulate.fabScalar.issueq.select0.U0_2.req2_i
simulate.fabScalar.issueq.select0.U0_2.req3_i
simulate.fabScalar.issueq.select0.U0_2.req4_i
simulate.fabScalar.issueq.select0.U0_2.req5_i
simulate.fabScalar.issueq.select0.U0_2.req6_i
simulate.fabScalar.issueq.select0.U0_2.req7_i
simulate.fabScalar.issueq.select0.U0_2.grant_i
simulate.fabScalar.issueq.select0.U0_2.grant0_o
simulate.fabScalar.issueq.select0.U0_2.grant1_o
simulate.fabScalar.issueq.select0.U0_2.grant2_o
simulate.fabScalar.issueq.select0.U0_2.grant3_o
simulate.fabScalar.issueq.select0.U0_2.grant4_o
simulate.fabScalar.issueq.select0.U0_2.grant5_o
simulate.fabScalar.issueq.select0.U0_2.grant6_o
simulate.fabScalar.issueq.select0.U0_2.grant7_o
simulate.fabScalar.issueq.select0.U0_2.req_o
simulate.fabScalar.issueq.select0.U0_2.req[7:0]
simulate.fabScalar.issueq.select0.U0_2.grant[7:0]
simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.vector_i[7:0]
simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.vector_o[7:0]
simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.mask[7:0]
simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.j
simulate.fabScalar.issueq.select0.U0_3.req0_i
simulate.fabScalar.issueq.select0.U0_3.req1_i
simulate.fabScalar.issueq.select0.U0_3.req2_i
simulate.fabScalar.issueq.select0.U0_3.req3_i
simulate.fabScalar.issueq.select0.U0_3.req4_i
simulate.fabScalar.issueq.select0.U0_3.req5_i
simulate.fabScalar.issueq.select0.U0_3.req6_i
simulate.fabScalar.issueq.select0.U0_3.req7_i
simulate.fabScalar.issueq.select0.U0_3.grant_i
simulate.fabScalar.issueq.select0.U0_3.grant0_o
simulate.fabScalar.issueq.select0.U0_3.grant1_o
simulate.fabScalar.issueq.select0.U0_3.grant2_o
simulate.fabScalar.issueq.select0.U0_3.grant3_o
simulate.fabScalar.issueq.select0.U0_3.grant4_o
simulate.fabScalar.issueq.select0.U0_3.grant5_o
simulate.fabScalar.issueq.select0.U0_3.grant6_o
simulate.fabScalar.issueq.select0.U0_3.grant7_o
simulate.fabScalar.issueq.select0.U0_3.req_o
simulate.fabScalar.issueq.select0.U0_3.req[7:0]
simulate.fabScalar.issueq.select0.U0_3.grant[7:0]
simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.vector_i[7:0]
simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.vector_o[7:0]
simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.mask[7:0]
simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.j
simulate.fabScalar.issueq.select0.U1_0.req0_i
simulate.fabScalar.issueq.select0.U1_0.req1_i
simulate.fabScalar.issueq.select0.U1_0.req2_i
simulate.fabScalar.issueq.select0.U1_0.req3_i
simulate.fabScalar.issueq.select0.U1_0.grant_i
simulate.fabScalar.issueq.select0.U1_0.grant0_o
simulate.fabScalar.issueq.select0.U1_0.grant1_o
simulate.fabScalar.issueq.select0.U1_0.grant2_o
simulate.fabScalar.issueq.select0.U1_0.grant3_o
simulate.fabScalar.issueq.select0.U1_0.req_o
simulate.fabScalar.issueq.select0.U1_0.req[3:0]
simulate.fabScalar.issueq.select0.U1_0.grant[3:0]
simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.vector_i[3:0]
simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.vector_o[3:0]
simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.mask[3:0]
simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.vector[3:0]
simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.j
simulate.fabScalar.issueq.preparing_request_vector_for_FU1.k
simulate.fabScalar.issueq.select1.clk
simulate.fabScalar.issueq.select1.reset
simulate.fabScalar.issueq.select1.grant_i
simulate.fabScalar.issueq.select1.grantedValid_o
simulate.fabScalar.issueq.select1.grantedEntry_o[4:0]
simulate.fabScalar.issueq.select1.grantedEntry[4:0]
simulate.fabScalar.issueq.select1.reqOut_u0_0
simulate.fabScalar.issueq.select1.reqOut_u0_1
simulate.fabScalar.issueq.select1.reqOut_u0_2
simulate.fabScalar.issueq.select1.reqOut_u0_3
simulate.fabScalar.issueq.select1.reqOut_u1_0
simulate.fabScalar.issueq.select1.grantIn_u0_0
simulate.fabScalar.issueq.select1.grantIn_u0_1
simulate.fabScalar.issueq.select1.grantIn_u0_2
simulate.fabScalar.issueq.select1.grantIn_u0_3
simulate.fabScalar.issueq.select1.grantIn_u1_0
simulate.fabScalar.issueq.select1.i
simulate.fabScalar.issueq.select1.grantEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select1.grantEncoder.ENCODER_WIDTH_LOG
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[31]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[30]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[29]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[28]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[27]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[26]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[25]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[24]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[23]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[22]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[21]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[20]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[19]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[18]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[17]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[16]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[15]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[14]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[13]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[12]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[11]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[10]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[9]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[8]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[7]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[6]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[5]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[4]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[3]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[2]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[1]
simulate.fabScalar.issueq.select1.grantEncoder.vector_i[0]
simulate.fabScalar.issueq.select1.grantEncoder.encoded_o[4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[31][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[30][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[29][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[28][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[27][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[26][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[25][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[24][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[23][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[22][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[21][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[20][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[19][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[18][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[17][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[16][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[15][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[14][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[13][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[12][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[11][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[10][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[9][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[8][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[7][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[6][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[5][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[4][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[3][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[2][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[1][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.s[0][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[31][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[30][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[29][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[28][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[27][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[26][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[25][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[24][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[23][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[22][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[21][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[20][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[19][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[18][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[17][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[16][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[15][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[14][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[13][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[12][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[11][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[10][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[9][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[8][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[7][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[6][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[5][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[4][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[3][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[2][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[1][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.t[0][4:0]
simulate.fabScalar.issueq.select1.grantEncoder.u[4][31:0]
simulate.fabScalar.issueq.select1.grantEncoder.u[3][31:0]
simulate.fabScalar.issueq.select1.grantEncoder.u[2][31:0]
simulate.fabScalar.issueq.select1.grantEncoder.u[1][31:0]
simulate.fabScalar.issueq.select1.grantEncoder.u[0][31:0]
simulate.fabScalar.issueq.select1.grantEncoder.encoded[4:0]
simulate.fabScalar.issueq.select1.grantEncoder.i
simulate.fabScalar.issueq.select1.grantEncoder.j
simulate.fabScalar.issueq.select1.U0_0.req0_i
simulate.fabScalar.issueq.select1.U0_0.req1_i
simulate.fabScalar.issueq.select1.U0_0.req2_i
simulate.fabScalar.issueq.select1.U0_0.req3_i
simulate.fabScalar.issueq.select1.U0_0.req4_i
simulate.fabScalar.issueq.select1.U0_0.req5_i
simulate.fabScalar.issueq.select1.U0_0.req6_i
simulate.fabScalar.issueq.select1.U0_0.req7_i
simulate.fabScalar.issueq.select1.U0_0.grant_i
simulate.fabScalar.issueq.select1.U0_0.grant0_o
simulate.fabScalar.issueq.select1.U0_0.grant1_o
simulate.fabScalar.issueq.select1.U0_0.grant2_o
simulate.fabScalar.issueq.select1.U0_0.grant3_o
simulate.fabScalar.issueq.select1.U0_0.grant4_o
simulate.fabScalar.issueq.select1.U0_0.grant5_o
simulate.fabScalar.issueq.select1.U0_0.grant6_o
simulate.fabScalar.issueq.select1.U0_0.grant7_o
simulate.fabScalar.issueq.select1.U0_0.req_o
simulate.fabScalar.issueq.select1.U0_0.req[7:0]
simulate.fabScalar.issueq.select1.U0_0.grant[7:0]
simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.vector_i[7:0]
simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.vector_o[7:0]
simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.mask[7:0]
simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.j
simulate.fabScalar.issueq.select1.U0_1.req0_i
simulate.fabScalar.issueq.select1.U0_1.req1_i
simulate.fabScalar.issueq.select1.U0_1.req2_i
simulate.fabScalar.issueq.select1.U0_1.req3_i
simulate.fabScalar.issueq.select1.U0_1.req4_i
simulate.fabScalar.issueq.select1.U0_1.req5_i
simulate.fabScalar.issueq.select1.U0_1.req6_i
simulate.fabScalar.issueq.select1.U0_1.req7_i
simulate.fabScalar.issueq.select1.U0_1.grant_i
simulate.fabScalar.issueq.select1.U0_1.grant0_o
simulate.fabScalar.issueq.select1.U0_1.grant1_o
simulate.fabScalar.issueq.select1.U0_1.grant2_o
simulate.fabScalar.issueq.select1.U0_1.grant3_o
simulate.fabScalar.issueq.select1.U0_1.grant4_o
simulate.fabScalar.issueq.select1.U0_1.grant5_o
simulate.fabScalar.issueq.select1.U0_1.grant6_o
simulate.fabScalar.issueq.select1.U0_1.grant7_o
simulate.fabScalar.issueq.select1.U0_1.req_o
simulate.fabScalar.issueq.select1.U0_1.req[7:0]
simulate.fabScalar.issueq.select1.U0_1.grant[7:0]
simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.vector_i[7:0]
simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.vector_o[7:0]
simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.mask[7:0]
simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.j
simulate.fabScalar.issueq.select1.U0_2.req0_i
simulate.fabScalar.issueq.select1.U0_2.req1_i
simulate.fabScalar.issueq.select1.U0_2.req2_i
simulate.fabScalar.issueq.select1.U0_2.req3_i
simulate.fabScalar.issueq.select1.U0_2.req4_i
simulate.fabScalar.issueq.select1.U0_2.req5_i
simulate.fabScalar.issueq.select1.U0_2.req6_i
simulate.fabScalar.issueq.select1.U0_2.req7_i
simulate.fabScalar.issueq.select1.U0_2.grant_i
simulate.fabScalar.issueq.select1.U0_2.grant0_o
simulate.fabScalar.issueq.select1.U0_2.grant1_o
simulate.fabScalar.issueq.select1.U0_2.grant2_o
simulate.fabScalar.issueq.select1.U0_2.grant3_o
simulate.fabScalar.issueq.select1.U0_2.grant4_o
simulate.fabScalar.issueq.select1.U0_2.grant5_o
simulate.fabScalar.issueq.select1.U0_2.grant6_o
simulate.fabScalar.issueq.select1.U0_2.grant7_o
simulate.fabScalar.issueq.select1.U0_2.req_o
simulate.fabScalar.issueq.select1.U0_2.req[7:0]
simulate.fabScalar.issueq.select1.U0_2.grant[7:0]
simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.vector_i[7:0]
simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.vector_o[7:0]
simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.mask[7:0]
simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.j
simulate.fabScalar.issueq.select1.U0_3.req0_i
simulate.fabScalar.issueq.select1.U0_3.req1_i
simulate.fabScalar.issueq.select1.U0_3.req2_i
simulate.fabScalar.issueq.select1.U0_3.req3_i
simulate.fabScalar.issueq.select1.U0_3.req4_i
simulate.fabScalar.issueq.select1.U0_3.req5_i
simulate.fabScalar.issueq.select1.U0_3.req6_i
simulate.fabScalar.issueq.select1.U0_3.req7_i
simulate.fabScalar.issueq.select1.U0_3.grant_i
simulate.fabScalar.issueq.select1.U0_3.grant0_o
simulate.fabScalar.issueq.select1.U0_3.grant1_o
simulate.fabScalar.issueq.select1.U0_3.grant2_o
simulate.fabScalar.issueq.select1.U0_3.grant3_o
simulate.fabScalar.issueq.select1.U0_3.grant4_o
simulate.fabScalar.issueq.select1.U0_3.grant5_o
simulate.fabScalar.issueq.select1.U0_3.grant6_o
simulate.fabScalar.issueq.select1.U0_3.grant7_o
simulate.fabScalar.issueq.select1.U0_3.req_o
simulate.fabScalar.issueq.select1.U0_3.req[7:0]
simulate.fabScalar.issueq.select1.U0_3.grant[7:0]
simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.vector_i[7:0]
simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.vector_o[7:0]
simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.mask[7:0]
simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.j
simulate.fabScalar.issueq.select1.U1_0.req0_i
simulate.fabScalar.issueq.select1.U1_0.req1_i
simulate.fabScalar.issueq.select1.U1_0.req2_i
simulate.fabScalar.issueq.select1.U1_0.req3_i
simulate.fabScalar.issueq.select1.U1_0.grant_i
simulate.fabScalar.issueq.select1.U1_0.grant0_o
simulate.fabScalar.issueq.select1.U1_0.grant1_o
simulate.fabScalar.issueq.select1.U1_0.grant2_o
simulate.fabScalar.issueq.select1.U1_0.grant3_o
simulate.fabScalar.issueq.select1.U1_0.req_o
simulate.fabScalar.issueq.select1.U1_0.req[3:0]
simulate.fabScalar.issueq.select1.U1_0.grant[3:0]
simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.vector_i[3:0]
simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.vector_o[3:0]
simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.mask[3:0]
simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.vector[3:0]
simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.j
simulate.fabScalar.issueq.preparing_request_vector_for_FU2.k
simulate.fabScalar.issueq.select2.clk
simulate.fabScalar.issueq.select2.reset
simulate.fabScalar.issueq.select2.grant_i
simulate.fabScalar.issueq.select2.grantedValid_o
simulate.fabScalar.issueq.select2.grantedEntry_o[4:0]
simulate.fabScalar.issueq.select2.grantedEntry[4:0]
simulate.fabScalar.issueq.select2.reqOut_u0_0
simulate.fabScalar.issueq.select2.reqOut_u0_1
simulate.fabScalar.issueq.select2.reqOut_u0_2
simulate.fabScalar.issueq.select2.reqOut_u0_3
simulate.fabScalar.issueq.select2.reqOut_u1_0
simulate.fabScalar.issueq.select2.grantIn_u0_0
simulate.fabScalar.issueq.select2.grantIn_u0_1
simulate.fabScalar.issueq.select2.grantIn_u0_2
simulate.fabScalar.issueq.select2.grantIn_u0_3
simulate.fabScalar.issueq.select2.grantIn_u1_0
simulate.fabScalar.issueq.select2.i
simulate.fabScalar.issueq.select2.grantEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select2.grantEncoder.ENCODER_WIDTH_LOG
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[31]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[30]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[29]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[28]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[27]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[26]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[25]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[24]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[23]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[22]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[21]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[20]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[19]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[18]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[17]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[16]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[15]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[14]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[13]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[12]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[11]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[10]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[9]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[8]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[7]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[6]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[5]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[4]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[3]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[2]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[1]
simulate.fabScalar.issueq.select2.grantEncoder.vector_i[0]
simulate.fabScalar.issueq.select2.grantEncoder.encoded_o[4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[31][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[30][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[29][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[28][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[27][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[26][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[25][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[24][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[23][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[22][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[21][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[20][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[19][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[18][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[17][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[16][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[15][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[14][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[13][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[12][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[11][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[10][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[9][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[8][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[7][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[6][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[5][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[4][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[3][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[2][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[1][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.s[0][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[31][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[30][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[29][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[28][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[27][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[26][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[25][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[24][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[23][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[22][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[21][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[20][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[19][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[18][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[17][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[16][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[15][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[14][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[13][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[12][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[11][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[10][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[9][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[8][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[7][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[6][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[5][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[4][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[3][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[2][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[1][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.t[0][4:0]
simulate.fabScalar.issueq.select2.grantEncoder.u[4][31:0]
simulate.fabScalar.issueq.select2.grantEncoder.u[3][31:0]
simulate.fabScalar.issueq.select2.grantEncoder.u[2][31:0]
simulate.fabScalar.issueq.select2.grantEncoder.u[1][31:0]
simulate.fabScalar.issueq.select2.grantEncoder.u[0][31:0]
simulate.fabScalar.issueq.select2.grantEncoder.encoded[4:0]
simulate.fabScalar.issueq.select2.grantEncoder.i
simulate.fabScalar.issueq.select2.grantEncoder.j
simulate.fabScalar.issueq.select2.U0_0.req0_i
simulate.fabScalar.issueq.select2.U0_0.req1_i
simulate.fabScalar.issueq.select2.U0_0.req2_i
simulate.fabScalar.issueq.select2.U0_0.req3_i
simulate.fabScalar.issueq.select2.U0_0.req4_i
simulate.fabScalar.issueq.select2.U0_0.req5_i
simulate.fabScalar.issueq.select2.U0_0.req6_i
simulate.fabScalar.issueq.select2.U0_0.req7_i
simulate.fabScalar.issueq.select2.U0_0.grant_i
simulate.fabScalar.issueq.select2.U0_0.grant0_o
simulate.fabScalar.issueq.select2.U0_0.grant1_o
simulate.fabScalar.issueq.select2.U0_0.grant2_o
simulate.fabScalar.issueq.select2.U0_0.grant3_o
simulate.fabScalar.issueq.select2.U0_0.grant4_o
simulate.fabScalar.issueq.select2.U0_0.grant5_o
simulate.fabScalar.issueq.select2.U0_0.grant6_o
simulate.fabScalar.issueq.select2.U0_0.grant7_o
simulate.fabScalar.issueq.select2.U0_0.req_o
simulate.fabScalar.issueq.select2.U0_0.req[7:0]
simulate.fabScalar.issueq.select2.U0_0.grant[7:0]
simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.vector_i[7:0]
simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.vector_o[7:0]
simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.mask[7:0]
simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.j
simulate.fabScalar.issueq.select2.U0_1.req0_i
simulate.fabScalar.issueq.select2.U0_1.req1_i
simulate.fabScalar.issueq.select2.U0_1.req2_i
simulate.fabScalar.issueq.select2.U0_1.req3_i
simulate.fabScalar.issueq.select2.U0_1.req4_i
simulate.fabScalar.issueq.select2.U0_1.req5_i
simulate.fabScalar.issueq.select2.U0_1.req6_i
simulate.fabScalar.issueq.select2.U0_1.req7_i
simulate.fabScalar.issueq.select2.U0_1.grant_i
simulate.fabScalar.issueq.select2.U0_1.grant0_o
simulate.fabScalar.issueq.select2.U0_1.grant1_o
simulate.fabScalar.issueq.select2.U0_1.grant2_o
simulate.fabScalar.issueq.select2.U0_1.grant3_o
simulate.fabScalar.issueq.select2.U0_1.grant4_o
simulate.fabScalar.issueq.select2.U0_1.grant5_o
simulate.fabScalar.issueq.select2.U0_1.grant6_o
simulate.fabScalar.issueq.select2.U0_1.grant7_o
simulate.fabScalar.issueq.select2.U0_1.req_o
simulate.fabScalar.issueq.select2.U0_1.req[7:0]
simulate.fabScalar.issueq.select2.U0_1.grant[7:0]
simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.vector_i[7:0]
simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.vector_o[7:0]
simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.mask[7:0]
simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.j
simulate.fabScalar.issueq.select2.U0_2.req0_i
simulate.fabScalar.issueq.select2.U0_2.req1_i
simulate.fabScalar.issueq.select2.U0_2.req2_i
simulate.fabScalar.issueq.select2.U0_2.req3_i
simulate.fabScalar.issueq.select2.U0_2.req4_i
simulate.fabScalar.issueq.select2.U0_2.req5_i
simulate.fabScalar.issueq.select2.U0_2.req6_i
simulate.fabScalar.issueq.select2.U0_2.req7_i
simulate.fabScalar.issueq.select2.U0_2.grant_i
simulate.fabScalar.issueq.select2.U0_2.grant[7:0]
simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select2.U0_3.req2_i
simulate.fabScalar.issueq.select2.U0_3.req3_i
simulate.fabScalar.issueq.select2.U0_3.grant[7:0]
simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select2.U1_0.req1_i
simulate.fabScalar.issueq.select2.U1_0.grant[3:0]
simulate.fabScalar.issueq.select2.U1_0.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select2.U1_0.selectBlockPEncoder.vector[3:0]
simulate.fabScalar.issueq.select3.grantEncoder.vector_i[29]
simulate.fabScalar.issueq.select3.grantEncoder.vector_i[28]
simulate.fabScalar.issueq.select3.grantEncoder.vector_i[20]
simulate.fabScalar.issueq.select3.grantEncoder.vector_i[15]
simulate.fabScalar.issueq.select3.grantEncoder.vector_i[8]
simulate.fabScalar.issueq.select3.grantEncoder.t[26][4:0]
simulate.fabScalar.issueq.select3.grantEncoder.t[25][4:0]
simulate.fabScalar.issueq.select3.grantEncoder.t[21][4:0]
simulate.fabScalar.issueq.select3.grantEncoder.t[17][4:0]
simulate.fabScalar.issueq.select3.grantEncoder.t[15][4:0]
simulate.fabScalar.issueq.select3.grantEncoder.t[10][4:0]
simulate.fabScalar.issueq.select3.grantEncoder.t[4][4:0]
simulate.fabScalar.issueq.select3.grantEncoder.t[3][4:0]
simulate.fabScalar.issueq.select3.grantEncoder.u[3][31:0]
simulate.fabScalar.issueq.select3.grantEncoder.u[2][31:0]
simulate.fabScalar.issueq.select3.grantEncoder.u[1][31:0]
simulate.fabScalar.issueq.select3.grantEncoder.u[0][31:0]
simulate.fabScalar.issueq.select3.grantEncoder.encoded[4:0]
simulate.fabScalar.issueq.select3.U0_0.req4_i
simulate.fabScalar.issueq.select3.U0_0.req5_i
simulate.fabScalar.issueq.select3.U0_0.req6_i
simulate.fabScalar.issueq.select3.U0_0.req7_i
simulate.fabScalar.issueq.select3.U0_0.grant_i
simulate.fabScalar.issueq.select3.U0_0.grant2_o
simulate.fabScalar.issueq.select3.U0_0.grant6_o
simulate.fabScalar.issueq.select3.U0_0.grant7_o
simulate.fabScalar.issueq.select3.U0_0.grant[7:0]
simulate.fabScalar.issueq.select3.U0_0.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select3.U0_0.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select3.U0_0.selectBlockPEncoder.j
simulate.fabScalar.issueq.select3.U0_1.req2_i
simulate.fabScalar.issueq.select3.U0_1.req7_i
simulate.fabScalar.issueq.select3.U0_1.grant_i
simulate.fabScalar.issueq.select3.U0_1.req[7:0]
simulate.fabScalar.issueq.select3.U0_1.grant[7:0]
simulate.fabScalar.issueq.select3.U0_1.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select3.U0_1.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select3.U0_1.selectBlockPEncoder.j
simulate.fabScalar.issueq.select3.U0_2.req1_i
simulate.fabScalar.issueq.select3.U0_2.req2_i
simulate.fabScalar.issueq.select3.U0_2.req4_i
simulate.fabScalar.issueq.select3.U0_2.req6_i
simulate.fabScalar.issueq.select3.U0_2.grant_i
simulate.fabScalar.issueq.select3.U0_2.grant[7:0]
simulate.fabScalar.issueq.select3.U0_2.selectBlockPEncoder.vector[7:0]
simulate.fabScalar.issueq.select3.U0_2.selectBlockPEncoder.j
simulate.fabScalar.issueq.select3.U0_3.req1_i
simulate.fabScalar.issueq.select3.U0_3.req5_i
simulate.fabScalar.issueq.select3.U0_3.req7_i
simulate.fabScalar.issueq.select3.U0_3.grant[7:0]
simulate.fabScalar.issueq.select3.U0_3.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select3.U1_0.req_o
simulate.fabScalar.issueq.select3.U1_0.req[3:0]
simulate.fabScalar.issueq.select3.U1_0.grant[3:0]
simulate.fabScalar.issueq.select3.U1_0.selectBlockPEncoder.ENCODER_WIDTH
simulate.fabScalar.issueq.select3.U1_0.selectBlockPEncoder.vector[3:0]
simulate.fabScalar.issueq.rsr.granted1Dest_i[6:0]
simulate.fabScalar.issueq.rsr.granted2Dest_i[6:0]
simulate.fabScalar.issueq.rsr.branchMask0_i[3:0]
simulate.fabScalar.issueq.rsr.branchMask1_i[3:0]
simulate.fabScalar.issueq.rsr.branchMask2_i[3:0]
simulate.fabScalar.issueq.rsr.granted1Dest[6:0]
simulate.fabScalar.issueq.rsr.granted2Dest[6:0]
simulate.fabScalar.issueq.rsr.branchMask0[6:0]
simulate.fabScalar.issueq.rsr.branchMask1[6:0]
simulate.fabScalar.issueq.rsr.branchMask2[6:0]
simulate.fabScalar.issueq.rsr.UPDATE.i
simulate.fabScalar.reg_read.unmapDest0_i[7:0]
simulate.fabScalar.reg_read.rsr0TagValid_i
simulate.fabScalar.reg_read.inst0Source1[6:0]
simulate.fabScalar.reg_read.inst2Source2[6:0]
simulate.fabScalar.reg_read.inst3Source2[6:0]
simulate.fabScalar.reg_read.bypass2Data[31:0]
simulate.fabScalar.reg_read.bypass3Data[31:0]
simulate.fabScalar.reg_read.bypass0Dest[6:0]
simulate.fabScalar.reg_read.bypass1Dest[6:0]
simulate.fabScalar.reg_read.mispredictEvent
simulate.fabScalar.reg_read.inst1Mask_l1[3:0]
simulate.fabScalar.reg_read.inst3Mask_l1[3:0]
simulate.fabScalar.reg_read.inst0Data1[31:0]
simulate.fabScalar.reg_read.inst0Data2[31:0]
simulate.fabScalar.reg_read.inst1Data1[31:0]
simulate.fabScalar.reg_read.inst1Data2[31:0]
simulate.fabScalar.reg_read.inst2Data1[31:0]
simulate.fabScalar.reg_read.inst2Data2[31:0]
simulate.fabScalar.reg_read.inst3Data1[31:0]
simulate.fabScalar.reg_read.inst3Data2[31:0]
simulate.fabScalar.reg_read.inst0Data1_11[31:0]
simulate.fabScalar.reg_read.inst0Data2_11[31:0]
simulate.fabScalar.reg_read.inst3Data2_11[31:0]
simulate.fabScalar.reg_read.decoded_addr0_stage1_o[95:0]
simulate.fabScalar.reg_read.decoded_addr4_stage1_o[95:0]
simulate.fabScalar.reg_read.decoded_addr1wr_stage1_o[95:0]
simulate.fabScalar.reg_read.decoded_addr2wr_stage1_o[95:0]
simulate.fabScalar.reg_read.decoded_addr3wr_stage1_o[95:0]
simulate.fabScalar.reg_read.we0_stage1_o
simulate.fabScalar.reg_read.data1_stage1[31:0]
simulate.fabScalar.reg_read.data2_stage1[31:0]
simulate.fabScalar.reg_read.data3_stage1[31:0]
simulate.fabScalar.reg_read.data4_stage1[31:0]
simulate.fabScalar.reg_read.data5_stage1[31:0]
simulate.fabScalar.reg_read.data6_stage1[31:0]
simulate.fabScalar.reg_read.data7_stage1[31:0]
simulate.fabScalar.reg_read.bypass0Data_stage1i[31:0]
simulate.fabScalar.reg_read.bypass1Data_1[31:0]
simulate.fabScalar.reg_read.inst0Src2_mch0
simulate.fabScalar.reg_read.inst0Src1_mch1
simulate.fabScalar.reg_read.inst0Src2_mch2
simulate.fabScalar.reg_read.inst0Src1_mch3
simulate.fabScalar.reg_read.inst0Src2_mch3
simulate.fabScalar.reg_read.inst1Src1_mch0
simulate.fabScalar.reg_read.inst1Src2_mch0
simulate.fabScalar.reg_read.inst1Src1_mch1
simulate.fabScalar.reg_read.inst1Src2_mch1
simulate.fabScalar.reg_read.inst1Src2_mch2
simulate.fabScalar.reg_read.inst1Src1_mch3
simulate.fabScalar.reg_read.inst1Src2_mch3
simulate.fabScalar.reg_read.inst2Src2_mch0
simulate.fabScalar.reg_read.inst2Src1_mch1
simulate.fabScalar.reg_read.inst2Src2_mch1
simulate.fabScalar.reg_read.inst2Src2_mch2
simulate.fabScalar.reg_read.inst2Src1_mch3
simulate.fabScalar.reg_read.inst2Src2_mch3
simulate.fabScalar.reg_read.inst3Src1_mch1
simulate.fabScalar.reg_read.inst3Src1_mch2
simulate.fabScalar.reg_read.PhyRegFile1.reset
simulate.fabScalar.reg_read.PhyRegFile1.addr1_i[6:0]
simulate.fabScalar.reg_read.PhyRegFile1.addr2_i[6:0]
simulate.fabScalar.reg_read.PhyRegFile1.addr5_i[6:0]
simulate.fabScalar.reg_read.PhyRegFile1.addr7_i[6:0]
simulate.fabScalar.reg_read.PhyRegFile1.addr0wr_i[6:0]
simulate.fabScalar.reg_read.PhyRegFile1.addr1wr_i[6:0]
simulate.fabScalar.reg_read.PhyRegFile1.addr3wr_i[6:0]
simulate.fabScalar.reg_read.PhyRegFile1.we1_i
simulate.fabScalar.reg_read.PhyRegFile1.we2_i
simulate.fabScalar.reg_read.PhyRegFile1.data0wr_i[31:0]
simulate.fabScalar.reg_read.PhyRegFile1.data1wr_i[31:0]
simulate.fabScalar.reg_read.PhyRegFile1.data2wr_i[31:0]
simulate.fabScalar.reg_read.PhyRegFile1.data3wr_i[31:0]
simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr0_o[95:0]
simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr1_o[95:0]
simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr2_o[95:0]
simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr5_o[95:0]
simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr6_o[95:0]
simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr7_o[95:0]
simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr0wr_o[95:0]
simulate.fabScalar.reg_read.PhyRegFile1.data1_o[31:0]
simulate.fabScalar.reg_read.PhyRegFile1.data2_o[31:0]
simulate.fabScalar.reg_read.PhyRegFile1.data3_o[31:0]
simulate.fabScalar.reg_read.PhyRegFile1.data5_o[31:0]
simulate.fabScalar.reg_read.PhyRegFile1.data7_o[31:0]
simulate.fabScalar.reg_read.PhyRegFile1.j
simulate.fabScalar.reg_read.UPDATE_PHY_REG.k
simulate.fabScalar.regread_execute.gr_inst1BrDir
simulate.fabScalar.regread_execute.gr_inst3BrDir
simulate.fabScalar.regread_execute.gr_inst0CtiqTag[3:0]
simulate.fabScalar.regread_execute.gr_inst3CtiqTag[3:0]
simulate.fabScalar.regread_execute.gr_inst1TarAddr[31:0]
simulate.fabScalar.regread_execute.gr_inst3TarAddr[31:0]
simulate.fabScalar.regread_execute.gr_inst1PC[31:0]
simulate.fabScalar.regread_execute.gr_inst3PC[31:0]
simulate.fabScalar.regread_execute.gr_inst0Opcode[7:0]
simulate.fabScalar.regread_execute.gr_inst1Opcode[7:0]
simulate.fabScalar.regread_execute.gr_inst3Opcode[7:0]
simulate.fabScalar.regread_execute.gr_inst0LdStType[1:0]
simulate.fabScalar.regread_execute.gr_inst0Immd[15:0]
simulate.fabScalar.regread_execute.gr_inst1Immd[15:0]
simulate.fabScalar.regread_execute.gr_inst3Immd[15:0]
simulate.fabScalar.regread_execute.gr_inst0srcReg1[6:0]
simulate.fabScalar.regread_execute.gr_inst1srcReg1[6:0]
simulate.fabScalar.regread_execute.gr_inst3srcReg1[6:0]
simulate.fabScalar.regread_execute.gr_inst0srcReg2[6:0]
simulate.fabScalar.regread_execute.gr_inst1srcReg2[6:0]
simulate.fabScalar.regread_execute.gr_inst3srcReg2[6:0]
simulate.fabScalar.regread_execute.gr_inst0DestReg[6:0]
simulate.fabScalar.regread_execute.gr_inst1DestReg[6:0]
simulate.fabScalar.regread_execute.gr_inst3DestReg[6:0]
simulate.fabScalar.regread_execute.gr_inst0SMTid[1:0]
simulate.fabScalar.regread_execute.gr_inst0IQentry[4:0]
simulate.fabScalar.regread_execute.gr_inst1IQentry[4:0]
simulate.fabScalar.regread_execute.gr_inst3IQentry[4:0]
simulate.fabScalar.regread_execute.gr_inst0ALid[6:0]
simulate.fabScalar.regread_execute.gr_inst1ALid[6:0]
simulate.fabScalar.regread_execute.gr_inst3ALid[6:0]
simulate.fabScalar.regread_execute.gr_inst0LSQid[4:0]
simulate.fabScalar.regread_execute.gr_inst1LSQid[4:0]
simulate.fabScalar.regread_execute.gr_inst3LSQid[4:0]
simulate.fabScalar.regread_execute.gr_inst0Data1[31:0]
simulate.fabScalar.regread_execute.gr_inst1Data1[31:0]
simulate.fabScalar.regread_execute.gr_inst1Data2[31:0]
simulate.fabScalar.regread_execute.gr_inst2Data2[31:0]
simulate.fabScalar.execute.fu0data1[31:0]
simulate.fabScalar.execute.fu0reg2[6:0]
simulate.fabScalar.execute.fu0data2[31:0]
simulate.fabScalar.execute.fu1reg1[6:0]
simulate.fabScalar.execute.fu2data2[31:0]
simulate.fabScalar.execute.fu3reg1[6:0]
simulate.fabScalar.execute.fu3data2[31:0]
simulate.fabScalar.execute.bypassTag0[6:0]
simulate.fabScalar.execute.fu3FinalData2[31:0]
simulate.fabScalar.execute.fu0.clk
simulate.fabScalar.execute.fu0.fuFinalData2_i[31:0]
simulate.fabScalar.execute.fu0.inValid_i
simulate.fabScalar.execute.fu0.instBrDir
simulate.fabScalar.execute.fu0.instImmd[15:0]
simulate.fabScalar.execute.fu0.instDestReg[6:0]
simulate.fabScalar.execute.fu0.instSMTid[1:0]
simulate.fabScalar.execute.fu0.instLSQid[4:0]
simulate.fabScalar.execute.fu0.flags[7:0]
simulate.fabScalar.execute.fu0.salu.data1_i[31:0]
simulate.fabScalar.execute.fu0.salu.flags[7:0]
simulate.fabScalar.execute.fu0.salu.ALU_OPERATION.sign_ex_immd[31:0]
simulate.fabScalar.execute.fu0.salu.ALU_OPERATION.data_signed1[31:0]
simulate.fabScalar.execute.fu1.clk
simulate.fabScalar.execute.fu1.fuFinalData2_i[31:0]
simulate.fabScalar.execute.fu1.result[15]
simulate.fabScalar.execute.fu1.calu.result_o[50]
simulate.fabScalar.execute.fu1.calu.result_o[27]
simulate.fabScalar.execute.fu1.calu.result_o[23]
simulate.fabScalar.execute.fu1.calu.result_o[19]
simulate.fabScalar.execute.fu1.calu.result_o[14]
simulate.fabScalar.execute.fu1.calu.result[63:0]
simulate.fabScalar.execute.fu2.instTarAddr[31:0]
simulate.fabScalar.execute.fu2.instPC[31:0]
simulate.fabScalar.execute.fu2.instOpcode[7:0]
simulate.fabScalar.execute.fu2.instImmd[15:0]
simulate.fabScalar.execute.fu2.instDestReg[6:0]
simulate.fabScalar.execute.fu2.instSMTid[1:0]
simulate.fabScalar.execute.fu2.instALid[6:0]
simulate.fabScalar.execute.fu2.instLSQid[4:0]
simulate.fabScalar.execute.fu2.result[31:0]
simulate.fabScalar.execute.fu2.flags[7:0]
simulate.fabScalar.execute.fu2.computedDir
simulate.fabScalar.execute.fu2.ctrlAlu.data1_i[31:0]
simulate.fabScalar.execute.fu2.ctrlAlu.data2_i[31:0]
simulate.fabScalar.execute.fu2.ctrlAlu.pc_i[31:0]
simulate.fabScalar.execute.fu2.ctrlAlu.nextPC[31:0]
simulate.fabScalar.execute.fu2.ctrlAlu.direction
simulate.fabScalar.execute.fu2.ctrlAlu.flags[7:0]
simulate.fabScalar.execute.fu2.ctrlAlu.ALU_OPERATION.sign_ex_immd[31:0]
simulate.fabScalar.execute.fu2.ctrlAlu.ALU_OPERATION.mispredict
simulate.fabScalar.execute.fu3.clk
simulate.fabScalar.execute.fu3.ctrlMispredict_i
simulate.fabScalar.execute.fu3.instImmd[15:0]
simulate.fabScalar.execute.fu3.instDestReg[6:0]
simulate.fabScalar.execute.fu3.instSMTid[1:0]
simulate.fabScalar.execute.fu3.instALid[6:0]
simulate.fabScalar.execute.fu3.instLSQid[4:0]
simulate.fabScalar.execute.fu3.result[31:0]
simulate.fabScalar.execute.fu3.ldstSize[1:0]
simulate.fabScalar.execute.fu3.flags[7:0]
simulate.fabScalar.execute.fu3.agen.data1_i[31:0]
simulate.fabScalar.execute.fu0_srcReg1.srcReg_i[6:0]
simulate.fabScalar.execute.fu0_srcReg1.bypassValid1_i
simulate.fabScalar.execute.fu0_srcReg1.FORWARD_CHECK.match0
simulate.fabScalar.execute.fu0_srcReg1.FORWARD_CHECK.match1
simulate.fabScalar.execute.fu0_srcReg2.srcReg_i[6:0]
simulate.fabScalar.execute.fu0_srcReg2.FORWARD_CHECK.match0
simulate.fabScalar.execute.fu0_srcReg2.FORWARD_CHECK.match
simulate.fabScalar.execute.fu1_srcReg1.srcReg_i[6:0]
simulate.fabScalar.execute.fu1_srcReg1.bypassData0_i[31:0]
simulate.fabScalar.execute.fu1_srcReg2.srcReg_i[6:0]
simulate.fabScalar.execute.fu1_srcReg2.dataOut[31:0]
simulate.fabScalar.execute.fu1_srcReg2.FORWARD_CHECK.match0
simulate.fabScalar.execute.fu1_srcReg2.FORWARD_CHECK.match1
simulate.fabScalar.execute.fu1_srcReg2.FORWARD_CHECK.match
simulate.fabScalar.execute.fu2_srcReg1.srcReg_i[6:0]
simulate.fabScalar.execute.fu2_srcReg1.srcData_i[31:0]
simulate.fabScalar.execute.fu2_srcReg1.bypassValid0_i
simulate.fabScalar.execute.fu2_srcReg2.srcReg_i[6:0]
simulate.fabScalar.execute.fu2_srcReg2.bypassData2_i[31:0]
simulate.fabScalar.execute.fu2_srcReg2.bypassData3_i[31:0]
simulate.fabScalar.execute.fu2_srcReg2.dataOut_o[31:0]
simulate.fabScalar.execute.fu2_srcReg2.dataOut[31:0]
simulate.fabScalar.execute.fu3_srcReg1.srcReg_i[6:0]
simulate.fabScalar.execute.fu3_srcReg1.srcData_i[31:0]
simulate.fabScalar.execute.fu3_srcReg1.bypassValid0_i
simulate.fabScalar.execute.fu3_srcReg1.FORWARD_CHECK.match1
simulate.fabScalar.execute.fu3_srcReg1.FORWARD_CHECK.match
simulate.fabScalar.execute.fu3_srcReg2.bypassData0_i[31:0]
simulate.fabScalar.execute.fu3_srcReg2.bypassValid1_i
simulate.fabScalar.execute.fu3_srcReg2.FORWARD_CHECK.match1
simulate.fabScalar.execute.fu3_srcReg2.FORWARD_CHECK.match3
simulate.fabScalar.writebk.bypassValid2_o
simulate.fabScalar.writebk.agenIqEntry0_o[4:0]
simulate.fabScalar.writebk.ctrlVerified_o
simulate.fabScalar.writebk.ctrlConditional_o
simulate.fabScalar.writebk.ctrlBrDirection_o
simulate.fabScalar.writebk.ctrlCtiQueueIndex_o[3:0]
simulate.fabScalar.writebk.computedAddr0_l0[31:0]
simulate.fabScalar.writebk.ctrlFU1_l0[14:0]
simulate.fabScalar.writebk.computedAddr2_l0[31:0]
simulate.fabScalar.writebk.writebkValid3_l0
simulate.fabScalar.writebk.ctrlFU3_l0[14:0]
simulate.fabScalar.writebk.computedAddr3_l0[31:0]
simulate.fabScalar.lsu.lsqId1_o[4:0]
simulate.fabScalar.lsu.lsqId2_o[4:0]
simulate.fabScalar.lsu.commitStore0_i
simulate.fabScalar.lsu.commitStore1_i
simulate.fabScalar.lsu.ldq[31][18:0]
simulate.fabScalar.lsu.ldq[30][18:0]
simulate.fabScalar.lsu.ldq[28][18:0]
simulate.fabScalar.lsu.ldq[25][18:0]
simulate.fabScalar.lsu.ldq[24][18:0]
simulate.fabScalar.lsu.ldq[23][18:0]
simulate.fabScalar.lsu.ldq[22][18:0]
simulate.fabScalar.lsu.ldq[20][18:0]
simulate.fabScalar.lsu.ldq[19][18:0]
simulate.fabScalar.lsu.ldq[17][18:0]
simulate.fabScalar.lsu.ldq[16][18:0]
simulate.fabScalar.lsu.ldq[15][18:0]
simulate.fabScalar.lsu.ldq[14][18:0]
simulate.fabScalar.lsu.ldq[13][18:0]
simulate.fabScalar.lsu.ldq[12][18:0]
simulate.fabScalar.lsu.ldq[11][18:0]
simulate.fabScalar.lsu.ldq[10][18:0]
simulate.fabScalar.lsu.ldq[9][18:0]
simulate.fabScalar.lsu.ldq[8][18:0]
simulate.fabScalar.lsu.ldq[7][18:0]
simulate.fabScalar.lsu.ldq[6][18:0]
simulate.fabScalar.lsu.ldq[5][18:0]
simulate.fabScalar.lsu.ldq[4][18:0]
simulate.fabScalar.lsu.ldq[3][18:0]
simulate.fabScalar.lsu.ldq[2][18:0]
simulate.fabScalar.lsu.ldq[1][18:0]
simulate.fabScalar.lsu.ldq[0][18:0]
simulate.fabScalar.lsu.ldqSizeofLD[31][1:0]
simulate.fabScalar.lsu.ldqSizeofLD[19][1:0]
simulate.fabScalar.lsu.ldqSizeofLD[18][1:0]
simulate.fabScalar.lsu.ldqSizeofLD[11][1:0]
simulate.fabScalar.lsu.ldqSizeofLD[8][1:0]
simulate.fabScalar.lsu.ldqSizeofLD[5][1:0]
simulate.fabScalar.lsu.ldqSizeofLD[4][1:0]
simulate.fabScalar.lsu.ldqSizeofLD[3][1:0]
simulate.fabScalar.lsu.ldqSizeofLD[1][1:0]
simulate.fabScalar.lsu.ldqSizeofLD[0][1:0]
simulate.fabScalar.lsu.ldqAddr1[31][31:0]
simulate.fabScalar.lsu.ldqAddr1[30][31:0]
simulate.fabScalar.lsu.ldqAddr1[23][31:0]
simulate.fabScalar.lsu.ldqAddr1[20][31:0]
simulate.fabScalar.lsu.ldqAddr1[19][31:0]
simulate.fabScalar.lsu.ldqAddr1[18][31:0]
simulate.fabScalar.lsu.ldqAddr1[16][31:0]
simulate.fabScalar.lsu.ldqAddr1[15][31:0]
simulate.fabScalar.lsu.ldqAddr1[14][31:0]
simulate.fabScalar.lsu.ldqAddr1[13][31:0]
simulate.fabScalar.lsu.ldqAddr1[12][31:0]
simulate.fabScalar.lsu.ldqAddr1[11][31:0]
simulate.fabScalar.lsu.ldqAddr1[10][31:0]
simulate.fabScalar.lsu.ldqAddr1[9][31:0]
simulate.fabScalar.lsu.ldqAddr1[8][31:0]
simulate.fabScalar.lsu.ldqAddr1[7][31:0]
simulate.fabScalar.lsu.ldqAddr1[6][31:0]
simulate.fabScalar.lsu.ldqAddr1[4][31:0]
simulate.fabScalar.lsu.ldqAddr1[3][31:0]
simulate.fabScalar.lsu.ldqAddr1[2][31:0]
simulate.fabScalar.lsu.ldqAddr1[1][31:0]
simulate.fabScalar.lsu.ldqAddr1[0][31:0]
simulate.fabScalar.lsu.ldqAddr2[31][31:0]
simulate.fabScalar.lsu.ldqAddr2[24][31:0]
simulate.fabScalar.lsu.ldqData[31][31:0]
simulate.fabScalar.lsu.ldqData[30][31:0]
simulate.fabScalar.lsu.ldqData[29][31:0]
simulate.fabScalar.lsu.ldqData[28][31:0]
simulate.fabScalar.lsu.ldqData[25][31:0]
simulate.fabScalar.lsu.ldqData[23][31:0]
simulate.fabScalar.lsu.ldqData[22][31:0]
simulate.fabScalar.lsu.ldqData[21][31:0]
simulate.fabScalar.lsu.ldqData[20][31:0]
simulate.fabScalar.lsu.ldqData[19][31:0]
simulate.fabScalar.lsu.ldqData[18][31:0]
simulate.fabScalar.lsu.ldqData[17][31:0]
simulate.fabScalar.lsu.ldqData[16][31:0]
simulate.fabScalar.lsu.ldqData[15][31:0]
simulate.fabScalar.lsu.ldqData[14][31:0]
simulate.fabScalar.lsu.ldqData[13][31:0]
simulate.fabScalar.lsu.ldqData[12][31:0]
simulate.fabScalar.lsu.ldqData[11][31:0]
simulate.fabScalar.lsu.ldqData[10][31:0]
simulate.fabScalar.lsu.ldqData[9][31:0]
simulate.fabScalar.lsu.ldqData[8][31:0]
simulate.fabScalar.lsu.ldqData[7][31:0]
simulate.fabScalar.lsu.ldqData[6][31:0]
simulate.fabScalar.lsu.ldqData[5][31:0]
simulate.fabScalar.lsu.ldqData[4][31:0]
simulate.fabScalar.lsu.ldqData[3][31:0]
simulate.fabScalar.lsu.ldqData[2][31:0]
simulate.fabScalar.lsu.ldqData[1][31:0]
simulate.fabScalar.lsu.ldqData[0][31:0]
simulate.fabScalar.lsu.ldqBranchTag[31][3:0]
simulate.fabScalar.lsu.ldqBranchTag[1][3:0]
simulate.fabScalar.lsu.precedingST[31][4:0]
simulate.fabScalar.lsu.precedingST[30][4:0]
simulate.fabScalar.lsu.precedingST[27][4:0]
simulate.fabScalar.lsu.precedingST[24][4:0]
simulate.fabScalar.lsu.precedingST[21][4:0]
simulate.fabScalar.lsu.precedingST[20][4:0]
simulate.fabScalar.lsu.precedingST[19][4:0]
simulate.fabScalar.lsu.precedingST[18][4:0]
simulate.fabScalar.lsu.precedingST[17][4:0]
simulate.fabScalar.lsu.precedingST[13][4:0]
simulate.fabScalar.lsu.precedingST[11][4:0]
simulate.fabScalar.lsu.precedingST[10][4:0]
simulate.fabScalar.lsu.precedingST[9][4:0]
simulate.fabScalar.lsu.precedingST[8][4:0]
simulate.fabScalar.lsu.precedingST[7][4:0]
simulate.fabScalar.lsu.precedingST[6][4:0]
simulate.fabScalar.lsu.precedingST[4][4:0]
simulate.fabScalar.lsu.precedingST[3][4:0]
simulate.fabScalar.lsu.precedingST[2][4:0]
simulate.fabScalar.lsu.precedingST[1][4:0]
simulate.fabScalar.lsu.precedingST[0][4:0]
simulate.fabScalar.lsu.ldqWriteBack[31:0]
simulate.fabScalar.lsu.ldqHead[4:0]
simulate.fabScalar.lsu.ldqTail[4:0]
simulate.fabScalar.lsu.ldqCount[5:0]
simulate.fabScalar.lsu.stqValid[31:0]
simulate.fabScalar.lsu.stq[31][6:0]
simulate.fabScalar.lsu.stq[25][6:0]
simulate.fabScalar.lsu.stq[23][6:0]
simulate.fabScalar.lsu.stq[22][6:0]
simulate.fabScalar.lsu.stq[20][6:0]
simulate.fabScalar.lsu.stq[15][6:0]
simulate.fabScalar.lsu.stq[13][6:0]
simulate.fabScalar.lsu.stq[12][6:0]
simulate.fabScalar.lsu.stq[10][6:0]
simulate.fabScalar.lsu.stq[8][6:0]
simulate.fabScalar.lsu.stq[7][6:0]
simulate.fabScalar.lsu.stq[6][6:0]
simulate.fabScalar.lsu.stq[5][6:0]
simulate.fabScalar.lsu.stq[4][6:0]
simulate.fabScalar.lsu.stq[3][6:0]
simulate.fabScalar.lsu.stq[1][6:0]
simulate.fabScalar.lsu.stq[0][6:0]
simulate.fabScalar.lsu.stqSizeofST[31][1:0]
simulate.fabScalar.lsu.stqSizeofST[7][1:0]
simulate.fabScalar.lsu.stqSizeofST[3][1:0]
simulate.fabScalar.lsu.stqSizeofST[2][1:0]
simulate.fabScalar.lsu.stqSizeofST[0][1:0]
simulate.fabScalar.lsu.stqAddr1[23][31:0]
simulate.fabScalar.lsu.stqAddr1[21][31:0]
simulate.fabScalar.lsu.stqAddr1[20][31:0]
simulate.fabScalar.lsu.stqAddr1[19][31:0]
simulate.fabScalar.lsu.stqAddr1[15][31:0]
simulate.fabScalar.lsu.stqAddr1[13][31:0]
simulate.fabScalar.lsu.stqAddr1[12][31:0]
simulate.fabScalar.lsu.stqAddr1[10][31:0]
simulate.fabScalar.lsu.stqAddr1[9][31:0]
simulate.fabScalar.lsu.stqAddr1[8][31:0]
simulate.fabScalar.lsu.stqAddr1[6][31:0]
simulate.fabScalar.lsu.stqAddr1[3][31:0]
simulate.fabScalar.lsu.stqAddr1[2][31:0]
simulate.fabScalar.lsu.stqAddr1[1][31:0]
simulate.fabScalar.lsu.stqAddr1[0][31:0]
simulate.fabScalar.lsu.stqAddr2[31][1:0]
simulate.fabScalar.lsu.stqAddr2[3][1:0]
simulate.fabScalar.lsu.stqData[31][31:0]
simulate.fabScalar.lsu.stqData[28][31:0]
simulate.fabScalar.lsu.stqData[24][31:0]
simulate.fabScalar.lsu.stqData[20][31:0]
simulate.fabScalar.lsu.stqData[19][31:0]
simulate.fabScalar.lsu.stqData[17][31:0]
simulate.fabScalar.lsu.stqData[16][31:0]
simulate.fabScalar.lsu.stqData[15][31:0]
simulate.fabScalar.lsu.stqData[14][31:0]
simulate.fabScalar.lsu.stqData[13][31:0]
simulate.fabScalar.lsu.stqData[12][31:0]
simulate.fabScalar.lsu.stqData[11][31:0]
simulate.fabScalar.lsu.stqData[10][31:0]
simulate.fabScalar.lsu.stqData[9][31:0]
simulate.fabScalar.lsu.stqData[8][31:0]
simulate.fabScalar.lsu.stqData[7][31:0]
simulate.fabScalar.lsu.stqData[6][31:0]
simulate.fabScalar.lsu.stqData[5][31:0]
simulate.fabScalar.lsu.stqData[4][31:0]
simulate.fabScalar.lsu.stqData[3][31:0]
simulate.fabScalar.lsu.stqData[2][31:0]
simulate.fabScalar.lsu.stqData[1][31:0]
simulate.fabScalar.lsu.stqData[0][31:0]
simulate.fabScalar.lsu.stqBranchTag[31][3:0]
simulate.fabScalar.lsu.stqBranchTag[1][3:0]
simulate.fabScalar.lsu.stqBranchTag[0][3:0]
simulate.fabScalar.lsu.followingLD[30][4:0]
simulate.fabScalar.lsu.followingLD[29][4:0]
simulate.fabScalar.lsu.followingLD[27][4:0]
simulate.fabScalar.lsu.followingLD[24][4:0]
simulate.fabScalar.lsu.followingLD[22][4:0]
simulate.fabScalar.lsu.followingLD[18][4:0]
simulate.fabScalar.lsu.followingLD[16][4:0]
simulate.fabScalar.lsu.followingLD[15][4:0]
simulate.fabScalar.lsu.followingLD[14][4:0]
simulate.fabScalar.lsu.followingLD[11][4:0]
simulate.fabScalar.lsu.followingLD[10][4:0]
simulate.fabScalar.lsu.followingLD[9][4:0]
simulate.fabScalar.lsu.followingLD[8][4:0]
simulate.fabScalar.lsu.followingLD[7][4:0]
simulate.fabScalar.lsu.followingLD[5][4:0]
simulate.fabScalar.lsu.followingLD[4][4:0]
simulate.fabScalar.lsu.followingLD[3][4:0]
simulate.fabScalar.lsu.followingLD[2][4:0]
simulate.fabScalar.lsu.followingLD[1][4:0]
simulate.fabScalar.lsu.followingLD[0][4:0]
simulate.fabScalar.lsu.stqCommit[31:0]
simulate.fabScalar.lsu.stqHead[4:0]
simulate.fabScalar.lsu.stqCommitPtr[4:0]
simulate.fabScalar.lsu.inst0Load
simulate.fabScalar.lsu.inst0BrMask[3:0]
simulate.fabScalar.lsu.inst1Load
simulate.fabScalar.lsu.inst2BrMask[3:0]
simulate.fabScalar.lsu.stqId2[4:0]
simulate.fabScalar.lsu.inst3BrMask[3:0]
simulate.fabScalar.lsu.stqId3[4:0]
simulate.fabScalar.lsu.ldqhead_t[4:0]
simulate.fabScalar.lsu.ldqCount_f[5:0]
simulate.fabScalar.lsu.cntStNew[4:0]
simulate.fabScalar.lsu.ldqready[31:0]
simulate.fabScalar.lsu.disambiguationStall
simulate.fabScalar.lsu.agenLoadData[31:0]
simulate.fabScalar.lsu.lastMatch[4:0]
simulate.fabScalar.lsu.agenStqMatch
simulate.fabScalar.lsu.partialStMatch
simulate.fabScalar.lsu.index0LdNew[4:0]
simulate.fabScalar.lsu.nextLD1[4:0]
simulate.fabScalar.lsu.index1StNew[4:0]
simulate.fabScalar.lsu.lastST1[4:0]
simulate.fabScalar.lsu.index2LdNew[4:0]
simulate.fabScalar.lsu.nextLD2[4:0]
simulate.fabScalar.lsu.index2StNew[4:0]
simulate.fabScalar.lsu.index3LdNew[4:0]
simulate.fabScalar.lsu.nextLD3[4:0]
simulate.fabScalar.lsu.index3StNew[4:0]
simulate.fabScalar.lsu.lastST3[4:0]
simulate.fabScalar.lsu.index0LdCom[4:0]
simulate.fabScalar.lsu.index0StCom[4:0]
simulate.fabScalar.lsu.normalizeTail[4:0]
simulate.fabScalar.lsu.agenLdqMatch
simulate.fabScalar.lsu.firstMatch[4:0]
simulate.fabScalar.lsu.violateLoad
simulate.fabScalar.lsu.ldqValid_mispre[31:0]
simulate.fabScalar.lsu.update_mask[3:0]
simulate.fabScalar.lsu.agenLoad
simulate.fabScalar.lsu.agenStore
simulate.fabScalar.lsu.agenFlags[7:0]
simulate.fabScalar.lsu.agenLdSign
simulate.fabScalar.lsu.agenData[31:0]
simulate.fabScalar.lsu.agenSize[1:0]
simulate.fabScalar.lsu.agenIqId[4:0]
simulate.fabScalar.lsu.agenALid[6:0]
simulate.fabScalar.lsu.agenDestination[6:0]
simulate.fabScalar.lsu.agenBranchMask_LD[3:0]
simulate.fabScalar.lsu.agenBranchMask_ST[3:0]
simulate.fabScalar.lsu.writeHit
simulate.fabScalar.lsu.stCommitData[31:0]
simulate.fabScalar.lsu.stCommitSize[1:0]
simulate.fabScalar.lsu.L1dCache.clk
simulate.fabScalar.lsu.L1dCache.wrAddr_i[31:0]
simulate.fabScalar.lsu.L1dCache.MEM_ACCESS.wrAddr[31:0]
simulate.fabScalar.lsu.LD_Disambiguation.i
simulate.fabScalar.lsu.LD_Disambiguation.j
simulate.fabScalar.lsu.LD_Disambiguation.isWrap1
simulate.fabScalar.lsu.LD_Disambiguation.isValid
simulate.fabScalar.lsu.LD_VIOLATION.j
simulate.fabScalar.lsu.LD_VIOLATION.k
simulate.fabScalar.lsu.LD_VIOLATION.isWrap1
simulate.fabScalar.lsu.LD_VIOLATION.maxsize[1:0]
simulate.fabScalar.lsu.MISPREDICT_RECOVERY.i
simulate.fabScalar.lsu.LDQ_UPDATE.i
simulate.fabScalar.lsu.STQ_UPDATE.i
simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.stCommitAddr_rf[31:0]
simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.stCommitSize_rf[1:0]
simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.stCommit_rf
simulate.fabScalar.lsu.disLoad.inst0Load_i
simulate.fabScalar.lsu.disLoad.inst2Load_i
simulate.fabScalar.lsu.disLoad.inst3Load_i
simulate.fabScalar.lsu.disLoad.ldqTail_i[4:0]
simulate.fabScalar.lsu.disLoad.ldqInsts_i[5:0]
simulate.fabScalar.lsu.disLoad.cntLdNew_o[4:0]
simulate.fabScalar.lsu.disLoad.ldqId0_o[4:0]
simulate.fabScalar.lsu.disLoad.ldqId2_o[4:0]
simulate.fabScalar.lsu.disLoad.ldqId3_o[4:0]
simulate.fabScalar.lsu.disLoad.index0LdNew_o[4:0]
simulate.fabScalar.lsu.disStore.stqTail_i[4:0]
simulate.fabScalar.lsu.disStore.cntStNew_o[4:0]
simulate.fabScalar.lsu.disStore.stqId1_o[4:0]
simulate.fabScalar.lsu.disStore.stqId2_o[4:0]
simulate.fabScalar.lsu.disStore.index0StNew_o[4:0]
simulate.fabScalar.lsu.disStore.lastST1_o[4:0]
simulate.fabScalar.lsu.disStore.DISPATCHED_ST.lastst1[4:0]
simulate.fabScalar.lsu.commitLoad.index3LdCom_o[4:0]
simulate.fabScalar.lsu.commitLoad.cntLdCom[2:0]
simulate.fabScalar.lsu.commitLoad.index0LdCom[4:0]
simulate.fabScalar.lsu.commitLoad.index1LdCom[4:0]
simulate.fabScalar.lsu.commitLoad.index2LdCom[4:0]
simulate.fabScalar.lsu.commitStore.stqCommitPtr_i[4:0]
simulate.fabScalar.lsu.commitStore.index2StCom_o[4:0]
simulate.fabScalar.activeList.activeListId0_o[6:0]
simulate.fabScalar.activeList.activeListId1_o[6:0]
simulate.fabScalar.activeList.activeListId2_o[6:0]
simulate.fabScalar.activeList.activeListId3_o[6:0]
simulate.fabScalar.activeList.activeListCnt_o[7:0]
simulate.fabScalar.activeList.commitValid0_o
simulate.fabScalar.activeList.exceptionFlag_o
simulate.fabScalar.activeList.recoverFlag
simulate.fabScalar.activeList.mispredFlag
simulate.fabScalar.activeList.exceptionFlag
simulate.fabScalar.activeList.headAddr2[6:0]
simulate.fabScalar.activeList.headAddr3[6:0]
simulate.fabScalar.activeList.fuData0[7:0]
simulate.fabScalar.activeList.fuAddr1[6:0]
simulate.fabScalar.activeList.fuAddr2[6:0]
simulate.fabScalar.activeList.fuAddr3[6:0]
simulate.fabScalar.activeList.ctrlMispredict
simulate.fabScalar.activeList.mispredictEntry[6:0]
simulate.fabScalar.activeList.newheadAL[6:0]
simulate.fabScalar.activeList.tailAL_f[6:0]
simulate.fabScalar.activeList.totalCommit[3:0]
simulate.fabScalar.activeList.commitValid0
simulate.fabScalar.activeList.commitStore0
simulate.fabScalar.activeList.commitValid1
simulate.fabScalar.activeList.commitFission3
simulate.fabScalar.activeList.dataAl0[54:0]
simulate.fabScalar.activeList.dataAl1[54:0]
simulate.fabScalar.activeList.dataAl2[54:0]
simulate.fabScalar.activeList.dataAl3[54:0]
simulate.fabScalar.activeList.ctrlAl1[7:0]
simulate.fabScalar.activeList.ctrlAl2[7:0]
simulate.fabScalar.activeList.ctrlAl3[7:0]
simulate.fabScalar.activeList.ctiType0[1:0]
simulate.fabScalar.activeList.violateBit1
simulate.fabScalar.activeList.violateBit2
simulate.fabScalar.activeList.violateBit3
simulate.fabScalar.activeList.mispredictBit0_f
simulate.fabScalar.activeList.mispredictBit1_f
simulate.fabScalar.activeList.mispredictBit2_f
simulate.fabScalar.activeList.mispredictBit3_f
simulate.fabScalar.activeList.violateBit0_f
simulate.fabScalar.activeList.violateBit1_f
simulate.fabScalar.activeList.violateBit3_f
simulate.fabScalar.activeList.exceptionBit0_f
simulate.fabScalar.activeList.commitPC1[31:0]
simulate.fabScalar.activeList.commitPC2[31:0]
simulate.fabScalar.activeList.commitPC3[31:0]
simulate.fabScalar.activeList.commitVerify0
simulate.fabScalar.activeList.commitVerify1
simulate.fabScalar.activeList.commitVerify2
simulate.fabScalar.activeList.commitVerify3
simulate.fabScalar.activeList.commitCount_f
simulate.fabScalar.activeList.commitCnt0
simulate.fabScalar.activeList.commitCnt1
simulate.fabScalar.activeList.commitCnt2
simulate.fabScalar.activeList.commitCnt3
simulate.fabScalar.activeList.activeList.SRAM_DEPTH
simulate.fabScalar.activeList.activeList.data1wr_i[54:0]
simulate.fabScalar.activeList.activeList.data2wr_i[54:0]
simulate.fabScalar.activeList.activeList.data3wr_i[54:0]
simulate.fabScalar.activeList.activeList.data0_o[54:0]
simulate.fabScalar.activeList.activeList.data3_o[54:0]
simulate.fabScalar.activeList.activeList.i
simulate.fabScalar.activeList.ctrlActiveList.SRAM_DEPTH
simulate.fabScalar.activeList.ctrlActiveList.addr0_i[6:0]
simulate.fabScalar.activeList.ctrlActiveList.addr1_i[6:0]
simulate.fabScalar.activeList.targetAddrActiveList.addr0wr_i[6:0]
simulate.fabScalar.activeList.targetAddrActiveList.addr1wr_i[6:0]
simulate.fabScalar.activeList.targetAddrActiveList.addr3wr_i[6:0]
simulate.fabScalar.activeList.targetAddrActiveList.we0_i
simulate.fabScalar.activeList.targetAddrActiveList.we2_i
simulate.fabScalar.activeList.targetAddrActiveList.we3_i
simulate.fabScalar.activeList.targetAddrActiveList.data0wr_i[31:0]
simulate.fabScalar.activeList.targetAddrActiveList.data3wr_i[31:0]
simulate.fabScalar.activeList.targetAddrActiveList.data1_o[31:0]
simulate.fabScalar.activeList.targetAddrActiveList.data2_o[31:0]
simulate.fabScalar.activeList.targetAddrActiveList.data3_o[31:0]
simulate.fabScalar.activeList.targetAddrActiveList.i
simulate.fabScalar.amt.releasedPhyMap2_o[6:0]
simulate.fabScalar.amt.releasedValid3_o
simulate.fabScalar.amt.recoverCnt[5:0]
simulate.fabScalar.amt.inst0Dest[5:0]
simulate.fabScalar.amt.inst1Dest[5:0]
simulate.fabScalar.amt.inst2Dest[5:0]
simulate.fabScalar.amt.dontWrite0AMT
simulate.fabScalar.amt.dontWrite1AMT
simulate.fabScalar.amt.dontWrite2AMT
simulate.fabScalar.amt.addr0[5:0]
simulate.fabScalar.amt.addr1[5:0]
simulate.fabScalar.amt.addr2[5:0]
simulate.fabScalar.amt.data1[6:0]
simulate.fabScalar.amt.data2[6:0]
simulate.fabScalar.amt.data3[6:0]
simulate.fabScalar.amt.AMT.SRAM_DEPTH
simulate.fabScalar.amt.AMT.we1_i
simulate.fabScalar.amt.AMT.we2_i
simulate.fabScalar.amt.AMT.we3_i
simulate.fabScalar.amt.AMT.data0wr_i[6]
simulate.fabScalar.amt.AMT.data0wr_i[4]
simulate.fabScalar.amt.AMT.data0wr_i[2]
simulate.fabScalar.amt.AMT.data0wr_i[1]
simulate.fabScalar.amt.AMT.data0wr_i[0]
simulate.fabScalar.amt.AMT.data1wr_i[6]
simulate.fabScalar.amt.AMT.data1wr_i[4]
simulate.fabScalar.amt.AMT.data1wr_i[1]
simulate.fabScalar.amt.AMT.data2wr_i[6]
simulate.fabScalar.amt.AMT.data2wr_i[2]
simulate.fabScalar.amt.AMT.data3wr_i[5]
simulate.fabScalar.amt.AMT.data3wr_i[3]
simulate.fabScalar.amt.AMT.data3wr_i[1]
simulate.fabScalar.amt.AMT.data3wr_i[0]
simulate.fabScalar.amt.AMT.data0_o[6:0]
simulate.fabScalar.amt.AMT.data2_o[6:0]
