Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Tue Dec 17 15:03:24 2019
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           21 |
| Yes          | No                    | No                     |              45 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------------+---------------------------+------------------+----------------+
|        Clock Signal       |      Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+------------------------+---------------------------+------------------+----------------+
|  clkdivider/inst/clk_out1 | db1/new_input_i_1_n_0  |                           |                1 |              1 |
|  clkdivider/inst/clk_out1 | xvga1/hreset           | xvga1/vcount_out0         |                4 |             10 |
|  clkdivider/inst/clk_out1 |                        | xvga1/hreset              |                7 |             11 |
|  clkdivider/inst/clk_out1 | db1/clean_out_reg_2[0] |                           |                3 |             11 |
|  clkdivider/inst/clk_out1 | db1/clean_out_reg_1[0] |                           |                3 |             11 |
|  clkdivider/inst/clk_out1 | db1/clean_out_reg_0[0] |                           |                3 |             11 |
|  clkdivider/inst/clk_out1 | db1/E[0]               |                           |                3 |             11 |
|  clkdivider/inst/clk_out1 |                        | xvga1/sw[1]               |                5 |             12 |
|  clkdivider/inst/clk_out1 |                        | xvga1/vcount_out_reg[8]_0 |                4 |             12 |
|  clkdivider/inst/clk_out1 |                        | xvga1/vcount_out_reg[8]_1 |                5 |             12 |
|  clkdivider/inst/clk_out1 | db1/count              | db1/new_input_i_1_n_0     |                5 |             20 |
|  clkdivider/inst/clk_out1 |                        |                           |               17 |             42 |
+---------------------------+------------------------+---------------------------+------------------+----------------+


