
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006100                       # Number of seconds simulated
sim_ticks                                  6099772000                       # Number of ticks simulated
final_tick                                 6099772000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185585                       # Simulator instruction rate (inst/s)
host_op_rate                                   335226                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100111310                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662560                       # Number of bytes of host memory used
host_seconds                                    60.93                       # Real time elapsed on the host
sim_insts                                    11307648                       # Number of instructions simulated
sim_ops                                      20425294                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           35200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           48384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               83584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        35200                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          35200                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              550                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              756                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1306                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5770707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            7932100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               13702807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5770707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5770707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5770707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           7932100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              13702807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       550.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       756.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2730                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1306                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1306                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   83584                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    83584                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 55                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                36                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                35                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                59                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     6099687500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1306                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1042                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      210                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       43                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          314                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     258.853503                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    149.626689                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    307.494977                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           147     46.82%     46.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           68     21.66%     68.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           31      9.87%     78.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           14      4.46%     82.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           11      3.50%     86.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      0.96%     87.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      1.91%     89.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      0.96%     90.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           31      9.87%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           314                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        35200                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        48384                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 5770707.495296545327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 7932099.757171251811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          550                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          756                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     21941500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     25412500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     39893.64                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33614.42                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      22866500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 47354000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     6530000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17508.81                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36258.81                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         13.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      13.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.11                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.11                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       982                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.19                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     4670511.10                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.19                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1599360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    834900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6404580                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          76830000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              25544550                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2092800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        258855810                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        134489760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1231105860                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1737757620                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             284.888947                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            6038269500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1896500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       32500000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    5120402250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    350207750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       27064750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    567700750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    714000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    356730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2920260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6608010                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                749280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         32166240                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         16641120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1435430100                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1505419980                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             246.799385                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            6083102500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1550000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        4160000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    5969454500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     43336250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       10729750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     70541500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2186290                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2186290                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             68926                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1754707                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  140855                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               6045                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1754707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1049102                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           705605                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        18051                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3905420                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1621302                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1384                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            43                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1831773                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           163                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6099772000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         12199545                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              73789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12625716                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2186290                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1189957                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      12018660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  138300                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   92                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           528                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1831661                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   229                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           12162225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.832499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.458004                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   427644      3.52%      3.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1181892      9.72%     13.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 10552689     86.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12162225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.179211                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.034933                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   337033                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                205475                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  11444138                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                106429                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  69150                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22130962                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  69150                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   420748                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   54236                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3331                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  11464587                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                150173                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               21997413                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    526                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1319                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 130602                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            25225664                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              56261327                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         34195867                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1014909                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              23313998                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1911666                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     61436                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4130254                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1722828                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            660814                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17008                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   21855415                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               10772                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  21148276                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            111378                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1440892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2434927                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          10754                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      12162225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.738849                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.565034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              768123      6.32%      6.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1639928     13.48%     19.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             9754174     80.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12162225                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    256      0.02%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  12082      0.92%      0.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  48011      3.66%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 31542      2.41%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1050388     80.11%     87.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                168873     12.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             61995      0.29%      0.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15039109     71.11%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                46898      0.22%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    72      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24011      0.11%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                96085      0.45%     72.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                96112      0.45%     72.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              216227      1.02%     73.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3867400     18.29%     91.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1600272      7.57%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           72075      0.34%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          27460      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               21148276                       # Type of FU issued
system.cpu.iq.rate                           1.733530                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1311152                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061998                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           54579302                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          22702058                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     20329497                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1302005                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             605154                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       605017                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               21700497                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  696936                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           543792                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       490176                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          495                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       117948                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  69150                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   50091                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1408                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            21866187                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4130254                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1722828                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3608                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1350                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            134                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          33141                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        41035                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                74176                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              21041638                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3905417                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            106638                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5526520                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2064786                       # Number of branches executed
system.cpu.iew.exec_stores                    1621103                       # Number of stores executed
system.cpu.iew.exec_rate                     1.724789                       # Inst execution rate
system.cpu.iew.wb_sent                       20994362                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20934514                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15696173                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22689187                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.716008                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.691791                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1307011                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             69021                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     12044407                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.695832                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.639085                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1185049      9.84%      9.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1293422     10.74%     20.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9565936     79.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12044407                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             11307648                       # Number of instructions committed
system.cpu.commit.committedOps               20425294                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5244958                       # Number of memory references committed
system.cpu.commit.loads                       3640078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2058725                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     604988                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19919729                       # Number of committed integer instructions.
system.cpu.commit.function_calls               138237                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        60114      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14640284     71.68%     71.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           46883      0.23%     72.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               63      0.00%     72.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          24011      0.12%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           96084      0.47%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96112      0.47%     73.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         216225      1.06%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3568018     17.47%     91.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1577457      7.72%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        72060      0.35%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        27423      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20425294                       # Class of committed instruction
system.cpu.commit.bw_lim_events               9565936                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     24210776                       # The number of ROB reads
system.cpu.rob.rob_writes                    43582428                       # The number of ROB writes
system.cpu.timesIdled                             379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           37320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    11307648                       # Number of Instructions Simulated
system.cpu.committedOps                      20425294                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.078876                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.078876                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.926891                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.926891                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 32447015                       # number of integer regfile reads
system.cpu.int_regfile_writes                16759866                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1014868                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   529516                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  10524965                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6718046                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 9695304                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.061603                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4965178                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3885.115806                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.061603                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994261                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994261                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          394                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          39723918                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         39723918                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3359708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3359708                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1604192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1604192                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4963900                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4963900                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4963900                       # number of overall hits
system.cpu.dcache.overall_hits::total         4963900                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           543                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          887                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1430                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1430                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1430                       # number of overall misses
system.cpu.dcache.overall_misses::total          1430                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23048000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23048000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     55143499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     55143499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     78191499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     78191499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     78191499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     78191499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3360251                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3360251                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1605079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1605079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      4965330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4965330                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4965330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4965330                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000162                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000553                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000553                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000288                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000288                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42445.672192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42445.672192                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62168.544532                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62168.544532                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54679.369930                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54679.369930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54679.369930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54679.369930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          285                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          690                       # number of writebacks
system.cpu.dcache.writebacks::total               690                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          885                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          885                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1278                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14832500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14832500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     54152500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     54152500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     68985000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     68985000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     68985000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     68985000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000257                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000257                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000257                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000257                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37741.730280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37741.730280                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61189.265537                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61189.265537                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53978.873239                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53978.873239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53978.873239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53978.873239                       # average overall mshr miss latency
system.cpu.dcache.replacements                    766                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.414254                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1831575                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               556                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3294.199640                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.414254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.846512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.846512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14653844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14653844                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1831019                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1831019                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1831019                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1831019                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1831019                       # number of overall hits
system.cpu.icache.overall_hits::total         1831019                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          642                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           642                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          642                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            642                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          642                       # number of overall misses
system.cpu.icache.overall_misses::total           642                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54952000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54952000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     54952000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54952000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54952000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54952000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1831661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1831661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1831661                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1831661                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1831661                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1831661                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000351                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000351                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000351                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000351                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000351                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000351                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85595.015576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85595.015576                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85595.015576                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85595.015576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85595.015576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85595.015576                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          119                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           85                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           85                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          557                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          557                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          557                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          557                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          557                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          557                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49344500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49344500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49344500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49344500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49344500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49344500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88589.766607                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88589.766607                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88589.766607                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88589.766607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88589.766607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88589.766607                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.l2bus.snoop_filter.tot_requests           2686                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 949                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           690                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               161                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                885                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               885                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            950                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1196                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3322                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4518                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        35456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       125952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   161408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1835                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003270                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.057104                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1829     99.67%     99.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1835                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              2723000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1390000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3195000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1213.178426                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2522                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1306                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.931087                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   484.640258                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   728.538168                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.118320                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.177866                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.296186                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1306                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1242                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.318848                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                21490                       # Number of tag accesses
system.l2cache.tags.data_accesses               21490                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          690                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          690                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          256                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              256                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          266                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          270                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               4                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             522                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 526                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              4                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            522                       # number of overall hits
system.l2cache.overall_hits::total                526                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          629                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            629                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          551                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          127                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          678                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           551                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           756                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1307                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          551                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          756                       # number of overall misses
system.l2cache.overall_misses::total             1307                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     50263000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     50263000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     48457000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11580500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     60037500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     48457000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     61843500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    110300500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     48457000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     61843500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    110300500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          690                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          690                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          885                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          885                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          555                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          393                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          948                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          555                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1278                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1833                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          555                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1278                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1833                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.710734                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.710734                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.992793                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.323155                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.715190                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.992793                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.591549                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.713039                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.992793                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.591549                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.713039                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 79909.379968                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 79909.379968                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 87943.738657                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 91185.039370                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 88550.884956                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 87943.738657                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 81803.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84392.119357                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 87943.738657                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 81803.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84392.119357                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          629                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          629                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          551                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          127                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          678                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          551                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          756                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1307                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          551                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          756                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1307                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     49005000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     49005000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     47357000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     11326500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     58683500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     47357000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     60331500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    107688500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     47357000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     60331500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    107688500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.710734                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.710734                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.992793                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.323155                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.715190                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.992793                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.591549                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.713039                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.992793                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.591549                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.713039                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 77909.379968                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 77909.379968                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 85947.368421                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89185.039370                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86553.834808                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 85947.368421                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 79803.571429                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 82393.649579                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 85947.368421                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 79803.571429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 82393.649579                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1306                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 677                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                629                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               629                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            677                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2612                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        83584                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1306                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1306    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1306                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               653000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3265000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1213.179069                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1306                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1306                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   484.640529                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   728.538540                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.014790                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.022233                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.037023                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1306                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1242                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.039856                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                22202                       # Number of tag accesses
system.l3cache.tags.data_accesses               22202                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          629                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            629                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          550                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          127                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          677                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           550                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           756                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1306                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          550                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          756                       # number of overall misses
system.l3cache.overall_misses::total             1306                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     43344000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     43344000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     42407000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     10183500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     52590500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     42407000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     53527500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     95934500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     42407000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     53527500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     95934500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          629                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          629                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          550                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          127                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          677                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          550                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          756                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1306                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          550                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          756                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1306                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 68909.379968                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 68909.379968                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 77103.636364                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 80185.039370                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 77681.683900                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 77103.636364                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 70803.571429                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 73456.738132                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 77103.636364                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 70803.571429                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 73456.738132                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          629                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          629                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          550                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          127                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          677                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          550                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          756                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1306                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          550                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          756                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1306                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     42086000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     42086000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     41307000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9929500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     51236500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     41307000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     52015500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     93322500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     41307000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     52015500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     93322500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66909.379968                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 66909.379968                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 75103.636364                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78185.039370                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75681.683900                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 75103.636364                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 68803.571429                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 71456.738132                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 75103.636364                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 68803.571429                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 71456.738132                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1306                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6099772000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                677                       # Transaction distribution
system.membus.trans_dist::ReadExReq               629                       # Transaction distribution
system.membus.trans_dist::ReadExResp              629                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           677                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        83584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        83584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   83584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1306                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1306                       # Request fanout histogram
system.membus.reqLayer0.occupancy              653000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3523500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
