// Seed: 915528543
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output tri1 id_2,
    input  wand id_3,
    output tri  id_4
);
  logic id_6;
endmodule
program module_1 #(
    parameter id_0  = 32'd12,
    parameter id_14 = 32'd26,
    parameter id_16 = 32'd86
) (
    input wor _id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wire id_3,
    input wand id_4,
    input wand id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri id_8,
    input wor id_9,
    input supply1 id_10,
    input tri id_11,
    input supply1 id_12[1 : -1  ?  id_16  -  id_14 : 1],
    output tri0 id_13,
    input supply0 _id_14,
    input tri1 id_15,
    output uwire _id_16,
    output tri id_17,
    output tri0 id_18,
    input tri id_19,
    output wire id_20,
    input tri0 id_21,
    output tri1 id_22
);
  wire [1 'b0 : id_0] id_24;
  module_0 modCall_1 (
      id_1,
      id_15,
      id_7,
      id_8,
      id_3
  );
  assign modCall_1.id_1 = 0;
  assign id_24 = id_1;
endprogram
