Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 14 10:39:52 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_of_electric_fan_timing_summary_routed.rpt -pb top_module_of_electric_fan_timing_summary_routed.pb -rpx top_module_of_electric_fan_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_of_electric_fan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.522      -19.004                     13                  621        0.170        0.000                      0                  621        4.500        0.000                       0                   413  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.522      -19.004                     13                  621        0.170        0.000                      0                  621        4.500        0.000                       0                   413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           13  Failing Endpoints,  Worst Slack       -2.522ns,  Total Violation      -19.004ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.522ns  (required time - arrival time)
  Source:                 d11/dth11/count_usec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d11/dth11/temperature_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.213ns  (logic 2.082ns (28.866%)  route 5.131ns (71.134%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 10.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.632    10.153    d11/dth11/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  d11/dth11/count_usec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.459    10.612 f  d11/dth11/count_usec_reg[11]/Q
                         net (fo=4, routed)           0.838    11.451    d11/dth11/count_usec_reg[11]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.575 f  d11/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.683    12.257    d11/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.381 r  d11/dth11/next_state[5]_i_6/O
                         net (fo=32, routed)          0.436    12.817    d11/dth11/ed/temp_data_reg[29]
    SLICE_X61Y12         LUT5 (Prop_lut5_I0_O)        0.124    12.941 r  d11/dth11/ed/data_count[2]_i_3/O
                         net (fo=61, routed)          0.827    13.768    d11/dth11/ed/data_count[2]_i_3_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.892 r  d11/dth11/ed/humidity1__2_carry__0_i_10/O
                         net (fo=2, routed)           0.947    14.839    d11/dth11/ed/humidity1__2_carry__0_i_10_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.963 r  d11/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.963    d11/dth11/ed_n_57
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.541 r  d11/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.444    15.986    d11/dth11/ed/humidity1[6]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.301    16.287 f  d11/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.591    16.877    d11/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124    17.001 r  d11/dth11/ed/temperature[7]_i_1/O
                         net (fo=7, routed)           0.365    17.366    d11/dth11/ed_n_7
    SLICE_X56Y15         FDRE                                         r  d11/dth11/temperature_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.447    14.788    d11/dth11/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  d11/dth11/temperature_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X56Y15         FDRE (Setup_fdre_C_CE)      -0.169    14.844    d11/dth11/temperature_reg[5]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -17.366    
  -------------------------------------------------------------------
                         slack                                 -2.522    

Slack (VIOLATED) :        -2.522ns  (required time - arrival time)
  Source:                 d11/dth11/count_usec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d11/dth11/temperature_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.213ns  (logic 2.082ns (28.866%)  route 5.131ns (71.134%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 10.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.632    10.153    d11/dth11/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  d11/dth11/count_usec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.459    10.612 f  d11/dth11/count_usec_reg[11]/Q
                         net (fo=4, routed)           0.838    11.451    d11/dth11/count_usec_reg[11]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.575 f  d11/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.683    12.257    d11/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.381 r  d11/dth11/next_state[5]_i_6/O
                         net (fo=32, routed)          0.436    12.817    d11/dth11/ed/temp_data_reg[29]
    SLICE_X61Y12         LUT5 (Prop_lut5_I0_O)        0.124    12.941 r  d11/dth11/ed/data_count[2]_i_3/O
                         net (fo=61, routed)          0.827    13.768    d11/dth11/ed/data_count[2]_i_3_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.892 r  d11/dth11/ed/humidity1__2_carry__0_i_10/O
                         net (fo=2, routed)           0.947    14.839    d11/dth11/ed/humidity1__2_carry__0_i_10_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.963 r  d11/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.963    d11/dth11/ed_n_57
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.541 r  d11/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.444    15.986    d11/dth11/ed/humidity1[6]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.301    16.287 f  d11/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.591    16.877    d11/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124    17.001 r  d11/dth11/ed/temperature[7]_i_1/O
                         net (fo=7, routed)           0.365    17.366    d11/dth11/ed_n_7
    SLICE_X56Y15         FDRE                                         r  d11/dth11/temperature_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.447    14.788    d11/dth11/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  d11/dth11/temperature_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X56Y15         FDRE (Setup_fdre_C_CE)      -0.169    14.844    d11/dth11/temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -17.366    
  -------------------------------------------------------------------
                         slack                                 -2.522    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 d11/dth11/count_usec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d11/dth11/temperature_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.050ns  (logic 2.082ns (29.534%)  route 4.968ns (70.466%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 10.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.632    10.153    d11/dth11/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  d11/dth11/count_usec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.459    10.612 f  d11/dth11/count_usec_reg[11]/Q
                         net (fo=4, routed)           0.838    11.451    d11/dth11/count_usec_reg[11]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.575 f  d11/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.683    12.257    d11/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.381 r  d11/dth11/next_state[5]_i_6/O
                         net (fo=32, routed)          0.436    12.817    d11/dth11/ed/temp_data_reg[29]
    SLICE_X61Y12         LUT5 (Prop_lut5_I0_O)        0.124    12.941 r  d11/dth11/ed/data_count[2]_i_3/O
                         net (fo=61, routed)          0.827    13.768    d11/dth11/ed/data_count[2]_i_3_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.892 r  d11/dth11/ed/humidity1__2_carry__0_i_10/O
                         net (fo=2, routed)           0.947    14.839    d11/dth11/ed/humidity1__2_carry__0_i_10_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.963 r  d11/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.963    d11/dth11/ed_n_57
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.541 r  d11/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.444    15.986    d11/dth11/ed/humidity1[6]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.301    16.287 f  d11/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.591    16.877    d11/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124    17.001 r  d11/dth11/ed/temperature[7]_i_1/O
                         net (fo=7, routed)           0.202    17.203    d11/dth11/ed_n_7
    SLICE_X54Y14         FDRE                                         r  d11/dth11/temperature_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.447    14.788    d11/dth11/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  d11/dth11/temperature_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDRE (Setup_fdre_C_CE)      -0.169    14.844    d11/dth11/temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -17.203    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 d11/dth11/count_usec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d11/dth11/temperature_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.050ns  (logic 2.082ns (29.534%)  route 4.968ns (70.466%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 10.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.632    10.153    d11/dth11/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  d11/dth11/count_usec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.459    10.612 f  d11/dth11/count_usec_reg[11]/Q
                         net (fo=4, routed)           0.838    11.451    d11/dth11/count_usec_reg[11]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.575 f  d11/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.683    12.257    d11/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.381 r  d11/dth11/next_state[5]_i_6/O
                         net (fo=32, routed)          0.436    12.817    d11/dth11/ed/temp_data_reg[29]
    SLICE_X61Y12         LUT5 (Prop_lut5_I0_O)        0.124    12.941 r  d11/dth11/ed/data_count[2]_i_3/O
                         net (fo=61, routed)          0.827    13.768    d11/dth11/ed/data_count[2]_i_3_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.892 r  d11/dth11/ed/humidity1__2_carry__0_i_10/O
                         net (fo=2, routed)           0.947    14.839    d11/dth11/ed/humidity1__2_carry__0_i_10_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.963 r  d11/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.963    d11/dth11/ed_n_57
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.541 r  d11/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.444    15.986    d11/dth11/ed/humidity1[6]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.301    16.287 f  d11/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.591    16.877    d11/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124    17.001 r  d11/dth11/ed/temperature[7]_i_1/O
                         net (fo=7, routed)           0.202    17.203    d11/dth11/ed_n_7
    SLICE_X54Y14         FDRE                                         r  d11/dth11/temperature_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.447    14.788    d11/dth11/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  d11/dth11/temperature_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDRE (Setup_fdre_C_CE)      -0.169    14.844    d11/dth11/temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -17.203    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 d11/dth11/count_usec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d11/dth11/temperature_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.050ns  (logic 2.082ns (29.534%)  route 4.968ns (70.466%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 10.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.632    10.153    d11/dth11/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  d11/dth11/count_usec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.459    10.612 f  d11/dth11/count_usec_reg[11]/Q
                         net (fo=4, routed)           0.838    11.451    d11/dth11/count_usec_reg[11]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.575 f  d11/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.683    12.257    d11/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.381 r  d11/dth11/next_state[5]_i_6/O
                         net (fo=32, routed)          0.436    12.817    d11/dth11/ed/temp_data_reg[29]
    SLICE_X61Y12         LUT5 (Prop_lut5_I0_O)        0.124    12.941 r  d11/dth11/ed/data_count[2]_i_3/O
                         net (fo=61, routed)          0.827    13.768    d11/dth11/ed/data_count[2]_i_3_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.892 r  d11/dth11/ed/humidity1__2_carry__0_i_10/O
                         net (fo=2, routed)           0.947    14.839    d11/dth11/ed/humidity1__2_carry__0_i_10_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.963 r  d11/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.963    d11/dth11/ed_n_57
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.541 r  d11/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.444    15.986    d11/dth11/ed/humidity1[6]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.301    16.287 f  d11/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.591    16.877    d11/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124    17.001 r  d11/dth11/ed/temperature[7]_i_1/O
                         net (fo=7, routed)           0.202    17.203    d11/dth11/ed_n_7
    SLICE_X54Y14         FDRE                                         r  d11/dth11/temperature_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.447    14.788    d11/dth11/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  d11/dth11/temperature_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDRE (Setup_fdre_C_CE)      -0.169    14.844    d11/dth11/temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -17.203    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 d11/dth11/count_usec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d11/dth11/temperature_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.050ns  (logic 2.082ns (29.534%)  route 4.968ns (70.466%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 10.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.632    10.153    d11/dth11/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  d11/dth11/count_usec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.459    10.612 f  d11/dth11/count_usec_reg[11]/Q
                         net (fo=4, routed)           0.838    11.451    d11/dth11/count_usec_reg[11]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.575 f  d11/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.683    12.257    d11/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.381 r  d11/dth11/next_state[5]_i_6/O
                         net (fo=32, routed)          0.436    12.817    d11/dth11/ed/temp_data_reg[29]
    SLICE_X61Y12         LUT5 (Prop_lut5_I0_O)        0.124    12.941 r  d11/dth11/ed/data_count[2]_i_3/O
                         net (fo=61, routed)          0.827    13.768    d11/dth11/ed/data_count[2]_i_3_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.892 r  d11/dth11/ed/humidity1__2_carry__0_i_10/O
                         net (fo=2, routed)           0.947    14.839    d11/dth11/ed/humidity1__2_carry__0_i_10_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.963 r  d11/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.963    d11/dth11/ed_n_57
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.541 r  d11/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.444    15.986    d11/dth11/ed/humidity1[6]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.301    16.287 f  d11/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.591    16.877    d11/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124    17.001 r  d11/dth11/ed/temperature[7]_i_1/O
                         net (fo=7, routed)           0.202    17.203    d11/dth11/ed_n_7
    SLICE_X54Y14         FDRE                                         r  d11/dth11/temperature_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.447    14.788    d11/dth11/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  d11/dth11/temperature_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDRE (Setup_fdre_C_CE)      -0.169    14.844    d11/dth11/temperature_reg[4]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -17.203    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 d11/dth11/count_usec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d11/dth11/temperature_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.050ns  (logic 2.082ns (29.534%)  route 4.968ns (70.466%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 10.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.632    10.153    d11/dth11/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  d11/dth11/count_usec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.459    10.612 f  d11/dth11/count_usec_reg[11]/Q
                         net (fo=4, routed)           0.838    11.451    d11/dth11/count_usec_reg[11]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.575 f  d11/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.683    12.257    d11/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.381 r  d11/dth11/next_state[5]_i_6/O
                         net (fo=32, routed)          0.436    12.817    d11/dth11/ed/temp_data_reg[29]
    SLICE_X61Y12         LUT5 (Prop_lut5_I0_O)        0.124    12.941 r  d11/dth11/ed/data_count[2]_i_3/O
                         net (fo=61, routed)          0.827    13.768    d11/dth11/ed/data_count[2]_i_3_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.892 r  d11/dth11/ed/humidity1__2_carry__0_i_10/O
                         net (fo=2, routed)           0.947    14.839    d11/dth11/ed/humidity1__2_carry__0_i_10_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.963 r  d11/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.963    d11/dth11/ed_n_57
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.541 r  d11/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.444    15.986    d11/dth11/ed/humidity1[6]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.301    16.287 f  d11/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.591    16.877    d11/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124    17.001 r  d11/dth11/ed/temperature[7]_i_1/O
                         net (fo=7, routed)           0.202    17.203    d11/dth11/ed_n_7
    SLICE_X54Y14         FDRE                                         r  d11/dth11/temperature_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.447    14.788    d11/dth11/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  d11/dth11/temperature_reg[7]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDRE (Setup_fdre_C_CE)      -0.169    14.844    d11/dth11/temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -17.203    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 d11/dth11/count_usec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d11/dth11/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.129ns  (logic 1.079ns (21.035%)  route 4.050ns (78.965%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 10.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.632    10.153    d11/dth11/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  d11/dth11/count_usec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.459    10.612 f  d11/dth11/count_usec_reg[11]/Q
                         net (fo=4, routed)           0.838    11.451    d11/dth11/count_usec_reg[11]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.575 f  d11/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.683    12.257    d11/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.381 r  d11/dth11/next_state[5]_i_6/O
                         net (fo=32, routed)          0.702    13.084    d11/dth11/ed/temp_data_reg[29]
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.208 r  d11/dth11/ed/data_count[5]_i_3/O
                         net (fo=3, routed)           0.732    13.940    d11/dth11/ed/data_count[5]_i_3_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.064 r  d11/dth11/ed/next_state[5]_i_4/O
                         net (fo=4, routed)           0.515    14.578    d11/dth11/ed/next_state[5]_i_4_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    14.702 r  d11/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.580    15.283    d11/dth11/next_state
    SLICE_X54Y15         FDPE                                         r  d11/dth11/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.446    14.787    d11/dth11/clk_IBUF_BUFG
    SLICE_X54Y15         FDPE                                         r  d11/dth11/next_state_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y15         FDPE (Setup_fdpe_C_CE)      -0.169    14.843    d11/dth11/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -15.283    
  -------------------------------------------------------------------
                         slack                                 -0.440    

Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 d11/dth11/count_usec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d11/dth11/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.034ns  (logic 1.079ns (21.435%)  route 3.955ns (78.565%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 10.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.632    10.153    d11/dth11/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  d11/dth11/count_usec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.459    10.612 f  d11/dth11/count_usec_reg[11]/Q
                         net (fo=4, routed)           0.838    11.451    d11/dth11/count_usec_reg[11]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.575 f  d11/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.683    12.257    d11/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.381 r  d11/dth11/next_state[5]_i_6/O
                         net (fo=32, routed)          0.702    13.084    d11/dth11/ed/temp_data_reg[29]
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.208 r  d11/dth11/ed/data_count[5]_i_3/O
                         net (fo=3, routed)           0.732    13.940    d11/dth11/ed/data_count[5]_i_3_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.064 r  d11/dth11/ed/next_state[5]_i_4/O
                         net (fo=4, routed)           0.515    14.578    d11/dth11/ed/next_state[5]_i_4_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    14.702 r  d11/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.485    15.187    d11/dth11/next_state
    SLICE_X54Y16         FDCE                                         r  d11/dth11/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.445    14.786    d11/dth11/clk_IBUF_BUFG
    SLICE_X54Y16         FDCE                                         r  d11/dth11/next_state_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y16         FDCE (Setup_fdce_C_CE)      -0.169    14.842    d11/dth11/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 d11/dth11/count_usec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d11/dth11/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.034ns  (logic 1.079ns (21.435%)  route 3.955ns (78.565%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 10.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.632    10.153    d11/dth11/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  d11/dth11/count_usec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.459    10.612 f  d11/dth11/count_usec_reg[11]/Q
                         net (fo=4, routed)           0.838    11.451    d11/dth11/count_usec_reg[11]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.575 f  d11/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.683    12.257    d11/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.381 r  d11/dth11/next_state[5]_i_6/O
                         net (fo=32, routed)          0.702    13.084    d11/dth11/ed/temp_data_reg[29]
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.208 r  d11/dth11/ed/data_count[5]_i_3/O
                         net (fo=3, routed)           0.732    13.940    d11/dth11/ed/data_count[5]_i_3_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.064 r  d11/dth11/ed/next_state[5]_i_4/O
                         net (fo=4, routed)           0.515    14.578    d11/dth11/ed/next_state[5]_i_4_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    14.702 r  d11/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.485    15.187    d11/dth11/next_state
    SLICE_X54Y16         FDCE                                         r  d11/dth11/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.445    14.786    d11/dth11/clk_IBUF_BUFG
    SLICE_X54Y16         FDCE                                         r  d11/dth11/next_state_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y16         FDCE (Setup_fdce_C_CE)      -0.169    14.842    d11/dth11/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 -0.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 btn_echo_cntr/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_echo_cntr/btn1/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.589     1.472    btn_echo_cntr/clk_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  btn_echo_cntr/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  btn_echo_cntr/debounced_btn_reg/Q
                         net (fo=1, routed)           0.112     1.725    btn_echo_cntr/btn1/ff_cur_reg_0
    SLICE_X61Y17         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.856     1.983    btn_echo_cntr/btn1/clk_IBUF_BUFG
    SLICE_X61Y17         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/C
                         clock pessimism             -0.498     1.485    
    SLICE_X61Y17         FDCE (Hold_fdce_C_D)         0.070     1.555    btn_echo_cntr/btn1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.427%)  route 0.127ns (46.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 6.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.594     6.477    power_cntr_0/usec_clk/ed/clk_IBUF_BUFG
    SLICE_X63Y9          FDCE                                         r  power_cntr_0/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.146     6.623 r  power_cntr_0/usec_clk/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.127     6.750    power_cntr_0/usec_clk/ed/msec_clk/ed_source/p_0_in[1]
    SLICE_X63Y9          FDCE                                         r  power_cntr_0/usec_clk/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.865     6.992    power_cntr_0/usec_clk/ed/clk_IBUF_BUFG
    SLICE_X63Y9          FDCE                                         r  power_cntr_0/usec_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.477    
    SLICE_X63Y9          FDCE (Hold_fdce_C_D)         0.082     6.559    power_cntr_0/usec_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.559    
                         arrival time                           6.750    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 nolabel_line101/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.286ns  (logic 0.167ns (58.488%)  route 0.119ns (41.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.582     6.465    nolabel_line101/ed/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  nolabel_line101/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.167     6.632 r  nolabel_line101/ed/ff_cur_reg/Q
                         net (fo=3, routed)           0.119     6.751    nolabel_line101/ed/p_0_in[1]
    SLICE_X59Y22         FDCE                                         r  nolabel_line101/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.851     6.978    nolabel_line101/ed/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  nolabel_line101/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.480    
    SLICE_X59Y22         FDCE (Hold_fdce_C_D)         0.077     6.557    nolabel_line101/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.557    
                         arrival time                           6.751    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/cnt_clksource_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.339%)  route 0.142ns (42.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.593     6.476    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X63Y10         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.146     6.622 r  power_cntr_0/msec_clk/cnt_clksource_reg[1]/Q
                         net (fo=7, routed)           0.142     6.764    power_cntr_0/msec_clk/cnt_clksource_reg[1]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.045     6.809 r  power_cntr_0/msec_clk/cnt_clksource[3]_i_1/O
                         net (fo=1, routed)           0.000     6.809    power_cntr_0/msec_clk/p_0_in__0__0[3]
    SLICE_X62Y10         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.864     6.991    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X62Y10         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.489    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.098     6.587    power_cntr_0/msec_clk/cnt_clksource_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.809    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 btn_power_cntr/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_power_cntr/ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.589     1.472    btn_power_cntr/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  btn_power_cntr/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  btn_power_cntr/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.165     1.778    btn_power_cntr/ed/S[0]
    SLICE_X63Y17         FDCE                                         r  btn_power_cntr/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.858     1.985    btn_power_cntr/ed/clk_IBUF_BUFG
    SLICE_X63Y17         FDCE                                         r  btn_power_cntr/ed/ff_cur_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X63Y17         FDCE (Hold_fdce_C_D)         0.070     1.556    btn_power_cntr/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 btn_led_cntr/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_led_cntr/btn1/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.589     1.472    btn_led_cntr/clk_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  btn_led_cntr/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  btn_led_cntr/debounced_btn_reg/Q
                         net (fo=1, routed)           0.166     1.779    btn_led_cntr/btn1/ff_cur_reg_1
    SLICE_X61Y18         FDCE                                         r  btn_led_cntr/btn1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.855     1.982    btn_led_cntr/btn1/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  btn_led_cntr/btn1/ff_cur_reg/C
                         clock pessimism             -0.498     1.484    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.070     1.554    btn_led_cntr/btn1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 power_cntr_0/sec_clk/cnt_clksource_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/sec_clk/cnt_clksource_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.191ns (52.429%)  route 0.173ns (47.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 6.956 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.562     6.445    power_cntr_0/sec_clk/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  power_cntr_0/sec_clk/cnt_clksource_reg[3]/Q
                         net (fo=6, routed)           0.173     6.764    power_cntr_0/sec_clk/cnt_clksource_reg[3]
    SLICE_X56Y17         LUT5 (Prop_lut5_I1_O)        0.045     6.809 r  power_cntr_0/sec_clk/cnt_clksource[9]_i_2__0/O
                         net (fo=1, routed)           0.000     6.809    power_cntr_0/sec_clk/p_0_in__1[9]
    SLICE_X56Y17         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.829     6.956    power_cntr_0/sec_clk/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.458    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.125     6.583    power_cntr_0/sec_clk/cnt_clksource_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.809    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 btn_timer_cntr/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_timer_cntr/btn1/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.589     1.472    btn_timer_cntr/clk_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  btn_timer_cntr/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  btn_timer_cntr/debounced_btn_reg/Q
                         net (fo=1, routed)           0.166     1.779    btn_timer_cntr/btn1/ff_cur_reg_2
    SLICE_X61Y18         FDCE                                         r  btn_timer_cntr/btn1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.855     1.982    btn_timer_cntr/btn1/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  btn_timer_cntr/btn1/ff_cur_reg/C
                         clock pessimism             -0.498     1.484    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.066     1.550    btn_timer_cntr/btn1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/cnt_clksource_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.330ns  (logic 0.232ns (70.366%)  route 0.098ns (29.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.593     6.476    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X63Y10         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.133     6.609 r  power_cntr_0/msec_clk/cnt_clksource_reg[2]/Q
                         net (fo=7, routed)           0.098     6.707    power_cntr_0/msec_clk/cnt_clksource_reg[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I4_O)        0.099     6.806 r  power_cntr_0/msec_clk/cnt_clksource[4]_i_1/O
                         net (fo=1, routed)           0.000     6.806    power_cntr_0/msec_clk/p_0_in__0__0[4]
    SLICE_X63Y10         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.864     6.991    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X63Y10         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.476    
    SLICE_X63Y10         FDCE (Hold_fdce_C_D)         0.099     6.575    power_cntr_0/msec_clk/cnt_clksource_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.575    
                         arrival time                           6.806    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 power_cntr_0/sec_clk/cnt_clksource_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/sec_clk/cnt_clksource_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.330ns  (logic 0.232ns (70.366%)  route 0.098ns (29.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 6.956 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.562     6.445    power_cntr_0/sec_clk/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.133     6.578 r  power_cntr_0/sec_clk/cnt_clksource_reg[2]/Q
                         net (fo=7, routed)           0.098     6.676    power_cntr_0/sec_clk/cnt_clksource_reg[2]
    SLICE_X57Y17         LUT5 (Prop_lut5_I1_O)        0.099     6.775 r  power_cntr_0/sec_clk/cnt_clksource[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.775    power_cntr_0/sec_clk/p_0_in__1[3]
    SLICE_X57Y17         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.829     6.956    power_cntr_0/sec_clk/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.445    
    SLICE_X57Y17         FDCE (Hold_fdce_C_D)         0.099     6.544    power_cntr_0/sec_clk/cnt_clksource_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.544    
                         arrival time                           6.775    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   blue_led/duty_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   blue_led/duty_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   blue_led/duty_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   blue_led/duty_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   blue_led/led_b/cnt_sysclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   blue_led/led_b/cnt_sysclk_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   blue_led/led_b/cnt_sysclk_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y13   btn_power_cntr/clk_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y13   btn_power_cntr/clk_div_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   control_pwm/cnt_temp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   control_pwm/cnt_temp_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   current_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   d11/dth11/temp_data_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   d11/dth11/temp_data_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   d11/dth11/temp_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   d11/dth11/temp_data_reg[28]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   d11/ehco_next_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   d11/ehco_next_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   nolabel_line101/pwm_rotation/cnt_duty_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   nolabel_line101/pwm_rotation/cnt_duty_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   nolabel_line101/pwm_rotation/cnt_duty_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   nolabel_line101/pwm_rotation/cnt_duty_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line101/pwm_rotation/cnt_duty_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line101/pwm_rotation/cnt_duty_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line101/pwm_rotation/cnt_duty_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line101/pwm_rotation/cnt_duty_reg[19]/C



