--- 20090113-1.c.{atmega128}.{2}.{vanilla}.s	2020-08-05 15:53:09.717059680 +0000
+++ 20090113-1.c.{atmega128}.{2}.{ccmode}.s	2020-08-05 15:53:09.197054484 +0000
@@ -34,16 +34,15 @@
 	movw r12,r24
 	movw r14,r22
 	movw r26,r20
-	ld r24,X+
-	ld r25,X
-	movw r20,r24
-	subi r20,1
-	sbc r21,__zero_reg__
-	movw r30,r20
+	ld r20,X+
+	ld r21,X
+	movw r24,r20
+	sbiw r24,1
+	movw r30,r24
 	lsl r30
 	rol r31
-	add r30,r20
-	adc r31,r21
+	add r30,r24
+	adc r31,r25
 	lsl r30
 	rol r31
 	add r30,r22
@@ -52,30 +51,28 @@
 	ldd r17,Z+9
 	subi r16,-1
 	sbci r17,-1
-	movw r18,r24
+	movw r18,r20
 	lsl r18
 	rol r19
 	movw r30,r18
-	add r30,r24
-	adc r31,r25
+	add r30,r20
+	adc r31,r21
 	lsl r30
 	rol r31
 	add r30,r14
 	adc r31,r15
-	ld r24,Z
-	ldd r25,Z+1
-	sub r16,r24
-	sbc r17,r25
-	cp __zero_reg__,r20
-	cpc __zero_reg__,r21
+	ld r22,Z
+	ldd r23,Z+1
+	sub r16,r22
+	sbc r17,r23
+	cp __zero_reg__,r24
+	cpc __zero_reg__,r25
 	brge .L5
 	movw r30,r14
 	movw r26,r28
 	adiw r26,1
-	ldi r24,lo8(-1)
-	ldi r25,lo8(-1)
-	add r24,r28
-	adc r25,r29
+	movw r24,r28
+	sbiw r24,1
 	add r18,r24
 	adc r19,r25
 .L4:
@@ -92,6 +89,8 @@
 	cp r26,r18
 	cpc r27,r19
 	brne .L4
+	subi r20,1
+	sbc r21,__zero_reg__
 	lsl r20
 	rol r21
 	ldi r23,0
@@ -211,7 +210,8 @@
 	ldi r19,0
 	std Y+56,r19
 	std Y+55,r18
-	sbiw r30,40
+	movw r30,r28
+	adiw r30,17
 	ldi r20,lo8(30)
 	movw r26,r30
 	0:
