// Seed: 1040583991
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_1 = 0;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
  ;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output uwire id_2,
    input tri id_3
    , id_10,
    output supply0 id_4,
    input uwire id_5,
    input wand id_6,
    output supply0 id_7,
    input wor id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
module module_2 (
    input tri0 id_0,
    output uwire id_1
    , id_7,
    input wor id_2,
    output tri id_3,
    output supply0 id_4,
    output supply1 id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
endmodule
