<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Matrix_Clock: devices/register.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_manual.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Matrix_Clock
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('register_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">register.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="group__includes_8h.html">../group_includes.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a44a909b6a5f23f9dffe3aed151cd5576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a44a909b6a5f23f9dffe3aed151cd5576">X0_DATA_DDR</a>&#160;&#160;&#160;DDRC</td></tr>
<tr class="memdesc:a44a909b6a5f23f9dffe3aed151cd5576"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of serial data input X0  <a href="#a44a909b6a5f23f9dffe3aed151cd5576">More...</a><br /></td></tr>
<tr class="separator:a44a909b6a5f23f9dffe3aed151cd5576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ddd8787dd28ef523bcf2de663dd3454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a5ddd8787dd28ef523bcf2de663dd3454">X0_DATA_PORT</a>&#160;&#160;&#160;PORTC</td></tr>
<tr class="memdesc:a5ddd8787dd28ef523bcf2de663dd3454"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of serial data input X0  <a href="#a5ddd8787dd28ef523bcf2de663dd3454">More...</a><br /></td></tr>
<tr class="separator:a5ddd8787dd28ef523bcf2de663dd3454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36574acfcf0f076add165186dbfa0e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a36574acfcf0f076add165186dbfa0e2a">X0_DATA_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PC0)</td></tr>
<tr class="memdesc:a36574acfcf0f076add165186dbfa0e2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of serial data input X0  <a href="#a36574acfcf0f076add165186dbfa0e2a">More...</a><br /></td></tr>
<tr class="separator:a36574acfcf0f076add165186dbfa0e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af42990a24bd905ad7260665684c09117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#af42990a24bd905ad7260665684c09117">X0_DATA_HIGH</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#a5ddd8787dd28ef523bcf2de663dd3454">X0_DATA_PORT</a> |= <a class="el" href="register_8h.html#a36574acfcf0f076add165186dbfa0e2a">X0_DATA_ADDR</a></td></tr>
<tr class="memdesc:af42990a24bd905ad7260665684c09117"><td class="mdescLeft">&#160;</td><td class="mdescRight">set high state to serial data input X0  <a href="#af42990a24bd905ad7260665684c09117">More...</a><br /></td></tr>
<tr class="separator:af42990a24bd905ad7260665684c09117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24c6b5189c99b78299df1203f2c1cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ad24c6b5189c99b78299df1203f2c1cd1">X0_DATA_LOW</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#a5ddd8787dd28ef523bcf2de663dd3454">X0_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a36574acfcf0f076add165186dbfa0e2a">X0_DATA_ADDR</a></td></tr>
<tr class="memdesc:ad24c6b5189c99b78299df1203f2c1cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">set low state to serial data input X0  <a href="#ad24c6b5189c99b78299df1203f2c1cd1">More...</a><br /></td></tr>
<tr class="separator:ad24c6b5189c99b78299df1203f2c1cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae317bc44cb454e0421263bbf164fa95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ae317bc44cb454e0421263bbf164fa95e">X1_DATA_DDR</a>&#160;&#160;&#160;DDRB</td></tr>
<tr class="memdesc:ae317bc44cb454e0421263bbf164fa95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of serial data input X1  <a href="#ae317bc44cb454e0421263bbf164fa95e">More...</a><br /></td></tr>
<tr class="separator:ae317bc44cb454e0421263bbf164fa95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682445c7bfce0442babf249986ba8249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a682445c7bfce0442babf249986ba8249">X1_DATA_PORT</a>&#160;&#160;&#160;PORTB</td></tr>
<tr class="memdesc:a682445c7bfce0442babf249986ba8249"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of serial data input X1  <a href="#a682445c7bfce0442babf249986ba8249">More...</a><br /></td></tr>
<tr class="separator:a682445c7bfce0442babf249986ba8249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1075c3eaa2c504a267fc3ad74ca24e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a1075c3eaa2c504a267fc3ad74ca24e3d">X1_DATA_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PB5)</td></tr>
<tr class="memdesc:a1075c3eaa2c504a267fc3ad74ca24e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of serial data input X1  <a href="#a1075c3eaa2c504a267fc3ad74ca24e3d">More...</a><br /></td></tr>
<tr class="separator:a1075c3eaa2c504a267fc3ad74ca24e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d60f2e06fa347395ed69cbb0dd58232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a8d60f2e06fa347395ed69cbb0dd58232">X1_DATA_HIGH</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#a682445c7bfce0442babf249986ba8249">X1_DATA_PORT</a> |= <a class="el" href="register_8h.html#a1075c3eaa2c504a267fc3ad74ca24e3d">X1_DATA_ADDR</a></td></tr>
<tr class="memdesc:a8d60f2e06fa347395ed69cbb0dd58232"><td class="mdescLeft">&#160;</td><td class="mdescRight">set high state to serial data input X1  <a href="#a8d60f2e06fa347395ed69cbb0dd58232">More...</a><br /></td></tr>
<tr class="separator:a8d60f2e06fa347395ed69cbb0dd58232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ca10688f334204e60249c9a14e6977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a90ca10688f334204e60249c9a14e6977">X1_DATA_LOW</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#a682445c7bfce0442babf249986ba8249">X1_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a1075c3eaa2c504a267fc3ad74ca24e3d">X1_DATA_ADDR</a></td></tr>
<tr class="memdesc:a90ca10688f334204e60249c9a14e6977"><td class="mdescLeft">&#160;</td><td class="mdescRight">set low state to serial data input X1  <a href="#a90ca10688f334204e60249c9a14e6977">More...</a><br /></td></tr>
<tr class="separator:a90ca10688f334204e60249c9a14e6977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43117fa1a5a0b48b27cab023860d6787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a43117fa1a5a0b48b27cab023860d6787">X2_DATA_DDR</a>&#160;&#160;&#160;DDRB</td></tr>
<tr class="memdesc:a43117fa1a5a0b48b27cab023860d6787"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of serial data input X2  <a href="#a43117fa1a5a0b48b27cab023860d6787">More...</a><br /></td></tr>
<tr class="separator:a43117fa1a5a0b48b27cab023860d6787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac36b1956e7b747715599a09e2f6f8f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ac36b1956e7b747715599a09e2f6f8f18">X2_DATA_PORT</a>&#160;&#160;&#160;PORTB</td></tr>
<tr class="memdesc:ac36b1956e7b747715599a09e2f6f8f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of serial data input X2  <a href="#ac36b1956e7b747715599a09e2f6f8f18">More...</a><br /></td></tr>
<tr class="separator:ac36b1956e7b747715599a09e2f6f8f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640ea2375bc1dd5fcc2ecbb5fdc403a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a640ea2375bc1dd5fcc2ecbb5fdc403a7">X2_DATA_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PB4)</td></tr>
<tr class="memdesc:a640ea2375bc1dd5fcc2ecbb5fdc403a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of serial data input X2  <a href="#a640ea2375bc1dd5fcc2ecbb5fdc403a7">More...</a><br /></td></tr>
<tr class="separator:a640ea2375bc1dd5fcc2ecbb5fdc403a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52bfbf651daab34bb2f806c8fa243cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a52bfbf651daab34bb2f806c8fa243cfb">X2_DATA_HIGH</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#ac36b1956e7b747715599a09e2f6f8f18">X2_DATA_PORT</a> |= <a class="el" href="register_8h.html#a640ea2375bc1dd5fcc2ecbb5fdc403a7">X2_DATA_ADDR</a></td></tr>
<tr class="memdesc:a52bfbf651daab34bb2f806c8fa243cfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">set high state to serial data input X2  <a href="#a52bfbf651daab34bb2f806c8fa243cfb">More...</a><br /></td></tr>
<tr class="separator:a52bfbf651daab34bb2f806c8fa243cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e968694ecffb4e12c60feaaa0eedcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#aa3e968694ecffb4e12c60feaaa0eedcb">X2_DATA_LOW</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#ac36b1956e7b747715599a09e2f6f8f18">X2_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a640ea2375bc1dd5fcc2ecbb5fdc403a7">X2_DATA_ADDR</a></td></tr>
<tr class="memdesc:aa3e968694ecffb4e12c60feaaa0eedcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">set low state to serial data input X2  <a href="#aa3e968694ecffb4e12c60feaaa0eedcb">More...</a><br /></td></tr>
<tr class="separator:aa3e968694ecffb4e12c60feaaa0eedcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ca884ea7b22d1f09bda278f9272222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ab6ca884ea7b22d1f09bda278f9272222">X3_DATA_DDR</a>&#160;&#160;&#160;DDRB</td></tr>
<tr class="memdesc:ab6ca884ea7b22d1f09bda278f9272222"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of serial data input X3  <a href="#ab6ca884ea7b22d1f09bda278f9272222">More...</a><br /></td></tr>
<tr class="separator:ab6ca884ea7b22d1f09bda278f9272222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f51b01c5981ae1f7b59193861d9cca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a2f51b01c5981ae1f7b59193861d9cca9">X3_DATA_PORT</a>&#160;&#160;&#160;PORTB</td></tr>
<tr class="memdesc:a2f51b01c5981ae1f7b59193861d9cca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of serial data input X3  <a href="#a2f51b01c5981ae1f7b59193861d9cca9">More...</a><br /></td></tr>
<tr class="separator:a2f51b01c5981ae1f7b59193861d9cca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab27f79ee78369244e614e189530952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a9ab27f79ee78369244e614e189530952">X3_DATA_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PB1)</td></tr>
<tr class="memdesc:a9ab27f79ee78369244e614e189530952"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of serial data input X3  <a href="#a9ab27f79ee78369244e614e189530952">More...</a><br /></td></tr>
<tr class="separator:a9ab27f79ee78369244e614e189530952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8656eb6384ccc4b35dee8d0600d2b0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a8656eb6384ccc4b35dee8d0600d2b0ef">X3_DATA_HIGH</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#a2f51b01c5981ae1f7b59193861d9cca9">X3_DATA_PORT</a> |= <a class="el" href="register_8h.html#a9ab27f79ee78369244e614e189530952">X3_DATA_ADDR</a></td></tr>
<tr class="memdesc:a8656eb6384ccc4b35dee8d0600d2b0ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">set high state to serial data input X3  <a href="#a8656eb6384ccc4b35dee8d0600d2b0ef">More...</a><br /></td></tr>
<tr class="separator:a8656eb6384ccc4b35dee8d0600d2b0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71f44ac13b28143835345e98bf96ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#aa71f44ac13b28143835345e98bf96ba5">X3_DATA_LOW</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#a2f51b01c5981ae1f7b59193861d9cca9">X3_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a9ab27f79ee78369244e614e189530952">X3_DATA_ADDR</a></td></tr>
<tr class="memdesc:aa71f44ac13b28143835345e98bf96ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">set low state to serial data input X3  <a href="#aa71f44ac13b28143835345e98bf96ba5">More...</a><br /></td></tr>
<tr class="separator:aa71f44ac13b28143835345e98bf96ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac776d3999dbaadcfcc360454546e1abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ac776d3999dbaadcfcc360454546e1abd">Y_DATA_DDR</a>&#160;&#160;&#160;DDRD</td></tr>
<tr class="memdesc:ac776d3999dbaadcfcc360454546e1abd"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of serial data input Y  <a href="#ac776d3999dbaadcfcc360454546e1abd">More...</a><br /></td></tr>
<tr class="separator:ac776d3999dbaadcfcc360454546e1abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f446667e03213737f70412fba2786c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a2f446667e03213737f70412fba2786c7">Y_DATA_PORT</a>&#160;&#160;&#160;PORTD</td></tr>
<tr class="memdesc:a2f446667e03213737f70412fba2786c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of serial data input Y  <a href="#a2f446667e03213737f70412fba2786c7">More...</a><br /></td></tr>
<tr class="separator:a2f446667e03213737f70412fba2786c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8233ed4d2bebdf2299315653bac7a382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a8233ed4d2bebdf2299315653bac7a382">Y_DATA_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PD4)</td></tr>
<tr class="memdesc:a8233ed4d2bebdf2299315653bac7a382"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of serial data input Y  <a href="#a8233ed4d2bebdf2299315653bac7a382">More...</a><br /></td></tr>
<tr class="separator:a8233ed4d2bebdf2299315653bac7a382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedce4a42158bac2d2c079096cba204e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#adedce4a42158bac2d2c079096cba204e">Y_DATA_HIGH</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#a2f446667e03213737f70412fba2786c7">Y_DATA_PORT</a> |= <a class="el" href="register_8h.html#a8233ed4d2bebdf2299315653bac7a382">Y_DATA_ADDR</a></td></tr>
<tr class="memdesc:adedce4a42158bac2d2c079096cba204e"><td class="mdescLeft">&#160;</td><td class="mdescRight">set high state to serial data input Y  <a href="#adedce4a42158bac2d2c079096cba204e">More...</a><br /></td></tr>
<tr class="separator:adedce4a42158bac2d2c079096cba204e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89b14e951d820f15af75d29f7a3b1a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a89b14e951d820f15af75d29f7a3b1a70">Y_DATA_LOW</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#a2f446667e03213737f70412fba2786c7">Y_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a8233ed4d2bebdf2299315653bac7a382">Y_DATA_ADDR</a></td></tr>
<tr class="memdesc:a89b14e951d820f15af75d29f7a3b1a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">set low state to serial data input Y  <a href="#a89b14e951d820f15af75d29f7a3b1a70">More...</a><br /></td></tr>
<tr class="separator:a89b14e951d820f15af75d29f7a3b1a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa81aa5dafa707b0bd57466f321d6a72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#aa81aa5dafa707b0bd57466f321d6a72e">X_CLK_DATA_DDR</a>&#160;&#160;&#160;DDRB</td></tr>
<tr class="memdesc:aa81aa5dafa707b0bd57466f321d6a72e"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of clk of X group serial data inputs  <a href="#aa81aa5dafa707b0bd57466f321d6a72e">More...</a><br /></td></tr>
<tr class="separator:aa81aa5dafa707b0bd57466f321d6a72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d91d063ec80499f2d700f9798abdee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a6d91d063ec80499f2d700f9798abdee8">X_CLK_DATA_PORT</a>&#160;&#160;&#160;PORTB</td></tr>
<tr class="memdesc:a6d91d063ec80499f2d700f9798abdee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of clk of X group serial data inputs  <a href="#a6d91d063ec80499f2d700f9798abdee8">More...</a><br /></td></tr>
<tr class="separator:a6d91d063ec80499f2d700f9798abdee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b3b5ba4cdc24fe3c6674d93388d15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#af3b3b5ba4cdc24fe3c6674d93388d15a">X_CLK_DATA_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PB3)</td></tr>
<tr class="memdesc:af3b3b5ba4cdc24fe3c6674d93388d15a"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of clk of X group serial data inputs  <a href="#af3b3b5ba4cdc24fe3c6674d93388d15a">More...</a><br /></td></tr>
<tr class="separator:af3b3b5ba4cdc24fe3c6674d93388d15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d677c75821f951377de33b6c8c7624f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a8d677c75821f951377de33b6c8c7624f">Y_CLK_DATA_DDR</a>&#160;&#160;&#160;DDRD</td></tr>
<tr class="memdesc:a8d677c75821f951377de33b6c8c7624f"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of clk of Y serial data input Y  <a href="#a8d677c75821f951377de33b6c8c7624f">More...</a><br /></td></tr>
<tr class="separator:a8d677c75821f951377de33b6c8c7624f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8aedf7b57a987c86cd20b6b5063588c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ac8aedf7b57a987c86cd20b6b5063588c">Y_CLK_DATA_PORT</a>&#160;&#160;&#160;PORTD</td></tr>
<tr class="memdesc:ac8aedf7b57a987c86cd20b6b5063588c"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of clk of Y serial data input  <a href="#ac8aedf7b57a987c86cd20b6b5063588c">More...</a><br /></td></tr>
<tr class="separator:ac8aedf7b57a987c86cd20b6b5063588c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5033d27616a5916c78b4d8944e4be9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a5033d27616a5916c78b4d8944e4be9c5">Y_CLK_DATA_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PD2)</td></tr>
<tr class="memdesc:a5033d27616a5916c78b4d8944e4be9c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of clk of Y serial data input  <a href="#a5033d27616a5916c78b4d8944e4be9c5">More...</a><br /></td></tr>
<tr class="separator:a5033d27616a5916c78b4d8944e4be9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bebd759a2103e7627e73fefcbc67064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a3bebd759a2103e7627e73fefcbc67064">Y_RESET_DDR</a>&#160;&#160;&#160;DDRD</td></tr>
<tr class="memdesc:a3bebd759a2103e7627e73fefcbc67064"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of reset Y register  <a href="#a3bebd759a2103e7627e73fefcbc67064">More...</a><br /></td></tr>
<tr class="separator:a3bebd759a2103e7627e73fefcbc67064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f98beadae0dad97aaeb5e185d310f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a7f98beadae0dad97aaeb5e185d310f8f">Y_RESET_PORT</a>&#160;&#160;&#160;PORTD</td></tr>
<tr class="memdesc:a7f98beadae0dad97aaeb5e185d310f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of reset Y register  <a href="#a7f98beadae0dad97aaeb5e185d310f8f">More...</a><br /></td></tr>
<tr class="separator:a7f98beadae0dad97aaeb5e185d310f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff134f575f9ce22d6857efa4158e3f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#aff134f575f9ce22d6857efa4158e3f7f">Y_RESET_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PD3)</td></tr>
<tr class="memdesc:aff134f575f9ce22d6857efa4158e3f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of reset Y register  <a href="#aff134f575f9ce22d6857efa4158e3f7f">More...</a><br /></td></tr>
<tr class="separator:aff134f575f9ce22d6857efa4158e3f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e23bc57292c91941609d5713c354c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a14e23bc57292c91941609d5713c354c2">Y_ON</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#a7f98beadae0dad97aaeb5e185d310f8f">Y_RESET_PORT</a> &amp;= ~<a class="el" href="register_8h.html#aff134f575f9ce22d6857efa4158e3f7f">Y_RESET_ADDR</a></td></tr>
<tr class="memdesc:a14e23bc57292c91941609d5713c354c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">set ON Y register  <a href="#a14e23bc57292c91941609d5713c354c2">More...</a><br /></td></tr>
<tr class="separator:a14e23bc57292c91941609d5713c354c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91955bde359c90e0bd61c16cb0bc1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#af91955bde359c90e0bd61c16cb0bc1d6">Y_OFF</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#a7f98beadae0dad97aaeb5e185d310f8f">Y_RESET_PORT</a> |= <a class="el" href="register_8h.html#aff134f575f9ce22d6857efa4158e3f7f">Y_RESET_ADDR</a></td></tr>
<tr class="memdesc:af91955bde359c90e0bd61c16cb0bc1d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">set OFF Y register  <a href="#af91955bde359c90e0bd61c16cb0bc1d6">More...</a><br /></td></tr>
<tr class="separator:af91955bde359c90e0bd61c16cb0bc1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0f3556888414c5a86b8a819c39a7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a4e0f3556888414c5a86b8a819c39a7f8">LATCH_DDR</a>&#160;&#160;&#160;DDRB</td></tr>
<tr class="memdesc:a4e0f3556888414c5a86b8a819c39a7f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of parallel output enable of all registers  <a href="#a4e0f3556888414c5a86b8a819c39a7f8">More...</a><br /></td></tr>
<tr class="separator:a4e0f3556888414c5a86b8a819c39a7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2112372ec35551b5e2b9616918cdd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#aab2112372ec35551b5e2b9616918cdd5">LATCH_PORT</a>&#160;&#160;&#160;PORTB</td></tr>
<tr class="memdesc:aab2112372ec35551b5e2b9616918cdd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of parallel output enable of all registers  <a href="#aab2112372ec35551b5e2b9616918cdd5">More...</a><br /></td></tr>
<tr class="separator:aab2112372ec35551b5e2b9616918cdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b315b44d7c8c2f541a374caab2982f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a92b315b44d7c8c2f541a374caab2982f">LATCH_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PB2)</td></tr>
<tr class="memdesc:a92b315b44d7c8c2f541a374caab2982f"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of parallel output enable of all registers  <a href="#a92b315b44d7c8c2f541a374caab2982f">More...</a><br /></td></tr>
<tr class="separator:a92b315b44d7c8c2f541a374caab2982f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7444e2c102d6289fdee3c660ce30c862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a7444e2c102d6289fdee3c660ce30c862">LATCH_HIGH</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#aab2112372ec35551b5e2b9616918cdd5">LATCH_PORT</a> |= <a class="el" href="register_8h.html#a92b315b44d7c8c2f541a374caab2982f">LATCH_ADDR</a></td></tr>
<tr class="memdesc:a7444e2c102d6289fdee3c660ce30c862"><td class="mdescLeft">&#160;</td><td class="mdescRight">set high state of parallel output enable of all registers  <a href="#a7444e2c102d6289fdee3c660ce30c862">More...</a><br /></td></tr>
<tr class="separator:a7444e2c102d6289fdee3c660ce30c862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5406f95dcd2126672fcbc3eedf661feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a5406f95dcd2126672fcbc3eedf661feb">LATCH_LOW</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#aab2112372ec35551b5e2b9616918cdd5">LATCH_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a92b315b44d7c8c2f541a374caab2982f">LATCH_ADDR</a></td></tr>
<tr class="memdesc:a5406f95dcd2126672fcbc3eedf661feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">set low state of parallel output enable of all registers  <a href="#a5406f95dcd2126672fcbc3eedf661feb">More...</a><br /></td></tr>
<tr class="separator:a5406f95dcd2126672fcbc3eedf661feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ace7a27d184ecc91dc7c057b1372c3d9a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ace7a27d184ecc91dc7c057b1372c3d9a">RegistersInit</a> ()</td></tr>
<tr class="memdesc:ace7a27d184ecc91dc7c057b1372c3d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">initialize registers  <a href="#ace7a27d184ecc91dc7c057b1372c3d9a">More...</a><br /></td></tr>
<tr class="separator:ace7a27d184ecc91dc7c057b1372c3d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0734af63da45b43628a3486cbd65cd27"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a0734af63da45b43628a3486cbd65cd27">SendRegisterY</a> (volatile <a class="el" href="data__types_8h.html#af6e00e1318f9ec8d3c5e2f9bf6747244">BinarySwitch</a> eB, bool bWithLoad)</td></tr>
<tr class="memdesc:a0734af63da45b43628a3486cbd65cd27"><td class="mdescLeft">&#160;</td><td class="mdescRight">send one bit to Y register  <a href="#a0734af63da45b43628a3486cbd65cd27">More...</a><br /></td></tr>
<tr class="separator:a0734af63da45b43628a3486cbd65cd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c188cb9e7eb6554218f3a64a92540e5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a4c188cb9e7eb6554218f3a64a92540e5">SendRegistersX</a> (volatile uint8_t uitLineBuffer[32], bool bWithLoad)</td></tr>
<tr class="memdesc:a4c188cb9e7eb6554218f3a64a92540e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">send byte table to X0 - X3 registers  <a href="#a4c188cb9e7eb6554218f3a64a92540e5">More...</a><br /></td></tr>
<tr class="separator:a4c188cb9e7eb6554218f3a64a92540e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60028a5aca41797a3fe8293c3db08b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#aa60028a5aca41797a3fe8293c3db08b9">ClearRegistersX</a> (bool bWithLoad)</td></tr>
<tr class="memdesc:aa60028a5aca41797a3fe8293c3db08b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">send zeros to X0 - X3 registers  <a href="#aa60028a5aca41797a3fe8293c3db08b9">More...</a><br /></td></tr>
<tr class="separator:aa60028a5aca41797a3fe8293c3db08b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae772737b22ec54eb4f55eb89bb8df6fd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ae772737b22ec54eb4f55eb89bb8df6fd">SendRegisterX</a> (volatile uint8_t uitBuffer[8], bool bWithLoad)</td></tr>
<tr class="memdesc:ae772737b22ec54eb4f55eb89bb8df6fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">send byte table only to X0 register  <a href="#ae772737b22ec54eb4f55eb89bb8df6fd">More...</a><br /></td></tr>
<tr class="separator:ae772737b22ec54eb4f55eb89bb8df6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd46d118218712b73e28cd2d0c1cbf6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#afbd46d118218712b73e28cd2d0c1cbf6">Y_CLK_01</a> ()</td></tr>
<tr class="memdesc:afbd46d118218712b73e28cd2d0c1cbf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">to load new byte to Y register  <a href="#afbd46d118218712b73e28cd2d0c1cbf6">More...</a><br /></td></tr>
<tr class="separator:afbd46d118218712b73e28cd2d0c1cbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09dd219fe6e0403dd6b976da3c535dd3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a09dd219fe6e0403dd6b976da3c535dd3">X_CLK_01</a> ()</td></tr>
<tr class="memdesc:a09dd219fe6e0403dd6b976da3c535dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">to load new bytes to X registers  <a href="#a09dd219fe6e0403dd6b976da3c535dd3">More...</a><br /></td></tr>
<tr class="separator:a09dd219fe6e0403dd6b976da3c535dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855f24ec481eabddea299c362082134d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a855f24ec481eabddea299c362082134d">LATCH_01</a> ()</td></tr>
<tr class="memdesc:a855f24ec481eabddea299c362082134d"><td class="mdescLeft">&#160;</td><td class="mdescRight">to reload parallel output in all registers  <a href="#a855f24ec481eabddea299c362082134d">More...</a><br /></td></tr>
<tr class="separator:a855f24ec481eabddea299c362082134d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section author"><dt>Author</dt><dd>Mikolaj Stankowiak <br />
 <a href="#" onclick="location.href='mai'+'lto:'+'mik'+'-s'+'tan'+'@g'+'o2.'+'pl'; return false;">mik-s<span style="display: none;">.nosp@m.</span>tan@<span style="display: none;">.nosp@m.</span>go2.p<span style="display: none;">.nosp@m.</span>l</a> </dd></dl>
<dl class="section rcs"><dt>Modified</dt><dd>2018-10-20 </dd></dl>
<dl class="section rcs"><dt>Created</dt><dd>2017-11-04 </dd></dl>
<dl class="section version"><dt>Version</dt><dd>1.1</dd></dl>
<p>Used uC pins: 9<br />
 Header file containing 5 LED matrix shift registers. <br />
 <span class="rowny"> Model of register: serial in (1 bit), parallel out(8 bit) 74HC595 ___|X0_____________________|X1____________________|X2_____________________|X3____________________ <br />
 ___|0__1__2__3__4__5__6__7_|0__1__2__3__4__5__6__7|0__1__2__3__4__5__6__7_|0__1__2__3__4__5__6__7 <br />
 ____0__1__2__3__4__5__6__7__8__9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31 <br />
 Y_0| <br />
 __1| <br />
 __2| <br />
 __3| <br />
 __4| <br />
 __5| <br />
 __6| <br />
 __7| <br />
 </span> <br />
 Features:<br />
</p><ul>
<li>different serial data input to all register <br />
</li>
<li>same serial clock signal ro X register, different to Y <br />
</li>
<li>wspolny sygnal zegarowy dla zatrzasku wyjscia rownoneglego dla rejestrow X i Y<br />
</li>
<li>same parallel data</li>
<li>rejestr Y posiada sterowanie stanem wyjscia rownoleglego, mozna przejsc na stan wysokiej impedancji, co jest wykorzystywane w wylaczeniu calej matrycy, niestety efekt duchow<br />
 nalezalo obejsc poprzez zaladowanie zer dla X0-X4, dopiero pozniej mozna przelaczyc Y</li>
</ul>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="struct_diode_matrix.html" title="main structure of LED Matrix ">DiodeMatrix</a> </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a92b315b44d7c8c2f541a374caab2982f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92b315b44d7c8c2f541a374caab2982f">&#9670;&nbsp;</a></span>LATCH_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LATCH_ADDR&#160;&#160;&#160;(1 &lt;&lt; PB2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of parallel output enable of all registers </p>

</div>
</div>
<a id="a4e0f3556888414c5a86b8a819c39a7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0f3556888414c5a86b8a819c39a7f8">&#9670;&nbsp;</a></span>LATCH_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LATCH_DDR&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of parallel output enable of all registers </p>

</div>
</div>
<a id="a7444e2c102d6289fdee3c660ce30c862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7444e2c102d6289fdee3c660ce30c862">&#9670;&nbsp;</a></span>LATCH_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LATCH_HIGH</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#aab2112372ec35551b5e2b9616918cdd5">LATCH_PORT</a> |= <a class="el" href="register_8h.html#a92b315b44d7c8c2f541a374caab2982f">LATCH_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set high state of parallel output enable of all registers </p>

</div>
</div>
<a id="a5406f95dcd2126672fcbc3eedf661feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5406f95dcd2126672fcbc3eedf661feb">&#9670;&nbsp;</a></span>LATCH_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LATCH_LOW</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#aab2112372ec35551b5e2b9616918cdd5">LATCH_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a92b315b44d7c8c2f541a374caab2982f">LATCH_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set low state of parallel output enable of all registers </p>

</div>
</div>
<a id="aab2112372ec35551b5e2b9616918cdd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab2112372ec35551b5e2b9616918cdd5">&#9670;&nbsp;</a></span>LATCH_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LATCH_PORT&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of parallel output enable of all registers </p>

</div>
</div>
<a id="a36574acfcf0f076add165186dbfa0e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36574acfcf0f076add165186dbfa0e2a">&#9670;&nbsp;</a></span>X0_DATA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X0_DATA_ADDR&#160;&#160;&#160;(1 &lt;&lt; PC0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of serial data input X0 </p>

</div>
</div>
<a id="a44a909b6a5f23f9dffe3aed151cd5576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a909b6a5f23f9dffe3aed151cd5576">&#9670;&nbsp;</a></span>X0_DATA_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X0_DATA_DDR&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of serial data input X0 </p>

</div>
</div>
<a id="af42990a24bd905ad7260665684c09117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af42990a24bd905ad7260665684c09117">&#9670;&nbsp;</a></span>X0_DATA_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X0_DATA_HIGH</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#a5ddd8787dd28ef523bcf2de663dd3454">X0_DATA_PORT</a> |= <a class="el" href="register_8h.html#a36574acfcf0f076add165186dbfa0e2a">X0_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set high state to serial data input X0 </p>

</div>
</div>
<a id="ad24c6b5189c99b78299df1203f2c1cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad24c6b5189c99b78299df1203f2c1cd1">&#9670;&nbsp;</a></span>X0_DATA_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X0_DATA_LOW</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#a5ddd8787dd28ef523bcf2de663dd3454">X0_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a36574acfcf0f076add165186dbfa0e2a">X0_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set low state to serial data input X0 </p>

</div>
</div>
<a id="a5ddd8787dd28ef523bcf2de663dd3454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ddd8787dd28ef523bcf2de663dd3454">&#9670;&nbsp;</a></span>X0_DATA_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X0_DATA_PORT&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of serial data input X0 </p>

</div>
</div>
<a id="a1075c3eaa2c504a267fc3ad74ca24e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1075c3eaa2c504a267fc3ad74ca24e3d">&#9670;&nbsp;</a></span>X1_DATA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X1_DATA_ADDR&#160;&#160;&#160;(1 &lt;&lt; PB5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of serial data input X1 </p>

</div>
</div>
<a id="ae317bc44cb454e0421263bbf164fa95e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae317bc44cb454e0421263bbf164fa95e">&#9670;&nbsp;</a></span>X1_DATA_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X1_DATA_DDR&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of serial data input X1 </p>

</div>
</div>
<a id="a8d60f2e06fa347395ed69cbb0dd58232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d60f2e06fa347395ed69cbb0dd58232">&#9670;&nbsp;</a></span>X1_DATA_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X1_DATA_HIGH</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#a682445c7bfce0442babf249986ba8249">X1_DATA_PORT</a> |= <a class="el" href="register_8h.html#a1075c3eaa2c504a267fc3ad74ca24e3d">X1_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set high state to serial data input X1 </p>

</div>
</div>
<a id="a90ca10688f334204e60249c9a14e6977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ca10688f334204e60249c9a14e6977">&#9670;&nbsp;</a></span>X1_DATA_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X1_DATA_LOW</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#a682445c7bfce0442babf249986ba8249">X1_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a1075c3eaa2c504a267fc3ad74ca24e3d">X1_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set low state to serial data input X1 </p>

</div>
</div>
<a id="a682445c7bfce0442babf249986ba8249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682445c7bfce0442babf249986ba8249">&#9670;&nbsp;</a></span>X1_DATA_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X1_DATA_PORT&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of serial data input X1 </p>

</div>
</div>
<a id="a640ea2375bc1dd5fcc2ecbb5fdc403a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640ea2375bc1dd5fcc2ecbb5fdc403a7">&#9670;&nbsp;</a></span>X2_DATA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X2_DATA_ADDR&#160;&#160;&#160;(1 &lt;&lt; PB4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of serial data input X2 </p>

</div>
</div>
<a id="a43117fa1a5a0b48b27cab023860d6787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43117fa1a5a0b48b27cab023860d6787">&#9670;&nbsp;</a></span>X2_DATA_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X2_DATA_DDR&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of serial data input X2 </p>

</div>
</div>
<a id="a52bfbf651daab34bb2f806c8fa243cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52bfbf651daab34bb2f806c8fa243cfb">&#9670;&nbsp;</a></span>X2_DATA_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X2_DATA_HIGH</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#ac36b1956e7b747715599a09e2f6f8f18">X2_DATA_PORT</a> |= <a class="el" href="register_8h.html#a640ea2375bc1dd5fcc2ecbb5fdc403a7">X2_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set high state to serial data input X2 </p>

</div>
</div>
<a id="aa3e968694ecffb4e12c60feaaa0eedcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e968694ecffb4e12c60feaaa0eedcb">&#9670;&nbsp;</a></span>X2_DATA_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X2_DATA_LOW</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#ac36b1956e7b747715599a09e2f6f8f18">X2_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a640ea2375bc1dd5fcc2ecbb5fdc403a7">X2_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set low state to serial data input X2 </p>

</div>
</div>
<a id="ac36b1956e7b747715599a09e2f6f8f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac36b1956e7b747715599a09e2f6f8f18">&#9670;&nbsp;</a></span>X2_DATA_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X2_DATA_PORT&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of serial data input X2 </p>

</div>
</div>
<a id="a9ab27f79ee78369244e614e189530952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab27f79ee78369244e614e189530952">&#9670;&nbsp;</a></span>X3_DATA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X3_DATA_ADDR&#160;&#160;&#160;(1 &lt;&lt; PB1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of serial data input X3 </p>

</div>
</div>
<a id="ab6ca884ea7b22d1f09bda278f9272222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ca884ea7b22d1f09bda278f9272222">&#9670;&nbsp;</a></span>X3_DATA_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X3_DATA_DDR&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of serial data input X3 </p>

</div>
</div>
<a id="a8656eb6384ccc4b35dee8d0600d2b0ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8656eb6384ccc4b35dee8d0600d2b0ef">&#9670;&nbsp;</a></span>X3_DATA_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X3_DATA_HIGH</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#a2f51b01c5981ae1f7b59193861d9cca9">X3_DATA_PORT</a> |= <a class="el" href="register_8h.html#a9ab27f79ee78369244e614e189530952">X3_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set high state to serial data input X3 </p>

</div>
</div>
<a id="aa71f44ac13b28143835345e98bf96ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71f44ac13b28143835345e98bf96ba5">&#9670;&nbsp;</a></span>X3_DATA_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X3_DATA_LOW</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#a2f51b01c5981ae1f7b59193861d9cca9">X3_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a9ab27f79ee78369244e614e189530952">X3_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set low state to serial data input X3 </p>

</div>
</div>
<a id="a2f51b01c5981ae1f7b59193861d9cca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f51b01c5981ae1f7b59193861d9cca9">&#9670;&nbsp;</a></span>X3_DATA_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X3_DATA_PORT&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of serial data input X3 </p>

</div>
</div>
<a id="af3b3b5ba4cdc24fe3c6674d93388d15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3b3b5ba4cdc24fe3c6674d93388d15a">&#9670;&nbsp;</a></span>X_CLK_DATA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X_CLK_DATA_ADDR&#160;&#160;&#160;(1 &lt;&lt; PB3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of clk of X group serial data inputs </p>

</div>
</div>
<a id="aa81aa5dafa707b0bd57466f321d6a72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa81aa5dafa707b0bd57466f321d6a72e">&#9670;&nbsp;</a></span>X_CLK_DATA_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X_CLK_DATA_DDR&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of clk of X group serial data inputs </p>

</div>
</div>
<a id="a6d91d063ec80499f2d700f9798abdee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d91d063ec80499f2d700f9798abdee8">&#9670;&nbsp;</a></span>X_CLK_DATA_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X_CLK_DATA_PORT&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of clk of X group serial data inputs </p>

</div>
</div>
<a id="a5033d27616a5916c78b4d8944e4be9c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5033d27616a5916c78b4d8944e4be9c5">&#9670;&nbsp;</a></span>Y_CLK_DATA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_CLK_DATA_ADDR&#160;&#160;&#160;(1 &lt;&lt; PD2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of clk of Y serial data input </p>

</div>
</div>
<a id="a8d677c75821f951377de33b6c8c7624f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d677c75821f951377de33b6c8c7624f">&#9670;&nbsp;</a></span>Y_CLK_DATA_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_CLK_DATA_DDR&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of clk of Y serial data input Y </p>

</div>
</div>
<a id="ac8aedf7b57a987c86cd20b6b5063588c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8aedf7b57a987c86cd20b6b5063588c">&#9670;&nbsp;</a></span>Y_CLK_DATA_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_CLK_DATA_PORT&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of clk of Y serial data input </p>

</div>
</div>
<a id="a8233ed4d2bebdf2299315653bac7a382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8233ed4d2bebdf2299315653bac7a382">&#9670;&nbsp;</a></span>Y_DATA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_DATA_ADDR&#160;&#160;&#160;(1 &lt;&lt; PD4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of serial data input Y </p>

</div>
</div>
<a id="ac776d3999dbaadcfcc360454546e1abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac776d3999dbaadcfcc360454546e1abd">&#9670;&nbsp;</a></span>Y_DATA_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_DATA_DDR&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of serial data input Y </p>

</div>
</div>
<a id="adedce4a42158bac2d2c079096cba204e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adedce4a42158bac2d2c079096cba204e">&#9670;&nbsp;</a></span>Y_DATA_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_DATA_HIGH</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#a2f446667e03213737f70412fba2786c7">Y_DATA_PORT</a> |= <a class="el" href="register_8h.html#a8233ed4d2bebdf2299315653bac7a382">Y_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set high state to serial data input Y </p>

</div>
</div>
<a id="a89b14e951d820f15af75d29f7a3b1a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89b14e951d820f15af75d29f7a3b1a70">&#9670;&nbsp;</a></span>Y_DATA_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_DATA_LOW</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#a2f446667e03213737f70412fba2786c7">Y_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a8233ed4d2bebdf2299315653bac7a382">Y_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set low state to serial data input Y </p>

</div>
</div>
<a id="a2f446667e03213737f70412fba2786c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f446667e03213737f70412fba2786c7">&#9670;&nbsp;</a></span>Y_DATA_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_DATA_PORT&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of serial data input Y </p>

</div>
</div>
<a id="af91955bde359c90e0bd61c16cb0bc1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91955bde359c90e0bd61c16cb0bc1d6">&#9670;&nbsp;</a></span>Y_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_OFF</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#a7f98beadae0dad97aaeb5e185d310f8f">Y_RESET_PORT</a> |= <a class="el" href="register_8h.html#aff134f575f9ce22d6857efa4158e3f7f">Y_RESET_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set OFF Y register </p>

</div>
</div>
<a id="a14e23bc57292c91941609d5713c354c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14e23bc57292c91941609d5713c354c2">&#9670;&nbsp;</a></span>Y_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_ON</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#a7f98beadae0dad97aaeb5e185d310f8f">Y_RESET_PORT</a> &amp;= ~<a class="el" href="register_8h.html#aff134f575f9ce22d6857efa4158e3f7f">Y_RESET_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set ON Y register </p>

</div>
</div>
<a id="aff134f575f9ce22d6857efa4158e3f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff134f575f9ce22d6857efa4158e3f7f">&#9670;&nbsp;</a></span>Y_RESET_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_RESET_ADDR&#160;&#160;&#160;(1 &lt;&lt; PD3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of reset Y register </p>

</div>
</div>
<a id="a3bebd759a2103e7627e73fefcbc67064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bebd759a2103e7627e73fefcbc67064">&#9670;&nbsp;</a></span>Y_RESET_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_RESET_DDR&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of reset Y register </p>

</div>
</div>
<a id="a7f98beadae0dad97aaeb5e185d310f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f98beadae0dad97aaeb5e185d310f8f">&#9670;&nbsp;</a></span>Y_RESET_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Y_RESET_PORT&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of reset Y register </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa60028a5aca41797a3fe8293c3db08b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa60028a5aca41797a3fe8293c3db08b9">&#9670;&nbsp;</a></span>ClearRegistersX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ClearRegistersX </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bWithLoad</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>send zeros to X0 - X3 registers </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bWithLoad</td><td>enable to reload parallel output </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a855f24ec481eabddea299c362082134d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a855f24ec481eabddea299c362082134d">&#9670;&nbsp;</a></span>LATCH_01()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void LATCH_01 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>to reload parallel output in all registers </p>

</div>
</div>
<a id="ace7a27d184ecc91dc7c057b1372c3d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace7a27d184ecc91dc7c057b1372c3d9a">&#9670;&nbsp;</a></span>RegistersInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegistersInit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>initialize registers </p>
<p>initialize IO registers to work which 74HC595 </p>

</div>
</div>
<a id="a4c188cb9e7eb6554218f3a64a92540e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c188cb9e7eb6554218f3a64a92540e5">&#9670;&nbsp;</a></span>SendRegistersX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SendRegistersX </td>
          <td>(</td>
          <td class="paramtype">volatile uint8_t&#160;</td>
          <td class="paramname"><em>uitLineBuffer</em>[32], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bWithLoad</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>send byte table to X0 - X3 registers </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uitLineBuffer</td><td>logic bytes of registers state </td></tr>
    <tr><td class="paramname">bWithLoad</td><td>enable to reload parallel output </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae772737b22ec54eb4f55eb89bb8df6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae772737b22ec54eb4f55eb89bb8df6fd">&#9670;&nbsp;</a></span>SendRegisterX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SendRegisterX </td>
          <td>(</td>
          <td class="paramtype">volatile uint8_t&#160;</td>
          <td class="paramname"><em>uitBuffer</em>[8], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bWithLoad</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>send byte table only to X0 register </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uitBuffer</td><td>logic bytes of X0 state </td></tr>
    <tr><td class="paramname">bWithLoad</td><td>enable to reload parallel output </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0734af63da45b43628a3486cbd65cd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0734af63da45b43628a3486cbd65cd27">&#9670;&nbsp;</a></span>SendRegisterY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SendRegisterY </td>
          <td>(</td>
          <td class="paramtype">volatile <a class="el" href="data__types_8h.html#af6e00e1318f9ec8d3c5e2f9bf6747244">BinarySwitch</a>&#160;</td>
          <td class="paramname"><em>eB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bWithLoad</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>send one bit to Y register </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">eB</td><td>new logic value </td></tr>
    <tr><td class="paramname">bWithLoad</td><td>enable to reload parallel output </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a09dd219fe6e0403dd6b976da3c535dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09dd219fe6e0403dd6b976da3c535dd3">&#9670;&nbsp;</a></span>X_CLK_01()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void X_CLK_01 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>to load new bytes to X registers </p>

</div>
</div>
<a id="afbd46d118218712b73e28cd2d0c1cbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbd46d118218712b73e28cd2d0c1cbf6">&#9670;&nbsp;</a></span>Y_CLK_01()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Y_CLK_01 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>to load new byte to Y register </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_07b86ffc266b39efa5bbdc0e9fdb330a.html">devices</a></li><li class="navelem"><a class="el" href="register_8h.html">register.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
