$date
	Thu Feb 09 22:42:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! s $end
$var wire 1 " carr $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module f0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " cout $end
$var wire 1 & sum1 $end
$var wire 1 ! s $end
$var wire 1 ' cout2 $end
$var wire 1 ( cout1 $end
$scope module h0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( cout $end
$var wire 1 & s $end
$upscope $end
$scope module h1 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ' cout $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
1&
1!
1$
0%
#30
1"
1'
0!
1%
#40
0"
0'
1!
1#
0$
0%
#50
1"
1'
0!
1%
#60
1(
0&
0'
0!
1$
0%
#70
1!
1%
#80
