$date
	Tue Sep 20 21:24:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module Q2_tb $end
$var wire 16 ! address [15:0] $end
$var reg 1 " c $end
$var reg 16 # d [15:0] $end
$var reg 1 $ s $end
$scope module test $end
$var wire 1 " c $end
$var wire 16 % d [15:0] $end
$var wire 1 $ s $end
$var reg 16 & address [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
0$
b0 #
0"
b0 !
$end
#1000
b1111110101011111 !
b1111110101011111 &
b1111110101011111 #
b1111110101011111 %
#2000
b100000000000 !
b100000000000 &
1$
b100000000000 #
b100000000000 %
#3000
b1100111101011111 !
b1100111101011111 &
b1100111101011111 #
b1100111101011111 %
#4000
b0 !
b0 &
0$
1"
b1111111111111111 #
b1111111111111111 %
#5000
b110010010110100 !
b110010010110100 &
b110010010110011 #
b110010010110011 %
#6000
b1 !
b1 &
b0 #
b0 %
#7000
b1111111111111110 !
b1111111111111110 &
1$
b1111111111111111 #
b1111111111111111 %
#8000
b11010010100101 !
b11010010100101 &
b11010010100110 #
b11010010100110 %
#9000
b1111111111111111 !
b1111111111111111 &
b0 #
b0 %
#19000
