$proj/import/ahb_dma/sim/sim_define.v
+incdir+$proj/import/ahb_dma/sim
$proj/import/ahb_dma/sim/ahb_arbiter_m3.v
$proj/import/ahb_dma/sim/ahb_decoder_s3.v
$proj/import/ahb_dma/sim/ahb_default_slave.v
$proj/import/ahb_dma/sim/ahb_lite_s3.v
$proj/import/ahb_dma/sim/ahb_m2s_m3.v
$proj/import/ahb_dma/sim/ahb_master.v
$proj/import/ahb_dma/sim/ahb_s2m_s3.v
$proj/import/ahb_dma/sim/ahb_test.v
$proj/import/ahb_dma/sim/amba_ahb_m3s3.v
$proj/import/ahb_dma/sim/mem_ahb.v
$proj/import/ahb_dma/sim/tb_top.v
-f $proj/import/ahb_dma/rtl/rtl.f
