#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Sat Oct 21 20:04:00 2017
# Process ID: 11004
# Current directory: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16752 C:\Users\Juan Carlos\Xilinx\project 34 segment\project_34_segment\project_34_segment.xpr
# Log file: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/vivado.log
# Journal file: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Juan Carlos/Documents/Vivado/project 34 segment/project_34_segment' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 746.363 ; gain = 67.348
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl_640x480_60Hz [vga_ctrl_640x480_60hz_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 20:05:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:315
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 746.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl_640x480_60Hz [vga_ctrl_640x480_60hz_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 20:09:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl_640x480_60Hz [vga_ctrl_640x480_60hz_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 20:11:55 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl_640x480_60Hz [vga_ctrl_640x480_60hz_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 20:12:32 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl_640x480_60Hz [vga_ctrl_640x480_60hz_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 20:27:11 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl_640x480_60Hz [vga_ctrl_640x480_60hz_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 20:29:30 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
ERROR: [VRFC 10-1053] multiple declarations of signed included via multiple use clauses; none are made directly visible [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:314]
ERROR: [VRFC 10-1472] type error near signed(vcount) ; expected type unresolved_unsigned [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:314]
ERROR: [VRFC 10-704] formal arg has no actual or default value [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:314]
ERROR: [VRFC 10-927] indexed name prefix type integer is not an array type [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:314]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:56]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl_640x480_60Hz [vga_ctrl_640x480_60hz_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 20:38:14 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_behav xil_defaultlib.test_imp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl_640x480_60Hz [vga_ctrl_640x480_60hz_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp
Built simulation snapshot test_imp_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 20:48:09 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_behav -key {Behavioral:sim_1:Functional:test_imp} -tclbatch {test_imp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'documentos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj documentos_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity documentos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot documentos_behav xil_defaultlib.documentos -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [\display_34(lw=5)\]
Compiling architecture behavioral of entity xil_defaultlib.documentos
Built simulation snapshot documentos_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 20:52:59 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "documentos_behav -key {Behavioral:sim_1:Functional:documentos} -tclbatch {documentos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source documentos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /documentos/ced29/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'documentos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'documentos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj documentos_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity documentos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot documentos_behav xil_defaultlib.documentos -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [\display_34(lw=5)\]
Compiling architecture behavioral of entity xil_defaultlib.documentos
Built simulation snapshot documentos_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 20:59:19 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "documentos_behav -key {Behavioral:sim_1:Functional:documentos} -tclbatch {documentos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source documentos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /documentos/ced29/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'documentos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'documentos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj documentos_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity documentos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot documentos_behav xil_defaultlib.documentos -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [\display_34(lw=5)\]
Compiling architecture behavioral of entity xil_defaultlib.documentos
Built simulation snapshot documentos_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 21:00:50 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "documentos_behav -key {Behavioral:sim_1:Functional:documentos} -tclbatch {documentos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source documentos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /documentos/ced29/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'documentos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'documentos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj documentos_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity documentos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot documentos_behav xil_defaultlib.documentos -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [\display_34(lw=5)\]
Compiling architecture behavioral of entity xil_defaultlib.documentos
Built simulation snapshot documentos_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 21:03:37 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "documentos_behav -key {Behavioral:sim_1:Functional:documentos} -tclbatch {documentos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source documentos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /documentos/ced29/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'documentos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'documentos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj documentos_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity documentos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot documentos_behav xil_defaultlib.documentos -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [\display_34(lw=5)\]
Compiling architecture behavioral of entity xil_defaultlib.documentos
Built simulation snapshot documentos_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 21:06:08 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "documentos_behav -key {Behavioral:sim_1:Functional:documentos} -tclbatch {documentos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source documentos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /documentos/ced29/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'documentos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'documentos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj documentos_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity documentos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot documentos_behav xil_defaultlib.documentos -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [\display_34(lw=5)\]
Compiling architecture behavioral of entity xil_defaultlib.documentos
Built simulation snapshot documentos_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 21:06:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "documentos_behav -key {Behavioral:sim_1:Functional:documentos} -tclbatch {documentos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source documentos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /documentos/ced29/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'documentos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'documentos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj documentos_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity documentos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot documentos_behav xil_defaultlib.documentos -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [\display_34(lw=5)\]
Compiling architecture behavioral of entity xil_defaultlib.documentos
Built simulation snapshot documentos_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 21:09:39 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "documentos_behav -key {Behavioral:sim_1:Functional:documentos} -tclbatch {documentos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source documentos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /documentos/ced29/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'documentos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property used_in_simulation false [get_files  {{C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd}}]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'documentos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj documentos_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity documentos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot documentos_behav xil_defaultlib.documentos -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [\display_34(lw=5)\]
Compiling architecture behavioral of entity xil_defaultlib.documentos
Built simulation snapshot documentos_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 21:17:46 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "documentos_behav -key {Behavioral:sim_1:Functional:documentos} -tclbatch {documentos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source documentos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /documentos/ced29/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'documentos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'documentos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj documentos_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity documentos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot documentos_behav xil_defaultlib.documentos -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [\display_34(lw=5)\]
Compiling architecture behavioral of entity xil_defaultlib.documentos
Built simulation snapshot documentos_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 21:24:11 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "documentos_behav -key {Behavioral:sim_1:Functional:documentos} -tclbatch {documentos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source documentos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /documentos/ced29/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'documentos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET {} [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/documentos.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
update_compile_order -fileset sim_1
set_property used_in_simulation true [get_files  {{C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd}}]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1412] syntax error near others [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:56]
ERROR: [VRFC 10-2621] signal declaration cannot be of a file type, access type or protected type [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:56]
ERROR: [VRFC 10-1551] variable outside of subprogram or process must be 'shared' [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:73]
ERROR: [VRFC 10-1551] variable outside of subprogram or process must be 'shared' [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:74]
ERROR: [VRFC 10-1412] syntax error near for [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:78]
ERROR: [VRFC 10-1412] syntax error near for [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:80]
ERROR: [VRFC 10-1412] syntax error near & [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:82]
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:82]
ERROR: [VRFC 10-1412] syntax error near := [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:83]
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:83]
ERROR: [VRFC 10-1412] syntax error near := [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:84]
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:84]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:88]
ERROR: [VRFC 10-1412] syntax error near loop [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:89]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:90]
ERROR: [VRFC 10-1412] syntax error near loop [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:91]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1412] syntax error near others [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:56]
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:82]
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:83]
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:84]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:88]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:82]
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:83]
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:84]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:88]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:82]
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:83]
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:84]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:88]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:82]
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:83]
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:84]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:88]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:88]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:88]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] test_imp remains a black-box since it has no binding entity [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:61]
ERROR: [VRFC 10-664] expression has 4 elements ; expected 0 [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_imp_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] test_imp remains a black-box since it has no binding entity [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:61]
ERROR: [VRFC 10-664] expression has 4 elements ; expected 0 [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_imp_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 0 [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_imp_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 0 [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:83]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_imp_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 0 [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:83]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_imp_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl_640x480_60Hz [vga_ctrl_640x480_60hz_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 21:39:57 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp_sim/test/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Oct 21 21:41:01 2017] Launched synth_1...
Run output will be captured here: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 8
[Sat Oct 21 21:42:10 2017] Launched impl_1...
Run output will be captured here: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4014 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/.Xil/Vivado-11004-JORGE-052/dcp5/test_imp.xdc]
Finished Parsing XDC File [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/.Xil/Vivado-11004-JORGE-052/dcp5/test_imp.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1198.820 ; gain = 23.363
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1198.820 ; gain = 23.363
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1311.895 ; gain = 361.105
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl_640x480_60Hz [vga_ctrl_640x480_60hz_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 21:47:12 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp_sim/test/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1758.281 ; gain = 3.930
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:60]
ERROR: [VRFC 10-47] hs is already declared in this region [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:65]
ERROR: [VRFC 10-47] vs is already declared in this region [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:66]
ERROR: [VRFC 10-2621] signal declaration cannot be of a file type, access type or protected type [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:59]
ERROR: [VRFC 10-1551] variable outside of subprogram or process must be 'shared' [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:75]
ERROR: [VRFC 10-1551] variable outside of subprogram or process must be 'shared' [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:76]
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:79]
ERROR: [VRFC 10-1412] syntax error near wait [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:80]
ERROR: [VRFC 10-1471] type error near ns ; current type time; expected type  void [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:80]
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:81]
ERROR: [VRFC 10-1412] syntax error near for [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:82]
ERROR: [VRFC 10-1412] syntax error near for [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:84]
ERROR: [VRFC 10-1412] syntax error near loop [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:93]
ERROR: [VRFC 10-1412] syntax error near loop [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:95]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1281] process cannot have both a wait statement and a sensitivity list [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:80]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1472] type error near color1 ; expected type bit [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:88]
ERROR: [VRFC 10-29] write expects 2 arguments [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:88]
ERROR: [VRFC 10-927] indexed name prefix type  void is not an array type [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:88]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/documentos_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl_640x480_60Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl_640x480_60Hz [vga_ctrl_640x480_60hz_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 21:56:18 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp_sim/test/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 22:09:41 2017...
