{"vcs1":{"timestamp_begin":1693440768.230829452, "rt":0.54, "ut":0.25, "st":0.20}}
{"vcselab":{"timestamp_begin":1693440768.885809817, "rt":0.56, "ut":0.42, "st":0.08}}
{"link":{"timestamp_begin":1693440769.538820265, "rt":0.51, "ut":0.22, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1693440767.731259506}
{"VCS_COMP_START_TIME": 1693440767.731259506}
{"VCS_COMP_END_TIME": 1693440770.165661295}
{"VCS_USER_OPTIONS": "-sverilog hw0.sv"}
{"vcs1": {"peak_mem": 336176}}
{"stitch_vcselab": {"peak_mem": 222628}}
