# 1 "arch/arm/dts/.imx8mp-phyboard-pollux-rdk.dtb.pre.tmp"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "./../include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "./../include/linux/kconfig.h" 2
# 1 "<command-line>" 2
# 1 "arch/arm/dts/.imx8mp-phyboard-pollux-rdk.dtb.pre.tmp"






/dts-v1/;

# 1 "../arch/arm/dts/include/dt-bindings/leds/leds-pca9532.h" 1
# 10 "arch/arm/dts/.imx8mp-phyboard-pollux-rdk.dtb.pre.tmp" 2
# 1 "../arch/arm/dts/include/dt-bindings/pwm/pwm.h" 1
# 11 "arch/arm/dts/.imx8mp-phyboard-pollux-rdk.dtb.pre.tmp" 2
# 1 "../arch/arm/dts/imx8mp-phycore-som.dtsi" 1






# 1 "../arch/arm/dts/include/dt-bindings/net/ti-dp83867.h" 1
# 8 "../arch/arm/dts/imx8mp-phycore-som.dtsi" 2
# 1 "../arch/arm/dts/imx8mp.dtsi" 1





# 1 "../arch/arm/dts/include/dt-bindings/clock/imx8mp-clock.h" 1
# 7 "../arch/arm/dts/imx8mp.dtsi" 2
# 1 "../arch/arm/dts/include/dt-bindings/reset/imx8mp-reset.h" 1
# 8 "../arch/arm/dts/imx8mp.dtsi" 2
# 1 "../arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 9 "../arch/arm/dts/imx8mp.dtsi" 2
# 1 "../arch/arm/dts/include/dt-bindings/input/input.h" 1
# 12 "../arch/arm/dts/include/dt-bindings/input/input.h"
# 1 "../arch/arm/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "../arch/arm/dts/include/dt-bindings/input/input.h" 2
# 10 "../arch/arm/dts/imx8mp.dtsi" 2
# 1 "../arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "../arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "../arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "../arch/arm/dts/imx8mp.dtsi" 2
# 1 "../arch/arm/dts/include/dt-bindings/thermal/thermal.h" 1
# 12 "../arch/arm/dts/imx8mp.dtsi" 2

# 1 "../arch/arm/dts/imx8mp-pinfunc.h" 1
# 14 "../arch/arm/dts/imx8mp.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec;
  ethernet1 = &eqos;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  i2c4 = &i2c5;
  i2c5 = &i2c6;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  usb0 = &usb_dwc3_0;
  usb1 = &usb_dwc3_1;
  spi0 = &flexspi;
  video0 = &lcdif1;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   clock-latency = <61036>;
   clocks = <&clk 287>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   #cooling-cells = <2>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clock-latency = <61036>;
   clocks = <&clk 287>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   #cooling-cells = <2>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   clock-latency = <61036>;
   clocks = <&clk 287>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   #cooling-cells = <2>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   clock-latency = <61036>;
   clocks = <&clk 287>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   #cooling-cells = <2>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
  };
 };

 gic: interrupt-controller@38800000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x38800000 0 0x10000>,
        <0x0 0x38880000 0 0xC0000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9 4>;
  interrupt-parent = <&gic>;
 };

 resmem: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;


  linux,cma {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x3c000000>;
   alloc-ranges = <0 0x40000000 0 0xC0000000>;
   linux,cma-default;
  };
 };

 osc_32k: clock-osc-32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "osc_32k";
 };

 osc_24m: clock-osc-24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "osc_24m";
 };

 clk_ext1: clock-ext1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext1";
 };

 clk_ext2: clock-ext2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext2";
 };

 clk_ext3: clock-ext3 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext3";
 };

 clk_ext4: clock-ext4 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency= <133000000>;
  clock-output-names = "clk_ext4";
 };

 busfreq {
  compatible = "fsl,imx_busfreq";
  clocks = <&clk 41>, <&clk 112>,
    <&clk 113>, <&clk 113>,
    <&clk 286>, <&clk 285>,
    <&clk 48>, <&clk 50>,
    <&clk 63>, <&clk 103>,
    <&clk 107>, <&clk 93>,
    <&clk 2>, <&clk 56>,
    <&clk 21>;
  clock-names = "dram_pll", "dram_alt_src", "dram_apb_src", "dram_apb_pre_div",
         "dram_core", "dram_alt_root", "sys_pll1_40m", "sys_pll1_100m",
         "sys_pll2_333m", "noc_div", "ahb_div", "main_axi_src", "osc_24m",
         "sys_pll1_800m", "dram_pll_div";
 };

 power-domains {
  compatible = "simple-bus";


  hsiomix_pd: hsiomix-pd {
   compatible = "fsl,imx8m-pm-domain";
   active-wakeup;
   rpm-always-on;
   #power-domain-cells = <0>;
   domain-index = <0>;
   domain-name = "hsiomix";
  };

  pcie_pd: pcie-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <1>;
   domain-name = "pcie";
   parent-domains = <&hsiomix_pd>;
  };

  usb_otg1_pd: usbotg1-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <2>;
   domain-name = "usb_otg1";
   parent-domains = <&hsiomix_pd>;
  };

  usb_otg2_pd: usbotg2-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <3>;
   domain-name = "usb_otg2";
   parent-domains = <&hsiomix_pd>;
  };


  mlmix_pd: mlmix-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <4>;
   domain-name = "mlmix";
   clocks = <&clk 105>,
     <&clk 106>,
     <&clk 267>;
  };

  audiomix_pd: audiomix-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <5>;
   domain-name = "audiomix";
   clocks = <&clk 315>,
     <&clk 316>;
  };

  gpumix_pd: gpumix-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <6>;
   domain-name = "gpumix";
   clocks = <&clk 263>, <&clk 102>,
     <&clk 101>;
  };

  gpu2d_pd: gpu2d-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <7>;
   domain-name = "gpu2d";
   parent-domains = <&gpumix_pd>;
   clocks = <&clk 247>;
  };

  gpu3d_pd: gpu3d-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <8>;
   domain-name = "gpu3d";
   parent-domains = <&gpumix_pd>;
   clocks = <&clk 248>,
     <&clk 308>;
  };

  vpumix_pd: vpumix-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <9>;
   domain-name = "vpumix";
   clocks =<&clk 282>;
  };

  vpu_g1_pd: vpug1-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <10>;
   domain-name = "vpu_g1";
   parent-domains = <&vpumix_pd>;
   clocks = <&clk 262>;
  };

  vpu_g2_pd: vpug2-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <11>;
   domain-name = "vpu_g2";
   parent-domains = <&vpumix_pd>;
   clocks = <&clk 266>;
  };

  vpu_h1_pd: vpuh1-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <12>;
   domain-name = "vpu_h1";
   parent-domains = <&vpumix_pd>;
   clocks = <&clk 265>;
  };

  mediamix_pd: mediamix-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <13>;
   domain-name = "mediamix";
   clocks = <&clk 270>,
     <&clk 269>;
  };

  ispdwp_pd: power-domain@14 {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <14>;
   domain-name = "ispdwp";
   parent-domains = <&mediamix_pd>;
   clocks = <&clk 312>;
  };

  mipi_phy1_pd: mipiphy1-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <15>;
   domain-name = "mipi_phy1";
   parent-domains = <&mediamix_pd>;
  };

  mipi_phy2_pd: mipiphy2-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <16>;
   domain-name = "mipi_phy2";
   parent-domains = <&mediamix_pd>;
  };

  hdmimix_pd: hdmimix-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <17>;
   domain-name = "hdmimix";
   clocks = <&clk 278>,
     <&clk 99>,
     <&clk 168>;
  };

  hdmi_phy_pd: hdmiphy-pd {
   compatible = "fsl,imx8m-pm-domain";
   #power-domain-cells = <0>;
   domain-index = <18>;
   domain-name = "hdmi_phy";
   parent-domains = <&hdmimix_pd>;
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupt-parent = <&gic>;
  interrupts = <1 7
        ((((1 << (6)) - 1) << 8) | 4)>;
  interrupt-affinity = <&A53_0>, <&A53_1>, <&A53_2>, <&A53_3>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tmu 0>;
   trips {
    cpu_alert0: trip0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit0: trip1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
      <&A53_0 (~0) (~0)>,
      <&A53_1 (~0) (~0)>,
      <&A53_2 (~0) (~0)>,
      <&A53_3 (~0) (~0)>;
    };
   };
  };

  soc-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tmu 1>;
   trips {
    soc_alert0: trip0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    soc_crit0: trip1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&soc_alert0>;
     cooling-device =
      <&A53_0 (~0) (~0)>,
      <&A53_1 (~0) (~0)>,
      <&A53_2 (~0) (~0)>,
      <&A53_3 (~0) (~0)>;
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (6)) - 1) << 8) | 8)>;
  clock-frequency = <8000000>;
  arm,no-tick-in-suspend;
  interrupt-parent = <&gic>;
 };

 soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0x3e000000>;

  caam_sm: caam-sm@100000 {
   compatible = "fsl,imx6q-caam-sm";
   reg = <0x100000 0x8000>;
  };

  aips1: bus@30000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30000000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   gpio1: gpio@30200000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30200000 0x10000>;
    interrupts = <0 64 4>,
          <0 65 4>;
    clocks = <&clk 193>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 5 30>;
   };

   gpio2: gpio@30210000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30210000 0x10000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    clocks = <&clk 194>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 35 21>;
   };

   gpio3: gpio@30220000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30220000 0x10000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    clocks = <&clk 195>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 56 26>, <&iomuxc 0 144 4>;
   };

   gpio4: gpio@30230000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30230000 0x10000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    clocks = <&clk 196>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 82 32>;
   };

   gpio5: gpio@30240000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30240000 0x10000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    clocks = <&clk 197>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   tmu: tmu@30260000 {
    compatible = "fsl,imx8mp-tmu";
    reg = <0x30260000 0x10000>;
    clocks = <&clk 281>;
    #thermal-sensor-cells = <1>;
   };

   wdog1: watchdog@30280000 {
    compatible = "fsl,imx8mp-wdt", "fsl,imx21-wdt";
    reg = <0x30280000 0x10000>;
    interrupts = <0 78 4>;
    clocks = <&clk 259>;
    status = "disabled";
   };

   iomuxc: pinctrl@30330000 {
    compatible = "fsl,imx8mp-iomuxc";
    reg = <0x30330000 0x10000>;
   };

   gpr: iomuxc-gpr@30340000 {
    compatible = "fsl,imx8mp-iomuxc-gpr",
          "fsl,imx6q-iomuxc-gpr", "syscon";
    reg = <0x30340000 0x10000>;
   };

   ocotp: efuse@30350000 {
    compatible = "fsl,imx8mp-ocotp", "fsl,imx8mm-ocotp", "syscon";
    reg = <0x30350000 0x10000>;
    clocks = <&clk 214>;

    #address-cells = <1>;
    #size-cells = <1>;

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };
   };

   anatop: anatop@30360000 {
    compatible = "fsl,imx8mp-anatop", "fsl,imx8mm-anatop",
          "syscon";
    reg = <0x30360000 0x10000>;
   };

   irq_sec_vio: caam_secvio {
    compatible = "fsl,imx6q-caam-secvio";
    interrupts = <0 20 4>;
    jtag-tamper = "disabled";
    watchdog-tamper = "enabled";
    internal-boot-tamper = "enabled";
    external-pin-tamper = "disabled";
   };

   caam_snvs: caam-snvs@30370000 {
    compatible = "fsl,imx6q-caam-snvs";
    reg = <0x30370000 0x10000>;
    clocks = <&clk 249>;
    clock-names = "ipg";
   };

   snvs: snvs@30370000 {
    compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
    reg = <0x30370000 0x10000>;
    status = "disabled";

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap =<&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
     clocks = <&clk 249>;
     clock-names = "snvs-rtc";
     status = "disabled";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     clocks = <&clk 249>;
     clock-names = "snvs-pwrkey";
     linux,keycode = <116>;
     wakeup-source;
     status = "disabled";
    };
   };

   clk: clock-controller@30380000 {
    compatible = "fsl,imx8mp-ccm";
    reg = <0x30380000 0x10000>;
    #clock-cells = <1>;
    clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
      <&clk_ext3>, <&clk_ext4>;
    clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
           "clk_ext3", "clk_ext4";
    assigned-clocks = <&clk 66>,
        <&clk 288>,
        <&clk 103>,
        <&clk 104>,
        <&clk 148>,
        <&clk 108>,
        <&clk 72>,
        <&clk 111>,
        <&clk 18>,
        <&clk 19>,
        <&clk 20>;
    assigned-clock-parents = <&clk 56>,
        <&clk 44>,
        <&clk 65>,
        <&clk 56>,
        <&clk 64>,
        <&clk 56>,
        <&clk 56>;
    assigned-clock-rates = <0>, <0>,
             <1000000000>,
             <800000000>,
             <500000000>,
             <400000000>,
             <800000000>,
             <400000000>,
             <393216000>,
             <361267200>,
             <1039500000>;
   };

   src: reset-controller@30390000 {
    compatible = "fsl,imx8mp-src", "syscon";
    reg = <0x30390000 0x10000>;
    interrupts = <0 89 4>;
    #reset-cells = <1>;
   };
  };

  aips2: bus@30400000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30400000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   pwm1: pwm@30660000 {
    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
    reg = <0x30660000 0x10000>;
    interrupts = <0 81 4>;
    clocks = <&clk 220>,
      <&clk 220>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm2: pwm@30670000 {
    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
    reg = <0x30670000 0x10000>;
    interrupts = <0 82 4>;
    clocks = <&clk 221>,
      <&clk 221>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm3: pwm@30680000 {
    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
    reg = <0x30680000 0x10000>;
    interrupts = <0 83 4>;
    clocks = <&clk 222>,
      <&clk 222>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm4: pwm@30690000 {
    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
    reg = <0x30690000 0x10000>;
    interrupts = <0 84 4>;
    clocks = <&clk 223>,
      <&clk 223>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   system_counter: timer@306a0000 {
    compatible = "nxp,sysctr-timer";
    reg = <0x306a0000 0x20000>;
    interrupts = <0 47 4>;
    clocks = <&osc_24m>;
    clock-names = "per";
   };
  };

  aips3: bus@30800000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30800000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   ecspi1: spi@30820000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-ecspi", "fsl,imx51-ecspi";
    reg = <0x30820000 0x10000>;
    interrupts = <0 31 4>;
    clocks = <&clk 189>,
      <&clk 189>;
    clock-names = "ipg", "per";
    assigned-clock-rates = <80000000>;
    assigned-clocks = <&clk 149>;
    assigned-clock-parents = <&clk 56>;
    dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   ecspi2: spi@30830000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-ecspi", "fsl,imx51-ecspi";
    reg = <0x30830000 0x10000>;
    interrupts = <0 32 4>;
    clocks = <&clk 190>,
      <&clk 190>;
    clock-names = "ipg", "per";
    assigned-clock-rates = <80000000>;
    assigned-clocks = <&clk 150>;
    assigned-clock-parents = <&clk 56>;
    dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   ecspi3: spi@30840000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-ecspi", "fsl,imx51-ecspi";
    reg = <0x30840000 0x10000>;
    interrupts = <0 33 4>;
    clocks = <&clk 191>,
      <&clk 191>;
    clock-names = "ipg", "per";
    assigned-clock-rates = <80000000>;
    assigned-clocks = <&clk 179>;
    assigned-clock-parents = <&clk 56>;
    dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart1: serial@30860000 {
    compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
    reg = <0x30860000 0x10000>;
    interrupts = <0 26 4>;
    clocks = <&clk 251>,
      <&clk 251>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart3: serial@30880000 {
    compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
    reg = <0x30880000 0x10000>;
    interrupts = <0 28 4>;
    clocks = <&clk 253>,
      <&clk 253>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart2: serial@30890000 {
    compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
    reg = <0x30890000 0x10000>;
    interrupts = <0 27 4>;
    clocks = <&clk 252>,
      <&clk 252>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   flexcan1: can@308c0000 {
    compatible = "fsl,imx8mp-flexcan", "fsl,imx6q-flexcan";
    reg = <0x308c0000 0x10000>;
    interrupts = <0 142 4>;
    clocks = <&clk 110>,
      <&clk 233>;
    clock-names = "ipg", "per";
    assigned-clocks = <&clk 116>;
    assigned-clock-parents = <&clk 48>;
    assigned-clock-rates = <40000000>;
    fsl,clk-source= <0>;
    fsl,stop-mode = <&gpr 0x10 4 0x10 20>;
    status = "disabled";
   };

   flexcan2: can@308d0000 {
    compatible = "fsl,imx8mp-flexcan", "fsl,imx6q-flexcan";
    reg = <0x308d0000 0x10000>;
    interrupts = <0 144 4>;
    clocks = <&clk 110>,
      <&clk 234>;
    clock-names = "ipg", "per";
    assigned-clocks = <&clk 117>;
    assigned-clock-parents = <&clk 48>;
    assigned-clock-rates = <40000000>;
    fsl,clk-source= <0>;
    fsl,stop-mode = <&gpr 0x10 5 0x10 21>;
    status = "disabled";
   };

   crypto: crypto@30900000 {
    compatible = "fsl,sec-v4.0";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30900000 0x40000>;
    ranges = <0 0x30900000 0x40000>;
    interrupts = <0 91 4>;
    clocks = <&clk 107>,
      <&clk 110>;
    clock-names = "aclk", "ipg";

    sec_jr0: jr@1000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x1000 0x1000>;
     interrupts = <0 105 4>;
     status = "disabled";
    };

    sec_jr1: jr@2000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x2000 0x1000>;
     interrupts = <0 106 4>;
    };

    sec_jr2: jr@3000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x3000 0x1000>;
     interrupts = <0 114 4>;
    };
   };

   i2c1: i2c@30a20000 {
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a20000 0x10000>;
    interrupts = <0 35 4>;
    clocks = <&clk 205>;
    status = "disabled";
   };

   i2c2: i2c@30a30000 {
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a30000 0x10000>;
    interrupts = <0 36 4>;
    clocks = <&clk 206>;
    status = "disabled";
   };

   i2c3: i2c@30a40000 {
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a40000 0x10000>;
    interrupts = <0 37 4>;
    clocks = <&clk 207>;
    status = "disabled";
   };

   i2c4: i2c@30a50000 {
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a50000 0x10000>;
    interrupts = <0 38 4>;
    clocks = <&clk 208>;
    status = "disabled";
   };

   uart4: serial@30a60000 {
    compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
    reg = <0x30a60000 0x10000>;
    interrupts = <0 29 4>;
    clocks = <&clk 254>,
      <&clk 254>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   mu: mailbox@30aa0000 {
    compatible = "fsl,imx8mp-mu", "fsl,imx6sx-mu";
    reg = <0x30aa0000 0x10000>;
    interrupts = <0 88 4>;
    clocks = <&clk 213>;
    #mbox-cells = <2>;
   };

   i2c5: i2c@30ad0000 {
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30ad0000 0x10000>;
    interrupts = <0 76 4>;
    clocks = <&clk 231>;
    status = "disabled";
   };

   i2c6: i2c@30ae0000 {
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30ae0000 0x10000>;
    interrupts = <0 77 4>;
    clocks = <&clk 232>;
    status = "disabled";
   };

   flexspi_nand: flexspi_nand@30bb0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-fspi-nand";
    reg = <0 0x30bb0000 0 0x10000>, <0 0x08000000 0 0x10000000>;
    reg-names = "FlexSPI", "FlexSPI-memory";
    status = "disabled";
   };

   usdhc1: mmc@30b40000 {
    compatible = "fsl,imx8mp-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b40000 0x10000>;
    interrupts = <0 22 4>;
    clocks = <&clk 0>,
      <&clk 95>,
      <&clk 257>;
    clock-names = "ipg", "ahb", "per";
    assigned-clocks = <&clk 136>;
    assigned-clock-rates = <400000000>;
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step= <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: mmc@30b50000 {
    compatible = "fsl,imx8mp-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b50000 0x10000>;
    interrupts = <0 23 4>;
    clocks = <&clk 0>,
      <&clk 95>,
      <&clk 258>;
    clock-names = "ipg", "ahb", "per";
    assigned-clocks = <&clk 137>;
    assigned-clock-rates = <400000000>;
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step= <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: mmc@30b60000 {
    compatible = "fsl,imx8mp-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b60000 0x10000>;
    interrupts = <0 24 4>;
    clocks = <&clk 0>,
      <&clk 95>,
      <&clk 277>;
    clock-names = "ipg", "ahb", "per";
    assigned-clocks = <&clk 169>;
    assigned-clock-rates = <400000000>;
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step= <2>;
    bus-width = <4>;
    status = "disabled";
   };

   flexspi: spi@30bb0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "nxp,imx8mm-fspi";
    reg = <0x30bb0000 0x10000>, <0x08000000 0x10000000>;
    reg-names = "fspi_base", "fspi_mmap";
    interrupts = <0 107 4>;
    clocks = <&clk 226>,
      <&clk 226>;
    clock-names = "fspi", "fspi_en";
    assigned-clock-rates = <80000000>;
    assigned-clocks = <&clk 135>;
    status = "disabled";
   };

   sdma1: dma-controller@30bd0000 {
    compatible = "fsl,imx8mp-sdma", "fsl,imx8mq-sdma";
    reg = <0x30bd0000 0x10000>;
    interrupts = <0 2 4>;
    clocks = <&clk 236>,
      <&clk 107>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
    status = "disabled";
   };

   fec: ethernet@30be0000 {
    compatible = "fsl,imx8mp-fec", "fsl,imx8mq-fec", "fsl,imx6sx-fec";
    reg = <0x30be0000 0x10000>;
    interrupts = <0 118 4>,
          <0 119 4>,
          <0 120 4>,
          <0 121 4>;
    clocks = <&clk 192>,
      <&clk 242>,
      <&clk 132>,
      <&clk 131>,
      <&clk 133>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    assigned-clocks = <&clk 94>,
        <&clk 132>,
        <&clk 131>,
        <&clk 133>;
    assigned-clock-parents = <&clk 54>,
        <&clk 58>,
        <&clk 59>,
        <&clk 57>;
    assigned-clock-rates = <0>, <100000000>, <125000000>, <0>;
    fsl,num-tx-queues = <3>;
    fsl,num-rx-queues = <3>;
    status = "disabled";
   };

   eqos: ethernet@30bf0000 {
    compatible = "nxp,imx8mp-dwmac-eqos", "snps,dwmac-5.10a";
    reg = <0x30bf0000 0x10000>;
    interrupts = <0 134 4>,
          <0 135 4>;
    interrupt-names = "eth_wake_irq", "macirq";
    clocks = <&clk 237>,
      <&clk 225>,
      <&clk 130>,
      <&clk 129>;
    clock-names = "stmmaceth", "pclk", "ptp_ref", "tx";
    assigned-clocks = <&clk 94>,
        <&clk 130>,
        <&clk 129>;
    assigned-clock-parents = <&clk 54>,
        <&clk 58>,
        <&clk 59>;
    assigned-clock-rates = <0>, <100000000>, <125000000>;
    intf_mode = <&gpr 0x4>;
    status = "disabled";
   };
  };

  aips4: bus@32c00000 {
   compatible = "simple-bus";
   reg = <0x32c00000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   mipi_dsi: mipi_dsi@32e60000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-mipi-dsim";
    reg = <0x32e60000 0x10000>;
    clocks = <&clk 269>,
      <&clk 171>;
    clock-names = "cfg", "pll-ref";
    assigned-clocks = <&clk 171>;
    assigned-clock-parents = <&clk 40>;
    assigned-clock-rates = <594000000>;
    interrupts = <0 18 4>;
    power-domains = <&mipi_phy1_pd>;
    status = "disabled";

    port@0 {
     dsim_from_lcdif: endpoint {
      remote-endpoint = <&lcdif_to_dsim>;
     };
    };
   };

   lcdif1: lcd-controller@32e80000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mp-lcdif1";
    reg = <0x32e80000 0x10000>;
    clocks = <&clk 273>,
      <&clk 270>,
      <&clk 269>;
    clock-names = "pix", "disp-axi", "disp-apb";
    assigned-clocks = <&clk 172>,
        <&clk 97>,
        <&clk 98>;
    assigned-clock-parents = <&clk 40>,
        <&clk 65>,
        <&clk 56>;
    assigned-clock-rates = <594000000>, <500000000>, <200000000>;
    interrupts = <0 5 4>;
    blk-ctl = <&mediamix_blk_ctl>;
    power-domains = <&mediamix_pd>;
    status = "disabled";

    lcdif_disp0: port@0 {
     reg = <0>;

     lcdif_to_dsim: endpoint {
      remote-endpoint = <&dsim_from_lcdif>;
     };
    };
   };

   mediamix_blk_ctl: blk-ctl@32ec0000 {
    compatible = "fsl,imx8mp-mediamix-blk-ctl",
          "syscon";
    reg = <0x32ec0000 0x10000>;
   };

  };

  usb3_phy0: usb-phy@381f0040 {
   compatible = "fsl,imx8mp-usb-phy";
   reg = <0x381f0040 0x40>;
   clocks = <&clk 256>;
   clock-names = "phy";
   assigned-clocks = <&clk 147>;
   assigned-clock-parents = <&clk 2>;
   #phy-cells = <0>;
   status = "disabled";
  };

  usb3_0: usb@32f10100 {
   compatible = "fsl,imx8mp-dwc3";
   reg = <0x32f10100 0x8>;
   clocks = <&clk 268>,
     <&clk 255>;
   clock-names = "hsio", "suspend";
   interrupts = <0 148 4>;
   power-domains = <&hsiomix_pd>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   usb_dwc3_0: dwc3@38100000 {
    compatible = "snps,dwc3";
    reg = <0x38100000 0x10000>;
    clocks = <&clk 311>,
      <&clk 146>,
      <&clk 255>;
    clock-names = "bus_early", "ref", "suspend";
    assigned-clocks = <&clk 311>;
    assigned-clock-parents = <&clk 64>;
    assigned-clock-rates = <500000000>;
    interrupts = <0 40 4>;
    phys = <&usb3_phy0>, <&usb3_phy0>;
    phy-names = "usb2-phy", "usb3-phy";
    snps,dis-u2-freeclk-exists-quirk;
    status = "disabled";
   };

  };

  usb3_phy1: usb-phy@382f0040 {
   compatible = "fsl,imx8mp-usb-phy";
   reg = <0x382f0040 0x40>;
   clocks = <&clk 256>;
   clock-names = "phy";
   assigned-clocks = <&clk 147>;
   assigned-clock-parents = <&clk 2>;
   #phy-cells = <0>;
   status = "disabled";
  };

  usb3_1: usb@32f10108 {
   compatible = "fsl,imx8mp-dwc3";
   reg = <0x32f10108 0x8>;
   clocks = <&clk 268>,
     <&clk 255>;
   clock-names = "hsio", "suspend";
   interrupts = <0 149 4>;
   power-domains = <&hsiomix_pd>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   usb_dwc3_1: dwc3@38200000 {
    compatible = "snps,dwc3";
    reg = <0x38200000 0x10000>;
    clocks = <&clk 311>,
      <&clk 146>,
      <&clk 255>;
    clock-names = "bus_early", "ref", "suspend";
    assigned-clocks = <&clk 311>;
    assigned-clock-parents = <&clk 64>;
    assigned-clock-rates = <500000000>;
    interrupts = <0 41 4>;
    phys = <&usb3_phy1>, <&usb3_phy1>;
    phy-names = "usb2-phy", "usb3-phy";
    snps,dis-u2-freeclk-exists-quirk;
    status = "disabled";
   };
  };

  ddr-pmu@3d800000 {
   compatible = "fsl,imx8mp-ddr-pmu", "fsl,imx8m-ddr-pmu";
   reg = <0x3d800000 0x400000>;
   interrupts = <0 98 4>;
  };
 };

 pcie_phy: pcie-phy@32f00000 {
  compatible = "fsl,imx8mp-pcie-phy";
  reg = <0x0 0x32f00000 0x0 0x10000>;
  clocks = <&clk 119>;
  clock-names = "phy";
  assigned-clocks = <&clk 119>;
  assigned-clock-parents = <&clk 2>;
  #phy-cells = <0>;
  status = "disabled";
 };

 hsio_mix: hsio-mix@32f10000 {
    compatible = "fsl,imx8mp-hsio-mix";
    reg = <0x0 0x32f10000 0x0 0x8>;
 };

 dma_apbh: dma-apbh@33000000 {
  compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
  reg = <0 0x33000000 0 0x2000>;
  interrupts = <0 12 4>,
        <0 12 4>,
        <0 12 4>,
        <0 12 4>;
  interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
  #dma-cells = <1>;
  dma-channels = <4>;
  clocks = <&clk 228>;
 };

 gpmi: gpmi-nand@33002000{
  compatible = "fsl,imx7d-gpmi-nand";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0 0x33002000 0 0x2000>, <0 0x33004000 0 0x4000>;
  reg-names = "gpmi-nand", "bch";
  interrupts = <0 14 4>;
  interrupt-names = "bch";
  clocks = <&clk 227>,
   <&clk 228>;
  clock-names = "gpmi_io", "gpmi_bch_apb";
  dmas = <&dma_apbh 0>;
  dma-names = "rx-tx";
  status = "disabled";
 };

 pcie: pcie@33800000 {
  compatible = "fsl,imx8mp-pcie", "snps,dw-pcie";
  reg = <0x0 0x33800000 0x0 0x400000>,
   <0x0 0x1ff00000 0x0 0x80000>;
  reg-names = "dbi", "config";
  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";
  ranges = <0x81000000 0 0x00000000 0x0 0x1ff80000 0 0x00010000
      0x82000000 0 0x18000000 0x0 0x18000000 0 0x07f00000>;
  num-lanes = <1>;
  interrupts = <0 140 4>,
    <0 127 4>;
  interrupt-names = "msi", "dma";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0x7>;
  interrupt-map = <0 0 0 1 &gic 0 126 4>,
    <0 0 0 2 &gic 0 125 4>,
    <0 0 0 3 &gic 0 124 4>,
    <0 0 0 4 &gic 0 123 4>;
  fsl,max-link-speed = <3>;
  power-domains = <&pcie_pd>;
  resets = <&src 24>,
    <&src 25>,
    <&src 26>,
    <&src 38>,
    <&src 27>;
  reset-names = "pciephy", "pciephy_perst", "apps", "clkreq", "turnoff";
  phys = <&pcie_phy>;
  phy-names = "pcie-phy";
  fsl,imx8mp-hsio-mix = <&hsio_mix>;
  status = "disabled";
 };
};
# 9 "../arch/arm/dts/imx8mp-phycore-som.dtsi" 2

/ {
 model = "PHYTEC phyCORE-i.MX8MP";
 compatible = "phytec,imx8mp-phycore-som", "fsl,imx8mp";

 aliases {
  rtc0 = &rv3028;
  rtc1 = &snvs_rtc;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0x0 0x40000000 0 0x80000000>;
 };
};

&A53_0 {
 cpu-supply = <&buck2>;
};

&A53_1 {
 cpu-supply = <&buck2>;
};

&A53_2 {
 cpu-supply = <&buck2>;
};

&A53_3 {
 cpu-supply = <&buck2>;
};


&fec {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec>;
 phy-mode = "rgmii-id";
 phy-handle = <&ethphy1>;
 fsl,magic-packet;
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy1: ethernet-phy@0 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <0>;
   interrupt-parent = <&gpio1>;
   interrupts = <15 2>;
   ti,rx-internal-delay = <0x7>;
   ti,tx-internal-delay = <0x7>;
   ti,fifo-depth = <0x01>;
   ti,clk-output-sel = <0xFFFFFFFF>;
   enet-phy-lane-no-swap;
  };
 };
};

&i2c1 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c1>;
 pinctrl-1 = <&pinctrl_i2c1_gpio>;
 sda-gpios = <&gpio5 15 (0 | (2 | 4))>;
 scl-gpios = <&gpio5 14 (0 | (2 | 4))>;
 status = "okay";

 pmic: pmic@25 {
  reg = <0x25>;
  compatible = "nxp,pca9450c";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pmic>;
  interrupt-parent = <&gpio4>;
  interrupts = <18 8>;

  regulators {
   buck1: BUCK1 {
    regulator-compatible = "BUCK1";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <2187500>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <3125>;
   };

   buck2: BUCK2 {
    regulator-compatible = "BUCK2";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <2187500>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <3125>;
   };

   buck4: BUCK4 {
    regulator-compatible = "BUCK4";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <3400000>;
    regulator-boot-on;
    regulator-always-on;
   };

   buck5: BUCK5 {
    regulator-compatible = "BUCK5";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <3400000>;
    regulator-boot-on;
    regulator-always-on;
   };

   buck6: BUCK6 {
    regulator-compatible = "BUCK6";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <3400000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo1: LDO1 {
    regulator-compatible = "LDO1";
    regulator-min-microvolt = <1600000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo2: LDO2 {
    regulator-compatible = "LDO2";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1150000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo3: LDO3 {
    regulator-compatible = "LDO3";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo4: LDO4 {
    regulator-compatible = "LDO4";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo5: LDO5 {
    regulator-compatible = "LDO5";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
   };
  };
 };

 eeprom@51 {
  compatible = "atmel,24c32";
  reg = <0x51>;
  pagesize = <32>;
 };

 rv3028: rtc@52 {
  compatible = "microcrystal,rv3028";
  reg = <0x52>;
  trickle-resistor-ohms = <3000>;
 };
};


&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&wdog1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wdog>;
 fsl,ext-reset-output;
 status = "okay";
};

&iomuxc {
 pinctrl_fec: fecgrp {
  fsl,pins = <
   0x158 0x3B8 0x000 0x4 0x0 0x3
   0x15C 0x3BC 0x57C 0x4 0x1 0x3
   0x160 0x3C0 0x580 0x4 0x1 0x91
   0x164 0x3C4 0x584 0x4 0x1 0x91
   0x168 0x3C8 0x000 0x4 0x0 0x91
   0x16C 0x3CC 0x000 0x4 0x0 0x91
   0x174 0x3D4 0x000 0x4 0x0 0x91
   0x170 0x3D0 0x588 0x4 0x1 0x91
   0x178 0x3D8 0x000 0x4 0x0 0x1f
   0x17C 0x3DC 0x000 0x4 0x0 0x1f
   0x180 0x3E0 0x000 0x4 0x0 0x1f
   0x184 0x3E4 0x000 0x4 0x0 0x1f
   0x188 0x3E8 0x000 0x4 0x0 0x1f
   0x18C 0x3EC 0x000 0x4 0x0 0x1f
   0x050 0x2B0 0x000 0x0 0x0 0x11
  >;
 };

 pinctrl_i2c1: i2c1grp {
  fsl,pins = <
   0x200 0x460 0x5A4 0x0 0x2 0x400001c3
   0x204 0x464 0x5A8 0x0 0x2 0x400001c3
  >;
 };

 pinctrl_i2c1_gpio: i2c1gpiogrp {
  fsl,pins = <
   0x200 0x460 0x000 0x5 0x0 0x1e3
   0x204 0x464 0x000 0x5 0x0 0x1e3
  >;
 };

 pinctrl_pmic: pmicirqgrp {
  fsl,pins = <
   0x190 0x3F0 0x000 0x5 0x0 0x141
  >;
 };

 pinctrl_usdhc3: usdhc3grp {
  fsl,pins = <
   0x124 0x384 0x604 0x2 0x1 0x190
   0x128 0x388 0x60C 0x2 0x1 0x1d0
   0x108 0x368 0x610 0x2 0x1 0x1d0
   0x10C 0x36C 0x614 0x2 0x1 0x1d0
   0x110 0x370 0x618 0x2 0x1 0x1d0
   0x114 0x374 0x61C 0x2 0x1 0x1d0
   0x11C 0x37C 0x620 0x2 0x1 0x1d0
   0x0EC 0x34C 0x624 0x2 0x1 0x1d0
   0x0F0 0x350 0x628 0x2 0x1 0x1d0
   0x0F4 0x354 0x62C 0x2 0x1 0x1d0
   0x0E8 0x348 0x630 0x2 0x1 0x190
  >;
 };

 pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
  fsl,pins = <
   0x124 0x384 0x604 0x2 0x1 0x194
   0x128 0x388 0x60C 0x2 0x1 0x1d4
   0x108 0x368 0x610 0x2 0x1 0x1d4
   0x10C 0x36C 0x614 0x2 0x1 0x1d4
   0x110 0x370 0x618 0x2 0x1 0x1d4
   0x114 0x374 0x61C 0x2 0x1 0x1d4
   0x11C 0x37C 0x620 0x2 0x1 0x1d4
   0x0EC 0x34C 0x624 0x2 0x1 0x1d4
   0x0F0 0x350 0x628 0x2 0x1 0x1d4
   0x0F4 0x354 0x62C 0x2 0x1 0x1d4
   0x0E8 0x348 0x630 0x2 0x1 0x194
  >;
 };

 pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
  fsl,pins = <
   0x124 0x384 0x604 0x2 0x1 0x196
   0x128 0x388 0x60C 0x2 0x1 0x1d6
   0x108 0x368 0x610 0x2 0x1 0x1d6
   0x10C 0x36C 0x614 0x2 0x1 0x1d6
   0x110 0x370 0x618 0x2 0x1 0x1d6
   0x114 0x374 0x61C 0x2 0x1 0x1d6
   0x11C 0x37C 0x620 0x2 0x1 0x1d6
   0x0EC 0x34C 0x624 0x2 0x1 0x1d6
   0x0F0 0x350 0x628 0x2 0x1 0x1d6
   0x0F4 0x354 0x62C 0x2 0x1 0x1d6
   0x0E8 0x348 0x630 0x2 0x1 0x196
  >;
 };

 pinctrl_wdog: wdoggrp {
  fsl,pins = <
   0x01C 0x27C 0x000 0x1 0x0 0xc6
  >;
 };
};
# 12 "arch/arm/dts/.imx8mp-phyboard-pollux-rdk.dtb.pre.tmp" 2

/ {
 model = "PHYTEC phyBOARD-Pollux i.MX8MP";
 compatible = "phytec,imx8mp-phyboard-pollux-rdk",
       "phytec,imx8mp-phycore-som", "fsl,imx8mp";

 chosen {
  stdout-path = &uart1;
 };

 reg_usdhc2_vmmc: regulator-usdhc2 {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
  regulator-name = "VSD_3V3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&gpio2 19 0>;
  enable-active-high;
  startup-delay-us = <100>;
  off-on-delay-us = <12000>;
 };
};

&eqos {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_eqos>;
 phy-mode = "rgmii-id";
 phy-handle = <&ethphy0>;
 status = "okay";

 mdio {
  compatible = "snps,dwmac-mdio";
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@1 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <0x1>;
   ti,rx-internal-delay = <0x5>;
   ti,tx-internal-delay = <0x5>;
   ti,fifo-depth = <0x01>;
   ti,clk-output-sel = <0xFFFFFFFF>;
   enet-phy-lane-no-swap;
  };
 };
};

&i2c2 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c2>;
 pinctrl-1 = <&pinctrl_i2c2_gpio>;
 sda-gpios = <&gpio5 17 (0 | (2 | 4))>;
 scl-gpios = <&gpio5 16 (0 | (2 | 4))>;
 status = "okay";

 eeprom@51 {
  compatible = "atmel,24c02";
  reg = <0x51>;
  pagesize = <16>;
 };

 leds@62 {
  compatible = "nxp,pca9533";
  reg = <0x62>;

  led1 {
   type = <1>;
  };

  led2 {
   type = <1>;
  };

  led3 {
   type = <1>;
  };
 };
};

&snvs_pwrkey {
 status = "okay";
};


&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};


&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_pins>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_pins>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_pins>;
 cd-gpios = <&gpio2 12 1>;
 vmmc-supply = <&reg_usdhc2_vmmc>;
 bus-width = <4>;
 status = "okay";
};

&iomuxc {
 pinctrl_eqos: eqosgrp {
  fsl,pins = <
   0x054 0x2B4 0x000 0x0 0x0 0x3
   0x058 0x2B8 0x590 0x0 0x1 0x3
   0x07C 0x2DC 0x000 0x0 0x0 0x91
   0x080 0x2E0 0x000 0x0 0x0 0x91
   0x084 0x2E4 0x000 0x0 0x0 0x91
   0x088 0x2E8 0x000 0x0 0x0 0x91
   0x078 0x2D8 0x000 0x0 0x0 0x91
   0x074 0x2D4 0x000 0x0 0x0 0x91
   0x068 0x2C8 0x000 0x0 0x0 0x1f
   0x064 0x2C4 0x000 0x0 0x0 0x1f
   0x060 0x2C0 0x000 0x0 0x0 0x1f
   0x05C 0x2BC 0x000 0x0 0x0 0x1f
   0x06C 0x2CC 0x000 0x0 0x0 0x1f
   0x070 0x2D0 0x000 0x0 0x0 0x1f
   0x198 0x3F8 0x000 0x5 0x0 0x10
  >;
 };

 pinctrl_i2c2: i2c2grp {
  fsl,pins = <
   0x208 0x468 0x5AC 0x0 0x2 0x400001c3
   0x20C 0x46C 0x5B0 0x0 0x2 0x400001c3
  >;
 };

 pinctrl_i2c2_gpio: i2c2gpiogrp {
  fsl,pins = <
   0x208 0x468 0x000 0x5 0x0 0x1e3
   0x20C 0x46C 0x000 0x5 0x0 0x1e3
  >;
 };

 pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
  fsl,pins = <
   0x0D8 0x338 0x000 0x5 0x0 0x41
  >;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins = <
   0x220 0x480 0x5E8 0x0 0x4 0x49
   0x224 0x484 0x000 0x0 0x0 0x49
  >;
 };

 pinctrl_usdhc2_pins: usdhc2-gpiogrp {
  fsl,pins = <
   0x0BC 0x31C 0x000 0x5 0x0 0x1c4
  >;
 };

 pinctrl_usdhc2: usdhc2grp {
  fsl,pins = <
   0x0C0 0x320 0x000 0x0 0x0 0x190
   0x0C4 0x324 0x000 0x0 0x0 0x1d0
   0x0C8 0x328 0x000 0x0 0x0 0x1d0
   0x0CC 0x32C 0x000 0x0 0x0 0x1d0
   0x0D0 0x330 0x000 0x0 0x0 0x1d0
   0x0D4 0x334 0x000 0x0 0x0 0x1d0
   0x024 0x284 0x000 0x1 0x0 0xc1
  >;
 };

 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
  fsl,pins = <
   0x0C0 0x320 0x000 0x0 0x0 0x194
   0x0C4 0x324 0x000 0x0 0x0 0x1d4
   0x0C8 0x328 0x000 0x0 0x0 0x1d4
   0x0CC 0x32C 0x000 0x0 0x0 0x1d4
   0x0D0 0x330 0x000 0x0 0x0 0x1d4
   0x0D4 0x334 0x000 0x0 0x0 0x1d4
   0x024 0x284 0x000 0x1 0x0 0xc1
  >;
 };

 pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
  fsl,pins = <
   0x0C0 0x320 0x000 0x0 0x0 0x196
   0x0C4 0x324 0x000 0x0 0x0 0x1d6
   0x0C8 0x328 0x000 0x0 0x0 0x1d6
   0x0CC 0x32C 0x000 0x0 0x0 0x1d6
   0x0D0 0x330 0x000 0x0 0x0 0x1d6
   0x0D4 0x334 0x000 0x0 0x0 0x1d6
   0x024 0x284 0x000 0x1 0x0 0xc1
  >;
 };
};
# 1 "../arch/arm/dts/imx8mp-phyboard-pollux-rdk-u-boot.dtsi" 1






/ {
 wdt-reboot {
  compatible = "wdt-reboot";
  wdt = <&wdog1>;
  u-boot,dm-spl;
 };
};

&{/soc@0} {
 u-boot,dm-pre-reloc;
 u-boot,dm-spl;
};

&clk {
 u-boot,dm-spl;
 u-boot,dm-pre-reloc;
};

&osc_32k {
 u-boot,dm-spl;
 u-boot,dm-pre-reloc;
};

&osc_24m {
 u-boot,dm-spl;
 u-boot,dm-pre-reloc;
};

&aips1 {
 u-boot,dm-spl;
 u-boot,dm-pre-reloc;
};

&aips2 {
 u-boot,dm-spl;
};

&aips3 {
 u-boot,dm-spl;
};

&iomuxc {
 u-boot,dm-spl;
};

&reg_usdhc2_vmmc {
 u-boot,dm-spl;
};

&pinctrl_uart1 {
 u-boot,dm-spl;
};

&pinctrl_usdhc2_pins {
 u-boot,dm-spl;
};

&pinctrl_usdhc2 {
 u-boot,dm-spl;
};

&pinctrl_usdhc3 {
 u-boot,dm-spl;
};

&pinctrl_wdog {
 u-boot,dm-spl;
};

&gpio1 {
 u-boot,dm-spl;
};

&gpio2 {
 u-boot,dm-spl;
};

&gpio3 {
 u-boot,dm-spl;
};

&gpio4 {
 u-boot,dm-spl;
};

&gpio5 {
 u-boot,dm-spl;
};

&uart1 {
 u-boot,dm-spl;
};

&i2c1 {
 u-boot,dm-spl;
};

&pmic {
 u-boot,dm-spl;
};

&usdhc2 {
 u-boot,dm-spl;
};

&usdhc3 {
 u-boot,dm-spl;
};

&wdog1 {
 u-boot,dm-spl;
};
# 207 "arch/arm/dts/.imx8mp-phyboard-pollux-rdk.dtb.pre.tmp" 2
