AArch64 LB.RF+ctrlisb+addr
"DpCtrlIsbdW Iffe DpAddrdW Rfe"
Cycle=Rfe DpCtrlIsbdW Iffe DpAddrdW
Relax=Iffe
Safe=Rfe DpAddrd* DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf
Orig=DpCtrlIsbdW Iffe DpAddrdW Rfe
{
0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself07;
1:X2=0x1; 1:X3=x;
}
 P0           | P1                  ;
 LDR W0,[X1]  | Lself07:            ;
 CBNZ W0,LC00 | B L01               ;
 LC00:        | MOV W0,#2           ;
 ISB          | B L02               ;
 STR W2,[X3]  | L01:                ;
              | MOV W0,#1           ;
              | L02:                ;
              | EOR W1,W0,W0        ;
              | STR W2,[X3,W1,SXTW] ;
exists
(0:X0=0x1 /\ 1:X0=0x2)
