v1
GXB_MERGING,PLL Output Counter,132336,Clock_50to100:mypll|altpll:altpll_component|Clock_50to100_altpll1:auto_generated|generic_pll1~PLL_OUTPUT_COUNTER,Clock_50to100:mypll|altpll:altpll_component|Clock_50to100_altpll1:auto_generated|generic_pll2~PLL_OUTPUT_COUNTER,
GXB_MERGING,Clock enable block,14872,Clock_50to100:mypll|altpll:altpll_component|Clock_50to100_altpll1:auto_generated|wire_generic_pll1_outclk~CLKENA0,Clock_50to100:mypll|altpll:altpll_component|Clock_50to100_altpll1:auto_generated|wire_generic_pll2_outclk~CLKENA0,
