/* bench 38.0.0 5721882e3bcc */
/* bench 38.0.1 073af1829856 */
/* bench 38.0.2 ebe4887547b2 */
/* bench 38.0.3 b533d48f90c4 */
/* bench 38.0.4 facc48458e6a */
/* bench 38.0.5 c7baf63cb407 */
FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
 */

#ifndef __MACH_TEGRA_IRAMMAP_H
/* bench 22387.0.0 0d5d9e45e284 */
/* bench 22566.2.0 3396676b9a1f */
/* bench 22566.2.1 11931dbf4657 */
/* bench 22566.2.2 fbd9de9aba09 */

/* The first 1K of IRAM is permanently reserved for the CPU reset handler */
#define TEGRA_IRAM_RESET_HANDLER_OFFSET	0
#define TEGRA_IRAM_RESET_HANDLER_SIZE	SZ_1K

/*
 * This area is used for LPx resume vector, only while LPx power state is
 * active. At other times, the AVP may use this area for arbitrary purposes
 */
#define TEGRA_IRAM_LPx_RESUME_AREA	(TEGRA_IRAM_BASE + SZ_4K)

#endif
