#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 25 22:17:42 2023
# Process ID: 25008
# Current directory: C:/Users/23202/Desktop/Cache实验/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11848 C:\Users\23202\Desktop\Cache实验\cache_lab_v0.06\soc_axi_lite_loongson\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/Users/23202/Desktop/Cache实验/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/23202/Desktop/Cache实验/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/23202/Desktop/Cache实验/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/mycpu.xpr
update_compile_order -fileset sources_1
save_project_as project_1 C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1 -force
import_files
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
synth_design -rtl -name rtl_1
launch_simulation
upgrade_ip [get_ips]
generate_target all [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/clk_pll/clk_pll.xci]
export_ip_user_files -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/clk_pll/clk_pll.xci] -directory C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset clk_pll
set_property top clk_pll [get_fileset clk_pll]
move_files -fileset [get_fileset clk_pll] [get_files -of_objects [get_fileset sources_1] C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/clk_pll/clk_pll.xci]
generate_target all [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_ram/axi_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_ram/axi_ram.xci] -directory C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset axi_ram
set_property top axi_ram [get_fileset axi_ram]
move_files -fileset [get_fileset axi_ram] [get_files -of_objects [get_fileset sources_1] C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_ram/axi_ram.xci]
generate_target all [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
export_ip_user_files -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -directory C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset axi_crossbar_1x2
set_property top axi_crossbar_1x2 [get_fileset axi_crossbar_1x2]
move_files -fileset [get_fileset axi_crossbar_1x2] [get_files -of_objects [get_fileset sources_1] C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
generate_target all [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.xci]
export_ip_user_files -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.xci] -directory C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset axi_clock_converter
set_property top axi_clock_converter [get_fileset axi_clock_converter]
move_files -fileset [get_fileset axi_clock_converter] [get_files -of_objects [get_fileset sources_1] C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.xci]
generate_target all [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/unsigned_mult/unsigned_mult.xci]
export_ip_user_files -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/unsigned_mult/unsigned_mult.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/unsigned_mult/unsigned_mult.xci] -directory C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset unsigned_mult
set_property top unsigned_mult [get_fileset unsigned_mult]
move_files -fileset [get_fileset unsigned_mult] [get_files -of_objects [get_fileset sources_1] C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/unsigned_mult/unsigned_mult.xci]
generate_target all [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/signed_mult/signed_mult.xci]
export_ip_user_files -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/signed_mult/signed_mult.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/signed_mult/signed_mult.xci] -directory C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset signed_mult
set_property top signed_mult [get_fileset signed_mult]
move_files -fileset [get_fileset signed_mult] [get_files -of_objects [get_fileset sources_1] C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/signed_mult/signed_mult.xci]
launch_run {clk_pll_synth_1 axi_ram_synth_1 axi_crossbar_1x2_synth_1 axi_clock_converter_synth_1 unsigned_mult_synth_1 signed_mult_synth_1}
wait_on_run clk_pll_synth_1

wait_on_run clk_pll_synth_1
wait_on_run axi_ram_synth_1

wait_on_run clk_pll_synth_1
wait_on_run axi_ram_synth_1
wait_on_run axi_crossbar_1x2_synth_1

wait_on_run clk_pll_synth_1
wait_on_run axi_ram_synth_1
wait_on_run axi_crossbar_1x2_synth_1
wait_on_run axi_clock_converter_synth_1

wait_on_run clk_pll_synth_1
wait_on_run axi_ram_synth_1
wait_on_run axi_crossbar_1x2_synth_1
wait_on_run axi_clock_converter_synth_1
wait_on_run unsigned_mult_synth_1

wait_on_run clk_pll_synth_1
wait_on_run axi_ram_synth_1
wait_on_run axi_crossbar_1x2_synth_1
wait_on_run axi_clock_converter_synth_1
wait_on_run unsigned_mult_synth_1
wait_on_run signed_mult_synth_1

launch_simulation
source tb_top.tcl
run all
run all
relaunch_sim
run all
run all
close_sim
launch_simulation
source tb_top.tcl
run all
open_wave_config {C:/Users/23202/Desktop/Cache实验/cache_lab_v0.06/soc_axi_lite_loongson/ohhhh.wcfg}
close_sim
launch_simulation
source tb_top.tcl
restart
run all
restart
run all
open_wave_config {C:/Users/23202/Desktop/Cache实验/cache_lab_v0.06/soc_axi_lite_loongson/ohhhh.wcfg}
restart
run all
restart
run all
restart
run all
relaunch_sim
open_wave_config {C:/Users/23202/Desktop/Cache实验/cache_lab_v0.06/soc_axi_lite_loongson/ohhhh.wcfg}
restart
run all
update_compile_order -fileset sources_1
relaunch_sim
run all
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/23202/Desktop/axi_ram.coe}] [get_ips axi_ram]
generate_target all [get_files  C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_ram/axi_ram.xci]
catch { config_ip_cache -export [get_ips -all axi_ram] }
export_ip_user_files -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
reset_run axi_ram_synth_1
launch_runs -jobs 6 axi_ram_synth_1
export_simulation -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_ram/axi_ram.xci] -directory C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run all
relaunch_sim
update_compile_order -fileset sources_1
run all
run all
restart
run all
restart
run all
restart
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
update_compile_order -fileset sources_1
run all
run all
restart
step
close_sim
launch_simulation
source tb_top.tcl
open_wave_config {C:/Users/23202/Desktop/ohhhh.wcfg}
restart
run all
save_wave_config {C:/Users/23202/Desktop/ohhhh.wcfg}
save_wave_config {C:/Users/23202/Desktop/ohhhh.wcfg}
restart
run all
set_property -dict [list CONFIG.Coe_File {C:/Users/23202/Desktop/axi_ram.coe}] [get_ips axi_ram]
set_property -dict [list CONFIG.Coe_File {C:/Users/23202/Desktop/axi_ram.coe}] [get_ips axi_ram]
set_property -dict [list CONFIG.Coe_File {C:/Users/23202/Desktop/axi_ram.coe}] [get_ips axi_ram]
delete_ip_run [get_files -of_objects [get_fileset axi_ram] C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_ram/axi_ram.xci]
set_property generate_synth_checkpoint false [get_files  C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_ram/axi_ram.xci]
generate_target all [get_files  C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_ram/axi_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.srcs/sources_1/ip/axi_ram/axi_ram.xci] -directory C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/soft/cache_lab/obj/shell1/axi_ram.coe] -no_script -reset -force -quiet
remove_files  c:/Users/23202/Desktop/Cache/cache_lab_v0.06/soc_axi_lite_loongson/run_vivado/mycpu_prj1/project_1/soft/cache_lab/obj/shell1/axi_ram.coe
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {C:/Users/23202/Desktop/axi_ram.coe}] [get_ips axi_ram]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
run all
restart
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
open_project E:/ji_zhu/ji_zhu_shiyan_4_pipeline/ji_zhu_shiyan_4_pipeline.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/ji_zhu/ji_zhu_shiyan_4_pipeline/testbench_behav.wcfg
source testbench.tcl
close_sim
close_project
relaunch_sim
run all
relaunch_sim
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
save_wave_config {C:/Users/23202/Desktop/ohhhh.wcfg}
save_wave_config {C:/Users/23202/Desktop/ohhhh.wcfg}
save_wave_config {C:/Users/23202/Desktop/ohhhh.wcfg}
restart
run all
save_wave_config {C:/Users/23202/Desktop/ohhhh.wcfg}
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
restart
run all
restart
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
