{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 16:58:41 2008 " "Info: Processing started: Thu Dec 18 16:58:41 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_select\[1\] " "Info: Detected ripple clock \"clock_select\[1\]\" as buffer" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_select\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "reference " "Info: Detected gated clock \"reference\" as buffer" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "reference" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "SPI_clk " "Info: Detected ripple clock \"SPI_clk\" as buffer" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "index " "Info: Detected ripple clock \"index\" as buffer" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 266 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "index" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[1\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[1\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[0\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[0\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[7\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[7\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[5\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[5\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[6\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[6\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[4\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[4\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "division:division_DDS\|WideNor0~96 " "Info: Detected gated clock \"division:division_DDS\|WideNor0~96\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|WideNor0~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "division:division_DDS\|WideNor0~97 " "Info: Detected gated clock \"division:division_DDS\|WideNor0~97\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|WideNor0~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[2\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[2\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[3\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[3\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "division:division_DDS\|WideNor0 " "Info: Detected gated clock \"division:division_DDS\|WideNor0\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|WideNor0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "C9 register CCdata\[19\] register clock_select\[1\] 322.847 ns " "Info: Slack time is 322.847 ns for clock \"C9\" between source register \"CCdata\[19\]\" and destination register \"clock_select\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "324.461 ns + Largest register register " "Info: + Largest register to register requirement is 324.461 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "325.520 ns + " "Info: + Setup relationship between source and destination is 325.520 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 325.520 ns " "Info: + Latch edge is 325.520 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C9 20833.280 ns 10416.640 ns inverted 50 " "Info: Clock period of Destination clock \"C9\" is 20833.280 ns with inverted offset of 10416.640 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C8 325.520 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C8\" is 325.520 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.819 ns + Largest " "Info: + Largest clock skew is -0.819 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C9 destination 4.206 ns + Shortest register " "Info: + Shortest clock path from clock \"C9\" to destination register is 4.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C9 1 CLK PIN_108 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_108; Fanout = 1; CLK Node = 'C9'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C9~input 2 COMB IOIBUF_X40_Y0_N22 11 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N22; Fanout = 11; COMB Node = 'C9~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C9 C9~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.680 ns) 4.206 ns clock_select\[1\] 3 REG FF_X1_Y16_N13 2 " "Info: 3: + IC(2.492 ns) + CELL(0.680 ns) = 4.206 ns; Loc. = FF_X1_Y16_N13; Fanout = 2; REG Node = 'clock_select\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.172 ns" { C9~input clock_select[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 40.75 % ) " "Info: Total cell delay = 1.714 ns ( 40.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.492 ns ( 59.25 % ) " "Info: Total interconnect delay = 2.492 ns ( 59.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { C9 C9~input clock_select[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { C9 {} C9~input {} clock_select[1] {} } { 0.000ns 0.000ns 2.492ns } { 0.000ns 1.034ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 source 5.025 ns - Longest register " "Info: - Longest clock path from clock \"C8\" to source register is 5.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C8 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'C8'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C8~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'C8~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C8 C8~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 3.098 ns C8~inputclkctrl 3 COMB CLKCTRL_G18 59 " "Info: 3: + IC(2.064 ns) + CELL(0.000 ns) = 3.098 ns; Loc. = CLKCTRL_G18; Fanout = 59; COMB Node = 'C8~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { C8~input C8~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.680 ns) 5.025 ns CCdata\[19\] 4 REG FF_X4_Y23_N29 2 " "Info: 4: + IC(1.247 ns) + CELL(0.680 ns) = 5.025 ns; Loc. = FF_X4_Y23_N29; Fanout = 2; REG Node = 'CCdata\[19\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { C8~inputclkctrl CCdata[19] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 34.11 % ) " "Info: Total cell delay = 1.714 ns ( 34.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.311 ns ( 65.89 % ) " "Info: Total interconnect delay = 3.311 ns ( 65.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { C8 C8~input C8~inputclkctrl CCdata[19] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[19] {} } { 0.000ns 0.000ns 2.064ns 1.247ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { C9 C9~input clock_select[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { C9 {} C9~input {} clock_select[1] {} } { 0.000ns 0.000ns 2.492ns } { 0.000ns 1.034ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { C8 C8~input C8~inputclkctrl CCdata[19] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[19] {} } { 0.000ns 0.000ns 2.064ns 1.247ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { C9 C9~input clock_select[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { C9 {} C9~input {} clock_select[1] {} } { 0.000ns 0.000ns 2.492ns } { 0.000ns 1.034ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { C8 C8~input C8~inputclkctrl CCdata[19] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[19] {} } { 0.000ns 0.000ns 2.064ns 1.247ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.614 ns - Longest register register " "Info: - Longest register to register delay is 1.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CCdata\[19\] 1 REG FF_X4_Y23_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X4_Y23_N29; Fanout = 2; REG Node = 'CCdata\[19\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCdata[19] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.177 ns) 1.499 ns clock_select\[1\]~feeder 2 COMB LCCOMB_X1_Y16_N12 1 " "Info: 2: + IC(1.322 ns) + CELL(0.177 ns) = 1.499 ns; Loc. = LCCOMB_X1_Y16_N12; Fanout = 1; COMB Node = 'clock_select\[1\]~feeder'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { CCdata[19] clock_select[1]~feeder } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 1.614 ns clock_select\[1\] 3 REG FF_X1_Y16_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 1.614 ns; Loc. = FF_X1_Y16_N13; Fanout = 2; REG Node = 'clock_select\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { clock_select[1]~feeder clock_select[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 18.09 % ) " "Info: Total cell delay = 0.292 ns ( 18.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 81.91 % ) " "Info: Total interconnect delay = 1.322 ns ( 81.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { CCdata[19] clock_select[1]~feeder clock_select[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "1.614 ns" { CCdata[19] {} clock_select[1]~feeder {} clock_select[1] {} } { 0.000ns 1.322ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { C9 C9~input clock_select[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { C9 {} C9~input {} clock_select[1] {} } { 0.000ns 0.000ns 2.492ns } { 0.000ns 1.034ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { C8 C8~input C8~inputclkctrl CCdata[19] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[19] {} } { 0.000ns 0.000ns 2.064ns 1.247ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { CCdata[19] clock_select[1]~feeder clock_select[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "1.614 ns" { CCdata[19] {} clock_select[1]~feeder {} clock_select[1] {} } { 0.000ns 1.322ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "C8 register frequency\[3\] register SPI:Alex_SPI_Tx\|data_count\[0\] -2.666 ns " "Info: Slack time is -2.666 ns for clock \"C8\" between source register \"frequency\[3\]\" and destination register \"SPI:Alex_SPI_Tx\|data_count\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.622 ns + Largest register register " "Info: + Largest register to register requirement is 7.622 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.138 ns + " "Info: + Setup relationship between source and destination is 8.138 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.138 ns " "Info: + Latch edge is 8.138 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C8 325.520 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C8\" is 325.520 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKA 8.138 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKA\" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.276 ns + Largest " "Info: + Largest clock skew is -0.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 6.845 ns + Shortest register " "Info: + Shortest clock path from clock \"C8\" to destination register is 6.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C8 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'C8'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C8~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'C8~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C8 C8~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.941 ns) 3.942 ns SPI_clk 3 REG FF_X28_Y1_N29 2 " "Info: 3: + IC(1.967 ns) + CELL(0.941 ns) = 3.942 ns; Loc. = FF_X28_Y1_N29; Fanout = 2; REG Node = 'SPI_clk'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { C8~input SPI_clk } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.000 ns) 4.917 ns SPI_clk~clkctrl 4 COMB CLKCTRL_G15 41 " "Info: 4: + IC(0.975 ns) + CELL(0.000 ns) = 4.917 ns; Loc. = CLKCTRL_G15; Fanout = 41; COMB Node = 'SPI_clk~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { SPI_clk SPI_clk~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.680 ns) 6.845 ns SPI:Alex_SPI_Tx\|data_count\[0\] 5 REG FF_X7_Y27_N23 10 " "Info: 5: + IC(1.248 ns) + CELL(0.680 ns) = 6.845 ns; Loc. = FF_X7_Y27_N23; Fanout = 10; REG Node = 'SPI:Alex_SPI_Tx\|data_count\[0\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { SPI_clk~clkctrl SPI:Alex_SPI_Tx|data_count[0] } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.655 ns ( 38.79 % ) " "Info: Total cell delay = 2.655 ns ( 38.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.190 ns ( 61.21 % ) " "Info: Total interconnect delay = 4.190 ns ( 61.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { C8 C8~input SPI_clk SPI_clk~clkctrl SPI:Alex_SPI_Tx|data_count[0] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.845 ns" { C8 {} C8~input {} SPI_clk {} SPI_clk~clkctrl {} SPI:Alex_SPI_Tx|data_count[0] {} } { 0.000ns 0.000ns 1.967ns 0.975ns 1.248ns } { 0.000ns 1.034ns 0.941ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA source 7.121 ns - Longest register " "Info: - Longest clock path from clock \"CLKA\" to source register is 7.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.941 ns) 2.687 ns division:division_DDS\|bits\[4\] 3 REG FF_X25_Y32_N13 3 " "Info: 3: + IC(0.732 ns) + CELL(0.941 ns) = 2.687 ns; Loc. = FF_X25_Y32_N13; Fanout = 3; REG Node = 'division:division_DDS\|bits\[4\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { CLKA~input division:division_DDS|bits[4] } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.471 ns) 3.594 ns division:division_DDS\|WideNor0~97 4 COMB LCCOMB_X25_Y32_N26 1 " "Info: 4: + IC(0.436 ns) + CELL(0.471 ns) = 3.594 ns; Loc. = LCCOMB_X25_Y32_N26; Fanout = 1; COMB Node = 'division:division_DDS\|WideNor0~97'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { division:division_DDS|bits[4] division:division_DDS|WideNor0~97 } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.324 ns) 4.184 ns division:division_DDS\|WideNor0 5 COMB LCCOMB_X25_Y32_N0 126 " "Info: 5: + IC(0.266 ns) + CELL(0.324 ns) = 4.184 ns; Loc. = LCCOMB_X25_Y32_N0; Fanout = 126; COMB Node = 'division:division_DDS\|WideNor0'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.000 ns) 5.200 ns division:division_DDS\|WideNor0~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(1.016 ns) + CELL(0.000 ns) = 5.200 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'division:division_DDS\|WideNor0~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.680 ns) 7.121 ns frequency\[3\] 7 REG FF_X7_Y25_N5 3 " "Info: 7: + IC(1.241 ns) + CELL(0.680 ns) = 7.121 ns; Loc. = FF_X7_Y25_N5; Fanout = 3; REG Node = 'frequency\[3\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { division:division_DDS|WideNor0~clkctrl frequency[3] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.430 ns ( 48.17 % ) " "Info: Total cell delay = 3.430 ns ( 48.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 51.83 % ) " "Info: Total interconnect delay = 3.691 ns ( 51.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.121 ns" { CLKA CLKA~input division:division_DDS|bits[4] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.121 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[4] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[3] {} } { 0.000ns 0.000ns 0.732ns 0.436ns 0.266ns 1.016ns 1.241ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { C8 C8~input SPI_clk SPI_clk~clkctrl SPI:Alex_SPI_Tx|data_count[0] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.845 ns" { C8 {} C8~input {} SPI_clk {} SPI_clk~clkctrl {} SPI:Alex_SPI_Tx|data_count[0] {} } { 0.000ns 0.000ns 1.967ns 0.975ns 1.248ns } { 0.000ns 1.034ns 0.941ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.121 ns" { CLKA CLKA~input division:division_DDS|bits[4] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.121 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[4] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[3] {} } { 0.000ns 0.000ns 0.732ns 0.436ns 0.266ns 1.016ns 1.241ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 95 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { C8 C8~input SPI_clk SPI_clk~clkctrl SPI:Alex_SPI_Tx|data_count[0] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.845 ns" { C8 {} C8~input {} SPI_clk {} SPI_clk~clkctrl {} SPI:Alex_SPI_Tx|data_count[0] {} } { 0.000ns 0.000ns 1.967ns 0.975ns 1.248ns } { 0.000ns 1.034ns 0.941ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.121 ns" { CLKA CLKA~input division:division_DDS|bits[4] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.121 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[4] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[3] {} } { 0.000ns 0.000ns 0.732ns 0.436ns 0.266ns 1.016ns 1.241ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.288 ns - Longest register register " "Info: - Longest register to register delay is 10.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frequency\[3\] 1 REG FF_X7_Y25_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X7_Y25_N5; Fanout = 3; REG Node = 'frequency\[3\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { frequency[3] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.565 ns) 0.996 ns frequency_plus_IF\[3\]~59 2 COMB LCCOMB_X7_Y25_N4 2 " "Info: 2: + IC(0.431 ns) + CELL(0.565 ns) = 0.996 ns; Loc. = LCCOMB_X7_Y25_N4; Fanout = 2; COMB Node = 'frequency_plus_IF\[3\]~59'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { frequency[3] frequency_plus_IF[3]~59 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.069 ns frequency_plus_IF\[4\]~61 3 COMB LCCOMB_X7_Y25_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.069 ns; Loc. = LCCOMB_X7_Y25_N6; Fanout = 2; COMB Node = 'frequency_plus_IF\[4\]~61'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[3]~59 frequency_plus_IF[4]~61 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.142 ns frequency_plus_IF\[5\]~63 4 COMB LCCOMB_X7_Y25_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.142 ns; Loc. = LCCOMB_X7_Y25_N8; Fanout = 2; COMB Node = 'frequency_plus_IF\[5\]~63'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[4]~61 frequency_plus_IF[5]~63 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.215 ns frequency_plus_IF\[6\]~65 5 COMB LCCOMB_X7_Y25_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.215 ns; Loc. = LCCOMB_X7_Y25_N10; Fanout = 2; COMB Node = 'frequency_plus_IF\[6\]~65'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[5]~63 frequency_plus_IF[6]~65 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.288 ns frequency_plus_IF\[7\]~67 6 COMB LCCOMB_X7_Y25_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 1.288 ns; Loc. = LCCOMB_X7_Y25_N12; Fanout = 2; COMB Node = 'frequency_plus_IF\[7\]~67'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[6]~65 frequency_plus_IF[7]~67 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.361 ns frequency_plus_IF\[8\]~69 7 COMB LCCOMB_X7_Y25_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 1.361 ns; Loc. = LCCOMB_X7_Y25_N14; Fanout = 2; COMB Node = 'frequency_plus_IF\[8\]~69'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[7]~67 frequency_plus_IF[8]~69 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.434 ns frequency_plus_IF\[9\]~71 8 COMB LCCOMB_X7_Y25_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 1.434 ns; Loc. = LCCOMB_X7_Y25_N16; Fanout = 2; COMB Node = 'frequency_plus_IF\[9\]~71'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[8]~69 frequency_plus_IF[9]~71 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.507 ns frequency_plus_IF\[10\]~73 9 COMB LCCOMB_X7_Y25_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 1.507 ns; Loc. = LCCOMB_X7_Y25_N18; Fanout = 2; COMB Node = 'frequency_plus_IF\[10\]~73'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[9]~71 frequency_plus_IF[10]~73 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.580 ns frequency_plus_IF\[11\]~75 10 COMB LCCOMB_X7_Y25_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 1.580 ns; Loc. = LCCOMB_X7_Y25_N20; Fanout = 2; COMB Node = 'frequency_plus_IF\[11\]~75'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[10]~73 frequency_plus_IF[11]~75 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.653 ns frequency_plus_IF\[12\]~77 11 COMB LCCOMB_X7_Y25_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 1.653 ns; Loc. = LCCOMB_X7_Y25_N22; Fanout = 2; COMB Node = 'frequency_plus_IF\[12\]~77'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[11]~75 frequency_plus_IF[12]~77 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.726 ns frequency_plus_IF\[13\]~79 12 COMB LCCOMB_X7_Y25_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 1.726 ns; Loc. = LCCOMB_X7_Y25_N24; Fanout = 2; COMB Node = 'frequency_plus_IF\[13\]~79'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[12]~77 frequency_plus_IF[13]~79 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.799 ns frequency_plus_IF\[14\]~81 13 COMB LCCOMB_X7_Y25_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 1.799 ns; Loc. = LCCOMB_X7_Y25_N26; Fanout = 2; COMB Node = 'frequency_plus_IF\[14\]~81'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[13]~79 frequency_plus_IF[14]~81 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.872 ns frequency_plus_IF\[15\]~83 14 COMB LCCOMB_X7_Y25_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 1.872 ns; Loc. = LCCOMB_X7_Y25_N28; Fanout = 2; COMB Node = 'frequency_plus_IF\[15\]~83'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[14]~81 frequency_plus_IF[15]~83 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.945 ns frequency_plus_IF\[16\]~85 15 COMB LCCOMB_X7_Y25_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 1.945 ns; Loc. = LCCOMB_X7_Y25_N30; Fanout = 2; COMB Node = 'frequency_plus_IF\[16\]~85'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[15]~83 frequency_plus_IF[16]~85 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.018 ns frequency_plus_IF\[17\]~87 16 COMB LCCOMB_X7_Y24_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 2.018 ns; Loc. = LCCOMB_X7_Y24_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[17\]~87'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[16]~85 frequency_plus_IF[17]~87 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.091 ns frequency_plus_IF\[18\]~89 17 COMB LCCOMB_X7_Y24_N2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 2.091 ns; Loc. = LCCOMB_X7_Y24_N2; Fanout = 2; COMB Node = 'frequency_plus_IF\[18\]~89'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[17]~87 frequency_plus_IF[18]~89 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 2.698 ns frequency_plus_IF\[19\]~90 18 COMB LCCOMB_X7_Y24_N4 12 " "Info: 18: + IC(0.000 ns) + CELL(0.607 ns) = 2.698 ns; Loc. = LCCOMB_X7_Y24_N4; Fanout = 12; COMB Node = 'frequency_plus_IF\[19\]~90'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { frequency_plus_IF[18]~89 frequency_plus_IF[19]~90 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.177 ns) 4.110 ns LPF_select:Alex_LPF_select\|LessThan3~734 19 COMB LCCOMB_X6_Y26_N8 1 " "Info: 19: + IC(1.235 ns) + CELL(0.177 ns) = 4.110 ns; Loc. = LCCOMB_X6_Y26_N8; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select\|LessThan3~734'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { frequency_plus_IF[19]~90 LPF_select:Alex_LPF_select|LessThan3~734 } "NODE_NAME" } } { "LPF_select.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/LPF_select.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.405 ns) 5.450 ns LPF_select:Alex_LPF_select\|LessThan3~737 20 COMB LCCOMB_X6_Y28_N14 2 " "Info: 20: + IC(0.935 ns) + CELL(0.405 ns) = 5.450 ns; Loc. = LCCOMB_X6_Y28_N14; Fanout = 2; COMB Node = 'LPF_select:Alex_LPF_select\|LessThan3~737'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LPF_select:Alex_LPF_select|LessThan3~734 LPF_select:Alex_LPF_select|LessThan3~737 } "NODE_NAME" } } { "LPF_select.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/LPF_select.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.324 ns) 6.049 ns LPF_select:Alex_LPF_select\|LessThan3~739 21 COMB LCCOMB_X6_Y28_N6 3 " "Info: 21: + IC(0.275 ns) + CELL(0.324 ns) = 6.049 ns; Loc. = LCCOMB_X6_Y28_N6; Fanout = 3; COMB Node = 'LPF_select:Alex_LPF_select\|LessThan3~739'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { LPF_select:Alex_LPF_select|LessThan3~737 LPF_select:Alex_LPF_select|LessThan3~739 } "NODE_NAME" } } { "LPF_select.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/LPF_select.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.327 ns) 6.853 ns LPF_select:Alex_LPF_select\|LPF\[0\]~366 22 COMB LCCOMB_X7_Y28_N24 1 " "Info: 22: + IC(0.477 ns) + CELL(0.327 ns) = 6.853 ns; Loc. = LCCOMB_X7_Y28_N24; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select\|LPF\[0\]~366'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { LPF_select:Alex_LPF_select|LessThan3~739 LPF_select:Alex_LPF_select|LPF[0]~366 } "NODE_NAME" } } { "LPF_select.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/LPF_select.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.177 ns) 7.906 ns SPI:Alex_SPI_Tx\|Equal0~434 23 COMB LCCOMB_X7_Y27_N10 1 " "Info: 23: + IC(0.876 ns) + CELL(0.177 ns) = 7.906 ns; Loc. = LCCOMB_X7_Y27_N10; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx\|Equal0~434'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { LPF_select:Alex_LPF_select|LPF[0]~366 SPI:Alex_SPI_Tx|Equal0~434 } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.407 ns) 8.625 ns SPI:Alex_SPI_Tx\|Equal0~437 24 COMB LCCOMB_X7_Y27_N14 3 " "Info: 24: + IC(0.312 ns) + CELL(0.407 ns) = 8.625 ns; Loc. = LCCOMB_X7_Y27_N14; Fanout = 3; COMB Node = 'SPI:Alex_SPI_Tx\|Equal0~437'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { SPI:Alex_SPI_Tx|Equal0~434 SPI:Alex_SPI_Tx|Equal0~437 } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.324 ns) 9.241 ns SPI:Alex_SPI_Tx\|Selector0~18 25 COMB LCCOMB_X7_Y27_N16 5 " "Info: 25: + IC(0.292 ns) + CELL(0.324 ns) = 9.241 ns; Loc. = LCCOMB_X7_Y27_N16; Fanout = 5; COMB Node = 'SPI:Alex_SPI_Tx\|Selector0~18'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { SPI:Alex_SPI_Tx|Equal0~437 SPI:Alex_SPI_Tx|Selector0~18 } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.795 ns) 10.288 ns SPI:Alex_SPI_Tx\|data_count\[0\] 26 REG FF_X7_Y27_N23 10 " "Info: 26: + IC(0.252 ns) + CELL(0.795 ns) = 10.288 ns; Loc. = FF_X7_Y27_N23; Fanout = 10; REG Node = 'SPI:Alex_SPI_Tx\|data_count\[0\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { SPI:Alex_SPI_Tx|Selector0~18 SPI:Alex_SPI_Tx|data_count[0] } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.203 ns ( 50.57 % ) " "Info: Total cell delay = 5.203 ns ( 50.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.085 ns ( 49.43 % ) " "Info: Total interconnect delay = 5.085 ns ( 49.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.288 ns" { frequency[3] frequency_plus_IF[3]~59 frequency_plus_IF[4]~61 frequency_plus_IF[5]~63 frequency_plus_IF[6]~65 frequency_plus_IF[7]~67 frequency_plus_IF[8]~69 frequency_plus_IF[9]~71 frequency_plus_IF[10]~73 frequency_plus_IF[11]~75 frequency_plus_IF[12]~77 frequency_plus_IF[13]~79 frequency_plus_IF[14]~81 frequency_plus_IF[15]~83 frequency_plus_IF[16]~85 frequency_plus_IF[17]~87 frequency_plus_IF[18]~89 frequency_plus_IF[19]~90 LPF_select:Alex_LPF_select|LessThan3~734 LPF_select:Alex_LPF_select|LessThan3~737 LPF_select:Alex_LPF_select|LessThan3~739 LPF_select:Alex_LPF_select|LPF[0]~366 SPI:Alex_SPI_Tx|Equal0~434 SPI:Alex_SPI_Tx|Equal0~437 SPI:Alex_SPI_Tx|Selector0~18 SPI:Alex_SPI_Tx|data_count[0] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "10.288 ns" { frequency[3] {} frequency_plus_IF[3]~59 {} frequency_plus_IF[4]~61 {} frequency_plus_IF[5]~63 {} frequency_plus_IF[6]~65 {} frequency_plus_IF[7]~67 {} frequency_plus_IF[8]~69 {} frequency_plus_IF[9]~71 {} frequency_plus_IF[10]~73 {} frequency_plus_IF[11]~75 {} frequency_plus_IF[12]~77 {} frequency_plus_IF[13]~79 {} frequency_plus_IF[14]~81 {} frequency_plus_IF[15]~83 {} frequency_plus_IF[16]~85 {} frequency_plus_IF[17]~87 {} frequency_plus_IF[18]~89 {} frequency_plus_IF[19]~90 {} LPF_select:Alex_LPF_select|LessThan3~734 {} LPF_select:Alex_LPF_select|LessThan3~737 {} LPF_select:Alex_LPF_select|LessThan3~739 {} LPF_select:Alex_LPF_select|LPF[0]~366 {} SPI:Alex_SPI_Tx|Equal0~434 {} SPI:Alex_SPI_Tx|Equal0~437 {} SPI:Alex_SPI_Tx|Selector0~18 {} SPI:Alex_SPI_Tx|data_count[0] {} } { 0.000ns 0.431ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.235ns 0.935ns 0.275ns 0.477ns 0.876ns 0.312ns 0.292ns 0.252ns } { 0.000ns 0.565ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.177ns 0.405ns 0.324ns 0.327ns 0.177ns 0.407ns 0.324ns 0.795ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { C8 C8~input SPI_clk SPI_clk~clkctrl SPI:Alex_SPI_Tx|data_count[0] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.845 ns" { C8 {} C8~input {} SPI_clk {} SPI_clk~clkctrl {} SPI:Alex_SPI_Tx|data_count[0] {} } { 0.000ns 0.000ns 1.967ns 0.975ns 1.248ns } { 0.000ns 1.034ns 0.941ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.121 ns" { CLKA CLKA~input division:division_DDS|bits[4] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.121 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[4] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[3] {} } { 0.000ns 0.000ns 0.732ns 0.436ns 0.266ns 1.016ns 1.241ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.324ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.288 ns" { frequency[3] frequency_plus_IF[3]~59 frequency_plus_IF[4]~61 frequency_plus_IF[5]~63 frequency_plus_IF[6]~65 frequency_plus_IF[7]~67 frequency_plus_IF[8]~69 frequency_plus_IF[9]~71 frequency_plus_IF[10]~73 frequency_plus_IF[11]~75 frequency_plus_IF[12]~77 frequency_plus_IF[13]~79 frequency_plus_IF[14]~81 frequency_plus_IF[15]~83 frequency_plus_IF[16]~85 frequency_plus_IF[17]~87 frequency_plus_IF[18]~89 frequency_plus_IF[19]~90 LPF_select:Alex_LPF_select|LessThan3~734 LPF_select:Alex_LPF_select|LessThan3~737 LPF_select:Alex_LPF_select|LessThan3~739 LPF_select:Alex_LPF_select|LPF[0]~366 SPI:Alex_SPI_Tx|Equal0~434 SPI:Alex_SPI_Tx|Equal0~437 SPI:Alex_SPI_Tx|Selector0~18 SPI:Alex_SPI_Tx|data_count[0] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "10.288 ns" { frequency[3] {} frequency_plus_IF[3]~59 {} frequency_plus_IF[4]~61 {} frequency_plus_IF[5]~63 {} frequency_plus_IF[6]~65 {} frequency_plus_IF[7]~67 {} frequency_plus_IF[8]~69 {} frequency_plus_IF[9]~71 {} frequency_plus_IF[10]~73 {} frequency_plus_IF[11]~75 {} frequency_plus_IF[12]~77 {} frequency_plus_IF[13]~79 {} frequency_plus_IF[14]~81 {} frequency_plus_IF[15]~83 {} frequency_plus_IF[16]~85 {} frequency_plus_IF[17]~87 {} frequency_plus_IF[18]~89 {} frequency_plus_IF[19]~90 {} LPF_select:Alex_LPF_select|LessThan3~734 {} LPF_select:Alex_LPF_select|LessThan3~737 {} LPF_select:Alex_LPF_select|LessThan3~739 {} LPF_select:Alex_LPF_select|LPF[0]~366 {} SPI:Alex_SPI_Tx|Equal0~434 {} SPI:Alex_SPI_Tx|Equal0~437 {} SPI:Alex_SPI_Tx|Selector0~18 {} SPI:Alex_SPI_Tx|data_count[0] {} } { 0.000ns 0.431ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.235ns 0.935ns 0.275ns 0.477ns 0.876ns 0.312ns 0.292ns 0.252ns } { 0.000ns 0.565ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.177ns 0.405ns 0.324ns 0.327ns 0.177ns 0.407ns 0.324ns 0.795ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'C8' 235 " "Warning: Can't achieve timing requirement Clock Setup: 'C8' along 235 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKA register division:division_DDS\|bits\[4\] register division:division_DDS\|quotient\[11\] -322 ps " "Info: Slack time is -322 ps for clock \"CLKA\" between source register \"division:division_DDS\|bits\[4\]\" and destination register \"division:division_DDS\|quotient\[11\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "113.87 MHz 8.782 ns " "Info: Fmax is 113.87 MHz (period= 8.782 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.517 ns + Largest register register " "Info: + Largest register to register requirement is 4.517 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.069 ns + " "Info: + Setup relationship between source and destination is 4.069 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.069 ns " "Info: + Latch edge is 4.069 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKA 8.138 ns 4.069 ns inverted 50 " "Info: Clock period of Destination clock \"CLKA\" is 8.138 ns with inverted offset of 4.069 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKA 8.138 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKA\" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.688 ns + Largest " "Info: + Largest clock skew is 0.688 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA destination 3.114 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKA\" to destination register is 3.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns CLKA~inputclkctrl 3 COMB CLKCTRL_G14 6789 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G14; Fanout = 6789; COMB Node = 'CLKA~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CLKA~input CLKA~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.680 ns) 3.114 ns division:division_DDS\|quotient\[11\] 4 REG FF_X18_Y10_N31 1 " "Info: 4: + IC(1.230 ns) + CELL(0.680 ns) = 3.114 ns; Loc. = FF_X18_Y10_N31; Fanout = 1; REG Node = 'division:division_DDS\|quotient\[11\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { CLKA~inputclkctrl division:division_DDS|quotient[11] } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.40 % ) " "Info: Total cell delay = 1.694 ns ( 54.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.420 ns ( 45.60 % ) " "Info: Total interconnect delay = 1.420 ns ( 45.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.114 ns" { CLKA CLKA~input CLKA~inputclkctrl division:division_DDS|quotient[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.114 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} division:division_DDS|quotient[11] {} } { 0.000ns 0.000ns 0.190ns 1.230ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA source 2.426 ns - Longest register " "Info: - Longest clock path from clock \"CLKA\" to source register is 2.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.680 ns) 2.426 ns division:division_DDS\|bits\[4\] 3 REG FF_X25_Y32_N13 3 " "Info: 3: + IC(0.732 ns) + CELL(0.680 ns) = 2.426 ns; Loc. = FF_X25_Y32_N13; Fanout = 3; REG Node = 'division:division_DDS\|bits\[4\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { CLKA~input division:division_DDS|bits[4] } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 69.83 % ) " "Info: Total cell delay = 1.694 ns ( 69.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.732 ns ( 30.17 % ) " "Info: Total interconnect delay = 0.732 ns ( 30.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.426 ns" { CLKA CLKA~input division:division_DDS|bits[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.426 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[4] {} } { 0.000ns 0.000ns 0.732ns } { 0.000ns 1.014ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.114 ns" { CLKA CLKA~input CLKA~inputclkctrl division:division_DDS|quotient[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.114 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} division:division_DDS|quotient[11] {} } { 0.000ns 0.000ns 0.190ns 1.230ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.426 ns" { CLKA CLKA~input division:division_DDS|bits[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.426 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[4] {} } { 0.000ns 0.000ns 0.732ns } { 0.000ns 1.014ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.114 ns" { CLKA CLKA~input CLKA~inputclkctrl division:division_DDS|quotient[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.114 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} division:division_DDS|quotient[11] {} } { 0.000ns 0.000ns 0.190ns 1.230ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.426 ns" { CLKA CLKA~input division:division_DDS|bits[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.426 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[4] {} } { 0.000ns 0.000ns 0.732ns } { 0.000ns 1.014ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.839 ns - Longest register register " "Info: - Longest register to register delay is 4.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns division:division_DDS\|bits\[4\] 1 REG FF_X25_Y32_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X25_Y32_N13; Fanout = 3; REG Node = 'division:division_DDS\|bits\[4\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[4] } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.471 ns) 0.907 ns division:division_DDS\|WideNor0~97 2 COMB LCCOMB_X25_Y32_N26 1 " "Info: 2: + IC(0.436 ns) + CELL(0.471 ns) = 0.907 ns; Loc. = LCCOMB_X25_Y32_N26; Fanout = 1; COMB Node = 'division:division_DDS\|WideNor0~97'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { division:division_DDS|bits[4] division:division_DDS|WideNor0~97 } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.324 ns) 1.497 ns division:division_DDS\|WideNor0 3 COMB LCCOMB_X25_Y32_N0 126 " "Info: 3: + IC(0.266 ns) + CELL(0.324 ns) = 1.497 ns; Loc. = LCCOMB_X25_Y32_N0; Fanout = 126; COMB Node = 'division:division_DDS\|WideNor0'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.547 ns) + CELL(0.795 ns) 4.839 ns division:division_DDS\|quotient\[11\] 4 REG FF_X18_Y10_N31 1 " "Info: 4: + IC(2.547 ns) + CELL(0.795 ns) = 4.839 ns; Loc. = FF_X18_Y10_N31; Fanout = 1; REG Node = 'division:division_DDS\|quotient\[11\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { division:division_DDS|WideNor0 division:division_DDS|quotient[11] } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 32.86 % ) " "Info: Total cell delay = 1.590 ns ( 32.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.249 ns ( 67.14 % ) " "Info: Total interconnect delay = 3.249 ns ( 67.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.839 ns" { division:division_DDS|bits[4] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|quotient[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.839 ns" { division:division_DDS|bits[4] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|quotient[11] {} } { 0.000ns 0.436ns 0.266ns 2.547ns } { 0.000ns 0.471ns 0.324ns 0.795ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.114 ns" { CLKA CLKA~input CLKA~inputclkctrl division:division_DDS|quotient[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.114 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} division:division_DDS|quotient[11] {} } { 0.000ns 0.000ns 0.190ns 1.230ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.426 ns" { CLKA CLKA~input division:division_DDS|bits[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.426 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[4] {} } { 0.000ns 0.000ns 0.732ns } { 0.000ns 1.014ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.839 ns" { division:division_DDS|bits[4] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|quotient[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.839 ns" { division:division_DDS|bits[4] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|quotient[11] {} } { 0.000ns 0.436ns 0.266ns 2.547ns } { 0.000ns 0.471ns 0.324ns 0.795ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLKA' 51 " "Warning: Can't achieve timing requirement Clock Setup: 'CLKA' along 51 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "BCLK register receiver:receiver_inst\|fir:fir_inst_I\|out_data\[4\] register I2SEncode:I2S\|data\[4\] 7.085 ns " "Info: Slack time is 7.085 ns for clock \"BCLK\" between source register \"receiver:receiver_inst\|fir:fir_inst_I\|out_data\[4\]\" and destination register \"I2SEncode:I2S\|data\[4\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.054 ns + Largest register register " "Info: + Largest register to register requirement is 10.054 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.138 ns + " "Info: + Setup relationship between source and destination is 8.138 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.138 ns " "Info: + Latch edge is 8.138 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKA 8.138 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKA\" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.156 ns + Largest " "Info: + Largest clock skew is 2.156 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 5.273 ns + Shortest register " "Info: + Shortest clock path from clock \"BCLK\" to destination register is 5.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BCLK 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'BCLK'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.044 ns) 1.044 ns BCLK~input 2 COMB IOIBUF_X47_Y0_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.044 ns) = 1.044 ns; Loc. = IOIBUF_X47_Y0_N22; Fanout = 2; COMB Node = 'BCLK~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { BCLK BCLK~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.286 ns) + CELL(0.000 ns) 3.330 ns BCLK~inputclkctrl 3 COMB CLKCTRL_G5 76 " "Info: 3: + IC(2.286 ns) + CELL(0.000 ns) = 3.330 ns; Loc. = CLKCTRL_G5; Fanout = 76; COMB Node = 'BCLK~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { BCLK~input BCLK~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.680 ns) 5.273 ns I2SEncode:I2S\|data\[4\] 4 REG FF_X30_Y8_N17 1 " "Info: 4: + IC(1.263 ns) + CELL(0.680 ns) = 5.273 ns; Loc. = FF_X30_Y8_N17; Fanout = 1; REG Node = 'I2SEncode:I2S\|data\[4\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.943 ns" { BCLK~inputclkctrl I2SEncode:I2S|data[4] } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.724 ns ( 32.69 % ) " "Info: Total cell delay = 1.724 ns ( 32.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.549 ns ( 67.31 % ) " "Info: Total interconnect delay = 3.549 ns ( 67.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.273 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|data[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.273 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|data[4] {} } { 0.000ns 0.000ns 2.286ns 1.263ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA source 3.117 ns - Longest register " "Info: - Longest clock path from clock \"CLKA\" to source register is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns CLKA~inputclkctrl 3 COMB CLKCTRL_G14 6789 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G14; Fanout = 6789; COMB Node = 'CLKA~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CLKA~input CLKA~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.680 ns) 3.117 ns receiver:receiver_inst\|fir:fir_inst_I\|out_data\[4\] 4 REG FF_X20_Y8_N17 1 " "Info: 4: + IC(1.233 ns) + CELL(0.680 ns) = 3.117 ns; Loc. = FF_X20_Y8_N17; Fanout = 1; REG Node = 'receiver:receiver_inst\|fir:fir_inst_I\|out_data\[4\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_I|out_data[4] } "NODE_NAME" } } { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.35 % ) " "Info: Total cell delay = 1.694 ns ( 54.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 45.65 % ) " "Info: Total interconnect delay = 1.423 ns ( 45.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_I|out_data[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_I|out_data[4] {} } { 0.000ns 0.000ns 0.190ns 1.233ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.273 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|data[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.273 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|data[4] {} } { 0.000ns 0.000ns 2.286ns 1.263ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_I|out_data[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_I|out_data[4] {} } { 0.000ns 0.000ns 0.190ns 1.233ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.273 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|data[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.273 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|data[4] {} } { 0.000ns 0.000ns 2.286ns 1.263ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_I|out_data[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_I|out_data[4] {} } { 0.000ns 0.000ns 0.190ns 1.233ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.969 ns - Longest register register " "Info: - Longest register to register delay is 2.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns receiver:receiver_inst\|fir:fir_inst_I\|out_data\[4\] 1 REG FF_X20_Y8_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y8_N17; Fanout = 1; REG Node = 'receiver:receiver_inst\|fir:fir_inst_I\|out_data\[4\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|out_data[4] } "NODE_NAME" } } { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.472 ns) 2.077 ns I2SEncode:I2S\|Selector24~21 2 COMB LCCOMB_X30_Y8_N2 1 " "Info: 2: + IC(1.605 ns) + CELL(0.472 ns) = 2.077 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 1; COMB Node = 'I2SEncode:I2S\|Selector24~21'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { receiver:receiver_inst|fir:fir_inst_I|out_data[4] I2SEncode:I2S|Selector24~21 } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.473 ns) 2.854 ns I2SEncode:I2S\|data\[4\]~feeder 3 COMB LCCOMB_X30_Y8_N16 1 " "Info: 3: + IC(0.304 ns) + CELL(0.473 ns) = 2.854 ns; Loc. = LCCOMB_X30_Y8_N16; Fanout = 1; COMB Node = 'I2SEncode:I2S\|data\[4\]~feeder'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { I2SEncode:I2S|Selector24~21 I2SEncode:I2S|data[4]~feeder } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.969 ns I2SEncode:I2S\|data\[4\] 4 REG FF_X30_Y8_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 2.969 ns; Loc. = FF_X30_Y8_N17; Fanout = 1; REG Node = 'I2SEncode:I2S\|data\[4\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { I2SEncode:I2S|data[4]~feeder I2SEncode:I2S|data[4] } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.060 ns ( 35.70 % ) " "Info: Total cell delay = 1.060 ns ( 35.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 64.30 % ) " "Info: Total interconnect delay = 1.909 ns ( 64.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { receiver:receiver_inst|fir:fir_inst_I|out_data[4] I2SEncode:I2S|Selector24~21 I2SEncode:I2S|data[4]~feeder I2SEncode:I2S|data[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.969 ns" { receiver:receiver_inst|fir:fir_inst_I|out_data[4] {} I2SEncode:I2S|Selector24~21 {} I2SEncode:I2S|data[4]~feeder {} I2SEncode:I2S|data[4] {} } { 0.000ns 1.605ns 0.304ns 0.000ns } { 0.000ns 0.472ns 0.473ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.273 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|data[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.273 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|data[4] {} } { 0.000ns 0.000ns 2.286ns 1.263ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_I|out_data[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_I|out_data[4] {} } { 0.000ns 0.000ns 0.190ns 1.233ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { receiver:receiver_inst|fir:fir_inst_I|out_data[4] I2SEncode:I2S|Selector24~21 I2SEncode:I2S|data[4]~feeder I2SEncode:I2S|data[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.969 ns" { receiver:receiver_inst|fir:fir_inst_I|out_data[4] {} I2SEncode:I2S|Selector24~21 {} I2SEncode:I2S|data[4]~feeder {} I2SEncode:I2S|data[4] {} } { 0.000ns 1.605ns 0.304ns 0.000ns } { 0.000ns 0.472ns 0.473ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LRCLK " "Info: No valid register-to-register data paths exist for clock \"LRCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "C17 " "Info: No valid register-to-register data paths exist for clock \"C17\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "OSC_10MHZ register oddClockDivider:refClockDivider\|count\[4\] register oddClockDivider:refClockDivider\|div2 47.893 ns " "Info: Slack time is 47.893 ns for clock \"OSC_10MHZ\" between source register \"oddClockDivider:refClockDivider\|count\[4\]\" and destination register \"oddClockDivider:refClockDivider\|div2\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "237.3 MHz 4.214 ns " "Info: Fmax is 237.3 MHz (period= 4.214 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "49.760 ns + Largest register register " "Info: + Largest register to register requirement is 49.760 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "50.000 ns + " "Info: + Setup relationship between source and destination is 50.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 50.000 ns " "Info: + Latch edge is 50.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination OSC_10MHZ 100.000 ns 50.000 ns inverted 50 " "Info: Clock period of Destination clock \"OSC_10MHZ\" is 100.000 ns with inverted offset of 50.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source OSC_10MHZ 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"OSC_10MHZ\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_10MHZ destination 4.461 ns + Shortest register " "Info: + Shortest clock path from clock \"OSC_10MHZ\" to destination register is 4.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OSC_10MHZ 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'OSC_10MHZ'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_10MHZ } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns OSC_10MHZ~input 2 COMB IOIBUF_X0_Y16_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 2; COMB Node = 'OSC_10MHZ~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { OSC_10MHZ OSC_10MHZ~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.324 ns) 1.784 ns reference 3 COMB LCCOMB_X1_Y16_N18 1 " "Info: 3: + IC(0.446 ns) + CELL(0.324 ns) = 1.784 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 1; COMB Node = 'reference'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { OSC_10MHZ~input reference } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 2.524 ns reference~clkctrl 4 COMB CLKCTRL_G2 9 " "Info: 4: + IC(0.740 ns) + CELL(0.000 ns) = 2.524 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'reference~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { reference reference~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.680 ns) 4.461 ns oddClockDivider:refClockDivider\|div2 5 REG FF_X2_Y12_N25 3 " "Info: 5: + IC(1.257 ns) + CELL(0.680 ns) = 4.461 ns; Loc. = FF_X2_Y12_N25; Fanout = 3; REG Node = 'oddClockDivider:refClockDivider\|div2'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 45.24 % ) " "Info: Total cell delay = 2.018 ns ( 45.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.443 ns ( 54.76 % ) " "Info: Total interconnect delay = 2.443 ns ( 54.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_10MHZ source 4.461 ns - Longest register " "Info: - Longest clock path from clock \"OSC_10MHZ\" to source register is 4.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OSC_10MHZ 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'OSC_10MHZ'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_10MHZ } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns OSC_10MHZ~input 2 COMB IOIBUF_X0_Y16_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 2; COMB Node = 'OSC_10MHZ~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { OSC_10MHZ OSC_10MHZ~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.324 ns) 1.784 ns reference 3 COMB LCCOMB_X1_Y16_N18 1 " "Info: 3: + IC(0.446 ns) + CELL(0.324 ns) = 1.784 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 1; COMB Node = 'reference'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { OSC_10MHZ~input reference } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 2.524 ns reference~clkctrl 4 COMB CLKCTRL_G2 9 " "Info: 4: + IC(0.740 ns) + CELL(0.000 ns) = 2.524 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'reference~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { reference reference~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.680 ns) 4.461 ns oddClockDivider:refClockDivider\|count\[4\] 5 REG FF_X1_Y12_N31 4 " "Info: 5: + IC(1.257 ns) + CELL(0.680 ns) = 4.461 ns; Loc. = FF_X1_Y12_N31; Fanout = 4; REG Node = 'oddClockDivider:refClockDivider\|count\[4\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { reference~clkctrl oddClockDivider:refClockDivider|count[4] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 45.24 % ) " "Info: Total cell delay = 2.018 ns ( 45.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.443 ns ( 54.76 % ) " "Info: Total interconnect delay = 2.443 ns ( 54.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[4] {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[4] {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[4] {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.867 ns - Longest register register " "Info: - Longest register to register delay is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oddClockDivider:refClockDivider\|count\[4\] 1 REG FF_X1_Y12_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X1_Y12_N31; Fanout = 4; REG Node = 'oddClockDivider:refClockDivider\|count\[4\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { oddClockDivider:refClockDivider|count[4] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.408 ns) 1.011 ns oddClockDivider:refClockDivider\|Equal0~102 2 COMB LCCOMB_X2_Y12_N2 7 " "Info: 2: + IC(0.603 ns) + CELL(0.408 ns) = 1.011 ns; Loc. = LCCOMB_X2_Y12_N2; Fanout = 7; COMB Node = 'oddClockDivider:refClockDivider\|Equal0~102'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { oddClockDivider:refClockDivider|count[4] oddClockDivider:refClockDivider|Equal0~102 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.408 ns) 1.752 ns oddClockDivider:refClockDivider\|div2~5 3 COMB LCCOMB_X2_Y12_N24 1 " "Info: 3: + IC(0.333 ns) + CELL(0.408 ns) = 1.752 ns; Loc. = LCCOMB_X2_Y12_N24; Fanout = 1; COMB Node = 'oddClockDivider:refClockDivider\|div2~5'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { oddClockDivider:refClockDivider|Equal0~102 oddClockDivider:refClockDivider|div2~5 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 1.867 ns oddClockDivider:refClockDivider\|div2 4 REG FF_X2_Y12_N25 3 " "Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 1.867 ns; Loc. = FF_X2_Y12_N25; Fanout = 3; REG Node = 'oddClockDivider:refClockDivider\|div2'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { oddClockDivider:refClockDivider|div2~5 oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.931 ns ( 49.87 % ) " "Info: Total cell delay = 0.931 ns ( 49.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 50.13 % ) " "Info: Total interconnect delay = 0.936 ns ( 50.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { oddClockDivider:refClockDivider|count[4] oddClockDivider:refClockDivider|Equal0~102 oddClockDivider:refClockDivider|div2~5 oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { oddClockDivider:refClockDivider|count[4] {} oddClockDivider:refClockDivider|Equal0~102 {} oddClockDivider:refClockDivider|div2~5 {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.603ns 0.333ns 0.000ns } { 0.000ns 0.408ns 0.408ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[4] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[4] {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { oddClockDivider:refClockDivider|count[4] oddClockDivider:refClockDivider|Equal0~102 oddClockDivider:refClockDivider|div2~5 oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { oddClockDivider:refClockDivider|count[4] {} oddClockDivider:refClockDivider|Equal0~102 {} oddClockDivider:refClockDivider|div2~5 {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.603ns 0.333ns 0.000ns } { 0.000ns 0.408ns 0.408ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "C9 register oddClockDivider:refClockDivider\|count\[6\] register oddClockDivider:refClockDivider\|count\[6\] 646 ps " "Info: Minimum slack time is 646 ps for clock \"C9\" between source register \"oddClockDivider:refClockDivider\|count\[6\]\" and destination register \"oddClockDivider:refClockDivider\|count\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.597 ns + Shortest register register " "Info: + Shortest register to register delay is 0.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oddClockDivider:refClockDivider\|count\[6\] 1 REG FF_X1_Y12_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X1_Y12_N3; Fanout = 9; REG Node = 'oddClockDivider:refClockDivider\|count\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.482 ns) 0.482 ns oddClockDivider:refClockDivider\|count~213 2 COMB LCCOMB_X1_Y12_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X1_Y12_N2; Fanout = 1; COMB Node = 'oddClockDivider:refClockDivider\|count~213'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { oddClockDivider:refClockDivider|count[6] oddClockDivider:refClockDivider|count~213 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.597 ns oddClockDivider:refClockDivider\|count\[6\] 3 REG FF_X1_Y12_N3 9 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X1_Y12_N3; Fanout = 9; REG Node = 'oddClockDivider:refClockDivider\|count\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { oddClockDivider:refClockDivider|count~213 oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.597 ns ( 100.00 % ) " "Info: Total cell delay = 0.597 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { oddClockDivider:refClockDivider|count[6] oddClockDivider:refClockDivider|count~213 oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "0.597 ns" { oddClockDivider:refClockDivider|count[6] {} oddClockDivider:refClockDivider|count~213 {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.482ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.049 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.049 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C9 20833.280 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C9\" is 20833.280 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C9 20833.280 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C9\" is 20833.280 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C9 destination 7.712 ns + Longest register " "Info: + Longest clock path from clock \"C9\" to destination register is 7.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C9 1 CLK PIN_108 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_108; Fanout = 1; CLK Node = 'C9'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C9~input 2 COMB IOIBUF_X40_Y0_N22 11 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N22; Fanout = 11; COMB Node = 'C9~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C9 C9~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.941 ns) 4.467 ns clock_select\[1\] 3 REG FF_X1_Y16_N13 2 " "Info: 3: + IC(2.492 ns) + CELL(0.941 ns) = 4.467 ns; Loc. = FF_X1_Y16_N13; Fanout = 2; REG Node = 'clock_select\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.433 ns" { C9~input clock_select[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.177 ns) 5.035 ns reference 4 COMB LCCOMB_X1_Y16_N18 1 " "Info: 4: + IC(0.391 ns) + CELL(0.177 ns) = 5.035 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 1; COMB Node = 'reference'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { clock_select[1] reference } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 5.775 ns reference~clkctrl 5 COMB CLKCTRL_G2 9 " "Info: 5: + IC(0.740 ns) + CELL(0.000 ns) = 5.775 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'reference~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { reference reference~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.680 ns) 7.712 ns oddClockDivider:refClockDivider\|count\[6\] 6 REG FF_X1_Y12_N3 9 " "Info: 6: + IC(1.257 ns) + CELL(0.680 ns) = 7.712 ns; Loc. = FF_X1_Y12_N3; Fanout = 9; REG Node = 'oddClockDivider:refClockDivider\|count\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.832 ns ( 36.72 % ) " "Info: Total cell delay = 2.832 ns ( 36.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.880 ns ( 63.28 % ) " "Info: Total interconnect delay = 4.880 ns ( 63.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { C9 C9~input clock_select[1] reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { C9 {} C9~input {} clock_select[1] {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.492ns 0.391ns 0.740ns 1.257ns } { 0.000ns 1.034ns 0.941ns 0.177ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C9 source 7.712 ns - Shortest register " "Info: - Shortest clock path from clock \"C9\" to source register is 7.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C9 1 CLK PIN_108 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_108; Fanout = 1; CLK Node = 'C9'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C9~input 2 COMB IOIBUF_X40_Y0_N22 11 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N22; Fanout = 11; COMB Node = 'C9~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C9 C9~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.941 ns) 4.467 ns clock_select\[1\] 3 REG FF_X1_Y16_N13 2 " "Info: 3: + IC(2.492 ns) + CELL(0.941 ns) = 4.467 ns; Loc. = FF_X1_Y16_N13; Fanout = 2; REG Node = 'clock_select\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.433 ns" { C9~input clock_select[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.177 ns) 5.035 ns reference 4 COMB LCCOMB_X1_Y16_N18 1 " "Info: 4: + IC(0.391 ns) + CELL(0.177 ns) = 5.035 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 1; COMB Node = 'reference'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { clock_select[1] reference } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 5.775 ns reference~clkctrl 5 COMB CLKCTRL_G2 9 " "Info: 5: + IC(0.740 ns) + CELL(0.000 ns) = 5.775 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'reference~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { reference reference~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.680 ns) 7.712 ns oddClockDivider:refClockDivider\|count\[6\] 6 REG FF_X1_Y12_N3 9 " "Info: 6: + IC(1.257 ns) + CELL(0.680 ns) = 7.712 ns; Loc. = FF_X1_Y12_N3; Fanout = 9; REG Node = 'oddClockDivider:refClockDivider\|count\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.832 ns ( 36.72 % ) " "Info: Total cell delay = 2.832 ns ( 36.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.880 ns ( 63.28 % ) " "Info: Total interconnect delay = 4.880 ns ( 63.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { C9 C9~input clock_select[1] reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { C9 {} C9~input {} clock_select[1] {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.492ns 0.391ns 0.740ns 1.257ns } { 0.000ns 1.034ns 0.941ns 0.177ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { C9 C9~input clock_select[1] reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { C9 {} C9~input {} clock_select[1] {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.492ns 0.391ns 0.740ns 1.257ns } { 0.000ns 1.034ns 0.941ns 0.177ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { C9 {} C9~input {} clock_select[1] {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.492ns 0.391ns 0.740ns 1.257ns } { 0.000ns 1.034ns 0.941ns 0.177ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { C9 C9~input clock_select[1] reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { C9 {} C9~input {} clock_select[1] {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.492ns 0.391ns 0.740ns 1.257ns } { 0.000ns 1.034ns 0.941ns 0.177ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { C9 {} C9~input {} clock_select[1] {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.492ns 0.391ns 0.740ns 1.257ns } { 0.000ns 1.034ns 0.941ns 0.177ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { oddClockDivider:refClockDivider|count[6] oddClockDivider:refClockDivider|count~213 oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "0.597 ns" { oddClockDivider:refClockDivider|count[6] {} oddClockDivider:refClockDivider|count~213 {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.482ns 0.115ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { C9 C9~input clock_select[1] reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { C9 {} C9~input {} clock_select[1] {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.492ns 0.391ns 0.740ns 1.257ns } { 0.000ns 1.034ns 0.941ns 0.177ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { C9 {} C9~input {} clock_select[1] {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.492ns 0.391ns 0.740ns 1.257ns } { 0.000ns 1.034ns 0.941ns 0.177ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "C8 register CCdata\[8\] register CCdata\[8\] 646 ps " "Info: Minimum slack time is 646 ps for clock \"C8\" between source register \"CCdata\[8\]\" and destination register \"CCdata\[8\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.597 ns + Shortest register register " "Info: + Shortest register to register delay is 0.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CCdata\[8\] 1 REG FF_X9_Y26_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X9_Y26_N29; Fanout = 2; REG Node = 'CCdata\[8\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCdata[8] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.482 ns) 0.482 ns CCdata\[8\]~4265 2 COMB LCCOMB_X9_Y26_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X9_Y26_N28; Fanout = 1; COMB Node = 'CCdata\[8\]~4265'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { CCdata[8] CCdata[8]~4265 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.597 ns CCdata\[8\] 3 REG FF_X9_Y26_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X9_Y26_N29; Fanout = 2; REG Node = 'CCdata\[8\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { CCdata[8]~4265 CCdata[8] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.597 ns ( 100.00 % ) " "Info: Total cell delay = 0.597 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { CCdata[8] CCdata[8]~4265 CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "0.597 ns" { CCdata[8] {} CCdata[8]~4265 {} CCdata[8] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.482ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.049 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.049 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C8 325.520 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C8\" is 325.520 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C8 325.520 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C8\" is 325.520 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 5.029 ns + Longest register " "Info: + Longest clock path from clock \"C8\" to destination register is 5.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C8 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'C8'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C8~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'C8~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C8 C8~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 3.098 ns C8~inputclkctrl 3 COMB CLKCTRL_G18 59 " "Info: 3: + IC(2.064 ns) + CELL(0.000 ns) = 3.098 ns; Loc. = CLKCTRL_G18; Fanout = 59; COMB Node = 'C8~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { C8~input C8~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.680 ns) 5.029 ns CCdata\[8\] 4 REG FF_X9_Y26_N29 2 " "Info: 4: + IC(1.251 ns) + CELL(0.680 ns) = 5.029 ns; Loc. = FF_X9_Y26_N29; Fanout = 2; REG Node = 'CCdata\[8\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 34.08 % ) " "Info: Total cell delay = 1.714 ns ( 34.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.315 ns ( 65.92 % ) " "Info: Total interconnect delay = 3.315 ns ( 65.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { C8 C8~input C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.064ns 1.251ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 source 5.029 ns - Shortest register " "Info: - Shortest clock path from clock \"C8\" to source register is 5.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C8 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'C8'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C8~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'C8~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C8 C8~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 3.098 ns C8~inputclkctrl 3 COMB CLKCTRL_G18 59 " "Info: 3: + IC(2.064 ns) + CELL(0.000 ns) = 3.098 ns; Loc. = CLKCTRL_G18; Fanout = 59; COMB Node = 'C8~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { C8~input C8~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.680 ns) 5.029 ns CCdata\[8\] 4 REG FF_X9_Y26_N29 2 " "Info: 4: + IC(1.251 ns) + CELL(0.680 ns) = 5.029 ns; Loc. = FF_X9_Y26_N29; Fanout = 2; REG Node = 'CCdata\[8\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 34.08 % ) " "Info: Total cell delay = 1.714 ns ( 34.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.315 ns ( 65.92 % ) " "Info: Total interconnect delay = 3.315 ns ( 65.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { C8 C8~input C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.064ns 1.251ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { C8 C8~input C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.064ns 1.251ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.064ns 1.251ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { C8 C8~input C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.064ns 1.251ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.064ns 1.251ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { CCdata[8] CCdata[8]~4265 CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "0.597 ns" { CCdata[8] {} CCdata[8]~4265 {} CCdata[8] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.482ns 0.115ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { C8 C8~input C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.064ns 1.251ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.064ns 1.251ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKA register frequency_HZ\[1\] register frequency\[1\] 163 ps " "Info: Minimum slack time is 163 ps for clock \"CLKA\" between source register \"frequency_HZ\[1\]\" and destination register \"frequency\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.152 ns + Shortest register register " "Info: + Shortest register to register delay is 2.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frequency_HZ\[1\] 1 REG FF_X4_Y25_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X4_Y25_N1; Fanout = 1; REG Node = 'frequency_HZ\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { frequency_HZ[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 682 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.473 ns) 2.037 ns frequency\[1\]~feeder 2 COMB LCCOMB_X8_Y25_N8 1 " "Info: 2: + IC(1.564 ns) + CELL(0.473 ns) = 2.037 ns; Loc. = LCCOMB_X8_Y25_N8; Fanout = 1; COMB Node = 'frequency\[1\]~feeder'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { frequency_HZ[1] frequency[1]~feeder } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.152 ns frequency\[1\] 3 REG FF_X8_Y25_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 2.152 ns; Loc. = FF_X8_Y25_N9; Fanout = 3; REG Node = 'frequency\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { frequency[1]~feeder frequency[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.588 ns ( 27.32 % ) " "Info: Total cell delay = 0.588 ns ( 27.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.564 ns ( 72.68 % ) " "Info: Total interconnect delay = 1.564 ns ( 72.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { frequency_HZ[1] frequency[1]~feeder frequency[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.152 ns" { frequency_HZ[1] {} frequency[1]~feeder {} frequency[1] {} } { 0.000ns 1.564ns 0.000ns } { 0.000ns 0.473ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.989 ns - Smallest register register " "Info: - Smallest register to register requirement is 1.989 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKA 8.138 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKA\" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C9 20833.280 ns 10416.640 ns inverted 50 " "Info: Clock period of Source clock \"C9\" is 20833.280 ns with inverted offset of 10416.640 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.038 ns + Smallest " "Info: + Smallest clock skew is 2.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA destination 7.121 ns + Longest register " "Info: + Longest clock path from clock \"CLKA\" to destination register is 7.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.941 ns) 2.687 ns division:division_DDS\|bits\[4\] 3 REG FF_X25_Y32_N13 3 " "Info: 3: + IC(0.732 ns) + CELL(0.941 ns) = 2.687 ns; Loc. = FF_X25_Y32_N13; Fanout = 3; REG Node = 'division:division_DDS\|bits\[4\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { CLKA~input division:division_DDS|bits[4] } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.471 ns) 3.594 ns division:division_DDS\|WideNor0~97 4 COMB LCCOMB_X25_Y32_N26 1 " "Info: 4: + IC(0.436 ns) + CELL(0.471 ns) = 3.594 ns; Loc. = LCCOMB_X25_Y32_N26; Fanout = 1; COMB Node = 'division:division_DDS\|WideNor0~97'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { division:division_DDS|bits[4] division:division_DDS|WideNor0~97 } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.324 ns) 4.184 ns division:division_DDS\|WideNor0 5 COMB LCCOMB_X25_Y32_N0 126 " "Info: 5: + IC(0.266 ns) + CELL(0.324 ns) = 4.184 ns; Loc. = LCCOMB_X25_Y32_N0; Fanout = 126; COMB Node = 'division:division_DDS\|WideNor0'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.000 ns) 5.200 ns division:division_DDS\|WideNor0~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(1.016 ns) + CELL(0.000 ns) = 5.200 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'division:division_DDS\|WideNor0~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.680 ns) 7.121 ns frequency\[1\] 7 REG FF_X8_Y25_N9 3 " "Info: 7: + IC(1.241 ns) + CELL(0.680 ns) = 7.121 ns; Loc. = FF_X8_Y25_N9; Fanout = 3; REG Node = 'frequency\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { division:division_DDS|WideNor0~clkctrl frequency[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.430 ns ( 48.17 % ) " "Info: Total cell delay = 3.430 ns ( 48.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 51.83 % ) " "Info: Total interconnect delay = 3.691 ns ( 51.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.121 ns" { CLKA CLKA~input division:division_DDS|bits[4] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.121 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[4] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[1] {} } { 0.000ns 0.000ns 0.732ns 0.436ns 0.266ns 1.016ns 1.241ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C9 source 5.083 ns - Shortest register " "Info: - Shortest clock path from clock \"C9\" to source register is 5.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C9 1 CLK PIN_108 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_108; Fanout = 1; CLK Node = 'C9'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C9~input 2 COMB IOIBUF_X40_Y0_N22 11 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N22; Fanout = 11; COMB Node = 'C9~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C9 C9~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.000 ns) 3.154 ns C9~inputclkctrl 3 COMB CLKCTRL_G19 48 " "Info: 3: + IC(2.120 ns) + CELL(0.000 ns) = 3.154 ns; Loc. = CLKCTRL_G19; Fanout = 48; COMB Node = 'C9~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { C9~input C9~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.680 ns) 5.083 ns frequency_HZ\[1\] 4 REG FF_X4_Y25_N1 1 " "Info: 4: + IC(1.249 ns) + CELL(0.680 ns) = 5.083 ns; Loc. = FF_X4_Y25_N1; Fanout = 1; REG Node = 'frequency_HZ\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { C9~inputclkctrl frequency_HZ[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 682 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 33.72 % ) " "Info: Total cell delay = 1.714 ns ( 33.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.369 ns ( 66.28 % ) " "Info: Total interconnect delay = 3.369 ns ( 66.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { C9 C9~input C9~inputclkctrl frequency_HZ[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { C9 {} C9~input {} C9~inputclkctrl {} frequency_HZ[1] {} } { 0.000ns 0.000ns 2.120ns 1.249ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.121 ns" { CLKA CLKA~input division:division_DDS|bits[4] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.121 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[4] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[1] {} } { 0.000ns 0.000ns 0.732ns 0.436ns 0.266ns 1.016ns 1.241ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.324ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { C9 C9~input C9~inputclkctrl frequency_HZ[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { C9 {} C9~input {} C9~inputclkctrl {} frequency_HZ[1] {} } { 0.000ns 0.000ns 2.120ns 1.249ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 682 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.121 ns" { CLKA CLKA~input division:division_DDS|bits[4] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.121 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[4] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[1] {} } { 0.000ns 0.000ns 0.732ns 0.436ns 0.266ns 1.016ns 1.241ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.324ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { C9 C9~input C9~inputclkctrl frequency_HZ[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { C9 {} C9~input {} C9~inputclkctrl {} frequency_HZ[1] {} } { 0.000ns 0.000ns 2.120ns 1.249ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { frequency_HZ[1] frequency[1]~feeder frequency[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.152 ns" { frequency_HZ[1] {} frequency[1]~feeder {} frequency[1] {} } { 0.000ns 1.564ns 0.000ns } { 0.000ns 0.473ns 0.115ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.121 ns" { CLKA CLKA~input division:division_DDS|bits[4] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.121 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[4] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[1] {} } { 0.000ns 0.000ns 0.732ns 0.436ns 0.266ns 1.016ns 1.241ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.324ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { C9 C9~input C9~inputclkctrl frequency_HZ[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { C9 {} C9~input {} C9~inputclkctrl {} frequency_HZ[1] {} } { 0.000ns 0.000ns 2.120ns 1.249ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "BCLK register receiver:receiver_inst\|fir:fir_inst_Q\|out_data\[3\] register I2SEncode:I2S\|local_right_sample\[3\] -36 ps " "Info: Minimum slack time is -36 ps for clock \"BCLK\" between source register \"receiver:receiver_inst\|fir:fir_inst_Q\|out_data\[3\]\" and destination register \"I2SEncode:I2S\|local_right_sample\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.068 ns + Shortest register register " "Info: + Shortest register to register delay is 2.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns receiver:receiver_inst\|fir:fir_inst_Q\|out_data\[3\] 1 REG FF_X38_Y8_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X38_Y8_N15; Fanout = 1; REG Node = 'receiver:receiver_inst\|fir:fir_inst_Q\|out_data\[3\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|out_data[3] } "NODE_NAME" } } { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(0.465 ns) 2.068 ns I2SEncode:I2S\|local_right_sample\[3\] 2 REG FF_X38_Y8_N7 1 " "Info: 2: + IC(1.603 ns) + CELL(0.465 ns) = 2.068 ns; Loc. = FF_X38_Y8_N7; Fanout = 1; REG Node = 'I2SEncode:I2S\|local_right_sample\[3\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { receiver:receiver_inst|fir:fir_inst_Q|out_data[3] I2SEncode:I2S|local_right_sample[3] } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.465 ns ( 22.49 % ) " "Info: Total cell delay = 0.465 ns ( 22.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 77.51 % ) " "Info: Total interconnect delay = 1.603 ns ( 77.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { receiver:receiver_inst|fir:fir_inst_Q|out_data[3] I2SEncode:I2S|local_right_sample[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.068 ns" { receiver:receiver_inst|fir:fir_inst_Q|out_data[3] {} I2SEncode:I2S|local_right_sample[3] {} } { 0.000ns 1.603ns } { 0.000ns 0.465ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.104 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.104 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.138 ns " "Info: + Latch edge is 8.138 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 8.138 ns " "Info: - Launch edge is 8.138 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKA 8.138 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKA\" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.153 ns + Smallest " "Info: + Smallest clock skew is 2.153 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 5.262 ns + Longest register " "Info: + Longest clock path from clock \"BCLK\" to destination register is 5.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BCLK 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'BCLK'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.044 ns) 1.044 ns BCLK~input 2 COMB IOIBUF_X47_Y0_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.044 ns) = 1.044 ns; Loc. = IOIBUF_X47_Y0_N22; Fanout = 2; COMB Node = 'BCLK~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { BCLK BCLK~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.286 ns) + CELL(0.000 ns) 3.330 ns BCLK~inputclkctrl 3 COMB CLKCTRL_G5 76 " "Info: 3: + IC(2.286 ns) + CELL(0.000 ns) = 3.330 ns; Loc. = CLKCTRL_G5; Fanout = 76; COMB Node = 'BCLK~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { BCLK~input BCLK~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.680 ns) 5.262 ns I2SEncode:I2S\|local_right_sample\[3\] 4 REG FF_X38_Y8_N7 1 " "Info: 4: + IC(1.252 ns) + CELL(0.680 ns) = 5.262 ns; Loc. = FF_X38_Y8_N7; Fanout = 1; REG Node = 'I2SEncode:I2S\|local_right_sample\[3\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { BCLK~inputclkctrl I2SEncode:I2S|local_right_sample[3] } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.724 ns ( 32.76 % ) " "Info: Total cell delay = 1.724 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.538 ns ( 67.24 % ) " "Info: Total interconnect delay = 3.538 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|local_right_sample[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|local_right_sample[3] {} } { 0.000ns 0.000ns 2.286ns 1.252ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA source 3.109 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKA\" to source register is 3.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns CLKA~inputclkctrl 3 COMB CLKCTRL_G14 6789 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G14; Fanout = 6789; COMB Node = 'CLKA~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CLKA~input CLKA~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.680 ns) 3.109 ns receiver:receiver_inst\|fir:fir_inst_Q\|out_data\[3\] 4 REG FF_X38_Y8_N15 1 " "Info: 4: + IC(1.225 ns) + CELL(0.680 ns) = 3.109 ns; Loc. = FF_X38_Y8_N15; Fanout = 1; REG Node = 'receiver:receiver_inst\|fir:fir_inst_Q\|out_data\[3\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_Q|out_data[3] } "NODE_NAME" } } { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.49 % ) " "Info: Total cell delay = 1.694 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.415 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.415 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_Q|out_data[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_Q|out_data[3] {} } { 0.000ns 0.000ns 0.190ns 1.225ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|local_right_sample[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|local_right_sample[3] {} } { 0.000ns 0.000ns 2.286ns 1.252ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_Q|out_data[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_Q|out_data[3] {} } { 0.000ns 0.000ns 0.190ns 1.225ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|local_right_sample[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|local_right_sample[3] {} } { 0.000ns 0.000ns 2.286ns 1.252ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_Q|out_data[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_Q|out_data[3] {} } { 0.000ns 0.000ns 0.190ns 1.225ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { receiver:receiver_inst|fir:fir_inst_Q|out_data[3] I2SEncode:I2S|local_right_sample[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.068 ns" { receiver:receiver_inst|fir:fir_inst_Q|out_data[3] {} I2SEncode:I2S|local_right_sample[3] {} } { 0.000ns 1.603ns } { 0.000ns 0.465ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|local_right_sample[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|local_right_sample[3] {} } { 0.000ns 0.000ns 2.286ns 1.252ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_Q|out_data[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_Q|out_data[3] {} } { 0.000ns 0.000ns 0.190ns 1.225ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "BCLK 1 " "Warning: Can't achieve minimum setup and hold requirement BCLK along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "OSC_10MHZ register oddClockDivider:refClockDivider\|count\[6\] register oddClockDivider:refClockDivider\|count\[6\] 646 ps " "Info: Minimum slack time is 646 ps for clock \"OSC_10MHZ\" between source register \"oddClockDivider:refClockDivider\|count\[6\]\" and destination register \"oddClockDivider:refClockDivider\|count\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.597 ns + Shortest register register " "Info: + Shortest register to register delay is 0.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oddClockDivider:refClockDivider\|count\[6\] 1 REG FF_X1_Y12_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X1_Y12_N3; Fanout = 9; REG Node = 'oddClockDivider:refClockDivider\|count\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.482 ns) 0.482 ns oddClockDivider:refClockDivider\|count~213 2 COMB LCCOMB_X1_Y12_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X1_Y12_N2; Fanout = 1; COMB Node = 'oddClockDivider:refClockDivider\|count~213'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { oddClockDivider:refClockDivider|count[6] oddClockDivider:refClockDivider|count~213 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.597 ns oddClockDivider:refClockDivider\|count\[6\] 3 REG FF_X1_Y12_N3 9 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X1_Y12_N3; Fanout = 9; REG Node = 'oddClockDivider:refClockDivider\|count\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { oddClockDivider:refClockDivider|count~213 oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.597 ns ( 100.00 % ) " "Info: Total cell delay = 0.597 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { oddClockDivider:refClockDivider|count[6] oddClockDivider:refClockDivider|count~213 oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "0.597 ns" { oddClockDivider:refClockDivider|count[6] {} oddClockDivider:refClockDivider|count~213 {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.482ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.049 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.049 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination OSC_10MHZ 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"OSC_10MHZ\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source OSC_10MHZ 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"OSC_10MHZ\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_10MHZ destination 4.461 ns + Longest register " "Info: + Longest clock path from clock \"OSC_10MHZ\" to destination register is 4.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OSC_10MHZ 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'OSC_10MHZ'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_10MHZ } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns OSC_10MHZ~input 2 COMB IOIBUF_X0_Y16_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 2; COMB Node = 'OSC_10MHZ~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { OSC_10MHZ OSC_10MHZ~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.324 ns) 1.784 ns reference 3 COMB LCCOMB_X1_Y16_N18 1 " "Info: 3: + IC(0.446 ns) + CELL(0.324 ns) = 1.784 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 1; COMB Node = 'reference'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { OSC_10MHZ~input reference } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 2.524 ns reference~clkctrl 4 COMB CLKCTRL_G2 9 " "Info: 4: + IC(0.740 ns) + CELL(0.000 ns) = 2.524 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'reference~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { reference reference~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.680 ns) 4.461 ns oddClockDivider:refClockDivider\|count\[6\] 5 REG FF_X1_Y12_N3 9 " "Info: 5: + IC(1.257 ns) + CELL(0.680 ns) = 4.461 ns; Loc. = FF_X1_Y12_N3; Fanout = 9; REG Node = 'oddClockDivider:refClockDivider\|count\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 45.24 % ) " "Info: Total cell delay = 2.018 ns ( 45.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.443 ns ( 54.76 % ) " "Info: Total interconnect delay = 2.443 ns ( 54.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_10MHZ source 4.461 ns - Shortest register " "Info: - Shortest clock path from clock \"OSC_10MHZ\" to source register is 4.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OSC_10MHZ 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'OSC_10MHZ'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_10MHZ } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns OSC_10MHZ~input 2 COMB IOIBUF_X0_Y16_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 2; COMB Node = 'OSC_10MHZ~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { OSC_10MHZ OSC_10MHZ~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.324 ns) 1.784 ns reference 3 COMB LCCOMB_X1_Y16_N18 1 " "Info: 3: + IC(0.446 ns) + CELL(0.324 ns) = 1.784 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 1; COMB Node = 'reference'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { OSC_10MHZ~input reference } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 2.524 ns reference~clkctrl 4 COMB CLKCTRL_G2 9 " "Info: 4: + IC(0.740 ns) + CELL(0.000 ns) = 2.524 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'reference~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { reference reference~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.680 ns) 4.461 ns oddClockDivider:refClockDivider\|count\[6\] 5 REG FF_X1_Y12_N3 9 " "Info: 5: + IC(1.257 ns) + CELL(0.680 ns) = 4.461 ns; Loc. = FF_X1_Y12_N3; Fanout = 9; REG Node = 'oddClockDivider:refClockDivider\|count\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 45.24 % ) " "Info: Total cell delay = 2.018 ns ( 45.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.443 ns ( 54.76 % ) " "Info: Total interconnect delay = 2.443 ns ( 54.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { oddClockDivider:refClockDivider|count[6] oddClockDivider:refClockDivider|count~213 oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "0.597 ns" { oddClockDivider:refClockDivider|count[6] {} oddClockDivider:refClockDivider|count~213 {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.482ns 0.115ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.446ns 0.740ns 1.257ns } { 0.000ns 1.014ns 0.324ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "receiver:receiver_inst\|varcic:varcic_inst_I1\|sample_no\[8\] DFS1 CLKA 8.449 ns register " "Info: tsu for register \"receiver:receiver_inst\|varcic:varcic_inst_I1\|sample_no\[8\]\" (data pin = \"DFS1\", clock pin = \"CLKA\") is 8.449 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.590 ns + Longest pin register " "Info: + Longest pin to register delay is 11.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFS1 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'DFS1'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFS1 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns DFS1~input 2 COMB IOIBUF_X20_Y0_N1 75 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X20_Y0_N1; Fanout = 75; COMB Node = 'DFS1~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { DFS1 DFS1~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.691 ns) + CELL(0.473 ns) 6.178 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add0~56 3 COMB LCCOMB_X19_Y15_N4 4 " "Info: 3: + IC(4.691 ns) + CELL(0.473 ns) = 6.178 ns; Loc. = LCCOMB_X19_Y15_N4; Fanout = 4; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add0~56'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { DFS1~input receiver:receiver_inst|varcic:varcic_inst_I1|Add0~56 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.565 ns) 7.064 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~334 4 COMB LCCOMB_X19_Y15_N6 2 " "Info: 4: + IC(0.321 ns) + CELL(0.565 ns) = 7.064 ns; Loc. = LCCOMB_X19_Y15_N6; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~334'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add0~56 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~334 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.137 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~336 5 COMB LCCOMB_X19_Y15_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 7.137 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~336'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~334 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~336 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.210 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~338 6 COMB LCCOMB_X19_Y15_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 7.210 ns; Loc. = LCCOMB_X19_Y15_N10; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~338'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~336 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~338 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.283 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~340 7 COMB LCCOMB_X19_Y15_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 7.283 ns; Loc. = LCCOMB_X19_Y15_N12; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~340'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~338 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~340 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.356 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~342 8 COMB LCCOMB_X19_Y15_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 7.356 ns; Loc. = LCCOMB_X19_Y15_N14; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~342'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~340 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~342 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.429 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~344 9 COMB LCCOMB_X19_Y15_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 7.429 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~344'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~342 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~344 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.502 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~346 10 COMB LCCOMB_X19_Y15_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 7.502 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 1; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~346'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~344 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~346 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 8.109 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~347 11 COMB LCCOMB_X19_Y15_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.607 ns) = 8.109 ns; Loc. = LCCOMB_X19_Y15_N20; Fanout = 1; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~347'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~346 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~347 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.421 ns) 9.301 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Equal0~239 12 COMB LCCOMB_X17_Y15_N20 1 " "Info: 12: + IC(0.771 ns) + CELL(0.421 ns) = 9.301 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 1; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Equal0~239'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~347 receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~239 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.324 ns) 10.373 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Equal0~240 13 COMB LCCOMB_X19_Y15_N30 17 " "Info: 13: + IC(0.748 ns) + CELL(0.324 ns) = 10.373 ns; Loc. = LCCOMB_X19_Y15_N30; Fanout = 17; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Equal0~240'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~239 receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~240 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.714 ns) 11.590 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|sample_no\[8\] 14 REG FF_X18_Y15_N17 3 " "Info: 14: + IC(0.503 ns) + CELL(0.714 ns) = 11.590 ns; Loc. = FF_X18_Y15_N17; Fanout = 3; REG Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|sample_no\[8\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~240 receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[8] } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.556 ns ( 39.31 % ) " "Info: Total cell delay = 4.556 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.034 ns ( 60.69 % ) " "Info: Total interconnect delay = 7.034 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.590 ns" { DFS1 DFS1~input receiver:receiver_inst|varcic:varcic_inst_I1|Add0~56 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~334 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~336 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~338 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~340 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~342 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~344 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~346 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~347 receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~239 receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~240 receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "11.590 ns" { DFS1 {} DFS1~input {} receiver:receiver_inst|varcic:varcic_inst_I1|Add0~56 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~334 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~336 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~338 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~340 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~342 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~344 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~346 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~347 {} receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~239 {} receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~240 {} receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[8] {} } { 0.000ns 0.000ns 4.691ns 0.321ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.771ns 0.748ns 0.503ns } { 0.000ns 1.014ns 0.473ns 0.565ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.421ns 0.324ns 0.714ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns + " "Info: + Micro setup delay of destination is -0.021 ns" {  } { { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA destination 3.120 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKA\" to destination register is 3.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns CLKA~inputclkctrl 3 COMB CLKCTRL_G14 6789 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G14; Fanout = 6789; COMB Node = 'CLKA~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CLKA~input CLKA~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.680 ns) 3.120 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|sample_no\[8\] 4 REG FF_X18_Y15_N17 3 " "Info: 4: + IC(1.236 ns) + CELL(0.680 ns) = 3.120 ns; Loc. = FF_X18_Y15_N17; Fanout = 3; REG Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|sample_no\[8\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[8] } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.29 % ) " "Info: Total cell delay = 1.694 ns ( 54.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.426 ns ( 45.71 % ) " "Info: Total interconnect delay = 1.426 ns ( 45.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.120 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.120 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[8] {} } { 0.000ns 0.000ns 0.190ns 1.236ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.590 ns" { DFS1 DFS1~input receiver:receiver_inst|varcic:varcic_inst_I1|Add0~56 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~334 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~336 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~338 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~340 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~342 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~344 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~346 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~347 receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~239 receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~240 receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "11.590 ns" { DFS1 {} DFS1~input {} receiver:receiver_inst|varcic:varcic_inst_I1|Add0~56 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~334 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~336 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~338 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~340 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~342 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~344 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~346 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~347 {} receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~239 {} receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~240 {} receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[8] {} } { 0.000ns 0.000ns 4.691ns 0.321ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.771ns 0.748ns 0.503ns } { 0.000ns 1.014ns 0.473ns 0.565ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.421ns 0.324ns 0.714ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.120 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.120 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[8] {} } { 0.000ns 0.000ns 0.190ns 1.236ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "C9 FPGA_PLL oddClockDivider:refClockDivider\|div2 13.513 ns register " "Info: tco from clock \"C9\" to destination pin \"FPGA_PLL\" through register \"oddClockDivider:refClockDivider\|div2\" is 13.513 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C9 source 7.712 ns + Longest register " "Info: + Longest clock path from clock \"C9\" to source register is 7.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C9 1 CLK PIN_108 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_108; Fanout = 1; CLK Node = 'C9'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C9~input 2 COMB IOIBUF_X40_Y0_N22 11 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N22; Fanout = 11; COMB Node = 'C9~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C9 C9~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.941 ns) 4.467 ns clock_select\[1\] 3 REG FF_X1_Y16_N13 2 " "Info: 3: + IC(2.492 ns) + CELL(0.941 ns) = 4.467 ns; Loc. = FF_X1_Y16_N13; Fanout = 2; REG Node = 'clock_select\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.433 ns" { C9~input clock_select[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.177 ns) 5.035 ns reference 4 COMB LCCOMB_X1_Y16_N18 1 " "Info: 4: + IC(0.391 ns) + CELL(0.177 ns) = 5.035 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 1; COMB Node = 'reference'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { clock_select[1] reference } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 5.775 ns reference~clkctrl 5 COMB CLKCTRL_G2 9 " "Info: 5: + IC(0.740 ns) + CELL(0.000 ns) = 5.775 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'reference~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { reference reference~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.680 ns) 7.712 ns oddClockDivider:refClockDivider\|div2 6 REG FF_X2_Y12_N25 3 " "Info: 6: + IC(1.257 ns) + CELL(0.680 ns) = 7.712 ns; Loc. = FF_X2_Y12_N25; Fanout = 3; REG Node = 'oddClockDivider:refClockDivider\|div2'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.832 ns ( 36.72 % ) " "Info: Total cell delay = 2.832 ns ( 36.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.880 ns ( 63.28 % ) " "Info: Total interconnect delay = 4.880 ns ( 63.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { C9 C9~input clock_select[1] reference reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { C9 {} C9~input {} clock_select[1] {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.000ns 2.492ns 0.391ns 0.740ns 1.257ns } { 0.000ns 1.034ns 0.941ns 0.177ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns + " "Info: + Micro clock to output delay of source is 0.261 ns" {  } { { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.540 ns + Longest register pin " "Info: + Longest register to pin delay is 5.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oddClockDivider:refClockDivider\|div2 1 REG FF_X2_Y12_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X2_Y12_N25; Fanout = 3; REG Node = 'oddClockDivider:refClockDivider\|div2'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.487 ns) 0.923 ns FPGA_PLL~0 2 COMB LCCOMB_X2_Y12_N12 2 " "Info: 2: + IC(0.436 ns) + CELL(0.487 ns) = 0.923 ns; Loc. = LCCOMB_X2_Y12_N12; Fanout = 2; COMB Node = 'FPGA_PLL~0'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { oddClockDivider:refClockDivider|div2 FPGA_PLL~0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.260 ns) + CELL(2.357 ns) 5.540 ns FPGA_PLL~output 3 COMB IOOBUF_X1_Y34_N9 1 " "Info: 3: + IC(2.260 ns) + CELL(2.357 ns) = 5.540 ns; Loc. = IOOBUF_X1_Y34_N9; Fanout = 1; COMB Node = 'FPGA_PLL~output'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { FPGA_PLL~0 FPGA_PLL~output } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.540 ns FPGA_PLL 4 PIN PIN_240 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 5.540 ns; Loc. = PIN_240; Fanout = 0; PIN Node = 'FPGA_PLL'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { FPGA_PLL~output FPGA_PLL } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.844 ns ( 51.34 % ) " "Info: Total cell delay = 2.844 ns ( 51.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.696 ns ( 48.66 % ) " "Info: Total interconnect delay = 2.696 ns ( 48.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.540 ns" { oddClockDivider:refClockDivider|div2 FPGA_PLL~0 FPGA_PLL~output FPGA_PLL } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.540 ns" { oddClockDivider:refClockDivider|div2 {} FPGA_PLL~0 {} FPGA_PLL~output {} FPGA_PLL {} } { 0.000ns 0.436ns 2.260ns 0.000ns } { 0.000ns 0.487ns 2.357ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { C9 C9~input clock_select[1] reference reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { C9 {} C9~input {} clock_select[1] {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.000ns 2.492ns 0.391ns 0.740ns 1.257ns } { 0.000ns 1.034ns 0.941ns 0.177ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.540 ns" { oddClockDivider:refClockDivider|div2 FPGA_PLL~0 FPGA_PLL~output FPGA_PLL } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.540 ns" { oddClockDivider:refClockDivider|div2 {} FPGA_PLL~0 {} FPGA_PLL~output {} FPGA_PLL {} } { 0.000ns 0.436ns 2.260ns 0.000ns } { 0.000ns 0.487ns 2.357ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "C17 CMCLK 9.511 ns Longest " "Info: Longest tpd from source pin \"C17\" to destination pin \"CMCLK\" is 9.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C17 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'C17'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C17 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns C17~input 2 COMB IOIBUF_X14_Y0_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X14_Y0_N15; Fanout = 1; COMB Node = 'C17~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { C17 C17~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.031 ns) + CELL(2.466 ns) 9.511 ns CMCLK~output 3 COMB IOOBUF_X53_Y9_N16 1 " "Info: 3: + IC(6.031 ns) + CELL(2.466 ns) = 9.511 ns; Loc. = IOOBUF_X53_Y9_N16; Fanout = 1; COMB Node = 'CMCLK~output'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.497 ns" { C17~input CMCLK~output } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 9.511 ns CMCLK 4 PIN PIN_132 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 9.511 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'CMCLK'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CMCLK~output CMCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.480 ns ( 36.59 % ) " "Info: Total cell delay = 3.480 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.031 ns ( 63.41 % ) " "Info: Total interconnect delay = 6.031 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.511 ns" { C17 C17~input CMCLK~output CMCLK } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "9.511 ns" { C17 {} C17~input {} CMCLK~output {} CMCLK {} } { 0.000ns 0.000ns 6.031ns 0.000ns } { 0.000ns 1.014ns 2.466ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "CCdata\[32\] CC C8 -0.572 ns register " "Info: th for register \"CCdata\[32\]\" (data pin = \"CC\", clock pin = \"C8\") is -0.572 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 5.029 ns + Longest register " "Info: + Longest clock path from clock \"C8\" to destination register is 5.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C8 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'C8'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C8~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'C8~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C8 C8~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 3.098 ns C8~inputclkctrl 3 COMB CLKCTRL_G18 59 " "Info: 3: + IC(2.064 ns) + CELL(0.000 ns) = 3.098 ns; Loc. = CLKCTRL_G18; Fanout = 59; COMB Node = 'C8~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { C8~input C8~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.680 ns) 5.029 ns CCdata\[32\] 4 REG FF_X8_Y26_N25 2 " "Info: 4: + IC(1.251 ns) + CELL(0.680 ns) = 5.029 ns; Loc. = FF_X8_Y26_N25; Fanout = 2; REG Node = 'CCdata\[32\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { C8~inputclkctrl CCdata[32] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 34.08 % ) " "Info: Total cell delay = 1.714 ns ( 34.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.315 ns ( 65.92 % ) " "Info: Total interconnect delay = 3.315 ns ( 65.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { C8 C8~input C8~inputclkctrl CCdata[32] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[32] {} } { 0.000ns 0.000ns 2.064ns 1.251ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.813 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CC 1 PIN PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_70; Fanout = 1; PIN Node = 'CC'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CC } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns CC~input 2 COMB IOIBUF_X5_Y0_N15 49 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X5_Y0_N15; Fanout = 49; COMB Node = 'CC~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { CC CC~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.487 ns) + CELL(0.177 ns) 5.698 ns CCdata\[32\]~4294 3 COMB LCCOMB_X8_Y26_N24 1 " "Info: 3: + IC(4.487 ns) + CELL(0.177 ns) = 5.698 ns; Loc. = LCCOMB_X8_Y26_N24; Fanout = 1; COMB Node = 'CCdata\[32\]~4294'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.664 ns" { CC~input CCdata[32]~4294 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 5.813 ns CCdata\[32\] 4 REG FF_X8_Y26_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 5.813 ns; Loc. = FF_X8_Y26_N25; Fanout = 2; REG Node = 'CCdata\[32\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { CCdata[32]~4294 CCdata[32] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 22.81 % ) " "Info: Total cell delay = 1.326 ns ( 22.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.487 ns ( 77.19 % ) " "Info: Total interconnect delay = 4.487 ns ( 77.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { CC CC~input CCdata[32]~4294 CCdata[32] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { CC {} CC~input {} CCdata[32]~4294 {} CCdata[32] {} } { 0.000ns 0.000ns 4.487ns 0.000ns } { 0.000ns 1.034ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { C8 C8~input C8~inputclkctrl CCdata[32] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[32] {} } { 0.000ns 0.000ns 2.064ns 1.251ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { CC CC~input CCdata[32]~4294 CCdata[32] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { CC {} CC~input {} CCdata[32]~4294 {} CCdata[32] {} } { 0.000ns 0.000ns 4.487ns 0.000ns } { 0.000ns 1.034ns 0.177ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 16:59:05 2008 " "Info: Processing ended: Thu Dec 18 16:59:05 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
