# MIPS
Implementation of pipelined 32-bit RISC MIPS processor using Verilog HDL
