# üîê Simplified Substitution-Permutation Network Cryptographic Unit (SPN-CU)

<div align="center">

![SystemVerilog](https://img.shields.io/badge/SystemVerilog-orange?style=for-the-badge&logo=v&logoColor=white)
![UVM](https://img.shields.io/badge/UVM-blue?style=for-the-badge)
![Hardware Security](https://img.shields.io/badge/Hardware_Security-red?style=for-the-badge&logo=shield&logoColor=white)
[![License](https://img.shields.io/badge/License-MIT-green.svg?style=for-the-badge)](LICENSE)

*A hardware implementation of a Simplified SPN Cryptographic Unit with comprehensive UVM verification*

[Features](#-features) ‚Ä¢ [Architecture](#-architecture) ‚Ä¢ [Getting Started](#-getting-started) ‚Ä¢ [Documentation](#-documentation) ‚Ä¢ [Contributing](#-contributing)

</div>

---

## üìã Table of Contents
- [Overview](#-overview)
- [Features](#-features)
- [Architecture](#-architecture)
- [Implementation Details](#-implementation-details)
- [Verification Strategy](#-verification-strategy)
- [Getting Started](#-getting-started)
- [Results and Performance](#-results-and-performance)
- [Documentation](#-documentation)
- [Contributing](#-contributing)
- [License](#-license)

## üöÄ Overview

This project implements a hardware-based **Simplified Substitution-Permutation Network (SPN) Cryptographic Unit** using SystemVerilog with comprehensive UVM verification. The design serves as an educational model for understanding modern block cipher implementations in hardware.

### Key Highlights
- Complete RTL implementation in SystemVerilog
- Comprehensive UVM testbench
- Parameterizable design for flexibility
- Full documentation and example test cases

## ‚ú® Features

### Hardware Design
- **Configurable Parameters**
  - Adjustable block size (16/32/64-bit)
  - Customizable number of rounds
  - Flexible key size
  - Configurable S-box and P-box definitions

### Cryptographic Features
- **S-box Implementation**
  - Non-linear substitution
  - Confusion property
  - Lookup table based design

- **P-box Features**
  - Bit permutation network
  - Diffusion property
  - Optimized hardware routing

- **Key Schedule**
  - Round key generation
  - Key expansion algorithm
  - Secure key management

### Verification Features
- **UVM Environment**
  - Comprehensive test scenarios
  - Automated checking
  - Coverage-driven verification
  - Constrained random testing

## üèó Architecture

### Block Diagram
```
[Input Block] ‚Üí [Add Round Key] ‚Üí [S-Box] ‚Üí [P-Box] ‚Üí [Round Operations] ‚Üí [Output Block]
                      ‚Üë              
                [Key Schedule]
```

### Design Hierarchy
```
spn_top
‚îú‚îÄ‚îÄ spn_controller
‚îú‚îÄ‚îÄ sbox_module
‚îú‚îÄ‚îÄ pbox_module
‚îú‚îÄ‚îÄ key_expansion
‚îî‚îÄ‚îÄ round_logic
```

## üíª Implementation Details

### RTL Structure
```
rtl/
‚îú‚îÄ‚îÄ spn_top.sv           # Top-level module
‚îú‚îÄ‚îÄ spn_controller.sv    # Control logic
‚îú‚îÄ‚îÄ sbox_module.sv       # Substitution box
‚îú‚îÄ‚îÄ pbox_module.sv       # Permutation box
‚îú‚îÄ‚îÄ key_expansion.sv     # Key schedule
‚îî‚îÄ‚îÄ round_logic.sv       # Round operations
```

### Verification Structure
```
tb/
‚îú‚îÄ‚îÄ spn_pkg.sv          # Package definitions
‚îú‚îÄ‚îÄ spn_if.sv           # Interface
‚îú‚îÄ‚îÄ spn_env.sv          # UVM environment
‚îú‚îÄ‚îÄ spn_sequence.sv     # Test sequences
‚îî‚îÄ‚îÄ spn_test.sv         # Test cases
```

## üîç Verification Strategy

### UVM Environment Components
- **Sequencer**: Generates test scenarios
- **Driver**: Converts sequences to DUT signals
- **Monitor**: Observes DUT interfaces
- **Scoreboard**: Validates DUT behavior
- **Coverage**: Tracks verification progress

### Test Scenarios
1. Basic Encryption/Decryption
2. Corner Cases
3. Random Data Patterns
4. Error Conditions
5. Performance Tests

## üõ†Ô∏è Getting Started

### Prerequisites
- SystemVerilog compatible simulator
- UVM library (1.2 or later)
- Basic understanding of cryptography

### Installation
1. Clone the repository:
   ```bash
   git clone https://github.com/Mohammadkhdour/Simplified-Substitution-Permutation-Network-Cryptographic-Unit-SPN-CU-Using-SystemVerilog-UVM.git
   cd Simplified-Substitution-Permutation-Network-Cryptographic-Unit-SPN-CU-Using-SystemVerilog-UVM
   ```

2. Set up your simulation environment:
   ```bash
   # Example for Questa/ModelSim
   vlib work
   vlog -sv +incdir+./rtl +incdir+./tb ./rtl/*.sv ./tb/*.sv
   vsim -c spn_top_tb -do "run -all"
   ```

## üìä Results and Performance

### Verification Metrics
- Functional Coverage: 100%
- Code Coverage: >95%
- All test scenarios passing

### Hardware Metrics
- Maximum Frequency: [TBD] MHz
- Area Utilization: [TBD] Gates
- Power Consumption: [TBD] mW

## üìñ Documentation

Detailed documentation is available in the `docs/` directory:
- Design Specification
- Verification Plan
- Test Reports
- User Guide
- Example Use Cases

## ü§ù Contributing

We welcome contributions! Please see our [Contributing Guidelines](CONTRIBUTING.md) for details on:
- Code Style
- Pull Request Process
- Development Workflow
- Bug Reports
- Feature Requests

## üìú License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## üë• Author

- **Mohammadkhdour** - *Initial work and maintenance*

---

<div align="center">

For questions or collaboration, please [open an issue](https://github.com/Mohammadkhdour/Simplified-Substitution-Permutation-Network-Cryptographic-Unit-SPN-CU-Using-SystemVerilog-UVM/issues) or contact the maintainers.

*Made with ‚ù§Ô∏è for the Hardware Security Community*

</div>