=====
SETUP
-6.403
11.625
5.222
TTRS80/T80a/Reset_s_s0
0.242
0.474
TTRS80/dsp_clka_s1
2.050
2.421
TTRS80/n1862_s2
3.912
4.365
TTRS80/dsp_cea_s1
5.733
6.186
TTRS80/T80a/D_2_s9
7.247
7.618
TTRS80/T80a/D_2_s7
8.407
8.778
TTRS80/T80a/D_2_s6
8.948
9.518
TTRS80/T80a/D_2_s5
9.520
9.982
TTRS80/T80a/D_2_s3
9.983
11.276
TTRS80/T80a/DI_Reg_2_s1
12.363
=====
SETUP
-12.736
14.479
1.743
TTRS80/T80a/Reset_s_s0
0.242
0.474
TTRS80/dsp_clka_s1
2.050
2.421
TTRS80/n1862_s2
3.912
4.365
TTRS80/dsp_cea_s1
5.733
6.186
TTRS80/T80a/D_2_s9
7.247
7.618
TTRS80/T80a/D_2_s7
8.407
8.778
TTRS80/T80a/D_2_s6
8.948
9.518
TTRS80/T80a/D_2_s5
9.520
9.982
TTRS80/T80a/D_2_s3
9.983
11.276
n3083_s3
13.287
13.842
n3083_s1
14.846
15.217
byte_out_2_s1
15.217
=====
SETUP
-12.388
14.131
1.743
TTRS80/T80a/Reset_s_s0
0.242
0.474
TTRS80/dsp_clka_s1
2.050
2.421
TTRS80/n1862_s2
3.912
4.365
TTRS80/n180_s6
5.609
6.071
TTRS80/n180_s2
6.072
6.525
TTRS80/T80a/D_0_s8
7.643
8.014
TTRS80/T80a/D_0_s7
8.018
8.389
TTRS80/T80a/D_0_s5
9.316
9.833
TTRS80/T80a/D_0_s3
10.230
11.053
n3085_s2
12.952
13.469
n3085_s1
13.866
14.436
byte_out_0_s1
14.436
=====
SETUP
-12.246
13.989
1.743
TTRS80/T80a/Reset_s_s0
0.242
0.474
TTRS80/dsp_clka_s1
2.050
2.421
TTRS80/n1862_s2
3.912
4.365
TTRS80/dsp_cea_s1
5.733
6.186
TTRS80/T80a/D_1_s8
7.247
7.700
TTRS80/T80a/D_1_s6
8.550
9.003
TTRS80/T80a/D_1_s5
9.659
10.208
TTRS80/T80a/D_1_s3
10.381
11.420
n3084_s2
13.306
13.759
n3084_s1
14.006
14.576
byte_out_1_s1
14.576
=====
SETUP
-11.469
13.212
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
TTRS80/T80a/D_7_s12
8.303
8.756
TTRS80/T80a/D_5_s3
9.300
11.531
n3080_s3
13.163
13.616
n3080_s1
14.377
14.926
byte_out_5_s1
14.926
=====
SETUP
-11.442
13.185
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
TTRS80/T80a/D_7_s12
8.303
8.756
TTRS80/T80a/D_6_s3
9.429
11.413
n3079_s3
13.280
13.797
n3079_s1
14.044
14.614
byte_out_6_s1
14.614
=====
SETUP
-11.435
13.178
1.743
TTRS80/T80a/u0/IR_1_s0
0.242
0.474
TTRS80/T80a/u0/mcode/Set_BusA_To_Z_1_s6
1.484
2.001
n88_s5
2.688
3.237
n88_s4
3.239
3.794
n88_s2
4.758
5.129
n88_s1
5.823
6.276
TTRS80/T80a/D_7_s9
7.068
7.623
TTRS80/T80a/D_5_s6
8.155
8.672
TTRS80/T80a/D_4_s5
8.927
9.476
TTRS80/T80a/D_4_s3
9.478
11.191
n3081_s2
13.062
13.515
n3081_s1
13.912
14.374
byte_out_4_s1
14.374
=====
SETUP
-11.417
13.160
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
TTRS80/T80a/D_7_s12
8.303
8.756
TTRS80/T80a/D_7_s3
9.300
11.269
n3078_s3
12.906
13.423
n3078_s1
14.063
14.612
byte_out_7_s1
14.612
=====
SETUP
-5.652
10.874
5.222
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
TTRS80/T80a/D_7_s12
8.303
8.756
TTRS80/T80a/D_7_s3
9.300
11.269
TTRS80/T80a/DI_Reg_7_s1
12.327
=====
SETUP
-11.193
12.936
1.743
TTRS80/T80a/u0/IR_1_s0
0.242
0.474
TTRS80/T80a/u0/mcode/Set_BusA_To_Z_1_s6
1.484
2.001
n88_s5
2.688
3.237
n88_s4
3.239
3.794
n88_s2
4.758
5.129
TTRS80/n363_s2
5.589
6.144
TTRS80/n363_s1
6.677
7.130
TTRS80/T80a/D_3_s8
7.818
8.367
TTRS80/T80a/D_3_s5
8.369
8.939
TTRS80/T80a/D_3_s3
8.940
10.998
n3082_s3
12.640
13.093
n3082_s1
14.069
14.440
byte_out_3_s1
14.440
=====
SETUP
-5.564
10.786
5.222
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
TTRS80/T80a/D_7_s12
8.303
8.756
TTRS80/T80a/D_6_s3
9.429
11.413
TTRS80/T80a/DI_Reg_6_s1
12.215
=====
SETUP
-10.588
12.331
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
esp_sel_s0
8.170
8.725
esp_sel_risingedge_s0
10.130
10.583
count_5_s5
11.528
11.990
count_1_s1
12.331
=====
SETUP
-10.588
12.331
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
esp_sel_s0
8.170
8.725
esp_sel_risingedge_s0
10.130
10.583
count_5_s5
11.528
11.990
count_4_s1
12.331
=====
SETUP
-10.588
12.331
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
esp_sel_s0
8.170
8.725
esp_sel_risingedge_s0
10.130
10.583
count_5_s5
11.528
11.990
count_5_s1
12.331
=====
SETUP
-10.471
12.214
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
esp_sel_s0
8.170
8.725
esp_sel_risingedge_s0
10.130
10.592
ESP_REQ_s0
12.214
=====
SETUP
-10.392
12.135
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
esp_sel_s0
8.170
8.725
esp_sel_risingedge_s0
10.130
10.583
count_5_s5
11.528
11.990
count_2_s1
12.135
=====
SETUP
-10.328
12.071
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
esp_sel_s0
8.170
8.725
esp_sel_risingedge_s0
10.130
10.583
trs_io_data_ready_s9
11.357
11.927
trs_io_data_ready_s6
12.071
=====
SETUP
-10.156
11.899
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
esp_sel_s0
8.170
8.725
esp_sel_risingedge_s0
10.130
10.583
n314_s3
11.528
11.899
count_3_s3
11.899
=====
SETUP
-10.008
11.751
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
esp_sel_s0
8.170
8.725
esp_sel_risingedge_s0
10.130
10.583
n317_s3
11.289
11.751
count_0_s3
11.751
=====
SETUP
-9.212
10.955
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
esp_sel_s0
8.170
8.725
esp_sel_risingedge_s0
10.130
10.592
WAIT_REG_s0
10.955
=====
SETUP
-8.567
10.310
1.743
TTRS80/T80a/u0/IR_4_s0
0.242
0.474
TTRS80/T80a/u0/n4047_s5
1.732
2.185
esp_sel_s26
3.450
3.903
esp_sel_s20
4.510
4.881
esp_sel_s12
4.886
5.441
esp_sel_s5
5.688
6.258
esp_sel_s1
6.259
6.630
DBUS_DIR_s3
7.855
8.410
n101_s0
9.848
10.310
io/raw_0_s0
10.310
=====
SETUP
-7.308
17.515
10.207
TTRS80/T80a/u0/F_0_s0
0.242
0.474
TTRS80/T80a/u0/mcode/n406_s21
1.388
1.905
TTRS80/T80a/u0/mcode/n406_s18
1.905
2.008
TTRS80/T80a/u0/mcode/n406_s13
2.008
2.111
TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s13
3.091
3.544
TTRS80/T80a/u0/mcode/Set_Addr_To_Z_1_s14
3.966
4.419
TTRS80/T80a/u0/RegAddrA_1_s8
5.103
5.565
TTRS80/T80a/u0/RegAddrA_1_s4
5.566
5.937
TTRS80/T80a/u0/RegAddrA_0_s3
6.364
6.913
TTRS80/T80a/u0/RegAddrA_0_s2
6.914
7.367
TTRS80/T80a/u0/RegAddrA_0_s0
8.027
8.544
TTRS80/T80a/u0/Regs/RegBusA_2_s15
9.298
9.669
TTRS80/T80a/u0/Regs/RegBusA_2_s13
9.669
9.772
TTRS80/T80a/u0/Regs/RegBusA_2_s12
9.772
9.875
TTRS80/T80a/u0/ID16[2]_1_s
11.194
11.743
TTRS80/T80a/u0/ID16[3]_1_s
11.743
11.778
TTRS80/T80a/u0/ID16[4]_1_s
11.778
11.813
TTRS80/T80a/u0/ID16[5]_1_s
11.813
12.283
TTRS80/T80a/u0/n1377_s3
12.859
13.230
TTRS80/T80a/u0/n1377_s4
13.230
13.265
TTRS80/T80a/u0/n2378_s18
14.634
15.005
TTRS80/T80a/u0/n2374_s12
15.667
16.216
TTRS80/T80a/u0/n2374_s9
16.217
16.679
TTRS80/T80a/u0/n2374_s6
16.680
17.142
TTRS80/T80a/u0/n2374_s5
17.144
17.515
TTRS80/T80a/u0/F_4_s0
17.515
=====
SETUP
-7.180
7.828
0.648
trs_io_data_ready_s6
1.337
1.569
TTRS80/T80a/u0/n4047_s6
3.422
3.971
TTRS80/T80a/u0/n4047_s3
3.972
4.527
TTRS80/T80a/u0/n4047_s0
5.316
5.687
TTRS80/T80a/u0/n3988_s2
6.181
6.552
TTRS80/T80a/u0/IntE_FF2_s3
6.977
7.348
TTRS80/T80a/u0/IntE_FF1_s3
7.357
7.684
TTRS80/T80a/u0/IntE_FF1_s1
7.828
=====
SETUP
-6.459
17.203
10.744
TTRS80/T80a/MREQ_s3
5.257
5.489
TTRS80/n1862_s2
6.432
6.949
TTRS80/dsp_cea_s1
8.317
8.770
TTRS80/T80a/D_1_s8
9.831
10.284
TTRS80/T80a/D_1_s6
11.134
11.587
TTRS80/T80a/D_1_s5
12.243
12.792
TTRS80/T80a/D_1_s3
12.964
13.417
TTRS80/dsp_dina_1_s1
15.649
16.204
TTRS80/z80_dsp/dpb_inst_0
17.203
=====
SETUP
-5.973
16.717
10.744
TTRS80/T80a/MREQ_s3
5.257
5.489
TTRS80/n1862_s2
6.432
6.949
TTRS80/dsp_cea_s1
8.317
8.770
TTRS80/T80a/D_2_s9
9.831
10.202
TTRS80/T80a/D_2_s7
10.991
11.362
TTRS80/T80a/D_2_s6
11.532
12.102
TTRS80/T80a/D_2_s5
12.103
12.565
TTRS80/T80a/D_2_s3
12.567
13.122
TTRS80/dsp_dina_2_s1
15.354
15.807
TTRS80/z80_dsp/dpb_inst_0
16.717
=====
HOLD
-0.540
0.366
0.906
n3222_s2
0.002
0.366
clk_audio_s1
0.366
=====
HOLD
0.321
0.880
0.560
TTRS80/z80_opreg_reg_2_s0
0.183
0.385
TTRS80/vga_80_64_n_s0
0.880
=====
HOLD
0.355
1.882
1.527
params[0]_3_s0
1.278
1.480
TTRS80/z80_rom/dpb_inst_1
1.882
=====
HOLD
0.356
1.883
1.527
params[0]_6_s0
1.278
1.480
TTRS80/z80_rom/dpb_inst_5
1.883
=====
HOLD
0.372
1.899
1.527
params[0]_2_s0
1.278
1.480
TTRS80/z80_rom/dpb_inst_1
1.899
=====
HOLD
0.374
1.770
1.396
dsp_addr_9_s1
1.278
1.480
TTRS80/z80_ram/dpb_inst_14
1.770
=====
HOLD
0.383
1.910
1.527
params[0]_6_s0
1.278
1.480
TTRS80/z80_rom/dpb_inst_6
1.910
=====
HOLD
0.424
0.618
0.194
heartbeat_2_s0
0.183
0.385
n3696_s
0.386
0.618
heartbeat_2_s0
0.618
=====
HOLD
0.424
0.618
0.194
heartbeat_6_s0
0.183
0.385
n3692_s
0.386
0.618
heartbeat_6_s0
0.618
=====
HOLD
0.424
0.618
0.194
heartbeat_8_s0
0.183
0.385
n3690_s
0.386
0.618
heartbeat_8_s0
0.618
=====
HOLD
0.424
0.618
0.194
heartbeat_12_s0
0.183
0.385
n3686_s
0.386
0.618
heartbeat_12_s0
0.618
=====
HOLD
0.424
0.618
0.194
heartbeat_14_s0
0.183
0.385
n3684_s
0.386
0.618
heartbeat_14_s0
0.618
=====
HOLD
0.424
0.618
0.194
heartbeat_18_s0
0.183
0.385
n3680_s
0.386
0.618
heartbeat_18_s0
0.618
=====
HOLD
0.424
0.618
0.194
heartbeat_20_s0
0.183
0.385
n3678_s
0.386
0.618
heartbeat_20_s0
0.618
=====
HOLD
0.425
1.714
1.289
count_1_s1
1.278
1.480
n316_s1
1.482
1.714
count_1_s1
1.714
=====
HOLD
0.425
1.714
1.289
remaining_bits_to_send_4_s0
1.278
1.480
n1017_s0
1.482
1.714
remaining_bits_to_send_4_s0
1.714
=====
HOLD
0.425
1.714
1.289
bitcnt_2_s0
1.278
1.480
n875_s0
1.482
1.714
bitcnt_2_s0
1.714
=====
HOLD
0.425
1.714
1.289
bytes_to_read_2_s0
1.278
1.480
n621_s8
1.482
1.714
bytes_to_read_2_s0
1.714
=====
HOLD
0.425
1.714
1.289
idx_1_s0
1.278
1.480
n617_s5
1.482
1.714
idx_1_s0
1.714
=====
HOLD
0.425
1.714
1.289
idx_2_s0
1.278
1.480
n616_s5
1.482
1.714
idx_2_s0
1.714
=====
HOLD
0.425
1.592
1.166
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1
1.155
1.357
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n25_s2
1.360
1.592
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1
1.592
=====
HOLD
0.425
1.592
1.166
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0
1.155
1.357
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n18_s2
1.360
1.592
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0
1.592
=====
HOLD
0.425
1.592
1.166
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0
1.155
1.357
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n16_s
1.360
1.592
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0
1.592
=====
HOLD
0.425
0.619
0.194
TTRS80/T80a/u0/RegAddrA_r_1_s1
0.183
0.385
TTRS80/T80a/u0/mcode/Set_BusA_To_Z_2_s22
0.387
0.619
TTRS80/T80a/u0/RegAddrA_r_1_s1
0.619
=====
HOLD
0.425
1.296
0.871
clk_in_ibuf
0.000
0.675
audio_cnt_7_s0
0.860
1.062
n3192_s
1.064
1.296
audio_cnt_7_s0
1.296
