// Seed: 4236090371
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout uwire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_9 = (id_1) ~^ 1;
  wire id_11;
endmodule
module module_1 #(
    parameter id_10 = 32'd91,
    parameter id_16 = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire _id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire _id_10;
  module_0 modCall_1 (
      id_17,
      id_19,
      id_2,
      id_17,
      id_15,
      id_15,
      id_2,
      id_12,
      id_13,
      id_2
  );
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_21 = 1;
  logic [-1 : 1] id_22;
  wire [1 : -1 'b0] id_23;
  logic id_24 = id_14, id_25;
  wire id_26[id_10 : 1  ==  !  id_16];
endmodule
