{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618929588176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618929588176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 16:39:48 2021 " "Processing started: Tue Apr 20 16:39:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618929588176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618929588176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618929588177 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618929588430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file riscv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV-structural " "Found design unit 1: RISCV-structural" {  } { { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588757 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618929588757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadControl-behavioral " "Found design unit 1: UnidadControl-behavioral" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588759 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618929588759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588761 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618929588761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioural " "Found design unit 1: ROM-Behavioural" {  } { { "ROM.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588763 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618929588763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_path-structural " "Found design unit 1: Data_path-structural" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618929588770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistros-behavioral " "Found design unit 1: BancoRegistros-behavioral" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588771 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618929588771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inmgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inmgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InmGen-behavioral " "Found design unit 1: InmGen-behavioral" {  } { { "InmGen.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/InmGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588774 ""} { "Info" "ISGN_ENTITY_NAME" "1 InmGen " "Found entity 1: InmGen" {  } { { "InmGen.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/InmGen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618929588774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram-arch_ram " "Found design unit 1: Ram-arch_ram" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618929588775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_core-behavioral " "Found design unit 1: ram_core-behavioral" {  } { { "ram_core.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ram_core.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588776 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_core " "Found entity 1: ram_core" {  } { { "ram_core.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ram_core.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618929588776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV " "Elaborating entity \"RISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618929588816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl UnidadControl:i_Control " "Elaborating entity \"UnidadControl\" for hierarchy \"UnidadControl:i_Control\"" {  } { { "RISCV.vhd" "i_Control" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929588828 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "start UnidadControl.vhd(94) " "VHDL warning at UnidadControl.vhd(94): sensitivity list already contains start" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 94 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1618929588829 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode UnidadControl.vhd(144) " "VHDL Process Statement warning at UnidadControl.vhd(144): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618929588830 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE UnidadControl.vhd(144) " "VHDL warning at UnidadControl.vhd(144): comparison between unequal length operands always returns FALSE" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 144 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1618929588830 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(153) " "VHDL Process Statement warning at UnidadControl.vhd(153): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618929588830 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(154) " "VHDL Process Statement warning at UnidadControl.vhd(154): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618929588830 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(156) " "VHDL Process Statement warning at UnidadControl.vhd(156): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618929588830 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(168) " "VHDL Process Statement warning at UnidadControl.vhd(168): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618929588830 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(182) " "VHDL Process Statement warning at UnidadControl.vhd(182): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618929588830 "|RISCV|UnidadControl:i_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_path Data_path:i_Path " "Elaborating entity \"Data_path\" for hierarchy \"Data_path:i_Path\"" {  } { { "RISCV.vhd" "i_Path" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929588843 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n Data_path.vhd(57) " "VHDL Process Statement warning at Data_path.vhd(57): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618929588844 "|RISCV|Data_path:i_Path"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n Data_path.vhd(77) " "VHDL Process Statement warning at Data_path.vhd(77): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618929588845 "|RISCV|Data_path:i_Path"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n Data_path.vhd(144) " "VHDL Process Statement warning at Data_path.vhd(144): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618929588848 "|RISCV|Data_path:i_Path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM Data_path:i_Path\|ROM:i_ROM " "Elaborating entity \"ROM\" for hierarchy \"Data_path:i_Path\|ROM:i_ROM\"" {  } { { "Data_path.vhd" "i_ROM" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929588867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InmGen Data_path:i_Path\|InmGen:i_genInm " "Elaborating entity \"InmGen\" for hierarchy \"Data_path:i_Path\|InmGen:i_genInm\"" {  } { { "Data_path.vhd" "i_genInm" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929588869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros Data_path:i_Path\|BancoRegistros:i_BancoReg " "Elaborating entity \"BancoRegistros\" for hierarchy \"Data_path:i_Path\|BancoRegistros:i_BancoReg\"" {  } { { "Data_path.vhd" "i_BancoReg" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929588871 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg BancoRegistros.vhd(23) " "VHDL Process Statement warning at BancoRegistros.vhd(23): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1618929588875 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[0\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[0\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588875 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[1\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[1\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588875 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[2\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[2\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588875 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[3\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[3\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588875 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[4\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[4\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588875 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[5\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[5\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588875 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[6\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[6\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[7\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[7\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[8\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[8\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[9\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[9\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[10\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[10\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[11\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[11\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[12\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[12\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[13\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[13\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[14\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[14\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[15\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[15\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[16\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[16\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[17\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[17\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[18\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[18\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[19\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[19\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[20\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[20\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[21\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[21\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[22\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[22\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[23\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[23\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[24\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[24\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[25\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[25\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[26\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[26\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[27\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[27\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[28\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[28\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[29\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[29\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[30\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[30\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[31\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[31\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588876 "|BancoRegistros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Data_path:i_Path\|ALU:i_ALU " "Elaborating entity \"ALU\" for hierarchy \"Data_path:i_Path\|ALU:i_ALU\"" {  } { { "Data_path.vhd" "i_ALU" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929588878 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sum_res.vhd 2 1 " "Using design file sum_res.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sum_res-behavioral " "Found design unit 1: Sum_res-behavioral" {  } { { "sum_res.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/sum_res.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sum_res " "Found entity 1: Sum_res" {  } { { "sum_res.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/sum_res.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929588887 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1618929588887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum_res Data_path:i_Path\|ALU:i_ALU\|Sum_res:i1_sr " "Elaborating entity \"Sum_res\" for hierarchy \"Data_path:i_Path\|ALU:i_ALU\|Sum_res:i1_sr\"" {  } { { "ALU.vhd" "i1_sr" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929588888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Data_path:i_Path\|Ram:i_RAM " "Elaborating entity \"Ram\" for hierarchy \"Data_path:i_Path\|Ram:i_RAM\"" {  } { { "Data_path.vhd" "i_RAM" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929588890 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[0\] Ram.vhd(28) " "Inferred latch for \"we_b\[0\]\" at Ram.vhd(28)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588891 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[1\] Ram.vhd(28) " "Inferred latch for \"we_b\[1\]\" at Ram.vhd(28)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588891 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[2\] Ram.vhd(28) " "Inferred latch for \"we_b\[2\]\" at Ram.vhd(28)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588891 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[3\] Ram.vhd(28) " "Inferred latch for \"we_b\[3\]\" at Ram.vhd(28)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618929588891 "|Ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_core Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0 " "Elaborating entity \"ram_core\" for hierarchy \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\"" {  } { { "Ram.vhd" "i_byte0" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929588892 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Data_path:i_Path\|ROM:i_ROM\|memory " "RAM logic \"Data_path:i_Path\|ROM:i_ROM\|memory\" is uninferred due to inappropriate RAM size" {  } { { "ROM.vhd" "memory" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1618929589193 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1618929589193 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3 16 0 1 1 " "3 out of 16 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "13 15 " "Addresses ranging from 13 to 15 are not initialized" {  } { { "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.ram0_ROM_16bd8.hdl.mif" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.ram0_ROM_16bd8.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1618929589194 ""}  } { { "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.ram0_ROM_16bd8.hdl.mif" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.ram0_ROM_16bd8.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1618929589194 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618929590037 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1618929590037 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1618929590037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618929590082 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618929590082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_utg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_utg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_utg1 " "Found entity 1: altsyncram_utg1" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618929590130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618929590130 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590301 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1618929590301 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1618929590301 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1153 " "1153 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1618929590398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618929590551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590551 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590598 "|RISCV|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618929590598 "|RISCV|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1618929590598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618929590599 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618929590599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618929590599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618929590620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 16:39:50 2021 " "Processing ended: Tue Apr 20 16:39:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618929590620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618929590620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618929590620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618929590620 ""}
