# Meeting Notes

bus arbiter has priorities, if problems we can just raise the priority of the debug controler

hmdi controler permanently reads data from the frame buffer;.. ?

- [x] REMOVE combinatorial paths on bus grant signals and input bus signals
- [x] double check who ends transaction in case of error
- [ ] double assignments are not guaranteed to not work
- [ ] dummy value for dummy memory read, increment if 

# Work Done

## combinatorial paths

latch all signals at the top level jtag interface?
safest solution, in `jtag_if.v` directly
```verilog
reg         _sb_reset_i;
reg         _sb_grant_i;
reg [31:0]  _sb_address_data_i;
reg         _sb_end_transaction_i;
reg         _sb_data_valid_i;
reg         _sb_busy_i;
reg         _sb_error_i;

always @(posedge sb_clock_i) begin
    _sb_reset_i            <= sb_reset_i;
    _sb_grant_i            <= sb_grant_i;
    _sb_address_data_i     <= sb_address_data_i;
    _sb_end_transaction_i  <= sb_end_transaction_i;
    _sb_data_valid_i       <= sb_data_valid_i;
    _sb_busy_i             <= sb_busy_i;
    _sb_error_i            <= sb_error_i;
end
```

also make sure all output signals are registers
```verilog
output wire        sb_request_o, // reg         reg_bus_req;
output wire [31:0] sb_address_data_o, // reg [31:0] sb_address_data_o; 
output wire [3:0]  sb_byte_enables_o, //reg [3:0]  sb_byte_enables_o;
output wire [7:0]  sb_burst_size_o, // CONSTANT 0 (full 32bit reads everytime)
output wire        sb_read_n_write_o,//reg        sb_read_n_write_o;
output wire        sb_begin_transaction_o, //reg        sb_begin_transaction_o;
output wire        sb_end_transaction_o,//reg        sb_end_transaction_o;
output wire        sb_data_valid_o,//reg        sb_data_valid_o; 
```



