{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "modules": {
    "instr_slicer": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "src/leaf/instr_slicer.v:3.1-26.10"
      },
      "ports": {
        "instr": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "opcode": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ]
        },
        "rd": {
          "direction": "output",
          "bits": [ 9, 10, 11, 12, 13 ]
        },
        "funct3": {
          "direction": "output",
          "bits": [ 14, 15, 16 ]
        },
        "rs1": {
          "direction": "output",
          "bits": [ 17, 18, 19, 20, 21 ]
        },
        "rs2": {
          "direction": "output",
          "bits": [ 22, 23, 24, 25, 26 ]
        },
        "funct7": {
          "direction": "output",
          "bits": [ 27, 28, 29, 30, 31, 32, 33 ]
        },
        "shamt": {
          "direction": "output",
          "bits": [ 22, 23, 24, 25, 26 ]
        },
        "csr": {
          "direction": "output",
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, "0", "0", "0", "0", "0", "0", "0", "0" ]
        }
      },
      "cells": {
      },
      "netnames": {
        "csr": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "src/leaf/instr_slicer.v:14.24-14.27"
          }
        },
        "funct3": {
          "hide_name": 0,
          "bits": [ 14, 15, 16 ],
          "attributes": {
            "src": "src/leaf/instr_slicer.v:8.23-8.29"
          }
        },
        "funct7": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "src/leaf/instr_slicer.v:11.23-11.29"
          }
        },
        "instr": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "src/leaf/instr_slicer.v:4.23-4.28"
          }
        },
        "opcode": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "src/leaf/instr_slicer.v:6.23-6.29"
          }
        },
        "rd": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "src/leaf/instr_slicer.v:7.23-7.25"
          }
        },
        "rs1": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21 ],
          "attributes": {
            "src": "src/leaf/instr_slicer.v:9.23-9.26"
          }
        },
        "rs2": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "src/leaf/instr_slicer.v:10.23-10.26"
          }
        },
        "shamt": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "src/leaf/instr_slicer.v:13.24-13.29"
          }
        }
      }
    }
  }
}
