$date
	Wed Jul 16 17:07:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! y [3:0] $end
$var reg 1 " en $end
$var reg 10 # in [9:0] $end
$var integer 32 $ i [31:0] $end
$scope module dut $end
$var wire 1 " en $end
$var wire 10 % in [9:0] $end
$var reg 4 & y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx1 %
b0 $
bx1 #
1"
b0 !
$end
#10
b1 !
b1 &
b1 $
b10 #
b10 %
#20
b10 !
b10 &
b10 $
b100 #
b100 %
#30
b11 !
b11 &
b11 $
b1000 #
b1000 %
#40
b100 !
b100 &
b100 $
b10000 #
b10000 %
#50
b101 !
b101 &
b101 $
b100000 #
b100000 %
#60
b110 !
b110 &
b110 $
b1000000 #
b1000000 %
#70
b111 !
b111 &
b111 $
b10000000 #
b10000000 %
#80
b1000 !
b1000 &
b1000 $
b100000000 #
b100000000 %
#90
b1001 !
b1001 &
b1001 $
b1000000000 #
b1000000000 %
#100
b0 !
b0 &
b1010 $
b0 #
b0 %
