// Seed: 1940939084
module module_0 (
    input wor id_0,
    input logic id_1,
    output id_2,
    output id_3
);
  type_0 id_4 (
      id_1,
      1'b0,
      1
  );
  type_8 id_5 (
      .id_0(1'b0),
      .id_1(1),
      .id_2(id_3),
      .id_3(id_1 & id_2 & id_0[1'b0] == id_2),
      .id_4(1),
      .id_5(id_2),
      .id_6(id_3),
      .id_7(1),
      .id_8(1'b0),
      .id_9(1)
  );
  assign id_2 = 1;
  initial SystemTFIdentifier;
endmodule
