Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Wed May 25 23:29:16 2022
| Host         : FabiansLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_TIMER_control_sets_placed.rpt
| Design       : top_TIMER
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |             142 |           39 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |              16 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-----------------------------+--------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |        Enable Signal        |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+-----------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  num_top_level_unire/num3/tcountdown_reg_0               |                             | UnitControl/rst                                  |                1 |              1 |         1.00 |
|  clk_placuta_IBUF_BUFG                                   | debM/aux_rez_debouncer1_out |                                                  |                1 |              1 |         1.00 |
|  clk_placuta_IBUF_BUFG                                   | debP/aux_rez_debouncer1_out |                                                  |                1 |              1 |         1.00 |
|  clk_placuta_IBUF_BUFG                                   | debS/aux_rez_debouncer1_out |                                                  |                1 |              1 |         1.00 |
|  afisor/divse/CLK                                        |                             |                                                  |                1 |              2 |         2.00 |
|  num_top_level_unire/num1/tcountdown_reg_0               |                             | UnitControl/rst                                  |                1 |              2 |         2.00 |
|  num_top_level_unire/div_unit_sec_primu_num/clk_unit_sec |                             | UnitControl/rst                                  |                1 |              2 |         2.00 |
|  num_top_level_unire/num2/stare_reg                      |                             | UnitControl/rst                                  |                1 |              2 |         2.00 |
|  UnitControl/clk_num_increment/CLK                       |                             | debS/AR[0]                                       |                1 |              3 |         3.00 |
|  num_top_level_unire/num1/tcountdown_reg_0               | UnitControl/enable_sec      | UnitControl/rst                                  |                3 |              4 |         1.33 |
|  num_top_level_unire/div_unit_sec_primu_num/clk_unit_sec | UnitControl/enable_sec      | UnitControl/rst                                  |                1 |              4 |         4.00 |
|  num_top_level_unire/num3/tcountdown_reg_0               | debS/enable_min             | UnitControl/rst                                  |                1 |              4 |         4.00 |
|  num_top_level_unire/num2/stare_reg                      | debS/enable_min             | UnitControl/rst                                  |                2 |              4 |         2.00 |
|  clk_placuta_IBUF_BUFG                                   |                             |                                                  |                4 |              8 |         2.00 |
|  clk_placuta_IBUF_BUFG                                   |                             | afisor/divse/stare                               |                5 |             17 |         3.40 |
|  clk_placuta_IBUF_BUFG                                   |                             | debM/p_0_in                                      |                5 |             18 |         3.60 |
|  clk_placuta_IBUF_BUFG                                   |                             | debP/p_0_in                                      |                5 |             18 |         3.60 |
|  clk_placuta_IBUF_BUFG                                   |                             | debS/p_0_in                                      |                5 |             18 |         3.60 |
|  clk_placuta_IBUF_BUFG                                   |                             | UnitControl/clk_num_increment/stare              |                6 |             23 |         3.83 |
|  clk_placuta_IBUF_BUFG                                   |                             | num_top_level_unire/div_increment_min_sec/stare  |                6 |             23 |         3.83 |
|  clk_placuta_IBUF_BUFG                                   |                             | num_top_level_unire/div_unit_sec_primu_num/stare |                7 |             25 |         3.57 |
+----------------------------------------------------------+-----------------------------+--------------------------------------------------+------------------+----------------+--------------+


