#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 21 20:32:33 2023
# Process ID: 3773140
# Current directory: /doc/wxy/2023_7_21/fuzz_5/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /doc/wxy/2023_7_21/fuzz_5/vivado/vivado.log
# Journal file: /doc/wxy/2023_7_21/fuzz_5/vivado/vivado.jou
# Running On: tsmc-System-Product-Name, OS: Linux, CPU Frequency: 5167.664 MHz, CPU Physical cores: 10, Host memory: 134955 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3773193
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 12960 ; free virtual = 126348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module7' [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:334]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module16' [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:435]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module16' (0#1) [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:435]
WARNING: [Synth 8-689] width (13) of port connection 'y' does not match port width (668) of module 'module16' [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:381]
WARNING: [Synth 8-689] width (13) of port connection 'wire18' does not match port width (7) of module 'module16' [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:381]
INFO: [Synth 8-6155] done synthesizing module 'module7' (0#1) [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:334]
WARNING: [Synth 8-689] width (14) of port connection 'y' does not match port width (212) of module 'module7' [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:87]
WARNING: [Synth 8-689] width (17) of port connection 'wire12' does not match port width (13) of module 'module7' [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:87]
WARNING: [Synth 8-689] width (17) of port connection 'wire8' does not match port width (16) of module 'module7' [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:87]
INFO: [Synth 8-6157] synthesizing module 'module129' [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:286]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module129' (0#1) [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:286]
WARNING: [Synth 8-689] width (4) of port connection 'y' does not match port width (88) of module 'module129' [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:274]
WARNING: [Synth 8-689] width (16) of port connection 'wire134' does not match port width (5) of module 'module129' [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:274]
WARNING: [Synth 8-689] width (17) of port connection 'wire131' does not match port width (6) of module 'module129' [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:274]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg77_reg was removed.  [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:507]
WARNING: [Synth 8-6014] Unused sequential element reg145_reg was removed.  [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:50]
WARNING: [Synth 8-6014] Unused sequential element reg146_reg was removed.  [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:49]
WARNING: [Synth 8-3917] design top has port y[473] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[472] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[471] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[470] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[469] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[468] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[467] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[466] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[465] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[464] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[463] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[462] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[461] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[460] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[459] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[458] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[457] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[456] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[439] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[438] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[437] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[436] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[435] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[434] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[433] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[432] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[431] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[430] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[429] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[428] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[427] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[426] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[425] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[424] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[423] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[422] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[421] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[420] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[145] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[144] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[143] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[142] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[20] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[19] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[16] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
WARNING: [Synth 8-7129] Port y[87] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[86] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[85] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[84] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[83] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[82] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[81] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[80] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[79] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[10] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[9] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[8] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[7] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[6] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[5] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[4] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[3] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[2] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[1] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[0] in module module129 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 14044 ; free virtual = 127433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 14045 ; free virtual = 127434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 14045 ; free virtual = 127434
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'reg76_reg' and it is trimmed from '4' to '1' bits. [/doc/wxy/2023_7_21/fuzz_5/vivado/rtl.v:508]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13968 ; free virtual = 127358
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   11 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     39 Bit         XORs := 1     
	   2 Input     28 Bit         XORs := 1     
	   2 Input     22 Bit         XORs := 1     
	   2 Input     21 Bit         XORs := 2     
	   2 Input     20 Bit         XORs := 1     
	   2 Input     19 Bit         XORs := 4     
	   2 Input     18 Bit         XORs := 1     
	   2 Input     17 Bit         XORs := 6     
	   2 Input     16 Bit         XORs := 3     
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 3     
	   2 Input     11 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 1     
+---XORs : 
	               33 Bit    Wide XORs := 1     
	               22 Bit    Wide XORs := 1     
	               21 Bit    Wide XORs := 1     
	               20 Bit    Wide XORs := 1     
	               19 Bit    Wide XORs := 2     
	               17 Bit    Wide XORs := 4     
	               15 Bit    Wide XORs := 1     
	               11 Bit    Wide XORs := 1     
	               10 Bit    Wide XORs := 4     
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 3     
	                5 Bit    Wide XORs := 1     
	                4 Bit    Wide XORs := 2     
	                1 Bit    Wide XORs := 6     
+---Registers : 
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 5     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 7     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Multipliers : 
	               7x12  Multipliers := 1     
	               4x17  Multipliers := 1     
	               1x12  Multipliers := 1     
	               8x12  Multipliers := 1     
	                3x8  Multipliers := 1     
	                1x8  Multipliers := 1     
	                1x7  Multipliers := 1     
	                1x5  Multipliers := 1     
	                1x4  Multipliers := 1     
	                1x1  Multipliers := 1     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 6     
	   2 Input   21 Bit        Muxes := 9     
	   4 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 21    
	   3 Input   18 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 6     
	   2 Input   17 Bit        Muxes := 17    
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 20    
	   2 Input   13 Bit        Muxes := 9     
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 9     
	   2 Input   10 Bit        Muxes := 12    
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 11    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 14    
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 13    
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port y[473] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[472] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[471] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[470] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[469] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[468] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[467] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[466] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[465] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[464] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[463] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[462] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[461] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[460] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[459] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[458] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[457] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[456] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[439] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[438] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[437] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[436] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[435] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[434] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[433] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[432] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[431] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[430] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[429] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[428] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[427] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[426] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[425] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[424] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[423] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[422] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[421] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[420] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[378] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[377] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[376] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[375] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[374] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port y[87] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[86] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[85] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[84] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[83] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[82] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[81] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[80] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[79] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[10] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[9] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[8] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[7] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[6] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[5] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[4] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[3] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[2] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[1] in module module129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire132[0] in module module129 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13718 ; free virtual = 127113
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13718 ; free virtual = 127113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13716 ; free virtual = 127111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13722 ; free virtual = 127117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13722 ; free virtual = 127117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13722 ; free virtual = 127117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13722 ; free virtual = 127117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13722 ; free virtual = 127117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13722 ; free virtual = 127117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |    34|
|4     |LUT2   |    76|
|5     |LUT3   |    32|
|6     |LUT4   |    75|
|7     |LUT5   |    23|
|8     |LUT6   |    67|
|9     |FDRE   |    83|
|10    |FDSE   |     3|
|11    |IBUF   |    73|
|12    |OBUF   |   481|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   975|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13722 ; free virtual = 127117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 251 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13730 ; free virtual = 127125
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.500 ; gain = 8.000 ; free physical = 13730 ; free virtual = 127125
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.500 ; gain = 0.000 ; free physical = 13808 ; free virtual = 127203
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.520 ; gain = 0.000 ; free physical = 13740 ; free virtual = 127135
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 95c64fb
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2962.520 ; gain = 64.031 ; free physical = 13943 ; free virtual = 127338
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:33:05 2023...
   |CARRY4 |    27|
|3     |LUT1   |    34|
|4     |LUT2   |    76|
|5     |LUT3   |    32|
|6     |LUT4   |    75|
|7     |LUT5   |    23|
|8     |LUT6   |    67|
|9     |FDRE   |    83|
|10    |FDSE   |     3|
|11    |IBUF   |    73|
|12    |OBUF   |   481|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   975|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13722 ; free virtual = 127117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 251 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13730 ; free virtual = 127125
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.500 ; gain = 8.000 ; free physical = 13730 ; free virtual = 127125
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.500 ; gain = 0.000 ; free physical = 13808 ; free virtual = 127203
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.520 ; gain = 0.000 ; free physical = 13740 ; free virtual = 127135
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 95c64fb
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2962.520 ; gain = 64.031 ; free physical = 13943 ; free virtual = 127338
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:33:05 2023...
