$date
	Sun Oct 23 04:35:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#521140
b100 !
1"
#521142
b100 &
b100 %
1$
#521143
0"
#521146
b10 &
b10 %
#521150
b1 &
1#
b1 %
#521154
b0 &
b0 %
0#
0$
#1570863
b1100 !
1"
#1570866
b1100 &
b1100 %
1$
#1570867
0"
#1570870
b110 &
b110 %
#1570874
b11 &
b11 %
#1570878
b1010 &
b1010 %
#1570882
b101 &
b101 %
#1570886
b10000 &
b10000 %
#1570890
b1000 &
b1000 %
#1570894
b100 &
b100 %
#1570898
b10 &
b10 %
#1570902
b1 &
1#
b1 %
#1570906
b0 &
b0 %
0#
0$
#2544155
b11 !
1"
#2544158
b11 &
b11 %
1$
#2544159
0"
#2544162
b1010 &
b1010 %
#2544166
b101 &
b101 %
#2544170
b10000 &
b10000 %
#2544174
b1000 &
b1000 %
#2544178
b100 &
b100 %
#2544182
b10 &
b10 %
#2544186
b1 &
b1 %
1#
#2544190
b0 &
0#
b0 %
0$
#4500012
