Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:28:44 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub/post_route_timing.rpt
| Design       : mode2_sub
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
b_inp[0]                       outp2[2]                       inf           
b_inp[0]                       outp2[3]                       inf           
b_inp[0]                       outp3[1]                       inf           
b_inp[0]                       outp3[0]                       inf           
b_inp[0]                       outp2[1]                       inf           
b_inp[0]                       outp2[0]                       inf           
b_inp[0]                       outp0[6]                       inf           
b_inp[0]                       outp0[7]                       inf           
b_inp[0]                       outp0[0]                       inf           
b_inp[0]                       outp0[1]                       inf           
b_inp[0]                       outp0[3]                       inf           
b_inp[0]                       outp0[2]                       inf           
b_inp[0]                       outp2[5]                       inf           
b_inp[0]                       outp2[4]                       inf           
b_inp[0]                       outp2[7]                       inf           
b_inp[0]                       outp2[6]                       inf           
b_inp[0]                       outp3[3]                       inf           
b_inp[0]                       outp3[2]                       inf           
b_inp[0]                       outp0[5]                       inf           
b_inp[0]                       outp0[4]                       inf           
b_inp[0]                       outp3[7]                       inf           
b_inp[0]                       outp3[6]                       inf           
b_inp[0]                       outp3[5]                       inf           
b_inp[0]                       outp3[4]                       inf           
b_inp[0]                       outp2[11]                      inf           
b_inp[0]                       outp2[10]                      inf           
b_inp[0]                       outp2[9]                       inf           
b_inp[0]                       outp2[8]                       inf           
b_inp[0]                       outp1[5]                       inf           
b_inp[0]                       outp0[9]                       inf           
b_inp[0]                       outp1[4]                       inf           
b_inp[0]                       outp1[3]                       inf           
b_inp[0]                       outp1[2]                       inf           
b_inp[0]                       outp0[11]                      inf           
b_inp[0]                       outp0[10]                      inf           
b_inp[0]                       outp1[1]                       inf           
b_inp[0]                       outp0[8]                       inf           
b_inp[0]                       outp1[0]                       inf           
b_inp[0]                       outp3[9]                       inf           
b_inp[0]                       outp3[8]                       inf           
b_inp[0]                       outp2[13]                      inf           
b_inp[0]                       outp3[11]                      inf           
b_inp[0]                       outp2[12]                      inf           
b_inp[0]                       outp3[10]                      inf           
b_inp[0]                       outp2[15]                      inf           
b_inp[0]                       outp2[14]                      inf           
b_inp[0]                       outp1[7]                       inf           
b_inp[0]                       outp0[13]                      inf           
b_inp[0]                       outp1[6]                       inf           
b_inp[0]                       outp0[12]                      inf           
b_inp[0]                       outp0[15]                      inf           
b_inp[0]                       outp0[14]                      inf           
b_inp[0]                       outp3[15]                      inf           
b_inp[0]                       outp3[14]                      inf           
b_inp[0]                       outp3[13]                      inf           
b_inp[0]                       outp3[12]                      inf           
b_inp[0]                       outp1[9]                       inf           
b_inp[0]                       outp1[8]                       inf           
b_inp[0]                       outp1[11]                      inf           
b_inp[0]                       outp1[10]                      inf           
b_inp[0]                       outp1[15]                      inf           
b_inp[0]                       outp1[14]                      inf           
b_inp[0]                       outp1[13]                      inf           
b_inp[0]                       outp1[12]                      inf           



