// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="equalizer_equalizer,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=1929,HLS_SYN_LUT=2922,HLS_VERSION=2022_1}" *)

module equalizer (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY,
        output_r_TKEEP,
        output_r_TSTRB,
        output_r_TUSER,
        output_r_TLAST,
        output_r_TID,
        output_r_TDEST,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY,
        input_r_TKEEP,
        input_r_TSTRB,
        input_r_TUSER,
        input_r_TLAST,
        input_r_TID,
        input_r_TDEST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
output  [15:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;
output  [1:0] output_r_TKEEP;
output  [1:0] output_r_TSTRB;
output  [0:0] output_r_TUSER;
output  [0:0] output_r_TLAST;
output  [0:0] output_r_TID;
output  [0:0] output_r_TDEST;
input  [15:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;
input  [1:0] input_r_TKEEP;
input  [1:0] input_r_TSTRB;
input  [0:0] input_r_TUSER;
input  [0:0] input_r_TLAST;
input  [0:0] input_r_TID;
input  [0:0] input_r_TDEST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

 reg    ap_rst_n_inv;
wire   [63:0] coefs;
reg   [6:0] signal_shift_reg_address0;
reg    signal_shift_reg_ce0;
reg    signal_shift_reg_we0;
reg   [15:0] signal_shift_reg_d0;
wire   [15:0] signal_shift_reg_q1;
reg    gmem_blk_n_AR;
(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state4;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state11;
reg    output_r_TDATA_blk_n;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg   [31:0] state_2_reg_664;
reg   [0:0] tmp_last_V_reg_696;
reg   [0:0] tmp_last_V_1_reg_349;
wire    ap_CS_fsm_state23;
reg    input_r_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state20;
reg   [63:0] coefs_read_reg_627;
wire    ap_CS_fsm_state1;
reg   [63:0] gmem_addr_reg_640;
wire   [31:0] state_2_load_fu_489_p1;
reg  signed [15:0] tmp_data_V_reg_668;
reg   [1:0] tmp_keep_V_reg_675;
reg   [1:0] tmp_strb_V_reg_682;
reg   [0:0] tmp_user_V_reg_689;
wire   [0:0] grp_fu_437_p1;
reg   [0:0] tmp_id_V_reg_703;
reg   [0:0] tmp_dest_V_reg_710;
reg  signed [15:0] gmem_addr_read_reg_720;
wire   [15:0] grp_fu_569_p3;
reg  signed [15:0] accumulate_reg_728;
wire   [1:0] j_1_fu_553_p2;
reg   [1:0] j_1_reg_738;
wire    ap_CS_fsm_state18;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_start;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_done;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_idle;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_ready;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWVALID;
wire   [63:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWADDR;
wire   [0:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWID;
wire   [31:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWLEN;
wire   [2:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWSIZE;
wire   [1:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWBURST;
wire   [1:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWLOCK;
wire   [3:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWCACHE;
wire   [2:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWPROT;
wire   [3:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWQOS;
wire   [3:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWREGION;
wire   [0:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWUSER;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_WVALID;
wire   [15:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_WDATA;
wire   [1:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_WSTRB;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_WLAST;
wire   [0:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_WID;
wire   [0:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_WUSER;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARVALID;
wire   [63:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARADDR;
wire   [0:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARID;
wire   [31:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARLEN;
wire   [2:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARSIZE;
wire   [1:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARBURST;
wire   [1:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARLOCK;
wire   [3:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARCACHE;
wire   [2:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARPROT;
wire   [3:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARQOS;
wire   [3:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARREGION;
wire   [0:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARUSER;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_RREADY;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_BREADY;
wire   [15:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_accumulate_out;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_accumulate_out_ap_vld;
wire   [6:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_address0;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_ce0;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_we0;
wire   [15:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_d0;
wire   [6:0] grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_address1;
wire    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_ce1;
wire    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_start;
wire    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_done;
wire    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_idle;
wire    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_ready;
wire    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWVALID;
wire   [63:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWADDR;
wire   [0:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWID;
wire   [31:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWLEN;
wire   [2:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWSIZE;
wire   [1:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWBURST;
wire   [1:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWLOCK;
wire   [3:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWCACHE;
wire   [2:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWPROT;
wire   [3:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWQOS;
wire   [3:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWREGION;
wire   [0:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWUSER;
wire    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WVALID;
wire   [15:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WDATA;
wire   [1:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WSTRB;
wire    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WLAST;
wire   [0:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WID;
wire   [0:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WUSER;
wire    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARVALID;
wire   [63:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARADDR;
wire   [0:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARID;
wire   [31:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARLEN;
wire   [2:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARSIZE;
wire   [1:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARBURST;
wire   [1:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARLOCK;
wire   [3:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARCACHE;
wire   [2:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARPROT;
wire   [3:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARQOS;
wire   [3:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARREGION;
wire   [0:0] grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARUSER;
wire    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_RREADY;
wire    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_BREADY;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_start;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_done;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_idle;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_ready;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWVALID;
wire   [63:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWADDR;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWID;
wire   [31:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWLEN;
wire   [2:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWSIZE;
wire   [1:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWBURST;
wire   [1:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWLOCK;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWCACHE;
wire   [2:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWPROT;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWQOS;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWREGION;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWUSER;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WVALID;
wire   [15:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WDATA;
wire   [1:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WSTRB;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WLAST;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WID;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WUSER;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARVALID;
wire   [63:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARADDR;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARID;
wire   [31:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARLEN;
wire   [2:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARSIZE;
wire   [1:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARBURST;
wire   [1:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARLOCK;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARCACHE;
wire   [2:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARPROT;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARQOS;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARREGION;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARUSER;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_RREADY;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_BREADY;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_input_r_TREADY;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [15:0] gmem_WDATA;
reg   [1:0] gmem_WSTRB;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [15:0] gmem_RDATA;
wire   [9:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg   [0:0] ap_phi_mux_tmp_dest_V_1_phi_fu_236_p6;
reg   [0:0] tmp_dest_V_1_reg_232;
reg    ap_predicate_op118_write_state16;
reg    ap_block_state16;
reg    ap_block_state16_io;
wire    ap_CS_fsm_state21;
wire   [0:0] ap_phi_mux_tmp_last_V_1_phi_fu_352_p6;
reg   [0:0] ap_phi_mux_tmp_id_V_1_phi_fu_250_p6;
reg   [0:0] tmp_id_V_1_reg_246;
reg   [0:0] ap_phi_mux_tmp_user_V_1_phi_fu_264_p6;
reg   [0:0] tmp_user_V_1_reg_260;
reg   [1:0] ap_phi_mux_tmp_strb_V_1_phi_fu_278_p6;
reg   [1:0] tmp_strb_V_1_reg_274;
reg   [1:0] ap_phi_mux_tmp_keep_V_1_phi_fu_292_p6;
reg   [1:0] tmp_keep_V_1_reg_288;
reg   [15:0] ap_phi_mux_tmp_data_V_4_phi_fu_306_p6;
reg   [15:0] tmp_data_V_4_reg_302;
reg   [1:0] j_reg_316;
wire    ap_CS_fsm_state17;
reg   [15:0] coef_scale_reg_327;
reg   [0:0] p_4_0_0_0136_phi_reg_337;
wire   [0:0] read_coefs_load_load_fu_512_p1;
wire   [0:0] icmp_ln45_fu_547_p2;
reg   [31:0] state_1_reg_362;
reg   [31:0] state_3283_reg_377;
reg    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_start_reg;
wire    ap_CS_fsm_state3;
reg   [15:0] accumulate_loc_fu_160;
reg    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_start_reg;
reg    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_start_reg;
wire    ap_CS_fsm_state19;
wire  signed [63:0] sext_ln76_fu_451_p1;
reg   [15:0] tmp_out_data_V_fu_128;
reg   [1:0] tmp_out_keep_V_fu_132;
reg   [1:0] tmp_out_strb_V_fu_136;
reg   [0:0] tmp_out_user_V_fu_140;
reg   [0:0] tmp_out_id_V_fu_144;
reg   [0:0] tmp_out_dest_V_fu_148;
reg   [0:0] read_coefs_fu_152;
reg   [31:0] state_fu_156;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state14;
wire   [62:0] trunc_ln_fu_441_p4;
wire    ap_CS_fsm_state12;
reg    grp_fu_569_ce;
wire    ap_CS_fsm_state13;
reg   [22:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    regslice_both_output_r_V_data_V_U_apdone_blk;
reg    ap_block_state23;
reg   [15:0] output_r_TDATA_int_regslice;
reg    output_r_TVALID_int_regslice;
wire    output_r_TREADY_int_regslice;
wire    regslice_both_output_r_V_data_V_U_vld_out;
wire    regslice_both_output_r_V_keep_V_U_apdone_blk;
reg   [1:0] output_r_TKEEP_int_regslice;
wire    regslice_both_output_r_V_keep_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_keep_V_U_vld_out;
wire    regslice_both_output_r_V_strb_V_U_apdone_blk;
reg   [1:0] output_r_TSTRB_int_regslice;
wire    regslice_both_output_r_V_strb_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_strb_V_U_vld_out;
wire    regslice_both_output_r_V_user_V_U_apdone_blk;
reg   [0:0] output_r_TUSER_int_regslice;
wire    regslice_both_output_r_V_user_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_user_V_U_vld_out;
wire    regslice_both_output_r_V_last_V_U_apdone_blk;
reg   [0:0] output_r_TLAST_int_regslice;
wire    regslice_both_output_r_V_last_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_last_V_U_vld_out;
wire    regslice_both_output_r_V_id_V_U_apdone_blk;
reg   [0:0] output_r_TID_int_regslice;
wire    regslice_both_output_r_V_id_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_id_V_U_vld_out;
wire    regslice_both_output_r_V_dest_V_U_apdone_blk;
reg   [0:0] output_r_TDEST_int_regslice;
wire    regslice_both_output_r_V_dest_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_dest_V_U_vld_out;
wire    regslice_both_input_r_V_data_V_U_apdone_blk;
wire   [15:0] input_r_TDATA_int_regslice;
wire    input_r_TVALID_int_regslice;
reg    input_r_TREADY_int_regslice;
wire    regslice_both_input_r_V_data_V_U_ack_in;
wire    regslice_both_input_r_V_keep_V_U_apdone_blk;
wire   [1:0] input_r_TKEEP_int_regslice;
wire    regslice_both_input_r_V_keep_V_U_vld_out;
wire    regslice_both_input_r_V_keep_V_U_ack_in;
wire    regslice_both_input_r_V_strb_V_U_apdone_blk;
wire   [1:0] input_r_TSTRB_int_regslice;
wire    regslice_both_input_r_V_strb_V_U_vld_out;
wire    regslice_both_input_r_V_strb_V_U_ack_in;
wire    regslice_both_input_r_V_user_V_U_apdone_blk;
wire   [0:0] input_r_TUSER_int_regslice;
wire    regslice_both_input_r_V_user_V_U_vld_out;
wire    regslice_both_input_r_V_user_V_U_ack_in;
wire    regslice_both_input_r_V_last_V_U_apdone_blk;
wire   [0:0] input_r_TLAST_int_regslice;
wire    regslice_both_input_r_V_last_V_U_vld_out;
wire    regslice_both_input_r_V_last_V_U_ack_in;
wire    regslice_both_input_r_V_id_V_U_apdone_blk;
wire   [0:0] input_r_TID_int_regslice;
wire    regslice_both_input_r_V_id_V_U_vld_out;
wire    regslice_both_input_r_V_id_V_U_ack_in;
wire    regslice_both_input_r_V_dest_V_U_apdone_blk;
wire   [0:0] input_r_TDEST_int_regslice;
wire    regslice_both_input_r_V_dest_V_U_vld_out;
wire    regslice_both_input_r_V_dest_V_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_start_reg = 1'b0;
#0 grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_start_reg = 1'b0;
#0 grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_start_reg = 1'b0;
end

equalizer_signal_shift_reg_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 99 ),
    .AddressWidth( 7 ))
signal_shift_reg_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(signal_shift_reg_address0),
    .ce0(signal_shift_reg_ce0),
    .we0(signal_shift_reg_we0),
    .d0(signal_shift_reg_d0),
    .address1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_address1),
    .ce1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_ce1),
    .q1(signal_shift_reg_q1)
);

equalizer_equalizer_Pipeline_Shift_Accumulate_Loop grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_start),
    .ap_done(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_done),
    .ap_idle(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_idle),
    .ap_ready(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_ready),
    .m_axi_gmem_AWVALID(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .coefs(coefs_read_reg_627),
    .accumulate_out(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_accumulate_out),
    .accumulate_out_ap_vld(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_accumulate_out_ap_vld),
    .signal_shift_reg_address0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_address0),
    .signal_shift_reg_ce0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_ce0),
    .signal_shift_reg_we0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_we0),
    .signal_shift_reg_d0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_d0),
    .signal_shift_reg_address1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_address1),
    .signal_shift_reg_ce1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_ce1),
    .signal_shift_reg_q1(signal_shift_reg_q1)
);

equalizer_equalizer_Pipeline_Coef_Clear_Loop grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_start),
    .ap_done(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_done),
    .ap_idle(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_idle),
    .ap_ready(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_ready),
    .m_axi_gmem_AWVALID(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(16'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(10'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .coefs(coefs_read_reg_627)
);

equalizer_equalizer_Pipeline_VITIS_LOOP_48_1 grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_start),
    .ap_done(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_done),
    .ap_idle(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_idle),
    .ap_ready(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_ready),
    .input_r_TVALID(input_r_TVALID_int_regslice),
    .m_axi_gmem_AWVALID(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .input_r_TDATA(input_r_TDATA_int_regslice),
    .input_r_TREADY(grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_input_r_TREADY),
    .input_r_TKEEP(input_r_TKEEP_int_regslice),
    .input_r_TSTRB(input_r_TSTRB_int_regslice),
    .input_r_TUSER(input_r_TUSER_int_regslice),
    .input_r_TLAST(input_r_TLAST_int_regslice),
    .input_r_TID(input_r_TID_int_regslice),
    .input_r_TDEST(input_r_TDEST_int_regslice),
    .coef_scale(coef_scale_reg_327),
    .coefs(coefs_read_reg_627)
);

equalizer_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .coefs(coefs)
);

equalizer_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_DW( 16 ),
    .USER_AW( 64 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARLEN(gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWLEN(gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WSTRB(gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

equalizer_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(gmem_addr_read_reg_720),
    .din1(tmp_data_V_reg_668),
    .din2(accumulate_loc_fu_160),
    .ce(grp_fu_569_ce),
    .dout(grp_fu_569_p3)
);

equalizer_regslice_both #(
    .DataWidth( 16 ))
regslice_both_output_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TDATA_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(output_r_TREADY_int_regslice),
    .data_out(output_r_TDATA),
    .vld_out(regslice_both_output_r_V_data_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_data_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 2 ))
regslice_both_output_r_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TKEEP_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_keep_V_U_ack_in_dummy),
    .data_out(output_r_TKEEP),
    .vld_out(regslice_both_output_r_V_keep_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_keep_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 2 ))
regslice_both_output_r_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TSTRB_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_strb_V_U_ack_in_dummy),
    .data_out(output_r_TSTRB),
    .vld_out(regslice_both_output_r_V_strb_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_strb_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_r_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TUSER_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_user_V_U_ack_in_dummy),
    .data_out(output_r_TUSER),
    .vld_out(regslice_both_output_r_V_user_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_user_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_r_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TLAST_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_last_V_U_ack_in_dummy),
    .data_out(output_r_TLAST),
    .vld_out(regslice_both_output_r_V_last_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_last_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_r_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TID_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_id_V_U_ack_in_dummy),
    .data_out(output_r_TID),
    .vld_out(regslice_both_output_r_V_id_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_id_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_r_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TDEST_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_dest_V_U_ack_in_dummy),
    .data_out(output_r_TDEST),
    .vld_out(regslice_both_output_r_V_dest_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_dest_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 16 ))
regslice_both_input_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TDATA),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_data_V_U_ack_in),
    .data_out(input_r_TDATA_int_regslice),
    .vld_out(input_r_TVALID_int_regslice),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_data_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 2 ))
regslice_both_input_r_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TKEEP),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_keep_V_U_ack_in),
    .data_out(input_r_TKEEP_int_regslice),
    .vld_out(regslice_both_input_r_V_keep_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_keep_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 2 ))
regslice_both_input_r_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TSTRB),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_strb_V_U_ack_in),
    .data_out(input_r_TSTRB_int_regslice),
    .vld_out(regslice_both_input_r_V_strb_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_strb_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_r_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TUSER),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_user_V_U_ack_in),
    .data_out(input_r_TUSER_int_regslice),
    .vld_out(regslice_both_input_r_V_user_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_user_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_r_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TLAST),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_last_V_U_ack_in),
    .data_out(input_r_TLAST_int_regslice),
    .vld_out(regslice_both_input_r_V_last_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_last_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_r_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TID),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_id_V_U_ack_in),
    .data_out(input_r_TID_int_regslice),
    .vld_out(regslice_both_input_r_V_id_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_id_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_r_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TDEST),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_dest_V_U_ack_in),
    .data_out(input_r_TDEST_int_regslice),
    .vld_out(regslice_both_input_r_V_dest_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_start_reg <= 1'b0;
    end else begin
        if (((input_r_TVALID_int_regslice == 1'b1) & (read_coefs_load_load_fu_512_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd17))) begin
            grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_start_reg <= 1'b1;
        end else if ((grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_ready == 1'b1)) begin
            grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_start_reg <= 1'b0;
    end else begin
        if (((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd4096))) begin
            grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_start_reg <= 1'b1;
        end else if ((grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_ready == 1'b1)) begin
            grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln45_fu_547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
            grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_start_reg <= 1'b1;
        end else if ((grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_ready == 1'b1)) begin
            grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        coef_scale_reg_327 <= tmp_data_V_reg_668;
    end else if (((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        coef_scale_reg_327 <= input_r_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        j_reg_316 <= 2'd0;
    end else if (((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        j_reg_316 <= j_1_reg_738;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        read_coefs_fu_152 <= 1'd0;
    end else if ((((input_r_TVALID_int_regslice == 1'b1) & (read_coefs_load_load_fu_512_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd17)) | ((icmp_ln45_fu_547_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        read_coefs_fu_152 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((input_r_TVALID_int_regslice == 1'b1) & (read_coefs_load_load_fu_512_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd17)) | ((icmp_ln45_fu_547_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        state_1_reg_362 <= 32'd17;
    end else if ((~(state_2_load_fu_489_p1 == 32'd4096) & ~(state_2_load_fu_489_p1 == 32'd17) & ~(state_2_load_fu_489_p1 == 32'd0) & (input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        state_1_reg_362 <= state_fu_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_tmp_last_V_1_phi_fu_352_p6 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        state_3283_reg_377 <= state_1_reg_362;
    end else if ((~((1'b1 == ap_block_state16_io) | ((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd0) & (state_2_reg_664 == 32'd4096))) begin
        state_3283_reg_377 <= 32'd4096;
    end else if (((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (grp_fu_437_p1 == 1'd0) & (state_2_load_fu_489_p1 == 32'd0))) begin
        state_3283_reg_377 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        state_fu_156 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        state_fu_156 <= state_3283_reg_377;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state16_io) | ((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) begin
        tmp_data_V_4_reg_302 <= accumulate_reg_728;
    end else if ((((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (grp_fu_437_p1 == 1'd1) & (state_2_load_fu_489_p1 == 32'd0)) | ((ap_phi_mux_tmp_last_V_1_phi_fu_352_p6 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        tmp_data_V_4_reg_302 <= tmp_out_data_V_fu_128;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state16_io) | ((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) begin
        tmp_dest_V_1_reg_232 <= tmp_dest_V_reg_710;
    end else if ((((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (grp_fu_437_p1 == 1'd1) & (state_2_load_fu_489_p1 == 32'd0)) | ((ap_phi_mux_tmp_last_V_1_phi_fu_352_p6 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        tmp_dest_V_1_reg_232 <= tmp_out_dest_V_fu_148;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state16_io) | ((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) begin
        tmp_id_V_1_reg_246 <= tmp_id_V_reg_703;
    end else if ((((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (grp_fu_437_p1 == 1'd1) & (state_2_load_fu_489_p1 == 32'd0)) | ((ap_phi_mux_tmp_last_V_1_phi_fu_352_p6 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        tmp_id_V_1_reg_246 <= tmp_out_id_V_fu_144;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state16_io) | ((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) begin
        tmp_keep_V_1_reg_288 <= tmp_keep_V_reg_675;
    end else if ((((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (grp_fu_437_p1 == 1'd1) & (state_2_load_fu_489_p1 == 32'd0)) | ((ap_phi_mux_tmp_last_V_1_phi_fu_352_p6 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        tmp_keep_V_1_reg_288 <= tmp_out_keep_V_fu_132;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_547_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        tmp_last_V_1_reg_349 <= p_4_0_0_0136_phi_reg_337;
    end else if ((((input_r_TVALID_int_regslice == 1'b1) & (read_coefs_load_load_fu_512_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd17)) | (~(state_2_load_fu_489_p1 == 32'd4096) & ~(state_2_load_fu_489_p1 == 32'd17) & ~(state_2_load_fu_489_p1 == 32'd0) & (input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        tmp_last_V_1_reg_349 <= input_r_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state16_io) | ((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) begin
        tmp_strb_V_1_reg_274 <= tmp_strb_V_reg_682;
    end else if ((((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (grp_fu_437_p1 == 1'd1) & (state_2_load_fu_489_p1 == 32'd0)) | ((ap_phi_mux_tmp_last_V_1_phi_fu_352_p6 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        tmp_strb_V_1_reg_274 <= tmp_out_strb_V_fu_136;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state16_io) | ((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) begin
        tmp_user_V_1_reg_260 <= tmp_user_V_reg_689;
    end else if ((((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (grp_fu_437_p1 == 1'd1) & (state_2_load_fu_489_p1 == 32'd0)) | ((ap_phi_mux_tmp_last_V_1_phi_fu_352_p6 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        tmp_user_V_1_reg_260 <= tmp_out_user_V_fu_140;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_accumulate_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        accumulate_loc_fu_160 <= grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_accumulate_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        accumulate_reg_728 <= grp_fu_569_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        coefs_read_reg_627 <= coefs;
        gmem_addr_reg_640 <= sext_ln76_fu_451_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        gmem_addr_read_reg_720 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        j_1_reg_738 <= j_1_fu_553_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        p_4_0_0_0136_phi_reg_337 <= input_r_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        state_2_reg_664 <= state_fu_156;
        tmp_data_V_reg_668 <= input_r_TDATA_int_regslice;
        tmp_dest_V_reg_710 <= input_r_TDEST_int_regslice;
        tmp_id_V_reg_703 <= input_r_TID_int_regslice;
        tmp_keep_V_reg_675 <= input_r_TKEEP_int_regslice;
        tmp_last_V_reg_696 <= input_r_TLAST_int_regslice;
        tmp_strb_V_reg_682 <= input_r_TSTRB_int_regslice;
        tmp_user_V_reg_689 <= input_r_TUSER_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state16_io) | ((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd0) & (state_2_reg_664 == 32'd4096))) begin
        tmp_out_data_V_fu_128 <= accumulate_reg_728;
        tmp_out_dest_V_fu_148 <= tmp_dest_V_reg_710;
        tmp_out_id_V_fu_144 <= tmp_id_V_reg_703;
        tmp_out_keep_V_fu_132 <= tmp_keep_V_reg_675;
        tmp_out_strb_V_fu_136 <= tmp_strb_V_reg_682;
        tmp_out_user_V_fu_140 <= tmp_user_V_reg_689;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state16_io) | ((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096)))) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

always @ (*) begin
    if ((input_r_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if (((output_r_TREADY_int_regslice == 1'b0) | (regslice_both_output_r_V_data_V_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((input_r_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) begin
        ap_phi_mux_tmp_data_V_4_phi_fu_306_p6 = accumulate_reg_728;
    end else begin
        ap_phi_mux_tmp_data_V_4_phi_fu_306_p6 = tmp_data_V_4_reg_302;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) begin
        ap_phi_mux_tmp_dest_V_1_phi_fu_236_p6 = tmp_dest_V_reg_710;
    end else begin
        ap_phi_mux_tmp_dest_V_1_phi_fu_236_p6 = tmp_dest_V_1_reg_232;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) begin
        ap_phi_mux_tmp_id_V_1_phi_fu_250_p6 = tmp_id_V_reg_703;
    end else begin
        ap_phi_mux_tmp_id_V_1_phi_fu_250_p6 = tmp_id_V_1_reg_246;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) begin
        ap_phi_mux_tmp_keep_V_1_phi_fu_292_p6 = tmp_keep_V_reg_675;
    end else begin
        ap_phi_mux_tmp_keep_V_1_phi_fu_292_p6 = tmp_keep_V_1_reg_288;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) begin
        ap_phi_mux_tmp_strb_V_1_phi_fu_278_p6 = tmp_strb_V_reg_682;
    end else begin
        ap_phi_mux_tmp_strb_V_1_phi_fu_278_p6 = tmp_strb_V_1_reg_274;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) begin
        ap_phi_mux_tmp_user_V_1_phi_fu_264_p6 = tmp_user_V_reg_689;
    end else begin
        ap_phi_mux_tmp_user_V_1_phi_fu_264_p6 = tmp_user_V_1_reg_260;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        gmem_ARADDR = gmem_addr_reg_640;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((icmp_ln45_fu_547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        gmem_ARADDR = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd4096)))) begin
        gmem_ARADDR = grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        gmem_ARLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((icmp_ln45_fu_547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        gmem_ARLEN = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd4096)))) begin
        gmem_ARLEN = grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((icmp_ln45_fu_547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        gmem_ARVALID = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd4096)))) begin
        gmem_ARVALID = grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((icmp_ln45_fu_547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        gmem_AWADDR = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state17) | ((read_coefs_load_load_fu_512_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd17)))) begin
        gmem_AWADDR = grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((icmp_ln45_fu_547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        gmem_AWLEN = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state17) | ((read_coefs_load_load_fu_512_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd17)))) begin
        gmem_AWLEN = grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((icmp_ln45_fu_547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        gmem_AWVALID = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state17) | ((read_coefs_load_load_fu_512_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd17)))) begin
        gmem_AWVALID = grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((icmp_ln45_fu_547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        gmem_BREADY = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state17) | ((read_coefs_load_load_fu_512_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd17)))) begin
        gmem_BREADY = grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        gmem_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((icmp_ln45_fu_547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        gmem_RREADY = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd4096)))) begin
        gmem_RREADY = grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((icmp_ln45_fu_547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        gmem_WDATA = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state17) | ((read_coefs_load_load_fu_512_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd17)))) begin
        gmem_WDATA = grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WDATA;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((icmp_ln45_fu_547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        gmem_WSTRB = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state17) | ((read_coefs_load_load_fu_512_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd17)))) begin
        gmem_WSTRB = grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WSTRB;
    end else begin
        gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((icmp_ln45_fu_547_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        gmem_WVALID = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state17) | ((read_coefs_load_load_fu_512_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd17)))) begin
        gmem_WVALID = grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state14) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
        grp_fu_569_ce = 1'b1;
    end else begin
        grp_fu_569_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state2))) begin
        input_r_TDATA_blk_n = input_r_TVALID_int_regslice;
    end else begin
        input_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state20)) | ((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        input_r_TREADY_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        input_r_TREADY_int_regslice = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_input_r_TREADY;
    end else begin
        input_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (((~(state_2_reg_664 == 32'd0) & ~(state_2_reg_664 == 32'd4096) & (tmp_last_V_1_reg_349 == 1'd1)) | ((tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) | ((tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd0)))) | ((1'b1 == ap_CS_fsm_state16) & (state_2_reg_664 == 32'd4096)))) begin
        output_r_TDATA_blk_n = output_r_TREADY_int_regslice;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (ap_predicate_op118_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        output_r_TDATA_int_regslice = ap_phi_mux_tmp_data_V_4_phi_fu_306_p6;
    end else if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        output_r_TDATA_int_regslice = grp_fu_569_p3;
    end else begin
        output_r_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (ap_predicate_op118_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        output_r_TDEST_int_regslice = ap_phi_mux_tmp_dest_V_1_phi_fu_236_p6;
    end else if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        output_r_TDEST_int_regslice = tmp_dest_V_reg_710;
    end else begin
        output_r_TDEST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (ap_predicate_op118_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        output_r_TID_int_regslice = ap_phi_mux_tmp_id_V_1_phi_fu_250_p6;
    end else if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        output_r_TID_int_regslice = tmp_id_V_reg_703;
    end else begin
        output_r_TID_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (ap_predicate_op118_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        output_r_TKEEP_int_regslice = ap_phi_mux_tmp_keep_V_1_phi_fu_292_p6;
    end else if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        output_r_TKEEP_int_regslice = tmp_keep_V_reg_675;
    end else begin
        output_r_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (ap_predicate_op118_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        output_r_TLAST_int_regslice = 1'd1;
    end else if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        output_r_TLAST_int_regslice = tmp_last_V_reg_696;
    end else begin
        output_r_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (ap_predicate_op118_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        output_r_TSTRB_int_regslice = ap_phi_mux_tmp_strb_V_1_phi_fu_278_p6;
    end else if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        output_r_TSTRB_int_regslice = tmp_strb_V_reg_682;
    end else begin
        output_r_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (ap_predicate_op118_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        output_r_TUSER_int_regslice = ap_phi_mux_tmp_user_V_1_phi_fu_264_p6;
    end else if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        output_r_TUSER_int_regslice = tmp_user_V_reg_689;
    end else begin
        output_r_TUSER_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state16_io) | ((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (ap_predicate_op118_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
        output_r_TVALID_int_regslice = 1'b1;
    end else begin
        output_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        signal_shift_reg_address0 = 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        signal_shift_reg_address0 = grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_address0;
    end else begin
        signal_shift_reg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        signal_shift_reg_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        signal_shift_reg_ce0 = grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_ce0;
    end else begin
        signal_shift_reg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        signal_shift_reg_d0 = tmp_data_V_reg_668;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        signal_shift_reg_d0 = grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_d0;
    end else begin
        signal_shift_reg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        signal_shift_reg_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        signal_shift_reg_we0 = grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_signal_shift_reg_we0;
    end else begin
        signal_shift_reg_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if (((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (grp_fu_437_p1 == 1'd0) & (state_2_load_fu_489_p1 == 32'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if (((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (grp_fu_437_p1 == 1'd1) & (state_2_load_fu_489_p1 == 32'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((input_r_TVALID_int_regslice == 1'b1) & (read_coefs_load_load_fu_512_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd17))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (((read_coefs_load_load_fu_512_p1 == 1'd1) & (state_2_load_fu_489_p1 == 32'd17)) | (~(state_2_load_fu_489_p1 == 32'd4096) & ~(state_2_load_fu_489_p1 == 32'd17) & ~(state_2_load_fu_489_p1 == 32'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (state_2_load_fu_489_p1 == 32'd4096))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((1'b1 == ap_block_state16_io) | ((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (1'b1 == ap_CS_fsm_state16) & (tmp_last_V_reg_696 == 1'd0) & (state_2_reg_664 == 32'd4096))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if ((~((1'b1 == ap_block_state16_io) | ((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096))) & (1'b1 == ap_CS_fsm_state16) & (((~(state_2_reg_664 == 32'd0) & ~(state_2_reg_664 == 32'd4096) & (tmp_last_V_1_reg_349 == 1'd1)) | ((tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) | ((tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln45_fu_547_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((ap_phi_mux_tmp_last_V_1_phi_fu_352_p6 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state23 : begin
            if ((~((output_r_TREADY_int_regslice == 1'b0) | (regslice_both_output_r_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state16 = (((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096)));
end

always @ (*) begin
    ap_block_state16_io = (((output_r_TREADY_int_regslice == 1'b0) & (ap_predicate_op118_write_state16 == 1'b1)) | ((output_r_TREADY_int_regslice == 1'b0) & (state_2_reg_664 == 32'd4096)));
end

always @ (*) begin
    ap_block_state23 = ((output_r_TREADY_int_regslice == 1'b0) | (regslice_both_output_r_V_data_V_U_apdone_blk == 1'b1));
end

assign ap_phi_mux_tmp_last_V_1_phi_fu_352_p6 = tmp_last_V_1_reg_349;

always @ (*) begin
    ap_predicate_op118_write_state16 = (((~(state_2_reg_664 == 32'd0) & ~(state_2_reg_664 == 32'd4096) & (tmp_last_V_1_reg_349 == 1'd1)) | ((tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd4096))) | ((tmp_last_V_reg_696 == 1'd1) & (state_2_reg_664 == 32'd0)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_start = grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_start_reg;

assign grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_start = grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_start_reg;

assign grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_start = grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_start_reg;

assign grp_fu_437_p1 = input_r_TLAST_int_regslice;

assign icmp_ln45_fu_547_p2 = ((j_reg_316 == 2'd3) ? 1'b1 : 1'b0);

assign input_r_TREADY = regslice_both_input_r_V_data_V_U_ack_in;

assign j_1_fu_553_p2 = (j_reg_316 + 2'd1);

assign output_r_TVALID = regslice_both_output_r_V_data_V_U_vld_out;

assign read_coefs_load_load_fu_512_p1 = read_coefs_fu_152;

assign sext_ln76_fu_451_p1 = $signed(trunc_ln_fu_441_p4);

assign state_2_load_fu_489_p1 = state_fu_156;

assign trunc_ln_fu_441_p4 = {{coefs[63:1]}};

endmodule //equalizer
