{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589980926240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589980926250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 16:22:05 2020 " "Processing started: Wed May 20 16:22:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589980926250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980926250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980926250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589980927144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589980927144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_counter_s.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_counter_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_counter_s " "Found entity 1: timer_counter_s" {  } { { "timer_counter_s.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/timer_counter_s.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_comp_s1.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_comp_s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_comp_s1 " "Found entity 1: timer_comp_s1" {  } { { "timer_comp_s1.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/timer_comp_s1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_50m.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_50m.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_50m " "Found entity 1: constant_50m" {  } { { "constant_50m.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/constant_50m.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_25m.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_25m.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_25m " "Found entity 1: constant_25m" {  } { { "constant_25m.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/constant_25m.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "devider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file devider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 devider " "Found entity 1: devider" {  } { { "devider.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/devider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/lab8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_timer " "Found entity 1: counter_timer" {  } { { "counter_timer.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/counter_timer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_timer " "Found entity 1: compare_timer" {  } { { "compare_timer.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/compare_timer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 1 1 " "Found 1 design units, including 1 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/zero.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "target_value.v 1 1 " "Found 1 design units, including 1 entities, in source file target_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 target_value " "Found entity 1: target_value" {  } { { "target_value.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/target_value.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_delay " "Found entity 1: counter_delay" {  } { { "counter_delay.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/counter_delay.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_delay " "Found entity 1: compare_delay" {  } { { "compare_delay.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/compare_delay.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_1.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_1 " "Found entity 1: delay_1" {  } { { "delay_1.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/delay_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_x.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_x " "Found entity 1: delay_x" {  } { { "delay_x.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/delay_x.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trash.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trash.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trash " "Found entity 1: trash" {  } { { "trash.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/trash.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/adder.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/decode.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7 " "Found entity 1: led7" {  } { { "ledr.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/ledr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_my.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_my.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_my " "Found entity 1: mux_my" {  } { { "mux_my.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/mux_my.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_const.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_const.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_const " "Found entity 1: bin_const" {  } { { "bin_const.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/bin_const.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "devide_t.v 1 1 " "Found 1 design units, including 1 entities, in source file devide_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 devide_t " "Found entity 1: devide_t" {  } { { "devide_t.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/devide_t.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prod " "Found entity 1: prod" {  } { { "prod.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/shift_reg.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980950795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980950795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prod " "Elaborating entity \"prod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589980951330 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TFF inst10 " "Block or symbol \"TFF\" of instance \"inst10\" overlaps another block or symbol" {  } { { "prod.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 424 1048 1112 504 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1589980951336 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Block1 inst7 " "Block or symbol \"Block1\" of instance \"inst7\" overlaps another block or symbol" {  } { { "prod.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 216 1064 1224 312 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1589980951337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "devider devider:inst13 " "Elaborating entity \"devider\" for hierarchy \"devider:inst13\"" {  } { { "prod.bdf" "inst13" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 304 512 608 400 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_comp_s1 devider:inst13\|timer_comp_s1:inst1 " "Elaborating entity \"timer_comp_s1\" for hierarchy \"devider:inst13\|timer_comp_s1:inst1\"" {  } { { "devider.bdf" "inst1" { Schematic "D:/repos/hse_SoC_labs/II/lab8/devider.bdf" { { 88 520 648 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare devider:inst13\|timer_comp_s1:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"devider:inst13\|timer_comp_s1:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "timer_comp_s1.v" "LPM_COMPARE_component" { Text "D:/repos/hse_SoC_labs/II/lab8/timer_comp_s1.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "devider:inst13\|timer_comp_s1:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"devider:inst13\|timer_comp_s1:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "timer_comp_s1.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/timer_comp_s1.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "devider:inst13\|timer_comp_s1:inst1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"devider:inst13\|timer_comp_s1:inst1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980951459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980951459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980951459 ""}  } { { "timer_comp_s1.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/timer_comp_s1.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980951459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_22g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_22g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_22g " "Found entity 1: cmpr_22g" {  } { { "db/cmpr_22g.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cmpr_22g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980951547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980951547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_22g devider:inst13\|timer_comp_s1:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_22g:auto_generated " "Elaborating entity \"cmpr_22g\" for hierarchy \"devider:inst13\|timer_comp_s1:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_22g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_counter_s devider:inst13\|timer_counter_s:inst " "Elaborating entity \"timer_counter_s\" for hierarchy \"devider:inst13\|timer_counter_s:inst\"" {  } { { "devider.bdf" "inst" { Schematic "D:/repos/hse_SoC_labs/II/lab8/devider.bdf" { { 80 216 360 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "timer_counter_s.v" "LPM_COUNTER_component" { Text "D:/repos/hse_SoC_labs/II/lab8/timer_counter_s.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "timer_counter_s.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/timer_counter_s.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980951647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980951647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980951647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980951647 ""}  } { { "timer_counter_s.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/timer_counter_s.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980951647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_52i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_52i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_52i " "Found entity 1: cntr_52i" {  } { { "db/cntr_52i.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_52i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980951740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980951740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_52i devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated " "Elaborating entity \"cntr_52i\" for hierarchy \"devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX devider:inst13\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"devider:inst13\|BUSMUX:inst3\"" {  } { { "devider.bdf" "inst3" { Schematic "D:/repos/hse_SoC_labs/II/lab8/devider.bdf" { { 240 288 400 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "devider:inst13\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"devider:inst13\|BUSMUX:inst3\"" {  } { { "devider.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/devider.bdf" { { 240 288 400 328 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "devider:inst13\|BUSMUX:inst3 " "Instantiated megafunction \"devider:inst13\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 30 " "Parameter \"WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980951786 ""}  } { { "devider.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/devider.bdf" { { 240 288 400 328 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980951786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux devider:inst13\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"devider:inst13\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951834 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "devider:inst13\|BUSMUX:inst3\|lpm_mux:\$00000 devider:inst13\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"devider:inst13\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"devider:inst13\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "devider.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/devider.bdf" { { 240 288 400 328 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/mux_f7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980951925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980951925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f7c devider:inst13\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_f7c:auto_generated " "Elaborating entity \"mux_f7c\" for hierarchy \"devider:inst13\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_f7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_50m devider:inst13\|constant_50m:inst4 " "Elaborating entity \"constant_50m\" for hierarchy \"devider:inst13\|constant_50m:inst4\"" {  } { { "devider.bdf" "inst4" { Schematic "D:/repos/hse_SoC_labs/II/lab8/devider.bdf" { { 224 24 136 272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant devider:inst13\|constant_50m:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"devider:inst13\|constant_50m:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant_50m.v" "LPM_CONSTANT_component" { Text "D:/repos/hse_SoC_labs/II/lab8/constant_50m.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "devider:inst13\|constant_50m:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"devider:inst13\|constant_50m:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant_50m.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/constant_50m.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "devider:inst13\|constant_50m:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"devider:inst13\|constant_50m:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 49999999 " "Parameter \"lpm_cvalue\" = \"49999999\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980951983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980951983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980951983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980951983 ""}  } { { "constant_50m.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/constant_50m.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980951983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_25m devider:inst13\|constant_25m:inst5 " "Elaborating entity \"constant_25m\" for hierarchy \"devider:inst13\|constant_25m:inst5\"" {  } { { "devider.bdf" "inst5" { Schematic "D:/repos/hse_SoC_labs/II/lab8/devider.bdf" { { 280 24 136 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980951999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant devider:inst13\|constant_25m:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"devider:inst13\|constant_25m:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant_25m.v" "LPM_CONSTANT_component" { Text "D:/repos/hse_SoC_labs/II/lab8/constant_25m.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "devider:inst13\|constant_25m:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"devider:inst13\|constant_25m:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant_25m.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/constant_25m.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "devider:inst13\|constant_25m:inst5\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"devider:inst13\|constant_25m:inst5\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 24999999 " "Parameter \"lpm_cvalue\" = \"24999999\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952012 ""}  } { { "constant_25m.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/constant_25m.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_timer compare_timer:inst3 " "Elaborating entity \"compare_timer\" for hierarchy \"compare_timer:inst3\"" {  } { { "prod.bdf" "inst3" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 288 800 928 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare_timer:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare_timer:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_timer.v" "LPM_COMPARE_component" { Text "D:/repos/hse_SoC_labs/II/lab8/compare_timer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_timer:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare_timer:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_timer.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/compare_timer.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_timer:inst3\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare_timer:inst3\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952037 ""}  } { { "compare_timer.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/compare_timer.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_u1g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_u1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_u1g " "Found entity 1: cmpr_u1g" {  } { { "db/cmpr_u1g.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cmpr_u1g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980952127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980952127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u1g compare_timer:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_u1g:auto_generated " "Elaborating entity \"cmpr_u1g\" for hierarchy \"compare_timer:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_u1g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_timer counter_timer:inst1 " "Elaborating entity \"counter_timer\" for hierarchy \"counter_timer:inst1\"" {  } { { "prod.bdf" "inst1" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 288 624 768 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter_timer:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_timer.v" "LPM_COUNTER_component" { Text "D:/repos/hse_SoC_labs/II/lab8/counter_timer.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_timer:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_timer.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/counter_timer.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter_timer:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952193 ""}  } { { "counter_timer.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/counter_timer.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_osf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_osf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_osf " "Found entity 1: cntr_osf" {  } { { "db/cntr_osf.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_osf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980952279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980952279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_osf counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated " "Elaborating entity \"cntr_osf\" for hierarchy \"counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst4 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst4\"" {  } { { "prod.bdf" "inst4" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 400 624 736 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst4 " "Elaborated megafunction instantiation \"BUSMUX:inst4\"" {  } { { "prod.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 400 624 736 488 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst4 " "Instantiated megafunction \"BUSMUX:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952298 ""}  } { { "prod.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 400 624 736 488 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst4\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst4\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst4\|lpm_mux:\$00000 BUSMUX:inst4 " "Elaborated megafunction instantiation \"BUSMUX:inst4\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst4\"" {  } { { "busmux.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "prod.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 400 624 736 488 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d7c " "Found entity 1: mux_d7c" {  } { { "db/mux_d7c.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/mux_d7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980952406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980952406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d7c BUSMUX:inst4\|lpm_mux:\$00000\|mux_d7c:auto_generated " "Elaborating entity \"mux_d7c\" for hierarchy \"BUSMUX:inst4\|lpm_mux:\$00000\|mux_d7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "target_value target_value:inst6 " "Elaborating entity \"target_value\" for hierarchy \"target_value:inst6\"" {  } { { "prod.bdf" "inst6" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 392 384 496 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant target_value:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"target_value:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "target_value.v" "LPM_CONSTANT_component" { Text "D:/repos/hse_SoC_labs/II/lab8/target_value.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "target_value:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"target_value:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "target_value.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/target_value.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "target_value:inst6\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"target_value:inst6\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 21 " "Parameter \"lpm_cvalue\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952440 ""}  } { { "target_value.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/target_value.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero zero:inst5 " "Elaborating entity \"zero\" for hierarchy \"zero:inst5\"" {  } { { "prod.bdf" "inst5" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 456 384 496 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant zero:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"zero:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zero.v" "LPM_CONSTANT_component" { Text "D:/repos/hse_SoC_labs/II/lab8/zero.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zero:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"zero:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zero.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/zero.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zero:inst5\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"zero:inst5\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952461 ""}  } { { "zero.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/zero.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst17 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst17\"" {  } { { "prod.bdf" "inst17" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 464 1128 1272 544 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg shift_reg:inst17\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"shift_reg:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "shift_reg.v" "LPM_SHIFTREG_component" { Text "D:/repos/hse_SoC_labs/II/lab8/shift_reg.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shift_reg:inst17\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"shift_reg:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "shift_reg.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/shift_reg.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shift_reg:inst17\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"shift_reg:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952529 ""}  } { { "shift_reg.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/shift_reg.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst_dec_1 " "Elaborating entity \"Block1\" for hierarchy \"Block1:inst_dec_1\"" {  } { { "prod.bdf" "inst_dec_1" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 120 1064 1224 216 "inst_dec_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_my Block1:inst_dec_1\|mux_my:inst " "Elaborating entity \"mux_my\" for hierarchy \"Block1:inst_dec_1\|mux_my:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 64 1416 1560 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Block1:inst_dec_1\|mux_my:inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Block1:inst_dec_1\|mux_my:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_my.v" "LPM_MUX_component" { Text "D:/repos/hse_SoC_labs/II/lab8/mux_my.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|mux_my:inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|mux_my:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_my.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/mux_my.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|mux_my:inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Block1:inst_dec_1\|mux_my:inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952563 ""}  } { { "mux_my.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/mux_my.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s7c " "Found entity 1: mux_s7c" {  } { { "db/mux_s7c.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/mux_s7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980952656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980952656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s7c Block1:inst_dec_1\|mux_my:inst\|lpm_mux:LPM_MUX_component\|mux_s7c:auto_generated " "Elaborating entity \"mux_s7c\" for hierarchy \"Block1:inst_dec_1\|mux_my:inst\|lpm_mux:LPM_MUX_component\|mux_s7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst2 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 80 424 536 128 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst2 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst2\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 80 424 536 128 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst2 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 11000000 " "Parameter \"LPM_CVALUE\" = \"11000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952676 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 80 424 536 128 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst12 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst12\"" {  } { { "Block1.bdf" "inst12" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 288 888 1000 336 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst12 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst12\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 288 888 1000 336 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst12 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10001000 " "Parameter \"LPM_CVALUE\" = \"10001000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952685 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 288 888 1000 336 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst13 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst13\"" {  } { { "Block1.bdf" "inst13" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 392 880 992 440 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst13 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst13\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 392 880 992 440 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst13 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10000011 " "Parameter \"LPM_CVALUE\" = \"10000011\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952693 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 392 880 992 440 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst14 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst14\"" {  } { { "Block1.bdf" "inst14" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 80 1120 1232 128 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst14 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst14\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 80 1120 1232 128 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst14 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 11000110 " "Parameter \"LPM_CVALUE\" = \"11000110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952702 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 80 1120 1232 128 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst15 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst15\"" {  } { { "Block1.bdf" "inst15" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 184 1120 1232 232 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst15 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst15\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 184 1120 1232 232 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst15 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10100001 " "Parameter \"LPM_CVALUE\" = \"10100001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952710 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 184 1120 1232 232 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst16 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst16\"" {  } { { "Block1.bdf" "inst16" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 288 1120 1232 336 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst16 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst16\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 288 1120 1232 336 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst16 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10000110 " "Parameter \"LPM_CVALUE\" = \"10000110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952725 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 288 1120 1232 336 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst17 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst17\"" {  } { { "Block1.bdf" "inst17" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 392 1112 1224 440 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst17 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst17\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 392 1112 1224 440 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst17 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10001110 " "Parameter \"LPM_CVALUE\" = \"10001110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952737 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 392 1112 1224 440 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst3 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 184 424 536 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst3 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst3\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 184 424 536 232 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst3 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 11111001 " "Parameter \"LPM_CVALUE\" = \"11111001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952747 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 184 424 536 232 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst4 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 288 424 536 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst4 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst4\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 288 424 536 336 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst4 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10100100 " "Parameter \"LPM_CVALUE\" = \"10100100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952761 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 288 424 536 336 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst5 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 392 416 528 440 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst5 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst5\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 392 416 528 440 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst5 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10110000 " "Parameter \"LPM_CVALUE\" = \"10110000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952773 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 392 416 528 440 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst6 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 80 656 768 128 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst6 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst6\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 80 656 768 128 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst6 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10011001 " "Parameter \"LPM_CVALUE\" = \"10011001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952781 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 80 656 768 128 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst7 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst7\"" {  } { { "Block1.bdf" "inst7" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 184 656 768 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst7 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst7\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 184 656 768 232 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst7 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10010010 " "Parameter \"LPM_CVALUE\" = \"10010010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952794 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 184 656 768 232 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst8 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst8\"" {  } { { "Block1.bdf" "inst8" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 288 656 768 336 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst8 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst8\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 288 656 768 336 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst8 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10000010 " "Parameter \"LPM_CVALUE\" = \"10000010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952805 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 288 656 768 336 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst9 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst9\"" {  } { { "Block1.bdf" "inst9" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 392 648 760 440 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst9 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst9\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 392 648 760 440 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst9 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 11111000 " "Parameter \"LPM_CVALUE\" = \"11111000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952815 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 392 648 760 440 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst10 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst10\"" {  } { { "Block1.bdf" "inst10" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 80 888 1000 128 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst10 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst10\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 80 888 1000 128 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst10 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10000000 " "Parameter \"LPM_CVALUE\" = \"10000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952830 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 80 888 1000 128 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Block1:inst_dec_1\|lpm_constant:inst11 " "Elaborating entity \"lpm_constant\" for hierarchy \"Block1:inst_dec_1\|lpm_constant:inst11\"" {  } { { "Block1.bdf" "inst11" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 184 888 1000 232 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst_dec_1\|lpm_constant:inst11 " "Elaborated megafunction instantiation \"Block1:inst_dec_1\|lpm_constant:inst11\"" {  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 184 888 1000 232 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst_dec_1\|lpm_constant:inst11 " "Instantiated megafunction \"Block1:inst_dec_1\|lpm_constant:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10010000 " "Parameter \"LPM_CVALUE\" = \"10010000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952846 ""}  } { { "Block1.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/Block1.bdf" { { 184 888 1000 232 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "devide_t devide_t:inst_devider_qr " "Elaborating entity \"devide_t\" for hierarchy \"devide_t:inst_devider_qr\"" {  } { { "prod.bdf" "inst_devider_qr" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 504 616 792 600 "inst_devider_qr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "devide_t.v" "LPM_DIVIDE_component" { Text "D:/repos/hse_SoC_labs/II/lab8/devide_t.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "devide_t.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/devide_t.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980952923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 8 " "Parameter \"lpm_widthd\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 10 " "Parameter \"lpm_widthn\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980952923 ""}  } { { "devide_t.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/devide_t.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980952923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_12s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_12s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_12s " "Found entity 1: lpm_divide_12s" {  } { { "db/lpm_divide_12s.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/lpm_divide_12s.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980953019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980953019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_12s devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_12s:auto_generated " "Elaborating entity \"lpm_divide_12s\" for hierarchy \"devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_12s:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980953021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980953045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980953045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_olh devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_12s:auto_generated\|sign_div_unsign_olh:divider " "Elaborating entity \"sign_div_unsign_olh\" for hierarchy \"devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_12s:auto_generated\|sign_div_unsign_olh:divider\"" {  } { { "db/lpm_divide_12s.tdf" "divider" { Text "D:/repos/hse_SoC_labs/II/lab8/db/lpm_divide_12s.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980953048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/alt_u_div_qhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980953095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980953095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_qhe devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_12s:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider " "Elaborating entity \"alt_u_div_qhe\" for hierarchy \"devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_12s:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\"" {  } { { "db/sign_div_unsign_olh.tdf" "divider" { Text "D:/repos/hse_SoC_labs/II/lab8/db/sign_div_unsign_olh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980953098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980953193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980953193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t3c devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_12s:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_t3c:add_sub_0 " "Elaborating entity \"add_sub_t3c\" for hierarchy \"devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_12s:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_t3c:add_sub_0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_0" { Text "D:/repos/hse_SoC_labs/II/lab8/db/alt_u_div_qhe.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980953196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589980953281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980953281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_12s:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_u3c:add_sub_1 " "Elaborating entity \"add_sub_u3c\" for hierarchy \"devide_t:inst_devider_qr\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_12s:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_u3c:add_sub_1\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_1" { Text "D:/repos/hse_SoC_labs/II/lab8/db/alt_u_div_qhe.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980953286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_x delay_x:inst9 " "Elaborating entity \"delay_x\" for hierarchy \"delay_x:inst9\"" {  } { { "prod.bdf" "inst9" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 520 384 496 568 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980953310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant delay_x:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"delay_x:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "delay_x.v" "LPM_CONSTANT_component" { Text "D:/repos/hse_SoC_labs/II/lab8/delay_x.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980953316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "delay_x:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"delay_x:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "delay_x.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/delay_x.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980953320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delay_x:inst9\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"delay_x:inst9\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 3 " "Parameter \"lpm_cvalue\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980953320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980953320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980953320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589980953320 ""}  } { { "delay_x.v" "" { Text "D:/repos/hse_SoC_labs/II/lab8/delay_x.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589980953320 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dec_1\[7\] VCC " "Pin \"dec_1\[7\]\" is stuck at VCC" {  } { { "prod.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 144 1224 1400 160 "dec_1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589980956405 "|prod|dec_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_2\[7\] VCC " "Pin \"dec_2\[7\]\" is stuck at VCC" {  } { { "prod.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 568 1072 1248 584 "dec_2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589980956405 "|prod|dec_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_1\[7\] VCC " "Pin \"hex_1\[7\]\" is stuck at VCC" {  } { { "prod.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 240 1224 1400 256 "hex_1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589980956405 "|prod|hex_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_2\[7\] VCC " "Pin \"hex_2\[7\]\" is stuck at VCC" {  } { { "prod.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 328 1224 1400 344 "hex_2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589980956405 "|prod|hex_2[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589980956405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589980956538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589980958167 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589980958167 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589980958365 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589980958365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589980958365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589980958365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589980958456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 20 16:22:38 2020 " "Processing ended: Wed May 20 16:22:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589980958456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589980958456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589980958456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589980958456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1589980960821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589980960828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 16:22:39 2020 " "Processing started: Wed May 20 16:22:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589980960828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589980960828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589980960829 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1589980961068 ""}
{ "Info" "0" "" "Project  = lab8" {  } {  } 0 0 "Project  = lab8" 0 0 "Fitter" 0 0 1589980961069 ""}
{ "Info" "0" "" "Revision = lab8" {  } {  } 0 0 "Revision = lab8" 0 0 "Fitter" 0 0 1589980961069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1589980961282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589980961282 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab8 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589980961296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589980961369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589980961369 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589980961794 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589980961806 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589980962142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589980962142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589980962142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589980962142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589980962142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589980962142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589980962142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589980962142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589980962142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589980962142 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589980962142 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589980962145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589980962145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589980962145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589980962145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589980962145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589980962145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589980962145 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589980962145 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589980962145 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589980962147 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589980962147 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589980962147 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589980962147 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589980962148 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab8.sdc " "Synopsys Design Constraints File file not found: 'lab8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1589980963511 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589980963512 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]~0  from: datad  to: combout " "Cell: inst3\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589980963516 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1589980963516 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1589980963522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1589980963524 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1589980963524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node c~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589980963570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[29\] " "Destination node devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[29\]" {  } { { "db/cntr_52i.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_52i.tdf" 183 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[28\] " "Destination node devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[28\]" {  } { { "db/cntr_52i.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_52i.tdf" 183 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[27\] " "Destination node devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[27\]" {  } { { "db/cntr_52i.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_52i.tdf" 183 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[26\] " "Destination node devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[26\]" {  } { { "db/cntr_52i.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_52i.tdf" 183 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[25\] " "Destination node devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[25\]" {  } { { "db/cntr_52i.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_52i.tdf" 183 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[24\] " "Destination node devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[24\]" {  } { { "db/cntr_52i.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_52i.tdf" 183 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[23\] " "Destination node devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[23\]" {  } { { "db/cntr_52i.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_52i.tdf" 183 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[22\] " "Destination node devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[22\]" {  } { { "db/cntr_52i.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_52i.tdf" 183 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[21\] " "Destination node devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[21\]" {  } { { "db/cntr_52i.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_52i.tdf" 183 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[20\] " "Destination node devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[20\]" {  } { { "db/cntr_52i.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_52i.tdf" 183 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1589980963570 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589980963570 ""}  } { { "prod.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 328 328 496 344 "c" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589980963570 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589980963571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[9\] " "Destination node counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[9\]" {  } { { "db/cntr_osf.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_osf.tdf" 82 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[8\] " "Destination node counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[8\]" {  } { { "db/cntr_osf.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_osf.tdf" 82 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[7\] " "Destination node counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[7\]" {  } { { "db/cntr_osf.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_osf.tdf" 82 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[6\] " "Destination node counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[6\]" {  } { { "db/cntr_osf.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_osf.tdf" 82 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[5\] " "Destination node counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[5\]" {  } { { "db/cntr_osf.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_osf.tdf" 82 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[4\] " "Destination node counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[4\]" {  } { { "db/cntr_osf.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_osf.tdf" 82 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[3\] " "Destination node counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[3\]" {  } { { "db/cntr_osf.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_osf.tdf" 82 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[2\] " "Destination node counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_osf.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_osf.tdf" 82 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[1\] " "Destination node counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[1\]" {  } { { "db/cntr_osf.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_osf.tdf" 82 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[29\] " "Destination node devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[29\]" {  } { { "db/cntr_52i.tdf" "" { Text "D:/repos/hse_SoC_labs/II/lab8/db/cntr_52i.tdf" 183 17 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589980963571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1589980963571 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589980963571 ""}  } { { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589980963571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589980964347 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589980964347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589980964347 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589980964349 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589980964350 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1589980964353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1589980964354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589980964355 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589980964376 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1589980964377 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589980964377 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589980964477 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1589980964486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589980968038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589980968235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589980968285 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589980971141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589980971141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589980972176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y33 X66_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43" {  } { { "loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43"} { { 12 { 0 ""} 56 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589980974993 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589980974993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1589980976256 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589980976256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589980976259 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589980976630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589980976648 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589980977598 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589980977598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589980978684 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589980979753 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 MAX 10 " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c 3.3-V LVTTL P11 " "Pin c uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c" } } } } { "prod.bdf" "" { Schematic "D:/repos/hse_SoC_labs/II/lab8/prod.bdf" { { 328 328 496 344 "c" "" } } } } { "temporary_test_loc" "" { Generic "D:/repos/hse_SoC_labs/II/lab8/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589980980240 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1589980980240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/repos/hse_SoC_labs/II/lab8/output_files/lab8.fit.smsg " "Generated suppressed messages file D:/repos/hse_SoC_labs/II/lab8/output_files/lab8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589980980397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5382 " "Peak virtual memory: 5382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589980981416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 20 16:23:01 2020 " "Processing ended: Wed May 20 16:23:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589980981416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589980981416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589980981416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589980981416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1589980983164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589980983173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 16:23:02 2020 " "Processing started: Wed May 20 16:23:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589980983173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1589980983173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1589980983174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1589980983945 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1589980988012 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1589980988289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589980990093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 20 16:23:10 2020 " "Processing ended: Wed May 20 16:23:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589980990093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589980990093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589980990093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1589980990093 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1589980990813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1589980992593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589980992605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 16:23:11 2020 " "Processing started: Wed May 20 16:23:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589980992605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980992605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab8 -c lab8 " "Command: quartus_sta lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980992605 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1589980992842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980993780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980993781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980993871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980993871 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab8.sdc " "Synopsys Design Constraints File file not found: 'lab8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994486 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994487 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\] devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\] " "create_clock -period 1.000 -name devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\] devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589980994490 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\] counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\] counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589980994490 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name c c " "create_clock -period 1.000 -name c c" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589980994490 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994490 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]~0  from: datad  to: combout " "Cell: inst3\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589980994492 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994492 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994495 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1589980994495 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1589980994514 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1589980994538 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.575 " "Worst-case setup slack is -6.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.575            -175.609 c  " "   -6.575            -175.609 c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.715             -14.867 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\]  " "   -1.715             -14.867 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\]  " "    0.298               0.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\]  " "    0.246               0.000 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\]  " "    0.393               0.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 c  " "    0.625               0.000 c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.090 c  " "   -3.000             -45.090 c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -18.746 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\]  " "   -1.403             -18.746 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\]  " "   -1.403              -1.403 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980994590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994590 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1589980994650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980994695 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980996294 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]~0  from: datad  to: combout " "Cell: inst3\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589980996524 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980996524 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980996525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980996550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.991 " "Worst-case setup slack is -5.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.991            -161.055 c  " "   -5.991            -161.055 c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.472             -12.411 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\]  " "   -1.472             -12.411 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\]  " "    0.362               0.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980996556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\]  " "    0.246               0.000 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\]  " "    0.355               0.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 c  " "    0.578               0.000 c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980996567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980996572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980996576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.090 c  " "   -3.000             -45.090 c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -18.214 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\]  " "   -1.403             -18.214 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\]  " "   -1.403              -1.403 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980996579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980996579 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1589980996605 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]~0  from: datad  to: combout " "Cell: inst3\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589980997061 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980997061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980997062 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980997068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.433 " "Worst-case setup slack is -2.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.433             -60.418 c  " "   -2.433             -60.418 c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.051              -7.111 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\]  " "   -1.051              -7.111 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\]  " "    0.694               0.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980997072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 c  " "    0.145               0.000 c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\]  " "    0.155               0.000 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\]  " "    0.170               0.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980997080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980997085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980997089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.720 c  " "   -3.000             -40.720 c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.833 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\]  " "   -1.000             -12.833 devider:inst13\|timer_counter_s:inst\|lpm_counter:LPM_COUNTER_component\|cntr_52i:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\]  " "   -1.000              -1.000 counter_timer:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_osf:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589980997093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980997093 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980999120 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980999122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589980999342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 20 16:23:19 2020 " "Processing ended: Wed May 20 16:23:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589980999342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589980999342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589980999342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589980999342 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1589981000177 ""}
