
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.092728                       # Number of seconds simulated
sim_ticks                                 92727588000                       # Number of ticks simulated
final_tick                                92727588000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1743007                       # Simulator instruction rate (inst/s)
host_op_rate                                  2875663                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3610303540                       # Simulator tick rate (ticks/s)
host_mem_usage                                 678104                       # Number of bytes of host memory used
host_seconds                                    25.68                       # Real time elapsed on the host
sim_insts                                    44767637                       # Number of instructions simulated
sim_ops                                      73858966                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1077632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1124736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       747392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          747392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            16838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11678                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11678                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             507983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           11621482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              12129465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        507983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           507983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8060082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8060082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8060082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            507983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          11621482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             20189547                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998404                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824776                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           231                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59428566                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     92727588000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        185455176                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44767637                       # Number of instructions committed
system.cpu.committedOps                      73858966                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73334975                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4314                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945812                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246121                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73334975                       # number of integer instructions
system.cpu.num_fp_insts                          4314                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164564355                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64004200                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6414                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3205                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27729384                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993593                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823172                       # number of memory refs
system.cpu.num_load_insts                    20998396                       # Number of load instructions
system.cpu.num_store_insts                    5824776                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  185455176                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689980                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177077      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45851910     62.08%     62.32% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.32% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.36%     63.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      684      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    135      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::MemRead                 20997424     28.43%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824086      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73858966                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.422906                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823180                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47028                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            570.366165                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            769000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.422906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53693388                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53693388                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20958471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20958471                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5810390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5810390                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26768861                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26768861                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26768861                       # number of overall hits
system.cpu.dcache.overall_hits::total        26768861                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        39933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39933                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14386                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        54319                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          54319                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        54319                       # number of overall misses
system.cpu.dcache.overall_misses::total         54319                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4646037500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4646037500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1766479000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1766479000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6412516500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6412516500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6412516500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6412516500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823180                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823180                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001902                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002470                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002025                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002025                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 116345.816743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 116345.816743                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 122791.533435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 122791.533435                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 118052.918868                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 118052.918868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 118052.918868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 118052.918868                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43950                       # number of writebacks
system.cpu.dcache.writebacks::total             43950                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        39933                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39933                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14386                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14386                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        54319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        54319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        54319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54319                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4606104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4606104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1752093000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1752093000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6358197500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6358197500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6358197500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6358197500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002025                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 115345.816743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 115345.816743                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 121791.533435                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 121791.533435                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 117052.918868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117052.918868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 117052.918868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117052.918868                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46516                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.181855                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59428566                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               755                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          78713.332450                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            449000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   441.181855                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.861683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.861683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118857887                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118857887                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59427811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59427811                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59427811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59427811                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59427811                       # number of overall hits
system.cpu.icache.overall_hits::total        59427811                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           755                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          755                       # number of overall misses
system.cpu.icache.overall_misses::total           755                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    118718500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118718500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    118718500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118718500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    118718500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118718500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59428566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59428566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59428566                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59428566                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59428566                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59428566                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 157243.046358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 157243.046358                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 157243.046358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 157243.046358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 157243.046358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 157243.046358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          303                       # number of writebacks
system.cpu.icache.writebacks::total               303                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          755                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          755                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          755                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    117963500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117963500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    117963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    117963500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117963500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 156243.046358                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 156243.046358                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 156243.046358                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 156243.046358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 156243.046358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 156243.046358                       # average overall mshr miss latency
system.cpu.icache.replacements                    303                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.366064                       # Cycle average of tags in use
system.l2.tags.total_refs                      101864                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.891801                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    438500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.558523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          9.051563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2029.755978                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.991092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997737                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1795                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    841310                       # Number of tag accesses
system.l2.tags.data_accesses                   841310                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43950                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43950                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          303                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              303                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              7291                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7291                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                279                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   279                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21496                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21775                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21791                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data                21775                       # number of overall hits
system.l2.overall_hits::total                   21791                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6816                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6816                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              739                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        18437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18437                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 739                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               25253                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25992                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                739                       # number of overall misses
system.l2.overall_misses::cpu.data              25253                       # number of overall misses
system.l2.overall_misses::total                 25992                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1651026000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1651026000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    116659000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116659000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   4320489000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4320489000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     116659000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5971515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6088174000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    116659000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5971515000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6088174000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          303                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          303                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          7291                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7291                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        39933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               755                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             47028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47783                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              755                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            47028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47783                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.960677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960677                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978808                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.461698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.461698                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978808                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.536978                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.543959                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978808                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.536978                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.543959                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 242227.992958                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 242227.992958                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 157860.622463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 157860.622463                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 234337.961707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 234337.961707                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 157860.622463                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 236467.548410                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 234232.610034                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 157860.622463                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 236467.548410                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 234232.610034                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                22206                       # number of writebacks
system.l2.writebacks::total                     22206                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6816                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        18437                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18437                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          25253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25992                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         25253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25992                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1582866000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1582866000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    109269000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    109269000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   4136119000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4136119000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    109269000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   5718985000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5828254000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    109269000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   5718985000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5828254000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.960677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.461698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.461698                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.536978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.543959                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.536978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.543959                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 232227.992958                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 232227.992958                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 147860.622463                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 147860.622463                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 224337.961707                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 224337.961707                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 147860.622463                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 226467.548410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 224232.610034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 147860.622463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 226467.548410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 224232.610034                       # average overall mshr miss latency
system.l2.replacements                          24126                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  4007.059870                       # Cycle average of tags in use
system.l3.tags.total_refs                       49173                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     23456                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.096393                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      448.016581                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         28.446400                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3530.596889                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.109379                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.006945                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.861962                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.978286                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3979                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    122538                       # Number of tag accesses
system.l3.tags.data_accesses                   122538                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        22206                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            22206                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 47                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    47                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data           8368                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              8371                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                  8415                       # number of demand (read+write) hits
system.l3.demand_hits::total                     8418                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data                 8415                       # number of overall hits
system.l3.overall_hits::total                    8418                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6769                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6769                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          736                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        10069                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           10805                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 736                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               16838                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17574                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                736                       # number of overall misses
system.l3.overall_misses::cpu.data              16838                       # number of overall misses
system.l3.overall_misses::total                 17574                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1506926500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1506926500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    101078500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   3761768000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3862846500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     101078500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    5268694500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       5369773000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    101078500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   5268694500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      5369773000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        22206                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        22206                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6816                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6816                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          739                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        18437                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         19176                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               739                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             25253                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                25992                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              739                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            25253                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               25992                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993104                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993104                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995940                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.546130                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.563465                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995940                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.666772                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.676131                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995940                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.666772                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.676131                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 222621.731423                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 222621.731423                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 137334.918478                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 373598.967127                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 357505.460435                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 137334.918478                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 312905.006533                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 305552.122454                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 137334.918478                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 312905.006533                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 305552.122454                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                11678                       # number of writebacks
system.l3.writebacks::total                     11678                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          368                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           368                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6769                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6769                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          736                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        10069                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        10805                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            736                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          16838                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17574                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           736                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         16838                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17574                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1371546500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1371546500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     86358500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   3560388000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   3646746500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     86358500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   4931934500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   5018293000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     86358500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   4931934500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   5018293000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993104                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993104                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995940                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.546130                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.563465                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995940                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.666772                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.676131                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995940                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.666772                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.676131                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 202621.731423                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 202621.731423                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 117334.918478                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 353598.967127                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 337505.460435                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 117334.918478                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 292905.006533                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 285552.122454                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 117334.918478                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 292905.006533                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 285552.122454                       # average overall mshr miss latency
system.l3.replacements                          19360                       # number of replacements
system.membus.snoop_filter.tot_requests         32019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        14445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10805                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11678                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1280                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6769                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6769                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10805                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        48106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        48106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1872128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1872128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1872128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17574                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17574    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17574                       # Request fanout histogram
system.membus.reqLayer2.occupancy            78748000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87886000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       101893                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        54110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1612                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1612                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66156                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          303                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7291                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7291                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7095                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           755                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        39933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       155154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                156967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5822592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5890304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           30896                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1421184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            85970                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018762                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.135685                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  84357     98.12%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1613      1.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              85970                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           95199500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1132500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          74187500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        49541                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        23549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           6770                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         6770                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  92727588000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             19176                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        33884                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            9025                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6816                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6816                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        19176                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        75533                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      3084672                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           19360                       # Total snoops (count)
system.tol3bus.snoopTraffic                    747392                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            45352                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.149277                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.356365                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  38582     85.07%     85.07% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   6770     14.93%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              45352                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           46976500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          38988000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
