library ieee;
USE ieee.std_logic_1164.all; 
USE ieee.numeric_std.all;

entity chu_sorter is
    port (
        clk     : in  std_logic;
        reset   : in  std_logic;
        cs      : in  std_logic;
        write   : in  std_logic;
        read    : in  std_logic;
        addr    : in  std_logic_vector(4 downto 0);
        rd_data : out std_logic_vector(31 downto 0);
        wr_data : in  std_logic_vector(31 downto 0)
    );
end chu_sorter;
architecture Behavioral of chu_sorter is
    signal s, MiltMj, zi, zj, Wr, Li, Ei, Lj, Ej, Done : std_logic;
begin
    datapath : entity work.datapath
        port map (
            clk     => clk,
            wr_Data => wr_data,
            addr    => addr,
            write   => write,
            read    => read,
            cs      => cs,
            Wr      => Wr,
            Li      => Li,
            Ei      => Ei,
            Lj      => Lj,
            Ej      => Ej,
            Done    => Done,
            s       => s,
            MiltMj  => MiltMj,
            zi      => zi,
            zj      => zj,
            rd_data => rd_data
        );

    controller : entity work.controller
        port map (
            clk    => clk,
            reset  => reset,
            s      => s,
            MiltMj => Miltmj,
            zi     => zi,
            zj     => zj,
            Wr     => Wr,
            Li     => Li,
            Ei     => Ei,
            Lj     => Lj,
            Ej     => Ej,
            Done   => Done
        );

end Behavioral;
