<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3370" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3370{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3370{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3370{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3370{left:69px;bottom:1084px;}
#t5_3370{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_3370{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3370{left:69px;bottom:1045px;}
#t8_3370{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t9_3370{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_3370{left:69px;bottom:1005px;}
#tb_3370{left:95px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3370{left:69px;bottom:950px;letter-spacing:0.14px;}
#td_3370{left:151px;bottom:950px;letter-spacing:0.15px;word-spacing:-0.02px;}
#te_3370{left:69px;bottom:926px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tf_3370{left:69px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3370{left:69px;bottom:892px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3370{left:69px;bottom:875px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#ti_3370{left:69px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tj_3370{left:69px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_3370{left:69px;bottom:817px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tl_3370{left:69px;bottom:800px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#tm_3370{left:69px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_3370{left:69px;bottom:759px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#to_3370{left:69px;bottom:742px;letter-spacing:-0.18px;word-spacing:-0.91px;}
#tp_3370{left:69px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_3370{left:69px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3370{left:69px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3370{left:69px;bottom:675px;letter-spacing:-0.15px;}
#tt_3370{left:69px;bottom:625px;letter-spacing:-0.1px;}
#tu_3370{left:154px;bottom:625px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tv_3370{left:69px;bottom:601px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_3370{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3370{left:69px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_3370{left:69px;bottom:543px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_3370{left:69px;bottom:501px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t10_3370{left:165px;bottom:501px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t11_3370{left:69px;bottom:477px;letter-spacing:-0.15px;}
#t12_3370{left:117px;bottom:477px;letter-spacing:-0.18px;word-spacing:0.03px;}
#t13_3370{left:274px;bottom:477px;letter-spacing:-0.16px;}
#t14_3370{left:69px;bottom:458px;letter-spacing:-0.15px;}
#t15_3370{left:117px;bottom:458px;letter-spacing:-0.15px;}
#t16_3370{left:274px;bottom:458px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t17_3370{left:69px;bottom:440px;letter-spacing:-0.15px;}
#t18_3370{left:117px;bottom:440px;letter-spacing:-0.15px;}
#t19_3370{left:274px;bottom:440px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1a_3370{left:69px;bottom:422px;letter-spacing:-0.17px;}
#t1b_3370{left:274px;bottom:422px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1c_3370{left:69px;bottom:403px;letter-spacing:-0.15px;}
#t1d_3370{left:117px;bottom:403px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1e_3370{left:69px;bottom:385px;letter-spacing:-0.17px;}
#t1f_3370{left:69px;bottom:367px;letter-spacing:-0.15px;}
#t1g_3370{left:117px;bottom:367px;letter-spacing:-0.18px;word-spacing:0.03px;}
#t1h_3370{left:282px;bottom:367px;letter-spacing:-0.16px;}
#t1i_3370{left:69px;bottom:348px;letter-spacing:-0.17px;}
#t1j_3370{left:282px;bottom:348px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1k_3370{left:69px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1l_3370{left:69px;bottom:290px;letter-spacing:-0.17px;}
#t1m_3370{left:90px;bottom:260px;letter-spacing:-0.13px;}
#t1n_3370{left:227px;bottom:260px;letter-spacing:-0.12px;}
#t1o_3370{left:90px;bottom:243px;letter-spacing:-0.12px;}
#t1p_3370{left:227px;bottom:243px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_3370{left:90px;bottom:224px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_3370{left:227px;bottom:224px;letter-spacing:-0.15px;}
#t1s_3370{left:90px;bottom:206px;letter-spacing:-0.12px;}
#t1t_3370{left:227px;bottom:206px;letter-spacing:-0.13px;}
#t1u_3370{left:69px;bottom:165px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1v_3370{left:69px;bottom:148px;letter-spacing:-0.18px;word-spacing:-0.43px;}

.s1_3370{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3370{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3370{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3370{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3370{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3370{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3370{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3370{font-size:14px;font-family:CourierNew_b62;color:#000;}
.s9_3370{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3370" type="text/css" >

@font-face {
	font-family: CourierNew_b62;
	src: url("fonts/CourierNew_b62.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3370Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3370" style="-webkit-user-select: none;"><object width="935" height="1210" data="3370/3370.svg" type="image/svg+xml" id="pdf3370" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3370" class="t s1_3370">10-36 </span><span id="t2_3370" class="t s1_3370">Vol. 3A </span>
<span id="t3_3370" class="t s2_3370">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_3370" class="t s3_3370">• </span><span id="t5_3370" class="t s4_3370">A loader can load the update and test the processor to determine if the update was loaded correctly. See </span>
<span id="t6_3370" class="t s4_3370">Section 10.11.7, “Update Signature and Verification.” </span>
<span id="t7_3370" class="t s3_3370">• </span><span id="t8_3370" class="t s4_3370">A loader can verify the integrity of the update data by performing a checksum on the double words of the </span>
<span id="t9_3370" class="t s4_3370">update summing to zero. See Section 10.11.5, “Microcode Update Checksum.” </span>
<span id="ta_3370" class="t s3_3370">• </span><span id="tb_3370" class="t s4_3370">A loader can provide power-on messages indicating successful loading of an update. </span>
<span id="tc_3370" class="t s5_3370">10.11.7 </span><span id="td_3370" class="t s5_3370">Update Signature and Verification </span>
<span id="te_3370" class="t s4_3370">The P6 family and later processors provide capabilities to verify the authenticity of a particular update and to iden- </span>
<span id="tf_3370" class="t s4_3370">tify the current update revision. This section describes the model-specific extensions of processors that support </span>
<span id="tg_3370" class="t s4_3370">this feature. The update verification method below assumes that the BIOS will only verify an update that is more </span>
<span id="th_3370" class="t s4_3370">recent than the revision currently loaded in the processor. </span>
<span id="ti_3370" class="t s4_3370">CPUID returns a value in a model specific register in addition to its usual register return values. The semantics of </span>
<span id="tj_3370" class="t s4_3370">CPUID cause it to deposit an update ID value in the 64-bit model-specific register at address 08BH </span>
<span id="tk_3370" class="t s4_3370">(IA32_BIOS_SIGN_ID). If no update is present in the processor, the value in the MSR remains unmodified. The </span>
<span id="tl_3370" class="t s4_3370">BIOS must pre-load a zero into the MSR before executing CPUID. If a read of the MSR at 8BH still returns zero after </span>
<span id="tm_3370" class="t s4_3370">executing CPUID, this indicates that no update is present. </span>
<span id="tn_3370" class="t s4_3370">The update ID value returned in the EDX register after RDMSR executes indicates the revision of the update loaded </span>
<span id="to_3370" class="t s4_3370">in the processor. This value, in combination with the CPUID value returned in the EAX register, uniquely identifies a </span>
<span id="tp_3370" class="t s4_3370">particular update. The signature ID can be directly compared with the update revision field in a microcode update </span>
<span id="tq_3370" class="t s4_3370">header for verification of a correct load. No consecutive updates released for a given stepping of a processor may </span>
<span id="tr_3370" class="t s4_3370">share the same signature. The processor signature returned by CPUID differentiates updates for different step- </span>
<span id="ts_3370" class="t s4_3370">pings. </span>
<span id="tt_3370" class="t s6_3370">10.11.7.1 </span><span id="tu_3370" class="t s6_3370">Determining the Signature </span>
<span id="tv_3370" class="t s4_3370">An update that is successfully loaded into the processor provides a signature that matches the update revision of </span>
<span id="tw_3370" class="t s4_3370">the currently functioning revision. This signature is available any time after the actual update has been loaded. </span>
<span id="tx_3370" class="t s4_3370">Requesting the signature does not have a negative impact upon a loaded update. </span>
<span id="ty_3370" class="t s4_3370">The procedure for determining this signature shown in Example 10-9. </span>
<span id="tz_3370" class="t s7_3370">Example 10-9. </span><span id="t10_3370" class="t s7_3370">Assembly Code to Retrieve the Update Revision </span>
<span id="t11_3370" class="t s8_3370">MOV </span><span id="t12_3370" class="t s8_3370">ECX, 08BH </span><span id="t13_3370" class="t s8_3370">;IA32_BIOS_SIGN_ID </span>
<span id="t14_3370" class="t s8_3370">XOR </span><span id="t15_3370" class="t s8_3370">EAX, EAX </span><span id="t16_3370" class="t s8_3370">;clear EAX </span>
<span id="t17_3370" class="t s8_3370">XOR </span><span id="t18_3370" class="t s8_3370">EDX, EDX </span><span id="t19_3370" class="t s8_3370">;clear EDX </span>
<span id="t1a_3370" class="t s8_3370">WRMSR </span><span id="t1b_3370" class="t s8_3370">;Load 0 to MSR at 8BH </span>
<span id="t1c_3370" class="t s8_3370">MOV </span><span id="t1d_3370" class="t s8_3370">EAX, 1 </span>
<span id="t1e_3370" class="t s8_3370">cpuid </span>
<span id="t1f_3370" class="t s8_3370">MOV </span><span id="t1g_3370" class="t s8_3370">ECX, 08BH </span><span id="t1h_3370" class="t s8_3370">;IA32_BIOS_SIGN_ID </span>
<span id="t1i_3370" class="t s8_3370">rdmsr </span><span id="t1j_3370" class="t s8_3370">;Read Model Specific Register </span>
<span id="t1k_3370" class="t s4_3370">If there is an update active in the processor, its revision is returned in the EDX register after the RDMSR instruction </span>
<span id="t1l_3370" class="t s4_3370">executes. </span>
<span id="t1m_3370" class="t s9_3370">IA32_BIOS_SIGN_ID </span><span id="t1n_3370" class="t s9_3370">Microcode Update Signature Register </span>
<span id="t1o_3370" class="t s9_3370">MSR Address: </span><span id="t1p_3370" class="t s9_3370">08BH Accessed as a Qword </span>
<span id="t1q_3370" class="t s9_3370">Default Value: </span><span id="t1r_3370" class="t s9_3370">XXXX XXXX XXXX XXXXh </span>
<span id="t1s_3370" class="t s9_3370">Access: </span><span id="t1t_3370" class="t s9_3370">Read/Write </span>
<span id="t1u_3370" class="t s4_3370">The IA32_BIOS_SIGN_ID register is used to report the microcode update signature when CPUID executes. The </span>
<span id="t1v_3370" class="t s4_3370">signature is returned in the upper DWORD (Table 10-12). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
