diff --git a/hardware/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-a04.dtsi b/hardware/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-a04.dtsi
index 4ff5f3d12..7165b335b 100644
--- a/hardware/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-a04.dtsi
+++ b/hardware/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-a04.dtsi
@@ -243,27 +243,92 @@
 		nvidia,xusb-padctl = <&xusb_padctl>;
 	};
 
+	tcan_clk: tcan_clk {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <40000000>;       // Most TCAN4550EVMs use 40 MHz
+			clock-output-names = "tcan_clk";
+	};
+
 	spi@3210000{ /* SPI1 in 40 pin conn */
 		status = "okay";
+		spi-max-frequency = <50000000>;
+		num-cs = <4>;
+		nvidia,enable-hw-based-cs;
+
+		cs-gpios = <0>,
+			<0>,
+			<&tegra_main_gpio TEGRA234_MAIN_GPIO(P, 4) GPIO_ACTIVE_LOW>,
+			<&tegra_aon_gpio TEGRA234_AON_GPIO(BB, 0) GPIO_ACTIVE_LOW>;
+
 		spi@0 { /* chip select 0 */
-			compatible = "tegra-spidev";
+			compatible = "ti,tcan4x5x";
 			reg = <0x0>;
-			spi-max-frequency = <50000000>;
-			controller-data {
-				nvidia,enable-hw-based-cs;
-				nvidia,rx-clk-tap-delay = <0x10>;
-				nvidia,tx-clk-tap-delay = <0x0>;
-			};
+			spi-max-frequency = <18000000>;
+			clocks = <&tcan_clk>;
+			clock-names = "cclk";
+			clock-frequency = <40000000>;
+
+			// MRAM layout for TCAN4x5x:
+			//   <offset sidf_elems xidf_elems rxf0_elems rxf1_elems rxb_elems txe_elems txb_elems>
+			//
+			// This configuration:
+			//   <0x0 1 0 27 0 0 1 1>
+			//
+			// - offset       = 0x0         → Start of MRAM
+			// - sidf_elems   = 1           → One standard 11-bit ID filter (accepts all IDs)
+			// - xidf_elems   = 0           → No extended ID filters (radar uses standard IDs)
+			// - rxf0_elems   = 27          → 16-entry RX FIFO0 for receiving CAN frames
+			// - rxf1_elems   = 0           → RX FIFO1 not used
+			// - rxb_elems    = 0           → No dedicated RX buffers
+			// - txe_elems    = 1           → One TX event FIFO entry (optional but useful)
+			// - txb_elems    = 1           → One TX buffer for occasional outgoing messages
+			//
+			// Total usage: 1236 bytes of 2048-byte internal MRAM
+
+			bosch,mram-cfg = <0x0 1 0 27 0 0 1 1>;
+			interrupt-parent = <&tegra_main_gpio>;
+			interrupts = <TEGRA234_MAIN_GPIO(Q, 6) IRQ_TYPE_LEVEL_LOW>;
+			//reset-gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(R, 4) GPIO_ACTIVE_LOW>;
 		};
+
 		spi@1 { /* chip select 1 */
-			compatible = "tegra-spidev";
+			compatible = "ti,tcan4x5x";
 			reg = <0x1>;
-			spi-max-frequency = <50000000>;
-			controller-data {
-				nvidia,enable-hw-based-cs;
-				nvidia,rx-clk-tap-delay = <0x10>;
-				nvidia,tx-clk-tap-delay = <0x0>;
-			};
+			spi-max-frequency = <18000000>;
+			clocks = <&tcan_clk>;
+			clock-names = "cclk";
+			clock-frequency = <40000000>;
+			bosch,mram-cfg = <0x0 1 0 27 0 0 1 1>;
+			interrupt-parent = <&tegra_main_gpio>;
+			interrupts = <TEGRA234_MAIN_GPIO(R, 0) IRQ_TYPE_LEVEL_LOW>;
+			//reset-gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(R, 4) GPIO_ACTIVE_LOW>;
+		};
+
+		spi@2 { /* chip select 2 */
+			compatible = "ti,tcan4x5x";
+			reg = <0x2>;
+			spi-max-frequency = <18000000>;
+			clocks = <&tcan_clk>;
+			clock-names = "cclk";
+			clock-frequency = <40000000>;
+			bosch,mram-cfg = <0x0 1 0 27 0 0 1 1>;
+			interrupt-parent = <&tegra_main_gpio>;
+			interrupts = <TEGRA234_MAIN_GPIO(R, 5) IRQ_TYPE_LEVEL_LOW>;
+			//reset-gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(R, 4) GPIO_ACTIVE_LOW>;
+		};
+
+		spi@3 { /* chip select 3 */
+			compatible = "ti,tcan4x5x";
+			reg = <0x3>;
+			spi-max-frequency = <18000000>;
+			clocks = <&tcan_clk>;
+			clock-names = "cclk";
+			clock-frequency = <40000000>;
+			bosch,mram-cfg = <0x0 1 0 27 0 0 1 1>;
+			interrupt-parent = <&tegra_aon_gpio>;
+			interrupts = <TEGRA234_AON_GPIO(BB, 1) IRQ_TYPE_LEVEL_LOW>;
+			//reset-gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(R, 4) GPIO_ACTIVE_LOW>;
 		};
 	};
 
