{"metadata":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"masterSlaveSelect"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"symbolKind":"property","roleHeading":"Type Property","role":"symbol","modules":[{"name":"CoreAVR"}],"title":"masterSlaveSelect","externalID":"s:7CoreAVR4SPI0V17masterSlaveSelectSbvpZ"},"kind":"symbol","variants":[{"paths":["\/documentation\/coreavr\/spi0-swift.struct\/masterslaveselect"],"traits":[{"interfaceLanguage":"swift"}]}],"sections":[],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"masterSlaveSelect","kind":"identifier"},{"kind":"text","text":": "},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"set"},{"text":" }","kind":"text"}],"languages":["swift"],"platforms":["macOS"]}]},{"kind":"content","content":[{"text":"Discussion","level":2,"type":"heading","anchor":"discussion"},{"inlineContent":[{"text":"This bit selects Master SPI mode when written to one, and Slave SPI mode when written logic zero.","type":"text"},{"text":" ","type":"text"},{"text":"If SS is configured as an input and is driven low while MSTR is set, MSTR will be cleared, and SPIF in SPSR","type":"text"},{"text":" ","type":"text"},{"text":"will become set. The user will then have to set MSTR to re-enable SPI Master mode.","type":"text"}],"type":"paragraph"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/masterSlaveSelect"},"schemaVersion":{"patch":0,"minor":3,"major":0},"abstract":[{"text":"SPI  DataOrder","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 19.5.1."},{"type":"text","text":" "},{"type":"text","text":"MSTR is bit 4 on SPCR."}],"references":{"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/masterSlaveSelect":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"masterSlaveSelect"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/masterSlaveSelect","type":"topic","title":"masterSlaveSelect","url":"\/documentation\/coreavr\/spi0-swift.struct\/masterslaveselect","role":"symbol","abstract":[{"type":"text","text":"SPI  DataOrder"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 19.5.1."},{"text":" ","type":"text"},{"text":"MSTR is bit 4 on SPCR.","type":"text"}]},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct","type":"topic","role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SPI0","kind":"identifier"}],"navigatorTitle":[{"text":"SPI0","kind":"identifier"}],"abstract":[],"url":"\/documentation\/coreavr\/spi0-swift.struct","title":"SPI0","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"}}}