
CubesatFreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004aac  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000078  20000000  00004aac  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000184  20000078  00004b24  00010078  2**2
                  ALLOC
  3 .stack        00002004  200001fc  00004ca8  00010078  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010078  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000100a0  2**0
                  CONTENTS, READONLY
  6 .debug_info   00022f83  00000000  00000000  000100fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002ee4  00000000  00000000  0003307e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00002f76  00000000  00000000  00035f62  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000948  00000000  00000000  00038ed8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000007d8  00000000  00000000  00039820  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000079d9  00000000  00000000  00039ff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000e1dd  00000000  00000000  000419d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008be30  00000000  00000000  0004fbae  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002544  00000000  00000000  000db9e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
	MLX90614_read(&temp_buf, TA_ADDR);
	printf("%02x, %02x\r\n", temp_buf[0], temp_buf[1]);
	return calcTemperature((temp_buf[1] << 8) | temp_buf[0]);
}

float calcTemperature(int16_t rawTemp) {
       0:	20002200 	.word	0x20002200
       4:	00002e45 	.word	0x00002e45
       8:	00002ec9 	.word	0x00002ec9
	float t = rawTemp;
       c:	00002ec9 	.word	0x00002ec9
	...
	printf("%f\r\n", t);
      2c:	00001e5d 	.word	0x00001e5d
	...
	return (t * 0.02 - 273.15) * 9.0 / 5.0 + 32;
      38:	00001e79 	.word	0x00001e79
      3c:	00001ebd 	.word	0x00001ebd
      40:	00002ec9 	.word	0x00002ec9
      44:	00002ec9 	.word	0x00002ec9
      48:	00002ec9 	.word	0x00002ec9
      4c:	00002ec9 	.word	0x00002ec9
      50:	00002ec9 	.word	0x00002ec9
      54:	00002ec9 	.word	0x00002ec9
      58:	00002ec9 	.word	0x00002ec9
      5c:	00002ec9 	.word	0x00002ec9
      60:	00002ec9 	.word	0x00002ec9
      64:	000011b9 	.word	0x000011b9
      68:	000011cd 	.word	0x000011cd
      6c:	000011e1 	.word	0x000011e1
      70:	000011f5 	.word	0x000011f5
      74:	00001209 	.word	0x00001209
      78:	0000121d 	.word	0x0000121d
      7c:	00002ec9 	.word	0x00002ec9
      80:	00002ec9 	.word	0x00002ec9
      84:	00002ec9 	.word	0x00002ec9
      88:	00002ec9 	.word	0x00002ec9
      8c:	00002ec9 	.word	0x00002ec9
      90:	00002ec9 	.word	0x00002ec9
      94:	00002ec9 	.word	0x00002ec9
      98:	00002ec9 	.word	0x00002ec9
      9c:	00002ec9 	.word	0x00002ec9
      a0:	00002ec9 	.word	0x00002ec9
      a4:	00002ec9 	.word	0x00002ec9
      a8:	00002ec9 	.word	0x00002ec9
}
      ac:	00002ec9 	.word	0x00002ec9

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	20000078 	.word	0x20000078
      d0:	00000000 	.word	0x00000000
      d4:	00004aac 	.word	0x00004aac

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d100      	bne.n	f2 <frame_dummy+0x1a>
      f0:	bd08      	pop	{r3, pc}
      f2:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f4:	2b00      	cmp	r3, #0
      f6:	d0fb      	beq.n	f0 <frame_dummy+0x18>
      f8:	4798      	blx	r3
      fa:	e7f9      	b.n	f0 <frame_dummy+0x18>
      fc:	00000000 	.word	0x00000000
     100:	00004aac 	.word	0x00004aac
     104:	2000007c 	.word	0x2000007c
     108:	00004aac 	.word	0x00004aac
     10c:	00000000 	.word	0x00000000

00000110 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
     110:	b580      	push	{r7, lr}
     112:	b082      	sub	sp, #8
     114:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
     116:	4b0f      	ldr	r3, [pc, #60]	; (154 <cpu_irq_enter_critical+0x44>)
     118:	681b      	ldr	r3, [r3, #0]
     11a:	2b00      	cmp	r3, #0
     11c:	d112      	bne.n	144 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     11e:	f3ef 8310 	mrs	r3, PRIMASK
     122:	607b      	str	r3, [r7, #4]
  return(result);
     124:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
     126:	2b00      	cmp	r3, #0
     128:	d109      	bne.n	13e <cpu_irq_enter_critical+0x2e>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     12a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     12c:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     130:	4b09      	ldr	r3, [pc, #36]	; (158 <cpu_irq_enter_critical+0x48>)
     132:	2200      	movs	r2, #0
     134:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     136:	4b09      	ldr	r3, [pc, #36]	; (15c <cpu_irq_enter_critical+0x4c>)
     138:	2201      	movs	r2, #1
     13a:	701a      	strb	r2, [r3, #0]
     13c:	e002      	b.n	144 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     13e:	4b07      	ldr	r3, [pc, #28]	; (15c <cpu_irq_enter_critical+0x4c>)
     140:	2200      	movs	r2, #0
     142:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     144:	4b03      	ldr	r3, [pc, #12]	; (154 <cpu_irq_enter_critical+0x44>)
     146:	681b      	ldr	r3, [r3, #0]
     148:	1c5a      	adds	r2, r3, #1
     14a:	4b02      	ldr	r3, [pc, #8]	; (154 <cpu_irq_enter_critical+0x44>)
     14c:	601a      	str	r2, [r3, #0]
}
     14e:	46bd      	mov	sp, r7
     150:	b002      	add	sp, #8
     152:	bd80      	pop	{r7, pc}
     154:	20000094 	.word	0x20000094
     158:	20000000 	.word	0x20000000
     15c:	20000098 	.word	0x20000098

00000160 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
     160:	b580      	push	{r7, lr}
     162:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     164:	4b0a      	ldr	r3, [pc, #40]	; (190 <cpu_irq_leave_critical+0x30>)
     166:	681b      	ldr	r3, [r3, #0]
     168:	1e5a      	subs	r2, r3, #1
     16a:	4b09      	ldr	r3, [pc, #36]	; (190 <cpu_irq_leave_critical+0x30>)
     16c:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     16e:	4b08      	ldr	r3, [pc, #32]	; (190 <cpu_irq_leave_critical+0x30>)
     170:	681b      	ldr	r3, [r3, #0]
     172:	2b00      	cmp	r3, #0
     174:	d10a      	bne.n	18c <cpu_irq_leave_critical+0x2c>
     176:	4b07      	ldr	r3, [pc, #28]	; (194 <cpu_irq_leave_critical+0x34>)
     178:	781b      	ldrb	r3, [r3, #0]
     17a:	b2db      	uxtb	r3, r3
     17c:	2b00      	cmp	r3, #0
     17e:	d005      	beq.n	18c <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
     180:	4b05      	ldr	r3, [pc, #20]	; (198 <cpu_irq_leave_critical+0x38>)
     182:	2201      	movs	r2, #1
     184:	701a      	strb	r2, [r3, #0]
     186:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     18a:	b662      	cpsie	i
	}
}
     18c:	46bd      	mov	sp, r7
     18e:	bd80      	pop	{r7, pc}
     190:	20000094 	.word	0x20000094
     194:	20000098 	.word	0x20000098
     198:	20000000 	.word	0x20000000

0000019c <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     19c:	b580      	push	{r7, lr}
     19e:	b082      	sub	sp, #8
     1a0:	af00      	add	r7, sp, #0
     1a2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     1a4:	687b      	ldr	r3, [r7, #4]
     1a6:	2200      	movs	r2, #0
     1a8:	701a      	strb	r2, [r3, #0]
}
     1aa:	46bd      	mov	sp, r7
     1ac:	b002      	add	sp, #8
     1ae:	bd80      	pop	{r7, pc}

000001b0 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     1b0:	b580      	push	{r7, lr}
     1b2:	b082      	sub	sp, #8
     1b4:	af00      	add	r7, sp, #0
     1b6:	1c02      	adds	r2, r0, #0
     1b8:	6039      	str	r1, [r7, #0]
     1ba:	1dfb      	adds	r3, r7, #7
     1bc:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     1be:	1dfb      	adds	r3, r7, #7
     1c0:	781b      	ldrb	r3, [r3, #0]
     1c2:	2b01      	cmp	r3, #1
     1c4:	d00a      	beq.n	1dc <system_apb_clock_set_mask+0x2c>
     1c6:	2b02      	cmp	r3, #2
     1c8:	d00f      	beq.n	1ea <system_apb_clock_set_mask+0x3a>
     1ca:	2b00      	cmp	r3, #0
     1cc:	d114      	bne.n	1f8 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     1ce:	4b0e      	ldr	r3, [pc, #56]	; (208 <system_apb_clock_set_mask+0x58>)
     1d0:	4a0d      	ldr	r2, [pc, #52]	; (208 <system_apb_clock_set_mask+0x58>)
     1d2:	6991      	ldr	r1, [r2, #24]
     1d4:	683a      	ldr	r2, [r7, #0]
     1d6:	430a      	orrs	r2, r1
     1d8:	619a      	str	r2, [r3, #24]
			break;
     1da:	e00f      	b.n	1fc <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     1dc:	4b0a      	ldr	r3, [pc, #40]	; (208 <system_apb_clock_set_mask+0x58>)
     1de:	4a0a      	ldr	r2, [pc, #40]	; (208 <system_apb_clock_set_mask+0x58>)
     1e0:	69d1      	ldr	r1, [r2, #28]
     1e2:	683a      	ldr	r2, [r7, #0]
     1e4:	430a      	orrs	r2, r1
     1e6:	61da      	str	r2, [r3, #28]
			break;
     1e8:	e008      	b.n	1fc <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     1ea:	4b07      	ldr	r3, [pc, #28]	; (208 <system_apb_clock_set_mask+0x58>)
     1ec:	4a06      	ldr	r2, [pc, #24]	; (208 <system_apb_clock_set_mask+0x58>)
     1ee:	6a11      	ldr	r1, [r2, #32]
     1f0:	683a      	ldr	r2, [r7, #0]
     1f2:	430a      	orrs	r2, r1
     1f4:	621a      	str	r2, [r3, #32]
			break;
     1f6:	e001      	b.n	1fc <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     1f8:	2317      	movs	r3, #23
     1fa:	e000      	b.n	1fe <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     1fc:	2300      	movs	r3, #0
}
     1fe:	1c18      	adds	r0, r3, #0
     200:	46bd      	mov	sp, r7
     202:	b002      	add	sp, #8
     204:	bd80      	pop	{r7, pc}
     206:	46c0      	nop			; (mov r8, r8)
     208:	40000400 	.word	0x40000400

0000020c <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     20c:	b580      	push	{r7, lr}
     20e:	b082      	sub	sp, #8
     210:	af00      	add	r7, sp, #0
     212:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     214:	687b      	ldr	r3, [r7, #4]
     216:	2280      	movs	r2, #128	; 0x80
     218:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     21a:	687b      	ldr	r3, [r7, #4]
     21c:	2200      	movs	r2, #0
     21e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     220:	687b      	ldr	r3, [r7, #4]
     222:	2201      	movs	r2, #1
     224:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     226:	687b      	ldr	r3, [r7, #4]
     228:	2200      	movs	r2, #0
     22a:	70da      	strb	r2, [r3, #3]
}
     22c:	46bd      	mov	sp, r7
     22e:	b002      	add	sp, #8
     230:	bd80      	pop	{r7, pc}
     232:	46c0      	nop			; (mov r8, r8)

00000234 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
     234:	b580      	push	{r7, lr}
     236:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     238:	4b05      	ldr	r3, [pc, #20]	; (250 <system_is_debugger_present+0x1c>)
     23a:	789b      	ldrb	r3, [r3, #2]
     23c:	b2db      	uxtb	r3, r3
     23e:	1c1a      	adds	r2, r3, #0
     240:	2302      	movs	r3, #2
     242:	4013      	ands	r3, r2
     244:	1e5a      	subs	r2, r3, #1
     246:	4193      	sbcs	r3, r2
     248:	b2db      	uxtb	r3, r3
}
     24a:	1c18      	adds	r0, r3, #0
     24c:	46bd      	mov	sp, r7
     24e:	bd80      	pop	{r7, pc}
     250:	41002000 	.word	0x41002000

00000254 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
     254:	b580      	push	{r7, lr}
     256:	b084      	sub	sp, #16
     258:	af00      	add	r7, sp, #0
     25a:	6078      	str	r0, [r7, #4]
	/* Sanity check. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     25c:	687b      	ldr	r3, [r7, #4]
     25e:	681b      	ldr	r3, [r3, #0]
     260:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     262:	68fb      	ldr	r3, [r7, #12]
     264:	69db      	ldr	r3, [r3, #28]
     266:	2207      	movs	r2, #7
     268:	4013      	ands	r3, r2
     26a:	1e5a      	subs	r2, r3, #1
     26c:	4193      	sbcs	r3, r2
     26e:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
     270:	1c18      	adds	r0, r3, #0
     272:	46bd      	mov	sp, r7
     274:	b004      	add	sp, #16
     276:	bd80      	pop	{r7, pc}

00000278 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
     278:	b580      	push	{r7, lr}
     27a:	b082      	sub	sp, #8
     27c:	af00      	add	r7, sp, #0
     27e:	6078      	str	r0, [r7, #4]
	/* Sanity check. */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     280:	46c0      	nop			; (mov r8, r8)
     282:	687b      	ldr	r3, [r7, #4]
     284:	1c18      	adds	r0, r3, #0
     286:	4b03      	ldr	r3, [pc, #12]	; (294 <_i2c_master_wait_for_sync+0x1c>)
     288:	4798      	blx	r3
     28a:	1e03      	subs	r3, r0, #0
     28c:	d1f9      	bne.n	282 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
     28e:	46bd      	mov	sp, r7
     290:	b002      	add	sp, #8
     292:	bd80      	pop	{r7, pc}
     294:	00000255 	.word	0x00000255

00000298 <_i2c_master_set_config>:
 *                                          with set GCLK frequency
 */
static enum status_code _i2c_master_set_config(
		struct i2c_master_module *const module,
		const struct i2c_master_config *const config)
{
     298:	b590      	push	{r4, r7, lr}
     29a:	b08d      	sub	sp, #52	; 0x34
     29c:	af00      	add	r7, sp, #0
     29e:	6078      	str	r0, [r7, #4]
     2a0:	6039      	str	r1, [r7, #0]

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud;
	int32_t tmp_baud_hs;
	enum status_code tmp_status_code = STATUS_OK;
     2a2:	2327      	movs	r3, #39	; 0x27
     2a4:	18fb      	adds	r3, r7, r3
     2a6:	2200      	movs	r2, #0
     2a8:	701a      	strb	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     2aa:	687b      	ldr	r3, [r7, #4]
     2ac:	681b      	ldr	r3, [r3, #0]
     2ae:	61bb      	str	r3, [r7, #24]
	Sercom *const sercom_hw = module->hw;
     2b0:	687b      	ldr	r3, [r7, #4]
     2b2:	681b      	ldr	r3, [r3, #0]
     2b4:	617b      	str	r3, [r7, #20]

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     2b6:	2313      	movs	r3, #19
     2b8:	18fc      	adds	r4, r7, r3
     2ba:	697b      	ldr	r3, [r7, #20]
     2bc:	1c18      	adds	r0, r3, #0
     2be:	4b85      	ldr	r3, [pc, #532]	; (4d4 <_i2c_master_set_config+0x23c>)
     2c0:	4798      	blx	r3
     2c2:	1c03      	adds	r3, r0, #0
     2c4:	7023      	strb	r3, [r4, #0]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
     2c6:	2308      	movs	r3, #8
     2c8:	18fb      	adds	r3, r7, r3
     2ca:	1c18      	adds	r0, r3, #0
     2cc:	4b82      	ldr	r3, [pc, #520]	; (4d8 <_i2c_master_set_config+0x240>)
     2ce:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
     2d0:	683b      	ldr	r3, [r7, #0]
     2d2:	69db      	ldr	r3, [r3, #28]
     2d4:	623b      	str	r3, [r7, #32]
	uint32_t pad1 = config->pinmux_pad1;
     2d6:	683b      	ldr	r3, [r7, #0]
     2d8:	6a1b      	ldr	r3, [r3, #32]
     2da:	61fb      	str	r3, [r7, #28]

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
     2dc:	6a3b      	ldr	r3, [r7, #32]
     2de:	2b00      	cmp	r3, #0
     2e0:	d106      	bne.n	2f0 <_i2c_master_set_config+0x58>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     2e2:	697b      	ldr	r3, [r7, #20]
     2e4:	1c18      	adds	r0, r3, #0
     2e6:	2100      	movs	r1, #0
     2e8:	4b7c      	ldr	r3, [pc, #496]	; (4dc <_i2c_master_set_config+0x244>)
     2ea:	4798      	blx	r3
     2ec:	1c03      	adds	r3, r0, #0
     2ee:	623b      	str	r3, [r7, #32]
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
     2f0:	6a3b      	ldr	r3, [r7, #32]
     2f2:	b2da      	uxtb	r2, r3
     2f4:	2308      	movs	r3, #8
     2f6:	18fb      	adds	r3, r7, r3
     2f8:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     2fa:	2308      	movs	r3, #8
     2fc:	18fb      	adds	r3, r7, r3
     2fe:	2202      	movs	r2, #2
     300:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     302:	6a3b      	ldr	r3, [r7, #32]
     304:	0c1b      	lsrs	r3, r3, #16
     306:	b2da      	uxtb	r2, r3
     308:	2308      	movs	r3, #8
     30a:	18fb      	adds	r3, r7, r3
     30c:	1c10      	adds	r0, r2, #0
     30e:	1c19      	adds	r1, r3, #0
     310:	4b73      	ldr	r3, [pc, #460]	; (4e0 <_i2c_master_set_config+0x248>)
     312:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
     314:	69fb      	ldr	r3, [r7, #28]
     316:	2b00      	cmp	r3, #0
     318:	d106      	bne.n	328 <_i2c_master_set_config+0x90>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     31a:	697b      	ldr	r3, [r7, #20]
     31c:	1c18      	adds	r0, r3, #0
     31e:	2101      	movs	r1, #1
     320:	4b6e      	ldr	r3, [pc, #440]	; (4dc <_i2c_master_set_config+0x244>)
     322:	4798      	blx	r3
     324:	1c03      	adds	r3, r0, #0
     326:	61fb      	str	r3, [r7, #28]
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
     328:	69fb      	ldr	r3, [r7, #28]
     32a:	b2da      	uxtb	r2, r3
     32c:	2308      	movs	r3, #8
     32e:	18fb      	adds	r3, r7, r3
     330:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     332:	2308      	movs	r3, #8
     334:	18fb      	adds	r3, r7, r3
     336:	2202      	movs	r2, #2
     338:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     33a:	69fb      	ldr	r3, [r7, #28]
     33c:	0c1b      	lsrs	r3, r3, #16
     33e:	b2da      	uxtb	r2, r3
     340:	2308      	movs	r3, #8
     342:	18fb      	adds	r3, r7, r3
     344:	1c10      	adds	r0, r2, #0
     346:	1c19      	adds	r1, r3, #0
     348:	4b65      	ldr	r3, [pc, #404]	; (4e0 <_i2c_master_set_config+0x248>)
     34a:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     34c:	683b      	ldr	r3, [r7, #0]
     34e:	8a9a      	ldrh	r2, [r3, #20]
     350:	687b      	ldr	r3, [r7, #4]
     352:	80da      	strh	r2, [r3, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
     354:	683b      	ldr	r3, [r7, #0]
     356:	8ada      	ldrh	r2, [r3, #22]
     358:	687b      	ldr	r3, [r7, #4]
     35a:	811a      	strh	r2, [r3, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     35c:	683b      	ldr	r3, [r7, #0]
     35e:	7e1b      	ldrb	r3, [r3, #24]
     360:	2b00      	cmp	r3, #0
     362:	d103      	bne.n	36c <_i2c_master_set_config+0xd4>
     364:	4b5f      	ldr	r3, [pc, #380]	; (4e4 <_i2c_master_set_config+0x24c>)
     366:	4798      	blx	r3
     368:	1e03      	subs	r3, r0, #0
     36a:	d002      	beq.n	372 <_i2c_master_set_config+0xda>
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     36c:	2380      	movs	r3, #128	; 0x80
     36e:	62fb      	str	r3, [r7, #44]	; 0x2c
     370:	e001      	b.n	376 <_i2c_master_set_config+0xde>
	} else {
		tmp_ctrla = 0;
     372:	2300      	movs	r3, #0
     374:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	/* Check and set start data hold timeout. */
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
     376:	683b      	ldr	r3, [r7, #0]
     378:	691b      	ldr	r3, [r3, #16]
     37a:	2b00      	cmp	r3, #0
     37c:	d004      	beq.n	388 <_i2c_master_set_config+0xf0>
		tmp_ctrla |= config->start_hold_time;
     37e:	683b      	ldr	r3, [r7, #0]
     380:	691b      	ldr	r3, [r3, #16]
     382:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     384:	4313      	orrs	r3, r2
     386:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
     388:	683b      	ldr	r3, [r7, #0]
     38a:	689b      	ldr	r3, [r3, #8]
     38c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     38e:	4313      	orrs	r3, r2
     390:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
     392:	683b      	ldr	r3, [r7, #0]
     394:	2224      	movs	r2, #36	; 0x24
     396:	5c9b      	ldrb	r3, [r3, r2]
     398:	2b00      	cmp	r3, #0
     39a:	d004      	beq.n	3a6 <_i2c_master_set_config+0x10e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     39e:	2280      	movs	r2, #128	; 0x80
     3a0:	05d2      	lsls	r2, r2, #23
     3a2:	4313      	orrs	r3, r2
     3a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
     3a6:	683b      	ldr	r3, [r7, #0]
     3a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     3aa:	2b00      	cmp	r3, #0
     3ac:	d004      	beq.n	3b8 <_i2c_master_set_config+0x120>
		tmp_ctrla |= config->inactive_timeout;
     3ae:	683b      	ldr	r3, [r7, #0]
     3b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     3b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     3b4:	4313      	orrs	r3, r2
     3b6:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit) {
     3b8:	683b      	ldr	r3, [r7, #0]
     3ba:	222c      	movs	r2, #44	; 0x2c
     3bc:	5c9b      	ldrb	r3, [r3, r2]
     3be:	2b00      	cmp	r3, #0
     3c0:	d004      	beq.n	3cc <_i2c_master_set_config+0x134>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     3c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     3c4:	2280      	movs	r2, #128	; 0x80
     3c6:	0512      	lsls	r2, r2, #20
     3c8:	4313      	orrs	r3, r2
     3ca:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
     3cc:	683b      	ldr	r3, [r7, #0]
     3ce:	222d      	movs	r2, #45	; 0x2d
     3d0:	5c9b      	ldrb	r3, [r3, r2]
     3d2:	2b00      	cmp	r3, #0
     3d4:	d004      	beq.n	3e0 <_i2c_master_set_config+0x148>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     3d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     3d8:	2280      	movs	r2, #128	; 0x80
     3da:	0412      	lsls	r2, r2, #16
     3dc:	4313      	orrs	r3, r2
     3de:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
     3e0:	683b      	ldr	r3, [r7, #0]
     3e2:	222e      	movs	r2, #46	; 0x2e
     3e4:	5c9b      	ldrb	r3, [r3, r2]
     3e6:	2b00      	cmp	r3, #0
     3e8:	d004      	beq.n	3f4 <_i2c_master_set_config+0x15c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     3ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     3ec:	2280      	movs	r2, #128	; 0x80
     3ee:	03d2      	lsls	r2, r2, #15
     3f0:	4313      	orrs	r3, r2
     3f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
     3f4:	69bb      	ldr	r3, [r7, #24]
     3f6:	681a      	ldr	r2, [r3, #0]
     3f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     3fa:	431a      	orrs	r2, r3
     3fc:	69bb      	ldr	r3, [r7, #24]
     3fe:	601a      	str	r2, [r3, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     400:	69bb      	ldr	r3, [r7, #24]
     402:	2280      	movs	r2, #128	; 0x80
     404:	0052      	lsls	r2, r2, #1
     406:	605a      	str	r2, [r3, #4]

	/* Find and set baudrate. */
	tmp_baud = (int32_t)(div_ceil(
     408:	2313      	movs	r3, #19
     40a:	18fb      	adds	r3, r7, r3
     40c:	781b      	ldrb	r3, [r3, #0]
     40e:	3314      	adds	r3, #20
     410:	b2db      	uxtb	r3, r3
     412:	1c18      	adds	r0, r3, #0
     414:	4b34      	ldr	r3, [pc, #208]	; (4e8 <_i2c_master_set_config+0x250>)
     416:	4798      	blx	r3
     418:	1c01      	adds	r1, r0, #0
     41a:	683b      	ldr	r3, [r7, #0]
     41c:	681b      	ldr	r3, [r3, #0]
     41e:	22fa      	movs	r2, #250	; 0xfa
     420:	00d2      	lsls	r2, r2, #3
     422:	4353      	muls	r3, r2
     424:	18cb      	adds	r3, r1, r3
     426:	1e59      	subs	r1, r3, #1
     428:	683b      	ldr	r3, [r7, #0]
     42a:	681b      	ldr	r3, [r3, #0]
     42c:	22fa      	movs	r2, #250	; 0xfa
     42e:	00d2      	lsls	r2, r2, #3
     430:	435a      	muls	r2, r3
     432:	4b2e      	ldr	r3, [pc, #184]	; (4ec <_i2c_master_set_config+0x254>)
     434:	1c08      	adds	r0, r1, #0
     436:	1c11      	adds	r1, r2, #0
     438:	4798      	blx	r3
     43a:	1c03      	adds	r3, r0, #0
				system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index),
				(2000*(config->baud_rate))) - 5);
     43c:	3b05      	subs	r3, #5

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;

	/* Find and set baudrate. */
	tmp_baud = (int32_t)(div_ceil(
     43e:	60fb      	str	r3, [r7, #12]
				system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index),
				(2000*(config->baud_rate))) - 5);

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0) {
     440:	68fb      	ldr	r3, [r7, #12]
     442:	2bff      	cmp	r3, #255	; 0xff
     444:	dc02      	bgt.n	44c <_i2c_master_set_config+0x1b4>
     446:	68fb      	ldr	r3, [r7, #12]
     448:	2b00      	cmp	r3, #0
     44a:	da04      	bge.n	456 <_i2c_master_set_config+0x1be>
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
     44c:	2327      	movs	r3, #39	; 0x27
     44e:	18fb      	adds	r3, r7, r3
     450:	2240      	movs	r2, #64	; 0x40
     452:	701a      	strb	r2, [r3, #0]
     454:	e025      	b.n	4a2 <_i2c_master_set_config+0x20a>
	} else {
		/* Find baudrate for high speed */
		tmp_baud_hs = (int32_t)(div_ceil(
     456:	2313      	movs	r3, #19
     458:	18fb      	adds	r3, r7, r3
     45a:	781b      	ldrb	r3, [r3, #0]
     45c:	3314      	adds	r3, #20
     45e:	b2db      	uxtb	r3, r3
     460:	1c18      	adds	r0, r3, #0
     462:	4b21      	ldr	r3, [pc, #132]	; (4e8 <_i2c_master_set_config+0x250>)
     464:	4798      	blx	r3
     466:	1c01      	adds	r1, r0, #0
     468:	683b      	ldr	r3, [r7, #0]
     46a:	685b      	ldr	r3, [r3, #4]
     46c:	22fa      	movs	r2, #250	; 0xfa
     46e:	00d2      	lsls	r2, r2, #3
     470:	4353      	muls	r3, r2
     472:	18cb      	adds	r3, r1, r3
     474:	1e59      	subs	r1, r3, #1
     476:	683b      	ldr	r3, [r7, #0]
     478:	685b      	ldr	r3, [r3, #4]
     47a:	22fa      	movs	r2, #250	; 0xfa
     47c:	00d2      	lsls	r2, r2, #3
     47e:	435a      	muls	r2, r3
     480:	4b1a      	ldr	r3, [pc, #104]	; (4ec <_i2c_master_set_config+0x254>)
     482:	1c08      	adds	r0, r1, #0
     484:	1c11      	adds	r1, r2, #0
     486:	4798      	blx	r3
     488:	1c03      	adds	r3, r0, #0
				system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index),
				(2000*(config->baud_rate_high_speed))) - 1);
     48a:	3b01      	subs	r3, #1
	if (tmp_baud > 255 || tmp_baud < 0) {
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		/* Find baudrate for high speed */
		tmp_baud_hs = (int32_t)(div_ceil(
     48c:	62bb      	str	r3, [r7, #40]	; 0x28
				system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index),
				(2000*(config->baud_rate_high_speed))) - 1);

		/* Check that baudrate is supported at current speed. */
		if (tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     48e:	6abb      	ldr	r3, [r7, #40]	; 0x28
     490:	2bff      	cmp	r3, #255	; 0xff
     492:	dc02      	bgt.n	49a <_i2c_master_set_config+0x202>
     494:	6abb      	ldr	r3, [r7, #40]	; 0x28
     496:	2b00      	cmp	r3, #0
     498:	da03      	bge.n	4a2 <_i2c_master_set_config+0x20a>
			/* Baud rate not supported. */
			tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
     49a:	2327      	movs	r3, #39	; 0x27
     49c:	18fb      	adds	r3, r7, r3
     49e:	2240      	movs	r2, #64	; 0x40
     4a0:	701a      	strb	r2, [r3, #0]
		}
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
     4a2:	2327      	movs	r3, #39	; 0x27
     4a4:	18fb      	adds	r3, r7, r3
     4a6:	781b      	ldrb	r3, [r3, #0]
     4a8:	2b40      	cmp	r3, #64	; 0x40
     4aa:	d00b      	beq.n	4c4 <_i2c_master_set_config+0x22c>
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     4ac:	68fb      	ldr	r3, [r7, #12]
     4ae:	22ff      	movs	r2, #255	; 0xff
     4b0:	401a      	ands	r2, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs);
     4b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
     4b4:	041b      	lsls	r3, r3, #16
     4b6:	1c19      	adds	r1, r3, #0
     4b8:	23ff      	movs	r3, #255	; 0xff
     4ba:	041b      	lsls	r3, r3, #16
     4bc:	400b      	ands	r3, r1
			tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     4be:	431a      	orrs	r2, r3
     4c0:	69bb      	ldr	r3, [r7, #24]
     4c2:	60da      	str	r2, [r3, #12]
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs);
	}

	return tmp_status_code;
     4c4:	2327      	movs	r3, #39	; 0x27
     4c6:	18fb      	adds	r3, r7, r3
     4c8:	781b      	ldrb	r3, [r3, #0]
}
     4ca:	1c18      	adds	r0, r3, #0
     4cc:	46bd      	mov	sp, r7
     4ce:	b00d      	add	sp, #52	; 0x34
     4d0:	bd90      	pop	{r4, r7, pc}
     4d2:	46c0      	nop			; (mov r8, r8)
     4d4:	00001099 	.word	0x00001099
     4d8:	0000020d 	.word	0x0000020d
     4dc:	00000edd 	.word	0x00000edd
     4e0:	00002dc5 	.word	0x00002dc5
     4e4:	00000235 	.word	0x00000235
     4e8:	00002bfd 	.word	0x00002bfd
     4ec:	0000367d 	.word	0x0000367d

000004f0 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     4f0:	b580      	push	{r7, lr}
     4f2:	b08a      	sub	sp, #40	; 0x28
     4f4:	af00      	add	r7, sp, #0
     4f6:	60f8      	str	r0, [r7, #12]
     4f8:	60b9      	str	r1, [r7, #8]
     4fa:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     4fc:	68fb      	ldr	r3, [r7, #12]
     4fe:	68ba      	ldr	r2, [r7, #8]
     500:	601a      	str	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     502:	68fb      	ldr	r3, [r7, #12]
     504:	681b      	ldr	r3, [r3, #0]
     506:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     508:	68fb      	ldr	r3, [r7, #12]
     50a:	681b      	ldr	r3, [r3, #0]
     50c:	1c18      	adds	r0, r3, #0
     50e:	4b25      	ldr	r3, [pc, #148]	; (5a4 <i2c_master_init+0xb4>)
     510:	4798      	blx	r3
     512:	1c03      	adds	r3, r0, #0
     514:	623b      	str	r3, [r7, #32]
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     516:	6a3b      	ldr	r3, [r7, #32]
     518:	3302      	adds	r3, #2
     51a:	61fb      	str	r3, [r7, #28]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     51c:	6a3b      	ldr	r3, [r7, #32]
     51e:	3314      	adds	r3, #20
     520:	61bb      	str	r3, [r7, #24]

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     522:	69fb      	ldr	r3, [r7, #28]
     524:	2201      	movs	r2, #1
     526:	409a      	lsls	r2, r3
     528:	1c13      	adds	r3, r2, #0
     52a:	2002      	movs	r0, #2
     52c:	1c19      	adds	r1, r3, #0
     52e:	4b1e      	ldr	r3, [pc, #120]	; (5a8 <i2c_master_init+0xb8>)
     530:	4798      	blx	r3

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     532:	2314      	movs	r3, #20
     534:	18fb      	adds	r3, r7, r3
     536:	1c18      	adds	r0, r3, #0
     538:	4b1c      	ldr	r3, [pc, #112]	; (5ac <i2c_master_init+0xbc>)
     53a:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
     53c:	687b      	ldr	r3, [r7, #4]
     53e:	7b1a      	ldrb	r2, [r3, #12]
     540:	2314      	movs	r3, #20
     542:	18fb      	adds	r3, r7, r3
     544:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     546:	69bb      	ldr	r3, [r7, #24]
     548:	b2da      	uxtb	r2, r3
     54a:	2314      	movs	r3, #20
     54c:	18fb      	adds	r3, r7, r3
     54e:	1c10      	adds	r0, r2, #0
     550:	1c19      	adds	r1, r3, #0
     552:	4b17      	ldr	r3, [pc, #92]	; (5b0 <i2c_master_init+0xc0>)
     554:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     556:	69bb      	ldr	r3, [r7, #24]
     558:	b2db      	uxtb	r3, r3
     55a:	1c18      	adds	r0, r3, #0
     55c:	4b15      	ldr	r3, [pc, #84]	; (5b4 <i2c_master_init+0xc4>)
     55e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     560:	687b      	ldr	r3, [r7, #4]
     562:	7b1b      	ldrb	r3, [r3, #12]
     564:	1c18      	adds	r0, r3, #0
     566:	2100      	movs	r1, #0
     568:	4b13      	ldr	r3, [pc, #76]	; (5b8 <i2c_master_init+0xc8>)
     56a:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     56c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     56e:	681b      	ldr	r3, [r3, #0]
     570:	2202      	movs	r2, #2
     572:	4013      	ands	r3, r2
     574:	d001      	beq.n	57a <i2c_master_init+0x8a>
		return STATUS_ERR_DENIED;
     576:	231c      	movs	r3, #28
     578:	e010      	b.n	59c <i2c_master_init+0xac>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     57a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     57c:	681b      	ldr	r3, [r3, #0]
     57e:	2201      	movs	r2, #1
     580:	4013      	ands	r3, r2
     582:	d001      	beq.n	588 <i2c_master_init+0x98>
		return STATUS_BUSY;
     584:	2305      	movs	r3, #5
     586:	e009      	b.n	59c <i2c_master_init+0xac>
	module->status = STATUS_OK;
	module->buffer = NULL;
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE_I2C_MASTER;
     588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     58a:	2214      	movs	r2, #20
     58c:	601a      	str	r2, [r3, #0]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
     58e:	68fa      	ldr	r2, [r7, #12]
     590:	687b      	ldr	r3, [r7, #4]
     592:	1c10      	adds	r0, r2, #0
     594:	1c19      	adds	r1, r3, #0
     596:	4b09      	ldr	r3, [pc, #36]	; (5bc <i2c_master_init+0xcc>)
     598:	4798      	blx	r3
     59a:	1c03      	adds	r3, r0, #0
}
     59c:	1c18      	adds	r0, r3, #0
     59e:	46bd      	mov	sp, r7
     5a0:	b00a      	add	sp, #40	; 0x28
     5a2:	bd80      	pop	{r7, pc}
     5a4:	00001099 	.word	0x00001099
     5a8:	000001b1 	.word	0x000001b1
     5ac:	0000019d 	.word	0x0000019d
     5b0:	00002ad9 	.word	0x00002ad9
     5b4:	00002b1d 	.word	0x00002b1d
     5b8:	00000e51 	.word	0x00000e51
     5bc:	00000299 	.word	0x00000299

000005c0 <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
     5c0:	b580      	push	{r7, lr}
     5c2:	b084      	sub	sp, #16
     5c4:	af00      	add	r7, sp, #0
     5c6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     5c8:	687b      	ldr	r3, [r7, #4]
     5ca:	681b      	ldr	r3, [r3, #0]
     5cc:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     5ce:	68fb      	ldr	r3, [r7, #12]
     5d0:	7e1b      	ldrb	r3, [r3, #24]
     5d2:	b2db      	uxtb	r3, r3
     5d4:	1c1a      	adds	r2, r3, #0
     5d6:	2302      	movs	r3, #2
     5d8:	4013      	ands	r3, r2
     5da:	d00b      	beq.n	5f4 <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     5dc:	68fb      	ldr	r3, [r7, #12]
     5de:	2202      	movs	r2, #2
     5e0:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     5e2:	68fb      	ldr	r3, [r7, #12]
     5e4:	8b5b      	ldrh	r3, [r3, #26]
     5e6:	b29b      	uxth	r3, r3
     5e8:	1c1a      	adds	r2, r3, #0
     5ea:	2302      	movs	r3, #2
     5ec:	4013      	ands	r3, r2
     5ee:	d011      	beq.n	614 <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     5f0:	2341      	movs	r3, #65	; 0x41
     5f2:	e010      	b.n	616 <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     5f4:	68fb      	ldr	r3, [r7, #12]
     5f6:	8b5b      	ldrh	r3, [r3, #26]
     5f8:	b29b      	uxth	r3, r3
     5fa:	1c1a      	adds	r2, r3, #0
     5fc:	2304      	movs	r3, #4
     5fe:	4013      	ands	r3, r2
     600:	d008      	beq.n	614 <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     602:	68fb      	ldr	r3, [r7, #12]
     604:	685b      	ldr	r3, [r3, #4]
     606:	22c0      	movs	r2, #192	; 0xc0
     608:	0292      	lsls	r2, r2, #10
     60a:	431a      	orrs	r2, r3
     60c:	68fb      	ldr	r3, [r7, #12]
     60e:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
     610:	2318      	movs	r3, #24
     612:	e000      	b.n	616 <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
     614:	2300      	movs	r3, #0
}
     616:	1c18      	adds	r0, r3, #0
     618:	46bd      	mov	sp, r7
     61a:	b004      	add	sp, #16
     61c:	bd80      	pop	{r7, pc}
     61e:	46c0      	nop			; (mov r8, r8)

00000620 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     620:	b580      	push	{r7, lr}
     622:	b084      	sub	sp, #16
     624:	af00      	add	r7, sp, #0
     626:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     628:	687b      	ldr	r3, [r7, #4]
     62a:	681b      	ldr	r3, [r3, #0]
     62c:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     62e:	230e      	movs	r3, #14
     630:	18fb      	adds	r3, r7, r3
     632:	2200      	movs	r2, #0
     634:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     636:	e00f      	b.n	658 <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     638:	230e      	movs	r3, #14
     63a:	18fb      	adds	r3, r7, r3
     63c:	220e      	movs	r2, #14
     63e:	18ba      	adds	r2, r7, r2
     640:	8812      	ldrh	r2, [r2, #0]
     642:	3201      	adds	r2, #1
     644:	801a      	strh	r2, [r3, #0]
     646:	687b      	ldr	r3, [r7, #4]
     648:	891b      	ldrh	r3, [r3, #8]
     64a:	220e      	movs	r2, #14
     64c:	18ba      	adds	r2, r7, r2
     64e:	8812      	ldrh	r2, [r2, #0]
     650:	429a      	cmp	r2, r3
     652:	d301      	bcc.n	658 <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
     654:	2312      	movs	r3, #18
     656:	e00e      	b.n	676 <_i2c_master_wait_for_bus+0x56>

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     658:	68bb      	ldr	r3, [r7, #8]
     65a:	7e1b      	ldrb	r3, [r3, #24]
     65c:	b2db      	uxtb	r3, r3
     65e:	1c1a      	adds	r2, r3, #0
     660:	2301      	movs	r3, #1
     662:	4013      	ands	r3, r2
     664:	d106      	bne.n	674 <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     666:	68bb      	ldr	r3, [r7, #8]
     668:	7e1b      	ldrb	r3, [r3, #24]
     66a:	b2db      	uxtb	r3, r3
     66c:	1c1a      	adds	r2, r3, #0
     66e:	2302      	movs	r3, #2
     670:	4013      	ands	r3, r2

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     672:	d0e1      	beq.n	638 <_i2c_master_wait_for_bus+0x18>
		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
		}
	}
	return STATUS_OK;
     674:	2300      	movs	r3, #0
}
     676:	1c18      	adds	r0, r3, #0
     678:	46bd      	mov	sp, r7
     67a:	b004      	add	sp, #16
     67c:	bd80      	pop	{r7, pc}
     67e:	46c0      	nop			; (mov r8, r8)

00000680 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen.
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     680:	b590      	push	{r4, r7, lr}
     682:	b085      	sub	sp, #20
     684:	af00      	add	r7, sp, #0
     686:	6078      	str	r0, [r7, #4]
     688:	1c0a      	adds	r2, r1, #0
     68a:	1cfb      	adds	r3, r7, #3
     68c:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     68e:	687b      	ldr	r3, [r7, #4]
     690:	681b      	ldr	r3, [r3, #0]
     692:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     694:	68fb      	ldr	r3, [r7, #12]
     696:	685b      	ldr	r3, [r3, #4]
     698:	2280      	movs	r2, #128	; 0x80
     69a:	02d2      	lsls	r2, r2, #11
     69c:	431a      	orrs	r2, r3
     69e:	68fb      	ldr	r3, [r7, #12]
     6a0:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     6a2:	1cfb      	adds	r3, r7, #3
     6a4:	781a      	ldrb	r2, [r3, #0]
     6a6:	68fb      	ldr	r3, [r7, #12]
     6a8:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     6aa:	230b      	movs	r3, #11
     6ac:	18fc      	adds	r4, r7, r3
     6ae:	687b      	ldr	r3, [r7, #4]
     6b0:	1c18      	adds	r0, r3, #0
     6b2:	4b07      	ldr	r3, [pc, #28]	; (6d0 <_i2c_master_send_hs_master_code+0x50>)
     6b4:	4798      	blx	r3
     6b6:	1c03      	adds	r3, r0, #0
     6b8:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     6ba:	68fb      	ldr	r3, [r7, #12]
     6bc:	2201      	movs	r2, #1
     6be:	761a      	strb	r2, [r3, #24]

	return tmp_status;
     6c0:	230b      	movs	r3, #11
     6c2:	18fb      	adds	r3, r7, r3
     6c4:	781b      	ldrb	r3, [r3, #0]
}
     6c6:	1c18      	adds	r0, r3, #0
     6c8:	46bd      	mov	sp, r7
     6ca:	b005      	add	sp, #20
     6cc:	bd90      	pop	{r4, r7, pc}
     6ce:	46c0      	nop			; (mov r8, r8)
     6d0:	00000621 	.word	0x00000621

000006d4 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     6d4:	b590      	push	{r4, r7, lr}
     6d6:	b087      	sub	sp, #28
     6d8:	af00      	add	r7, sp, #0
     6da:	6078      	str	r0, [r7, #4]
     6dc:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     6de:	687b      	ldr	r3, [r7, #4]
     6e0:	681b      	ldr	r3, [r3, #0]
     6e2:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     6e4:	2314      	movs	r3, #20
     6e6:	18fb      	adds	r3, r7, r3
     6e8:	683a      	ldr	r2, [r7, #0]
     6ea:	8852      	ldrh	r2, [r2, #2]
     6ec:	801a      	strh	r2, [r3, #0]

	/* Written buffer counter. */
	uint16_t counter = 0;
     6ee:	2312      	movs	r3, #18
     6f0:	18fb      	adds	r3, r7, r3
     6f2:	2200      	movs	r2, #0
     6f4:	801a      	strh	r2, [r3, #0]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     6f6:	68fb      	ldr	r3, [r7, #12]
     6f8:	681b      	ldr	r3, [r3, #0]
     6fa:	0edb      	lsrs	r3, r3, #27
     6fc:	1c1a      	adds	r2, r3, #0
     6fe:	2301      	movs	r3, #1
     700:	4013      	ands	r3, r2
     702:	b2db      	uxtb	r3, r3
     704:	1c1a      	adds	r2, r3, #0
     706:	230b      	movs	r3, #11
     708:	18fb      	adds	r3, r7, r3
     70a:	1e51      	subs	r1, r2, #1
     70c:	418a      	sbcs	r2, r1
     70e:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
     710:	683b      	ldr	r3, [r7, #0]
     712:	7a5b      	ldrb	r3, [r3, #9]
     714:	2b00      	cmp	r3, #0
     716:	d006      	beq.n	726 <_i2c_master_read_packet+0x52>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     718:	683b      	ldr	r3, [r7, #0]
     71a:	7a9b      	ldrb	r3, [r3, #10]
     71c:	687a      	ldr	r2, [r7, #4]
     71e:	1c10      	adds	r0, r2, #0
     720:	1c19      	adds	r1, r3, #0
     722:	4b7a      	ldr	r3, [pc, #488]	; (90c <_i2c_master_read_packet+0x238>)
     724:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     726:	68fb      	ldr	r3, [r7, #12]
     728:	685b      	ldr	r3, [r3, #4]
     72a:	4a79      	ldr	r2, [pc, #484]	; (910 <_i2c_master_read_packet+0x23c>)
     72c:	401a      	ands	r2, r3
     72e:	68fb      	ldr	r3, [r7, #12]
     730:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     732:	683b      	ldr	r3, [r7, #0]
     734:	7a1b      	ldrb	r3, [r3, #8]
     736:	2b00      	cmp	r3, #0
     738:	d042      	beq.n	7c0 <_i2c_master_read_packet+0xec>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
     73a:	683b      	ldr	r3, [r7, #0]
     73c:	881b      	ldrh	r3, [r3, #0]
     73e:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     740:	683b      	ldr	r3, [r7, #0]
     742:	7a5b      	ldrb	r3, [r3, #9]
     744:	039b      	lsls	r3, r3, #14
	if (packet->ten_bit_address) {
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
     746:	4313      	orrs	r3, r2
     748:	1c1a      	adds	r2, r3, #0
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     74a:	2380      	movs	r3, #128	; 0x80
     74c:	021b      	lsls	r3, r3, #8
     74e:	431a      	orrs	r2, r3
	if (packet->ten_bit_address) {
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
     750:	68fb      	ldr	r3, [r7, #12]
     752:	625a      	str	r2, [r3, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
     754:	2317      	movs	r3, #23
     756:	18fc      	adds	r4, r7, r3
     758:	687b      	ldr	r3, [r7, #4]
     75a:	1c18      	adds	r0, r3, #0
     75c:	4b6d      	ldr	r3, [pc, #436]	; (914 <_i2c_master_read_packet+0x240>)
     75e:	4798      	blx	r3
     760:	1c03      	adds	r3, r0, #0
     762:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     764:	68fb      	ldr	r3, [r7, #12]
     766:	685b      	ldr	r3, [r3, #4]
     768:	4a69      	ldr	r2, [pc, #420]	; (910 <_i2c_master_read_packet+0x23c>)
     76a:	401a      	ands	r2, r3
     76c:	68fb      	ldr	r3, [r7, #12]
     76e:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
     770:	2317      	movs	r3, #23
     772:	18fb      	adds	r3, r7, r3
     774:	781b      	ldrb	r3, [r3, #0]
     776:	2b00      	cmp	r3, #0
     778:	d107      	bne.n	78a <_i2c_master_read_packet+0xb6>
			tmp_status = _i2c_master_address_response(module);
     77a:	2317      	movs	r3, #23
     77c:	18fc      	adds	r4, r7, r3
     77e:	687b      	ldr	r3, [r7, #4]
     780:	1c18      	adds	r0, r3, #0
     782:	4b65      	ldr	r3, [pc, #404]	; (918 <_i2c_master_read_packet+0x244>)
     784:	4798      	blx	r3
     786:	1c03      	adds	r3, r0, #0
     788:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
     78a:	2317      	movs	r3, #23
     78c:	18fb      	adds	r3, r7, r3
     78e:	781b      	ldrb	r3, [r3, #0]
     790:	2b00      	cmp	r3, #0
     792:	d111      	bne.n	7b8 <_i2c_master_read_packet+0xe4>
			/*
			 * Write ADDR[7:0] register to 11110 address[9:8] 1.
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     794:	683b      	ldr	r3, [r7, #0]
     796:	881b      	ldrh	r3, [r3, #0]
     798:	0a1b      	lsrs	r3, r3, #8
     79a:	b29b      	uxth	r3, r3
     79c:	2278      	movs	r2, #120	; 0x78
     79e:	4313      	orrs	r3, r2
     7a0:	b29b      	uxth	r3, r3
     7a2:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7a4:	683b      	ldr	r3, [r7, #0]
     7a6:	7a5b      	ldrb	r3, [r3, #9]
     7a8:	039b      	lsls	r3, r3, #14
		if (tmp_status == STATUS_OK) {
			/*
			 * Write ADDR[7:0] register to 11110 address[9:8] 1.
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     7aa:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7ac:	2201      	movs	r2, #1
     7ae:	4313      	orrs	r3, r2
		if (tmp_status == STATUS_OK) {
			/*
			 * Write ADDR[7:0] register to 11110 address[9:8] 1.
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     7b0:	1c1a      	adds	r2, r3, #0
     7b2:	68fb      	ldr	r3, [r7, #12]
     7b4:	625a      	str	r2, [r3, #36]	; 0x24
     7b6:	e00f      	b.n	7d8 <_i2c_master_read_packet+0x104>
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
     7b8:	2317      	movs	r3, #23
     7ba:	18fb      	adds	r3, r7, r3
     7bc:	781b      	ldrb	r3, [r3, #0]
     7be:	e0a0      	b.n	902 <_i2c_master_read_packet+0x22e>
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     7c0:	683b      	ldr	r3, [r7, #0]
     7c2:	881b      	ldrh	r3, [r3, #0]
     7c4:	005b      	lsls	r3, r3, #1
     7c6:	2201      	movs	r2, #1
     7c8:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     7ca:	683b      	ldr	r3, [r7, #0]
     7cc:	7a5b      	ldrb	r3, [r3, #9]
     7ce:	039b      	lsls	r3, r3, #14
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     7d0:	4313      	orrs	r3, r2
     7d2:	1c1a      	adds	r2, r3, #0
     7d4:	68fb      	ldr	r3, [r7, #12]
     7d6:	625a      	str	r2, [r3, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     7d8:	2317      	movs	r3, #23
     7da:	18fc      	adds	r4, r7, r3
     7dc:	687b      	ldr	r3, [r7, #4]
     7de:	1c18      	adds	r0, r3, #0
     7e0:	4b4c      	ldr	r3, [pc, #304]	; (914 <_i2c_master_read_packet+0x240>)
     7e2:	4798      	blx	r3
     7e4:	1c03      	adds	r3, r0, #0
     7e6:	7023      	strb	r3, [r4, #0]

	/* Set action to ack. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     7e8:	68fb      	ldr	r3, [r7, #12]
     7ea:	685b      	ldr	r3, [r3, #4]
     7ec:	4a48      	ldr	r2, [pc, #288]	; (910 <_i2c_master_read_packet+0x23c>)
     7ee:	401a      	ands	r2, r3
     7f0:	68fb      	ldr	r3, [r7, #12]
     7f2:	605a      	str	r2, [r3, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     7f4:	2317      	movs	r3, #23
     7f6:	18fb      	adds	r3, r7, r3
     7f8:	781b      	ldrb	r3, [r3, #0]
     7fa:	2b00      	cmp	r3, #0
     7fc:	d107      	bne.n	80e <_i2c_master_read_packet+0x13a>
		tmp_status = _i2c_master_address_response(module);
     7fe:	2317      	movs	r3, #23
     800:	18fc      	adds	r4, r7, r3
     802:	687b      	ldr	r3, [r7, #4]
     804:	1c18      	adds	r0, r3, #0
     806:	4b44      	ldr	r3, [pc, #272]	; (918 <_i2c_master_read_packet+0x244>)
     808:	4798      	blx	r3
     80a:	1c03      	adds	r3, r0, #0
     80c:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
     80e:	2317      	movs	r3, #23
     810:	18fb      	adds	r3, r7, r3
     812:	781b      	ldrb	r3, [r3, #0]
     814:	2b00      	cmp	r3, #0
     816:	d000      	beq.n	81a <_i2c_master_read_packet+0x146>
     818:	e070      	b.n	8fc <_i2c_master_read_packet+0x228>
		/* Read data buffer. */
		while (tmp_data_length--) {
     81a:	e048      	b.n	8ae <_i2c_master_read_packet+0x1da>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     81c:	68fb      	ldr	r3, [r7, #12]
     81e:	8b5b      	ldrh	r3, [r3, #26]
     820:	b29b      	uxth	r3, r3
     822:	1c1a      	adds	r2, r3, #0
     824:	2320      	movs	r3, #32
     826:	4013      	ands	r3, r2
     828:	d101      	bne.n	82e <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
     82a:	2341      	movs	r3, #65	; 0x41
     82c:	e069      	b.n	902 <_i2c_master_read_packet+0x22e>
			}

			if (((!sclsm_flag) && (tmp_data_length == 0)) ||
     82e:	230b      	movs	r3, #11
     830:	18fb      	adds	r3, r7, r3
     832:	781b      	ldrb	r3, [r3, #0]
     834:	2201      	movs	r2, #1
     836:	4053      	eors	r3, r2
     838:	b2db      	uxtb	r3, r3
     83a:	2b00      	cmp	r3, #0
     83c:	d004      	beq.n	848 <_i2c_master_read_packet+0x174>
     83e:	2314      	movs	r3, #20
     840:	18fb      	adds	r3, r7, r3
     842:	881b      	ldrh	r3, [r3, #0]
     844:	2b00      	cmp	r3, #0
     846:	d009      	beq.n	85c <_i2c_master_read_packet+0x188>
     848:	230b      	movs	r3, #11
     84a:	18fb      	adds	r3, r7, r3
     84c:	781b      	ldrb	r3, [r3, #0]
     84e:	2b00      	cmp	r3, #0
     850:	d00c      	beq.n	86c <_i2c_master_read_packet+0x198>
					((sclsm_flag) && (tmp_data_length == 1))) {
     852:	2314      	movs	r3, #20
     854:	18fb      	adds	r3, r7, r3
     856:	881b      	ldrh	r3, [r3, #0]
     858:	2b01      	cmp	r3, #1
     85a:	d107      	bne.n	86c <_i2c_master_read_packet+0x198>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     85c:	68fb      	ldr	r3, [r7, #12]
     85e:	685b      	ldr	r3, [r3, #4]
     860:	2280      	movs	r2, #128	; 0x80
     862:	02d2      	lsls	r2, r2, #11
     864:	431a      	orrs	r2, r3
     866:	68fb      	ldr	r3, [r7, #12]
     868:	605a      	str	r2, [r3, #4]
     86a:	e01a      	b.n	8a2 <_i2c_master_read_packet+0x1ce>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
     86c:	687b      	ldr	r3, [r7, #4]
     86e:	1c18      	adds	r0, r3, #0
     870:	4b2a      	ldr	r3, [pc, #168]	; (91c <_i2c_master_read_packet+0x248>)
     872:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
     874:	683b      	ldr	r3, [r7, #0]
     876:	685a      	ldr	r2, [r3, #4]
     878:	2312      	movs	r3, #18
     87a:	18fb      	adds	r3, r7, r3
     87c:	881b      	ldrh	r3, [r3, #0]
     87e:	2112      	movs	r1, #18
     880:	1879      	adds	r1, r7, r1
     882:	1c58      	adds	r0, r3, #1
     884:	8008      	strh	r0, [r1, #0]
     886:	18d3      	adds	r3, r2, r3
     888:	68fa      	ldr	r2, [r7, #12]
     88a:	2128      	movs	r1, #40	; 0x28
     88c:	5c52      	ldrb	r2, [r2, r1]
     88e:	b2d2      	uxtb	r2, r2
     890:	701a      	strb	r2, [r3, #0]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
     892:	2317      	movs	r3, #23
     894:	18fc      	adds	r4, r7, r3
     896:	687b      	ldr	r3, [r7, #4]
     898:	1c18      	adds	r0, r3, #0
     89a:	4b1e      	ldr	r3, [pc, #120]	; (914 <_i2c_master_read_packet+0x240>)
     89c:	4798      	blx	r3
     89e:	1c03      	adds	r3, r0, #0
     8a0:	7023      	strb	r3, [r4, #0]
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
     8a2:	2317      	movs	r3, #23
     8a4:	18fb      	adds	r3, r7, r3
     8a6:	781b      	ldrb	r3, [r3, #0]
     8a8:	2b00      	cmp	r3, #0
     8aa:	d000      	beq.n	8ae <_i2c_master_read_packet+0x1da>
				break;
     8ac:	e008      	b.n	8c0 <_i2c_master_read_packet+0x1ec>
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
		/* Read data buffer. */
		while (tmp_data_length--) {
     8ae:	2314      	movs	r3, #20
     8b0:	18fb      	adds	r3, r7, r3
     8b2:	881b      	ldrh	r3, [r3, #0]
     8b4:	2214      	movs	r2, #20
     8b6:	18ba      	adds	r2, r7, r2
     8b8:	1e59      	subs	r1, r3, #1
     8ba:	8011      	strh	r1, [r2, #0]
     8bc:	2b00      	cmp	r3, #0
     8be:	d1ad      	bne.n	81c <_i2c_master_read_packet+0x148>
			if (tmp_status != STATUS_OK) {
				break;
			}
		}

		if (module->send_stop) {
     8c0:	687b      	ldr	r3, [r7, #4]
     8c2:	7a9b      	ldrb	r3, [r3, #10]
     8c4:	2b00      	cmp	r3, #0
     8c6:	d00a      	beq.n	8de <_i2c_master_read_packet+0x20a>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
     8c8:	687b      	ldr	r3, [r7, #4]
     8ca:	1c18      	adds	r0, r3, #0
     8cc:	4b13      	ldr	r3, [pc, #76]	; (91c <_i2c_master_read_packet+0x248>)
     8ce:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     8d0:	68fb      	ldr	r3, [r7, #12]
     8d2:	685b      	ldr	r3, [r3, #4]
     8d4:	22c0      	movs	r2, #192	; 0xc0
     8d6:	0292      	lsls	r2, r2, #10
     8d8:	431a      	orrs	r2, r3
     8da:	68fb      	ldr	r3, [r7, #12]
     8dc:	605a      	str	r2, [r3, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
     8de:	687b      	ldr	r3, [r7, #4]
     8e0:	1c18      	adds	r0, r3, #0
     8e2:	4b0e      	ldr	r3, [pc, #56]	; (91c <_i2c_master_read_packet+0x248>)
     8e4:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
     8e6:	683b      	ldr	r3, [r7, #0]
     8e8:	685a      	ldr	r2, [r3, #4]
     8ea:	2312      	movs	r3, #18
     8ec:	18fb      	adds	r3, r7, r3
     8ee:	881b      	ldrh	r3, [r3, #0]
     8f0:	18d3      	adds	r3, r2, r3
     8f2:	68fa      	ldr	r2, [r7, #12]
     8f4:	2128      	movs	r1, #40	; 0x28
     8f6:	5c52      	ldrb	r2, [r2, r1]
     8f8:	b2d2      	uxtb	r2, r2
     8fa:	701a      	strb	r2, [r3, #0]
	}

	return tmp_status;
     8fc:	2317      	movs	r3, #23
     8fe:	18fb      	adds	r3, r7, r3
     900:	781b      	ldrb	r3, [r3, #0]
}
     902:	1c18      	adds	r0, r3, #0
     904:	46bd      	mov	sp, r7
     906:	b007      	add	sp, #28
     908:	bd90      	pop	{r4, r7, pc}
     90a:	46c0      	nop			; (mov r8, r8)
     90c:	00000681 	.word	0x00000681
     910:	fffbffff 	.word	0xfffbffff
     914:	00000621 	.word	0x00000621
     918:	000005c1 	.word	0x000005c1
     91c:	00000279 	.word	0x00000279

00000920 <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     920:	b580      	push	{r7, lr}
     922:	b082      	sub	sp, #8
     924:	af00      	add	r7, sp, #0
     926:	6078      	str	r0, [r7, #4]
     928:	6039      	str	r1, [r7, #0]
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     92a:	687b      	ldr	r3, [r7, #4]
     92c:	2201      	movs	r2, #1
     92e:	729a      	strb	r2, [r3, #10]

	return _i2c_master_read_packet(module, packet);
     930:	687a      	ldr	r2, [r7, #4]
     932:	683b      	ldr	r3, [r7, #0]
     934:	1c10      	adds	r0, r2, #0
     936:	1c19      	adds	r1, r3, #0
     938:	4b03      	ldr	r3, [pc, #12]	; (948 <i2c_master_read_packet_wait+0x28>)
     93a:	4798      	blx	r3
     93c:	1c03      	adds	r3, r0, #0
}
     93e:	1c18      	adds	r0, r3, #0
     940:	46bd      	mov	sp, r7
     942:	b002      	add	sp, #8
     944:	bd80      	pop	{r7, pc}
     946:	46c0      	nop			; (mov r8, r8)
     948:	000006d5 	.word	0x000006d5

0000094c <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     94c:	b590      	push	{r4, r7, lr}
     94e:	b087      	sub	sp, #28
     950:	af00      	add	r7, sp, #0
     952:	6078      	str	r0, [r7, #4]
     954:	6039      	str	r1, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     956:	687b      	ldr	r3, [r7, #4]
     958:	681b      	ldr	r3, [r3, #0]
     95a:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     95c:	2314      	movs	r3, #20
     95e:	18fb      	adds	r3, r7, r3
     960:	683a      	ldr	r2, [r7, #0]
     962:	8852      	ldrh	r2, [r2, #2]
     964:	801a      	strh	r2, [r3, #0]

	_i2c_master_wait_for_sync(module);
     966:	687b      	ldr	r3, [r7, #4]
     968:	1c18      	adds	r0, r3, #0
     96a:	4b51      	ldr	r3, [pc, #324]	; (ab0 <_i2c_master_write_packet+0x164>)
     96c:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     96e:	683b      	ldr	r3, [r7, #0]
     970:	7a5b      	ldrb	r3, [r3, #9]
     972:	2b00      	cmp	r3, #0
     974:	d006      	beq.n	984 <_i2c_master_write_packet+0x38>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     976:	683b      	ldr	r3, [r7, #0]
     978:	7a9b      	ldrb	r3, [r3, #10]
     97a:	687a      	ldr	r2, [r7, #4]
     97c:	1c10      	adds	r0, r2, #0
     97e:	1c19      	adds	r1, r3, #0
     980:	4b4c      	ldr	r3, [pc, #304]	; (ab4 <_i2c_master_write_packet+0x168>)
     982:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     984:	68fb      	ldr	r3, [r7, #12]
     986:	685b      	ldr	r3, [r3, #4]
     988:	4a4b      	ldr	r2, [pc, #300]	; (ab8 <_i2c_master_write_packet+0x16c>)
     98a:	401a      	ands	r2, r3
     98c:	68fb      	ldr	r3, [r7, #12]
     98e:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     990:	683b      	ldr	r3, [r7, #0]
     992:	7a1b      	ldrb	r3, [r3, #8]
     994:	2b00      	cmp	r3, #0
     996:	d00d      	beq.n	9b4 <_i2c_master_write_packet+0x68>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     998:	683b      	ldr	r3, [r7, #0]
     99a:	881b      	ldrh	r3, [r3, #0]
     99c:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     99e:	683b      	ldr	r3, [r7, #0]
     9a0:	7a5b      	ldrb	r3, [r3, #9]
     9a2:	039b      	lsls	r3, r3, #14
	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     9a4:	4313      	orrs	r3, r2
     9a6:	1c1a      	adds	r2, r3, #0
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     9a8:	2380      	movs	r3, #128	; 0x80
     9aa:	021b      	lsls	r3, r3, #8
     9ac:	431a      	orrs	r2, r3
	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     9ae:	68fb      	ldr	r3, [r7, #12]
     9b0:	625a      	str	r2, [r3, #36]	; 0x24
     9b2:	e009      	b.n	9c8 <_i2c_master_write_packet+0x7c>
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     9b4:	683b      	ldr	r3, [r7, #0]
     9b6:	881b      	ldrh	r3, [r3, #0]
     9b8:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     9ba:	683b      	ldr	r3, [r7, #0]
     9bc:	7a5b      	ldrb	r3, [r3, #9]
     9be:	039b      	lsls	r3, r3, #14
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     9c0:	4313      	orrs	r3, r2
     9c2:	1c1a      	adds	r2, r3, #0
     9c4:	68fb      	ldr	r3, [r7, #12]
     9c6:	625a      	str	r2, [r3, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     9c8:	2317      	movs	r3, #23
     9ca:	18fc      	adds	r4, r7, r3
     9cc:	687b      	ldr	r3, [r7, #4]
     9ce:	1c18      	adds	r0, r3, #0
     9d0:	4b3a      	ldr	r3, [pc, #232]	; (abc <_i2c_master_write_packet+0x170>)
     9d2:	4798      	blx	r3
     9d4:	1c03      	adds	r3, r0, #0
     9d6:	7023      	strb	r3, [r4, #0]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     9d8:	2317      	movs	r3, #23
     9da:	18fb      	adds	r3, r7, r3
     9dc:	781b      	ldrb	r3, [r3, #0]
     9de:	2b00      	cmp	r3, #0
     9e0:	d107      	bne.n	9f2 <_i2c_master_write_packet+0xa6>
		tmp_status = _i2c_master_address_response(module);
     9e2:	2317      	movs	r3, #23
     9e4:	18fc      	adds	r4, r7, r3
     9e6:	687b      	ldr	r3, [r7, #4]
     9e8:	1c18      	adds	r0, r3, #0
     9ea:	4b35      	ldr	r3, [pc, #212]	; (ac0 <_i2c_master_write_packet+0x174>)
     9ec:	4798      	blx	r3
     9ee:	1c03      	adds	r3, r0, #0
     9f0:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
     9f2:	2317      	movs	r3, #23
     9f4:	18fb      	adds	r3, r7, r3
     9f6:	781b      	ldrb	r3, [r3, #0]
     9f8:	2b00      	cmp	r3, #0
     9fa:	d151      	bne.n	aa0 <_i2c_master_write_packet+0x154>
		/* Buffer counter. */
		uint16_t buffer_counter = 0;
     9fc:	2312      	movs	r3, #18
     9fe:	18fb      	adds	r3, r7, r3
     a00:	2200      	movs	r2, #0
     a02:	801a      	strh	r2, [r3, #0]

		/* Write data buffer. */
		while (tmp_data_length--) {
     a04:	e034      	b.n	a70 <_i2c_master_write_packet+0x124>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     a06:	68fb      	ldr	r3, [r7, #12]
     a08:	8b5b      	ldrh	r3, [r3, #26]
     a0a:	b29b      	uxth	r3, r3
     a0c:	1c1a      	adds	r2, r3, #0
     a0e:	2320      	movs	r3, #32
     a10:	4013      	ands	r3, r2
     a12:	d101      	bne.n	a18 <_i2c_master_write_packet+0xcc>
				return STATUS_ERR_PACKET_COLLISION;
     a14:	2341      	movs	r3, #65	; 0x41
     a16:	e046      	b.n	aa6 <_i2c_master_write_packet+0x15a>
			}

			/* Write byte to slave. */
			_i2c_master_wait_for_sync(module);
     a18:	687b      	ldr	r3, [r7, #4]
     a1a:	1c18      	adds	r0, r3, #0
     a1c:	4b24      	ldr	r3, [pc, #144]	; (ab0 <_i2c_master_write_packet+0x164>)
     a1e:	4798      	blx	r3
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     a20:	683b      	ldr	r3, [r7, #0]
     a22:	685a      	ldr	r2, [r3, #4]
     a24:	2312      	movs	r3, #18
     a26:	18fb      	adds	r3, r7, r3
     a28:	881b      	ldrh	r3, [r3, #0]
     a2a:	2112      	movs	r1, #18
     a2c:	1879      	adds	r1, r7, r1
     a2e:	1c58      	adds	r0, r3, #1
     a30:	8008      	strh	r0, [r1, #0]
     a32:	18d3      	adds	r3, r2, r3
     a34:	7819      	ldrb	r1, [r3, #0]
     a36:	68fb      	ldr	r3, [r7, #12]
     a38:	2228      	movs	r2, #40	; 0x28
     a3a:	5499      	strb	r1, [r3, r2]

			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);
     a3c:	2317      	movs	r3, #23
     a3e:	18fc      	adds	r4, r7, r3
     a40:	687b      	ldr	r3, [r7, #4]
     a42:	1c18      	adds	r0, r3, #0
     a44:	4b1d      	ldr	r3, [pc, #116]	; (abc <_i2c_master_write_packet+0x170>)
     a46:	4798      	blx	r3
     a48:	1c03      	adds	r3, r0, #0
     a4a:	7023      	strb	r3, [r4, #0]

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
     a4c:	2317      	movs	r3, #23
     a4e:	18fb      	adds	r3, r7, r3
     a50:	781b      	ldrb	r3, [r3, #0]
     a52:	2b00      	cmp	r3, #0
     a54:	d000      	beq.n	a58 <_i2c_master_write_packet+0x10c>
				break;
     a56:	e014      	b.n	a82 <_i2c_master_write_packet+0x136>
			}

			/* Check for NACK from slave. */
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     a58:	68fb      	ldr	r3, [r7, #12]
     a5a:	8b5b      	ldrh	r3, [r3, #26]
     a5c:	b29b      	uxth	r3, r3
     a5e:	1c1a      	adds	r2, r3, #0
     a60:	2304      	movs	r3, #4
     a62:	4013      	ands	r3, r2
     a64:	d004      	beq.n	a70 <_i2c_master_write_packet+0x124>
				/* Return bad data value. */
				tmp_status = STATUS_ERR_OVERFLOW;
     a66:	2317      	movs	r3, #23
     a68:	18fb      	adds	r3, r7, r3
     a6a:	221e      	movs	r2, #30
     a6c:	701a      	strb	r2, [r3, #0]
				break;
     a6e:	e008      	b.n	a82 <_i2c_master_write_packet+0x136>
	if (tmp_status == STATUS_OK) {
		/* Buffer counter. */
		uint16_t buffer_counter = 0;

		/* Write data buffer. */
		while (tmp_data_length--) {
     a70:	2314      	movs	r3, #20
     a72:	18fb      	adds	r3, r7, r3
     a74:	881b      	ldrh	r3, [r3, #0]
     a76:	2214      	movs	r2, #20
     a78:	18ba      	adds	r2, r7, r2
     a7a:	1e59      	subs	r1, r3, #1
     a7c:	8011      	strh	r1, [r2, #0]
     a7e:	2b00      	cmp	r3, #0
     a80:	d1c1      	bne.n	a06 <_i2c_master_write_packet+0xba>
				tmp_status = STATUS_ERR_OVERFLOW;
				break;
			}
		}

		if (module->send_stop) {
     a82:	687b      	ldr	r3, [r7, #4]
     a84:	7a9b      	ldrb	r3, [r3, #10]
     a86:	2b00      	cmp	r3, #0
     a88:	d00a      	beq.n	aa0 <_i2c_master_write_packet+0x154>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
     a8a:	687b      	ldr	r3, [r7, #4]
     a8c:	1c18      	adds	r0, r3, #0
     a8e:	4b08      	ldr	r3, [pc, #32]	; (ab0 <_i2c_master_write_packet+0x164>)
     a90:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     a92:	68fb      	ldr	r3, [r7, #12]
     a94:	685b      	ldr	r3, [r3, #4]
     a96:	22c0      	movs	r2, #192	; 0xc0
     a98:	0292      	lsls	r2, r2, #10
     a9a:	431a      	orrs	r2, r3
     a9c:	68fb      	ldr	r3, [r7, #12]
     a9e:	605a      	str	r2, [r3, #4]
		}
	}

	return tmp_status;
     aa0:	2317      	movs	r3, #23
     aa2:	18fb      	adds	r3, r7, r3
     aa4:	781b      	ldrb	r3, [r3, #0]
}
     aa6:	1c18      	adds	r0, r3, #0
     aa8:	46bd      	mov	sp, r7
     aaa:	b007      	add	sp, #28
     aac:	bd90      	pop	{r4, r7, pc}
     aae:	46c0      	nop			; (mov r8, r8)
     ab0:	00000279 	.word	0x00000279
     ab4:	00000681 	.word	0x00000681
     ab8:	fffbffff 	.word	0xfffbffff
     abc:	00000621 	.word	0x00000621
     ac0:	000005c1 	.word	0x000005c1

00000ac4 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     ac4:	b580      	push	{r7, lr}
     ac6:	b082      	sub	sp, #8
     ac8:	af00      	add	r7, sp, #0
     aca:	6078      	str	r0, [r7, #4]
     acc:	6039      	str	r1, [r7, #0]
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     ace:	687b      	ldr	r3, [r7, #4]
     ad0:	2201      	movs	r2, #1
     ad2:	729a      	strb	r2, [r3, #10]

	return _i2c_master_write_packet(module, packet);
     ad4:	687a      	ldr	r2, [r7, #4]
     ad6:	683b      	ldr	r3, [r7, #0]
     ad8:	1c10      	adds	r0, r2, #0
     ada:	1c19      	adds	r1, r3, #0
     adc:	4b03      	ldr	r3, [pc, #12]	; (aec <i2c_master_write_packet_wait+0x28>)
     ade:	4798      	blx	r3
     ae0:	1c03      	adds	r3, r0, #0
}
     ae2:	1c18      	adds	r0, r3, #0
     ae4:	46bd      	mov	sp, r7
     ae6:	b002      	add	sp, #8
     ae8:	bd80      	pop	{r7, pc}
     aea:	46c0      	nop			; (mov r8, r8)
     aec:	0000094d 	.word	0x0000094d

00000af0 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     af0:	b580      	push	{r7, lr}
     af2:	b082      	sub	sp, #8
     af4:	af00      	add	r7, sp, #0
     af6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     af8:	687b      	ldr	r3, [r7, #4]
     afa:	2200      	movs	r2, #0
     afc:	701a      	strb	r2, [r3, #0]
}
     afe:	46bd      	mov	sp, r7
     b00:	b002      	add	sp, #8
     b02:	bd80      	pop	{r7, pc}

00000b04 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     b04:	b5f0      	push	{r4, r5, r6, r7, lr}
     b06:	b08d      	sub	sp, #52	; 0x34
     b08:	af00      	add	r7, sp, #0
     b0a:	60b8      	str	r0, [r7, #8]
     b0c:	60f9      	str	r1, [r7, #12]
     b0e:	603a      	str	r2, [r7, #0]
     b10:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     b12:	2300      	movs	r3, #0
     b14:	2400      	movs	r4, #0
     b16:	623b      	str	r3, [r7, #32]
     b18:	627c      	str	r4, [r7, #36]	; 0x24
     b1a:	2300      	movs	r3, #0
     b1c:	2400      	movs	r4, #0
     b1e:	61bb      	str	r3, [r7, #24]
     b20:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
     b22:	233f      	movs	r3, #63	; 0x3f
     b24:	62fb      	str	r3, [r7, #44]	; 0x2c
     b26:	e053      	b.n	bd0 <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
     b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     b2a:	3b20      	subs	r3, #32
     b2c:	2b00      	cmp	r3, #0
     b2e:	db04      	blt.n	b3a <long_division+0x36>
     b30:	2201      	movs	r2, #1
     b32:	409a      	lsls	r2, r3
     b34:	1c13      	adds	r3, r2, #0
     b36:	617b      	str	r3, [r7, #20]
     b38:	e00b      	b.n	b52 <long_division+0x4e>
     b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     b3c:	2220      	movs	r2, #32
     b3e:	1ad3      	subs	r3, r2, r3
     b40:	2201      	movs	r2, #1
     b42:	40da      	lsrs	r2, r3
     b44:	1c13      	adds	r3, r2, #0
     b46:	2100      	movs	r1, #0
     b48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     b4a:	4091      	lsls	r1, r2
     b4c:	1c0a      	adds	r2, r1, #0
     b4e:	4313      	orrs	r3, r2
     b50:	617b      	str	r3, [r7, #20]
     b52:	2201      	movs	r2, #1
     b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     b56:	409a      	lsls	r2, r3
     b58:	1c13      	adds	r3, r2, #0
     b5a:	613b      	str	r3, [r7, #16]

		r = r << 1;
     b5c:	69bb      	ldr	r3, [r7, #24]
     b5e:	69fc      	ldr	r4, [r7, #28]
     b60:	18db      	adds	r3, r3, r3
     b62:	4164      	adcs	r4, r4
     b64:	61bb      	str	r3, [r7, #24]
     b66:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
     b68:	68bb      	ldr	r3, [r7, #8]
     b6a:	693a      	ldr	r2, [r7, #16]
     b6c:	401a      	ands	r2, r3
     b6e:	1c15      	adds	r5, r2, #0
     b70:	68fb      	ldr	r3, [r7, #12]
     b72:	697a      	ldr	r2, [r7, #20]
     b74:	401a      	ands	r2, r3
     b76:	1c16      	adds	r6, r2, #0
     b78:	1c2b      	adds	r3, r5, #0
     b7a:	4333      	orrs	r3, r6
     b7c:	d007      	beq.n	b8e <long_division+0x8a>
			r |= 0x01;
     b7e:	69bb      	ldr	r3, [r7, #24]
     b80:	2201      	movs	r2, #1
     b82:	4313      	orrs	r3, r2
     b84:	61bb      	str	r3, [r7, #24]
     b86:	69fb      	ldr	r3, [r7, #28]
     b88:	2200      	movs	r2, #0
     b8a:	4313      	orrs	r3, r2
     b8c:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
     b8e:	687a      	ldr	r2, [r7, #4]
     b90:	69fb      	ldr	r3, [r7, #28]
     b92:	429a      	cmp	r2, r3
     b94:	d819      	bhi.n	bca <long_division+0xc6>
     b96:	687a      	ldr	r2, [r7, #4]
     b98:	69fb      	ldr	r3, [r7, #28]
     b9a:	429a      	cmp	r2, r3
     b9c:	d103      	bne.n	ba6 <long_division+0xa2>
     b9e:	683a      	ldr	r2, [r7, #0]
     ba0:	69bb      	ldr	r3, [r7, #24]
     ba2:	429a      	cmp	r2, r3
     ba4:	d811      	bhi.n	bca <long_division+0xc6>
			r = r - d;
     ba6:	69b9      	ldr	r1, [r7, #24]
     ba8:	69fa      	ldr	r2, [r7, #28]
     baa:	683b      	ldr	r3, [r7, #0]
     bac:	687c      	ldr	r4, [r7, #4]
     bae:	1ac9      	subs	r1, r1, r3
     bb0:	41a2      	sbcs	r2, r4
     bb2:	1c0b      	adds	r3, r1, #0
     bb4:	1c14      	adds	r4, r2, #0
     bb6:	61bb      	str	r3, [r7, #24]
     bb8:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
     bba:	6a3a      	ldr	r2, [r7, #32]
     bbc:	693b      	ldr	r3, [r7, #16]
     bbe:	4313      	orrs	r3, r2
     bc0:	623b      	str	r3, [r7, #32]
     bc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     bc4:	697b      	ldr	r3, [r7, #20]
     bc6:	4313      	orrs	r3, r2
     bc8:	627b      	str	r3, [r7, #36]	; 0x24
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     bcc:	3b01      	subs	r3, #1
     bce:	62fb      	str	r3, [r7, #44]	; 0x2c
     bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     bd2:	2b00      	cmp	r3, #0
     bd4:	daa8      	bge.n	b28 <long_division+0x24>
			r = r - d;
			q |= bit_shift;
		}
	}

	return q;
     bd6:	6a3b      	ldr	r3, [r7, #32]
     bd8:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
     bda:	1c18      	adds	r0, r3, #0
     bdc:	1c21      	adds	r1, r4, #0
     bde:	46bd      	mov	sp, r7
     be0:	b00d      	add	sp, #52	; 0x34
     be2:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000be4 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     be4:	b580      	push	{r7, lr}
     be6:	b086      	sub	sp, #24
     be8:	af00      	add	r7, sp, #0
     bea:	60f8      	str	r0, [r7, #12]
     bec:	60b9      	str	r1, [r7, #8]
     bee:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
     bf0:	2316      	movs	r3, #22
     bf2:	18fb      	adds	r3, r7, r3
     bf4:	2200      	movs	r2, #0
     bf6:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
     bf8:	68bb      	ldr	r3, [r7, #8]
     bfa:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     bfc:	68bb      	ldr	r3, [r7, #8]
     bfe:	085a      	lsrs	r2, r3, #1
     c00:	68fb      	ldr	r3, [r7, #12]
     c02:	429a      	cmp	r2, r3
     c04:	d201      	bcs.n	c0a <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     c06:	2340      	movs	r3, #64	; 0x40
     c08:	e026      	b.n	c58 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
     c0a:	68bb      	ldr	r3, [r7, #8]
     c0c:	085b      	lsrs	r3, r3, #1
     c0e:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
     c10:	e00a      	b.n	c28 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
     c12:	693a      	ldr	r2, [r7, #16]
     c14:	68fb      	ldr	r3, [r7, #12]
     c16:	1ad3      	subs	r3, r2, r3
     c18:	613b      	str	r3, [r7, #16]
		baud_calculated++;
     c1a:	2316      	movs	r3, #22
     c1c:	18fb      	adds	r3, r7, r3
     c1e:	881a      	ldrh	r2, [r3, #0]
     c20:	2316      	movs	r3, #22
     c22:	18fb      	adds	r3, r7, r3
     c24:	3201      	adds	r2, #1
     c26:	801a      	strh	r2, [r3, #0]
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     c28:	693a      	ldr	r2, [r7, #16]
     c2a:	68fb      	ldr	r3, [r7, #12]
     c2c:	429a      	cmp	r2, r3
     c2e:	d2f0      	bcs.n	c12 <_sercom_get_sync_baud_val+0x2e>
		clock_value = clock_value - baudrate;
		baud_calculated++;
	}
	baud_calculated = baud_calculated - 1;
     c30:	2316      	movs	r3, #22
     c32:	18fb      	adds	r3, r7, r3
     c34:	2216      	movs	r2, #22
     c36:	18ba      	adds	r2, r7, r2
     c38:	8812      	ldrh	r2, [r2, #0]
     c3a:	3a01      	subs	r2, #1
     c3c:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     c3e:	2316      	movs	r3, #22
     c40:	18fb      	adds	r3, r7, r3
     c42:	881b      	ldrh	r3, [r3, #0]
     c44:	2bff      	cmp	r3, #255	; 0xff
     c46:	d901      	bls.n	c4c <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     c48:	2340      	movs	r3, #64	; 0x40
     c4a:	e005      	b.n	c58 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
     c4c:	687b      	ldr	r3, [r7, #4]
     c4e:	2216      	movs	r2, #22
     c50:	18ba      	adds	r2, r7, r2
     c52:	8812      	ldrh	r2, [r2, #0]
     c54:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
     c56:	2300      	movs	r3, #0
	}
}
     c58:	1c18      	adds	r0, r3, #0
     c5a:	46bd      	mov	sp, r7
     c5c:	b006      	add	sp, #24
     c5e:	bd80      	pop	{r7, pc}

00000c60 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     c60:	b5f0      	push	{r4, r5, r6, r7, lr}
     c62:	b09d      	sub	sp, #116	; 0x74
     c64:	af00      	add	r7, sp, #0
     c66:	63f8      	str	r0, [r7, #60]	; 0x3c
     c68:	63b9      	str	r1, [r7, #56]	; 0x38
     c6a:	637a      	str	r2, [r7, #52]	; 0x34
     c6c:	2233      	movs	r2, #51	; 0x33
     c6e:	18ba      	adds	r2, r7, r2
     c70:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
     c72:	2300      	movs	r3, #0
     c74:	2400      	movs	r4, #0
     c76:	65bb      	str	r3, [r7, #88]	; 0x58
     c78:	65fc      	str	r4, [r7, #92]	; 0x5c
	uint64_t scale = 0;
     c7a:	2300      	movs	r3, #0
     c7c:	2400      	movs	r4, #0
     c7e:	653b      	str	r3, [r7, #80]	; 0x50
     c80:	657c      	str	r4, [r7, #84]	; 0x54
	uint64_t baud_calculated = 0;
     c82:	2300      	movs	r3, #0
     c84:	2400      	movs	r4, #0
     c86:	66bb      	str	r3, [r7, #104]	; 0x68
     c88:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
     c8a:	2300      	movs	r3, #0
     c8c:	663b      	str	r3, [r7, #96]	; 0x60
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     c8e:	2358      	movs	r3, #88	; 0x58
     c90:	2230      	movs	r2, #48	; 0x30
     c92:	4694      	mov	ip, r2
     c94:	44bc      	add	ip, r7
     c96:	4463      	add	r3, ip
     c98:	781a      	ldrb	r2, [r3, #0]
     c9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     c9c:	435a      	muls	r2, r3
     c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     ca0:	429a      	cmp	r2, r3
     ca2:	d901      	bls.n	ca8 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     ca4:	2340      	movs	r3, #64	; 0x40
     ca6:	e0c9      	b.n	e3c <_sercom_get_async_baud_val+0x1dc>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     ca8:	2333      	movs	r3, #51	; 0x33
     caa:	18fb      	adds	r3, r7, r3
     cac:	781b      	ldrb	r3, [r3, #0]
     cae:	2b00      	cmp	r3, #0
     cb0:	d13f      	bne.n	d32 <_sercom_get_async_baud_val+0xd2>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     cb2:	2358      	movs	r3, #88	; 0x58
     cb4:	2230      	movs	r2, #48	; 0x30
     cb6:	4694      	mov	ip, r2
     cb8:	44bc      	add	ip, r7
     cba:	4463      	add	r3, ip
     cbc:	781b      	ldrb	r3, [r3, #0]
     cbe:	b2db      	uxtb	r3, r3
     cc0:	613b      	str	r3, [r7, #16]
     cc2:	2300      	movs	r3, #0
     cc4:	617b      	str	r3, [r7, #20]
     cc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     cc8:	60bb      	str	r3, [r7, #8]
     cca:	2300      	movs	r3, #0
     ccc:	60fb      	str	r3, [r7, #12]
     cce:	4c5d      	ldr	r4, [pc, #372]	; (e44 <_sercom_get_async_baud_val+0x1e4>)
     cd0:	6938      	ldr	r0, [r7, #16]
     cd2:	6979      	ldr	r1, [r7, #20]
     cd4:	68ba      	ldr	r2, [r7, #8]
     cd6:	68fb      	ldr	r3, [r7, #12]
     cd8:	47a0      	blx	r4
     cda:	1c03      	adds	r3, r0, #0
     cdc:	1c0c      	adds	r4, r1, #0
     cde:	001b      	movs	r3, r3
     ce0:	64fb      	str	r3, [r7, #76]	; 0x4c
     ce2:	2300      	movs	r3, #0
     ce4:	64bb      	str	r3, [r7, #72]	; 0x48
		ratio = long_division(temp1, peripheral_clock);
     ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     ce8:	603b      	str	r3, [r7, #0]
     cea:	2300      	movs	r3, #0
     cec:	607b      	str	r3, [r7, #4]
     cee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
     cf0:	6cfc      	ldr	r4, [r7, #76]	; 0x4c
     cf2:	1c18      	adds	r0, r3, #0
     cf4:	1c21      	adds	r1, r4, #0
     cf6:	683a      	ldr	r2, [r7, #0]
     cf8:	687b      	ldr	r3, [r7, #4]
     cfa:	4c53      	ldr	r4, [pc, #332]	; (e48 <_sercom_get_async_baud_val+0x1e8>)
     cfc:	47a0      	blx	r4
     cfe:	1c03      	adds	r3, r0, #0
     d00:	1c0c      	adds	r4, r1, #0
     d02:	65bb      	str	r3, [r7, #88]	; 0x58
     d04:	65fc      	str	r4, [r7, #92]	; 0x5c
		scale = ((uint64_t)1 << SHIFT) - ratio;
     d06:	2100      	movs	r1, #0
     d08:	2201      	movs	r2, #1
     d0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
     d0c:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
     d0e:	1ac9      	subs	r1, r1, r3
     d10:	41a2      	sbcs	r2, r4
     d12:	1c0b      	adds	r3, r1, #0
     d14:	1c14      	adds	r4, r2, #0
     d16:	653b      	str	r3, [r7, #80]	; 0x50
     d18:	657c      	str	r4, [r7, #84]	; 0x54
		baud_calculated = (65536 * scale) >> SHIFT;
     d1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
     d1c:	0c1b      	lsrs	r3, r3, #16
     d1e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
     d20:	0416      	lsls	r6, r2, #16
     d22:	431e      	orrs	r6, r3
     d24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
     d26:	041d      	lsls	r5, r3, #16
     d28:	0033      	movs	r3, r6
     d2a:	66bb      	str	r3, [r7, #104]	; 0x68
     d2c:	2300      	movs	r3, #0
     d2e:	66fb      	str	r3, [r7, #108]	; 0x6c
     d30:	e07e      	b.n	e30 <_sercom_get_async_baud_val+0x1d0>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     d32:	2333      	movs	r3, #51	; 0x33
     d34:	18fb      	adds	r3, r7, r3
     d36:	781b      	ldrb	r3, [r3, #0]
     d38:	2b01      	cmp	r3, #1
     d3a:	d000      	beq.n	d3e <_sercom_get_async_baud_val+0xde>
     d3c:	e078      	b.n	e30 <_sercom_get_async_baud_val+0x1d0>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     d3e:	2337      	movs	r3, #55	; 0x37
     d40:	2230      	movs	r2, #48	; 0x30
     d42:	4694      	mov	ip, r2
     d44:	44bc      	add	ip, r7
     d46:	4463      	add	r3, ip
     d48:	2200      	movs	r2, #0
     d4a:	701a      	strb	r2, [r3, #0]
     d4c:	e051      	b.n	df2 <_sercom_get_async_baud_val+0x192>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d50:	62bb      	str	r3, [r7, #40]	; 0x28
     d52:	2300      	movs	r3, #0
     d54:	62fb      	str	r3, [r7, #44]	; 0x2c
     d56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
     d58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
     d5a:	1c03      	adds	r3, r0, #0
     d5c:	0f5b      	lsrs	r3, r3, #29
     d5e:	1c0a      	adds	r2, r1, #0
     d60:	00d2      	lsls	r2, r2, #3
     d62:	4313      	orrs	r3, r2
     d64:	64fb      	str	r3, [r7, #76]	; 0x4c
     d66:	1c03      	adds	r3, r0, #0
     d68:	00db      	lsls	r3, r3, #3
     d6a:	64bb      	str	r3, [r7, #72]	; 0x48
			temp2 = ((uint64_t)baudrate * sample_num);
     d6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     d6e:	623b      	str	r3, [r7, #32]
     d70:	2300      	movs	r3, #0
     d72:	627b      	str	r3, [r7, #36]	; 0x24
     d74:	2358      	movs	r3, #88	; 0x58
     d76:	2230      	movs	r2, #48	; 0x30
     d78:	4694      	mov	ip, r2
     d7a:	44bc      	add	ip, r7
     d7c:	4463      	add	r3, ip
     d7e:	781b      	ldrb	r3, [r3, #0]
     d80:	b2db      	uxtb	r3, r3
     d82:	61bb      	str	r3, [r7, #24]
     d84:	2300      	movs	r3, #0
     d86:	61fb      	str	r3, [r7, #28]
     d88:	4c2e      	ldr	r4, [pc, #184]	; (e44 <_sercom_get_async_baud_val+0x1e4>)
     d8a:	6a38      	ldr	r0, [r7, #32]
     d8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
     d8e:	69ba      	ldr	r2, [r7, #24]
     d90:	69fb      	ldr	r3, [r7, #28]
     d92:	47a0      	blx	r4
     d94:	1c03      	adds	r3, r0, #0
     d96:	1c0c      	adds	r4, r1, #0
     d98:	643b      	str	r3, [r7, #64]	; 0x40
     d9a:	647c      	str	r4, [r7, #68]	; 0x44
			baud_int = long_division(temp1, temp2);
     d9c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
     d9e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
     da0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     da2:	6c7c      	ldr	r4, [r7, #68]	; 0x44
     da4:	1c08      	adds	r0, r1, #0
     da6:	1c11      	adds	r1, r2, #0
     da8:	1c1a      	adds	r2, r3, #0
     daa:	1c23      	adds	r3, r4, #0
     dac:	4c26      	ldr	r4, [pc, #152]	; (e48 <_sercom_get_async_baud_val+0x1e8>)
     dae:	47a0      	blx	r4
     db0:	1c03      	adds	r3, r0, #0
     db2:	1c0c      	adds	r4, r1, #0
     db4:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int -= baud_fp;
     db6:	2337      	movs	r3, #55	; 0x37
     db8:	2230      	movs	r2, #48	; 0x30
     dba:	4694      	mov	ip, r2
     dbc:	44bc      	add	ip, r7
     dbe:	4463      	add	r3, ip
     dc0:	781b      	ldrb	r3, [r3, #0]
     dc2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
     dc4:	1ad3      	subs	r3, r2, r3
     dc6:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int = baud_int / BAUD_FP_MAX;
     dc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     dca:	08db      	lsrs	r3, r3, #3
     dcc:	663b      	str	r3, [r7, #96]	; 0x60
			if(baud_int < BAUD_INT_MAX) {
     dce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     dd0:	4a1e      	ldr	r2, [pc, #120]	; (e4c <_sercom_get_async_baud_val+0x1ec>)
     dd2:	4293      	cmp	r3, r2
     dd4:	d800      	bhi.n	dd8 <_sercom_get_async_baud_val+0x178>
				break;
     dd6:	e014      	b.n	e02 <_sercom_get_async_baud_val+0x1a2>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     dd8:	2337      	movs	r3, #55	; 0x37
     dda:	2230      	movs	r2, #48	; 0x30
     ddc:	4694      	mov	ip, r2
     dde:	44bc      	add	ip, r7
     de0:	4463      	add	r3, ip
     de2:	781a      	ldrb	r2, [r3, #0]
     de4:	2337      	movs	r3, #55	; 0x37
     de6:	2130      	movs	r1, #48	; 0x30
     de8:	468c      	mov	ip, r1
     dea:	44bc      	add	ip, r7
     dec:	4463      	add	r3, ip
     dee:	3201      	adds	r2, #1
     df0:	701a      	strb	r2, [r3, #0]
     df2:	2337      	movs	r3, #55	; 0x37
     df4:	2230      	movs	r2, #48	; 0x30
     df6:	4694      	mov	ip, r2
     df8:	44bc      	add	ip, r7
     dfa:	4463      	add	r3, ip
     dfc:	781b      	ldrb	r3, [r3, #0]
     dfe:	2b07      	cmp	r3, #7
     e00:	d9a5      	bls.n	d4e <_sercom_get_async_baud_val+0xee>
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     e02:	2337      	movs	r3, #55	; 0x37
     e04:	2230      	movs	r2, #48	; 0x30
     e06:	4694      	mov	ip, r2
     e08:	44bc      	add	ip, r7
     e0a:	4463      	add	r3, ip
     e0c:	781b      	ldrb	r3, [r3, #0]
     e0e:	2b08      	cmp	r3, #8
     e10:	d101      	bne.n	e16 <_sercom_get_async_baud_val+0x1b6>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     e12:	2340      	movs	r3, #64	; 0x40
     e14:	e012      	b.n	e3c <_sercom_get_async_baud_val+0x1dc>
		}
		baud_calculated = baud_int | (baud_fp << 13);
     e16:	2337      	movs	r3, #55	; 0x37
     e18:	2230      	movs	r2, #48	; 0x30
     e1a:	4694      	mov	ip, r2
     e1c:	44bc      	add	ip, r7
     e1e:	4463      	add	r3, ip
     e20:	781b      	ldrb	r3, [r3, #0]
     e22:	035b      	lsls	r3, r3, #13
     e24:	1c1a      	adds	r2, r3, #0
     e26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     e28:	4313      	orrs	r3, r2
     e2a:	66bb      	str	r3, [r7, #104]	; 0x68
     e2c:	2300      	movs	r3, #0
     e2e:	66fb      	str	r3, [r7, #108]	; 0x6c
	}

	*baudval = baud_calculated;
     e30:	6ebb      	ldr	r3, [r7, #104]	; 0x68
     e32:	6efc      	ldr	r4, [r7, #108]	; 0x6c
     e34:	b29a      	uxth	r2, r3
     e36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     e38:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
     e3a:	2300      	movs	r3, #0
}
     e3c:	1c18      	adds	r0, r3, #0
     e3e:	46bd      	mov	sp, r7
     e40:	b01d      	add	sp, #116	; 0x74
     e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e44:	000037a1 	.word	0x000037a1
     e48:	00000b05 	.word	0x00000b05
     e4c:	00001fff 	.word	0x00001fff

00000e50 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     e50:	b580      	push	{r7, lr}
     e52:	b084      	sub	sp, #16
     e54:	af00      	add	r7, sp, #0
     e56:	1c02      	adds	r2, r0, #0
     e58:	1dfb      	adds	r3, r7, #7
     e5a:	701a      	strb	r2, [r3, #0]
     e5c:	1dbb      	adds	r3, r7, #6
     e5e:	1c0a      	adds	r2, r1, #0
     e60:	701a      	strb	r2, [r3, #0]
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     e62:	4b1a      	ldr	r3, [pc, #104]	; (ecc <sercom_set_gclk_generator+0x7c>)
     e64:	781b      	ldrb	r3, [r3, #0]
     e66:	2201      	movs	r2, #1
     e68:	4053      	eors	r3, r2
     e6a:	b2db      	uxtb	r3, r3
     e6c:	2b00      	cmp	r3, #0
     e6e:	d103      	bne.n	e78 <sercom_set_gclk_generator+0x28>
     e70:	1dbb      	adds	r3, r7, #6
     e72:	781b      	ldrb	r3, [r3, #0]
     e74:	2b00      	cmp	r3, #0
     e76:	d01b      	beq.n	eb0 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     e78:	230c      	movs	r3, #12
     e7a:	18fb      	adds	r3, r7, r3
     e7c:	1c18      	adds	r0, r3, #0
     e7e:	4b14      	ldr	r3, [pc, #80]	; (ed0 <sercom_set_gclk_generator+0x80>)
     e80:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
     e82:	230c      	movs	r3, #12
     e84:	18fb      	adds	r3, r7, r3
     e86:	1dfa      	adds	r2, r7, #7
     e88:	7812      	ldrb	r2, [r2, #0]
     e8a:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     e8c:	230c      	movs	r3, #12
     e8e:	18fb      	adds	r3, r7, r3
     e90:	2013      	movs	r0, #19
     e92:	1c19      	adds	r1, r3, #0
     e94:	4b0f      	ldr	r3, [pc, #60]	; (ed4 <sercom_set_gclk_generator+0x84>)
     e96:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     e98:	2013      	movs	r0, #19
     e9a:	4b0f      	ldr	r3, [pc, #60]	; (ed8 <sercom_set_gclk_generator+0x88>)
     e9c:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     e9e:	4b0b      	ldr	r3, [pc, #44]	; (ecc <sercom_set_gclk_generator+0x7c>)
     ea0:	1dfa      	adds	r2, r7, #7
     ea2:	7812      	ldrb	r2, [r2, #0]
     ea4:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
     ea6:	4b09      	ldr	r3, [pc, #36]	; (ecc <sercom_set_gclk_generator+0x7c>)
     ea8:	2201      	movs	r2, #1
     eaa:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     eac:	2300      	movs	r3, #0
     eae:	e008      	b.n	ec2 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
     eb0:	4b06      	ldr	r3, [pc, #24]	; (ecc <sercom_set_gclk_generator+0x7c>)
     eb2:	785b      	ldrb	r3, [r3, #1]
     eb4:	1dfa      	adds	r2, r7, #7
     eb6:	7812      	ldrb	r2, [r2, #0]
     eb8:	429a      	cmp	r2, r3
     eba:	d101      	bne.n	ec0 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config. */
		return STATUS_OK;
     ebc:	2300      	movs	r3, #0
     ebe:	e000      	b.n	ec2 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     ec0:	231d      	movs	r3, #29
}
     ec2:	1c18      	adds	r0, r3, #0
     ec4:	46bd      	mov	sp, r7
     ec6:	b004      	add	sp, #16
     ec8:	bd80      	pop	{r7, pc}
     eca:	46c0      	nop			; (mov r8, r8)
     ecc:	2000009c 	.word	0x2000009c
     ed0:	00000af1 	.word	0x00000af1
     ed4:	00002ad9 	.word	0x00002ad9
     ed8:	00002b1d 	.word	0x00002b1d

00000edc <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
     edc:	b580      	push	{r7, lr}
     ede:	b082      	sub	sp, #8
     ee0:	af00      	add	r7, sp, #0
     ee2:	6078      	str	r0, [r7, #4]
     ee4:	1c0a      	adds	r2, r1, #0
     ee6:	1cfb      	adds	r3, r7, #3
     ee8:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
     eea:	687b      	ldr	r3, [r7, #4]
     eec:	4a4d      	ldr	r2, [pc, #308]	; (1024 <_sercom_get_default_pad+0x148>)
     eee:	4293      	cmp	r3, r2
     ef0:	d03f      	beq.n	f72 <_sercom_get_default_pad+0x96>
     ef2:	4a4c      	ldr	r2, [pc, #304]	; (1024 <_sercom_get_default_pad+0x148>)
     ef4:	4293      	cmp	r3, r2
     ef6:	d806      	bhi.n	f06 <_sercom_get_default_pad+0x2a>
     ef8:	4a4b      	ldr	r2, [pc, #300]	; (1028 <_sercom_get_default_pad+0x14c>)
     efa:	4293      	cmp	r3, r2
     efc:	d00f      	beq.n	f1e <_sercom_get_default_pad+0x42>
     efe:	4a4b      	ldr	r2, [pc, #300]	; (102c <_sercom_get_default_pad+0x150>)
     f00:	4293      	cmp	r3, r2
     f02:	d021      	beq.n	f48 <_sercom_get_default_pad+0x6c>
     f04:	e089      	b.n	101a <_sercom_get_default_pad+0x13e>
     f06:	4a4a      	ldr	r2, [pc, #296]	; (1030 <_sercom_get_default_pad+0x154>)
     f08:	4293      	cmp	r3, r2
     f0a:	d100      	bne.n	f0e <_sercom_get_default_pad+0x32>
     f0c:	e05b      	b.n	fc6 <_sercom_get_default_pad+0xea>
     f0e:	4a49      	ldr	r2, [pc, #292]	; (1034 <_sercom_get_default_pad+0x158>)
     f10:	4293      	cmp	r3, r2
     f12:	d100      	bne.n	f16 <_sercom_get_default_pad+0x3a>
     f14:	e06c      	b.n	ff0 <_sercom_get_default_pad+0x114>
     f16:	4a48      	ldr	r2, [pc, #288]	; (1038 <_sercom_get_default_pad+0x15c>)
     f18:	4293      	cmp	r3, r2
     f1a:	d03f      	beq.n	f9c <_sercom_get_default_pad+0xc0>
     f1c:	e07d      	b.n	101a <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f1e:	1cfb      	adds	r3, r7, #3
     f20:	781b      	ldrb	r3, [r3, #0]
     f22:	2b01      	cmp	r3, #1
     f24:	d00a      	beq.n	f3c <_sercom_get_default_pad+0x60>
     f26:	dc02      	bgt.n	f2e <_sercom_get_default_pad+0x52>
     f28:	2b00      	cmp	r3, #0
     f2a:	d005      	beq.n	f38 <_sercom_get_default_pad+0x5c>
     f2c:	e075      	b.n	101a <_sercom_get_default_pad+0x13e>
     f2e:	2b02      	cmp	r3, #2
     f30:	d006      	beq.n	f40 <_sercom_get_default_pad+0x64>
     f32:	2b03      	cmp	r3, #3
     f34:	d006      	beq.n	f44 <_sercom_get_default_pad+0x68>
     f36:	e070      	b.n	101a <_sercom_get_default_pad+0x13e>
     f38:	4b40      	ldr	r3, [pc, #256]	; (103c <_sercom_get_default_pad+0x160>)
     f3a:	e06f      	b.n	101c <_sercom_get_default_pad+0x140>
     f3c:	4b40      	ldr	r3, [pc, #256]	; (1040 <_sercom_get_default_pad+0x164>)
     f3e:	e06d      	b.n	101c <_sercom_get_default_pad+0x140>
     f40:	4b40      	ldr	r3, [pc, #256]	; (1044 <_sercom_get_default_pad+0x168>)
     f42:	e06b      	b.n	101c <_sercom_get_default_pad+0x140>
     f44:	4b40      	ldr	r3, [pc, #256]	; (1048 <_sercom_get_default_pad+0x16c>)
     f46:	e069      	b.n	101c <_sercom_get_default_pad+0x140>
     f48:	1cfb      	adds	r3, r7, #3
     f4a:	781b      	ldrb	r3, [r3, #0]
     f4c:	2b01      	cmp	r3, #1
     f4e:	d00a      	beq.n	f66 <_sercom_get_default_pad+0x8a>
     f50:	dc02      	bgt.n	f58 <_sercom_get_default_pad+0x7c>
     f52:	2b00      	cmp	r3, #0
     f54:	d005      	beq.n	f62 <_sercom_get_default_pad+0x86>
     f56:	e060      	b.n	101a <_sercom_get_default_pad+0x13e>
     f58:	2b02      	cmp	r3, #2
     f5a:	d006      	beq.n	f6a <_sercom_get_default_pad+0x8e>
     f5c:	2b03      	cmp	r3, #3
     f5e:	d006      	beq.n	f6e <_sercom_get_default_pad+0x92>
     f60:	e05b      	b.n	101a <_sercom_get_default_pad+0x13e>
     f62:	2303      	movs	r3, #3
     f64:	e05a      	b.n	101c <_sercom_get_default_pad+0x140>
     f66:	4b39      	ldr	r3, [pc, #228]	; (104c <_sercom_get_default_pad+0x170>)
     f68:	e058      	b.n	101c <_sercom_get_default_pad+0x140>
     f6a:	4b39      	ldr	r3, [pc, #228]	; (1050 <_sercom_get_default_pad+0x174>)
     f6c:	e056      	b.n	101c <_sercom_get_default_pad+0x140>
     f6e:	4b39      	ldr	r3, [pc, #228]	; (1054 <_sercom_get_default_pad+0x178>)
     f70:	e054      	b.n	101c <_sercom_get_default_pad+0x140>
     f72:	1cfb      	adds	r3, r7, #3
     f74:	781b      	ldrb	r3, [r3, #0]
     f76:	2b01      	cmp	r3, #1
     f78:	d00a      	beq.n	f90 <_sercom_get_default_pad+0xb4>
     f7a:	dc02      	bgt.n	f82 <_sercom_get_default_pad+0xa6>
     f7c:	2b00      	cmp	r3, #0
     f7e:	d005      	beq.n	f8c <_sercom_get_default_pad+0xb0>
     f80:	e04b      	b.n	101a <_sercom_get_default_pad+0x13e>
     f82:	2b02      	cmp	r3, #2
     f84:	d006      	beq.n	f94 <_sercom_get_default_pad+0xb8>
     f86:	2b03      	cmp	r3, #3
     f88:	d006      	beq.n	f98 <_sercom_get_default_pad+0xbc>
     f8a:	e046      	b.n	101a <_sercom_get_default_pad+0x13e>
     f8c:	4b32      	ldr	r3, [pc, #200]	; (1058 <_sercom_get_default_pad+0x17c>)
     f8e:	e045      	b.n	101c <_sercom_get_default_pad+0x140>
     f90:	4b32      	ldr	r3, [pc, #200]	; (105c <_sercom_get_default_pad+0x180>)
     f92:	e043      	b.n	101c <_sercom_get_default_pad+0x140>
     f94:	4b32      	ldr	r3, [pc, #200]	; (1060 <_sercom_get_default_pad+0x184>)
     f96:	e041      	b.n	101c <_sercom_get_default_pad+0x140>
     f98:	4b32      	ldr	r3, [pc, #200]	; (1064 <_sercom_get_default_pad+0x188>)
     f9a:	e03f      	b.n	101c <_sercom_get_default_pad+0x140>
     f9c:	1cfb      	adds	r3, r7, #3
     f9e:	781b      	ldrb	r3, [r3, #0]
     fa0:	2b01      	cmp	r3, #1
     fa2:	d00a      	beq.n	fba <_sercom_get_default_pad+0xde>
     fa4:	dc02      	bgt.n	fac <_sercom_get_default_pad+0xd0>
     fa6:	2b00      	cmp	r3, #0
     fa8:	d005      	beq.n	fb6 <_sercom_get_default_pad+0xda>
     faa:	e036      	b.n	101a <_sercom_get_default_pad+0x13e>
     fac:	2b02      	cmp	r3, #2
     fae:	d006      	beq.n	fbe <_sercom_get_default_pad+0xe2>
     fb0:	2b03      	cmp	r3, #3
     fb2:	d006      	beq.n	fc2 <_sercom_get_default_pad+0xe6>
     fb4:	e031      	b.n	101a <_sercom_get_default_pad+0x13e>
     fb6:	4b2c      	ldr	r3, [pc, #176]	; (1068 <_sercom_get_default_pad+0x18c>)
     fb8:	e030      	b.n	101c <_sercom_get_default_pad+0x140>
     fba:	4b2c      	ldr	r3, [pc, #176]	; (106c <_sercom_get_default_pad+0x190>)
     fbc:	e02e      	b.n	101c <_sercom_get_default_pad+0x140>
     fbe:	4b2c      	ldr	r3, [pc, #176]	; (1070 <_sercom_get_default_pad+0x194>)
     fc0:	e02c      	b.n	101c <_sercom_get_default_pad+0x140>
     fc2:	4b2c      	ldr	r3, [pc, #176]	; (1074 <_sercom_get_default_pad+0x198>)
     fc4:	e02a      	b.n	101c <_sercom_get_default_pad+0x140>
     fc6:	1cfb      	adds	r3, r7, #3
     fc8:	781b      	ldrb	r3, [r3, #0]
     fca:	2b01      	cmp	r3, #1
     fcc:	d00a      	beq.n	fe4 <_sercom_get_default_pad+0x108>
     fce:	dc02      	bgt.n	fd6 <_sercom_get_default_pad+0xfa>
     fd0:	2b00      	cmp	r3, #0
     fd2:	d005      	beq.n	fe0 <_sercom_get_default_pad+0x104>
     fd4:	e021      	b.n	101a <_sercom_get_default_pad+0x13e>
     fd6:	2b02      	cmp	r3, #2
     fd8:	d006      	beq.n	fe8 <_sercom_get_default_pad+0x10c>
     fda:	2b03      	cmp	r3, #3
     fdc:	d006      	beq.n	fec <_sercom_get_default_pad+0x110>
     fde:	e01c      	b.n	101a <_sercom_get_default_pad+0x13e>
     fe0:	4b25      	ldr	r3, [pc, #148]	; (1078 <_sercom_get_default_pad+0x19c>)
     fe2:	e01b      	b.n	101c <_sercom_get_default_pad+0x140>
     fe4:	4b25      	ldr	r3, [pc, #148]	; (107c <_sercom_get_default_pad+0x1a0>)
     fe6:	e019      	b.n	101c <_sercom_get_default_pad+0x140>
     fe8:	4b25      	ldr	r3, [pc, #148]	; (1080 <_sercom_get_default_pad+0x1a4>)
     fea:	e017      	b.n	101c <_sercom_get_default_pad+0x140>
     fec:	4b25      	ldr	r3, [pc, #148]	; (1084 <_sercom_get_default_pad+0x1a8>)
     fee:	e015      	b.n	101c <_sercom_get_default_pad+0x140>
     ff0:	1cfb      	adds	r3, r7, #3
     ff2:	781b      	ldrb	r3, [r3, #0]
     ff4:	2b01      	cmp	r3, #1
     ff6:	d00a      	beq.n	100e <_sercom_get_default_pad+0x132>
     ff8:	dc02      	bgt.n	1000 <_sercom_get_default_pad+0x124>
     ffa:	2b00      	cmp	r3, #0
     ffc:	d005      	beq.n	100a <_sercom_get_default_pad+0x12e>
     ffe:	e00c      	b.n	101a <_sercom_get_default_pad+0x13e>
    1000:	2b02      	cmp	r3, #2
    1002:	d006      	beq.n	1012 <_sercom_get_default_pad+0x136>
    1004:	2b03      	cmp	r3, #3
    1006:	d006      	beq.n	1016 <_sercom_get_default_pad+0x13a>
    1008:	e007      	b.n	101a <_sercom_get_default_pad+0x13e>
    100a:	4b1f      	ldr	r3, [pc, #124]	; (1088 <_sercom_get_default_pad+0x1ac>)
    100c:	e006      	b.n	101c <_sercom_get_default_pad+0x140>
    100e:	4b1f      	ldr	r3, [pc, #124]	; (108c <_sercom_get_default_pad+0x1b0>)
    1010:	e004      	b.n	101c <_sercom_get_default_pad+0x140>
    1012:	4b1f      	ldr	r3, [pc, #124]	; (1090 <_sercom_get_default_pad+0x1b4>)
    1014:	e002      	b.n	101c <_sercom_get_default_pad+0x140>
    1016:	4b1f      	ldr	r3, [pc, #124]	; (1094 <_sercom_get_default_pad+0x1b8>)
    1018:	e000      	b.n	101c <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    101a:	2300      	movs	r3, #0
}
    101c:	1c18      	adds	r0, r3, #0
    101e:	46bd      	mov	sp, r7
    1020:	b002      	add	sp, #8
    1022:	bd80      	pop	{r7, pc}
    1024:	42001000 	.word	0x42001000
    1028:	42000800 	.word	0x42000800
    102c:	42000c00 	.word	0x42000c00
    1030:	42001800 	.word	0x42001800
    1034:	42001c00 	.word	0x42001c00
    1038:	42001400 	.word	0x42001400
    103c:	00040003 	.word	0x00040003
    1040:	00050003 	.word	0x00050003
    1044:	00060003 	.word	0x00060003
    1048:	00070003 	.word	0x00070003
    104c:	00010003 	.word	0x00010003
    1050:	001e0003 	.word	0x001e0003
    1054:	001f0003 	.word	0x001f0003
    1058:	00080003 	.word	0x00080003
    105c:	00090003 	.word	0x00090003
    1060:	000a0003 	.word	0x000a0003
    1064:	000b0003 	.word	0x000b0003
    1068:	00100003 	.word	0x00100003
    106c:	00110003 	.word	0x00110003
    1070:	00120003 	.word	0x00120003
    1074:	00130003 	.word	0x00130003
    1078:	000c0003 	.word	0x000c0003
    107c:	000d0003 	.word	0x000d0003
    1080:	000e0003 	.word	0x000e0003
    1084:	000f0003 	.word	0x000f0003
    1088:	00160003 	.word	0x00160003
    108c:	00170003 	.word	0x00170003
    1090:	00180003 	.word	0x00180003
    1094:	00190003 	.word	0x00190003

00001098 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1098:	b590      	push	{r4, r7, lr}
    109a:	b08b      	sub	sp, #44	; 0x2c
    109c:	af00      	add	r7, sp, #0
    109e:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    10a0:	230c      	movs	r3, #12
    10a2:	18fb      	adds	r3, r7, r3
    10a4:	4a0e      	ldr	r2, [pc, #56]	; (10e0 <_sercom_get_sercom_inst_index+0x48>)
    10a6:	ca13      	ldmia	r2!, {r0, r1, r4}
    10a8:	c313      	stmia	r3!, {r0, r1, r4}
    10aa:	ca13      	ldmia	r2!, {r0, r1, r4}
    10ac:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    10ae:	2300      	movs	r3, #0
    10b0:	627b      	str	r3, [r7, #36]	; 0x24
    10b2:	e00d      	b.n	10d0 <_sercom_get_sercom_inst_index+0x38>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    10b4:	687b      	ldr	r3, [r7, #4]
    10b6:	220c      	movs	r2, #12
    10b8:	18ba      	adds	r2, r7, r2
    10ba:	6a79      	ldr	r1, [r7, #36]	; 0x24
    10bc:	0089      	lsls	r1, r1, #2
    10be:	588a      	ldr	r2, [r1, r2]
    10c0:	4293      	cmp	r3, r2
    10c2:	d102      	bne.n	10ca <_sercom_get_sercom_inst_index+0x32>
			return i;
    10c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    10c6:	b2db      	uxtb	r3, r3
    10c8:	e006      	b.n	10d8 <_sercom_get_sercom_inst_index+0x40>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    10ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    10cc:	3301      	adds	r3, #1
    10ce:	627b      	str	r3, [r7, #36]	; 0x24
    10d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    10d2:	2b05      	cmp	r3, #5
    10d4:	d9ee      	bls.n	10b4 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    10d6:	2300      	movs	r3, #0
}
    10d8:	1c18      	adds	r0, r3, #0
    10da:	46bd      	mov	sp, r7
    10dc:	b00b      	add	sp, #44	; 0x2c
    10de:	bd90      	pop	{r4, r7, pc}
    10e0:	00004870 	.word	0x00004870

000010e4 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    10e4:	b580      	push	{r7, lr}
    10e6:	b082      	sub	sp, #8
    10e8:	af00      	add	r7, sp, #0
    10ea:	1c02      	adds	r2, r0, #0
    10ec:	1dfb      	adds	r3, r7, #7
    10ee:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    10f0:	46bd      	mov	sp, r7
    10f2:	b002      	add	sp, #8
    10f4:	bd80      	pop	{r7, pc}
    10f6:	46c0      	nop			; (mov r8, r8)

000010f8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    10f8:	b580      	push	{r7, lr}
    10fa:	b084      	sub	sp, #16
    10fc:	af00      	add	r7, sp, #0
    10fe:	1c02      	adds	r2, r0, #0
    1100:	6039      	str	r1, [r7, #0]
    1102:	1dfb      	adds	r3, r7, #7
    1104:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
    1106:	4b13      	ldr	r3, [pc, #76]	; (1154 <_sercom_set_handler+0x5c>)
    1108:	781b      	ldrb	r3, [r3, #0]
    110a:	2201      	movs	r2, #1
    110c:	4053      	eors	r3, r2
    110e:	b2db      	uxtb	r3, r3
    1110:	2b00      	cmp	r3, #0
    1112:	d015      	beq.n	1140 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1114:	2300      	movs	r3, #0
    1116:	60fb      	str	r3, [r7, #12]
    1118:	e00c      	b.n	1134 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    111a:	4b0f      	ldr	r3, [pc, #60]	; (1158 <_sercom_set_handler+0x60>)
    111c:	68fa      	ldr	r2, [r7, #12]
    111e:	0092      	lsls	r2, r2, #2
    1120:	490e      	ldr	r1, [pc, #56]	; (115c <_sercom_set_handler+0x64>)
    1122:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    1124:	4b0e      	ldr	r3, [pc, #56]	; (1160 <_sercom_set_handler+0x68>)
    1126:	68fa      	ldr	r2, [r7, #12]
    1128:	0092      	lsls	r2, r2, #2
    112a:	2100      	movs	r1, #0
    112c:	50d1      	str	r1, [r2, r3]
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    112e:	68fb      	ldr	r3, [r7, #12]
    1130:	3301      	adds	r3, #1
    1132:	60fb      	str	r3, [r7, #12]
    1134:	68fb      	ldr	r3, [r7, #12]
    1136:	2b05      	cmp	r3, #5
    1138:	d9ef      	bls.n	111a <_sercom_set_handler+0x22>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    113a:	4b06      	ldr	r3, [pc, #24]	; (1154 <_sercom_set_handler+0x5c>)
    113c:	2201      	movs	r2, #1
    113e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1140:	1dfb      	adds	r3, r7, #7
    1142:	781a      	ldrb	r2, [r3, #0]
    1144:	4b04      	ldr	r3, [pc, #16]	; (1158 <_sercom_set_handler+0x60>)
    1146:	0092      	lsls	r2, r2, #2
    1148:	6839      	ldr	r1, [r7, #0]
    114a:	50d1      	str	r1, [r2, r3]
}
    114c:	46bd      	mov	sp, r7
    114e:	b004      	add	sp, #16
    1150:	bd80      	pop	{r7, pc}
    1152:	46c0      	nop			; (mov r8, r8)
    1154:	2000009e 	.word	0x2000009e
    1158:	200000a0 	.word	0x200000a0
    115c:	000010e5 	.word	0x000010e5
    1160:	200001d4 	.word	0x200001d4

00001164 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1164:	b590      	push	{r4, r7, lr}
    1166:	b085      	sub	sp, #20
    1168:	af00      	add	r7, sp, #0
    116a:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    116c:	2308      	movs	r3, #8
    116e:	18fa      	adds	r2, r7, r3
    1170:	4b0e      	ldr	r3, [pc, #56]	; (11ac <_sercom_get_interrupt_vector+0x48>)
    1172:	1c11      	adds	r1, r2, #0
    1174:	1c1a      	adds	r2, r3, #0
    1176:	2306      	movs	r3, #6
    1178:	1c08      	adds	r0, r1, #0
    117a:	1c11      	adds	r1, r2, #0
    117c:	1c1a      	adds	r2, r3, #0
    117e:	4b0c      	ldr	r3, [pc, #48]	; (11b0 <_sercom_get_interrupt_vector+0x4c>)
    1180:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1182:	230f      	movs	r3, #15
    1184:	18fc      	adds	r4, r7, r3
    1186:	687b      	ldr	r3, [r7, #4]
    1188:	1c18      	adds	r0, r3, #0
    118a:	4b0a      	ldr	r3, [pc, #40]	; (11b4 <_sercom_get_interrupt_vector+0x50>)
    118c:	4798      	blx	r3
    118e:	1c03      	adds	r3, r0, #0
    1190:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1192:	230f      	movs	r3, #15
    1194:	18fb      	adds	r3, r7, r3
    1196:	781b      	ldrb	r3, [r3, #0]
    1198:	2208      	movs	r2, #8
    119a:	18ba      	adds	r2, r7, r2
    119c:	5cd3      	ldrb	r3, [r2, r3]
    119e:	b2db      	uxtb	r3, r3
    11a0:	b25b      	sxtb	r3, r3
}
    11a2:	1c18      	adds	r0, r3, #0
    11a4:	46bd      	mov	sp, r7
    11a6:	b005      	add	sp, #20
    11a8:	bd90      	pop	{r4, r7, pc}
    11aa:	46c0      	nop			; (mov r8, r8)
    11ac:	00004888 	.word	0x00004888
    11b0:	00003841 	.word	0x00003841
    11b4:	00001099 	.word	0x00001099

000011b8 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    11b8:	b580      	push	{r7, lr}
    11ba:	af00      	add	r7, sp, #0
    11bc:	4b02      	ldr	r3, [pc, #8]	; (11c8 <SERCOM0_Handler+0x10>)
    11be:	681b      	ldr	r3, [r3, #0]
    11c0:	2000      	movs	r0, #0
    11c2:	4798      	blx	r3
    11c4:	46bd      	mov	sp, r7
    11c6:	bd80      	pop	{r7, pc}
    11c8:	200000a0 	.word	0x200000a0

000011cc <SERCOM1_Handler>:
    11cc:	b580      	push	{r7, lr}
    11ce:	af00      	add	r7, sp, #0
    11d0:	4b02      	ldr	r3, [pc, #8]	; (11dc <SERCOM1_Handler+0x10>)
    11d2:	685b      	ldr	r3, [r3, #4]
    11d4:	2001      	movs	r0, #1
    11d6:	4798      	blx	r3
    11d8:	46bd      	mov	sp, r7
    11da:	bd80      	pop	{r7, pc}
    11dc:	200000a0 	.word	0x200000a0

000011e0 <SERCOM2_Handler>:
    11e0:	b580      	push	{r7, lr}
    11e2:	af00      	add	r7, sp, #0
    11e4:	4b02      	ldr	r3, [pc, #8]	; (11f0 <SERCOM2_Handler+0x10>)
    11e6:	689b      	ldr	r3, [r3, #8]
    11e8:	2002      	movs	r0, #2
    11ea:	4798      	blx	r3
    11ec:	46bd      	mov	sp, r7
    11ee:	bd80      	pop	{r7, pc}
    11f0:	200000a0 	.word	0x200000a0

000011f4 <SERCOM3_Handler>:
    11f4:	b580      	push	{r7, lr}
    11f6:	af00      	add	r7, sp, #0
    11f8:	4b02      	ldr	r3, [pc, #8]	; (1204 <SERCOM3_Handler+0x10>)
    11fa:	68db      	ldr	r3, [r3, #12]
    11fc:	2003      	movs	r0, #3
    11fe:	4798      	blx	r3
    1200:	46bd      	mov	sp, r7
    1202:	bd80      	pop	{r7, pc}
    1204:	200000a0 	.word	0x200000a0

00001208 <SERCOM4_Handler>:
    1208:	b580      	push	{r7, lr}
    120a:	af00      	add	r7, sp, #0
    120c:	4b02      	ldr	r3, [pc, #8]	; (1218 <SERCOM4_Handler+0x10>)
    120e:	691b      	ldr	r3, [r3, #16]
    1210:	2004      	movs	r0, #4
    1212:	4798      	blx	r3
    1214:	46bd      	mov	sp, r7
    1216:	bd80      	pop	{r7, pc}
    1218:	200000a0 	.word	0x200000a0

0000121c <SERCOM5_Handler>:
    121c:	b580      	push	{r7, lr}
    121e:	af00      	add	r7, sp, #0
    1220:	4b02      	ldr	r3, [pc, #8]	; (122c <SERCOM5_Handler+0x10>)
    1222:	695b      	ldr	r3, [r3, #20]
    1224:	2005      	movs	r0, #5
    1226:	4798      	blx	r3
    1228:	46bd      	mov	sp, r7
    122a:	bd80      	pop	{r7, pc}
    122c:	200000a0 	.word	0x200000a0

00001230 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    1230:	b580      	push	{r7, lr}
    1232:	b082      	sub	sp, #8
    1234:	af00      	add	r7, sp, #0
    1236:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    1238:	687b      	ldr	r3, [r7, #4]
    123a:	2200      	movs	r2, #0
    123c:	701a      	strb	r2, [r3, #0]
}
    123e:	46bd      	mov	sp, r7
    1240:	b002      	add	sp, #8
    1242:	bd80      	pop	{r7, pc}

00001244 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    1244:	b580      	push	{r7, lr}
    1246:	b082      	sub	sp, #8
    1248:	af00      	add	r7, sp, #0
    124a:	1c02      	adds	r2, r0, #0
    124c:	6039      	str	r1, [r7, #0]
    124e:	1dfb      	adds	r3, r7, #7
    1250:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    1252:	1dfb      	adds	r3, r7, #7
    1254:	781b      	ldrb	r3, [r3, #0]
    1256:	2b01      	cmp	r3, #1
    1258:	d00a      	beq.n	1270 <system_apb_clock_set_mask+0x2c>
    125a:	2b02      	cmp	r3, #2
    125c:	d00f      	beq.n	127e <system_apb_clock_set_mask+0x3a>
    125e:	2b00      	cmp	r3, #0
    1260:	d114      	bne.n	128c <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1262:	4b0e      	ldr	r3, [pc, #56]	; (129c <system_apb_clock_set_mask+0x58>)
    1264:	4a0d      	ldr	r2, [pc, #52]	; (129c <system_apb_clock_set_mask+0x58>)
    1266:	6991      	ldr	r1, [r2, #24]
    1268:	683a      	ldr	r2, [r7, #0]
    126a:	430a      	orrs	r2, r1
    126c:	619a      	str	r2, [r3, #24]
			break;
    126e:	e00f      	b.n	1290 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    1270:	4b0a      	ldr	r3, [pc, #40]	; (129c <system_apb_clock_set_mask+0x58>)
    1272:	4a0a      	ldr	r2, [pc, #40]	; (129c <system_apb_clock_set_mask+0x58>)
    1274:	69d1      	ldr	r1, [r2, #28]
    1276:	683a      	ldr	r2, [r7, #0]
    1278:	430a      	orrs	r2, r1
    127a:	61da      	str	r2, [r3, #28]
			break;
    127c:	e008      	b.n	1290 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    127e:	4b07      	ldr	r3, [pc, #28]	; (129c <system_apb_clock_set_mask+0x58>)
    1280:	4a06      	ldr	r2, [pc, #24]	; (129c <system_apb_clock_set_mask+0x58>)
    1282:	6a11      	ldr	r1, [r2, #32]
    1284:	683a      	ldr	r2, [r7, #0]
    1286:	430a      	orrs	r2, r1
    1288:	621a      	str	r2, [r3, #32]
			break;
    128a:	e001      	b.n	1290 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    128c:	2317      	movs	r3, #23
    128e:	e000      	b.n	1292 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    1290:	2300      	movs	r3, #0
}
    1292:	1c18      	adds	r0, r3, #0
    1294:	46bd      	mov	sp, r7
    1296:	b002      	add	sp, #8
    1298:	bd80      	pop	{r7, pc}
    129a:	46c0      	nop			; (mov r8, r8)
    129c:	40000400 	.word	0x40000400

000012a0 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    12a0:	b580      	push	{r7, lr}
    12a2:	b082      	sub	sp, #8
    12a4:	af00      	add	r7, sp, #0
    12a6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    12a8:	687b      	ldr	r3, [r7, #4]
    12aa:	2280      	movs	r2, #128	; 0x80
    12ac:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    12ae:	687b      	ldr	r3, [r7, #4]
    12b0:	2200      	movs	r2, #0
    12b2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    12b4:	687b      	ldr	r3, [r7, #4]
    12b6:	2201      	movs	r2, #1
    12b8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    12ba:	687b      	ldr	r3, [r7, #4]
    12bc:	2200      	movs	r2, #0
    12be:	70da      	strb	r2, [r3, #3]
}
    12c0:	46bd      	mov	sp, r7
    12c2:	b002      	add	sp, #8
    12c4:	bd80      	pop	{r7, pc}
    12c6:	46c0      	nop			; (mov r8, r8)

000012c8 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    12c8:	b580      	push	{r7, lr}
    12ca:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    12cc:	4b05      	ldr	r3, [pc, #20]	; (12e4 <system_is_debugger_present+0x1c>)
    12ce:	789b      	ldrb	r3, [r3, #2]
    12d0:	b2db      	uxtb	r3, r3
    12d2:	1c1a      	adds	r2, r3, #0
    12d4:	2302      	movs	r3, #2
    12d6:	4013      	ands	r3, r2
    12d8:	1e5a      	subs	r2, r3, #1
    12da:	4193      	sbcs	r3, r2
    12dc:	b2db      	uxtb	r3, r3
}
    12de:	1c18      	adds	r0, r3, #0
    12e0:	46bd      	mov	sp, r7
    12e2:	bd80      	pop	{r7, pc}
    12e4:	41002000 	.word	0x41002000

000012e8 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus.
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    12e8:	b580      	push	{r7, lr}
    12ea:	b084      	sub	sp, #16
    12ec:	af00      	add	r7, sp, #0
    12ee:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    12f0:	687b      	ldr	r3, [r7, #4]
    12f2:	681b      	ldr	r3, [r3, #0]
    12f4:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    12f6:	68fb      	ldr	r3, [r7, #12]
    12f8:	69db      	ldr	r3, [r3, #28]
    12fa:	1e5a      	subs	r2, r3, #1
    12fc:	4193      	sbcs	r3, r2
    12fe:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    1300:	1c18      	adds	r0, r3, #0
    1302:	46bd      	mov	sp, r7
    1304:	b004      	add	sp, #16
    1306:	bd80      	pop	{r7, pc}

00001308 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    1308:	b580      	push	{r7, lr}
    130a:	b082      	sub	sp, #8
    130c:	af00      	add	r7, sp, #0
    130e:	6078      	str	r0, [r7, #4]
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1310:	46c0      	nop			; (mov r8, r8)
    1312:	687b      	ldr	r3, [r7, #4]
    1314:	1c18      	adds	r0, r3, #0
    1316:	4b03      	ldr	r3, [pc, #12]	; (1324 <_usart_wait_for_sync+0x1c>)
    1318:	4798      	blx	r3
    131a:	1e03      	subs	r3, r0, #0
    131c:	d1f9      	bne.n	1312 <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    131e:	46bd      	mov	sp, r7
    1320:	b002      	add	sp, #8
    1322:	bd80      	pop	{r7, pc}
    1324:	000012e9 	.word	0x000012e9

00001328 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    1328:	b5f0      	push	{r4, r5, r6, r7, lr}
    132a:	b08d      	sub	sp, #52	; 0x34
    132c:	af02      	add	r7, sp, #8
    132e:	6078      	str	r0, [r7, #4]
    1330:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1332:	687b      	ldr	r3, [r7, #4]
    1334:	681b      	ldr	r3, [r3, #0]
    1336:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1338:	687b      	ldr	r3, [r7, #4]
    133a:	681b      	ldr	r3, [r3, #0]
    133c:	1c18      	adds	r0, r3, #0
    133e:	4bae      	ldr	r3, [pc, #696]	; (15f8 <_usart_set_config+0x2d0>)
    1340:	4798      	blx	r3
    1342:	1c03      	adds	r3, r0, #0
    1344:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1346:	697b      	ldr	r3, [r7, #20]
    1348:	3314      	adds	r3, #20
    134a:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    134c:	2300      	movs	r3, #0
    134e:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    1350:	2300      	movs	r3, #0
    1352:	623b      	str	r3, [r7, #32]
	uint16_t baud  = 0;
    1354:	230e      	movs	r3, #14
    1356:	18fb      	adds	r3, r7, r3
    1358:	2200      	movs	r2, #0
    135a:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    135c:	231f      	movs	r3, #31
    135e:	18fb      	adds	r3, r7, r3
    1360:	2200      	movs	r2, #0
    1362:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1364:	231e      	movs	r3, #30
    1366:	18fb      	adds	r3, r7, r3
    1368:	2210      	movs	r2, #16
    136a:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    136c:	683b      	ldr	r3, [r7, #0]
    136e:	8a1b      	ldrh	r3, [r3, #16]
    1370:	2280      	movs	r2, #128	; 0x80
    1372:	01d2      	lsls	r2, r2, #7
    1374:	4293      	cmp	r3, r2
    1376:	d01c      	beq.n	13b2 <_usart_set_config+0x8a>
    1378:	2280      	movs	r2, #128	; 0x80
    137a:	01d2      	lsls	r2, r2, #7
    137c:	4293      	cmp	r3, r2
    137e:	dc06      	bgt.n	138e <_usart_set_config+0x66>
    1380:	2b00      	cmp	r3, #0
    1382:	d00d      	beq.n	13a0 <_usart_set_config+0x78>
    1384:	2280      	movs	r2, #128	; 0x80
    1386:	0192      	lsls	r2, r2, #6
    1388:	4293      	cmp	r3, r2
    138a:	d024      	beq.n	13d6 <_usart_set_config+0xae>
    138c:	e035      	b.n	13fa <_usart_set_config+0xd2>
    138e:	22c0      	movs	r2, #192	; 0xc0
    1390:	01d2      	lsls	r2, r2, #7
    1392:	4293      	cmp	r3, r2
    1394:	d028      	beq.n	13e8 <_usart_set_config+0xc0>
    1396:	2280      	movs	r2, #128	; 0x80
    1398:	0212      	lsls	r2, r2, #8
    139a:	4293      	cmp	r3, r2
    139c:	d012      	beq.n	13c4 <_usart_set_config+0x9c>
    139e:	e02c      	b.n	13fa <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    13a0:	231f      	movs	r3, #31
    13a2:	18fb      	adds	r3, r7, r3
    13a4:	2200      	movs	r2, #0
    13a6:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    13a8:	231e      	movs	r3, #30
    13aa:	18fb      	adds	r3, r7, r3
    13ac:	2210      	movs	r2, #16
    13ae:	701a      	strb	r2, [r3, #0]
			break;
    13b0:	e023      	b.n	13fa <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    13b2:	231f      	movs	r3, #31
    13b4:	18fb      	adds	r3, r7, r3
    13b6:	2200      	movs	r2, #0
    13b8:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    13ba:	231e      	movs	r3, #30
    13bc:	18fb      	adds	r3, r7, r3
    13be:	2208      	movs	r2, #8
    13c0:	701a      	strb	r2, [r3, #0]
			break;
    13c2:	e01a      	b.n	13fa <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    13c4:	231f      	movs	r3, #31
    13c6:	18fb      	adds	r3, r7, r3
    13c8:	2200      	movs	r2, #0
    13ca:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    13cc:	231e      	movs	r3, #30
    13ce:	18fb      	adds	r3, r7, r3
    13d0:	2203      	movs	r2, #3
    13d2:	701a      	strb	r2, [r3, #0]
			break;
    13d4:	e011      	b.n	13fa <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    13d6:	231f      	movs	r3, #31
    13d8:	18fb      	adds	r3, r7, r3
    13da:	2201      	movs	r2, #1
    13dc:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    13de:	231e      	movs	r3, #30
    13e0:	18fb      	adds	r3, r7, r3
    13e2:	2210      	movs	r2, #16
    13e4:	701a      	strb	r2, [r3, #0]
			break;
    13e6:	e008      	b.n	13fa <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    13e8:	231f      	movs	r3, #31
    13ea:	18fb      	adds	r3, r7, r3
    13ec:	2201      	movs	r2, #1
    13ee:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    13f0:	231e      	movs	r3, #30
    13f2:	18fb      	adds	r3, r7, r3
    13f4:	2208      	movs	r2, #8
    13f6:	701a      	strb	r2, [r3, #0]
			break;
    13f8:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    13fa:	683b      	ldr	r3, [r7, #0]
    13fc:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    13fe:	683b      	ldr	r3, [r7, #0]
    1400:	68db      	ldr	r3, [r3, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1402:	431a      	orrs	r2, r3
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1404:	683b      	ldr	r3, [r7, #0]
    1406:	695b      	ldr	r3, [r3, #20]
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
    1408:	4313      	orrs	r3, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
    140a:	683a      	ldr	r2, [r7, #0]
    140c:	8a12      	ldrh	r2, [r2, #16]

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    140e:	4313      	orrs	r3, r2
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1410:	683a      	ldr	r2, [r7, #0]
    1412:	7e12      	ldrb	r2, [r2, #24]
    1414:	0212      	lsls	r2, r2, #8
	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
    1416:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1418:	683a      	ldr	r2, [r7, #0]
    141a:	2126      	movs	r1, #38	; 0x26
    141c:	5c52      	ldrb	r2, [r2, r1]
    141e:	0752      	lsls	r2, r2, #29
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1420:	4313      	orrs	r3, r2
    1422:	627b      	str	r3, [r7, #36]	; 0x24
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    1424:	231d      	movs	r3, #29
    1426:	18fb      	adds	r3, r7, r3
    1428:	2200      	movs	r2, #0
    142a:	701a      	strb	r2, [r3, #0]

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
    142c:	683b      	ldr	r3, [r7, #0]
    142e:	685b      	ldr	r3, [r3, #4]
    1430:	2b00      	cmp	r3, #0
    1432:	d020      	beq.n	1476 <_usart_set_config+0x14e>
    1434:	2280      	movs	r2, #128	; 0x80
    1436:	0552      	lsls	r2, r2, #21
    1438:	4293      	cmp	r3, r2
    143a:	d150      	bne.n	14de <_usart_set_config+0x1b6>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    143c:	683b      	ldr	r3, [r7, #0]
    143e:	2227      	movs	r2, #39	; 0x27
    1440:	5c9b      	ldrb	r3, [r3, r2]
    1442:	2201      	movs	r2, #1
    1444:	4053      	eors	r3, r2
    1446:	b2db      	uxtb	r3, r3
    1448:	2b00      	cmp	r3, #0
    144a:	d013      	beq.n	1474 <_usart_set_config+0x14c>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    144c:	683b      	ldr	r3, [r7, #0]
    144e:	6a1d      	ldr	r5, [r3, #32]
    1450:	693b      	ldr	r3, [r7, #16]
    1452:	b2db      	uxtb	r3, r3
    1454:	1c18      	adds	r0, r3, #0
    1456:	4b69      	ldr	r3, [pc, #420]	; (15fc <_usart_set_config+0x2d4>)
    1458:	4798      	blx	r3
    145a:	1c02      	adds	r2, r0, #0
    145c:	231d      	movs	r3, #29
    145e:	18fc      	adds	r4, r7, r3
    1460:	230e      	movs	r3, #14
    1462:	18fb      	adds	r3, r7, r3
    1464:	1c28      	adds	r0, r5, #0
    1466:	1c11      	adds	r1, r2, #0
    1468:	1c1a      	adds	r2, r3, #0
    146a:	4b65      	ldr	r3, [pc, #404]	; (1600 <_usart_set_config+0x2d8>)
    146c:	4798      	blx	r3
    146e:	1c03      	adds	r3, r0, #0
    1470:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    1472:	e034      	b.n	14de <_usart_set_config+0x1b6>
    1474:	e033      	b.n	14de <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    1476:	683b      	ldr	r3, [r7, #0]
    1478:	2227      	movs	r2, #39	; 0x27
    147a:	5c9b      	ldrb	r3, [r3, r2]
    147c:	2b00      	cmp	r3, #0
    147e:	d014      	beq.n	14aa <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    1480:	683b      	ldr	r3, [r7, #0]
    1482:	6a18      	ldr	r0, [r3, #32]
    1484:	683b      	ldr	r3, [r7, #0]
    1486:	6a99      	ldr	r1, [r3, #40]	; 0x28

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
				status_code =
    1488:	231d      	movs	r3, #29
    148a:	18fc      	adds	r4, r7, r3
    148c:	230e      	movs	r3, #14
    148e:	18fa      	adds	r2, r7, r3
    1490:	231f      	movs	r3, #31
    1492:	18fb      	adds	r3, r7, r3
    1494:	781d      	ldrb	r5, [r3, #0]
    1496:	231e      	movs	r3, #30
    1498:	18fb      	adds	r3, r7, r3
    149a:	781b      	ldrb	r3, [r3, #0]
    149c:	9300      	str	r3, [sp, #0]
    149e:	1c2b      	adds	r3, r5, #0
    14a0:	4d58      	ldr	r5, [pc, #352]	; (1604 <_usart_set_config+0x2dc>)
    14a2:	47a8      	blx	r5
    14a4:	1c03      	adds	r3, r0, #0
    14a6:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    14a8:	e018      	b.n	14dc <_usart_set_config+0x1b4>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    14aa:	683b      	ldr	r3, [r7, #0]
    14ac:	6a1e      	ldr	r6, [r3, #32]
    14ae:	693b      	ldr	r3, [r7, #16]
    14b0:	b2db      	uxtb	r3, r3
    14b2:	1c18      	adds	r0, r3, #0
    14b4:	4b51      	ldr	r3, [pc, #324]	; (15fc <_usart_set_config+0x2d4>)
    14b6:	4798      	blx	r3
    14b8:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    14ba:	231d      	movs	r3, #29
    14bc:	18fc      	adds	r4, r7, r3
    14be:	230e      	movs	r3, #14
    14c0:	18fa      	adds	r2, r7, r3
    14c2:	231f      	movs	r3, #31
    14c4:	18fb      	adds	r3, r7, r3
    14c6:	781d      	ldrb	r5, [r3, #0]
    14c8:	231e      	movs	r3, #30
    14ca:	18fb      	adds	r3, r7, r3
    14cc:	781b      	ldrb	r3, [r3, #0]
    14ce:	9300      	str	r3, [sp, #0]
    14d0:	1c30      	adds	r0, r6, #0
    14d2:	1c2b      	adds	r3, r5, #0
    14d4:	4d4b      	ldr	r5, [pc, #300]	; (1604 <_usart_set_config+0x2dc>)
    14d6:	47a8      	blx	r5
    14d8:	1c03      	adds	r3, r0, #0
    14da:	7023      	strb	r3, [r4, #0]
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    14dc:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    14de:	231d      	movs	r3, #29
    14e0:	18fb      	adds	r3, r7, r3
    14e2:	781b      	ldrb	r3, [r3, #0]
    14e4:	2b00      	cmp	r3, #0
    14e6:	d003      	beq.n	14f0 <_usart_set_config+0x1c8>
		/* Abort */
		return status_code;
    14e8:	231d      	movs	r3, #29
    14ea:	18fb      	adds	r3, r7, r3
    14ec:	781b      	ldrb	r3, [r3, #0]
    14ee:	e07e      	b.n	15ee <_usart_set_config+0x2c6>
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    14f0:	683b      	ldr	r3, [r7, #0]
    14f2:	7e5b      	ldrb	r3, [r3, #25]
    14f4:	2b00      	cmp	r3, #0
    14f6:	d003      	beq.n	1500 <_usart_set_config+0x1d8>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    14f8:	683b      	ldr	r3, [r7, #0]
    14fa:	7e9a      	ldrb	r2, [r3, #26]
    14fc:	69bb      	ldr	r3, [r7, #24]
    14fe:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    1500:	687b      	ldr	r3, [r7, #4]
    1502:	1c18      	adds	r0, r3, #0
    1504:	4b40      	ldr	r3, [pc, #256]	; (1608 <_usart_set_config+0x2e0>)
    1506:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    1508:	230e      	movs	r3, #14
    150a:	18fb      	adds	r3, r7, r3
    150c:	881a      	ldrh	r2, [r3, #0]
    150e:	69bb      	ldr	r3, [r7, #24]
    1510:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= config->transfer_mode;
    1512:	683b      	ldr	r3, [r7, #0]
    1514:	685b      	ldr	r3, [r3, #4]
    1516:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1518:	4313      	orrs	r3, r2
    151a:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    151c:	683b      	ldr	r3, [r7, #0]
    151e:	2227      	movs	r2, #39	; 0x27
    1520:	5c9b      	ldrb	r3, [r3, r2]
    1522:	2201      	movs	r2, #1
    1524:	4053      	eors	r3, r2
    1526:	b2db      	uxtb	r3, r3
    1528:	2b00      	cmp	r3, #0
    152a:	d003      	beq.n	1534 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE_USART_INT_CLK;
    152c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    152e:	2204      	movs	r2, #4
    1530:	4313      	orrs	r3, r2
    1532:	627b      	str	r3, [r7, #36]	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE_USART_EXT_CLK;
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
    1534:	683b      	ldr	r3, [r7, #0]
    1536:	7a9a      	ldrb	r2, [r3, #10]
    1538:	683b      	ldr	r3, [r7, #0]
    153a:	7adb      	ldrb	r3, [r3, #11]
    153c:	4313      	orrs	r3, r2
    153e:	b2db      	uxtb	r3, r3
    1540:	1c1a      	adds	r2, r3, #0
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1542:	683b      	ldr	r3, [r7, #0]
    1544:	7e5b      	ldrb	r3, [r3, #25]
    1546:	029b      	lsls	r3, r3, #10
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE_USART_EXT_CLK;
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
    1548:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    154a:	683a      	ldr	r2, [r7, #0]
    154c:	7f12      	ldrb	r2, [r2, #28]
    154e:	0252      	lsls	r2, r2, #9
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1550:	4313      	orrs	r3, r2
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1552:	683a      	ldr	r2, [r7, #0]
    1554:	7f52      	ldrb	r2, [r2, #29]
    1556:	0212      	lsls	r2, r2, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1558:	4313      	orrs	r3, r2
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    155a:	683a      	ldr	r2, [r7, #0]
    155c:	2124      	movs	r1, #36	; 0x24
    155e:	5c52      	ldrb	r2, [r2, r1]
    1560:	0452      	lsls	r2, r2, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1562:	4313      	orrs	r3, r2
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1564:	683a      	ldr	r2, [r7, #0]
    1566:	2125      	movs	r1, #37	; 0x25
    1568:	5c52      	ldrb	r2, [r2, r1]
    156a:	0412      	lsls	r2, r2, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE_USART_EXT_CLK;
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
    156c:	4313      	orrs	r3, r2
    156e:	623b      	str	r3, [r7, #32]
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    1570:	683b      	ldr	r3, [r7, #0]
    1572:	891b      	ldrh	r3, [r3, #8]
    1574:	2bff      	cmp	r3, #255	; 0xff
    1576:	d015      	beq.n	15a4 <_usart_set_config+0x27c>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    1578:	683b      	ldr	r3, [r7, #0]
    157a:	7edb      	ldrb	r3, [r3, #27]
    157c:	2b00      	cmp	r3, #0
    157e:	d005      	beq.n	158c <_usart_set_config+0x264>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
    1580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1582:	22a0      	movs	r2, #160	; 0xa0
    1584:	04d2      	lsls	r2, r2, #19
    1586:	4313      	orrs	r3, r2
    1588:	627b      	str	r3, [r7, #36]	; 0x24
    158a:	e004      	b.n	1596 <_usart_set_config+0x26e>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
    158c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    158e:	2280      	movs	r2, #128	; 0x80
    1590:	0452      	lsls	r2, r2, #17
    1592:	4313      	orrs	r3, r2
    1594:	627b      	str	r3, [r7, #36]	; 0x24
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
    1596:	683b      	ldr	r3, [r7, #0]
    1598:	891b      	ldrh	r3, [r3, #8]
    159a:	1c1a      	adds	r2, r3, #0
    159c:	6a3b      	ldr	r3, [r7, #32]
    159e:	4313      	orrs	r3, r2
    15a0:	623b      	str	r3, [r7, #32]
    15a2:	e008      	b.n	15b6 <_usart_set_config+0x28e>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    15a4:	683b      	ldr	r3, [r7, #0]
    15a6:	7edb      	ldrb	r3, [r3, #27]
    15a8:	2b00      	cmp	r3, #0
    15aa:	d004      	beq.n	15b6 <_usart_set_config+0x28e>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    15ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    15ae:	2280      	movs	r2, #128	; 0x80
    15b0:	04d2      	lsls	r2, r2, #19
    15b2:	4313      	orrs	r3, r2
    15b4:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    15b6:	683b      	ldr	r3, [r7, #0]
    15b8:	222c      	movs	r2, #44	; 0x2c
    15ba:	5c9b      	ldrb	r3, [r3, r2]
    15bc:	2b00      	cmp	r3, #0
    15be:	d103      	bne.n	15c8 <_usart_set_config+0x2a0>
    15c0:	4b12      	ldr	r3, [pc, #72]	; (160c <_usart_set_config+0x2e4>)
    15c2:	4798      	blx	r3
    15c4:	1e03      	subs	r3, r0, #0
    15c6:	d003      	beq.n	15d0 <_usart_set_config+0x2a8>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    15c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    15ca:	2280      	movs	r2, #128	; 0x80
    15cc:	4313      	orrs	r3, r2
    15ce:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    15d0:	687b      	ldr	r3, [r7, #4]
    15d2:	1c18      	adds	r0, r3, #0
    15d4:	4b0c      	ldr	r3, [pc, #48]	; (1608 <_usart_set_config+0x2e0>)
    15d6:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    15d8:	69bb      	ldr	r3, [r7, #24]
    15da:	6a3a      	ldr	r2, [r7, #32]
    15dc:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    15de:	687b      	ldr	r3, [r7, #4]
    15e0:	1c18      	adds	r0, r3, #0
    15e2:	4b09      	ldr	r3, [pc, #36]	; (1608 <_usart_set_config+0x2e0>)
    15e4:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    15e6:	69bb      	ldr	r3, [r7, #24]
    15e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    15ea:	601a      	str	r2, [r3, #0]

	return STATUS_OK;
    15ec:	2300      	movs	r3, #0
}
    15ee:	1c18      	adds	r0, r3, #0
    15f0:	46bd      	mov	sp, r7
    15f2:	b00b      	add	sp, #44	; 0x2c
    15f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15f6:	46c0      	nop			; (mov r8, r8)
    15f8:	00001099 	.word	0x00001099
    15fc:	00002bfd 	.word	0x00002bfd
    1600:	00000be5 	.word	0x00000be5
    1604:	00000c61 	.word	0x00000c61
    1608:	00001309 	.word	0x00001309
    160c:	000012c9 	.word	0x000012c9

00001610 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1610:	b590      	push	{r4, r7, lr}
    1612:	b093      	sub	sp, #76	; 0x4c
    1614:	af00      	add	r7, sp, #0
    1616:	60f8      	str	r0, [r7, #12]
    1618:	60b9      	str	r1, [r7, #8]
    161a:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    161c:	233b      	movs	r3, #59	; 0x3b
    161e:	18fb      	adds	r3, r7, r3
    1620:	2200      	movs	r2, #0
    1622:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1624:	68fb      	ldr	r3, [r7, #12]
    1626:	68ba      	ldr	r2, [r7, #8]
    1628:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    162a:	68fb      	ldr	r3, [r7, #12]
    162c:	681b      	ldr	r3, [r3, #0]
    162e:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1630:	68fb      	ldr	r3, [r7, #12]
    1632:	681b      	ldr	r3, [r3, #0]
    1634:	1c18      	adds	r0, r3, #0
    1636:	4b85      	ldr	r3, [pc, #532]	; (184c <usart_init+0x23c>)
    1638:	4798      	blx	r3
    163a:	1c03      	adds	r3, r0, #0
    163c:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    163e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1640:	3302      	adds	r3, #2
    1642:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1646:	3314      	adds	r3, #20
    1648:	62bb      	str	r3, [r7, #40]	; 0x28

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    164a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    164c:	681b      	ldr	r3, [r3, #0]
    164e:	2201      	movs	r2, #1
    1650:	4013      	ands	r3, r2
    1652:	d001      	beq.n	1658 <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1654:	2305      	movs	r3, #5
    1656:	e0f5      	b.n	1844 <usart_init+0x234>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    165a:	681b      	ldr	r3, [r3, #0]
    165c:	2202      	movs	r2, #2
    165e:	4013      	ands	r3, r2
    1660:	d001      	beq.n	1666 <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    1662:	231c      	movs	r3, #28
    1664:	e0ee      	b.n	1844 <usart_init+0x234>
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1668:	2201      	movs	r2, #1
    166a:	409a      	lsls	r2, r3
    166c:	1c13      	adds	r3, r2, #0
    166e:	2002      	movs	r0, #2
    1670:	1c19      	adds	r1, r3, #0
    1672:	4b77      	ldr	r3, [pc, #476]	; (1850 <usart_init+0x240>)
    1674:	4798      	blx	r3

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    1676:	2324      	movs	r3, #36	; 0x24
    1678:	18fb      	adds	r3, r7, r3
    167a:	1c18      	adds	r0, r3, #0
    167c:	4b75      	ldr	r3, [pc, #468]	; (1854 <usart_init+0x244>)
    167e:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    1680:	687b      	ldr	r3, [r7, #4]
    1682:	222d      	movs	r2, #45	; 0x2d
    1684:	5c9a      	ldrb	r2, [r3, r2]
    1686:	2324      	movs	r3, #36	; 0x24
    1688:	18fb      	adds	r3, r7, r3
    168a:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    168c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    168e:	b2da      	uxtb	r2, r3
    1690:	2324      	movs	r3, #36	; 0x24
    1692:	18fb      	adds	r3, r7, r3
    1694:	1c10      	adds	r0, r2, #0
    1696:	1c19      	adds	r1, r3, #0
    1698:	4b6f      	ldr	r3, [pc, #444]	; (1858 <usart_init+0x248>)
    169a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    169c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    169e:	b2db      	uxtb	r3, r3
    16a0:	1c18      	adds	r0, r3, #0
    16a2:	4b6e      	ldr	r3, [pc, #440]	; (185c <usart_init+0x24c>)
    16a4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    16a6:	687b      	ldr	r3, [r7, #4]
    16a8:	222d      	movs	r2, #45	; 0x2d
    16aa:	5c9b      	ldrb	r3, [r3, r2]
    16ac:	1c18      	adds	r0, r3, #0
    16ae:	2100      	movs	r1, #0
    16b0:	4b6b      	ldr	r3, [pc, #428]	; (1860 <usart_init+0x250>)
    16b2:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    16b4:	687b      	ldr	r3, [r7, #4]
    16b6:	7ada      	ldrb	r2, [r3, #11]
    16b8:	68fb      	ldr	r3, [r7, #12]
    16ba:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    16bc:	687b      	ldr	r3, [r7, #4]
    16be:	2224      	movs	r2, #36	; 0x24
    16c0:	5c9a      	ldrb	r2, [r3, r2]
    16c2:	68fb      	ldr	r3, [r7, #12]
    16c4:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    16c6:	687b      	ldr	r3, [r7, #4]
    16c8:	2225      	movs	r2, #37	; 0x25
    16ca:	5c9a      	ldrb	r2, [r3, r2]
    16cc:	68fb      	ldr	r3, [r7, #12]
    16ce:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    16d0:	687b      	ldr	r3, [r7, #4]
    16d2:	7eda      	ldrb	r2, [r3, #27]
    16d4:	68fb      	ldr	r3, [r7, #12]
    16d6:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    16d8:	687b      	ldr	r3, [r7, #4]
    16da:	7f1a      	ldrb	r2, [r3, #28]
    16dc:	68fb      	ldr	r3, [r7, #12]
    16de:	725a      	strb	r2, [r3, #9]
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    16e0:	233b      	movs	r3, #59	; 0x3b
    16e2:	18fc      	adds	r4, r7, r3
    16e4:	68fa      	ldr	r2, [r7, #12]
    16e6:	687b      	ldr	r3, [r7, #4]
    16e8:	1c10      	adds	r0, r2, #0
    16ea:	1c19      	adds	r1, r3, #0
    16ec:	4b5d      	ldr	r3, [pc, #372]	; (1864 <usart_init+0x254>)
    16ee:	4798      	blx	r3
    16f0:	1c03      	adds	r3, r0, #0
    16f2:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    16f4:	233b      	movs	r3, #59	; 0x3b
    16f6:	18fb      	adds	r3, r7, r3
    16f8:	781b      	ldrb	r3, [r3, #0]
    16fa:	2b00      	cmp	r3, #0
    16fc:	d003      	beq.n	1706 <usart_init+0xf6>
		return status_code;
    16fe:	233b      	movs	r3, #59	; 0x3b
    1700:	18fb      	adds	r3, r7, r3
    1702:	781b      	ldrb	r3, [r3, #0]
    1704:	e09e      	b.n	1844 <usart_init+0x234>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    1706:	2320      	movs	r3, #32
    1708:	18fb      	adds	r3, r7, r3
    170a:	1c18      	adds	r0, r3, #0
    170c:	4b56      	ldr	r3, [pc, #344]	; (1868 <usart_init+0x258>)
    170e:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1710:	2320      	movs	r3, #32
    1712:	18fb      	adds	r3, r7, r3
    1714:	2200      	movs	r2, #0
    1716:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1718:	2320      	movs	r3, #32
    171a:	18fb      	adds	r3, r7, r3
    171c:	2200      	movs	r2, #0
    171e:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    1720:	687b      	ldr	r3, [r7, #4]
    1722:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    1724:	2310      	movs	r3, #16
    1726:	18fb      	adds	r3, r7, r3
    1728:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    172a:	687b      	ldr	r3, [r7, #4]
    172c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    172e:	2310      	movs	r3, #16
    1730:	18fb      	adds	r3, r7, r3
    1732:	605a      	str	r2, [r3, #4]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    1734:	687b      	ldr	r3, [r7, #4]
    1736:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    1738:	2310      	movs	r3, #16
    173a:	18fb      	adds	r3, r7, r3
    173c:	609a      	str	r2, [r3, #8]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    173e:	687b      	ldr	r3, [r7, #4]
    1740:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    1742:	2310      	movs	r3, #16
    1744:	18fb      	adds	r3, r7, r3
    1746:	60da      	str	r2, [r3, #12]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1748:	2347      	movs	r3, #71	; 0x47
    174a:	18fb      	adds	r3, r7, r3
    174c:	2200      	movs	r2, #0
    174e:	701a      	strb	r2, [r3, #0]
    1750:	e02c      	b.n	17ac <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1752:	2347      	movs	r3, #71	; 0x47
    1754:	18fb      	adds	r3, r7, r3
    1756:	781a      	ldrb	r2, [r3, #0]
    1758:	2310      	movs	r3, #16
    175a:	18fb      	adds	r3, r7, r3
    175c:	0092      	lsls	r2, r2, #2
    175e:	58d3      	ldr	r3, [r2, r3]
    1760:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    1762:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1764:	2b00      	cmp	r3, #0
    1766:	d109      	bne.n	177c <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1768:	68ba      	ldr	r2, [r7, #8]
    176a:	2347      	movs	r3, #71	; 0x47
    176c:	18fb      	adds	r3, r7, r3
    176e:	781b      	ldrb	r3, [r3, #0]
    1770:	1c10      	adds	r0, r2, #0
    1772:	1c19      	adds	r1, r3, #0
    1774:	4b3d      	ldr	r3, [pc, #244]	; (186c <usart_init+0x25c>)
    1776:	4798      	blx	r3
    1778:	1c03      	adds	r3, r0, #0
    177a:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    177c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    177e:	3301      	adds	r3, #1
    1780:	d00d      	beq.n	179e <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1782:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1784:	b2da      	uxtb	r2, r3
    1786:	2320      	movs	r3, #32
    1788:	18fb      	adds	r3, r7, r3
    178a:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    178c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    178e:	0c1b      	lsrs	r3, r3, #16
    1790:	b2da      	uxtb	r2, r3
    1792:	2320      	movs	r3, #32
    1794:	18fb      	adds	r3, r7, r3
    1796:	1c10      	adds	r0, r2, #0
    1798:	1c19      	adds	r1, r3, #0
    179a:	4b35      	ldr	r3, [pc, #212]	; (1870 <usart_init+0x260>)
    179c:	4798      	blx	r3
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    179e:	2347      	movs	r3, #71	; 0x47
    17a0:	18fb      	adds	r3, r7, r3
    17a2:	781a      	ldrb	r2, [r3, #0]
    17a4:	2347      	movs	r3, #71	; 0x47
    17a6:	18fb      	adds	r3, r7, r3
    17a8:	3201      	adds	r2, #1
    17aa:	701a      	strb	r2, [r3, #0]
    17ac:	2347      	movs	r3, #71	; 0x47
    17ae:	18fb      	adds	r3, r7, r3
    17b0:	781b      	ldrb	r3, [r3, #0]
    17b2:	2b03      	cmp	r3, #3
    17b4:	d9cd      	bls.n	1752 <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    17b6:	2300      	movs	r3, #0
    17b8:	63fb      	str	r3, [r7, #60]	; 0x3c
    17ba:	e009      	b.n	17d0 <usart_init+0x1c0>
		module->callback[i]            = NULL;
    17bc:	68fa      	ldr	r2, [r7, #12]
    17be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    17c0:	3302      	adds	r3, #2
    17c2:	009b      	lsls	r3, r3, #2
    17c4:	18d3      	adds	r3, r2, r3
    17c6:	2200      	movs	r2, #0
    17c8:	605a      	str	r2, [r3, #4]
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    17ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    17cc:	3301      	adds	r3, #1
    17ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    17d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    17d2:	2b05      	cmp	r3, #5
    17d4:	d9f2      	bls.n	17bc <usart_init+0x1ac>
		module->callback[i]            = NULL;
	}

	module->tx_buffer_ptr              = NULL;
    17d6:	68fb      	ldr	r3, [r7, #12]
    17d8:	2200      	movs	r2, #0
    17da:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    17dc:	68fb      	ldr	r3, [r7, #12]
    17de:	2200      	movs	r2, #0
    17e0:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    17e2:	68fb      	ldr	r3, [r7, #12]
    17e4:	2200      	movs	r2, #0
    17e6:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    17e8:	68fb      	ldr	r3, [r7, #12]
    17ea:	2200      	movs	r2, #0
    17ec:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    17ee:	68fb      	ldr	r3, [r7, #12]
    17f0:	2230      	movs	r2, #48	; 0x30
    17f2:	2100      	movs	r1, #0
    17f4:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    17f6:	68fb      	ldr	r3, [r7, #12]
    17f8:	2231      	movs	r2, #49	; 0x31
    17fa:	2100      	movs	r1, #0
    17fc:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    17fe:	68fb      	ldr	r3, [r7, #12]
    1800:	2232      	movs	r2, #50	; 0x32
    1802:	2100      	movs	r1, #0
    1804:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    1806:	68fb      	ldr	r3, [r7, #12]
    1808:	2233      	movs	r2, #51	; 0x33
    180a:	2100      	movs	r1, #0
    180c:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    180e:	68fb      	ldr	r3, [r7, #12]
    1810:	681b      	ldr	r3, [r3, #0]
    1812:	2227      	movs	r2, #39	; 0x27
    1814:	18bc      	adds	r4, r7, r2
    1816:	1c18      	adds	r0, r3, #0
    1818:	4b0c      	ldr	r3, [pc, #48]	; (184c <usart_init+0x23c>)
    181a:	4798      	blx	r3
    181c:	1c03      	adds	r3, r0, #0
    181e:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1820:	2327      	movs	r3, #39	; 0x27
    1822:	18fb      	adds	r3, r7, r3
    1824:	781a      	ldrb	r2, [r3, #0]
    1826:	4b13      	ldr	r3, [pc, #76]	; (1874 <usart_init+0x264>)
    1828:	1c10      	adds	r0, r2, #0
    182a:	1c19      	adds	r1, r3, #0
    182c:	4b12      	ldr	r3, [pc, #72]	; (1878 <usart_init+0x268>)
    182e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1830:	2327      	movs	r3, #39	; 0x27
    1832:	18fb      	adds	r3, r7, r3
    1834:	781a      	ldrb	r2, [r3, #0]
    1836:	4b11      	ldr	r3, [pc, #68]	; (187c <usart_init+0x26c>)
    1838:	0092      	lsls	r2, r2, #2
    183a:	68f9      	ldr	r1, [r7, #12]
    183c:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    183e:	233b      	movs	r3, #59	; 0x3b
    1840:	18fb      	adds	r3, r7, r3
    1842:	781b      	ldrb	r3, [r3, #0]
}
    1844:	1c18      	adds	r0, r3, #0
    1846:	46bd      	mov	sp, r7
    1848:	b013      	add	sp, #76	; 0x4c
    184a:	bd90      	pop	{r4, r7, pc}
    184c:	00001099 	.word	0x00001099
    1850:	00001245 	.word	0x00001245
    1854:	00001231 	.word	0x00001231
    1858:	00002ad9 	.word	0x00002ad9
    185c:	00002b1d 	.word	0x00002b1d
    1860:	00000e51 	.word	0x00000e51
    1864:	00001329 	.word	0x00001329
    1868:	000012a1 	.word	0x000012a1
    186c:	00000edd 	.word	0x00000edd
    1870:	00002dc5 	.word	0x00002dc5
    1874:	00001a25 	.word	0x00001a25
    1878:	000010f9 	.word	0x000010f9
    187c:	200001d4 	.word	0x200001d4

00001880 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    1880:	b580      	push	{r7, lr}
    1882:	b084      	sub	sp, #16
    1884:	af00      	add	r7, sp, #0
    1886:	6078      	str	r0, [r7, #4]
    1888:	1c0a      	adds	r2, r1, #0
    188a:	1cbb      	adds	r3, r7, #2
    188c:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    188e:	687b      	ldr	r3, [r7, #4]
    1890:	681b      	ldr	r3, [r3, #0]
    1892:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1894:	687b      	ldr	r3, [r7, #4]
    1896:	79db      	ldrb	r3, [r3, #7]
    1898:	2201      	movs	r2, #1
    189a:	4053      	eors	r3, r2
    189c:	b2db      	uxtb	r3, r3
    189e:	2b00      	cmp	r3, #0
    18a0:	d001      	beq.n	18a6 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
    18a2:	231c      	movs	r3, #28
    18a4:	e017      	b.n	18d6 <usart_write_wait+0x56>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    18a6:	687b      	ldr	r3, [r7, #4]
    18a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    18aa:	b29b      	uxth	r3, r3
    18ac:	2b00      	cmp	r3, #0
    18ae:	d001      	beq.n	18b4 <usart_write_wait+0x34>
		return STATUS_BUSY;
    18b0:	2305      	movs	r3, #5
    18b2:	e010      	b.n	18d6 <usart_write_wait+0x56>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    18b4:	687b      	ldr	r3, [r7, #4]
    18b6:	1c18      	adds	r0, r3, #0
    18b8:	4b09      	ldr	r3, [pc, #36]	; (18e0 <usart_write_wait+0x60>)
    18ba:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    18bc:	68fb      	ldr	r3, [r7, #12]
    18be:	1cba      	adds	r2, r7, #2
    18c0:	8812      	ldrh	r2, [r2, #0]
    18c2:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    18c4:	46c0      	nop			; (mov r8, r8)
    18c6:	68fb      	ldr	r3, [r7, #12]
    18c8:	7e1b      	ldrb	r3, [r3, #24]
    18ca:	b2db      	uxtb	r3, r3
    18cc:	1c1a      	adds	r2, r3, #0
    18ce:	2302      	movs	r3, #2
    18d0:	4013      	ands	r3, r2
    18d2:	d0f8      	beq.n	18c6 <usart_write_wait+0x46>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    18d4:	2300      	movs	r3, #0
}
    18d6:	1c18      	adds	r0, r3, #0
    18d8:	46bd      	mov	sp, r7
    18da:	b004      	add	sp, #16
    18dc:	bd80      	pop	{r7, pc}
    18de:	46c0      	nop			; (mov r8, r8)
    18e0:	00001309 	.word	0x00001309

000018e4 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    18e4:	b580      	push	{r7, lr}
    18e6:	b084      	sub	sp, #16
    18e8:	af00      	add	r7, sp, #0
    18ea:	6078      	str	r0, [r7, #4]
    18ec:	6039      	str	r1, [r7, #0]

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    18ee:	687b      	ldr	r3, [r7, #4]
    18f0:	681b      	ldr	r3, [r3, #0]
    18f2:	60fb      	str	r3, [r7, #12]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    18f4:	687b      	ldr	r3, [r7, #4]
    18f6:	799b      	ldrb	r3, [r3, #6]
    18f8:	2201      	movs	r2, #1
    18fa:	4053      	eors	r3, r2
    18fc:	b2db      	uxtb	r3, r3
    18fe:	2b00      	cmp	r3, #0
    1900:	d001      	beq.n	1906 <usart_read_wait+0x22>
		return STATUS_ERR_DENIED;
    1902:	231c      	movs	r3, #28
    1904:	e068      	b.n	19d8 <usart_read_wait+0xf4>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1906:	687b      	ldr	r3, [r7, #4]
    1908:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    190a:	b29b      	uxth	r3, r3
    190c:	2b00      	cmp	r3, #0
    190e:	d001      	beq.n	1914 <usart_read_wait+0x30>
		return STATUS_BUSY;
    1910:	2305      	movs	r3, #5
    1912:	e061      	b.n	19d8 <usart_read_wait+0xf4>
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1914:	68fb      	ldr	r3, [r7, #12]
    1916:	7e1b      	ldrb	r3, [r3, #24]
    1918:	b2db      	uxtb	r3, r3
    191a:	1c1a      	adds	r2, r3, #0
    191c:	2304      	movs	r3, #4
    191e:	4013      	ands	r3, r2
    1920:	d101      	bne.n	1926 <usart_read_wait+0x42>
		/* Return error code */
		return STATUS_BUSY;
    1922:	2305      	movs	r3, #5
    1924:	e058      	b.n	19d8 <usart_read_wait+0xf4>
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    1926:	687b      	ldr	r3, [r7, #4]
    1928:	1c18      	adds	r0, r3, #0
    192a:	4b2d      	ldr	r3, [pc, #180]	; (19e0 <usart_read_wait+0xfc>)
    192c:	4798      	blx	r3

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    192e:	68fb      	ldr	r3, [r7, #12]
    1930:	8b5b      	ldrh	r3, [r3, #26]
    1932:	b29b      	uxth	r3, r3
    1934:	b2da      	uxtb	r2, r3
    1936:	230b      	movs	r3, #11
    1938:	18fb      	adds	r3, r7, r3
    193a:	213f      	movs	r1, #63	; 0x3f
    193c:	400a      	ands	r2, r1
    193e:	701a      	strb	r2, [r3, #0]

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    1940:	230b      	movs	r3, #11
    1942:	18fb      	adds	r3, r7, r3
    1944:	781b      	ldrb	r3, [r3, #0]
    1946:	2b00      	cmp	r3, #0
    1948:	d040      	beq.n	19cc <usart_read_wait+0xe8>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    194a:	230b      	movs	r3, #11
    194c:	18fb      	adds	r3, r7, r3
    194e:	781b      	ldrb	r3, [r3, #0]
    1950:	2202      	movs	r2, #2
    1952:	4013      	ands	r3, r2
    1954:	d004      	beq.n	1960 <usart_read_wait+0x7c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1956:	68fb      	ldr	r3, [r7, #12]
    1958:	2202      	movs	r2, #2
    195a:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_FORMAT;
    195c:	231a      	movs	r3, #26
    195e:	e03b      	b.n	19d8 <usart_read_wait+0xf4>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1960:	230b      	movs	r3, #11
    1962:	18fb      	adds	r3, r7, r3
    1964:	781b      	ldrb	r3, [r3, #0]
    1966:	2204      	movs	r2, #4
    1968:	4013      	ands	r3, r2
    196a:	d004      	beq.n	1976 <usart_read_wait+0x92>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    196c:	68fb      	ldr	r3, [r7, #12]
    196e:	2204      	movs	r2, #4
    1970:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_OVERFLOW;
    1972:	231e      	movs	r3, #30
    1974:	e030      	b.n	19d8 <usart_read_wait+0xf4>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1976:	230b      	movs	r3, #11
    1978:	18fb      	adds	r3, r7, r3
    197a:	781b      	ldrb	r3, [r3, #0]
    197c:	2201      	movs	r2, #1
    197e:	4013      	ands	r3, r2
    1980:	d004      	beq.n	198c <usart_read_wait+0xa8>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1982:	68fb      	ldr	r3, [r7, #12]
    1984:	2201      	movs	r2, #1
    1986:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_DATA;
    1988:	2313      	movs	r3, #19
    198a:	e025      	b.n	19d8 <usart_read_wait+0xf4>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    198c:	230b      	movs	r3, #11
    198e:	18fb      	adds	r3, r7, r3
    1990:	781b      	ldrb	r3, [r3, #0]
    1992:	2210      	movs	r2, #16
    1994:	4013      	ands	r3, r2
    1996:	d009      	beq.n	19ac <usart_read_wait+0xc8>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    1998:	68fb      	ldr	r3, [r7, #12]
    199a:	8b5b      	ldrh	r3, [r3, #26]
    199c:	b29b      	uxth	r3, r3
    199e:	2210      	movs	r2, #16
    19a0:	4313      	orrs	r3, r2
    19a2:	b29a      	uxth	r2, r3
    19a4:	68fb      	ldr	r3, [r7, #12]
    19a6:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PROTOCOL;
    19a8:	2342      	movs	r3, #66	; 0x42
    19aa:	e015      	b.n	19d8 <usart_read_wait+0xf4>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    19ac:	230b      	movs	r3, #11
    19ae:	18fb      	adds	r3, r7, r3
    19b0:	781b      	ldrb	r3, [r3, #0]
    19b2:	2220      	movs	r2, #32
    19b4:	4013      	ands	r3, r2
    19b6:	d009      	beq.n	19cc <usart_read_wait+0xe8>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    19b8:	68fb      	ldr	r3, [r7, #12]
    19ba:	8b5b      	ldrh	r3, [r3, #26]
    19bc:	b29b      	uxth	r3, r3
    19be:	2220      	movs	r2, #32
    19c0:	4313      	orrs	r3, r2
    19c2:	b29a      	uxth	r2, r3
    19c4:	68fb      	ldr	r3, [r7, #12]
    19c6:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PACKET_COLLISION;
    19c8:	2341      	movs	r3, #65	; 0x41
    19ca:	e005      	b.n	19d8 <usart_read_wait+0xf4>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    19cc:	68fb      	ldr	r3, [r7, #12]
    19ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    19d0:	b29a      	uxth	r2, r3
    19d2:	683b      	ldr	r3, [r7, #0]
    19d4:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    19d6:	2300      	movs	r3, #0
}
    19d8:	1c18      	adds	r0, r3, #0
    19da:	46bd      	mov	sp, r7
    19dc:	b004      	add	sp, #16
    19de:	bd80      	pop	{r7, pc}
    19e0:	00001309 	.word	0x00001309

000019e4 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus.
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    19e4:	b580      	push	{r7, lr}
    19e6:	b084      	sub	sp, #16
    19e8:	af00      	add	r7, sp, #0
    19ea:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    19ec:	687b      	ldr	r3, [r7, #4]
    19ee:	681b      	ldr	r3, [r3, #0]
    19f0:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    19f2:	68fb      	ldr	r3, [r7, #12]
    19f4:	69db      	ldr	r3, [r3, #28]
    19f6:	1e5a      	subs	r2, r3, #1
    19f8:	4193      	sbcs	r3, r2
    19fa:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    19fc:	1c18      	adds	r0, r3, #0
    19fe:	46bd      	mov	sp, r7
    1a00:	b004      	add	sp, #16
    1a02:	bd80      	pop	{r7, pc}

00001a04 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    1a04:	b580      	push	{r7, lr}
    1a06:	b082      	sub	sp, #8
    1a08:	af00      	add	r7, sp, #0
    1a0a:	6078      	str	r0, [r7, #4]
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1a0c:	46c0      	nop			; (mov r8, r8)
    1a0e:	687b      	ldr	r3, [r7, #4]
    1a10:	1c18      	adds	r0, r3, #0
    1a12:	4b03      	ldr	r3, [pc, #12]	; (1a20 <_usart_wait_for_sync+0x1c>)
    1a14:	4798      	blx	r3
    1a16:	1e03      	subs	r3, r0, #0
    1a18:	d1f9      	bne.n	1a0e <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    1a1a:	46bd      	mov	sp, r7
    1a1c:	b002      	add	sp, #8
    1a1e:	bd80      	pop	{r7, pc}
    1a20:	000019e5 	.word	0x000019e5

00001a24 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1a24:	b580      	push	{r7, lr}
    1a26:	b088      	sub	sp, #32
    1a28:	af00      	add	r7, sp, #0
    1a2a:	1c02      	adds	r2, r0, #0
    1a2c:	1dfb      	adds	r3, r7, #7
    1a2e:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    1a30:	1dfb      	adds	r3, r7, #7
    1a32:	781a      	ldrb	r2, [r3, #0]
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1a34:	4bb0      	ldr	r3, [pc, #704]	; (1cf8 <_usart_interrupt_handler+0x2d4>)
    1a36:	0092      	lsls	r2, r2, #2
    1a38:	58d3      	ldr	r3, [r2, r3]
    1a3a:	61bb      	str	r3, [r7, #24]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1a3c:	69bb      	ldr	r3, [r7, #24]
    1a3e:	681b      	ldr	r3, [r3, #0]
	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
    1a40:	617b      	str	r3, [r7, #20]
		= &(module->hw->USART);

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    1a42:	69bb      	ldr	r3, [r7, #24]
    1a44:	1c18      	adds	r0, r3, #0
    1a46:	4bad      	ldr	r3, [pc, #692]	; (1cfc <_usart_interrupt_handler+0x2d8>)
    1a48:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1a4a:	697b      	ldr	r3, [r7, #20]
    1a4c:	7e1b      	ldrb	r3, [r3, #24]
    1a4e:	b2da      	uxtb	r2, r3
    1a50:	2312      	movs	r3, #18
    1a52:	18fb      	adds	r3, r7, r3
    1a54:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    1a56:	697b      	ldr	r3, [r7, #20]
    1a58:	7d9b      	ldrb	r3, [r3, #22]
    1a5a:	b2db      	uxtb	r3, r3
    1a5c:	b29a      	uxth	r2, r3
    1a5e:	2312      	movs	r3, #18
    1a60:	18fb      	adds	r3, r7, r3
    1a62:	2112      	movs	r1, #18
    1a64:	1879      	adds	r1, r7, r1
    1a66:	8809      	ldrh	r1, [r1, #0]
    1a68:	400a      	ands	r2, r1
    1a6a:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    1a6c:	69bb      	ldr	r3, [r7, #24]
    1a6e:	2230      	movs	r2, #48	; 0x30
    1a70:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    1a72:	69ba      	ldr	r2, [r7, #24]
    1a74:	2131      	movs	r1, #49	; 0x31
    1a76:	5c52      	ldrb	r2, [r2, r1]
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    1a78:	4013      	ands	r3, r2
    1a7a:	b2da      	uxtb	r2, r3
    1a7c:	2310      	movs	r3, #16
    1a7e:	18fb      	adds	r3, r7, r3
    1a80:	801a      	strh	r2, [r3, #0]
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1a82:	2312      	movs	r3, #18
    1a84:	18fb      	adds	r3, r7, r3
    1a86:	881b      	ldrh	r3, [r3, #0]
    1a88:	2201      	movs	r2, #1
    1a8a:	4013      	ands	r3, r2
    1a8c:	d044      	beq.n	1b18 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    1a8e:	69bb      	ldr	r3, [r7, #24]
    1a90:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    1a92:	b29b      	uxth	r3, r3
    1a94:	2b00      	cmp	r3, #0
    1a96:	d03c      	beq.n	1b12 <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1a98:	69bb      	ldr	r3, [r7, #24]
    1a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1a9c:	781b      	ldrb	r3, [r3, #0]
    1a9e:	b2da      	uxtb	r2, r3
    1aa0:	231c      	movs	r3, #28
    1aa2:	18fb      	adds	r3, r7, r3
    1aa4:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1aa6:	69bb      	ldr	r3, [r7, #24]
    1aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1aaa:	1c5a      	adds	r2, r3, #1
    1aac:	69bb      	ldr	r3, [r7, #24]
    1aae:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1ab0:	69bb      	ldr	r3, [r7, #24]
    1ab2:	795b      	ldrb	r3, [r3, #5]
    1ab4:	2b01      	cmp	r3, #1
    1ab6:	d112      	bne.n	1ade <_usart_interrupt_handler+0xba>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1ab8:	69bb      	ldr	r3, [r7, #24]
    1aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1abc:	781b      	ldrb	r3, [r3, #0]
    1abe:	b2db      	uxtb	r3, r3
    1ac0:	021b      	lsls	r3, r3, #8
    1ac2:	b29a      	uxth	r2, r3
    1ac4:	231c      	movs	r3, #28
    1ac6:	18fb      	adds	r3, r7, r3
    1ac8:	881b      	ldrh	r3, [r3, #0]
    1aca:	4313      	orrs	r3, r2
    1acc:	b29a      	uxth	r2, r3
    1ace:	231c      	movs	r3, #28
    1ad0:	18fb      	adds	r3, r7, r3
    1ad2:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    1ad4:	69bb      	ldr	r3, [r7, #24]
    1ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1ad8:	1c5a      	adds	r2, r3, #1
    1ada:	69bb      	ldr	r3, [r7, #24]
    1adc:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1ade:	231c      	movs	r3, #28
    1ae0:	18fb      	adds	r3, r7, r3
    1ae2:	881b      	ldrh	r3, [r3, #0]
    1ae4:	05db      	lsls	r3, r3, #23
    1ae6:	0ddb      	lsrs	r3, r3, #23
    1ae8:	b29a      	uxth	r2, r3
    1aea:	697b      	ldr	r3, [r7, #20]
    1aec:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1aee:	69bb      	ldr	r3, [r7, #24]
    1af0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    1af2:	b29b      	uxth	r3, r3
    1af4:	3b01      	subs	r3, #1
    1af6:	b29b      	uxth	r3, r3
    1af8:	69ba      	ldr	r2, [r7, #24]
    1afa:	1c19      	adds	r1, r3, #0
    1afc:	85d1      	strh	r1, [r2, #46]	; 0x2e
    1afe:	2b00      	cmp	r3, #0
    1b00:	d106      	bne.n	1b10 <_usart_interrupt_handler+0xec>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1b02:	697b      	ldr	r3, [r7, #20]
    1b04:	2201      	movs	r2, #1
    1b06:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1b08:	697b      	ldr	r3, [r7, #20]
    1b0a:	2202      	movs	r2, #2
    1b0c:	759a      	strb	r2, [r3, #22]
    1b0e:	e003      	b.n	1b18 <_usart_interrupt_handler+0xf4>
    1b10:	e002      	b.n	1b18 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1b12:	697b      	ldr	r3, [r7, #20]
    1b14:	2201      	movs	r2, #1
    1b16:	751a      	strb	r2, [r3, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1b18:	2312      	movs	r3, #18
    1b1a:	18fb      	adds	r3, r7, r3
    1b1c:	881b      	ldrh	r3, [r3, #0]
    1b1e:	2202      	movs	r2, #2
    1b20:	4013      	ands	r3, r2
    1b22:	d011      	beq.n	1b48 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1b24:	697b      	ldr	r3, [r7, #20]
    1b26:	2202      	movs	r2, #2
    1b28:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    1b2a:	69bb      	ldr	r3, [r7, #24]
    1b2c:	2233      	movs	r2, #51	; 0x33
    1b2e:	2100      	movs	r1, #0
    1b30:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1b32:	2310      	movs	r3, #16
    1b34:	18fb      	adds	r3, r7, r3
    1b36:	881b      	ldrh	r3, [r3, #0]
    1b38:	2201      	movs	r2, #1
    1b3a:	4013      	ands	r3, r2
    1b3c:	d004      	beq.n	1b48 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1b3e:	69bb      	ldr	r3, [r7, #24]
    1b40:	68db      	ldr	r3, [r3, #12]
    1b42:	69ba      	ldr	r2, [r7, #24]
    1b44:	1c10      	adds	r0, r2, #0
    1b46:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1b48:	2312      	movs	r3, #18
    1b4a:	18fb      	adds	r3, r7, r3
    1b4c:	881b      	ldrh	r3, [r3, #0]
    1b4e:	2204      	movs	r2, #4
    1b50:	4013      	ands	r3, r2
    1b52:	d100      	bne.n	1b56 <_usart_interrupt_handler+0x132>
    1b54:	e0d7      	b.n	1d06 <_usart_interrupt_handler+0x2e2>

		if (module->remaining_rx_buffer_length) {
    1b56:	69bb      	ldr	r3, [r7, #24]
    1b58:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    1b5a:	b29b      	uxth	r3, r3
    1b5c:	2b00      	cmp	r3, #0
    1b5e:	d100      	bne.n	1b62 <_usart_interrupt_handler+0x13e>
    1b60:	e0ce      	b.n	1d00 <_usart_interrupt_handler+0x2dc>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1b62:	697b      	ldr	r3, [r7, #20]
    1b64:	8b5b      	ldrh	r3, [r3, #26]
    1b66:	b29b      	uxth	r3, r3
    1b68:	b2da      	uxtb	r2, r3
    1b6a:	231f      	movs	r3, #31
    1b6c:	18fb      	adds	r3, r7, r3
    1b6e:	213f      	movs	r1, #63	; 0x3f
    1b70:	400a      	ands	r2, r1
    1b72:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1b74:	231f      	movs	r3, #31
    1b76:	18fb      	adds	r3, r7, r3
    1b78:	781b      	ldrb	r3, [r3, #0]
    1b7a:	2208      	movs	r2, #8
    1b7c:	4013      	ands	r3, r2
    1b7e:	d007      	beq.n	1b90 <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1b80:	231f      	movs	r3, #31
    1b82:	18fb      	adds	r3, r7, r3
    1b84:	221f      	movs	r2, #31
    1b86:	18ba      	adds	r2, r7, r2
    1b88:	7812      	ldrb	r2, [r2, #0]
    1b8a:	2108      	movs	r1, #8
    1b8c:	438a      	bics	r2, r1
    1b8e:	701a      	strb	r2, [r3, #0]
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1b90:	231f      	movs	r3, #31
    1b92:	18fb      	adds	r3, r7, r3
    1b94:	781b      	ldrb	r3, [r3, #0]
    1b96:	2b00      	cmp	r3, #0
    1b98:	d100      	bne.n	1b9c <_usart_interrupt_handler+0x178>
    1b9a:	e069      	b.n	1c70 <_usart_interrupt_handler+0x24c>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1b9c:	231f      	movs	r3, #31
    1b9e:	18fb      	adds	r3, r7, r3
    1ba0:	781b      	ldrb	r3, [r3, #0]
    1ba2:	2202      	movs	r2, #2
    1ba4:	4013      	ands	r3, r2
    1ba6:	d00c      	beq.n	1bc2 <_usart_interrupt_handler+0x19e>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1ba8:	69bb      	ldr	r3, [r7, #24]
    1baa:	2232      	movs	r2, #50	; 0x32
    1bac:	211a      	movs	r1, #26
    1bae:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    1bb0:	697b      	ldr	r3, [r7, #20]
    1bb2:	8b5b      	ldrh	r3, [r3, #26]
    1bb4:	b29b      	uxth	r3, r3
    1bb6:	2202      	movs	r2, #2
    1bb8:	4313      	orrs	r3, r2
    1bba:	b29a      	uxth	r2, r3
    1bbc:	697b      	ldr	r3, [r7, #20]
    1bbe:	835a      	strh	r2, [r3, #26]
    1bc0:	e04a      	b.n	1c58 <_usart_interrupt_handler+0x234>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1bc2:	231f      	movs	r3, #31
    1bc4:	18fb      	adds	r3, r7, r3
    1bc6:	781b      	ldrb	r3, [r3, #0]
    1bc8:	2204      	movs	r2, #4
    1bca:	4013      	ands	r3, r2
    1bcc:	d00c      	beq.n	1be8 <_usart_interrupt_handler+0x1c4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1bce:	69bb      	ldr	r3, [r7, #24]
    1bd0:	2232      	movs	r2, #50	; 0x32
    1bd2:	211e      	movs	r1, #30
    1bd4:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    1bd6:	697b      	ldr	r3, [r7, #20]
    1bd8:	8b5b      	ldrh	r3, [r3, #26]
    1bda:	b29b      	uxth	r3, r3
    1bdc:	2204      	movs	r2, #4
    1bde:	4313      	orrs	r3, r2
    1be0:	b29a      	uxth	r2, r3
    1be2:	697b      	ldr	r3, [r7, #20]
    1be4:	835a      	strh	r2, [r3, #26]
    1be6:	e037      	b.n	1c58 <_usart_interrupt_handler+0x234>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1be8:	231f      	movs	r3, #31
    1bea:	18fb      	adds	r3, r7, r3
    1bec:	781b      	ldrb	r3, [r3, #0]
    1bee:	2201      	movs	r2, #1
    1bf0:	4013      	ands	r3, r2
    1bf2:	d00c      	beq.n	1c0e <_usart_interrupt_handler+0x1ea>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1bf4:	69bb      	ldr	r3, [r7, #24]
    1bf6:	2232      	movs	r2, #50	; 0x32
    1bf8:	2113      	movs	r1, #19
    1bfa:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    1bfc:	697b      	ldr	r3, [r7, #20]
    1bfe:	8b5b      	ldrh	r3, [r3, #26]
    1c00:	b29b      	uxth	r3, r3
    1c02:	2201      	movs	r2, #1
    1c04:	4313      	orrs	r3, r2
    1c06:	b29a      	uxth	r2, r3
    1c08:	697b      	ldr	r3, [r7, #20]
    1c0a:	835a      	strh	r2, [r3, #26]
    1c0c:	e024      	b.n	1c58 <_usart_interrupt_handler+0x234>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1c0e:	231f      	movs	r3, #31
    1c10:	18fb      	adds	r3, r7, r3
    1c12:	781b      	ldrb	r3, [r3, #0]
    1c14:	2210      	movs	r2, #16
    1c16:	4013      	ands	r3, r2
    1c18:	d00c      	beq.n	1c34 <_usart_interrupt_handler+0x210>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1c1a:	69bb      	ldr	r3, [r7, #24]
    1c1c:	2232      	movs	r2, #50	; 0x32
    1c1e:	2142      	movs	r1, #66	; 0x42
    1c20:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    1c22:	697b      	ldr	r3, [r7, #20]
    1c24:	8b5b      	ldrh	r3, [r3, #26]
    1c26:	b29b      	uxth	r3, r3
    1c28:	2210      	movs	r2, #16
    1c2a:	4313      	orrs	r3, r2
    1c2c:	b29a      	uxth	r2, r3
    1c2e:	697b      	ldr	r3, [r7, #20]
    1c30:	835a      	strh	r2, [r3, #26]
    1c32:	e011      	b.n	1c58 <_usart_interrupt_handler+0x234>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1c34:	231f      	movs	r3, #31
    1c36:	18fb      	adds	r3, r7, r3
    1c38:	781b      	ldrb	r3, [r3, #0]
    1c3a:	2220      	movs	r2, #32
    1c3c:	4013      	ands	r3, r2
    1c3e:	d00b      	beq.n	1c58 <_usart_interrupt_handler+0x234>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1c40:	69bb      	ldr	r3, [r7, #24]
    1c42:	2232      	movs	r2, #50	; 0x32
    1c44:	2141      	movs	r1, #65	; 0x41
    1c46:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    1c48:	697b      	ldr	r3, [r7, #20]
    1c4a:	8b5b      	ldrh	r3, [r3, #26]
    1c4c:	b29b      	uxth	r3, r3
    1c4e:	2220      	movs	r2, #32
    1c50:	4313      	orrs	r3, r2
    1c52:	b29a      	uxth	r2, r3
    1c54:	697b      	ldr	r3, [r7, #20]
    1c56:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    1c58:	2310      	movs	r3, #16
    1c5a:	18fb      	adds	r3, r7, r3
    1c5c:	881b      	ldrh	r3, [r3, #0]
    1c5e:	2204      	movs	r2, #4
    1c60:	4013      	ands	r3, r2
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1c62:	d050      	beq.n	1d06 <_usart_interrupt_handler+0x2e2>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1c64:	69bb      	ldr	r3, [r7, #24]
    1c66:	695b      	ldr	r3, [r3, #20]
    1c68:	69ba      	ldr	r2, [r7, #24]
    1c6a:	1c10      	adds	r0, r2, #0
    1c6c:	4798      	blx	r3
    1c6e:	e04a      	b.n	1d06 <_usart_interrupt_handler+0x2e2>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1c70:	697b      	ldr	r3, [r7, #20]
    1c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1c74:	b29a      	uxth	r2, r3
    1c76:	230e      	movs	r3, #14
    1c78:	18fb      	adds	r3, r7, r3
    1c7a:	05d2      	lsls	r2, r2, #23
    1c7c:	0dd2      	lsrs	r2, r2, #23
    1c7e:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1c80:	69bb      	ldr	r3, [r7, #24]
    1c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1c84:	220e      	movs	r2, #14
    1c86:	18ba      	adds	r2, r7, r2
    1c88:	8812      	ldrh	r2, [r2, #0]
    1c8a:	b2d2      	uxtb	r2, r2
    1c8c:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1c8e:	69bb      	ldr	r3, [r7, #24]
    1c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1c92:	1c5a      	adds	r2, r3, #1
    1c94:	69bb      	ldr	r3, [r7, #24]
    1c96:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1c98:	69bb      	ldr	r3, [r7, #24]
    1c9a:	795b      	ldrb	r3, [r3, #5]
    1c9c:	2b01      	cmp	r3, #1
    1c9e:	d10d      	bne.n	1cbc <_usart_interrupt_handler+0x298>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1ca0:	69bb      	ldr	r3, [r7, #24]
    1ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1ca4:	220e      	movs	r2, #14
    1ca6:	18ba      	adds	r2, r7, r2
    1ca8:	8812      	ldrh	r2, [r2, #0]
    1caa:	0a12      	lsrs	r2, r2, #8
    1cac:	b292      	uxth	r2, r2
    1cae:	b2d2      	uxtb	r2, r2
    1cb0:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    1cb2:	69bb      	ldr	r3, [r7, #24]
    1cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1cb6:	1c5a      	adds	r2, r3, #1
    1cb8:	69bb      	ldr	r3, [r7, #24]
    1cba:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1cbc:	69bb      	ldr	r3, [r7, #24]
    1cbe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    1cc0:	b29b      	uxth	r3, r3
    1cc2:	3b01      	subs	r3, #1
    1cc4:	b29b      	uxth	r3, r3
    1cc6:	69ba      	ldr	r2, [r7, #24]
    1cc8:	1c19      	adds	r1, r3, #0
    1cca:	8591      	strh	r1, [r2, #44]	; 0x2c
    1ccc:	2b00      	cmp	r3, #0
    1cce:	d112      	bne.n	1cf6 <_usart_interrupt_handler+0x2d2>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1cd0:	697b      	ldr	r3, [r7, #20]
    1cd2:	2204      	movs	r2, #4
    1cd4:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    1cd6:	69bb      	ldr	r3, [r7, #24]
    1cd8:	2232      	movs	r2, #50	; 0x32
    1cda:	2100      	movs	r1, #0
    1cdc:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    1cde:	2310      	movs	r3, #16
    1ce0:	18fb      	adds	r3, r7, r3
    1ce2:	881b      	ldrh	r3, [r3, #0]
    1ce4:	2202      	movs	r2, #2
    1ce6:	4013      	ands	r3, r2
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
					module->rx_status = STATUS_OK;

					/* Run callback if registered and enabled */
					if (callback_status
    1ce8:	d005      	beq.n	1cf6 <_usart_interrupt_handler+0x2d2>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1cea:	69bb      	ldr	r3, [r7, #24]
    1cec:	691b      	ldr	r3, [r3, #16]
    1cee:	69ba      	ldr	r2, [r7, #24]
    1cf0:	1c10      	adds	r0, r2, #0
    1cf2:	4798      	blx	r3
    1cf4:	e007      	b.n	1d06 <_usart_interrupt_handler+0x2e2>
    1cf6:	e006      	b.n	1d06 <_usart_interrupt_handler+0x2e2>
    1cf8:	200001d4 	.word	0x200001d4
    1cfc:	00001a05 	.word	0x00001a05
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1d00:	697b      	ldr	r3, [r7, #20]
    1d02:	2204      	movs	r2, #4
    1d04:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1d06:	2312      	movs	r3, #18
    1d08:	18fb      	adds	r3, r7, r3
    1d0a:	881b      	ldrh	r3, [r3, #0]
    1d0c:	2210      	movs	r2, #16
    1d0e:	4013      	ands	r3, r2
    1d10:	d010      	beq.n	1d34 <_usart_interrupt_handler+0x310>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1d12:	697b      	ldr	r3, [r7, #20]
    1d14:	2210      	movs	r2, #16
    1d16:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1d18:	697b      	ldr	r3, [r7, #20]
    1d1a:	2210      	movs	r2, #16
    1d1c:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1d1e:	2310      	movs	r3, #16
    1d20:	18fb      	adds	r3, r7, r3
    1d22:	881b      	ldrh	r3, [r3, #0]
    1d24:	2210      	movs	r2, #16
    1d26:	4013      	ands	r3, r2
    1d28:	d004      	beq.n	1d34 <_usart_interrupt_handler+0x310>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1d2a:	69bb      	ldr	r3, [r7, #24]
    1d2c:	69db      	ldr	r3, [r3, #28]
    1d2e:	69ba      	ldr	r2, [r7, #24]
    1d30:	1c10      	adds	r0, r2, #0
    1d32:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1d34:	2312      	movs	r3, #18
    1d36:	18fb      	adds	r3, r7, r3
    1d38:	881b      	ldrh	r3, [r3, #0]
    1d3a:	2220      	movs	r2, #32
    1d3c:	4013      	ands	r3, r2
    1d3e:	d010      	beq.n	1d62 <_usart_interrupt_handler+0x33e>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1d40:	697b      	ldr	r3, [r7, #20]
    1d42:	2220      	movs	r2, #32
    1d44:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1d46:	697b      	ldr	r3, [r7, #20]
    1d48:	2220      	movs	r2, #32
    1d4a:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1d4c:	2310      	movs	r3, #16
    1d4e:	18fb      	adds	r3, r7, r3
    1d50:	881b      	ldrh	r3, [r3, #0]
    1d52:	2208      	movs	r2, #8
    1d54:	4013      	ands	r3, r2
    1d56:	d004      	beq.n	1d62 <_usart_interrupt_handler+0x33e>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1d58:	69bb      	ldr	r3, [r7, #24]
    1d5a:	699b      	ldr	r3, [r3, #24]
    1d5c:	69ba      	ldr	r2, [r7, #24]
    1d5e:	1c10      	adds	r0, r2, #0
    1d60:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1d62:	2312      	movs	r3, #18
    1d64:	18fb      	adds	r3, r7, r3
    1d66:	881b      	ldrh	r3, [r3, #0]
    1d68:	2208      	movs	r2, #8
    1d6a:	4013      	ands	r3, r2
    1d6c:	d010      	beq.n	1d90 <_usart_interrupt_handler+0x36c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1d6e:	697b      	ldr	r3, [r7, #20]
    1d70:	2208      	movs	r2, #8
    1d72:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1d74:	697b      	ldr	r3, [r7, #20]
    1d76:	2208      	movs	r2, #8
    1d78:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1d7a:	2310      	movs	r3, #16
    1d7c:	18fb      	adds	r3, r7, r3
    1d7e:	881b      	ldrh	r3, [r3, #0]
    1d80:	2220      	movs	r2, #32
    1d82:	4013      	ands	r3, r2
    1d84:	d004      	beq.n	1d90 <_usart_interrupt_handler+0x36c>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1d86:	69bb      	ldr	r3, [r7, #24]
    1d88:	6a1b      	ldr	r3, [r3, #32]
    1d8a:	69ba      	ldr	r2, [r7, #24]
    1d8c:	1c10      	adds	r0, r2, #0
    1d8e:	4798      	blx	r3
		}
	}
#endif
}
    1d90:	46bd      	mov	sp, r7
    1d92:	b008      	add	sp, #32
    1d94:	bd80      	pop	{r7, pc}
    1d96:	46c0      	nop			; (mov r8, r8)

00001d98 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    1d98:	b580      	push	{r7, lr}
    1d9a:	b086      	sub	sp, #24
    1d9c:	af00      	add	r7, sp, #0
    1d9e:	60f8      	str	r0, [r7, #12]
    1da0:	60b9      	str	r1, [r7, #8]
    1da2:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    1da4:	2300      	movs	r3, #0
    1da6:	617b      	str	r3, [r7, #20]

	if (file != 0) {
    1da8:	68fb      	ldr	r3, [r7, #12]
    1daa:	2b00      	cmp	r3, #0
    1dac:	d002      	beq.n	1db4 <_read+0x1c>
		return -1;
    1dae:	2301      	movs	r3, #1
    1db0:	425b      	negs	r3, r3
    1db2:	e015      	b.n	1de0 <_read+0x48>
	}

	for (; len > 0; --len) {
    1db4:	e010      	b.n	1dd8 <_read+0x40>
		ptr_get(stdio_base, ptr);
    1db6:	4b0c      	ldr	r3, [pc, #48]	; (1de8 <_read+0x50>)
    1db8:	681a      	ldr	r2, [r3, #0]
    1dba:	4b0c      	ldr	r3, [pc, #48]	; (1dec <_read+0x54>)
    1dbc:	6819      	ldr	r1, [r3, #0]
    1dbe:	68bb      	ldr	r3, [r7, #8]
    1dc0:	1c08      	adds	r0, r1, #0
    1dc2:	1c19      	adds	r1, r3, #0
    1dc4:	4790      	blx	r2
		ptr++;
    1dc6:	68bb      	ldr	r3, [r7, #8]
    1dc8:	3301      	adds	r3, #1
    1dca:	60bb      	str	r3, [r7, #8]
		nChars++;
    1dcc:	697b      	ldr	r3, [r7, #20]
    1dce:	3301      	adds	r3, #1
    1dd0:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    1dd2:	687b      	ldr	r3, [r7, #4]
    1dd4:	3b01      	subs	r3, #1
    1dd6:	607b      	str	r3, [r7, #4]
    1dd8:	687b      	ldr	r3, [r7, #4]
    1dda:	2b00      	cmp	r3, #0
    1ddc:	dceb      	bgt.n	1db6 <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
    1dde:	697b      	ldr	r3, [r7, #20]
}
    1de0:	1c18      	adds	r0, r3, #0
    1de2:	46bd      	mov	sp, r7
    1de4:	b006      	add	sp, #24
    1de6:	bd80      	pop	{r7, pc}
    1de8:	200001ec 	.word	0x200001ec
    1dec:	200001f4 	.word	0x200001f4

00001df0 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    1df0:	b580      	push	{r7, lr}
    1df2:	b086      	sub	sp, #24
    1df4:	af00      	add	r7, sp, #0
    1df6:	60f8      	str	r0, [r7, #12]
    1df8:	60b9      	str	r1, [r7, #8]
    1dfa:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    1dfc:	2300      	movs	r3, #0
    1dfe:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
    1e00:	68fb      	ldr	r3, [r7, #12]
    1e02:	2b01      	cmp	r3, #1
    1e04:	d008      	beq.n	1e18 <_write+0x28>
    1e06:	68fb      	ldr	r3, [r7, #12]
    1e08:	2b02      	cmp	r3, #2
    1e0a:	d005      	beq.n	1e18 <_write+0x28>
    1e0c:	68fb      	ldr	r3, [r7, #12]
    1e0e:	2b03      	cmp	r3, #3
    1e10:	d002      	beq.n	1e18 <_write+0x28>
		return -1;
    1e12:	2301      	movs	r3, #1
    1e14:	425b      	negs	r3, r3
    1e16:	e019      	b.n	1e4c <_write+0x5c>
	}

	for (; len != 0; --len) {
    1e18:	e014      	b.n	1e44 <_write+0x54>
		if (ptr_put(stdio_base, *ptr++) < 0) {
    1e1a:	4b0e      	ldr	r3, [pc, #56]	; (1e54 <_write+0x64>)
    1e1c:	681a      	ldr	r2, [r3, #0]
    1e1e:	4b0e      	ldr	r3, [pc, #56]	; (1e58 <_write+0x68>)
    1e20:	6818      	ldr	r0, [r3, #0]
    1e22:	68bb      	ldr	r3, [r7, #8]
    1e24:	1c59      	adds	r1, r3, #1
    1e26:	60b9      	str	r1, [r7, #8]
    1e28:	781b      	ldrb	r3, [r3, #0]
    1e2a:	1c19      	adds	r1, r3, #0
    1e2c:	4790      	blx	r2
    1e2e:	1e03      	subs	r3, r0, #0
    1e30:	da02      	bge.n	1e38 <_write+0x48>
			return -1;
    1e32:	2301      	movs	r3, #1
    1e34:	425b      	negs	r3, r3
    1e36:	e009      	b.n	1e4c <_write+0x5c>
		}
		++nChars;
    1e38:	697b      	ldr	r3, [r7, #20]
    1e3a:	3301      	adds	r3, #1
    1e3c:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    1e3e:	687b      	ldr	r3, [r7, #4]
    1e40:	3b01      	subs	r3, #1
    1e42:	607b      	str	r3, [r7, #4]
    1e44:	687b      	ldr	r3, [r7, #4]
    1e46:	2b00      	cmp	r3, #0
    1e48:	d1e7      	bne.n	1e1a <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
    1e4a:	697b      	ldr	r3, [r7, #20]
}
    1e4c:	1c18      	adds	r0, r3, #0
    1e4e:	46bd      	mov	sp, r7
    1e50:	b006      	add	sp, #24
    1e52:	bd80      	pop	{r7, pc}
    1e54:	200001f0 	.word	0x200001f0
    1e58:	200001f4 	.word	0x200001f4

00001e5c <SVC_Handler>:
	for( ;; );
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    1e5c:	b580      	push	{r7, lr}
    1e5e:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
    1e60:	46bd      	mov	sp, r7
    1e62:	bd80      	pop	{r7, pc}

00001e64 <ulSetInterruptMaskFromISR>:
}
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
    1e64:	f3ef 8010 	mrs	r0, PRIMASK
    1e68:	b672      	cpsid	i
    1e6a:	4770      	bx	lr
					" cpsid i			\n"
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
    1e6c:	2300      	movs	r3, #0
}
    1e6e:	1c18      	adds	r0, r3, #0

00001e70 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
    1e70:	f380 8810 	msr	PRIMASK, r0
    1e74:	4770      	bx	lr
    1e76:	46c0      	nop			; (mov r8, r8)

00001e78 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    1e78:	f3ef 8009 	mrs	r0, PSP
    1e7c:	4b0e      	ldr	r3, [pc, #56]	; (1eb8 <pxCurrentTCBConst>)
    1e7e:	681a      	ldr	r2, [r3, #0]
    1e80:	3820      	subs	r0, #32
    1e82:	6010      	str	r0, [r2, #0]
    1e84:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    1e86:	4644      	mov	r4, r8
    1e88:	464d      	mov	r5, r9
    1e8a:	4656      	mov	r6, sl
    1e8c:	465f      	mov	r7, fp
    1e8e:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    1e90:	b508      	push	{r3, lr}
    1e92:	b672      	cpsid	i
    1e94:	f000 f936 	bl	2104 <vTaskSwitchContext>
    1e98:	b662      	cpsie	i
    1e9a:	bc0c      	pop	{r2, r3}
    1e9c:	6811      	ldr	r1, [r2, #0]
    1e9e:	6808      	ldr	r0, [r1, #0]
    1ea0:	3010      	adds	r0, #16
    1ea2:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    1ea4:	46a0      	mov	r8, r4
    1ea6:	46a9      	mov	r9, r5
    1ea8:	46b2      	mov	sl, r6
    1eaa:	46bb      	mov	fp, r7
    1eac:	f380 8809 	msr	PSP, r0
    1eb0:	3820      	subs	r0, #32
    1eb2:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    1eb4:	4718      	bx	r3
    1eb6:	46c0      	nop			; (mov r8, r8)

00001eb8 <pxCurrentTCBConst>:
    1eb8:	200000b8 	.word	0x200000b8

00001ebc <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    1ebc:	b580      	push	{r7, lr}
    1ebe:	b082      	sub	sp, #8
    1ec0:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
    1ec2:	4b09      	ldr	r3, [pc, #36]	; (1ee8 <SysTick_Handler+0x2c>)
    1ec4:	4798      	blx	r3
    1ec6:	1c03      	adds	r3, r0, #0
    1ec8:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    1eca:	4b08      	ldr	r3, [pc, #32]	; (1eec <SysTick_Handler+0x30>)
    1ecc:	4798      	blx	r3
    1ece:	1e03      	subs	r3, r0, #0
    1ed0:	d003      	beq.n	1eda <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    1ed2:	4b07      	ldr	r3, [pc, #28]	; (1ef0 <SysTick_Handler+0x34>)
    1ed4:	2280      	movs	r2, #128	; 0x80
    1ed6:	0552      	lsls	r2, r2, #21
    1ed8:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
    1eda:	687b      	ldr	r3, [r7, #4]
    1edc:	1c18      	adds	r0, r3, #0
    1ede:	4b05      	ldr	r3, [pc, #20]	; (1ef4 <SysTick_Handler+0x38>)
    1ee0:	4798      	blx	r3
}
    1ee2:	46bd      	mov	sp, r7
    1ee4:	b002      	add	sp, #8
    1ee6:	bd80      	pop	{r7, pc}
    1ee8:	00001e65 	.word	0x00001e65
    1eec:	00001f8d 	.word	0x00001f8d
    1ef0:	e000ed04 	.word	0xe000ed04
    1ef4:	00001e71 	.word	0x00001e71

00001ef8 <vListInsertEnd>:
	pxItem->pvContainer = NULL;
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1ef8:	b580      	push	{r7, lr}
    1efa:	b084      	sub	sp, #16
    1efc:	af00      	add	r7, sp, #0
    1efe:	6078      	str	r0, [r7, #4]
    1f00:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    1f02:	687b      	ldr	r3, [r7, #4]
    1f04:	685b      	ldr	r3, [r3, #4]
    1f06:	60fb      	str	r3, [r7, #12]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    1f08:	683b      	ldr	r3, [r7, #0]
    1f0a:	68fa      	ldr	r2, [r7, #12]
    1f0c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    1f0e:	68fb      	ldr	r3, [r7, #12]
    1f10:	689a      	ldr	r2, [r3, #8]
    1f12:	683b      	ldr	r3, [r7, #0]
    1f14:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    1f16:	68fb      	ldr	r3, [r7, #12]
    1f18:	689b      	ldr	r3, [r3, #8]
    1f1a:	683a      	ldr	r2, [r7, #0]
    1f1c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    1f1e:	68fb      	ldr	r3, [r7, #12]
    1f20:	683a      	ldr	r2, [r7, #0]
    1f22:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    1f24:	683b      	ldr	r3, [r7, #0]
    1f26:	687a      	ldr	r2, [r7, #4]
    1f28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    1f2a:	687b      	ldr	r3, [r7, #4]
    1f2c:	681b      	ldr	r3, [r3, #0]
    1f2e:	1c5a      	adds	r2, r3, #1
    1f30:	687b      	ldr	r3, [r7, #4]
    1f32:	601a      	str	r2, [r3, #0]
}
    1f34:	46bd      	mov	sp, r7
    1f36:	b004      	add	sp, #16
    1f38:	bd80      	pop	{r7, pc}
    1f3a:	46c0      	nop			; (mov r8, r8)

00001f3c <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    1f3c:	b580      	push	{r7, lr}
    1f3e:	b084      	sub	sp, #16
    1f40:	af00      	add	r7, sp, #0
    1f42:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    1f44:	687b      	ldr	r3, [r7, #4]
    1f46:	691b      	ldr	r3, [r3, #16]
    1f48:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1f4a:	687b      	ldr	r3, [r7, #4]
    1f4c:	685b      	ldr	r3, [r3, #4]
    1f4e:	687a      	ldr	r2, [r7, #4]
    1f50:	6892      	ldr	r2, [r2, #8]
    1f52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    1f54:	687b      	ldr	r3, [r7, #4]
    1f56:	689b      	ldr	r3, [r3, #8]
    1f58:	687a      	ldr	r2, [r7, #4]
    1f5a:	6852      	ldr	r2, [r2, #4]
    1f5c:	605a      	str	r2, [r3, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1f5e:	68fb      	ldr	r3, [r7, #12]
    1f60:	685a      	ldr	r2, [r3, #4]
    1f62:	687b      	ldr	r3, [r7, #4]
    1f64:	429a      	cmp	r2, r3
    1f66:	d103      	bne.n	1f70 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1f68:	687b      	ldr	r3, [r7, #4]
    1f6a:	689a      	ldr	r2, [r3, #8]
    1f6c:	68fb      	ldr	r3, [r7, #12]
    1f6e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1f70:	687b      	ldr	r3, [r7, #4]
    1f72:	2200      	movs	r2, #0
    1f74:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    1f76:	68fb      	ldr	r3, [r7, #12]
    1f78:	681b      	ldr	r3, [r3, #0]
    1f7a:	1e5a      	subs	r2, r3, #1
    1f7c:	68fb      	ldr	r3, [r7, #12]
    1f7e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    1f80:	68fb      	ldr	r3, [r7, #12]
    1f82:	681b      	ldr	r3, [r3, #0]
}
    1f84:	1c18      	adds	r0, r3, #0
    1f86:	46bd      	mov	sp, r7
    1f88:	b004      	add	sp, #16
    1f8a:	bd80      	pop	{r7, pc}

00001f8c <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    1f8c:	b580      	push	{r7, lr}
    1f8e:	b086      	sub	sp, #24
    1f90:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    1f92:	2300      	movs	r3, #0
    1f94:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    1f96:	4b4d      	ldr	r3, [pc, #308]	; (20cc <STACK_SIZE+0xcc>)
    1f98:	681b      	ldr	r3, [r3, #0]
    1f9a:	2b00      	cmp	r3, #0
    1f9c:	d000      	beq.n	1fa0 <xTaskIncrementTick+0x14>
    1f9e:	e084      	b.n	20aa <STACK_SIZE+0xaa>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    1fa0:	4b4b      	ldr	r3, [pc, #300]	; (20d0 <STACK_SIZE+0xd0>)
    1fa2:	681b      	ldr	r3, [r3, #0]
    1fa4:	1c5a      	adds	r2, r3, #1
    1fa6:	4b4a      	ldr	r3, [pc, #296]	; (20d0 <STACK_SIZE+0xd0>)
    1fa8:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    1faa:	4b49      	ldr	r3, [pc, #292]	; (20d0 <STACK_SIZE+0xd0>)
    1fac:	681b      	ldr	r3, [r3, #0]
    1fae:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
    1fb0:	693b      	ldr	r3, [r7, #16]
    1fb2:	2b00      	cmp	r3, #0
    1fb4:	d117      	bne.n	1fe6 <xTaskIncrementTick+0x5a>
			{
				taskSWITCH_DELAYED_LISTS();
    1fb6:	4b47      	ldr	r3, [pc, #284]	; (20d4 <STACK_SIZE+0xd4>)
    1fb8:	681b      	ldr	r3, [r3, #0]
    1fba:	681b      	ldr	r3, [r3, #0]
    1fbc:	2b00      	cmp	r3, #0
    1fbe:	d001      	beq.n	1fc4 <xTaskIncrementTick+0x38>
    1fc0:	b672      	cpsid	i
    1fc2:	e7fe      	b.n	1fc2 <xTaskIncrementTick+0x36>
    1fc4:	4b43      	ldr	r3, [pc, #268]	; (20d4 <STACK_SIZE+0xd4>)
    1fc6:	681b      	ldr	r3, [r3, #0]
    1fc8:	60fb      	str	r3, [r7, #12]
    1fca:	4b43      	ldr	r3, [pc, #268]	; (20d8 <STACK_SIZE+0xd8>)
    1fcc:	681a      	ldr	r2, [r3, #0]
    1fce:	4b41      	ldr	r3, [pc, #260]	; (20d4 <STACK_SIZE+0xd4>)
    1fd0:	601a      	str	r2, [r3, #0]
    1fd2:	4b41      	ldr	r3, [pc, #260]	; (20d8 <STACK_SIZE+0xd8>)
    1fd4:	68fa      	ldr	r2, [r7, #12]
    1fd6:	601a      	str	r2, [r3, #0]
    1fd8:	4b40      	ldr	r3, [pc, #256]	; (20dc <STACK_SIZE+0xdc>)
    1fda:	681b      	ldr	r3, [r3, #0]
    1fdc:	1c5a      	adds	r2, r3, #1
    1fde:	4b3f      	ldr	r3, [pc, #252]	; (20dc <STACK_SIZE+0xdc>)
    1fe0:	601a      	str	r2, [r3, #0]
    1fe2:	4b3f      	ldr	r3, [pc, #252]	; (20e0 <STACK_SIZE+0xe0>)
    1fe4:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    1fe6:	4b3f      	ldr	r3, [pc, #252]	; (20e4 <STACK_SIZE+0xe4>)
    1fe8:	681b      	ldr	r3, [r3, #0]
    1fea:	693a      	ldr	r2, [r7, #16]
    1fec:	429a      	cmp	r2, r3
    1fee:	d34e      	bcc.n	208e <STACK_SIZE+0x8e>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    1ff0:	4b38      	ldr	r3, [pc, #224]	; (20d4 <STACK_SIZE+0xd4>)
    1ff2:	681b      	ldr	r3, [r3, #0]
    1ff4:	681b      	ldr	r3, [r3, #0]
    1ff6:	2b00      	cmp	r3, #0
    1ff8:	d101      	bne.n	1ffe <xTaskIncrementTick+0x72>
    1ffa:	2301      	movs	r3, #1
    1ffc:	e000      	b.n	2000 <STACK_SIZE>
    1ffe:	2300      	movs	r3, #0
    2000:	2b00      	cmp	r3, #0
    2002:	d004      	beq.n	200e <STACK_SIZE+0xe>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    2004:	4b37      	ldr	r3, [pc, #220]	; (20e4 <STACK_SIZE+0xe4>)
    2006:	2201      	movs	r2, #1
    2008:	4252      	negs	r2, r2
    200a:	601a      	str	r2, [r3, #0]
						break;
    200c:	e03f      	b.n	208e <STACK_SIZE+0x8e>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    200e:	4b31      	ldr	r3, [pc, #196]	; (20d4 <STACK_SIZE+0xd4>)
    2010:	681b      	ldr	r3, [r3, #0]
    2012:	68db      	ldr	r3, [r3, #12]
    2014:	68db      	ldr	r3, [r3, #12]
    2016:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    2018:	68bb      	ldr	r3, [r7, #8]
    201a:	685b      	ldr	r3, [r3, #4]
    201c:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
    201e:	693a      	ldr	r2, [r7, #16]
    2020:	687b      	ldr	r3, [r7, #4]
    2022:	429a      	cmp	r2, r3
    2024:	d203      	bcs.n	202e <STACK_SIZE+0x2e>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    2026:	4b2f      	ldr	r3, [pc, #188]	; (20e4 <STACK_SIZE+0xe4>)
    2028:	687a      	ldr	r2, [r7, #4]
    202a:	601a      	str	r2, [r3, #0]
							break;
    202c:	e02f      	b.n	208e <STACK_SIZE+0x8e>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    202e:	68bb      	ldr	r3, [r7, #8]
    2030:	3304      	adds	r3, #4
    2032:	1c18      	adds	r0, r3, #0
    2034:	4b2c      	ldr	r3, [pc, #176]	; (20e8 <STACK_SIZE+0xe8>)
    2036:	4798      	blx	r3

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2038:	68bb      	ldr	r3, [r7, #8]
    203a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    203c:	2b00      	cmp	r3, #0
    203e:	d004      	beq.n	204a <STACK_SIZE+0x4a>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2040:	68bb      	ldr	r3, [r7, #8]
    2042:	3318      	adds	r3, #24
    2044:	1c18      	adds	r0, r3, #0
    2046:	4b28      	ldr	r3, [pc, #160]	; (20e8 <STACK_SIZE+0xe8>)
    2048:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    204a:	68bb      	ldr	r3, [r7, #8]
    204c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    204e:	4b27      	ldr	r3, [pc, #156]	; (20ec <STACK_SIZE+0xec>)
    2050:	681b      	ldr	r3, [r3, #0]
    2052:	429a      	cmp	r2, r3
    2054:	d903      	bls.n	205e <STACK_SIZE+0x5e>
    2056:	68bb      	ldr	r3, [r7, #8]
    2058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    205a:	4b24      	ldr	r3, [pc, #144]	; (20ec <STACK_SIZE+0xec>)
    205c:	601a      	str	r2, [r3, #0]
    205e:	68bb      	ldr	r3, [r7, #8]
    2060:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2062:	1c13      	adds	r3, r2, #0
    2064:	009b      	lsls	r3, r3, #2
    2066:	189b      	adds	r3, r3, r2
    2068:	009b      	lsls	r3, r3, #2
    206a:	4a21      	ldr	r2, [pc, #132]	; (20f0 <STACK_SIZE+0xf0>)
    206c:	189a      	adds	r2, r3, r2
    206e:	68bb      	ldr	r3, [r7, #8]
    2070:	3304      	adds	r3, #4
    2072:	1c10      	adds	r0, r2, #0
    2074:	1c19      	adds	r1, r3, #0
    2076:	4b1f      	ldr	r3, [pc, #124]	; (20f4 <STACK_SIZE+0xf4>)
    2078:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    207a:	68bb      	ldr	r3, [r7, #8]
    207c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    207e:	4b1e      	ldr	r3, [pc, #120]	; (20f8 <STACK_SIZE+0xf8>)
    2080:	681b      	ldr	r3, [r3, #0]
    2082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2084:	429a      	cmp	r2, r3
    2086:	d301      	bcc.n	208c <STACK_SIZE+0x8c>
							{
								xSwitchRequired = pdTRUE;
    2088:	2301      	movs	r3, #1
    208a:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    208c:	e7b0      	b.n	1ff0 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    208e:	4b1a      	ldr	r3, [pc, #104]	; (20f8 <STACK_SIZE+0xf8>)
    2090:	681b      	ldr	r3, [r3, #0]
    2092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2094:	4916      	ldr	r1, [pc, #88]	; (20f0 <STACK_SIZE+0xf0>)
    2096:	1c13      	adds	r3, r2, #0
    2098:	009b      	lsls	r3, r3, #2
    209a:	189b      	adds	r3, r3, r2
    209c:	009b      	lsls	r3, r3, #2
    209e:	585b      	ldr	r3, [r3, r1]
    20a0:	2b01      	cmp	r3, #1
    20a2:	d907      	bls.n	20b4 <STACK_SIZE+0xb4>
			{
				xSwitchRequired = pdTRUE;
    20a4:	2301      	movs	r3, #1
    20a6:	617b      	str	r3, [r7, #20]
    20a8:	e004      	b.n	20b4 <STACK_SIZE+0xb4>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    20aa:	4b14      	ldr	r3, [pc, #80]	; (20fc <STACK_SIZE+0xfc>)
    20ac:	681b      	ldr	r3, [r3, #0]
    20ae:	1c5a      	adds	r2, r3, #1
    20b0:	4b12      	ldr	r3, [pc, #72]	; (20fc <STACK_SIZE+0xfc>)
    20b2:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    20b4:	4b12      	ldr	r3, [pc, #72]	; (2100 <STACK_SIZE+0x100>)
    20b6:	681b      	ldr	r3, [r3, #0]
    20b8:	2b00      	cmp	r3, #0
    20ba:	d001      	beq.n	20c0 <STACK_SIZE+0xc0>
		{
			xSwitchRequired = pdTRUE;
    20bc:	2301      	movs	r3, #1
    20be:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    20c0:	697b      	ldr	r3, [r7, #20]
}
    20c2:	1c18      	adds	r0, r3, #0
    20c4:	46bd      	mov	sp, r7
    20c6:	b006      	add	sp, #24
    20c8:	bd80      	pop	{r7, pc}
    20ca:	46c0      	nop			; (mov r8, r8)
    20cc:	2000013c 	.word	0x2000013c
    20d0:	20000128 	.word	0x20000128
    20d4:	20000120 	.word	0x20000120
    20d8:	20000124 	.word	0x20000124
    20dc:	20000138 	.word	0x20000138
    20e0:	000021a5 	.word	0x000021a5
    20e4:	20000004 	.word	0x20000004
    20e8:	00001f3d 	.word	0x00001f3d
    20ec:	2000012c 	.word	0x2000012c
    20f0:	200000bc 	.word	0x200000bc
    20f4:	00001ef9 	.word	0x00001ef9
    20f8:	200000b8 	.word	0x200000b8
    20fc:	20000130 	.word	0x20000130
    2100:	20000134 	.word	0x20000134

00002104 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    2104:	b580      	push	{r7, lr}
    2106:	b082      	sub	sp, #8
    2108:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    210a:	4b21      	ldr	r3, [pc, #132]	; (2190 <vTaskSwitchContext+0x8c>)
    210c:	681b      	ldr	r3, [r3, #0]
    210e:	2b00      	cmp	r3, #0
    2110:	d003      	beq.n	211a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    2112:	4b20      	ldr	r3, [pc, #128]	; (2194 <vTaskSwitchContext+0x90>)
    2114:	2201      	movs	r2, #1
    2116:	601a      	str	r2, [r3, #0]
    2118:	e036      	b.n	2188 <vTaskSwitchContext+0x84>
	}
	else
	{
		xYieldPending = pdFALSE;
    211a:	4b1e      	ldr	r3, [pc, #120]	; (2194 <vTaskSwitchContext+0x90>)
    211c:	2200      	movs	r2, #0
    211e:	601a      	str	r2, [r3, #0]
		#endif /* configGENERATE_RUN_TIME_STATS */

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
    2120:	e00a      	b.n	2138 <vTaskSwitchContext+0x34>
    2122:	4b1d      	ldr	r3, [pc, #116]	; (2198 <vTaskSwitchContext+0x94>)
    2124:	681b      	ldr	r3, [r3, #0]
    2126:	2b00      	cmp	r3, #0
    2128:	d101      	bne.n	212e <vTaskSwitchContext+0x2a>
    212a:	b672      	cpsid	i
    212c:	e7fe      	b.n	212c <vTaskSwitchContext+0x28>
    212e:	4b1a      	ldr	r3, [pc, #104]	; (2198 <vTaskSwitchContext+0x94>)
    2130:	681b      	ldr	r3, [r3, #0]
    2132:	1e5a      	subs	r2, r3, #1
    2134:	4b18      	ldr	r3, [pc, #96]	; (2198 <vTaskSwitchContext+0x94>)
    2136:	601a      	str	r2, [r3, #0]
    2138:	4b17      	ldr	r3, [pc, #92]	; (2198 <vTaskSwitchContext+0x94>)
    213a:	681a      	ldr	r2, [r3, #0]
    213c:	4917      	ldr	r1, [pc, #92]	; (219c <vTaskSwitchContext+0x98>)
    213e:	1c13      	adds	r3, r2, #0
    2140:	009b      	lsls	r3, r3, #2
    2142:	189b      	adds	r3, r3, r2
    2144:	009b      	lsls	r3, r3, #2
    2146:	585b      	ldr	r3, [r3, r1]
    2148:	2b00      	cmp	r3, #0
    214a:	d0ea      	beq.n	2122 <vTaskSwitchContext+0x1e>
    214c:	4b12      	ldr	r3, [pc, #72]	; (2198 <vTaskSwitchContext+0x94>)
    214e:	681a      	ldr	r2, [r3, #0]
    2150:	1c13      	adds	r3, r2, #0
    2152:	009b      	lsls	r3, r3, #2
    2154:	189b      	adds	r3, r3, r2
    2156:	009b      	lsls	r3, r3, #2
    2158:	4a10      	ldr	r2, [pc, #64]	; (219c <vTaskSwitchContext+0x98>)
    215a:	189b      	adds	r3, r3, r2
    215c:	607b      	str	r3, [r7, #4]
    215e:	687b      	ldr	r3, [r7, #4]
    2160:	685b      	ldr	r3, [r3, #4]
    2162:	685a      	ldr	r2, [r3, #4]
    2164:	687b      	ldr	r3, [r7, #4]
    2166:	605a      	str	r2, [r3, #4]
    2168:	687b      	ldr	r3, [r7, #4]
    216a:	685a      	ldr	r2, [r3, #4]
    216c:	687b      	ldr	r3, [r7, #4]
    216e:	3308      	adds	r3, #8
    2170:	429a      	cmp	r2, r3
    2172:	d104      	bne.n	217e <vTaskSwitchContext+0x7a>
    2174:	687b      	ldr	r3, [r7, #4]
    2176:	685b      	ldr	r3, [r3, #4]
    2178:	685a      	ldr	r2, [r3, #4]
    217a:	687b      	ldr	r3, [r7, #4]
    217c:	605a      	str	r2, [r3, #4]
    217e:	687b      	ldr	r3, [r7, #4]
    2180:	685b      	ldr	r3, [r3, #4]
    2182:	68da      	ldr	r2, [r3, #12]
    2184:	4b06      	ldr	r3, [pc, #24]	; (21a0 <vTaskSwitchContext+0x9c>)
    2186:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    2188:	46bd      	mov	sp, r7
    218a:	b002      	add	sp, #8
    218c:	bd80      	pop	{r7, pc}
    218e:	46c0      	nop			; (mov r8, r8)
    2190:	2000013c 	.word	0x2000013c
    2194:	20000134 	.word	0x20000134
    2198:	2000012c 	.word	0x2000012c
    219c:	200000bc 	.word	0x200000bc
    21a0:	200000b8 	.word	0x200000b8

000021a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    21a4:	b580      	push	{r7, lr}
    21a6:	b082      	sub	sp, #8
    21a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    21aa:	4b0d      	ldr	r3, [pc, #52]	; (21e0 <prvResetNextTaskUnblockTime+0x3c>)
    21ac:	681b      	ldr	r3, [r3, #0]
    21ae:	681b      	ldr	r3, [r3, #0]
    21b0:	2b00      	cmp	r3, #0
    21b2:	d101      	bne.n	21b8 <prvResetNextTaskUnblockTime+0x14>
    21b4:	2301      	movs	r3, #1
    21b6:	e000      	b.n	21ba <prvResetNextTaskUnblockTime+0x16>
    21b8:	2300      	movs	r3, #0
    21ba:	2b00      	cmp	r3, #0
    21bc:	d004      	beq.n	21c8 <prvResetNextTaskUnblockTime+0x24>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    21be:	4b09      	ldr	r3, [pc, #36]	; (21e4 <prvResetNextTaskUnblockTime+0x40>)
    21c0:	2201      	movs	r2, #1
    21c2:	4252      	negs	r2, r2
    21c4:	601a      	str	r2, [r3, #0]
    21c6:	e008      	b.n	21da <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    21c8:	4b05      	ldr	r3, [pc, #20]	; (21e0 <prvResetNextTaskUnblockTime+0x3c>)
    21ca:	681b      	ldr	r3, [r3, #0]
    21cc:	68db      	ldr	r3, [r3, #12]
    21ce:	68db      	ldr	r3, [r3, #12]
    21d0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    21d2:	687b      	ldr	r3, [r7, #4]
    21d4:	685a      	ldr	r2, [r3, #4]
    21d6:	4b03      	ldr	r3, [pc, #12]	; (21e4 <prvResetNextTaskUnblockTime+0x40>)
    21d8:	601a      	str	r2, [r3, #0]
	}
}
    21da:	46bd      	mov	sp, r7
    21dc:	b002      	add	sp, #8
    21de:	bd80      	pop	{r7, pc}
    21e0:	20000120 	.word	0x20000120
    21e4:	20000004 	.word	0x20000004

000021e8 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    21e8:	b580      	push	{r7, lr}
    21ea:	b084      	sub	sp, #16
    21ec:	af00      	add	r7, sp, #0
    21ee:	1c02      	adds	r2, r0, #0
    21f0:	1dfb      	adds	r3, r7, #7
    21f2:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    21f4:	230f      	movs	r3, #15
    21f6:	18fb      	adds	r3, r7, r3
    21f8:	1dfa      	adds	r2, r7, #7
    21fa:	7812      	ldrb	r2, [r2, #0]
    21fc:	09d2      	lsrs	r2, r2, #7
    21fe:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    2200:	230e      	movs	r3, #14
    2202:	18fb      	adds	r3, r7, r3
    2204:	1dfa      	adds	r2, r7, #7
    2206:	7812      	ldrb	r2, [r2, #0]
    2208:	0952      	lsrs	r2, r2, #5
    220a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    220c:	4b0d      	ldr	r3, [pc, #52]	; (2244 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    220e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    2210:	230f      	movs	r3, #15
    2212:	18fb      	adds	r3, r7, r3
    2214:	781b      	ldrb	r3, [r3, #0]
    2216:	2b00      	cmp	r3, #0
    2218:	d10f      	bne.n	223a <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    221a:	230f      	movs	r3, #15
    221c:	18fb      	adds	r3, r7, r3
    221e:	781b      	ldrb	r3, [r3, #0]
    2220:	009b      	lsls	r3, r3, #2
    2222:	2210      	movs	r2, #16
    2224:	4694      	mov	ip, r2
    2226:	44bc      	add	ip, r7
    2228:	4463      	add	r3, ip
    222a:	3b08      	subs	r3, #8
    222c:	681a      	ldr	r2, [r3, #0]
    222e:	230e      	movs	r3, #14
    2230:	18fb      	adds	r3, r7, r3
    2232:	781b      	ldrb	r3, [r3, #0]
    2234:	01db      	lsls	r3, r3, #7
    2236:	18d3      	adds	r3, r2, r3
    2238:	e000      	b.n	223c <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    223a:	2300      	movs	r3, #0
	}
}
    223c:	1c18      	adds	r0, r3, #0
    223e:	46bd      	mov	sp, r7
    2240:	b004      	add	sp, #16
    2242:	bd80      	pop	{r7, pc}
    2244:	41004400 	.word	0x41004400

00002248 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    2248:	b580      	push	{r7, lr}
    224a:	b082      	sub	sp, #8
    224c:	af00      	add	r7, sp, #0
    224e:	1c02      	adds	r2, r0, #0
    2250:	1dfb      	adds	r3, r7, #7
    2252:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    2254:	1dfb      	adds	r3, r7, #7
    2256:	781b      	ldrb	r3, [r3, #0]
    2258:	1c18      	adds	r0, r3, #0
    225a:	4b03      	ldr	r3, [pc, #12]	; (2268 <port_get_group_from_gpio_pin+0x20>)
    225c:	4798      	blx	r3
    225e:	1c03      	adds	r3, r0, #0
}
    2260:	1c18      	adds	r0, r3, #0
    2262:	46bd      	mov	sp, r7
    2264:	b002      	add	sp, #8
    2266:	bd80      	pop	{r7, pc}
    2268:	000021e9 	.word	0x000021e9

0000226c <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values.
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    226c:	b580      	push	{r7, lr}
    226e:	b082      	sub	sp, #8
    2270:	af00      	add	r7, sp, #0
    2272:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    2274:	687b      	ldr	r3, [r7, #4]
    2276:	2200      	movs	r2, #0
    2278:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    227a:	687b      	ldr	r3, [r7, #4]
    227c:	2201      	movs	r2, #1
    227e:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    2280:	687b      	ldr	r3, [r7, #4]
    2282:	2200      	movs	r2, #0
    2284:	709a      	strb	r2, [r3, #2]
}
    2286:	46bd      	mov	sp, r7
    2288:	b002      	add	sp, #8
    228a:	bd80      	pop	{r7, pc}

0000228c <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to.
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    228c:	b580      	push	{r7, lr}
    228e:	b084      	sub	sp, #16
    2290:	af00      	add	r7, sp, #0
    2292:	1c02      	adds	r2, r0, #0
    2294:	1dfb      	adds	r3, r7, #7
    2296:	701a      	strb	r2, [r3, #0]
    2298:	1dbb      	adds	r3, r7, #6
    229a:	1c0a      	adds	r2, r1, #0
    229c:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    229e:	1dfb      	adds	r3, r7, #7
    22a0:	781b      	ldrb	r3, [r3, #0]
    22a2:	1c18      	adds	r0, r3, #0
    22a4:	4b0c      	ldr	r3, [pc, #48]	; (22d8 <port_pin_set_output_level+0x4c>)
    22a6:	4798      	blx	r3
    22a8:	1c03      	adds	r3, r0, #0
    22aa:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    22ac:	1dfb      	adds	r3, r7, #7
    22ae:	781b      	ldrb	r3, [r3, #0]
    22b0:	221f      	movs	r2, #31
    22b2:	4013      	ands	r3, r2
    22b4:	2201      	movs	r2, #1
    22b6:	409a      	lsls	r2, r3
    22b8:	1c13      	adds	r3, r2, #0
    22ba:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    22bc:	1dbb      	adds	r3, r7, #6
    22be:	781b      	ldrb	r3, [r3, #0]
    22c0:	2b00      	cmp	r3, #0
    22c2:	d003      	beq.n	22cc <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    22c4:	68fb      	ldr	r3, [r7, #12]
    22c6:	68ba      	ldr	r2, [r7, #8]
    22c8:	619a      	str	r2, [r3, #24]
    22ca:	e002      	b.n	22d2 <port_pin_set_output_level+0x46>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    22cc:	68fb      	ldr	r3, [r7, #12]
    22ce:	68ba      	ldr	r2, [r7, #8]
    22d0:	615a      	str	r2, [r3, #20]
	}
}
    22d2:	46bd      	mov	sp, r7
    22d4:	b004      	add	sp, #16
    22d6:	bd80      	pop	{r7, pc}
    22d8:	00002249 	.word	0x00002249

000022dc <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    22dc:	b580      	push	{r7, lr}
    22de:	b082      	sub	sp, #8
    22e0:	af00      	add	r7, sp, #0
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    22e2:	1d3b      	adds	r3, r7, #4
    22e4:	1c18      	adds	r0, r3, #0
    22e6:	4b0e      	ldr	r3, [pc, #56]	; (2320 <system_board_init+0x44>)
    22e8:	4798      	blx	r3

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    22ea:	1d3b      	adds	r3, r7, #4
    22ec:	2201      	movs	r2, #1
    22ee:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    22f0:	1d3b      	adds	r3, r7, #4
    22f2:	203e      	movs	r0, #62	; 0x3e
    22f4:	1c19      	adds	r1, r3, #0
    22f6:	4b0b      	ldr	r3, [pc, #44]	; (2324 <system_board_init+0x48>)
    22f8:	4798      	blx	r3
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
    22fa:	203e      	movs	r0, #62	; 0x3e
    22fc:	2101      	movs	r1, #1
    22fe:	4b0a      	ldr	r3, [pc, #40]	; (2328 <system_board_init+0x4c>)
    2300:	4798      	blx	r3

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2302:	1d3b      	adds	r3, r7, #4
    2304:	2200      	movs	r2, #0
    2306:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    2308:	1d3b      	adds	r3, r7, #4
    230a:	2201      	movs	r2, #1
    230c:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    230e:	1d3b      	adds	r3, r7, #4
    2310:	200f      	movs	r0, #15
    2312:	1c19      	adds	r1, r3, #0
    2314:	4b03      	ldr	r3, [pc, #12]	; (2324 <system_board_init+0x48>)
    2316:	4798      	blx	r3
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    2318:	46bd      	mov	sp, r7
    231a:	b002      	add	sp, #8
    231c:	bd80      	pop	{r7, pc}
    231e:	46c0      	nop			; (mov r8, r8)
    2320:	0000226d 	.word	0x0000226d
    2324:	00002355 	.word	0x00002355
    2328:	0000228d 	.word	0x0000228d

0000232c <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    232c:	b580      	push	{r7, lr}
    232e:	b082      	sub	sp, #8
    2330:	af00      	add	r7, sp, #0
    2332:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2334:	687b      	ldr	r3, [r7, #4]
    2336:	2280      	movs	r2, #128	; 0x80
    2338:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    233a:	687b      	ldr	r3, [r7, #4]
    233c:	2200      	movs	r2, #0
    233e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2340:	687b      	ldr	r3, [r7, #4]
    2342:	2201      	movs	r2, #1
    2344:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2346:	687b      	ldr	r3, [r7, #4]
    2348:	2200      	movs	r2, #0
    234a:	70da      	strb	r2, [r3, #3]
}
    234c:	46bd      	mov	sp, r7
    234e:	b002      	add	sp, #8
    2350:	bd80      	pop	{r7, pc}
    2352:	46c0      	nop			; (mov r8, r8)

00002354 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin.
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    2354:	b580      	push	{r7, lr}
    2356:	b084      	sub	sp, #16
    2358:	af00      	add	r7, sp, #0
    235a:	1c02      	adds	r2, r0, #0
    235c:	6039      	str	r1, [r7, #0]
    235e:	1dfb      	adds	r3, r7, #7
    2360:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    2362:	230c      	movs	r3, #12
    2364:	18fb      	adds	r3, r7, r3
    2366:	1c18      	adds	r0, r3, #0
    2368:	4b0f      	ldr	r3, [pc, #60]	; (23a8 <port_pin_set_config+0x54>)
    236a:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    236c:	230c      	movs	r3, #12
    236e:	18fb      	adds	r3, r7, r3
    2370:	2280      	movs	r2, #128	; 0x80
    2372:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2374:	683b      	ldr	r3, [r7, #0]
    2376:	781a      	ldrb	r2, [r3, #0]
    2378:	230c      	movs	r3, #12
    237a:	18fb      	adds	r3, r7, r3
    237c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    237e:	683b      	ldr	r3, [r7, #0]
    2380:	785a      	ldrb	r2, [r3, #1]
    2382:	230c      	movs	r3, #12
    2384:	18fb      	adds	r3, r7, r3
    2386:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2388:	683b      	ldr	r3, [r7, #0]
    238a:	789a      	ldrb	r2, [r3, #2]
    238c:	230c      	movs	r3, #12
    238e:	18fb      	adds	r3, r7, r3
    2390:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2392:	1dfb      	adds	r3, r7, #7
    2394:	781a      	ldrb	r2, [r3, #0]
    2396:	230c      	movs	r3, #12
    2398:	18fb      	adds	r3, r7, r3
    239a:	1c10      	adds	r0, r2, #0
    239c:	1c19      	adds	r1, r3, #0
    239e:	4b03      	ldr	r3, [pc, #12]	; (23ac <port_pin_set_config+0x58>)
    23a0:	4798      	blx	r3
}
    23a2:	46bd      	mov	sp, r7
    23a4:	b004      	add	sp, #16
    23a6:	bd80      	pop	{r7, pc}
    23a8:	0000232d 	.word	0x0000232d
    23ac:	00002dc5 	.word	0x00002dc5

000023b0 <system_gclk_gen_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_gen_get_config_defaults(
		struct system_gclk_gen_config *const config)
{
    23b0:	b580      	push	{r7, lr}
    23b2:	b082      	sub	sp, #8
    23b4:	af00      	add	r7, sp, #0
    23b6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    23b8:	687b      	ldr	r3, [r7, #4]
    23ba:	2201      	movs	r2, #1
    23bc:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    23be:	687b      	ldr	r3, [r7, #4]
    23c0:	2200      	movs	r2, #0
    23c2:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    23c4:	687b      	ldr	r3, [r7, #4]
    23c6:	2206      	movs	r2, #6
    23c8:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    23ca:	687b      	ldr	r3, [r7, #4]
    23cc:	2200      	movs	r2, #0
    23ce:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    23d0:	687b      	ldr	r3, [r7, #4]
    23d2:	2200      	movs	r2, #0
    23d4:	725a      	strb	r2, [r3, #9]
}
    23d6:	46bd      	mov	sp, r7
    23d8:	b002      	add	sp, #8
    23da:	bd80      	pop	{r7, pc}

000023dc <system_clock_source_osc8m_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_osc8m_get_config_defaults(
		struct system_clock_source_osc8m_config *const config)
{
    23dc:	b580      	push	{r7, lr}
    23de:	b082      	sub	sp, #8
    23e0:	af00      	add	r7, sp, #0
    23e2:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    23e4:	687b      	ldr	r3, [r7, #4]
    23e6:	2203      	movs	r2, #3
    23e8:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    23ea:	687b      	ldr	r3, [r7, #4]
    23ec:	2200      	movs	r2, #0
    23ee:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    23f0:	687b      	ldr	r3, [r7, #4]
    23f2:	2201      	movs	r2, #1
    23f4:	709a      	strb	r2, [r3, #2]
}
    23f6:	46bd      	mov	sp, r7
    23f8:	b002      	add	sp, #8
    23fa:	bd80      	pop	{r7, pc}

000023fc <system_cpu_clock_set_divider>:
 *
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
    23fc:	b580      	push	{r7, lr}
    23fe:	b082      	sub	sp, #8
    2400:	af00      	add	r7, sp, #0
    2402:	1c02      	adds	r2, r0, #0
    2404:	1dfb      	adds	r3, r7, #7
    2406:	701a      	strb	r2, [r3, #0]
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2408:	4a03      	ldr	r2, [pc, #12]	; (2418 <system_cpu_clock_set_divider+0x1c>)
    240a:	1dfb      	adds	r3, r7, #7
    240c:	781b      	ldrb	r3, [r3, #0]
    240e:	7213      	strb	r3, [r2, #8]
}
    2410:	46bd      	mov	sp, r7
    2412:	b002      	add	sp, #8
    2414:	bd80      	pop	{r7, pc}
    2416:	46c0      	nop			; (mov r8, r8)
    2418:	40000400 	.word	0x40000400

0000241c <system_apb_clock_set_divider>:
 * \retval STATUS_OK               The APBx clock was set successfully
 */
static inline enum status_code system_apb_clock_set_divider(
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
    241c:	b580      	push	{r7, lr}
    241e:	b082      	sub	sp, #8
    2420:	af00      	add	r7, sp, #0
    2422:	1c02      	adds	r2, r0, #0
    2424:	1dfb      	adds	r3, r7, #7
    2426:	701a      	strb	r2, [r3, #0]
    2428:	1dbb      	adds	r3, r7, #6
    242a:	1c0a      	adds	r2, r1, #0
    242c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    242e:	1dfb      	adds	r3, r7, #7
    2430:	781b      	ldrb	r3, [r3, #0]
    2432:	2b01      	cmp	r3, #1
    2434:	d008      	beq.n	2448 <system_apb_clock_set_divider+0x2c>
    2436:	2b02      	cmp	r3, #2
    2438:	d00b      	beq.n	2452 <system_apb_clock_set_divider+0x36>
    243a:	2b00      	cmp	r3, #0
    243c:	d10e      	bne.n	245c <system_apb_clock_set_divider+0x40>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    243e:	4a0b      	ldr	r2, [pc, #44]	; (246c <system_apb_clock_set_divider+0x50>)
    2440:	1dbb      	adds	r3, r7, #6
    2442:	781b      	ldrb	r3, [r3, #0]
    2444:	7253      	strb	r3, [r2, #9]
			break;
    2446:	e00b      	b.n	2460 <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2448:	4a08      	ldr	r2, [pc, #32]	; (246c <system_apb_clock_set_divider+0x50>)
    244a:	1dbb      	adds	r3, r7, #6
    244c:	781b      	ldrb	r3, [r3, #0]
    244e:	7293      	strb	r3, [r2, #10]
			break;
    2450:	e006      	b.n	2460 <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    2452:	4a06      	ldr	r2, [pc, #24]	; (246c <system_apb_clock_set_divider+0x50>)
    2454:	1dbb      	adds	r3, r7, #6
    2456:	781b      	ldrb	r3, [r3, #0]
    2458:	72d3      	strb	r3, [r2, #11]
			break;
    245a:	e001      	b.n	2460 <system_apb_clock_set_divider+0x44>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    245c:	2317      	movs	r3, #23
    245e:	e000      	b.n	2462 <system_apb_clock_set_divider+0x46>
	}

	return STATUS_OK;
    2460:	2300      	movs	r3, #0
}
    2462:	1c18      	adds	r0, r3, #0
    2464:	46bd      	mov	sp, r7
    2466:	b002      	add	sp, #8
    2468:	bd80      	pop	{r7, pc}
    246a:	46c0      	nop			; (mov r8, r8)
    246c:	40000400 	.word	0x40000400

00002470 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    2470:	b580      	push	{r7, lr}
    2472:	b082      	sub	sp, #8
    2474:	af00      	add	r7, sp, #0
    2476:	1c02      	adds	r2, r0, #0
    2478:	1dfb      	adds	r3, r7, #7
    247a:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    247c:	4b08      	ldr	r3, [pc, #32]	; (24a0 <system_flash_set_waitstates+0x30>)
    247e:	1dfa      	adds	r2, r7, #7
    2480:	7812      	ldrb	r2, [r2, #0]
    2482:	210f      	movs	r1, #15
    2484:	400a      	ands	r2, r1
    2486:	b2d2      	uxtb	r2, r2
    2488:	210f      	movs	r1, #15
    248a:	400a      	ands	r2, r1
    248c:	0052      	lsls	r2, r2, #1
    248e:	6859      	ldr	r1, [r3, #4]
    2490:	201e      	movs	r0, #30
    2492:	4381      	bics	r1, r0
    2494:	430a      	orrs	r2, r1
    2496:	605a      	str	r2, [r3, #4]
}
    2498:	46bd      	mov	sp, r7
    249a:	b002      	add	sp, #8
    249c:	bd80      	pop	{r7, pc}
    249e:	46c0      	nop			; (mov r8, r8)
    24a0:	41004000 	.word	0x41004000

000024a4 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers
 */
static inline void _system_dfll_wait_for_sync(void)
{
    24a4:	b580      	push	{r7, lr}
    24a6:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    24a8:	46c0      	nop			; (mov r8, r8)
    24aa:	4b03      	ldr	r3, [pc, #12]	; (24b8 <_system_dfll_wait_for_sync+0x14>)
    24ac:	68db      	ldr	r3, [r3, #12]
    24ae:	2210      	movs	r2, #16
    24b0:	4013      	ands	r3, r2
    24b2:	d0fa      	beq.n	24aa <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    24b4:	46bd      	mov	sp, r7
    24b6:	bd80      	pop	{r7, pc}
    24b8:	40000800 	.word	0x40000800

000024bc <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    24bc:	b580      	push	{r7, lr}
    24be:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    24c0:	4a0c      	ldr	r2, [pc, #48]	; (24f4 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    24c2:	4b0d      	ldr	r3, [pc, #52]	; (24f8 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    24c4:	681b      	ldr	r3, [r3, #0]
    24c6:	b29b      	uxth	r3, r3
    24c8:	2180      	movs	r1, #128	; 0x80
    24ca:	438b      	bics	r3, r1
    24cc:	b29b      	uxth	r3, r3
    24ce:	8493      	strh	r3, [r2, #36]	; 0x24
	_system_dfll_wait_for_sync();
    24d0:	4b0a      	ldr	r3, [pc, #40]	; (24fc <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    24d2:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    24d4:	4a07      	ldr	r2, [pc, #28]	; (24f4 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    24d6:	4b08      	ldr	r3, [pc, #32]	; (24f8 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    24d8:	689b      	ldr	r3, [r3, #8]
    24da:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    24dc:	4a05      	ldr	r2, [pc, #20]	; (24f4 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    24de:	4b06      	ldr	r3, [pc, #24]	; (24f8 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    24e0:	685b      	ldr	r3, [r3, #4]
    24e2:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    24e4:	4a03      	ldr	r2, [pc, #12]	; (24f4 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    24e6:	4b04      	ldr	r3, [pc, #16]	; (24f8 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    24e8:	681b      	ldr	r3, [r3, #0]
    24ea:	b29b      	uxth	r3, r3
    24ec:	8493      	strh	r3, [r2, #36]	; 0x24
}
    24ee:	46bd      	mov	sp, r7
    24f0:	bd80      	pop	{r7, pc}
    24f2:	46c0      	nop			; (mov r8, r8)
    24f4:	40000800 	.word	0x40000800
    24f8:	20000140 	.word	0x20000140
    24fc:	000024a5 	.word	0x000024a5

00002500 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2500:	b580      	push	{r7, lr}
    2502:	b082      	sub	sp, #8
    2504:	af00      	add	r7, sp, #0
    2506:	1c02      	adds	r2, r0, #0
    2508:	1dfb      	adds	r3, r7, #7
    250a:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    250c:	1dfb      	adds	r3, r7, #7
    250e:	781b      	ldrb	r3, [r3, #0]
    2510:	2b08      	cmp	r3, #8
    2512:	d842      	bhi.n	259a <system_clock_source_get_hz+0x9a>
    2514:	009a      	lsls	r2, r3, #2
    2516:	4b23      	ldr	r3, [pc, #140]	; (25a4 <system_clock_source_get_hz+0xa4>)
    2518:	18d3      	adds	r3, r2, r3
    251a:	681b      	ldr	r3, [r3, #0]
    251c:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    251e:	4b22      	ldr	r3, [pc, #136]	; (25a8 <system_clock_source_get_hz+0xa8>)
    2520:	691b      	ldr	r3, [r3, #16]
    2522:	e03b      	b.n	259c <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2524:	4b21      	ldr	r3, [pc, #132]	; (25ac <system_clock_source_get_hz+0xac>)
    2526:	6a1b      	ldr	r3, [r3, #32]
    2528:	0a1b      	lsrs	r3, r3, #8
    252a:	1c1a      	adds	r2, r3, #0
    252c:	2303      	movs	r3, #3
    252e:	4013      	ands	r3, r2
    2530:	b2db      	uxtb	r3, r3
    2532:	1c1a      	adds	r2, r3, #0
    2534:	4b1e      	ldr	r3, [pc, #120]	; (25b0 <system_clock_source_get_hz+0xb0>)
    2536:	40d3      	lsrs	r3, r2
    2538:	e030      	b.n	259c <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    253a:	2380      	movs	r3, #128	; 0x80
    253c:	021b      	lsls	r3, r3, #8
    253e:	e02d      	b.n	259c <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    2540:	2380      	movs	r3, #128	; 0x80
    2542:	021b      	lsls	r3, r3, #8
    2544:	e02a      	b.n	259c <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    2546:	4b18      	ldr	r3, [pc, #96]	; (25a8 <system_clock_source_get_hz+0xa8>)
    2548:	695b      	ldr	r3, [r3, #20]
    254a:	e027      	b.n	259c <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    254c:	4b16      	ldr	r3, [pc, #88]	; (25a8 <system_clock_source_get_hz+0xa8>)
    254e:	681b      	ldr	r3, [r3, #0]
    2550:	2202      	movs	r2, #2
    2552:	4013      	ands	r3, r2
    2554:	d101      	bne.n	255a <system_clock_source_get_hz+0x5a>
			return 0;
    2556:	2300      	movs	r3, #0
    2558:	e020      	b.n	259c <system_clock_source_get_hz+0x9c>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    255a:	4b16      	ldr	r3, [pc, #88]	; (25b4 <system_clock_source_get_hz+0xb4>)
    255c:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    255e:	4b12      	ldr	r3, [pc, #72]	; (25a8 <system_clock_source_get_hz+0xa8>)
    2560:	681b      	ldr	r3, [r3, #0]
    2562:	2204      	movs	r2, #4
    2564:	4013      	ands	r3, r2
    2566:	d009      	beq.n	257c <system_clock_source_get_hz+0x7c>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2568:	2000      	movs	r0, #0
    256a:	4b13      	ldr	r3, [pc, #76]	; (25b8 <system_clock_source_get_hz+0xb8>)
    256c:	4798      	blx	r3
    256e:	1c02      	adds	r2, r0, #0
					(_system_clock_inst.dfll.mul & 0xffff);
    2570:	4b0d      	ldr	r3, [pc, #52]	; (25a8 <system_clock_source_get_hz+0xa8>)
    2572:	689b      	ldr	r3, [r3, #8]
    2574:	041b      	lsls	r3, r3, #16
    2576:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2578:	4353      	muls	r3, r2
    257a:	e00f      	b.n	259c <system_clock_source_get_hz+0x9c>
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    257c:	4b0f      	ldr	r3, [pc, #60]	; (25bc <system_clock_source_get_hz+0xbc>)
    257e:	e00d      	b.n	259c <system_clock_source_get_hz+0x9c>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2580:	4a0a      	ldr	r2, [pc, #40]	; (25ac <system_clock_source_get_hz+0xac>)
    2582:	2350      	movs	r3, #80	; 0x50
    2584:	5cd3      	ldrb	r3, [r2, r3]
    2586:	b2db      	uxtb	r3, r3
    2588:	1c1a      	adds	r2, r3, #0
    258a:	2304      	movs	r3, #4
    258c:	4013      	ands	r3, r2
    258e:	d101      	bne.n	2594 <system_clock_source_get_hz+0x94>
			return 0;
    2590:	2300      	movs	r3, #0
    2592:	e003      	b.n	259c <system_clock_source_get_hz+0x9c>
		}

		return _system_clock_inst.dpll.frequency;
    2594:	4b04      	ldr	r3, [pc, #16]	; (25a8 <system_clock_source_get_hz+0xa8>)
    2596:	68db      	ldr	r3, [r3, #12]
    2598:	e000      	b.n	259c <system_clock_source_get_hz+0x9c>
#endif

	default:
		return 0;
    259a:	2300      	movs	r3, #0
	}
}
    259c:	1c18      	adds	r0, r3, #0
    259e:	46bd      	mov	sp, r7
    25a0:	b002      	add	sp, #8
    25a2:	bd80      	pop	{r7, pc}
    25a4:	00004890 	.word	0x00004890
    25a8:	20000140 	.word	0x20000140
    25ac:	40000800 	.word	0x40000800
    25b0:	007a1200 	.word	0x007a1200
    25b4:	000024a5 	.word	0x000024a5
    25b8:	00002bfd 	.word	0x00002bfd
    25bc:	02dc6c00 	.word	0x02dc6c00

000025c0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    25c0:	b580      	push	{r7, lr}
    25c2:	b084      	sub	sp, #16
    25c4:	af00      	add	r7, sp, #0
    25c6:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    25c8:	4b1a      	ldr	r3, [pc, #104]	; (2634 <system_clock_source_osc8m_set_config+0x74>)
    25ca:	6a1b      	ldr	r3, [r3, #32]
    25cc:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    25ce:	687b      	ldr	r3, [r7, #4]
    25d0:	781b      	ldrb	r3, [r3, #0]
    25d2:	1c1a      	adds	r2, r3, #0
    25d4:	2303      	movs	r3, #3
    25d6:	4013      	ands	r3, r2
    25d8:	b2da      	uxtb	r2, r3
    25da:	230d      	movs	r3, #13
    25dc:	18fb      	adds	r3, r7, r3
    25de:	2103      	movs	r1, #3
    25e0:	400a      	ands	r2, r1
    25e2:	1c10      	adds	r0, r2, #0
    25e4:	781a      	ldrb	r2, [r3, #0]
    25e6:	2103      	movs	r1, #3
    25e8:	438a      	bics	r2, r1
    25ea:	1c11      	adds	r1, r2, #0
    25ec:	1c02      	adds	r2, r0, #0
    25ee:	430a      	orrs	r2, r1
    25f0:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    25f2:	687b      	ldr	r3, [r7, #4]
    25f4:	789a      	ldrb	r2, [r3, #2]
    25f6:	230c      	movs	r3, #12
    25f8:	18fb      	adds	r3, r7, r3
    25fa:	01d0      	lsls	r0, r2, #7
    25fc:	781a      	ldrb	r2, [r3, #0]
    25fe:	217f      	movs	r1, #127	; 0x7f
    2600:	400a      	ands	r2, r1
    2602:	1c11      	adds	r1, r2, #0
    2604:	1c02      	adds	r2, r0, #0
    2606:	430a      	orrs	r2, r1
    2608:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    260a:	687b      	ldr	r3, [r7, #4]
    260c:	785a      	ldrb	r2, [r3, #1]
    260e:	230c      	movs	r3, #12
    2610:	18fb      	adds	r3, r7, r3
    2612:	2101      	movs	r1, #1
    2614:	400a      	ands	r2, r1
    2616:	0190      	lsls	r0, r2, #6
    2618:	781a      	ldrb	r2, [r3, #0]
    261a:	2140      	movs	r1, #64	; 0x40
    261c:	438a      	bics	r2, r1
    261e:	1c11      	adds	r1, r2, #0
    2620:	1c02      	adds	r2, r0, #0
    2622:	430a      	orrs	r2, r1
    2624:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    2626:	4b03      	ldr	r3, [pc, #12]	; (2634 <system_clock_source_osc8m_set_config+0x74>)
    2628:	68fa      	ldr	r2, [r7, #12]
    262a:	621a      	str	r2, [r3, #32]
}
    262c:	46bd      	mov	sp, r7
    262e:	b004      	add	sp, #16
    2630:	bd80      	pop	{r7, pc}
    2632:	46c0      	nop			; (mov r8, r8)
    2634:	40000800 	.word	0x40000800

00002638 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    2638:	b580      	push	{r7, lr}
    263a:	b082      	sub	sp, #8
    263c:	af00      	add	r7, sp, #0
    263e:	1c02      	adds	r2, r0, #0
    2640:	1dfb      	adds	r3, r7, #7
    2642:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    2644:	1dfb      	adds	r3, r7, #7
    2646:	781b      	ldrb	r3, [r3, #0]
    2648:	2b08      	cmp	r3, #8
    264a:	d83b      	bhi.n	26c4 <system_clock_source_enable+0x8c>
    264c:	009a      	lsls	r2, r3, #2
    264e:	4b21      	ldr	r3, [pc, #132]	; (26d4 <system_clock_source_enable+0x9c>)
    2650:	18d3      	adds	r3, r2, r3
    2652:	681b      	ldr	r3, [r3, #0]
    2654:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2656:	4b20      	ldr	r3, [pc, #128]	; (26d8 <system_clock_source_enable+0xa0>)
    2658:	4a1f      	ldr	r2, [pc, #124]	; (26d8 <system_clock_source_enable+0xa0>)
    265a:	6a12      	ldr	r2, [r2, #32]
    265c:	2102      	movs	r1, #2
    265e:	430a      	orrs	r2, r1
    2660:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    2662:	2300      	movs	r3, #0
    2664:	e031      	b.n	26ca <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2666:	4b1c      	ldr	r3, [pc, #112]	; (26d8 <system_clock_source_enable+0xa0>)
    2668:	4a1b      	ldr	r2, [pc, #108]	; (26d8 <system_clock_source_enable+0xa0>)
    266a:	6992      	ldr	r2, [r2, #24]
    266c:	2102      	movs	r1, #2
    266e:	430a      	orrs	r2, r1
    2670:	619a      	str	r2, [r3, #24]
		break;
    2672:	e029      	b.n	26c8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2674:	4a18      	ldr	r2, [pc, #96]	; (26d8 <system_clock_source_enable+0xa0>)
    2676:	4b18      	ldr	r3, [pc, #96]	; (26d8 <system_clock_source_enable+0xa0>)
    2678:	8a1b      	ldrh	r3, [r3, #16]
    267a:	b29b      	uxth	r3, r3
    267c:	2102      	movs	r1, #2
    267e:	430b      	orrs	r3, r1
    2680:	b29b      	uxth	r3, r3
    2682:	8213      	strh	r3, [r2, #16]
		break;
    2684:	e020      	b.n	26c8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2686:	4a14      	ldr	r2, [pc, #80]	; (26d8 <system_clock_source_enable+0xa0>)
    2688:	4b13      	ldr	r3, [pc, #76]	; (26d8 <system_clock_source_enable+0xa0>)
    268a:	8a9b      	ldrh	r3, [r3, #20]
    268c:	b29b      	uxth	r3, r3
    268e:	2102      	movs	r1, #2
    2690:	430b      	orrs	r3, r1
    2692:	b29b      	uxth	r3, r3
    2694:	8293      	strh	r3, [r2, #20]
		break;
    2696:	e017      	b.n	26c8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2698:	4b10      	ldr	r3, [pc, #64]	; (26dc <system_clock_source_enable+0xa4>)
    269a:	681b      	ldr	r3, [r3, #0]
    269c:	2202      	movs	r2, #2
    269e:	431a      	orrs	r2, r3
    26a0:	4b0e      	ldr	r3, [pc, #56]	; (26dc <system_clock_source_enable+0xa4>)
    26a2:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    26a4:	4b0e      	ldr	r3, [pc, #56]	; (26e0 <system_clock_source_enable+0xa8>)
    26a6:	4798      	blx	r3
		break;
    26a8:	e00e      	b.n	26c8 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    26aa:	4a0b      	ldr	r2, [pc, #44]	; (26d8 <system_clock_source_enable+0xa0>)
    26ac:	490a      	ldr	r1, [pc, #40]	; (26d8 <system_clock_source_enable+0xa0>)
    26ae:	2344      	movs	r3, #68	; 0x44
    26b0:	5ccb      	ldrb	r3, [r1, r3]
    26b2:	b2db      	uxtb	r3, r3
    26b4:	2102      	movs	r1, #2
    26b6:	430b      	orrs	r3, r1
    26b8:	b2d9      	uxtb	r1, r3
    26ba:	2344      	movs	r3, #68	; 0x44
    26bc:	54d1      	strb	r1, [r2, r3]
		break;
    26be:	e003      	b.n	26c8 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    26c0:	2300      	movs	r3, #0
    26c2:	e002      	b.n	26ca <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    26c4:	2317      	movs	r3, #23
    26c6:	e000      	b.n	26ca <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    26c8:	2300      	movs	r3, #0
}
    26ca:	1c18      	adds	r0, r3, #0
    26cc:	46bd      	mov	sp, r7
    26ce:	b002      	add	sp, #8
    26d0:	bd80      	pop	{r7, pc}
    26d2:	46c0      	nop			; (mov r8, r8)
    26d4:	000048b4 	.word	0x000048b4
    26d8:	40000800 	.word	0x40000800
    26dc:	20000140 	.word	0x20000140
    26e0:	000024bd 	.word	0x000024bd

000026e4 <system_clock_init>:
 * This function will apply the settings in conf_clocks.h when run from the user
 * application. All clock sources and GCLK generators are running when this function
 * returns.
 */
void system_clock_init(void)
{
    26e4:	b580      	push	{r7, lr}
    26e6:	b09c      	sub	sp, #112	; 0x70
    26e8:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    26ea:	4b24      	ldr	r3, [pc, #144]	; (277c <system_clock_init+0x98>)
    26ec:	22c2      	movs	r2, #194	; 0xc2
    26ee:	00d2      	lsls	r2, r2, #3
    26f0:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    26f2:	2000      	movs	r0, #0
    26f4:	4b22      	ldr	r3, [pc, #136]	; (2780 <system_clock_init+0x9c>)
    26f6:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    26f8:	236c      	movs	r3, #108	; 0x6c
    26fa:	18fb      	adds	r3, r7, r3
    26fc:	1c18      	adds	r0, r3, #0
    26fe:	4b21      	ldr	r3, [pc, #132]	; (2784 <system_clock_init+0xa0>)
    2700:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2702:	236c      	movs	r3, #108	; 0x6c
    2704:	18fb      	adds	r3, r7, r3
    2706:	2200      	movs	r2, #0
    2708:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    270a:	236c      	movs	r3, #108	; 0x6c
    270c:	18fb      	adds	r3, r7, r3
    270e:	2201      	movs	r2, #1
    2710:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    2712:	236c      	movs	r3, #108	; 0x6c
    2714:	18fb      	adds	r3, r7, r3
    2716:	2200      	movs	r2, #0
    2718:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    271a:	236c      	movs	r3, #108	; 0x6c
    271c:	18fb      	adds	r3, r7, r3
    271e:	1c18      	adds	r0, r3, #0
    2720:	4b19      	ldr	r3, [pc, #100]	; (2788 <system_clock_init+0xa4>)
    2722:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2724:	2006      	movs	r0, #6
    2726:	4b19      	ldr	r3, [pc, #100]	; (278c <system_clock_init+0xa8>)
    2728:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    272a:	4b19      	ldr	r3, [pc, #100]	; (2790 <system_clock_init+0xac>)
    272c:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    272e:	2000      	movs	r0, #0
    2730:	4b18      	ldr	r3, [pc, #96]	; (2794 <system_clock_init+0xb0>)
    2732:	4798      	blx	r3

#ifdef FEATURE_SYSTEM_CLOCK_FAILURE_DETECT
	system_main_clock_set_failure_detect(CONF_CLOCK_CPU_CLOCK_FAILURE_DETECT);
#endif

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    2734:	2000      	movs	r0, #0
    2736:	2100      	movs	r1, #0
    2738:	4b17      	ldr	r3, [pc, #92]	; (2798 <system_clock_init+0xb4>)
    273a:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    273c:	2001      	movs	r0, #1
    273e:	2100      	movs	r1, #0
    2740:	4b15      	ldr	r3, [pc, #84]	; (2798 <system_clock_init+0xb4>)
    2742:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2744:	1c3b      	adds	r3, r7, #0
    2746:	1c18      	adds	r0, r3, #0
    2748:	4b14      	ldr	r3, [pc, #80]	; (279c <system_clock_init+0xb8>)
    274a:	4798      	blx	r3
    274c:	1c3b      	adds	r3, r7, #0
    274e:	2206      	movs	r2, #6
    2750:	701a      	strb	r2, [r3, #0]
    2752:	1c3b      	adds	r3, r7, #0
    2754:	2201      	movs	r2, #1
    2756:	605a      	str	r2, [r3, #4]
    2758:	1c3b      	adds	r3, r7, #0
    275a:	2200      	movs	r2, #0
    275c:	721a      	strb	r2, [r3, #8]
    275e:	1c3b      	adds	r3, r7, #0
    2760:	2200      	movs	r2, #0
    2762:	725a      	strb	r2, [r3, #9]
    2764:	1c3b      	adds	r3, r7, #0
    2766:	2000      	movs	r0, #0
    2768:	1c19      	adds	r1, r3, #0
    276a:	4b0d      	ldr	r3, [pc, #52]	; (27a0 <system_clock_init+0xbc>)
    276c:	4798      	blx	r3
    276e:	2000      	movs	r0, #0
    2770:	4b0c      	ldr	r3, [pc, #48]	; (27a4 <system_clock_init+0xc0>)
    2772:	4798      	blx	r3
#endif
}
    2774:	46bd      	mov	sp, r7
    2776:	b01c      	add	sp, #112	; 0x70
    2778:	bd80      	pop	{r7, pc}
    277a:	46c0      	nop			; (mov r8, r8)
    277c:	40000800 	.word	0x40000800
    2780:	00002471 	.word	0x00002471
    2784:	000023dd 	.word	0x000023dd
    2788:	000025c1 	.word	0x000025c1
    278c:	00002639 	.word	0x00002639
    2790:	00002849 	.word	0x00002849
    2794:	000023fd 	.word	0x000023fd
    2798:	0000241d 	.word	0x0000241d
    279c:	000023b1 	.word	0x000023b1
    27a0:	00002879 	.word	0x00002879
    27a4:	00002999 	.word	0x00002999

000027a8 <system_gclk_is_syncing>:
 *
 * \retval true if the module has completed synchronization
 * \retval false if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    27a8:	b580      	push	{r7, lr}
    27aa:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY) {
    27ac:	4b06      	ldr	r3, [pc, #24]	; (27c8 <system_gclk_is_syncing+0x20>)
    27ae:	785b      	ldrb	r3, [r3, #1]
    27b0:	b2db      	uxtb	r3, r3
    27b2:	b2db      	uxtb	r3, r3
    27b4:	b25b      	sxtb	r3, r3
    27b6:	2b00      	cmp	r3, #0
    27b8:	da01      	bge.n	27be <system_gclk_is_syncing+0x16>
		return true;
    27ba:	2301      	movs	r3, #1
    27bc:	e000      	b.n	27c0 <system_gclk_is_syncing+0x18>
	}

	return false;
    27be:	2300      	movs	r3, #0
}
    27c0:	1c18      	adds	r0, r3, #0
    27c2:	46bd      	mov	sp, r7
    27c4:	bd80      	pop	{r7, pc}
    27c6:	46c0      	nop			; (mov r8, r8)
    27c8:	40000c00 	.word	0x40000c00

000027cc <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    27cc:	b580      	push	{r7, lr}
    27ce:	b082      	sub	sp, #8
    27d0:	af00      	add	r7, sp, #0
    27d2:	1c02      	adds	r2, r0, #0
    27d4:	6039      	str	r1, [r7, #0]
    27d6:	1dfb      	adds	r3, r7, #7
    27d8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    27da:	1dfb      	adds	r3, r7, #7
    27dc:	781b      	ldrb	r3, [r3, #0]
    27de:	2b01      	cmp	r3, #1
    27e0:	d00a      	beq.n	27f8 <system_apb_clock_set_mask+0x2c>
    27e2:	2b02      	cmp	r3, #2
    27e4:	d00f      	beq.n	2806 <system_apb_clock_set_mask+0x3a>
    27e6:	2b00      	cmp	r3, #0
    27e8:	d114      	bne.n	2814 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    27ea:	4b0e      	ldr	r3, [pc, #56]	; (2824 <system_apb_clock_set_mask+0x58>)
    27ec:	4a0d      	ldr	r2, [pc, #52]	; (2824 <system_apb_clock_set_mask+0x58>)
    27ee:	6991      	ldr	r1, [r2, #24]
    27f0:	683a      	ldr	r2, [r7, #0]
    27f2:	430a      	orrs	r2, r1
    27f4:	619a      	str	r2, [r3, #24]
			break;
    27f6:	e00f      	b.n	2818 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    27f8:	4b0a      	ldr	r3, [pc, #40]	; (2824 <system_apb_clock_set_mask+0x58>)
    27fa:	4a0a      	ldr	r2, [pc, #40]	; (2824 <system_apb_clock_set_mask+0x58>)
    27fc:	69d1      	ldr	r1, [r2, #28]
    27fe:	683a      	ldr	r2, [r7, #0]
    2800:	430a      	orrs	r2, r1
    2802:	61da      	str	r2, [r3, #28]
			break;
    2804:	e008      	b.n	2818 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    2806:	4b07      	ldr	r3, [pc, #28]	; (2824 <system_apb_clock_set_mask+0x58>)
    2808:	4a06      	ldr	r2, [pc, #24]	; (2824 <system_apb_clock_set_mask+0x58>)
    280a:	6a11      	ldr	r1, [r2, #32]
    280c:	683a      	ldr	r2, [r7, #0]
    280e:	430a      	orrs	r2, r1
    2810:	621a      	str	r2, [r3, #32]
			break;
    2812:	e001      	b.n	2818 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    2814:	2317      	movs	r3, #23
    2816:	e000      	b.n	281a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    2818:	2300      	movs	r3, #0
}
    281a:	1c18      	adds	r0, r3, #0
    281c:	46bd      	mov	sp, r7
    281e:	b002      	add	sp, #8
    2820:	bd80      	pop	{r7, pc}
    2822:	46c0      	nop			; (mov r8, r8)
    2824:	40000400 	.word	0x40000400

00002828 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    2828:	b580      	push	{r7, lr}
    282a:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    282c:	4b01      	ldr	r3, [pc, #4]	; (2834 <system_interrupt_enter_critical_section+0xc>)
    282e:	4798      	blx	r3
}
    2830:	46bd      	mov	sp, r7
    2832:	bd80      	pop	{r7, pc}
    2834:	00000111 	.word	0x00000111

00002838 <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    2838:	b580      	push	{r7, lr}
    283a:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    283c:	4b01      	ldr	r3, [pc, #4]	; (2844 <system_interrupt_leave_critical_section+0xc>)
    283e:	4798      	blx	r3
}
    2840:	46bd      	mov	sp, r7
    2842:	bd80      	pop	{r7, pc}
    2844:	00000161 	.word	0x00000161

00002848 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    2848:	b580      	push	{r7, lr}
    284a:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    284c:	2000      	movs	r0, #0
    284e:	2108      	movs	r1, #8
    2850:	4b07      	ldr	r3, [pc, #28]	; (2870 <system_gclk_init+0x28>)
    2852:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2854:	4b07      	ldr	r3, [pc, #28]	; (2874 <system_gclk_init+0x2c>)
    2856:	2201      	movs	r2, #1
    2858:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    285a:	46c0      	nop			; (mov r8, r8)
    285c:	4b05      	ldr	r3, [pc, #20]	; (2874 <system_gclk_init+0x2c>)
    285e:	781b      	ldrb	r3, [r3, #0]
    2860:	b2db      	uxtb	r3, r3
    2862:	1c1a      	adds	r2, r3, #0
    2864:	2301      	movs	r3, #1
    2866:	4013      	ands	r3, r2
    2868:	d1f8      	bne.n	285c <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    286a:	46bd      	mov	sp, r7
    286c:	bd80      	pop	{r7, pc}
    286e:	46c0      	nop			; (mov r8, r8)
    2870:	000027cd 	.word	0x000027cd
    2874:	40000c00 	.word	0x40000c00

00002878 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2878:	b580      	push	{r7, lr}
    287a:	b086      	sub	sp, #24
    287c:	af00      	add	r7, sp, #0
    287e:	1c02      	adds	r2, r0, #0
    2880:	6039      	str	r1, [r7, #0]
    2882:	1dfb      	adds	r3, r7, #7
    2884:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2886:	1dfb      	adds	r3, r7, #7
    2888:	781b      	ldrb	r3, [r3, #0]
    288a:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    288c:	1dfb      	adds	r3, r7, #7
    288e:	781b      	ldrb	r3, [r3, #0]
    2890:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2892:	683b      	ldr	r3, [r7, #0]
    2894:	781b      	ldrb	r3, [r3, #0]
    2896:	021b      	lsls	r3, r3, #8
    2898:	1c1a      	adds	r2, r3, #0
    289a:	697b      	ldr	r3, [r7, #20]
    289c:	4313      	orrs	r3, r2
    289e:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    28a0:	683b      	ldr	r3, [r7, #0]
    28a2:	785b      	ldrb	r3, [r3, #1]
    28a4:	2b00      	cmp	r3, #0
    28a6:	d004      	beq.n	28b2 <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    28a8:	697b      	ldr	r3, [r7, #20]
    28aa:	2280      	movs	r2, #128	; 0x80
    28ac:	02d2      	lsls	r2, r2, #11
    28ae:	4313      	orrs	r3, r2
    28b0:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    28b2:	683b      	ldr	r3, [r7, #0]
    28b4:	7a5b      	ldrb	r3, [r3, #9]
    28b6:	2b00      	cmp	r3, #0
    28b8:	d004      	beq.n	28c4 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    28ba:	697b      	ldr	r3, [r7, #20]
    28bc:	2280      	movs	r2, #128	; 0x80
    28be:	0312      	lsls	r2, r2, #12
    28c0:	4313      	orrs	r3, r2
    28c2:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    28c4:	683b      	ldr	r3, [r7, #0]
    28c6:	685b      	ldr	r3, [r3, #4]
    28c8:	2b01      	cmp	r3, #1
    28ca:	d92c      	bls.n	2926 <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    28cc:	683b      	ldr	r3, [r7, #0]
    28ce:	685a      	ldr	r2, [r3, #4]
    28d0:	683b      	ldr	r3, [r7, #0]
    28d2:	685b      	ldr	r3, [r3, #4]
    28d4:	3b01      	subs	r3, #1
    28d6:	4013      	ands	r3, r2
    28d8:	d11a      	bne.n	2910 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    28da:	2300      	movs	r3, #0
    28dc:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    28de:	2302      	movs	r3, #2
    28e0:	60bb      	str	r3, [r7, #8]
    28e2:	e005      	b.n	28f0 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    28e4:	68fb      	ldr	r3, [r7, #12]
    28e6:	3301      	adds	r3, #1
    28e8:	60fb      	str	r3, [r7, #12]

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    28ea:	68bb      	ldr	r3, [r7, #8]
    28ec:	005b      	lsls	r3, r3, #1
    28ee:	60bb      	str	r3, [r7, #8]
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    28f0:	683b      	ldr	r3, [r7, #0]
    28f2:	685a      	ldr	r2, [r3, #4]
    28f4:	68bb      	ldr	r3, [r7, #8]
    28f6:	429a      	cmp	r2, r3
    28f8:	d8f4      	bhi.n	28e4 <system_gclk_gen_set_config+0x6c>
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    28fa:	68fb      	ldr	r3, [r7, #12]
    28fc:	021b      	lsls	r3, r3, #8
    28fe:	693a      	ldr	r2, [r7, #16]
    2900:	4313      	orrs	r3, r2
    2902:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2904:	697b      	ldr	r3, [r7, #20]
    2906:	2280      	movs	r2, #128	; 0x80
    2908:	0352      	lsls	r2, r2, #13
    290a:	4313      	orrs	r3, r2
    290c:	617b      	str	r3, [r7, #20]
    290e:	e00a      	b.n	2926 <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2910:	683b      	ldr	r3, [r7, #0]
    2912:	685b      	ldr	r3, [r3, #4]
    2914:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2916:	693a      	ldr	r2, [r7, #16]
    2918:	4313      	orrs	r3, r2
    291a:	613b      	str	r3, [r7, #16]
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    291c:	697b      	ldr	r3, [r7, #20]
    291e:	2280      	movs	r2, #128	; 0x80
    2920:	0292      	lsls	r2, r2, #10
    2922:	4313      	orrs	r3, r2
    2924:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2926:	683b      	ldr	r3, [r7, #0]
    2928:	7a1b      	ldrb	r3, [r3, #8]
    292a:	2b00      	cmp	r3, #0
    292c:	d004      	beq.n	2938 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    292e:	697b      	ldr	r3, [r7, #20]
    2930:	2280      	movs	r2, #128	; 0x80
    2932:	0392      	lsls	r2, r2, #14
    2934:	4313      	orrs	r3, r2
    2936:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    2938:	46c0      	nop			; (mov r8, r8)
    293a:	4b12      	ldr	r3, [pc, #72]	; (2984 <system_gclk_gen_set_config+0x10c>)
    293c:	4798      	blx	r3
    293e:	1e03      	subs	r3, r0, #0
    2940:	d1fb      	bne.n	293a <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    2942:	4b11      	ldr	r3, [pc, #68]	; (2988 <system_gclk_gen_set_config+0x110>)
    2944:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2946:	4a11      	ldr	r2, [pc, #68]	; (298c <system_gclk_gen_set_config+0x114>)
    2948:	1dfb      	adds	r3, r7, #7
    294a:	781b      	ldrb	r3, [r3, #0]
    294c:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    294e:	46c0      	nop			; (mov r8, r8)
    2950:	4b0c      	ldr	r3, [pc, #48]	; (2984 <system_gclk_gen_set_config+0x10c>)
    2952:	4798      	blx	r3
    2954:	1e03      	subs	r3, r0, #0
    2956:	d1fb      	bne.n	2950 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2958:	4b0d      	ldr	r3, [pc, #52]	; (2990 <system_gclk_gen_set_config+0x118>)
    295a:	693a      	ldr	r2, [r7, #16]
    295c:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    295e:	46c0      	nop			; (mov r8, r8)
    2960:	4b08      	ldr	r3, [pc, #32]	; (2984 <system_gclk_gen_set_config+0x10c>)
    2962:	4798      	blx	r3
    2964:	1e03      	subs	r3, r0, #0
    2966:	d1fb      	bne.n	2960 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2968:	4b09      	ldr	r3, [pc, #36]	; (2990 <system_gclk_gen_set_config+0x118>)
    296a:	4a09      	ldr	r2, [pc, #36]	; (2990 <system_gclk_gen_set_config+0x118>)
    296c:	6851      	ldr	r1, [r2, #4]
    296e:	2280      	movs	r2, #128	; 0x80
    2970:	0252      	lsls	r2, r2, #9
    2972:	4011      	ands	r1, r2
    2974:	697a      	ldr	r2, [r7, #20]
    2976:	430a      	orrs	r2, r1
    2978:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    297a:	4b06      	ldr	r3, [pc, #24]	; (2994 <system_gclk_gen_set_config+0x11c>)
    297c:	4798      	blx	r3
}
    297e:	46bd      	mov	sp, r7
    2980:	b006      	add	sp, #24
    2982:	bd80      	pop	{r7, pc}
    2984:	000027a9 	.word	0x000027a9
    2988:	00002829 	.word	0x00002829
    298c:	40000c08 	.word	0x40000c08
    2990:	40000c00 	.word	0x40000c00
    2994:	00002839 	.word	0x00002839

00002998 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2998:	b580      	push	{r7, lr}
    299a:	b082      	sub	sp, #8
    299c:	af00      	add	r7, sp, #0
    299e:	1c02      	adds	r2, r0, #0
    29a0:	1dfb      	adds	r3, r7, #7
    29a2:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    29a4:	46c0      	nop			; (mov r8, r8)
    29a6:	4b0d      	ldr	r3, [pc, #52]	; (29dc <system_gclk_gen_enable+0x44>)
    29a8:	4798      	blx	r3
    29aa:	1e03      	subs	r3, r0, #0
    29ac:	d1fb      	bne.n	29a6 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    29ae:	4b0c      	ldr	r3, [pc, #48]	; (29e0 <system_gclk_gen_enable+0x48>)
    29b0:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    29b2:	4a0c      	ldr	r2, [pc, #48]	; (29e4 <system_gclk_gen_enable+0x4c>)
    29b4:	1dfb      	adds	r3, r7, #7
    29b6:	781b      	ldrb	r3, [r3, #0]
    29b8:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    29ba:	46c0      	nop			; (mov r8, r8)
    29bc:	4b07      	ldr	r3, [pc, #28]	; (29dc <system_gclk_gen_enable+0x44>)
    29be:	4798      	blx	r3
    29c0:	1e03      	subs	r3, r0, #0
    29c2:	d1fb      	bne.n	29bc <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    29c4:	4b08      	ldr	r3, [pc, #32]	; (29e8 <system_gclk_gen_enable+0x50>)
    29c6:	4a08      	ldr	r2, [pc, #32]	; (29e8 <system_gclk_gen_enable+0x50>)
    29c8:	6852      	ldr	r2, [r2, #4]
    29ca:	2180      	movs	r1, #128	; 0x80
    29cc:	0249      	lsls	r1, r1, #9
    29ce:	430a      	orrs	r2, r1
    29d0:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    29d2:	4b06      	ldr	r3, [pc, #24]	; (29ec <system_gclk_gen_enable+0x54>)
    29d4:	4798      	blx	r3
}
    29d6:	46bd      	mov	sp, r7
    29d8:	b002      	add	sp, #8
    29da:	bd80      	pop	{r7, pc}
    29dc:	000027a9 	.word	0x000027a9
    29e0:	00002829 	.word	0x00002829
    29e4:	40000c04 	.word	0x40000c04
    29e8:	40000c00 	.word	0x40000c00
    29ec:	00002839 	.word	0x00002839

000029f0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    29f0:	b580      	push	{r7, lr}
    29f2:	b086      	sub	sp, #24
    29f4:	af00      	add	r7, sp, #0
    29f6:	1c02      	adds	r2, r0, #0
    29f8:	1dfb      	adds	r3, r7, #7
    29fa:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    29fc:	46c0      	nop			; (mov r8, r8)
    29fe:	4b2e      	ldr	r3, [pc, #184]	; (2ab8 <system_gclk_gen_get_hz+0xc8>)
    2a00:	4798      	blx	r3
    2a02:	1e03      	subs	r3, r0, #0
    2a04:	d1fb      	bne.n	29fe <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    2a06:	4b2d      	ldr	r3, [pc, #180]	; (2abc <system_gclk_gen_get_hz+0xcc>)
    2a08:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2a0a:	4a2d      	ldr	r2, [pc, #180]	; (2ac0 <system_gclk_gen_get_hz+0xd0>)
    2a0c:	1dfb      	adds	r3, r7, #7
    2a0e:	781b      	ldrb	r3, [r3, #0]
    2a10:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2a12:	46c0      	nop			; (mov r8, r8)
    2a14:	4b28      	ldr	r3, [pc, #160]	; (2ab8 <system_gclk_gen_get_hz+0xc8>)
    2a16:	4798      	blx	r3
    2a18:	1e03      	subs	r3, r0, #0
    2a1a:	d1fb      	bne.n	2a14 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2a1c:	4b29      	ldr	r3, [pc, #164]	; (2ac4 <system_gclk_gen_get_hz+0xd4>)
    2a1e:	685b      	ldr	r3, [r3, #4]
    2a20:	0a1b      	lsrs	r3, r3, #8
    2a22:	1c1a      	adds	r2, r3, #0
    2a24:	231f      	movs	r3, #31
    2a26:	4013      	ands	r3, r2
    2a28:	b2db      	uxtb	r3, r3
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2a2a:	1c18      	adds	r0, r3, #0
    2a2c:	4b26      	ldr	r3, [pc, #152]	; (2ac8 <system_gclk_gen_get_hz+0xd8>)
    2a2e:	4798      	blx	r3
    2a30:	1c03      	adds	r3, r0, #0
    2a32:	617b      	str	r3, [r7, #20]
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2a34:	4a22      	ldr	r2, [pc, #136]	; (2ac0 <system_gclk_gen_get_hz+0xd0>)
    2a36:	1dfb      	adds	r3, r7, #7
    2a38:	781b      	ldrb	r3, [r3, #0]
    2a3a:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2a3c:	4b21      	ldr	r3, [pc, #132]	; (2ac4 <system_gclk_gen_get_hz+0xd4>)
    2a3e:	685b      	ldr	r3, [r3, #4]
    2a40:	0d1b      	lsrs	r3, r3, #20
    2a42:	1c1a      	adds	r2, r3, #0
    2a44:	2301      	movs	r3, #1
    2a46:	4013      	ands	r3, r2
    2a48:	b2da      	uxtb	r2, r3
    2a4a:	2313      	movs	r3, #19
    2a4c:	18fb      	adds	r3, r7, r3
    2a4e:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2a50:	4a1e      	ldr	r2, [pc, #120]	; (2acc <system_gclk_gen_get_hz+0xdc>)
    2a52:	1dfb      	adds	r3, r7, #7
    2a54:	781b      	ldrb	r3, [r3, #0]
    2a56:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2a58:	46c0      	nop			; (mov r8, r8)
    2a5a:	4b17      	ldr	r3, [pc, #92]	; (2ab8 <system_gclk_gen_get_hz+0xc8>)
    2a5c:	4798      	blx	r3
    2a5e:	1e03      	subs	r3, r0, #0
    2a60:	d1fb      	bne.n	2a5a <system_gclk_gen_get_hz+0x6a>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2a62:	4b18      	ldr	r3, [pc, #96]	; (2ac4 <system_gclk_gen_get_hz+0xd4>)
    2a64:	689b      	ldr	r3, [r3, #8]
    2a66:	0a1b      	lsrs	r3, r3, #8
    2a68:	1c1a      	adds	r2, r3, #0
    2a6a:	2300      	movs	r3, #0
    2a6c:	439a      	bics	r2, r3
    2a6e:	1c13      	adds	r3, r2, #0
    2a70:	b29b      	uxth	r3, r3
    2a72:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    2a74:	4b16      	ldr	r3, [pc, #88]	; (2ad0 <system_gclk_gen_get_hz+0xe0>)
    2a76:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2a78:	2313      	movs	r3, #19
    2a7a:	18fb      	adds	r3, r7, r3
    2a7c:	781b      	ldrb	r3, [r3, #0]
    2a7e:	2b00      	cmp	r3, #0
    2a80:	d109      	bne.n	2a96 <system_gclk_gen_get_hz+0xa6>
    2a82:	68fb      	ldr	r3, [r7, #12]
    2a84:	2b01      	cmp	r3, #1
    2a86:	d906      	bls.n	2a96 <system_gclk_gen_get_hz+0xa6>
		gen_input_hz /= divider;
    2a88:	4b12      	ldr	r3, [pc, #72]	; (2ad4 <system_gclk_gen_get_hz+0xe4>)
    2a8a:	6978      	ldr	r0, [r7, #20]
    2a8c:	68f9      	ldr	r1, [r7, #12]
    2a8e:	4798      	blx	r3
    2a90:	1c03      	adds	r3, r0, #0
    2a92:	617b      	str	r3, [r7, #20]
    2a94:	e00a      	b.n	2aac <system_gclk_gen_get_hz+0xbc>
	} else if (divsel) {
    2a96:	2313      	movs	r3, #19
    2a98:	18fb      	adds	r3, r7, r3
    2a9a:	781b      	ldrb	r3, [r3, #0]
    2a9c:	2b00      	cmp	r3, #0
    2a9e:	d005      	beq.n	2aac <system_gclk_gen_get_hz+0xbc>
		gen_input_hz >>= (divider+1);
    2aa0:	68fb      	ldr	r3, [r7, #12]
    2aa2:	3301      	adds	r3, #1
    2aa4:	1c1a      	adds	r2, r3, #0
    2aa6:	697b      	ldr	r3, [r7, #20]
    2aa8:	40d3      	lsrs	r3, r2
    2aaa:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    2aac:	697b      	ldr	r3, [r7, #20]
}
    2aae:	1c18      	adds	r0, r3, #0
    2ab0:	46bd      	mov	sp, r7
    2ab2:	b006      	add	sp, #24
    2ab4:	bd80      	pop	{r7, pc}
    2ab6:	46c0      	nop			; (mov r8, r8)
    2ab8:	000027a9 	.word	0x000027a9
    2abc:	00002829 	.word	0x00002829
    2ac0:	40000c04 	.word	0x40000c04
    2ac4:	40000c00 	.word	0x40000c00
    2ac8:	00002501 	.word	0x00002501
    2acc:	40000c08 	.word	0x40000c08
    2ad0:	00002839 	.word	0x00002839
    2ad4:	0000367d 	.word	0x0000367d

00002ad8 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2ad8:	b580      	push	{r7, lr}
    2ada:	b084      	sub	sp, #16
    2adc:	af00      	add	r7, sp, #0
    2ade:	1c02      	adds	r2, r0, #0
    2ae0:	6039      	str	r1, [r7, #0]
    2ae2:	1dfb      	adds	r3, r7, #7
    2ae4:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    2ae6:	1dfb      	adds	r3, r7, #7
    2ae8:	781b      	ldrb	r3, [r3, #0]
    2aea:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2aec:	683b      	ldr	r3, [r7, #0]
    2aee:	781b      	ldrb	r3, [r3, #0]
    2af0:	021b      	lsls	r3, r3, #8
    2af2:	1c1a      	adds	r2, r3, #0
    2af4:	68fb      	ldr	r3, [r7, #12]
    2af6:	4313      	orrs	r3, r2
    2af8:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2afa:	1dfb      	adds	r3, r7, #7
    2afc:	781b      	ldrb	r3, [r3, #0]
    2afe:	1c18      	adds	r0, r3, #0
    2b00:	4b04      	ldr	r3, [pc, #16]	; (2b14 <system_gclk_chan_set_config+0x3c>)
    2b02:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2b04:	4b04      	ldr	r3, [pc, #16]	; (2b18 <system_gclk_chan_set_config+0x40>)
    2b06:	68fa      	ldr	r2, [r7, #12]
    2b08:	b292      	uxth	r2, r2
    2b0a:	805a      	strh	r2, [r3, #2]
}
    2b0c:	46bd      	mov	sp, r7
    2b0e:	b004      	add	sp, #16
    2b10:	bd80      	pop	{r7, pc}
    2b12:	46c0      	nop			; (mov r8, r8)
    2b14:	00002b61 	.word	0x00002b61
    2b18:	40000c00 	.word	0x40000c00

00002b1c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2b1c:	b580      	push	{r7, lr}
    2b1e:	b082      	sub	sp, #8
    2b20:	af00      	add	r7, sp, #0
    2b22:	1c02      	adds	r2, r0, #0
    2b24:	1dfb      	adds	r3, r7, #7
    2b26:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    2b28:	4b09      	ldr	r3, [pc, #36]	; (2b50 <system_gclk_chan_enable+0x34>)
    2b2a:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2b2c:	4a09      	ldr	r2, [pc, #36]	; (2b54 <system_gclk_chan_enable+0x38>)
    2b2e:	1dfb      	adds	r3, r7, #7
    2b30:	781b      	ldrb	r3, [r3, #0]
    2b32:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2b34:	4908      	ldr	r1, [pc, #32]	; (2b58 <system_gclk_chan_enable+0x3c>)
    2b36:	4b08      	ldr	r3, [pc, #32]	; (2b58 <system_gclk_chan_enable+0x3c>)
    2b38:	885b      	ldrh	r3, [r3, #2]
    2b3a:	b29b      	uxth	r3, r3
    2b3c:	2280      	movs	r2, #128	; 0x80
    2b3e:	01d2      	lsls	r2, r2, #7
    2b40:	4313      	orrs	r3, r2
    2b42:	b29b      	uxth	r3, r3
    2b44:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    2b46:	4b05      	ldr	r3, [pc, #20]	; (2b5c <system_gclk_chan_enable+0x40>)
    2b48:	4798      	blx	r3
}
    2b4a:	46bd      	mov	sp, r7
    2b4c:	b002      	add	sp, #8
    2b4e:	bd80      	pop	{r7, pc}
    2b50:	00002829 	.word	0x00002829
    2b54:	40000c02 	.word	0x40000c02
    2b58:	40000c00 	.word	0x40000c00
    2b5c:	00002839 	.word	0x00002839

00002b60 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2b60:	b580      	push	{r7, lr}
    2b62:	b084      	sub	sp, #16
    2b64:	af00      	add	r7, sp, #0
    2b66:	1c02      	adds	r2, r0, #0
    2b68:	1dfb      	adds	r3, r7, #7
    2b6a:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    2b6c:	4b1d      	ldr	r3, [pc, #116]	; (2be4 <system_gclk_chan_disable+0x84>)
    2b6e:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2b70:	4a1d      	ldr	r2, [pc, #116]	; (2be8 <system_gclk_chan_disable+0x88>)
    2b72:	1dfb      	adds	r3, r7, #7
    2b74:	781b      	ldrb	r3, [r3, #0]
    2b76:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2b78:	4b1c      	ldr	r3, [pc, #112]	; (2bec <system_gclk_chan_disable+0x8c>)
    2b7a:	885b      	ldrh	r3, [r3, #2]
    2b7c:	b29b      	uxth	r3, r3
    2b7e:	0a1b      	lsrs	r3, r3, #8
    2b80:	1c1a      	adds	r2, r3, #0
    2b82:	230f      	movs	r3, #15
    2b84:	4013      	ands	r3, r2
    2b86:	b2db      	uxtb	r3, r3
    2b88:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    2b8a:	4b18      	ldr	r3, [pc, #96]	; (2bec <system_gclk_chan_disable+0x8c>)
    2b8c:	885a      	ldrh	r2, [r3, #2]
    2b8e:	4918      	ldr	r1, [pc, #96]	; (2bf0 <system_gclk_chan_disable+0x90>)
    2b90:	400a      	ands	r2, r1
    2b92:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2b94:	4a15      	ldr	r2, [pc, #84]	; (2bec <system_gclk_chan_disable+0x8c>)
    2b96:	4b15      	ldr	r3, [pc, #84]	; (2bec <system_gclk_chan_disable+0x8c>)
    2b98:	885b      	ldrh	r3, [r3, #2]
    2b9a:	b29b      	uxth	r3, r3
    2b9c:	4915      	ldr	r1, [pc, #84]	; (2bf4 <system_gclk_chan_disable+0x94>)
    2b9e:	400b      	ands	r3, r1
    2ba0:	b29b      	uxth	r3, r3
    2ba2:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2ba4:	46c0      	nop			; (mov r8, r8)
    2ba6:	4b11      	ldr	r3, [pc, #68]	; (2bec <system_gclk_chan_disable+0x8c>)
    2ba8:	885b      	ldrh	r3, [r3, #2]
    2baa:	b29b      	uxth	r3, r3
    2bac:	1c1a      	adds	r2, r3, #0
    2bae:	2380      	movs	r3, #128	; 0x80
    2bb0:	01db      	lsls	r3, r3, #7
    2bb2:	4013      	ands	r3, r2
    2bb4:	d1f7      	bne.n	2ba6 <system_gclk_chan_disable+0x46>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2bb6:	4b0d      	ldr	r3, [pc, #52]	; (2bec <system_gclk_chan_disable+0x8c>)
    2bb8:	68fa      	ldr	r2, [r7, #12]
    2bba:	b2d2      	uxtb	r2, r2
    2bbc:	1c11      	adds	r1, r2, #0
    2bbe:	220f      	movs	r2, #15
    2bc0:	400a      	ands	r2, r1
    2bc2:	b2d2      	uxtb	r2, r2
    2bc4:	1c11      	adds	r1, r2, #0
    2bc6:	220f      	movs	r2, #15
    2bc8:	400a      	ands	r2, r1
    2bca:	0210      	lsls	r0, r2, #8
    2bcc:	885a      	ldrh	r2, [r3, #2]
    2bce:	4908      	ldr	r1, [pc, #32]	; (2bf0 <system_gclk_chan_disable+0x90>)
    2bd0:	400a      	ands	r2, r1
    2bd2:	1c11      	adds	r1, r2, #0
    2bd4:	1c02      	adds	r2, r0, #0
    2bd6:	430a      	orrs	r2, r1
    2bd8:	805a      	strh	r2, [r3, #2]

	system_interrupt_leave_critical_section();
    2bda:	4b07      	ldr	r3, [pc, #28]	; (2bf8 <system_gclk_chan_disable+0x98>)
    2bdc:	4798      	blx	r3
}
    2bde:	46bd      	mov	sp, r7
    2be0:	b004      	add	sp, #16
    2be2:	bd80      	pop	{r7, pc}
    2be4:	00002829 	.word	0x00002829
    2be8:	40000c02 	.word	0x40000c02
    2bec:	40000c00 	.word	0x40000c00
    2bf0:	fffff0ff 	.word	0xfffff0ff
    2bf4:	ffffbfff 	.word	0xffffbfff
    2bf8:	00002839 	.word	0x00002839

00002bfc <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2bfc:	b580      	push	{r7, lr}
    2bfe:	b084      	sub	sp, #16
    2c00:	af00      	add	r7, sp, #0
    2c02:	1c02      	adds	r2, r0, #0
    2c04:	1dfb      	adds	r3, r7, #7
    2c06:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    2c08:	4b0e      	ldr	r3, [pc, #56]	; (2c44 <system_gclk_chan_get_hz+0x48>)
    2c0a:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c0c:	4a0e      	ldr	r2, [pc, #56]	; (2c48 <system_gclk_chan_get_hz+0x4c>)
    2c0e:	1dfb      	adds	r3, r7, #7
    2c10:	781b      	ldrb	r3, [r3, #0]
    2c12:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2c14:	4b0d      	ldr	r3, [pc, #52]	; (2c4c <system_gclk_chan_get_hz+0x50>)
    2c16:	885b      	ldrh	r3, [r3, #2]
    2c18:	b29b      	uxth	r3, r3
    2c1a:	0a1b      	lsrs	r3, r3, #8
    2c1c:	1c1a      	adds	r2, r3, #0
    2c1e:	230f      	movs	r3, #15
    2c20:	4013      	ands	r3, r2
    2c22:	b2da      	uxtb	r2, r3
    2c24:	230f      	movs	r3, #15
    2c26:	18fb      	adds	r3, r7, r3
    2c28:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    2c2a:	4b09      	ldr	r3, [pc, #36]	; (2c50 <system_gclk_chan_get_hz+0x54>)
    2c2c:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2c2e:	230f      	movs	r3, #15
    2c30:	18fb      	adds	r3, r7, r3
    2c32:	781b      	ldrb	r3, [r3, #0]
    2c34:	1c18      	adds	r0, r3, #0
    2c36:	4b07      	ldr	r3, [pc, #28]	; (2c54 <system_gclk_chan_get_hz+0x58>)
    2c38:	4798      	blx	r3
    2c3a:	1c03      	adds	r3, r0, #0
}
    2c3c:	1c18      	adds	r0, r3, #0
    2c3e:	46bd      	mov	sp, r7
    2c40:	b004      	add	sp, #16
    2c42:	bd80      	pop	{r7, pc}
    2c44:	00002829 	.word	0x00002829
    2c48:	40000c02 	.word	0x40000c02
    2c4c:	40000c00 	.word	0x40000c00
    2c50:	00002839 	.word	0x00002839
    2c54:	000029f1 	.word	0x000029f1

00002c58 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    2c58:	b580      	push	{r7, lr}
    2c5a:	b084      	sub	sp, #16
    2c5c:	af00      	add	r7, sp, #0
    2c5e:	1c02      	adds	r2, r0, #0
    2c60:	1dfb      	adds	r3, r7, #7
    2c62:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    2c64:	230f      	movs	r3, #15
    2c66:	18fb      	adds	r3, r7, r3
    2c68:	1dfa      	adds	r2, r7, #7
    2c6a:	7812      	ldrb	r2, [r2, #0]
    2c6c:	09d2      	lsrs	r2, r2, #7
    2c6e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    2c70:	230e      	movs	r3, #14
    2c72:	18fb      	adds	r3, r7, r3
    2c74:	1dfa      	adds	r2, r7, #7
    2c76:	7812      	ldrb	r2, [r2, #0]
    2c78:	0952      	lsrs	r2, r2, #5
    2c7a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    2c7c:	4b0d      	ldr	r3, [pc, #52]	; (2cb4 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    2c7e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    2c80:	230f      	movs	r3, #15
    2c82:	18fb      	adds	r3, r7, r3
    2c84:	781b      	ldrb	r3, [r3, #0]
    2c86:	2b00      	cmp	r3, #0
    2c88:	d10f      	bne.n	2caa <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    2c8a:	230f      	movs	r3, #15
    2c8c:	18fb      	adds	r3, r7, r3
    2c8e:	781b      	ldrb	r3, [r3, #0]
    2c90:	009b      	lsls	r3, r3, #2
    2c92:	2210      	movs	r2, #16
    2c94:	4694      	mov	ip, r2
    2c96:	44bc      	add	ip, r7
    2c98:	4463      	add	r3, ip
    2c9a:	3b08      	subs	r3, #8
    2c9c:	681a      	ldr	r2, [r3, #0]
    2c9e:	230e      	movs	r3, #14
    2ca0:	18fb      	adds	r3, r7, r3
    2ca2:	781b      	ldrb	r3, [r3, #0]
    2ca4:	01db      	lsls	r3, r3, #7
    2ca6:	18d3      	adds	r3, r2, r3
    2ca8:	e000      	b.n	2cac <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    2caa:	2300      	movs	r3, #0
	}
}
    2cac:	1c18      	adds	r0, r3, #0
    2cae:	46bd      	mov	sp, r7
    2cb0:	b004      	add	sp, #16
    2cb2:	bd80      	pop	{r7, pc}
    2cb4:	41004400 	.word	0x41004400

00002cb8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2cb8:	b580      	push	{r7, lr}
    2cba:	b088      	sub	sp, #32
    2cbc:	af00      	add	r7, sp, #0
    2cbe:	60f8      	str	r0, [r7, #12]
    2cc0:	60b9      	str	r1, [r7, #8]
    2cc2:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2cc4:	2300      	movs	r3, #0
    2cc6:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2cc8:	687b      	ldr	r3, [r7, #4]
    2cca:	78db      	ldrb	r3, [r3, #3]
    2ccc:	2201      	movs	r2, #1
    2cce:	4053      	eors	r3, r2
    2cd0:	b2db      	uxtb	r3, r3
    2cd2:	2b00      	cmp	r3, #0
    2cd4:	d035      	beq.n	2d42 <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2cd6:	687b      	ldr	r3, [r7, #4]
    2cd8:	781b      	ldrb	r3, [r3, #0]
    2cda:	2b80      	cmp	r3, #128	; 0x80
    2cdc:	d00b      	beq.n	2cf6 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    2cde:	69fb      	ldr	r3, [r7, #28]
    2ce0:	2280      	movs	r2, #128	; 0x80
    2ce2:	0252      	lsls	r2, r2, #9
    2ce4:	4313      	orrs	r3, r2
    2ce6:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2ce8:	687b      	ldr	r3, [r7, #4]
    2cea:	781b      	ldrb	r3, [r3, #0]
    2cec:	061b      	lsls	r3, r3, #24
    2cee:	1c1a      	adds	r2, r3, #0
    2cf0:	69fb      	ldr	r3, [r7, #28]
    2cf2:	4313      	orrs	r3, r2
    2cf4:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2cf6:	687b      	ldr	r3, [r7, #4]
    2cf8:	785b      	ldrb	r3, [r3, #1]
    2cfa:	2b00      	cmp	r3, #0
    2cfc:	d003      	beq.n	2d06 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    2cfe:	687b      	ldr	r3, [r7, #4]
    2d00:	785b      	ldrb	r3, [r3, #1]
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2d02:	2b02      	cmp	r3, #2
    2d04:	d110      	bne.n	2d28 <_system_pinmux_config+0x70>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2d06:	69fb      	ldr	r3, [r7, #28]
    2d08:	2280      	movs	r2, #128	; 0x80
    2d0a:	0292      	lsls	r2, r2, #10
    2d0c:	4313      	orrs	r3, r2
    2d0e:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2d10:	687b      	ldr	r3, [r7, #4]
    2d12:	789b      	ldrb	r3, [r3, #2]
    2d14:	2b00      	cmp	r3, #0
    2d16:	d004      	beq.n	2d22 <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2d18:	69fb      	ldr	r3, [r7, #28]
    2d1a:	2280      	movs	r2, #128	; 0x80
    2d1c:	02d2      	lsls	r2, r2, #11
    2d1e:	4313      	orrs	r3, r2
    2d20:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2d22:	68fb      	ldr	r3, [r7, #12]
    2d24:	68ba      	ldr	r2, [r7, #8]
    2d26:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2d28:	687b      	ldr	r3, [r7, #4]
    2d2a:	785b      	ldrb	r3, [r3, #1]
    2d2c:	2b01      	cmp	r3, #1
    2d2e:	d003      	beq.n	2d38 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    2d30:	687b      	ldr	r3, [r7, #4]
    2d32:	785b      	ldrb	r3, [r3, #1]
			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2d34:	2b02      	cmp	r3, #2
    2d36:	d107      	bne.n	2d48 <_system_pinmux_config+0x90>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2d38:	69fb      	ldr	r3, [r7, #28]
    2d3a:	4a21      	ldr	r2, [pc, #132]	; (2dc0 <_system_pinmux_config+0x108>)
    2d3c:	4013      	ands	r3, r2
    2d3e:	61fb      	str	r3, [r7, #28]
    2d40:	e002      	b.n	2d48 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2d42:	68fb      	ldr	r3, [r7, #12]
    2d44:	68ba      	ldr	r2, [r7, #8]
    2d46:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2d48:	68bb      	ldr	r3, [r7, #8]
    2d4a:	041b      	lsls	r3, r3, #16
    2d4c:	0c1b      	lsrs	r3, r3, #16
    2d4e:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2d50:	68bb      	ldr	r3, [r7, #8]
    2d52:	0c1b      	lsrs	r3, r3, #16
    2d54:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d56:	69ba      	ldr	r2, [r7, #24]
    2d58:	69fb      	ldr	r3, [r7, #28]
    2d5a:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2d5c:	22a0      	movs	r2, #160	; 0xa0
    2d5e:	05d2      	lsls	r2, r2, #23
    2d60:	431a      	orrs	r2, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d62:	68fb      	ldr	r3, [r7, #12]
    2d64:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d66:	697a      	ldr	r2, [r7, #20]
    2d68:	69fb      	ldr	r3, [r7, #28]
    2d6a:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2d6c:	22d0      	movs	r2, #208	; 0xd0
    2d6e:	0612      	lsls	r2, r2, #24
    2d70:	431a      	orrs	r2, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d72:	68fb      	ldr	r3, [r7, #12]
    2d74:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2d76:	687b      	ldr	r3, [r7, #4]
    2d78:	78db      	ldrb	r3, [r3, #3]
    2d7a:	2201      	movs	r2, #1
    2d7c:	4053      	eors	r3, r2
    2d7e:	b2db      	uxtb	r3, r3
    2d80:	2b00      	cmp	r3, #0
    2d82:	d01a      	beq.n	2dba <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2d84:	69fa      	ldr	r2, [r7, #28]
    2d86:	2380      	movs	r3, #128	; 0x80
    2d88:	02db      	lsls	r3, r3, #11
    2d8a:	4013      	ands	r3, r2
    2d8c:	d00a      	beq.n	2da4 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2d8e:	687b      	ldr	r3, [r7, #4]
    2d90:	789b      	ldrb	r3, [r3, #2]
    2d92:	2b01      	cmp	r3, #1
    2d94:	d103      	bne.n	2d9e <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    2d96:	68fb      	ldr	r3, [r7, #12]
    2d98:	68ba      	ldr	r2, [r7, #8]
    2d9a:	619a      	str	r2, [r3, #24]
    2d9c:	e002      	b.n	2da4 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    2d9e:	68fb      	ldr	r3, [r7, #12]
    2da0:	68ba      	ldr	r2, [r7, #8]
    2da2:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2da4:	687b      	ldr	r3, [r7, #4]
    2da6:	785b      	ldrb	r3, [r3, #1]
    2da8:	2b01      	cmp	r3, #1
    2daa:	d003      	beq.n	2db4 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    2dac:	687b      	ldr	r3, [r7, #4]
    2dae:	785b      	ldrb	r3, [r3, #1]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2db0:	2b02      	cmp	r3, #2
    2db2:	d102      	bne.n	2dba <_system_pinmux_config+0x102>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2db4:	68fb      	ldr	r3, [r7, #12]
    2db6:	68ba      	ldr	r2, [r7, #8]
    2db8:	609a      	str	r2, [r3, #8]
		}
	}
}
    2dba:	46bd      	mov	sp, r7
    2dbc:	b008      	add	sp, #32
    2dbe:	bd80      	pop	{r7, pc}
    2dc0:	fffbffff 	.word	0xfffbffff

00002dc4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin.
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2dc4:	b580      	push	{r7, lr}
    2dc6:	b084      	sub	sp, #16
    2dc8:	af00      	add	r7, sp, #0
    2dca:	1c02      	adds	r2, r0, #0
    2dcc:	6039      	str	r1, [r7, #0]
    2dce:	1dfb      	adds	r3, r7, #7
    2dd0:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    2dd2:	1dfb      	adds	r3, r7, #7
    2dd4:	781b      	ldrb	r3, [r3, #0]
    2dd6:	1c18      	adds	r0, r3, #0
    2dd8:	4b0b      	ldr	r3, [pc, #44]	; (2e08 <system_pinmux_pin_set_config+0x44>)
    2dda:	4798      	blx	r3
    2ddc:	1c03      	adds	r3, r0, #0
    2dde:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2de0:	1dfb      	adds	r3, r7, #7
    2de2:	781b      	ldrb	r3, [r3, #0]
    2de4:	221f      	movs	r2, #31
    2de6:	4013      	ands	r3, r2
    2de8:	2201      	movs	r2, #1
    2dea:	409a      	lsls	r2, r3
    2dec:	1c13      	adds	r3, r2, #0
    2dee:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    2df0:	68f9      	ldr	r1, [r7, #12]
    2df2:	68ba      	ldr	r2, [r7, #8]
    2df4:	683b      	ldr	r3, [r7, #0]
    2df6:	1c08      	adds	r0, r1, #0
    2df8:	1c11      	adds	r1, r2, #0
    2dfa:	1c1a      	adds	r2, r3, #0
    2dfc:	4b03      	ldr	r3, [pc, #12]	; (2e0c <system_pinmux_pin_set_config+0x48>)
    2dfe:	4798      	blx	r3
}
    2e00:	46bd      	mov	sp, r7
    2e02:	b004      	add	sp, #16
    2e04:	bd80      	pop	{r7, pc}
    2e06:	46c0      	nop			; (mov r8, r8)
    2e08:	00002c59 	.word	0x00002c59
    2e0c:	00002cb9 	.word	0x00002cb9

00002e10 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    2e10:	b580      	push	{r7, lr}
    2e12:	af00      	add	r7, sp, #0
	return;
    2e14:	46c0      	nop			; (mov r8, r8)
}
    2e16:	46bd      	mov	sp, r7
    2e18:	bd80      	pop	{r7, pc}
    2e1a:	46c0      	nop			; (mov r8, r8)

00002e1c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2e1c:	b580      	push	{r7, lr}
    2e1e:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2e20:	4b04      	ldr	r3, [pc, #16]	; (2e34 <system_init+0x18>)
    2e22:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2e24:	4b04      	ldr	r3, [pc, #16]	; (2e38 <system_init+0x1c>)
    2e26:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2e28:	4b04      	ldr	r3, [pc, #16]	; (2e3c <system_init+0x20>)
    2e2a:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2e2c:	4b04      	ldr	r3, [pc, #16]	; (2e40 <system_init+0x24>)
    2e2e:	4798      	blx	r3
}
    2e30:	46bd      	mov	sp, r7
    2e32:	bd80      	pop	{r7, pc}
    2e34:	000026e5 	.word	0x000026e5
    2e38:	000022dd 	.word	0x000022dd
    2e3c:	00002e11 	.word	0x00002e11
    2e40:	00002e11 	.word	0x00002e11

00002e44 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2e44:	b580      	push	{r7, lr}
    2e46:	b082      	sub	sp, #8
    2e48:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    2e4a:	4b16      	ldr	r3, [pc, #88]	; (2ea4 <Reset_Handler+0x60>)
    2e4c:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    2e4e:	4b16      	ldr	r3, [pc, #88]	; (2ea8 <Reset_Handler+0x64>)
    2e50:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    2e52:	687a      	ldr	r2, [r7, #4]
    2e54:	683b      	ldr	r3, [r7, #0]
    2e56:	429a      	cmp	r2, r3
    2e58:	d00c      	beq.n	2e74 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    2e5a:	e007      	b.n	2e6c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    2e5c:	683b      	ldr	r3, [r7, #0]
    2e5e:	1d1a      	adds	r2, r3, #4
    2e60:	603a      	str	r2, [r7, #0]
    2e62:	687a      	ldr	r2, [r7, #4]
    2e64:	1d11      	adds	r1, r2, #4
    2e66:	6079      	str	r1, [r7, #4]
    2e68:	6812      	ldr	r2, [r2, #0]
    2e6a:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2e6c:	683a      	ldr	r2, [r7, #0]
    2e6e:	4b0f      	ldr	r3, [pc, #60]	; (2eac <Reset_Handler+0x68>)
    2e70:	429a      	cmp	r2, r3
    2e72:	d3f3      	bcc.n	2e5c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2e74:	4b0e      	ldr	r3, [pc, #56]	; (2eb0 <Reset_Handler+0x6c>)
    2e76:	603b      	str	r3, [r7, #0]
    2e78:	e004      	b.n	2e84 <Reset_Handler+0x40>
                *pDest++ = 0;
    2e7a:	683b      	ldr	r3, [r7, #0]
    2e7c:	1d1a      	adds	r2, r3, #4
    2e7e:	603a      	str	r2, [r7, #0]
    2e80:	2200      	movs	r2, #0
    2e82:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2e84:	683a      	ldr	r2, [r7, #0]
    2e86:	4b0b      	ldr	r3, [pc, #44]	; (2eb4 <Reset_Handler+0x70>)
    2e88:	429a      	cmp	r2, r3
    2e8a:	d3f6      	bcc.n	2e7a <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    2e8c:	4b0a      	ldr	r3, [pc, #40]	; (2eb8 <Reset_Handler+0x74>)
    2e8e:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2e90:	4b0a      	ldr	r3, [pc, #40]	; (2ebc <Reset_Handler+0x78>)
    2e92:	687a      	ldr	r2, [r7, #4]
    2e94:	217f      	movs	r1, #127	; 0x7f
    2e96:	438a      	bics	r2, r1
    2e98:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    2e9a:	4b09      	ldr	r3, [pc, #36]	; (2ec0 <Reset_Handler+0x7c>)
    2e9c:	4798      	blx	r3

        /* Branch to main function */
        main();
    2e9e:	4b09      	ldr	r3, [pc, #36]	; (2ec4 <Reset_Handler+0x80>)
    2ea0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    2ea2:	e7fe      	b.n	2ea2 <Reset_Handler+0x5e>
    2ea4:	00004aac 	.word	0x00004aac
    2ea8:	20000000 	.word	0x20000000
    2eac:	20000078 	.word	0x20000078
    2eb0:	20000078 	.word	0x20000078
    2eb4:	200001fc 	.word	0x200001fc
    2eb8:	00000000 	.word	0x00000000
    2ebc:	e000ed00 	.word	0xe000ed00
    2ec0:	000037f5 	.word	0x000037f5
    2ec4:	000035b1 	.word	0x000035b1

00002ec8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2ec8:	b580      	push	{r7, lr}
    2eca:	af00      	add	r7, sp, #0
        while (1) {
        }
    2ecc:	e7fe      	b.n	2ecc <Dummy_Handler+0x4>
    2ece:	46c0      	nop			; (mov r8, r8)

00002ed0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2ed0:	b580      	push	{r7, lr}
    2ed2:	b084      	sub	sp, #16
    2ed4:	af00      	add	r7, sp, #0
    2ed6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2ed8:	4b0a      	ldr	r3, [pc, #40]	; (2f04 <_sbrk+0x34>)
    2eda:	681b      	ldr	r3, [r3, #0]
    2edc:	2b00      	cmp	r3, #0
    2ede:	d102      	bne.n	2ee6 <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    2ee0:	4b08      	ldr	r3, [pc, #32]	; (2f04 <_sbrk+0x34>)
    2ee2:	4a09      	ldr	r2, [pc, #36]	; (2f08 <_sbrk+0x38>)
    2ee4:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    2ee6:	4b07      	ldr	r3, [pc, #28]	; (2f04 <_sbrk+0x34>)
    2ee8:	681b      	ldr	r3, [r3, #0]
    2eea:	60fb      	str	r3, [r7, #12]

	heap += incr;
    2eec:	4b05      	ldr	r3, [pc, #20]	; (2f04 <_sbrk+0x34>)
    2eee:	681a      	ldr	r2, [r3, #0]
    2ef0:	687b      	ldr	r3, [r7, #4]
    2ef2:	18d2      	adds	r2, r2, r3
    2ef4:	4b03      	ldr	r3, [pc, #12]	; (2f04 <_sbrk+0x34>)
    2ef6:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    2ef8:	68fb      	ldr	r3, [r7, #12]
}
    2efa:	1c18      	adds	r0, r3, #0
    2efc:	46bd      	mov	sp, r7
    2efe:	b004      	add	sp, #16
    2f00:	bd80      	pop	{r7, pc}
    2f02:	46c0      	nop			; (mov r8, r8)
    2f04:	20000158 	.word	0x20000158
    2f08:	20002200 	.word	0x20002200

00002f0c <_close>:
{
	return -1;
}

extern int _close(int file)
{
    2f0c:	b580      	push	{r7, lr}
    2f0e:	b082      	sub	sp, #8
    2f10:	af00      	add	r7, sp, #0
    2f12:	6078      	str	r0, [r7, #4]
	return -1;
    2f14:	2301      	movs	r3, #1
    2f16:	425b      	negs	r3, r3
}
    2f18:	1c18      	adds	r0, r3, #0
    2f1a:	46bd      	mov	sp, r7
    2f1c:	b002      	add	sp, #8
    2f1e:	bd80      	pop	{r7, pc}

00002f20 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
    2f20:	b580      	push	{r7, lr}
    2f22:	b082      	sub	sp, #8
    2f24:	af00      	add	r7, sp, #0
    2f26:	6078      	str	r0, [r7, #4]
    2f28:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
    2f2a:	683b      	ldr	r3, [r7, #0]
    2f2c:	2280      	movs	r2, #128	; 0x80
    2f2e:	0192      	lsls	r2, r2, #6
    2f30:	605a      	str	r2, [r3, #4]

	return 0;
    2f32:	2300      	movs	r3, #0
}
    2f34:	1c18      	adds	r0, r3, #0
    2f36:	46bd      	mov	sp, r7
    2f38:	b002      	add	sp, #8
    2f3a:	bd80      	pop	{r7, pc}

00002f3c <_isatty>:

extern int _isatty(int file)
{
    2f3c:	b580      	push	{r7, lr}
    2f3e:	b082      	sub	sp, #8
    2f40:	af00      	add	r7, sp, #0
    2f42:	6078      	str	r0, [r7, #4]
	return 1;
    2f44:	2301      	movs	r3, #1
}
    2f46:	1c18      	adds	r0, r3, #0
    2f48:	46bd      	mov	sp, r7
    2f4a:	b002      	add	sp, #8
    2f4c:	bd80      	pop	{r7, pc}
    2f4e:	46c0      	nop			; (mov r8, r8)

00002f50 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
    2f50:	b580      	push	{r7, lr}
    2f52:	b084      	sub	sp, #16
    2f54:	af00      	add	r7, sp, #0
    2f56:	60f8      	str	r0, [r7, #12]
    2f58:	60b9      	str	r1, [r7, #8]
    2f5a:	607a      	str	r2, [r7, #4]
	return 0;
    2f5c:	2300      	movs	r3, #0
}
    2f5e:	1c18      	adds	r0, r3, #0
    2f60:	46bd      	mov	sp, r7
    2f62:	b004      	add	sp, #16
    2f64:	bd80      	pop	{r7, pc}
    2f66:	46c0      	nop			; (mov r8, r8)

00002f68 <HMC5883L_init>:
	CURRENT SETTINGS:
	15HZ default measurement rate
	Gain = 5
	Single Measurement Mode
*/
void HMC5883L_init(void){
    2f68:	b590      	push	{r4, r7, lr}
    2f6a:	b087      	sub	sp, #28
    2f6c:	af00      	add	r7, sp, #0

	static uint8_t write_buffer_2[2] = {
		0x01, 0xA0
	};
	
	struct i2c_master_packet write_packet_1 = {
    2f6e:	230c      	movs	r3, #12
    2f70:	18fb      	adds	r3, r7, r3
    2f72:	4a09      	ldr	r2, [pc, #36]	; (2f98 <HMC5883L_init+0x30>)
    2f74:	ca13      	ldmia	r2!, {r0, r1, r4}
    2f76:	c313      	stmia	r3!, {r0, r1, r4}
		.data        = write_buffer_1,
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	struct i2c_master_packet write_packet_2 = {
    2f78:	1c3b      	adds	r3, r7, #0
    2f7a:	4a08      	ldr	r2, [pc, #32]	; (2f9c <HMC5883L_init+0x34>)
    2f7c:	ca13      	ldmia	r2!, {r0, r1, r4}
    2f7e:	c313      	stmia	r3!, {r0, r1, r4}
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	
	i2c_write_command(&write_packet_1);
    2f80:	230c      	movs	r3, #12
    2f82:	18fb      	adds	r3, r7, r3
    2f84:	1c18      	adds	r0, r3, #0
    2f86:	4b06      	ldr	r3, [pc, #24]	; (2fa0 <HMC5883L_init+0x38>)
    2f88:	4798      	blx	r3
	i2c_write_command(&write_packet_2);
    2f8a:	1c3b      	adds	r3, r7, #0
    2f8c:	1c18      	adds	r0, r3, #0
    2f8e:	4b04      	ldr	r3, [pc, #16]	; (2fa0 <HMC5883L_init+0x38>)
    2f90:	4798      	blx	r3
}
    2f92:	46bd      	mov	sp, r7
    2f94:	b007      	add	sp, #28
    2f96:	bd90      	pop	{r4, r7, pc}
    2f98:	000048d8 	.word	0x000048d8
    2f9c:	000048e4 	.word	0x000048e4
    2fa0:	0000324d 	.word	0x0000324d

00002fa4 <HMC5883L_read>:

/*
	Given an input buffer to read into (6 BYTES IN LENGTH MINIMUM) read from the x,y,z LSB and MSB registers
	on the HMC5883L magnetometer in single measurement mode
*/
void HMC5883L_read(uint8_t* read_buffer){
    2fa4:	b590      	push	{r4, r7, lr}
    2fa6:	b089      	sub	sp, #36	; 0x24
    2fa8:	af00      	add	r7, sp, #0
    2faa:	6078      	str	r0, [r7, #4]
	struct i2c_master_packet read_packet = {
    2fac:	2314      	movs	r3, #20
    2fae:	18fb      	adds	r3, r7, r3
    2fb0:	221e      	movs	r2, #30
    2fb2:	801a      	strh	r2, [r3, #0]
    2fb4:	2314      	movs	r3, #20
    2fb6:	18fb      	adds	r3, r7, r3
    2fb8:	2206      	movs	r2, #6
    2fba:	805a      	strh	r2, [r3, #2]
    2fbc:	2314      	movs	r3, #20
    2fbe:	18fb      	adds	r3, r7, r3
    2fc0:	687a      	ldr	r2, [r7, #4]
    2fc2:	605a      	str	r2, [r3, #4]
    2fc4:	2314      	movs	r3, #20
    2fc6:	18fb      	adds	r3, r7, r3
    2fc8:	2200      	movs	r2, #0
    2fca:	721a      	strb	r2, [r3, #8]
    2fcc:	2314      	movs	r3, #20
    2fce:	18fb      	adds	r3, r7, r3
    2fd0:	2200      	movs	r2, #0
    2fd2:	725a      	strb	r2, [r3, #9]
    2fd4:	2314      	movs	r3, #20
    2fd6:	18fb      	adds	r3, r7, r3
    2fd8:	2200      	movs	r2, #0
    2fda:	729a      	strb	r2, [r3, #10]
	
	static uint8_t write_buffer[2] = {
		0x02, 0x01
	};
	
	struct i2c_master_packet write_packet = {
    2fdc:	2308      	movs	r3, #8
    2fde:	18fb      	adds	r3, r7, r3
    2fe0:	4a07      	ldr	r2, [pc, #28]	; (3000 <HMC5883L_read+0x5c>)
    2fe2:	ca13      	ldmia	r2!, {r0, r1, r4}
    2fe4:	c313      	stmia	r3!, {r0, r1, r4}
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	
	i2c_write_command(&write_packet);
    2fe6:	2308      	movs	r3, #8
    2fe8:	18fb      	adds	r3, r7, r3
    2fea:	1c18      	adds	r0, r3, #0
    2fec:	4b05      	ldr	r3, [pc, #20]	; (3004 <HMC5883L_read+0x60>)
    2fee:	4798      	blx	r3
	i2c_read_command(&read_packet);
    2ff0:	2314      	movs	r3, #20
    2ff2:	18fb      	adds	r3, r7, r3
    2ff4:	1c18      	adds	r0, r3, #0
    2ff6:	4b04      	ldr	r3, [pc, #16]	; (3008 <HMC5883L_read+0x64>)
    2ff8:	4798      	blx	r3
    2ffa:	46bd      	mov	sp, r7
    2ffc:	b009      	add	sp, #36	; 0x24
    2ffe:	bd90      	pop	{r4, r7, pc}
    3000:	000048f0 	.word	0x000048f0
    3004:	0000324d 	.word	0x0000324d
    3008:	00003271 	.word	0x00003271

0000300c <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
    300c:	b580      	push	{r7, lr}
    300e:	b084      	sub	sp, #16
    3010:	af00      	add	r7, sp, #0
    3012:	6078      	str	r0, [r7, #4]
	/* Sanity check. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    3014:	687b      	ldr	r3, [r7, #4]
    3016:	681b      	ldr	r3, [r3, #0]
    3018:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    301a:	68fb      	ldr	r3, [r7, #12]
    301c:	69db      	ldr	r3, [r3, #28]
    301e:	2207      	movs	r2, #7
    3020:	4013      	ands	r3, r2
    3022:	1e5a      	subs	r2, r3, #1
    3024:	4193      	sbcs	r3, r2
    3026:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
    3028:	1c18      	adds	r0, r3, #0
    302a:	46bd      	mov	sp, r7
    302c:	b004      	add	sp, #16
    302e:	bd80      	pop	{r7, pc}

00003030 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
    3030:	b580      	push	{r7, lr}
    3032:	b082      	sub	sp, #8
    3034:	af00      	add	r7, sp, #0
    3036:	6078      	str	r0, [r7, #4]
	/* Sanity check. */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    3038:	46c0      	nop			; (mov r8, r8)
    303a:	687b      	ldr	r3, [r7, #4]
    303c:	1c18      	adds	r0, r3, #0
    303e:	4b03      	ldr	r3, [pc, #12]	; (304c <_i2c_master_wait_for_sync+0x1c>)
    3040:	4798      	blx	r3
    3042:	1e03      	subs	r3, r0, #0
    3044:	d1f9      	bne.n	303a <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
    3046:	46bd      	mov	sp, r7
    3048:	b002      	add	sp, #8
    304a:	bd80      	pop	{r7, pc}
    304c:	0000300d 	.word	0x0000300d

00003050 <i2c_master_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initiated
 */
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
    3050:	b580      	push	{r7, lr}
    3052:	b082      	sub	sp, #8
    3054:	af00      	add	r7, sp, #0
    3056:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    3058:	687b      	ldr	r3, [r7, #4]
    305a:	2264      	movs	r2, #100	; 0x64
    305c:	601a      	str	r2, [r3, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    305e:	687b      	ldr	r3, [r7, #4]
    3060:	4a19      	ldr	r2, [pc, #100]	; (30c8 <i2c_master_get_config_defaults+0x78>)
    3062:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    3064:	687b      	ldr	r3, [r7, #4]
    3066:	2200      	movs	r2, #0
    3068:	609a      	str	r2, [r3, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    306a:	687b      	ldr	r3, [r7, #4]
    306c:	2200      	movs	r2, #0
    306e:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    3070:	687b      	ldr	r3, [r7, #4]
    3072:	2200      	movs	r2, #0
    3074:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    3076:	687b      	ldr	r3, [r7, #4]
    3078:	2280      	movs	r2, #128	; 0x80
    307a:	0392      	lsls	r2, r2, #14
    307c:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
    307e:	687b      	ldr	r3, [r7, #4]
    3080:	2201      	movs	r2, #1
    3082:	4252      	negs	r2, r2
    3084:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    3086:	687b      	ldr	r3, [r7, #4]
    3088:	2201      	movs	r2, #1
    308a:	4252      	negs	r2, r2
    308c:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    308e:	687b      	ldr	r3, [r7, #4]
    3090:	2200      	movs	r2, #0
    3092:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    3094:	687b      	ldr	r3, [r7, #4]
    3096:	2200      	movs	r2, #0
    3098:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    309a:	687b      	ldr	r3, [r7, #4]
    309c:	2224      	movs	r2, #36	; 0x24
    309e:	2100      	movs	r1, #0
    30a0:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    30a2:	687b      	ldr	r3, [r7, #4]
    30a4:	2200      	movs	r2, #0
    30a6:	629a      	str	r2, [r3, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    30a8:	687b      	ldr	r3, [r7, #4]
    30aa:	222c      	movs	r2, #44	; 0x2c
    30ac:	2100      	movs	r1, #0
    30ae:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    30b0:	687b      	ldr	r3, [r7, #4]
    30b2:	222d      	movs	r2, #45	; 0x2d
    30b4:	2100      	movs	r1, #0
    30b6:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
    30b8:	687b      	ldr	r3, [r7, #4]
    30ba:	222e      	movs	r2, #46	; 0x2e
    30bc:	2100      	movs	r1, #0
    30be:	5499      	strb	r1, [r3, r2]
#endif
}
    30c0:	46bd      	mov	sp, r7
    30c2:	b002      	add	sp, #8
    30c4:	bd80      	pop	{r7, pc}
    30c6:	46c0      	nop			; (mov r8, r8)
    30c8:	00000d48 	.word	0x00000d48

000030cc <i2c_master_enable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_enable(
		const struct i2c_master_module *const module)
{
    30cc:	b580      	push	{r7, lr}
    30ce:	b084      	sub	sp, #16
    30d0:	af00      	add	r7, sp, #0
    30d2:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    30d4:	687b      	ldr	r3, [r7, #4]
    30d6:	681b      	ldr	r3, [r3, #0]
    30d8:	60bb      	str	r3, [r7, #8]

	/* Timeout counter used to force bus state. */
	uint32_t timeout_counter = 0;
    30da:	2300      	movs	r3, #0
    30dc:	60fb      	str	r3, [r7, #12]

	/* Wait for module to sync. */
	_i2c_master_wait_for_sync(module);
    30de:	687b      	ldr	r3, [r7, #4]
    30e0:	1c18      	adds	r0, r3, #0
    30e2:	4b10      	ldr	r3, [pc, #64]	; (3124 <i2c_master_enable+0x58>)
    30e4:	4798      	blx	r3

	/* Enable module. */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    30e6:	68bb      	ldr	r3, [r7, #8]
    30e8:	681b      	ldr	r3, [r3, #0]
    30ea:	2202      	movs	r2, #2
    30ec:	431a      	orrs	r2, r3
    30ee:	68bb      	ldr	r3, [r7, #8]
    30f0:	601a      	str	r2, [r3, #0]
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown. */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    30f2:	e00c      	b.n	310e <i2c_master_enable+0x42>
		timeout_counter++;
    30f4:	68fb      	ldr	r3, [r7, #12]
    30f6:	3301      	adds	r3, #1
    30f8:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    30fa:	687b      	ldr	r3, [r7, #4]
    30fc:	88db      	ldrh	r3, [r3, #6]
    30fe:	1e1a      	subs	r2, r3, #0
    3100:	68fb      	ldr	r3, [r7, #12]
    3102:	429a      	cmp	r2, r3
    3104:	d803      	bhi.n	310e <i2c_master_enable+0x42>
			/* Timeout, force bus state to idle. */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    3106:	68bb      	ldr	r3, [r7, #8]
    3108:	2210      	movs	r2, #16
    310a:	835a      	strh	r2, [r3, #26]
			/* Workaround #1 */
			return;
    310c:	e006      	b.n	311c <i2c_master_enable+0x50>
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown. */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    310e:	68bb      	ldr	r3, [r7, #8]
    3110:	8b5b      	ldrh	r3, [r3, #26]
    3112:	b29b      	uxth	r3, r3
    3114:	1c1a      	adds	r2, r3, #0
    3116:	2310      	movs	r3, #16
    3118:	4013      	ands	r3, r2
    311a:	d0eb      	beq.n	30f4 <i2c_master_enable+0x28>
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
			/* Workaround #1 */
			return;
		}
	}
}
    311c:	46bd      	mov	sp, r7
    311e:	b004      	add	sp, #16
    3120:	bd80      	pop	{r7, pc}
    3122:	46c0      	nop			; (mov r8, r8)
    3124:	00003031 	.word	0x00003031

00003128 <configure_i2c_master>:

/*
	Configures I2C connection with standard settings
*/
void configure_i2c_master(void)
{
    3128:	b580      	push	{r7, lr}
    312a:	b082      	sub	sp, #8
    312c:	af00      	add	r7, sp, #0
	/* Initialize config structure and software module. */
	//! [init_conf]
	i2c_master_get_config_defaults(&config_i2c_master);
    312e:	4b18      	ldr	r3, [pc, #96]	; (3190 <configure_i2c_master+0x68>)
    3130:	1c18      	adds	r0, r3, #0
    3132:	4b18      	ldr	r3, [pc, #96]	; (3194 <configure_i2c_master+0x6c>)
    3134:	4798      	blx	r3
	//! [init_conf]

	/* Change buffer timeout to something longer. */
	//! [conf_change]
	config_i2c_master.buffer_timeout = 65535;
    3136:	4b16      	ldr	r3, [pc, #88]	; (3190 <configure_i2c_master+0x68>)
    3138:	2201      	movs	r2, #1
    313a:	4252      	negs	r2, r2
    313c:	82da      	strh	r2, [r3, #22]
	//! [conf_change]

	/* Initialize and enable device with config. */
	//! [init_module]
	int init_status = i2c_master_init(&i2c_master_instance, SERCOM2, &config_i2c_master);
    313e:	4a16      	ldr	r2, [pc, #88]	; (3198 <configure_i2c_master+0x70>)
    3140:	4916      	ldr	r1, [pc, #88]	; (319c <configure_i2c_master+0x74>)
    3142:	4b13      	ldr	r3, [pc, #76]	; (3190 <configure_i2c_master+0x68>)
    3144:	1c10      	adds	r0, r2, #0
    3146:	1c1a      	adds	r2, r3, #0
    3148:	4b15      	ldr	r3, [pc, #84]	; (31a0 <configure_i2c_master+0x78>)
    314a:	4798      	blx	r3
    314c:	1c03      	adds	r3, r0, #0
    314e:	607b      	str	r3, [r7, #4]
	printf("I2C master init status: %d\r\n", init_status);
    3150:	4a14      	ldr	r2, [pc, #80]	; (31a4 <configure_i2c_master+0x7c>)
    3152:	687b      	ldr	r3, [r7, #4]
    3154:	1c10      	adds	r0, r2, #0
    3156:	1c19      	adds	r1, r3, #0
    3158:	4b13      	ldr	r3, [pc, #76]	; (31a8 <configure_i2c_master+0x80>)
    315a:	4798      	blx	r3
	while(init_status != STATUS_OK) {
    315c:	e00e      	b.n	317c <configure_i2c_master+0x54>
		init_status = i2c_master_init(&i2c_master_instance, SERCOM2, &config_i2c_master);
    315e:	4a0e      	ldr	r2, [pc, #56]	; (3198 <configure_i2c_master+0x70>)
    3160:	490e      	ldr	r1, [pc, #56]	; (319c <configure_i2c_master+0x74>)
    3162:	4b0b      	ldr	r3, [pc, #44]	; (3190 <configure_i2c_master+0x68>)
    3164:	1c10      	adds	r0, r2, #0
    3166:	1c1a      	adds	r2, r3, #0
    3168:	4b0d      	ldr	r3, [pc, #52]	; (31a0 <configure_i2c_master+0x78>)
    316a:	4798      	blx	r3
    316c:	1c03      	adds	r3, r0, #0
    316e:	607b      	str	r3, [r7, #4]
		printf("I2C master init error status: %d\r\n", init_status);
    3170:	4a0e      	ldr	r2, [pc, #56]	; (31ac <configure_i2c_master+0x84>)
    3172:	687b      	ldr	r3, [r7, #4]
    3174:	1c10      	adds	r0, r2, #0
    3176:	1c19      	adds	r1, r3, #0
    3178:	4b0b      	ldr	r3, [pc, #44]	; (31a8 <configure_i2c_master+0x80>)
    317a:	4798      	blx	r3

	/* Initialize and enable device with config. */
	//! [init_module]
	int init_status = i2c_master_init(&i2c_master_instance, SERCOM2, &config_i2c_master);
	printf("I2C master init status: %d\r\n", init_status);
	while(init_status != STATUS_OK) {
    317c:	687b      	ldr	r3, [r7, #4]
    317e:	2b00      	cmp	r3, #0
    3180:	d1ed      	bne.n	315e <configure_i2c_master+0x36>
		printf("I2C master init error status: %d\r\n", init_status);
	}
	//! [init_module]

	//! [enable_module]
	i2c_master_enable(&i2c_master_instance);
    3182:	4b05      	ldr	r3, [pc, #20]	; (3198 <configure_i2c_master+0x70>)
    3184:	1c18      	adds	r0, r3, #0
    3186:	4b0a      	ldr	r3, [pc, #40]	; (31b0 <configure_i2c_master+0x88>)
    3188:	4798      	blx	r3
	//! [enable_module]
}
    318a:	46bd      	mov	sp, r7
    318c:	b002      	add	sp, #8
    318e:	bd80      	pop	{r7, pc}
    3190:	200001a4 	.word	0x200001a4
    3194:	00003051 	.word	0x00003051
    3198:	20000198 	.word	0x20000198
    319c:	42001000 	.word	0x42001000
    31a0:	000004f1 	.word	0x000004f1
    31a4:	000048fc 	.word	0x000048fc
    31a8:	00003865 	.word	0x00003865
    31ac:	0000491c 	.word	0x0000491c
    31b0:	000030cd 	.word	0x000030cd

000031b4 <i2c_writer_helper>:
	detailed in the packet
*/
void i2c_writer_helper(struct i2c_master_packet* packet_address,
                       enum status_code (*i2c_write)(struct i2c_master_module *const module,
                                                     struct i2c_master_packet *const packet))
{
    31b4:	b580      	push	{r7, lr}
    31b6:	b084      	sub	sp, #16
    31b8:	af00      	add	r7, sp, #0
    31ba:	6078      	str	r0, [r7, #4]
    31bc:	6039      	str	r1, [r7, #0]
	uint16_t timeout = 0;
    31be:	230e      	movs	r3, #14
    31c0:	18fb      	adds	r3, r7, r3
    31c2:	2200      	movs	r2, #0
    31c4:	801a      	strh	r2, [r3, #0]
	while (true) {
		int x = i2c_write(&i2c_master_instance, packet_address);
    31c6:	491b      	ldr	r1, [pc, #108]	; (3234 <i2c_writer_helper+0x80>)
    31c8:	687a      	ldr	r2, [r7, #4]
    31ca:	683b      	ldr	r3, [r7, #0]
    31cc:	1c08      	adds	r0, r1, #0
    31ce:	1c11      	adds	r1, r2, #0
    31d0:	4798      	blx	r3
    31d2:	1c03      	adds	r3, r0, #0
    31d4:	60bb      	str	r3, [r7, #8]
		if (x == STATUS_OK){
    31d6:	68bb      	ldr	r3, [r7, #8]
    31d8:	2b00      	cmp	r3, #0
    31da:	d100      	bne.n	31de <i2c_writer_helper+0x2a>
			break;
    31dc:	e027      	b.n	322e <i2c_writer_helper+0x7a>
		}
		if(timeout%100 == 0) {
    31de:	230e      	movs	r3, #14
    31e0:	18fb      	adds	r3, r7, r3
    31e2:	881a      	ldrh	r2, [r3, #0]
    31e4:	4b14      	ldr	r3, [pc, #80]	; (3238 <i2c_writer_helper+0x84>)
    31e6:	1c10      	adds	r0, r2, #0
    31e8:	2164      	movs	r1, #100	; 0x64
    31ea:	4798      	blx	r3
    31ec:	1c0b      	adds	r3, r1, #0
    31ee:	b29b      	uxth	r3, r3
    31f0:	2b00      	cmp	r3, #0
    31f2:	d105      	bne.n	3200 <i2c_writer_helper+0x4c>
			printf("i2c_master_write_packet_wait status: %d\r\n",x);
    31f4:	4a11      	ldr	r2, [pc, #68]	; (323c <i2c_writer_helper+0x88>)
    31f6:	68bb      	ldr	r3, [r7, #8]
    31f8:	1c10      	adds	r0, r2, #0
    31fa:	1c19      	adds	r1, r3, #0
    31fc:	4b10      	ldr	r3, [pc, #64]	; (3240 <i2c_writer_helper+0x8c>)
    31fe:	4798      	blx	r3
		}
		// Increment timeout counter and check if timed out.
		if (timeout++ == TIMEOUT) {
    3200:	230e      	movs	r3, #14
    3202:	18fb      	adds	r3, r7, r3
    3204:	881b      	ldrh	r3, [r3, #0]
    3206:	220e      	movs	r2, #14
    3208:	18ba      	adds	r2, r7, r2
    320a:	1c59      	adds	r1, r3, #1
    320c:	8011      	strh	r1, [r2, #0]
    320e:	22fa      	movs	r2, #250	; 0xfa
    3210:	0092      	lsls	r2, r2, #2
    3212:	4293      	cmp	r3, r2
    3214:	d104      	bne.n	3220 <i2c_writer_helper+0x6c>
			printf("I2C write timed out.\r\n");
    3216:	4b0b      	ldr	r3, [pc, #44]	; (3244 <i2c_writer_helper+0x90>)
    3218:	1c18      	adds	r0, r3, #0
    321a:	4b0b      	ldr	r3, [pc, #44]	; (3248 <i2c_writer_helper+0x94>)
    321c:	4798      	blx	r3
			break;
    321e:	e006      	b.n	322e <i2c_writer_helper+0x7a>
		}
		printf("i2c_master_write_packet_wait status: %d\r\n",x);
    3220:	4a06      	ldr	r2, [pc, #24]	; (323c <i2c_writer_helper+0x88>)
    3222:	68bb      	ldr	r3, [r7, #8]
    3224:	1c10      	adds	r0, r2, #0
    3226:	1c19      	adds	r1, r3, #0
    3228:	4b05      	ldr	r3, [pc, #20]	; (3240 <i2c_writer_helper+0x8c>)
    322a:	4798      	blx	r3
	}
    322c:	e7cb      	b.n	31c6 <i2c_writer_helper+0x12>
}
    322e:	46bd      	mov	sp, r7
    3230:	b004      	add	sp, #16
    3232:	bd80      	pop	{r7, pc}
    3234:	20000198 	.word	0x20000198
    3238:	00003789 	.word	0x00003789
    323c:	00004940 	.word	0x00004940
    3240:	00003865 	.word	0x00003865
    3244:	0000496c 	.word	0x0000496c
    3248:	0000395d 	.word	0x0000395d

0000324c <i2c_write_command>:

/*
	Given a pointer to a packet, perform a write over I2C following the information
	detailed in the packet
*/
void i2c_write_command(struct i2c_master_packet* packet_address){
    324c:	b580      	push	{r7, lr}
    324e:	b082      	sub	sp, #8
    3250:	af00      	add	r7, sp, #0
    3252:	6078      	str	r0, [r7, #4]
  i2c_writer_helper(packet_address, i2c_master_write_packet_wait);
    3254:	687a      	ldr	r2, [r7, #4]
    3256:	4b04      	ldr	r3, [pc, #16]	; (3268 <i2c_write_command+0x1c>)
    3258:	1c10      	adds	r0, r2, #0
    325a:	1c19      	adds	r1, r3, #0
    325c:	4b03      	ldr	r3, [pc, #12]	; (326c <i2c_write_command+0x20>)
    325e:	4798      	blx	r3
}
    3260:	46bd      	mov	sp, r7
    3262:	b002      	add	sp, #8
    3264:	bd80      	pop	{r7, pc}
    3266:	46c0      	nop			; (mov r8, r8)
    3268:	00000ac5 	.word	0x00000ac5
    326c:	000031b5 	.word	0x000031b5

00003270 <i2c_read_command>:

/*
	Given a pointer to a packet, perform a read over I2C following the information
	detailed in the packet
*/
void i2c_read_command(struct i2c_master_packet* packet_address){
    3270:	b580      	push	{r7, lr}
    3272:	b084      	sub	sp, #16
    3274:	af00      	add	r7, sp, #0
    3276:	6078      	str	r0, [r7, #4]
	uint16_t timeout = 0;
    3278:	230e      	movs	r3, #14
    327a:	18fb      	adds	r3, r7, r3
    327c:	2200      	movs	r2, #0
    327e:	801a      	strh	r2, [r3, #0]
	while ((i2c_master_read_packet_wait(&i2c_master_instance, packet_address)) != STATUS_OK) {
    3280:	e00b      	b.n	329a <i2c_read_command+0x2a>
		if (timeout++ == TIMEOUT) {
    3282:	230e      	movs	r3, #14
    3284:	18fb      	adds	r3, r7, r3
    3286:	881b      	ldrh	r3, [r3, #0]
    3288:	220e      	movs	r2, #14
    328a:	18ba      	adds	r2, r7, r2
    328c:	1c59      	adds	r1, r3, #1
    328e:	8011      	strh	r1, [r2, #0]
    3290:	22fa      	movs	r2, #250	; 0xfa
    3292:	0092      	lsls	r2, r2, #2
    3294:	4293      	cmp	r3, r2
    3296:	d100      	bne.n	329a <i2c_read_command+0x2a>
			break;
    3298:	e007      	b.n	32aa <i2c_read_command+0x3a>
	Given a pointer to a packet, perform a read over I2C following the information
	detailed in the packet
*/
void i2c_read_command(struct i2c_master_packet* packet_address){
	uint16_t timeout = 0;
	while ((i2c_master_read_packet_wait(&i2c_master_instance, packet_address)) != STATUS_OK) {
    329a:	4a05      	ldr	r2, [pc, #20]	; (32b0 <i2c_read_command+0x40>)
    329c:	687b      	ldr	r3, [r7, #4]
    329e:	1c10      	adds	r0, r2, #0
    32a0:	1c19      	adds	r1, r3, #0
    32a2:	4b04      	ldr	r3, [pc, #16]	; (32b4 <i2c_read_command+0x44>)
    32a4:	4798      	blx	r3
    32a6:	1e03      	subs	r3, r0, #0
    32a8:	d1eb      	bne.n	3282 <i2c_read_command+0x12>
		if (timeout++ == TIMEOUT) {
			break;
			printf("timeout");
		}
	}
}
    32aa:	46bd      	mov	sp, r7
    32ac:	b004      	add	sp, #16
    32ae:	bd80      	pop	{r7, pc}
    32b0:	20000198 	.word	0x20000198
    32b4:	00000921 	.word	0x00000921

000032b8 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    32b8:	b580      	push	{r7, lr}
    32ba:	b082      	sub	sp, #8
    32bc:	af00      	add	r7, sp, #0
    32be:	1c02      	adds	r2, r0, #0
    32c0:	1dfb      	adds	r3, r7, #7
    32c2:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    32c4:	4b06      	ldr	r3, [pc, #24]	; (32e0 <system_interrupt_enable+0x28>)
    32c6:	1dfa      	adds	r2, r7, #7
    32c8:	7812      	ldrb	r2, [r2, #0]
    32ca:	1c11      	adds	r1, r2, #0
    32cc:	221f      	movs	r2, #31
    32ce:	400a      	ands	r2, r1
    32d0:	2101      	movs	r1, #1
    32d2:	4091      	lsls	r1, r2
    32d4:	1c0a      	adds	r2, r1, #0
    32d6:	601a      	str	r2, [r3, #0]
}
    32d8:	46bd      	mov	sp, r7
    32da:	b002      	add	sp, #8
    32dc:	bd80      	pop	{r7, pc}
    32de:	46c0      	nop			; (mov r8, r8)
    32e0:	e000e100 	.word	0xe000e100

000032e4 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus.
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    32e4:	b580      	push	{r7, lr}
    32e6:	b084      	sub	sp, #16
    32e8:	af00      	add	r7, sp, #0
    32ea:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    32ec:	687b      	ldr	r3, [r7, #4]
    32ee:	681b      	ldr	r3, [r3, #0]
    32f0:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    32f2:	68fb      	ldr	r3, [r7, #12]
    32f4:	69db      	ldr	r3, [r3, #28]
    32f6:	1e5a      	subs	r2, r3, #1
    32f8:	4193      	sbcs	r3, r2
    32fa:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    32fc:	1c18      	adds	r0, r3, #0
    32fe:	46bd      	mov	sp, r7
    3300:	b004      	add	sp, #16
    3302:	bd80      	pop	{r7, pc}

00003304 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    3304:	b580      	push	{r7, lr}
    3306:	b082      	sub	sp, #8
    3308:	af00      	add	r7, sp, #0
    330a:	6078      	str	r0, [r7, #4]
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    330c:	46c0      	nop			; (mov r8, r8)
    330e:	687b      	ldr	r3, [r7, #4]
    3310:	1c18      	adds	r0, r3, #0
    3312:	4b03      	ldr	r3, [pc, #12]	; (3320 <_usart_wait_for_sync+0x1c>)
    3314:	4798      	blx	r3
    3316:	1e03      	subs	r3, r0, #0
    3318:	d1f9      	bne.n	330e <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    331a:	46bd      	mov	sp, r7
    331c:	b002      	add	sp, #8
    331e:	bd80      	pop	{r7, pc}
    3320:	000032e5 	.word	0x000032e5

00003324 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    3324:	b580      	push	{r7, lr}
    3326:	b082      	sub	sp, #8
    3328:	af00      	add	r7, sp, #0
    332a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    332c:	687b      	ldr	r3, [r7, #4]
    332e:	2280      	movs	r2, #128	; 0x80
    3330:	05d2      	lsls	r2, r2, #23
    3332:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3334:	687b      	ldr	r3, [r7, #4]
    3336:	2200      	movs	r2, #0
    3338:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    333a:	687b      	ldr	r3, [r7, #4]
    333c:	22ff      	movs	r2, #255	; 0xff
    333e:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    3340:	687b      	ldr	r3, [r7, #4]
    3342:	2200      	movs	r2, #0
    3344:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3346:	687b      	ldr	r3, [r7, #4]
    3348:	2200      	movs	r2, #0
    334a:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    334c:	687b      	ldr	r3, [r7, #4]
    334e:	2296      	movs	r2, #150	; 0x96
    3350:	0192      	lsls	r2, r2, #6
    3352:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    3354:	687b      	ldr	r3, [r7, #4]
    3356:	2224      	movs	r2, #36	; 0x24
    3358:	2101      	movs	r1, #1
    335a:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    335c:	687b      	ldr	r3, [r7, #4]
    335e:	2225      	movs	r2, #37	; 0x25
    3360:	2101      	movs	r1, #1
    3362:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    3364:	687b      	ldr	r3, [r7, #4]
    3366:	2226      	movs	r2, #38	; 0x26
    3368:	2100      	movs	r1, #0
    336a:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    336c:	687b      	ldr	r3, [r7, #4]
    336e:	2227      	movs	r2, #39	; 0x27
    3370:	2100      	movs	r1, #0
    3372:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    3374:	687b      	ldr	r3, [r7, #4]
    3376:	2200      	movs	r2, #0
    3378:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    337a:	687b      	ldr	r3, [r7, #4]
    337c:	2288      	movs	r2, #136	; 0x88
    337e:	0352      	lsls	r2, r2, #13
    3380:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    3382:	687b      	ldr	r3, [r7, #4]
    3384:	222c      	movs	r2, #44	; 0x2c
    3386:	2100      	movs	r1, #0
    3388:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    338a:	687b      	ldr	r3, [r7, #4]
    338c:	222d      	movs	r2, #45	; 0x2d
    338e:	2100      	movs	r1, #0
    3390:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    3392:	687b      	ldr	r3, [r7, #4]
    3394:	2200      	movs	r2, #0
    3396:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    3398:	687b      	ldr	r3, [r7, #4]
    339a:	2200      	movs	r2, #0
    339c:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    339e:	687b      	ldr	r3, [r7, #4]
    33a0:	2200      	movs	r2, #0
    33a2:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    33a4:	687b      	ldr	r3, [r7, #4]
    33a6:	2200      	movs	r2, #0
    33a8:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    33aa:	687b      	ldr	r3, [r7, #4]
    33ac:	2200      	movs	r2, #0
    33ae:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    33b0:	687b      	ldr	r3, [r7, #4]
    33b2:	2200      	movs	r2, #0
    33b4:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    33b6:	687b      	ldr	r3, [r7, #4]
    33b8:	2200      	movs	r2, #0
    33ba:	76da      	strb	r2, [r3, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    33bc:	687b      	ldr	r3, [r7, #4]
    33be:	2200      	movs	r2, #0
    33c0:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    33c2:	687b      	ldr	r3, [r7, #4]
    33c4:	2200      	movs	r2, #0
    33c6:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    33c8:	687b      	ldr	r3, [r7, #4]
    33ca:	2200      	movs	r2, #0
    33cc:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                        = 19;
    33ce:	687b      	ldr	r3, [r7, #4]
    33d0:	2213      	movs	r2, #19
    33d2:	769a      	strb	r2, [r3, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    33d4:	687b      	ldr	r3, [r7, #4]
    33d6:	2200      	movs	r2, #0
    33d8:	775a      	strb	r2, [r3, #29]
#endif
}
    33da:	46bd      	mov	sp, r7
    33dc:	b002      	add	sp, #8
    33de:	bd80      	pop	{r7, pc}

000033e0 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
    33e0:	b580      	push	{r7, lr}
    33e2:	b084      	sub	sp, #16
    33e4:	af00      	add	r7, sp, #0
    33e6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    33e8:	687b      	ldr	r3, [r7, #4]
    33ea:	681b      	ldr	r3, [r3, #0]
    33ec:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    33ee:	687b      	ldr	r3, [r7, #4]
    33f0:	681b      	ldr	r3, [r3, #0]
    33f2:	1c18      	adds	r0, r3, #0
    33f4:	4b09      	ldr	r3, [pc, #36]	; (341c <usart_enable+0x3c>)
    33f6:	4798      	blx	r3
    33f8:	1c03      	adds	r3, r0, #0
    33fa:	1c18      	adds	r0, r3, #0
    33fc:	4b08      	ldr	r3, [pc, #32]	; (3420 <usart_enable+0x40>)
    33fe:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    3400:	687b      	ldr	r3, [r7, #4]
    3402:	1c18      	adds	r0, r3, #0
    3404:	4b07      	ldr	r3, [pc, #28]	; (3424 <usart_enable+0x44>)
    3406:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    3408:	68fb      	ldr	r3, [r7, #12]
    340a:	681b      	ldr	r3, [r3, #0]
    340c:	2202      	movs	r2, #2
    340e:	431a      	orrs	r2, r3
    3410:	68fb      	ldr	r3, [r7, #12]
    3412:	601a      	str	r2, [r3, #0]
}
    3414:	46bd      	mov	sp, r7
    3416:	b004      	add	sp, #16
    3418:	bd80      	pop	{r7, pc}
    341a:	46c0      	nop			; (mov r8, r8)
    341c:	00001165 	.word	0x00001165
    3420:	000032b9 	.word	0x000032b9
    3424:	00003305 	.word	0x00003305

00003428 <usart_serial_init>:
 */
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
    3428:	b580      	push	{r7, lr}
    342a:	b084      	sub	sp, #16
    342c:	af00      	add	r7, sp, #0
    342e:	60f8      	str	r0, [r7, #12]
    3430:	60b9      	str	r1, [r7, #8]
    3432:	607a      	str	r2, [r7, #4]
	if (usart_init(module, hw, config) == STATUS_OK) {
    3434:	68f9      	ldr	r1, [r7, #12]
    3436:	68ba      	ldr	r2, [r7, #8]
    3438:	687b      	ldr	r3, [r7, #4]
    343a:	1c08      	adds	r0, r1, #0
    343c:	1c11      	adds	r1, r2, #0
    343e:	1c1a      	adds	r2, r3, #0
    3440:	4b05      	ldr	r3, [pc, #20]	; (3458 <usart_serial_init+0x30>)
    3442:	4798      	blx	r3
    3444:	1e03      	subs	r3, r0, #0
    3446:	d101      	bne.n	344c <usart_serial_init+0x24>
		return true;
    3448:	2301      	movs	r3, #1
    344a:	e000      	b.n	344e <usart_serial_init+0x26>
	}
	else {
		return false;
    344c:	2300      	movs	r3, #0
	}
}
    344e:	1c18      	adds	r0, r3, #0
    3450:	46bd      	mov	sp, r7
    3452:	b004      	add	sp, #16
    3454:	bd80      	pop	{r7, pc}
    3456:	46c0      	nop			; (mov r8, r8)
    3458:	00001611 	.word	0x00001611

0000345c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    345c:	b580      	push	{r7, lr}
    345e:	b082      	sub	sp, #8
    3460:	af00      	add	r7, sp, #0
    3462:	6078      	str	r0, [r7, #4]
    3464:	1c0a      	adds	r2, r1, #0
    3466:	1cfb      	adds	r3, r7, #3
    3468:	701a      	strb	r2, [r3, #0]
	while(STATUS_OK !=usart_write_wait(module, c));
    346a:	46c0      	nop			; (mov r8, r8)
    346c:	1cfb      	adds	r3, r7, #3
    346e:	781b      	ldrb	r3, [r3, #0]
    3470:	b29b      	uxth	r3, r3
    3472:	687a      	ldr	r2, [r7, #4]
    3474:	1c10      	adds	r0, r2, #0
    3476:	1c19      	adds	r1, r3, #0
    3478:	4b04      	ldr	r3, [pc, #16]	; (348c <usart_serial_putchar+0x30>)
    347a:	4798      	blx	r3
    347c:	1e03      	subs	r3, r0, #0
    347e:	d1f5      	bne.n	346c <usart_serial_putchar+0x10>

	return STATUS_OK;
    3480:	2300      	movs	r3, #0
}
    3482:	1c18      	adds	r0, r3, #0
    3484:	46bd      	mov	sp, r7
    3486:	b002      	add	sp, #8
    3488:	bd80      	pop	{r7, pc}
    348a:	46c0      	nop			; (mov r8, r8)
    348c:	00001881 	.word	0x00001881

00003490 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    3490:	b580      	push	{r7, lr}
    3492:	b084      	sub	sp, #16
    3494:	af00      	add	r7, sp, #0
    3496:	6078      	str	r0, [r7, #4]
    3498:	6039      	str	r1, [r7, #0]
	uint16_t temp = 0;
    349a:	230e      	movs	r3, #14
    349c:	18fb      	adds	r3, r7, r3
    349e:	2200      	movs	r2, #0
    34a0:	801a      	strh	r2, [r3, #0]

	while(STATUS_OK != usart_read_wait(module, &temp));
    34a2:	46c0      	nop			; (mov r8, r8)
    34a4:	687a      	ldr	r2, [r7, #4]
    34a6:	230e      	movs	r3, #14
    34a8:	18fb      	adds	r3, r7, r3
    34aa:	1c10      	adds	r0, r2, #0
    34ac:	1c19      	adds	r1, r3, #0
    34ae:	4b06      	ldr	r3, [pc, #24]	; (34c8 <usart_serial_getchar+0x38>)
    34b0:	4798      	blx	r3
    34b2:	1e03      	subs	r3, r0, #0
    34b4:	d1f6      	bne.n	34a4 <usart_serial_getchar+0x14>

	*c = temp;
    34b6:	230e      	movs	r3, #14
    34b8:	18fb      	adds	r3, r7, r3
    34ba:	881b      	ldrh	r3, [r3, #0]
    34bc:	b2da      	uxtb	r2, r3
    34be:	683b      	ldr	r3, [r7, #0]
    34c0:	701a      	strb	r2, [r3, #0]
}
    34c2:	46bd      	mov	sp, r7
    34c4:	b004      	add	sp, #16
    34c6:	bd80      	pop	{r7, pc}
    34c8:	000018e5 	.word	0x000018e5

000034cc <stdio_serial_init>:
 */
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
    34cc:	b580      	push	{r7, lr}
    34ce:	b084      	sub	sp, #16
    34d0:	af00      	add	r7, sp, #0
    34d2:	60f8      	str	r0, [r7, #12]
    34d4:	60b9      	str	r1, [r7, #8]
    34d6:	607a      	str	r2, [r7, #4]
	stdio_base = (void *)module;
    34d8:	4b10      	ldr	r3, [pc, #64]	; (351c <stdio_serial_init+0x50>)
    34da:	68fa      	ldr	r2, [r7, #12]
    34dc:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    34de:	4b10      	ldr	r3, [pc, #64]	; (3520 <stdio_serial_init+0x54>)
    34e0:	4a10      	ldr	r2, [pc, #64]	; (3524 <stdio_serial_init+0x58>)
    34e2:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    34e4:	4b10      	ldr	r3, [pc, #64]	; (3528 <stdio_serial_init+0x5c>)
    34e6:	4a11      	ldr	r2, [pc, #68]	; (352c <stdio_serial_init+0x60>)
    34e8:	601a      	str	r2, [r3, #0]

	usart_serial_init(module, hw, config);
    34ea:	68f9      	ldr	r1, [r7, #12]
    34ec:	68ba      	ldr	r2, [r7, #8]
    34ee:	687b      	ldr	r3, [r7, #4]
    34f0:	1c08      	adds	r0, r1, #0
    34f2:	1c11      	adds	r1, r2, #0
    34f4:	1c1a      	adds	r2, r3, #0
    34f6:	4b0e      	ldr	r3, [pc, #56]	; (3530 <stdio_serial_init+0x64>)
    34f8:	4798      	blx	r3
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    34fa:	4b0e      	ldr	r3, [pc, #56]	; (3534 <stdio_serial_init+0x68>)
    34fc:	681b      	ldr	r3, [r3, #0]
    34fe:	689b      	ldr	r3, [r3, #8]
    3500:	1c18      	adds	r0, r3, #0
    3502:	2100      	movs	r1, #0
    3504:	4b0c      	ldr	r3, [pc, #48]	; (3538 <stdio_serial_init+0x6c>)
    3506:	4798      	blx	r3
	setbuf(stdin, NULL);
    3508:	4b0a      	ldr	r3, [pc, #40]	; (3534 <stdio_serial_init+0x68>)
    350a:	681b      	ldr	r3, [r3, #0]
    350c:	685b      	ldr	r3, [r3, #4]
    350e:	1c18      	adds	r0, r3, #0
    3510:	2100      	movs	r1, #0
    3512:	4b09      	ldr	r3, [pc, #36]	; (3538 <stdio_serial_init+0x6c>)
    3514:	4798      	blx	r3
	// Note: Already the case in IAR's Normal DLIB default configuration
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
}
    3516:	46bd      	mov	sp, r7
    3518:	b004      	add	sp, #16
    351a:	bd80      	pop	{r7, pc}
    351c:	200001f4 	.word	0x200001f4
    3520:	200001f0 	.word	0x200001f0
    3524:	0000345d 	.word	0x0000345d
    3528:	200001ec 	.word	0x200001ec
    352c:	00003491 	.word	0x00003491
    3530:	00003429 	.word	0x00003429
    3534:	20000074 	.word	0x20000074
    3538:	00003971 	.word	0x00003971

0000353c <configure_console>:

#include "main.h"

//extern void xPortSysTickHandler(void);

static void configure_console(void) {
    353c:	b580      	push	{r7, lr}
    353e:	b090      	sub	sp, #64	; 0x40
    3540:	af00      	add	r7, sp, #0
	struct usart_config usart_conf;

	usart_get_config_defaults(&usart_conf);
    3542:	1c3b      	adds	r3, r7, #0
    3544:	1c18      	adds	r0, r3, #0
    3546:	4b13      	ldr	r3, [pc, #76]	; (3594 <configure_console+0x58>)
    3548:	4798      	blx	r3
	usart_conf.mux_setting = CONF_STDIO_MUX_SETTING;
    354a:	1c3b      	adds	r3, r7, #0
    354c:	2280      	movs	r2, #128	; 0x80
    354e:	0352      	lsls	r2, r2, #13
    3550:	60da      	str	r2, [r3, #12]
	usart_conf.pinmux_pad0 = CONF_STDIO_PINMUX_PAD0;
    3552:	1c3b      	adds	r3, r7, #0
    3554:	4a10      	ldr	r2, [pc, #64]	; (3598 <configure_console+0x5c>)
    3556:	631a      	str	r2, [r3, #48]	; 0x30
	usart_conf.pinmux_pad1 = CONF_STDIO_PINMUX_PAD1;
    3558:	1c3b      	adds	r3, r7, #0
    355a:	4a10      	ldr	r2, [pc, #64]	; (359c <configure_console+0x60>)
    355c:	635a      	str	r2, [r3, #52]	; 0x34
	usart_conf.pinmux_pad2 = CONF_STDIO_PINMUX_PAD2;
    355e:	1c3b      	adds	r3, r7, #0
    3560:	2201      	movs	r2, #1
    3562:	4252      	negs	r2, r2
    3564:	639a      	str	r2, [r3, #56]	; 0x38
	usart_conf.pinmux_pad3 = CONF_STDIO_PINMUX_PAD3;
    3566:	1c3b      	adds	r3, r7, #0
    3568:	2201      	movs	r2, #1
    356a:	4252      	negs	r2, r2
    356c:	63da      	str	r2, [r3, #60]	; 0x3c
	usart_conf.baudrate    = CONF_STDIO_BAUDRATE;
    356e:	1c3b      	adds	r3, r7, #0
    3570:	2296      	movs	r2, #150	; 0x96
    3572:	0212      	lsls	r2, r2, #8
    3574:	621a      	str	r2, [r3, #32]

	stdio_serial_init(&cdc_uart_module, CONF_STDIO_USART_MODULE,
    3576:	4a0a      	ldr	r2, [pc, #40]	; (35a0 <configure_console+0x64>)
    3578:	490a      	ldr	r1, [pc, #40]	; (35a4 <configure_console+0x68>)
    357a:	1c3b      	adds	r3, r7, #0
    357c:	1c10      	adds	r0, r2, #0
    357e:	1c1a      	adds	r2, r3, #0
    3580:	4b09      	ldr	r3, [pc, #36]	; (35a8 <configure_console+0x6c>)
    3582:	4798      	blx	r3
	&usart_conf);
	usart_enable(&cdc_uart_module);
    3584:	4b06      	ldr	r3, [pc, #24]	; (35a0 <configure_console+0x64>)
    3586:	1c18      	adds	r0, r3, #0
    3588:	4b08      	ldr	r3, [pc, #32]	; (35ac <configure_console+0x70>)
    358a:	4798      	blx	r3
}
    358c:	46bd      	mov	sp, r7
    358e:	b010      	add	sp, #64	; 0x40
    3590:	bd80      	pop	{r7, pc}
    3592:	46c0      	nop			; (mov r8, r8)
    3594:	00003325 	.word	0x00003325
    3598:	00160002 	.word	0x00160002
    359c:	00170002 	.word	0x00170002
    35a0:	2000015c 	.word	0x2000015c
    35a4:	42001400 	.word	0x42001400
    35a8:	000034cd 	.word	0x000034cd
    35ac:	000033e1 	.word	0x000033e1

000035b0 <main>:
 *  \brief FreeRTOS Real Time Kernel example entry point.
 *
 *  \return Unused (ANSI-C compatibility).
 */
int main(void)
{
    35b0:	b580      	push	{r7, lr}
    35b2:	b084      	sub	sp, #16
    35b4:	af00      	add	r7, sp, #0
	// Initilize the SAM system
	system_init();
    35b6:	4b24      	ldr	r3, [pc, #144]	; (3648 <main+0x98>)
    35b8:	4798      	blx	r3

	// Initialize the console uart
	configure_console();
    35ba:	4b24      	ldr	r3, [pc, #144]	; (364c <main+0x9c>)
    35bc:	4798      	blx	r3
	
	// Output demo infomation.
	printf("-- Freertos Example --\n\r");
    35be:	4b24      	ldr	r3, [pc, #144]	; (3650 <main+0xa0>)
    35c0:	1c18      	adds	r0, r3, #0
    35c2:	4b24      	ldr	r3, [pc, #144]	; (3654 <main+0xa4>)
    35c4:	4798      	blx	r3
	printf("-- %s\n\r", BOARD_NAME);
    35c6:	4a24      	ldr	r2, [pc, #144]	; (3658 <main+0xa8>)
    35c8:	4b24      	ldr	r3, [pc, #144]	; (365c <main+0xac>)
    35ca:	1c10      	adds	r0, r2, #0
    35cc:	1c19      	adds	r1, r3, #0
    35ce:	4b21      	ldr	r3, [pc, #132]	; (3654 <main+0xa4>)
    35d0:	4798      	blx	r3
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
    35d2:	4923      	ldr	r1, [pc, #140]	; (3660 <main+0xb0>)
    35d4:	4a23      	ldr	r2, [pc, #140]	; (3664 <main+0xb4>)
    35d6:	4b24      	ldr	r3, [pc, #144]	; (3668 <main+0xb8>)
    35d8:	1c08      	adds	r0, r1, #0
    35da:	1c11      	adds	r1, r2, #0
    35dc:	1c1a      	adds	r2, r3, #0
    35de:	4b1d      	ldr	r3, [pc, #116]	; (3654 <main+0xa4>)
    35e0:	4798      	blx	r3
	
	configure_i2c_master();
    35e2:	4b22      	ldr	r3, [pc, #136]	; (366c <main+0xbc>)
    35e4:	4798      	blx	r3
	HMC5883L_init();
    35e6:	4b22      	ldr	r3, [pc, #136]	; (3670 <main+0xc0>)
    35e8:	4798      	blx	r3
	uint8_t readBuff[6] = {0, 0, 0, 0, 0, 0};
    35ea:	1d3b      	adds	r3, r7, #4
    35ec:	2200      	movs	r2, #0
    35ee:	701a      	strb	r2, [r3, #0]
    35f0:	1d3b      	adds	r3, r7, #4
    35f2:	2200      	movs	r2, #0
    35f4:	705a      	strb	r2, [r3, #1]
    35f6:	1d3b      	adds	r3, r7, #4
    35f8:	2200      	movs	r2, #0
    35fa:	709a      	strb	r2, [r3, #2]
    35fc:	1d3b      	adds	r3, r7, #4
    35fe:	2200      	movs	r2, #0
    3600:	70da      	strb	r2, [r3, #3]
    3602:	1d3b      	adds	r3, r7, #4
    3604:	2200      	movs	r2, #0
    3606:	711a      	strb	r2, [r3, #4]
    3608:	1d3b      	adds	r3, r7, #4
    360a:	2200      	movs	r2, #0
    360c:	715a      	strb	r2, [r3, #5]
	HMC5883L_read(readBuff);
    360e:	1d3b      	adds	r3, r7, #4
    3610:	1c18      	adds	r0, r3, #0
    3612:	4b18      	ldr	r3, [pc, #96]	; (3674 <main+0xc4>)
    3614:	4798      	blx	r3
	int i;
	for (i = 0; i < 6; i++) {
    3616:	2300      	movs	r3, #0
    3618:	60fb      	str	r3, [r7, #12]
    361a:	e00c      	b.n	3636 <main+0x86>
		printf("%x ", readBuff[i]);		
    361c:	1d3a      	adds	r2, r7, #4
    361e:	68fb      	ldr	r3, [r7, #12]
    3620:	18d3      	adds	r3, r2, r3
    3622:	781b      	ldrb	r3, [r3, #0]
    3624:	1c1a      	adds	r2, r3, #0
    3626:	4b14      	ldr	r3, [pc, #80]	; (3678 <main+0xc8>)
    3628:	1c18      	adds	r0, r3, #0
    362a:	1c11      	adds	r1, r2, #0
    362c:	4b09      	ldr	r3, [pc, #36]	; (3654 <main+0xa4>)
    362e:	4798      	blx	r3
	configure_i2c_master();
	HMC5883L_init();
	uint8_t readBuff[6] = {0, 0, 0, 0, 0, 0};
	HMC5883L_read(readBuff);
	int i;
	for (i = 0; i < 6; i++) {
    3630:	68fb      	ldr	r3, [r7, #12]
    3632:	3301      	adds	r3, #1
    3634:	60fb      	str	r3, [r7, #12]
    3636:	68fb      	ldr	r3, [r7, #12]
    3638:	2b05      	cmp	r3, #5
    363a:	ddef      	ble.n	361c <main+0x6c>
	// Start the scheduler.
	vTaskStartScheduler();

	// Will only get here if there was insufficient memory to create the idle task.
	*/
	return 0;
    363c:	2300      	movs	r3, #0
}
    363e:	1c18      	adds	r0, r3, #0
    3640:	46bd      	mov	sp, r7
    3642:	b004      	add	sp, #16
    3644:	bd80      	pop	{r7, pc}
    3646:	46c0      	nop			; (mov r8, r8)
    3648:	00002e1d 	.word	0x00002e1d
    364c:	0000353d 	.word	0x0000353d
    3650:	00004984 	.word	0x00004984
    3654:	00003865 	.word	0x00003865
    3658:	000049a0 	.word	0x000049a0
    365c:	000049a8 	.word	0x000049a8
    3660:	000049bc 	.word	0x000049bc
    3664:	000049d4 	.word	0x000049d4
    3668:	000049e0 	.word	0x000049e0
    366c:	00003129 	.word	0x00003129
    3670:	00002f69 	.word	0x00002f69
    3674:	00002fa5 	.word	0x00002fa5
    3678:	000049ec 	.word	0x000049ec

0000367c <__aeabi_uidiv>:
    367c:	2200      	movs	r2, #0
    367e:	0843      	lsrs	r3, r0, #1
    3680:	428b      	cmp	r3, r1
    3682:	d374      	bcc.n	376e <__aeabi_uidiv+0xf2>
    3684:	0903      	lsrs	r3, r0, #4
    3686:	428b      	cmp	r3, r1
    3688:	d35f      	bcc.n	374a <__aeabi_uidiv+0xce>
    368a:	0a03      	lsrs	r3, r0, #8
    368c:	428b      	cmp	r3, r1
    368e:	d344      	bcc.n	371a <__aeabi_uidiv+0x9e>
    3690:	0b03      	lsrs	r3, r0, #12
    3692:	428b      	cmp	r3, r1
    3694:	d328      	bcc.n	36e8 <__aeabi_uidiv+0x6c>
    3696:	0c03      	lsrs	r3, r0, #16
    3698:	428b      	cmp	r3, r1
    369a:	d30d      	bcc.n	36b8 <__aeabi_uidiv+0x3c>
    369c:	22ff      	movs	r2, #255	; 0xff
    369e:	0209      	lsls	r1, r1, #8
    36a0:	ba12      	rev	r2, r2
    36a2:	0c03      	lsrs	r3, r0, #16
    36a4:	428b      	cmp	r3, r1
    36a6:	d302      	bcc.n	36ae <__aeabi_uidiv+0x32>
    36a8:	1212      	asrs	r2, r2, #8
    36aa:	0209      	lsls	r1, r1, #8
    36ac:	d065      	beq.n	377a <__aeabi_uidiv+0xfe>
    36ae:	0b03      	lsrs	r3, r0, #12
    36b0:	428b      	cmp	r3, r1
    36b2:	d319      	bcc.n	36e8 <__aeabi_uidiv+0x6c>
    36b4:	e000      	b.n	36b8 <__aeabi_uidiv+0x3c>
    36b6:	0a09      	lsrs	r1, r1, #8
    36b8:	0bc3      	lsrs	r3, r0, #15
    36ba:	428b      	cmp	r3, r1
    36bc:	d301      	bcc.n	36c2 <__aeabi_uidiv+0x46>
    36be:	03cb      	lsls	r3, r1, #15
    36c0:	1ac0      	subs	r0, r0, r3
    36c2:	4152      	adcs	r2, r2
    36c4:	0b83      	lsrs	r3, r0, #14
    36c6:	428b      	cmp	r3, r1
    36c8:	d301      	bcc.n	36ce <__aeabi_uidiv+0x52>
    36ca:	038b      	lsls	r3, r1, #14
    36cc:	1ac0      	subs	r0, r0, r3
    36ce:	4152      	adcs	r2, r2
    36d0:	0b43      	lsrs	r3, r0, #13
    36d2:	428b      	cmp	r3, r1
    36d4:	d301      	bcc.n	36da <__aeabi_uidiv+0x5e>
    36d6:	034b      	lsls	r3, r1, #13
    36d8:	1ac0      	subs	r0, r0, r3
    36da:	4152      	adcs	r2, r2
    36dc:	0b03      	lsrs	r3, r0, #12
    36de:	428b      	cmp	r3, r1
    36e0:	d301      	bcc.n	36e6 <__aeabi_uidiv+0x6a>
    36e2:	030b      	lsls	r3, r1, #12
    36e4:	1ac0      	subs	r0, r0, r3
    36e6:	4152      	adcs	r2, r2
    36e8:	0ac3      	lsrs	r3, r0, #11
    36ea:	428b      	cmp	r3, r1
    36ec:	d301      	bcc.n	36f2 <__aeabi_uidiv+0x76>
    36ee:	02cb      	lsls	r3, r1, #11
    36f0:	1ac0      	subs	r0, r0, r3
    36f2:	4152      	adcs	r2, r2
    36f4:	0a83      	lsrs	r3, r0, #10
    36f6:	428b      	cmp	r3, r1
    36f8:	d301      	bcc.n	36fe <__aeabi_uidiv+0x82>
    36fa:	028b      	lsls	r3, r1, #10
    36fc:	1ac0      	subs	r0, r0, r3
    36fe:	4152      	adcs	r2, r2
    3700:	0a43      	lsrs	r3, r0, #9
    3702:	428b      	cmp	r3, r1
    3704:	d301      	bcc.n	370a <__aeabi_uidiv+0x8e>
    3706:	024b      	lsls	r3, r1, #9
    3708:	1ac0      	subs	r0, r0, r3
    370a:	4152      	adcs	r2, r2
    370c:	0a03      	lsrs	r3, r0, #8
    370e:	428b      	cmp	r3, r1
    3710:	d301      	bcc.n	3716 <__aeabi_uidiv+0x9a>
    3712:	020b      	lsls	r3, r1, #8
    3714:	1ac0      	subs	r0, r0, r3
    3716:	4152      	adcs	r2, r2
    3718:	d2cd      	bcs.n	36b6 <__aeabi_uidiv+0x3a>
    371a:	09c3      	lsrs	r3, r0, #7
    371c:	428b      	cmp	r3, r1
    371e:	d301      	bcc.n	3724 <__aeabi_uidiv+0xa8>
    3720:	01cb      	lsls	r3, r1, #7
    3722:	1ac0      	subs	r0, r0, r3
    3724:	4152      	adcs	r2, r2
    3726:	0983      	lsrs	r3, r0, #6
    3728:	428b      	cmp	r3, r1
    372a:	d301      	bcc.n	3730 <__aeabi_uidiv+0xb4>
    372c:	018b      	lsls	r3, r1, #6
    372e:	1ac0      	subs	r0, r0, r3
    3730:	4152      	adcs	r2, r2
    3732:	0943      	lsrs	r3, r0, #5
    3734:	428b      	cmp	r3, r1
    3736:	d301      	bcc.n	373c <__aeabi_uidiv+0xc0>
    3738:	014b      	lsls	r3, r1, #5
    373a:	1ac0      	subs	r0, r0, r3
    373c:	4152      	adcs	r2, r2
    373e:	0903      	lsrs	r3, r0, #4
    3740:	428b      	cmp	r3, r1
    3742:	d301      	bcc.n	3748 <__aeabi_uidiv+0xcc>
    3744:	010b      	lsls	r3, r1, #4
    3746:	1ac0      	subs	r0, r0, r3
    3748:	4152      	adcs	r2, r2
    374a:	08c3      	lsrs	r3, r0, #3
    374c:	428b      	cmp	r3, r1
    374e:	d301      	bcc.n	3754 <__aeabi_uidiv+0xd8>
    3750:	00cb      	lsls	r3, r1, #3
    3752:	1ac0      	subs	r0, r0, r3
    3754:	4152      	adcs	r2, r2
    3756:	0883      	lsrs	r3, r0, #2
    3758:	428b      	cmp	r3, r1
    375a:	d301      	bcc.n	3760 <__aeabi_uidiv+0xe4>
    375c:	008b      	lsls	r3, r1, #2
    375e:	1ac0      	subs	r0, r0, r3
    3760:	4152      	adcs	r2, r2
    3762:	0843      	lsrs	r3, r0, #1
    3764:	428b      	cmp	r3, r1
    3766:	d301      	bcc.n	376c <__aeabi_uidiv+0xf0>
    3768:	004b      	lsls	r3, r1, #1
    376a:	1ac0      	subs	r0, r0, r3
    376c:	4152      	adcs	r2, r2
    376e:	1a41      	subs	r1, r0, r1
    3770:	d200      	bcs.n	3774 <__aeabi_uidiv+0xf8>
    3772:	4601      	mov	r1, r0
    3774:	4152      	adcs	r2, r2
    3776:	4610      	mov	r0, r2
    3778:	4770      	bx	lr
    377a:	e7ff      	b.n	377c <__aeabi_uidiv+0x100>
    377c:	b501      	push	{r0, lr}
    377e:	2000      	movs	r0, #0
    3780:	f000 f80c 	bl	379c <__aeabi_idiv0>
    3784:	bd02      	pop	{r1, pc}
    3786:	46c0      	nop			; (mov r8, r8)

00003788 <__aeabi_uidivmod>:
    3788:	2900      	cmp	r1, #0
    378a:	d0f7      	beq.n	377c <__aeabi_uidiv+0x100>
    378c:	b503      	push	{r0, r1, lr}
    378e:	f7ff ff75 	bl	367c <__aeabi_uidiv>
    3792:	bc0e      	pop	{r1, r2, r3}
    3794:	4342      	muls	r2, r0
    3796:	1a89      	subs	r1, r1, r2
    3798:	4718      	bx	r3
    379a:	46c0      	nop			; (mov r8, r8)

0000379c <__aeabi_idiv0>:
    379c:	4770      	bx	lr
    379e:	46c0      	nop			; (mov r8, r8)

000037a0 <__aeabi_lmul>:
    37a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    37a2:	464f      	mov	r7, r9
    37a4:	4646      	mov	r6, r8
    37a6:	0405      	lsls	r5, r0, #16
    37a8:	0c2d      	lsrs	r5, r5, #16
    37aa:	1c2c      	adds	r4, r5, #0
    37ac:	b4c0      	push	{r6, r7}
    37ae:	0417      	lsls	r7, r2, #16
    37b0:	0c16      	lsrs	r6, r2, #16
    37b2:	0c3f      	lsrs	r7, r7, #16
    37b4:	4699      	mov	r9, r3
    37b6:	0c03      	lsrs	r3, r0, #16
    37b8:	437c      	muls	r4, r7
    37ba:	4375      	muls	r5, r6
    37bc:	435f      	muls	r7, r3
    37be:	4373      	muls	r3, r6
    37c0:	197d      	adds	r5, r7, r5
    37c2:	0c26      	lsrs	r6, r4, #16
    37c4:	19ad      	adds	r5, r5, r6
    37c6:	469c      	mov	ip, r3
    37c8:	42af      	cmp	r7, r5
    37ca:	d903      	bls.n	37d4 <__aeabi_lmul+0x34>
    37cc:	2380      	movs	r3, #128	; 0x80
    37ce:	025b      	lsls	r3, r3, #9
    37d0:	4698      	mov	r8, r3
    37d2:	44c4      	add	ip, r8
    37d4:	464b      	mov	r3, r9
    37d6:	4351      	muls	r1, r2
    37d8:	4343      	muls	r3, r0
    37da:	0424      	lsls	r4, r4, #16
    37dc:	0c2e      	lsrs	r6, r5, #16
    37de:	0c24      	lsrs	r4, r4, #16
    37e0:	042d      	lsls	r5, r5, #16
    37e2:	4466      	add	r6, ip
    37e4:	192c      	adds	r4, r5, r4
    37e6:	1859      	adds	r1, r3, r1
    37e8:	1989      	adds	r1, r1, r6
    37ea:	1c20      	adds	r0, r4, #0
    37ec:	bc0c      	pop	{r2, r3}
    37ee:	4690      	mov	r8, r2
    37f0:	4699      	mov	r9, r3
    37f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000037f4 <__libc_init_array>:
    37f4:	4b0e      	ldr	r3, [pc, #56]	; (3830 <__libc_init_array+0x3c>)
    37f6:	b570      	push	{r4, r5, r6, lr}
    37f8:	2500      	movs	r5, #0
    37fa:	1c1e      	adds	r6, r3, #0
    37fc:	4c0d      	ldr	r4, [pc, #52]	; (3834 <__libc_init_array+0x40>)
    37fe:	1ae4      	subs	r4, r4, r3
    3800:	10a4      	asrs	r4, r4, #2
    3802:	42a5      	cmp	r5, r4
    3804:	d004      	beq.n	3810 <__libc_init_array+0x1c>
    3806:	00ab      	lsls	r3, r5, #2
    3808:	58f3      	ldr	r3, [r6, r3]
    380a:	4798      	blx	r3
    380c:	3501      	adds	r5, #1
    380e:	e7f8      	b.n	3802 <__libc_init_array+0xe>
    3810:	f001 f93c 	bl	4a8c <_init>
    3814:	4b08      	ldr	r3, [pc, #32]	; (3838 <__libc_init_array+0x44>)
    3816:	2500      	movs	r5, #0
    3818:	1c1e      	adds	r6, r3, #0
    381a:	4c08      	ldr	r4, [pc, #32]	; (383c <__libc_init_array+0x48>)
    381c:	1ae4      	subs	r4, r4, r3
    381e:	10a4      	asrs	r4, r4, #2
    3820:	42a5      	cmp	r5, r4
    3822:	d004      	beq.n	382e <__libc_init_array+0x3a>
    3824:	00ab      	lsls	r3, r5, #2
    3826:	58f3      	ldr	r3, [r6, r3]
    3828:	4798      	blx	r3
    382a:	3501      	adds	r5, #1
    382c:	e7f8      	b.n	3820 <__libc_init_array+0x2c>
    382e:	bd70      	pop	{r4, r5, r6, pc}
    3830:	00004a98 	.word	0x00004a98
    3834:	00004a98 	.word	0x00004a98
    3838:	00004a98 	.word	0x00004a98
    383c:	00004a9c 	.word	0x00004a9c

00003840 <memcpy>:
    3840:	2300      	movs	r3, #0
    3842:	b510      	push	{r4, lr}
    3844:	4293      	cmp	r3, r2
    3846:	d003      	beq.n	3850 <memcpy+0x10>
    3848:	5ccc      	ldrb	r4, [r1, r3]
    384a:	54c4      	strb	r4, [r0, r3]
    384c:	3301      	adds	r3, #1
    384e:	e7f9      	b.n	3844 <memcpy+0x4>
    3850:	bd10      	pop	{r4, pc}

00003852 <memset>:
    3852:	1c03      	adds	r3, r0, #0
    3854:	1882      	adds	r2, r0, r2
    3856:	4293      	cmp	r3, r2
    3858:	d002      	beq.n	3860 <memset+0xe>
    385a:	7019      	strb	r1, [r3, #0]
    385c:	3301      	adds	r3, #1
    385e:	e7fa      	b.n	3856 <memset+0x4>
    3860:	4770      	bx	lr
	...

00003864 <iprintf>:
    3864:	b40f      	push	{r0, r1, r2, r3}
    3866:	4b0b      	ldr	r3, [pc, #44]	; (3894 <iprintf+0x30>)
    3868:	b513      	push	{r0, r1, r4, lr}
    386a:	681c      	ldr	r4, [r3, #0]
    386c:	2c00      	cmp	r4, #0
    386e:	d005      	beq.n	387c <iprintf+0x18>
    3870:	69a3      	ldr	r3, [r4, #24]
    3872:	2b00      	cmp	r3, #0
    3874:	d102      	bne.n	387c <iprintf+0x18>
    3876:	1c20      	adds	r0, r4, #0
    3878:	f000 face 	bl	3e18 <__sinit>
    387c:	ab05      	add	r3, sp, #20
    387e:	1c20      	adds	r0, r4, #0
    3880:	68a1      	ldr	r1, [r4, #8]
    3882:	9a04      	ldr	r2, [sp, #16]
    3884:	9301      	str	r3, [sp, #4]
    3886:	f000 fc81 	bl	418c <_vfiprintf_r>
    388a:	bc16      	pop	{r1, r2, r4}
    388c:	bc08      	pop	{r3}
    388e:	b004      	add	sp, #16
    3890:	4718      	bx	r3
    3892:	46c0      	nop			; (mov r8, r8)
    3894:	20000074 	.word	0x20000074

00003898 <_puts_r>:
    3898:	b570      	push	{r4, r5, r6, lr}
    389a:	1c05      	adds	r5, r0, #0
    389c:	1c0e      	adds	r6, r1, #0
    389e:	2800      	cmp	r0, #0
    38a0:	d004      	beq.n	38ac <_puts_r+0x14>
    38a2:	6983      	ldr	r3, [r0, #24]
    38a4:	2b00      	cmp	r3, #0
    38a6:	d101      	bne.n	38ac <_puts_r+0x14>
    38a8:	f000 fab6 	bl	3e18 <__sinit>
    38ac:	68ac      	ldr	r4, [r5, #8]
    38ae:	89a3      	ldrh	r3, [r4, #12]
    38b0:	071b      	lsls	r3, r3, #28
    38b2:	d502      	bpl.n	38ba <_puts_r+0x22>
    38b4:	6923      	ldr	r3, [r4, #16]
    38b6:	2b00      	cmp	r3, #0
    38b8:	d119      	bne.n	38ee <_puts_r+0x56>
    38ba:	1c28      	adds	r0, r5, #0
    38bc:	1c21      	adds	r1, r4, #0
    38be:	f000 f93f 	bl	3b40 <__swsetup_r>
    38c2:	2800      	cmp	r0, #0
    38c4:	d013      	beq.n	38ee <_puts_r+0x56>
    38c6:	2001      	movs	r0, #1
    38c8:	4240      	negs	r0, r0
    38ca:	e045      	b.n	3958 <_puts_r+0xc0>
    38cc:	7831      	ldrb	r1, [r6, #0]
    38ce:	2b00      	cmp	r3, #0
    38d0:	da1b      	bge.n	390a <_puts_r+0x72>
    38d2:	69a2      	ldr	r2, [r4, #24]
    38d4:	4293      	cmp	r3, r2
    38d6:	da11      	bge.n	38fc <_puts_r+0x64>
    38d8:	1c22      	adds	r2, r4, #0
    38da:	1c28      	adds	r0, r5, #0
    38dc:	f000 f8d8 	bl	3a90 <__swbuf_r>
    38e0:	3001      	adds	r0, #1
    38e2:	4242      	negs	r2, r0
    38e4:	4142      	adcs	r2, r0
    38e6:	b2d0      	uxtb	r0, r2
    38e8:	2800      	cmp	r0, #0
    38ea:	d1ec      	bne.n	38c6 <_puts_r+0x2e>
    38ec:	3601      	adds	r6, #1
    38ee:	68a3      	ldr	r3, [r4, #8]
    38f0:	7832      	ldrb	r2, [r6, #0]
    38f2:	3b01      	subs	r3, #1
    38f4:	60a3      	str	r3, [r4, #8]
    38f6:	2a00      	cmp	r2, #0
    38f8:	d1e8      	bne.n	38cc <_puts_r+0x34>
    38fa:	e00c      	b.n	3916 <_puts_r+0x7e>
    38fc:	6823      	ldr	r3, [r4, #0]
    38fe:	7019      	strb	r1, [r3, #0]
    3900:	6823      	ldr	r3, [r4, #0]
    3902:	7819      	ldrb	r1, [r3, #0]
    3904:	290a      	cmp	r1, #10
    3906:	d103      	bne.n	3910 <_puts_r+0x78>
    3908:	e7e6      	b.n	38d8 <_puts_r+0x40>
    390a:	6823      	ldr	r3, [r4, #0]
    390c:	7019      	strb	r1, [r3, #0]
    390e:	6823      	ldr	r3, [r4, #0]
    3910:	3301      	adds	r3, #1
    3912:	6023      	str	r3, [r4, #0]
    3914:	e7ea      	b.n	38ec <_puts_r+0x54>
    3916:	2b00      	cmp	r3, #0
    3918:	da17      	bge.n	394a <_puts_r+0xb2>
    391a:	69a2      	ldr	r2, [r4, #24]
    391c:	4293      	cmp	r3, r2
    391e:	db08      	blt.n	3932 <_puts_r+0x9a>
    3920:	230a      	movs	r3, #10
    3922:	6822      	ldr	r2, [r4, #0]
    3924:	7013      	strb	r3, [r2, #0]
    3926:	6823      	ldr	r3, [r4, #0]
    3928:	7819      	ldrb	r1, [r3, #0]
    392a:	290a      	cmp	r1, #10
    392c:	d111      	bne.n	3952 <_puts_r+0xba>
    392e:	1c28      	adds	r0, r5, #0
    3930:	e001      	b.n	3936 <_puts_r+0x9e>
    3932:	1c28      	adds	r0, r5, #0
    3934:	210a      	movs	r1, #10
    3936:	1c22      	adds	r2, r4, #0
    3938:	f000 f8aa 	bl	3a90 <__swbuf_r>
    393c:	3001      	adds	r0, #1
    393e:	4242      	negs	r2, r0
    3940:	4142      	adcs	r2, r0
    3942:	b2d0      	uxtb	r0, r2
    3944:	2800      	cmp	r0, #0
    3946:	d006      	beq.n	3956 <_puts_r+0xbe>
    3948:	e7bd      	b.n	38c6 <_puts_r+0x2e>
    394a:	230a      	movs	r3, #10
    394c:	6822      	ldr	r2, [r4, #0]
    394e:	7013      	strb	r3, [r2, #0]
    3950:	6823      	ldr	r3, [r4, #0]
    3952:	3301      	adds	r3, #1
    3954:	6023      	str	r3, [r4, #0]
    3956:	200a      	movs	r0, #10
    3958:	bd70      	pop	{r4, r5, r6, pc}
	...

0000395c <puts>:
    395c:	b508      	push	{r3, lr}
    395e:	4b03      	ldr	r3, [pc, #12]	; (396c <puts+0x10>)
    3960:	1c01      	adds	r1, r0, #0
    3962:	6818      	ldr	r0, [r3, #0]
    3964:	f7ff ff98 	bl	3898 <_puts_r>
    3968:	bd08      	pop	{r3, pc}
    396a:	46c0      	nop			; (mov r8, r8)
    396c:	20000074 	.word	0x20000074

00003970 <setbuf>:
    3970:	b508      	push	{r3, lr}
    3972:	424a      	negs	r2, r1
    3974:	414a      	adcs	r2, r1
    3976:	2380      	movs	r3, #128	; 0x80
    3978:	0052      	lsls	r2, r2, #1
    397a:	00db      	lsls	r3, r3, #3
    397c:	f000 f802 	bl	3984 <setvbuf>
    3980:	bd08      	pop	{r3, pc}
	...

00003984 <setvbuf>:
    3984:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3986:	1c1e      	adds	r6, r3, #0
    3988:	4b3c      	ldr	r3, [pc, #240]	; (3a7c <setvbuf+0xf8>)
    398a:	1c04      	adds	r4, r0, #0
    398c:	681d      	ldr	r5, [r3, #0]
    398e:	1c0f      	adds	r7, r1, #0
    3990:	9201      	str	r2, [sp, #4]
    3992:	2d00      	cmp	r5, #0
    3994:	d005      	beq.n	39a2 <setvbuf+0x1e>
    3996:	69ab      	ldr	r3, [r5, #24]
    3998:	2b00      	cmp	r3, #0
    399a:	d102      	bne.n	39a2 <setvbuf+0x1e>
    399c:	1c28      	adds	r0, r5, #0
    399e:	f000 fa3b 	bl	3e18 <__sinit>
    39a2:	4b37      	ldr	r3, [pc, #220]	; (3a80 <setvbuf+0xfc>)
    39a4:	429c      	cmp	r4, r3
    39a6:	d101      	bne.n	39ac <setvbuf+0x28>
    39a8:	686c      	ldr	r4, [r5, #4]
    39aa:	e008      	b.n	39be <setvbuf+0x3a>
    39ac:	4b35      	ldr	r3, [pc, #212]	; (3a84 <setvbuf+0x100>)
    39ae:	429c      	cmp	r4, r3
    39b0:	d101      	bne.n	39b6 <setvbuf+0x32>
    39b2:	68ac      	ldr	r4, [r5, #8]
    39b4:	e003      	b.n	39be <setvbuf+0x3a>
    39b6:	4b34      	ldr	r3, [pc, #208]	; (3a88 <setvbuf+0x104>)
    39b8:	429c      	cmp	r4, r3
    39ba:	d100      	bne.n	39be <setvbuf+0x3a>
    39bc:	68ec      	ldr	r4, [r5, #12]
    39be:	9b01      	ldr	r3, [sp, #4]
    39c0:	2b02      	cmp	r3, #2
    39c2:	d858      	bhi.n	3a76 <setvbuf+0xf2>
    39c4:	2e00      	cmp	r6, #0
    39c6:	db56      	blt.n	3a76 <setvbuf+0xf2>
    39c8:	1c28      	adds	r0, r5, #0
    39ca:	1c21      	adds	r1, r4, #0
    39cc:	f000 f9b6 	bl	3d3c <_fflush_r>
    39d0:	2300      	movs	r3, #0
    39d2:	6063      	str	r3, [r4, #4]
    39d4:	61a3      	str	r3, [r4, #24]
    39d6:	89a3      	ldrh	r3, [r4, #12]
    39d8:	061b      	lsls	r3, r3, #24
    39da:	d503      	bpl.n	39e4 <setvbuf+0x60>
    39dc:	1c28      	adds	r0, r5, #0
    39de:	6921      	ldr	r1, [r4, #16]
    39e0:	f000 fb0e 	bl	4000 <_free_r>
    39e4:	2283      	movs	r2, #131	; 0x83
    39e6:	89a3      	ldrh	r3, [r4, #12]
    39e8:	4393      	bics	r3, r2
    39ea:	81a3      	strh	r3, [r4, #12]
    39ec:	9b01      	ldr	r3, [sp, #4]
    39ee:	2b02      	cmp	r3, #2
    39f0:	d013      	beq.n	3a1a <setvbuf+0x96>
    39f2:	2f00      	cmp	r7, #0
    39f4:	d125      	bne.n	3a42 <setvbuf+0xbe>
    39f6:	2e00      	cmp	r6, #0
    39f8:	d101      	bne.n	39fe <setvbuf+0x7a>
    39fa:	2680      	movs	r6, #128	; 0x80
    39fc:	00f6      	lsls	r6, r6, #3
    39fe:	1c30      	adds	r0, r6, #0
    3a00:	f000 faf4 	bl	3fec <malloc>
    3a04:	1e07      	subs	r7, r0, #0
    3a06:	d118      	bne.n	3a3a <setvbuf+0xb6>
    3a08:	2080      	movs	r0, #128	; 0x80
    3a0a:	00c0      	lsls	r0, r0, #3
    3a0c:	f000 faee 	bl	3fec <malloc>
    3a10:	1e07      	subs	r7, r0, #0
    3a12:	d110      	bne.n	3a36 <setvbuf+0xb2>
    3a14:	2001      	movs	r0, #1
    3a16:	4240      	negs	r0, r0
    3a18:	e000      	b.n	3a1c <setvbuf+0x98>
    3a1a:	2000      	movs	r0, #0
    3a1c:	2202      	movs	r2, #2
    3a1e:	89a3      	ldrh	r3, [r4, #12]
    3a20:	4313      	orrs	r3, r2
    3a22:	81a3      	strh	r3, [r4, #12]
    3a24:	2300      	movs	r3, #0
    3a26:	60a3      	str	r3, [r4, #8]
    3a28:	1c23      	adds	r3, r4, #0
    3a2a:	3347      	adds	r3, #71	; 0x47
    3a2c:	6023      	str	r3, [r4, #0]
    3a2e:	6123      	str	r3, [r4, #16]
    3a30:	2301      	movs	r3, #1
    3a32:	6163      	str	r3, [r4, #20]
    3a34:	e021      	b.n	3a7a <setvbuf+0xf6>
    3a36:	2680      	movs	r6, #128	; 0x80
    3a38:	00f6      	lsls	r6, r6, #3
    3a3a:	2280      	movs	r2, #128	; 0x80
    3a3c:	89a3      	ldrh	r3, [r4, #12]
    3a3e:	4313      	orrs	r3, r2
    3a40:	81a3      	strh	r3, [r4, #12]
    3a42:	9b01      	ldr	r3, [sp, #4]
    3a44:	2b01      	cmp	r3, #1
    3a46:	d105      	bne.n	3a54 <setvbuf+0xd0>
    3a48:	89a3      	ldrh	r3, [r4, #12]
    3a4a:	9a01      	ldr	r2, [sp, #4]
    3a4c:	431a      	orrs	r2, r3
    3a4e:	4273      	negs	r3, r6
    3a50:	81a2      	strh	r2, [r4, #12]
    3a52:	61a3      	str	r3, [r4, #24]
    3a54:	4b0d      	ldr	r3, [pc, #52]	; (3a8c <setvbuf+0x108>)
    3a56:	2000      	movs	r0, #0
    3a58:	62ab      	str	r3, [r5, #40]	; 0x28
    3a5a:	89a2      	ldrh	r2, [r4, #12]
    3a5c:	6027      	str	r7, [r4, #0]
    3a5e:	6127      	str	r7, [r4, #16]
    3a60:	6166      	str	r6, [r4, #20]
    3a62:	0713      	lsls	r3, r2, #28
    3a64:	d509      	bpl.n	3a7a <setvbuf+0xf6>
    3a66:	2303      	movs	r3, #3
    3a68:	401a      	ands	r2, r3
    3a6a:	4253      	negs	r3, r2
    3a6c:	4153      	adcs	r3, r2
    3a6e:	425b      	negs	r3, r3
    3a70:	401e      	ands	r6, r3
    3a72:	60a6      	str	r6, [r4, #8]
    3a74:	e001      	b.n	3a7a <setvbuf+0xf6>
    3a76:	2001      	movs	r0, #1
    3a78:	4240      	negs	r0, r0
    3a7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3a7c:	20000074 	.word	0x20000074
    3a80:	000049f8 	.word	0x000049f8
    3a84:	00004a18 	.word	0x00004a18
    3a88:	00004a38 	.word	0x00004a38
    3a8c:	00003d95 	.word	0x00003d95

00003a90 <__swbuf_r>:
    3a90:	b570      	push	{r4, r5, r6, lr}
    3a92:	1c05      	adds	r5, r0, #0
    3a94:	1c0e      	adds	r6, r1, #0
    3a96:	1c14      	adds	r4, r2, #0
    3a98:	2800      	cmp	r0, #0
    3a9a:	d004      	beq.n	3aa6 <__swbuf_r+0x16>
    3a9c:	6983      	ldr	r3, [r0, #24]
    3a9e:	2b00      	cmp	r3, #0
    3aa0:	d101      	bne.n	3aa6 <__swbuf_r+0x16>
    3aa2:	f000 f9b9 	bl	3e18 <__sinit>
    3aa6:	4b23      	ldr	r3, [pc, #140]	; (3b34 <__swbuf_r+0xa4>)
    3aa8:	429c      	cmp	r4, r3
    3aaa:	d101      	bne.n	3ab0 <__swbuf_r+0x20>
    3aac:	686c      	ldr	r4, [r5, #4]
    3aae:	e008      	b.n	3ac2 <__swbuf_r+0x32>
    3ab0:	4b21      	ldr	r3, [pc, #132]	; (3b38 <__swbuf_r+0xa8>)
    3ab2:	429c      	cmp	r4, r3
    3ab4:	d101      	bne.n	3aba <__swbuf_r+0x2a>
    3ab6:	68ac      	ldr	r4, [r5, #8]
    3ab8:	e003      	b.n	3ac2 <__swbuf_r+0x32>
    3aba:	4b20      	ldr	r3, [pc, #128]	; (3b3c <__swbuf_r+0xac>)
    3abc:	429c      	cmp	r4, r3
    3abe:	d100      	bne.n	3ac2 <__swbuf_r+0x32>
    3ac0:	68ec      	ldr	r4, [r5, #12]
    3ac2:	69a3      	ldr	r3, [r4, #24]
    3ac4:	60a3      	str	r3, [r4, #8]
    3ac6:	89a3      	ldrh	r3, [r4, #12]
    3ac8:	071b      	lsls	r3, r3, #28
    3aca:	d50a      	bpl.n	3ae2 <__swbuf_r+0x52>
    3acc:	6923      	ldr	r3, [r4, #16]
    3ace:	2b00      	cmp	r3, #0
    3ad0:	d007      	beq.n	3ae2 <__swbuf_r+0x52>
    3ad2:	6823      	ldr	r3, [r4, #0]
    3ad4:	6922      	ldr	r2, [r4, #16]
    3ad6:	b2f6      	uxtb	r6, r6
    3ad8:	1a98      	subs	r0, r3, r2
    3ada:	6963      	ldr	r3, [r4, #20]
    3adc:	4298      	cmp	r0, r3
    3ade:	db0f      	blt.n	3b00 <__swbuf_r+0x70>
    3ae0:	e008      	b.n	3af4 <__swbuf_r+0x64>
    3ae2:	1c28      	adds	r0, r5, #0
    3ae4:	1c21      	adds	r1, r4, #0
    3ae6:	f000 f82b 	bl	3b40 <__swsetup_r>
    3aea:	2800      	cmp	r0, #0
    3aec:	d0f1      	beq.n	3ad2 <__swbuf_r+0x42>
    3aee:	2001      	movs	r0, #1
    3af0:	4240      	negs	r0, r0
    3af2:	e01d      	b.n	3b30 <__swbuf_r+0xa0>
    3af4:	1c28      	adds	r0, r5, #0
    3af6:	1c21      	adds	r1, r4, #0
    3af8:	f000 f920 	bl	3d3c <_fflush_r>
    3afc:	2800      	cmp	r0, #0
    3afe:	d1f6      	bne.n	3aee <__swbuf_r+0x5e>
    3b00:	68a3      	ldr	r3, [r4, #8]
    3b02:	3001      	adds	r0, #1
    3b04:	3b01      	subs	r3, #1
    3b06:	60a3      	str	r3, [r4, #8]
    3b08:	6823      	ldr	r3, [r4, #0]
    3b0a:	1c5a      	adds	r2, r3, #1
    3b0c:	6022      	str	r2, [r4, #0]
    3b0e:	701e      	strb	r6, [r3, #0]
    3b10:	6963      	ldr	r3, [r4, #20]
    3b12:	4298      	cmp	r0, r3
    3b14:	d005      	beq.n	3b22 <__swbuf_r+0x92>
    3b16:	89a3      	ldrh	r3, [r4, #12]
    3b18:	1c30      	adds	r0, r6, #0
    3b1a:	07db      	lsls	r3, r3, #31
    3b1c:	d508      	bpl.n	3b30 <__swbuf_r+0xa0>
    3b1e:	2e0a      	cmp	r6, #10
    3b20:	d106      	bne.n	3b30 <__swbuf_r+0xa0>
    3b22:	1c28      	adds	r0, r5, #0
    3b24:	1c21      	adds	r1, r4, #0
    3b26:	f000 f909 	bl	3d3c <_fflush_r>
    3b2a:	2800      	cmp	r0, #0
    3b2c:	d1df      	bne.n	3aee <__swbuf_r+0x5e>
    3b2e:	1c30      	adds	r0, r6, #0
    3b30:	bd70      	pop	{r4, r5, r6, pc}
    3b32:	46c0      	nop			; (mov r8, r8)
    3b34:	000049f8 	.word	0x000049f8
    3b38:	00004a18 	.word	0x00004a18
    3b3c:	00004a38 	.word	0x00004a38

00003b40 <__swsetup_r>:
    3b40:	4b35      	ldr	r3, [pc, #212]	; (3c18 <__swsetup_r+0xd8>)
    3b42:	b570      	push	{r4, r5, r6, lr}
    3b44:	681d      	ldr	r5, [r3, #0]
    3b46:	1c06      	adds	r6, r0, #0
    3b48:	1c0c      	adds	r4, r1, #0
    3b4a:	2d00      	cmp	r5, #0
    3b4c:	d005      	beq.n	3b5a <__swsetup_r+0x1a>
    3b4e:	69ab      	ldr	r3, [r5, #24]
    3b50:	2b00      	cmp	r3, #0
    3b52:	d102      	bne.n	3b5a <__swsetup_r+0x1a>
    3b54:	1c28      	adds	r0, r5, #0
    3b56:	f000 f95f 	bl	3e18 <__sinit>
    3b5a:	4b30      	ldr	r3, [pc, #192]	; (3c1c <__swsetup_r+0xdc>)
    3b5c:	429c      	cmp	r4, r3
    3b5e:	d101      	bne.n	3b64 <__swsetup_r+0x24>
    3b60:	686c      	ldr	r4, [r5, #4]
    3b62:	e008      	b.n	3b76 <__swsetup_r+0x36>
    3b64:	4b2e      	ldr	r3, [pc, #184]	; (3c20 <__swsetup_r+0xe0>)
    3b66:	429c      	cmp	r4, r3
    3b68:	d101      	bne.n	3b6e <__swsetup_r+0x2e>
    3b6a:	68ac      	ldr	r4, [r5, #8]
    3b6c:	e003      	b.n	3b76 <__swsetup_r+0x36>
    3b6e:	4b2d      	ldr	r3, [pc, #180]	; (3c24 <__swsetup_r+0xe4>)
    3b70:	429c      	cmp	r4, r3
    3b72:	d100      	bne.n	3b76 <__swsetup_r+0x36>
    3b74:	68ec      	ldr	r4, [r5, #12]
    3b76:	89a3      	ldrh	r3, [r4, #12]
    3b78:	b29a      	uxth	r2, r3
    3b7a:	0711      	lsls	r1, r2, #28
    3b7c:	d423      	bmi.n	3bc6 <__swsetup_r+0x86>
    3b7e:	06d1      	lsls	r1, r2, #27
    3b80:	d407      	bmi.n	3b92 <__swsetup_r+0x52>
    3b82:	2209      	movs	r2, #9
    3b84:	2001      	movs	r0, #1
    3b86:	6032      	str	r2, [r6, #0]
    3b88:	3237      	adds	r2, #55	; 0x37
    3b8a:	4313      	orrs	r3, r2
    3b8c:	81a3      	strh	r3, [r4, #12]
    3b8e:	4240      	negs	r0, r0
    3b90:	e040      	b.n	3c14 <__swsetup_r+0xd4>
    3b92:	0753      	lsls	r3, r2, #29
    3b94:	d513      	bpl.n	3bbe <__swsetup_r+0x7e>
    3b96:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3b98:	2900      	cmp	r1, #0
    3b9a:	d008      	beq.n	3bae <__swsetup_r+0x6e>
    3b9c:	1c23      	adds	r3, r4, #0
    3b9e:	3344      	adds	r3, #68	; 0x44
    3ba0:	4299      	cmp	r1, r3
    3ba2:	d002      	beq.n	3baa <__swsetup_r+0x6a>
    3ba4:	1c30      	adds	r0, r6, #0
    3ba6:	f000 fa2b 	bl	4000 <_free_r>
    3baa:	2300      	movs	r3, #0
    3bac:	6363      	str	r3, [r4, #52]	; 0x34
    3bae:	2224      	movs	r2, #36	; 0x24
    3bb0:	89a3      	ldrh	r3, [r4, #12]
    3bb2:	4393      	bics	r3, r2
    3bb4:	81a3      	strh	r3, [r4, #12]
    3bb6:	2300      	movs	r3, #0
    3bb8:	6063      	str	r3, [r4, #4]
    3bba:	6923      	ldr	r3, [r4, #16]
    3bbc:	6023      	str	r3, [r4, #0]
    3bbe:	2208      	movs	r2, #8
    3bc0:	89a3      	ldrh	r3, [r4, #12]
    3bc2:	4313      	orrs	r3, r2
    3bc4:	81a3      	strh	r3, [r4, #12]
    3bc6:	6923      	ldr	r3, [r4, #16]
    3bc8:	2b00      	cmp	r3, #0
    3bca:	d10b      	bne.n	3be4 <__swsetup_r+0xa4>
    3bcc:	23a0      	movs	r3, #160	; 0xa0
    3bce:	89a2      	ldrh	r2, [r4, #12]
    3bd0:	009b      	lsls	r3, r3, #2
    3bd2:	4013      	ands	r3, r2
    3bd4:	2280      	movs	r2, #128	; 0x80
    3bd6:	0092      	lsls	r2, r2, #2
    3bd8:	4293      	cmp	r3, r2
    3bda:	d003      	beq.n	3be4 <__swsetup_r+0xa4>
    3bdc:	1c30      	adds	r0, r6, #0
    3bde:	1c21      	adds	r1, r4, #0
    3be0:	f000 f9ac 	bl	3f3c <__smakebuf_r>
    3be4:	2301      	movs	r3, #1
    3be6:	89a2      	ldrh	r2, [r4, #12]
    3be8:	4013      	ands	r3, r2
    3bea:	d005      	beq.n	3bf8 <__swsetup_r+0xb8>
    3bec:	2300      	movs	r3, #0
    3bee:	60a3      	str	r3, [r4, #8]
    3bf0:	6963      	ldr	r3, [r4, #20]
    3bf2:	425b      	negs	r3, r3
    3bf4:	61a3      	str	r3, [r4, #24]
    3bf6:	e003      	b.n	3c00 <__swsetup_r+0xc0>
    3bf8:	0791      	lsls	r1, r2, #30
    3bfa:	d400      	bmi.n	3bfe <__swsetup_r+0xbe>
    3bfc:	6963      	ldr	r3, [r4, #20]
    3bfe:	60a3      	str	r3, [r4, #8]
    3c00:	2000      	movs	r0, #0
    3c02:	6923      	ldr	r3, [r4, #16]
    3c04:	4283      	cmp	r3, r0
    3c06:	d105      	bne.n	3c14 <__swsetup_r+0xd4>
    3c08:	0613      	lsls	r3, r2, #24
    3c0a:	d503      	bpl.n	3c14 <__swsetup_r+0xd4>
    3c0c:	2340      	movs	r3, #64	; 0x40
    3c0e:	431a      	orrs	r2, r3
    3c10:	81a2      	strh	r2, [r4, #12]
    3c12:	3801      	subs	r0, #1
    3c14:	bd70      	pop	{r4, r5, r6, pc}
    3c16:	46c0      	nop			; (mov r8, r8)
    3c18:	20000074 	.word	0x20000074
    3c1c:	000049f8 	.word	0x000049f8
    3c20:	00004a18 	.word	0x00004a18
    3c24:	00004a38 	.word	0x00004a38

00003c28 <__sflush_r>:
    3c28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3c2a:	898a      	ldrh	r2, [r1, #12]
    3c2c:	1c05      	adds	r5, r0, #0
    3c2e:	1c0c      	adds	r4, r1, #0
    3c30:	0713      	lsls	r3, r2, #28
    3c32:	d45e      	bmi.n	3cf2 <__sflush_r+0xca>
    3c34:	684b      	ldr	r3, [r1, #4]
    3c36:	2b00      	cmp	r3, #0
    3c38:	dc02      	bgt.n	3c40 <__sflush_r+0x18>
    3c3a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    3c3c:	2b00      	cmp	r3, #0
    3c3e:	dd1a      	ble.n	3c76 <__sflush_r+0x4e>
    3c40:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3c42:	2f00      	cmp	r7, #0
    3c44:	d017      	beq.n	3c76 <__sflush_r+0x4e>
    3c46:	2300      	movs	r3, #0
    3c48:	682e      	ldr	r6, [r5, #0]
    3c4a:	602b      	str	r3, [r5, #0]
    3c4c:	2380      	movs	r3, #128	; 0x80
    3c4e:	015b      	lsls	r3, r3, #5
    3c50:	401a      	ands	r2, r3
    3c52:	d001      	beq.n	3c58 <__sflush_r+0x30>
    3c54:	6d62      	ldr	r2, [r4, #84]	; 0x54
    3c56:	e015      	b.n	3c84 <__sflush_r+0x5c>
    3c58:	1c28      	adds	r0, r5, #0
    3c5a:	6a21      	ldr	r1, [r4, #32]
    3c5c:	2301      	movs	r3, #1
    3c5e:	47b8      	blx	r7
    3c60:	1c02      	adds	r2, r0, #0
    3c62:	1c43      	adds	r3, r0, #1
    3c64:	d10e      	bne.n	3c84 <__sflush_r+0x5c>
    3c66:	682b      	ldr	r3, [r5, #0]
    3c68:	2b00      	cmp	r3, #0
    3c6a:	d00b      	beq.n	3c84 <__sflush_r+0x5c>
    3c6c:	2b1d      	cmp	r3, #29
    3c6e:	d001      	beq.n	3c74 <__sflush_r+0x4c>
    3c70:	2b16      	cmp	r3, #22
    3c72:	d102      	bne.n	3c7a <__sflush_r+0x52>
    3c74:	602e      	str	r6, [r5, #0]
    3c76:	2000      	movs	r0, #0
    3c78:	e05e      	b.n	3d38 <__sflush_r+0x110>
    3c7a:	2140      	movs	r1, #64	; 0x40
    3c7c:	89a3      	ldrh	r3, [r4, #12]
    3c7e:	430b      	orrs	r3, r1
    3c80:	81a3      	strh	r3, [r4, #12]
    3c82:	e059      	b.n	3d38 <__sflush_r+0x110>
    3c84:	89a3      	ldrh	r3, [r4, #12]
    3c86:	075b      	lsls	r3, r3, #29
    3c88:	d506      	bpl.n	3c98 <__sflush_r+0x70>
    3c8a:	6863      	ldr	r3, [r4, #4]
    3c8c:	1ad2      	subs	r2, r2, r3
    3c8e:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3c90:	2b00      	cmp	r3, #0
    3c92:	d001      	beq.n	3c98 <__sflush_r+0x70>
    3c94:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3c96:	1ad2      	subs	r2, r2, r3
    3c98:	2300      	movs	r3, #0
    3c9a:	1c28      	adds	r0, r5, #0
    3c9c:	6a21      	ldr	r1, [r4, #32]
    3c9e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3ca0:	47b8      	blx	r7
    3ca2:	89a3      	ldrh	r3, [r4, #12]
    3ca4:	1c42      	adds	r2, r0, #1
    3ca6:	d106      	bne.n	3cb6 <__sflush_r+0x8e>
    3ca8:	682a      	ldr	r2, [r5, #0]
    3caa:	2a00      	cmp	r2, #0
    3cac:	d003      	beq.n	3cb6 <__sflush_r+0x8e>
    3cae:	2a1d      	cmp	r2, #29
    3cb0:	d001      	beq.n	3cb6 <__sflush_r+0x8e>
    3cb2:	2a16      	cmp	r2, #22
    3cb4:	d119      	bne.n	3cea <__sflush_r+0xc2>
    3cb6:	2200      	movs	r2, #0
    3cb8:	6062      	str	r2, [r4, #4]
    3cba:	6922      	ldr	r2, [r4, #16]
    3cbc:	6022      	str	r2, [r4, #0]
    3cbe:	04db      	lsls	r3, r3, #19
    3cc0:	d505      	bpl.n	3cce <__sflush_r+0xa6>
    3cc2:	1c43      	adds	r3, r0, #1
    3cc4:	d102      	bne.n	3ccc <__sflush_r+0xa4>
    3cc6:	682b      	ldr	r3, [r5, #0]
    3cc8:	2b00      	cmp	r3, #0
    3cca:	d100      	bne.n	3cce <__sflush_r+0xa6>
    3ccc:	6560      	str	r0, [r4, #84]	; 0x54
    3cce:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3cd0:	602e      	str	r6, [r5, #0]
    3cd2:	2900      	cmp	r1, #0
    3cd4:	d0cf      	beq.n	3c76 <__sflush_r+0x4e>
    3cd6:	1c23      	adds	r3, r4, #0
    3cd8:	3344      	adds	r3, #68	; 0x44
    3cda:	4299      	cmp	r1, r3
    3cdc:	d002      	beq.n	3ce4 <__sflush_r+0xbc>
    3cde:	1c28      	adds	r0, r5, #0
    3ce0:	f000 f98e 	bl	4000 <_free_r>
    3ce4:	2000      	movs	r0, #0
    3ce6:	6360      	str	r0, [r4, #52]	; 0x34
    3ce8:	e026      	b.n	3d38 <__sflush_r+0x110>
    3cea:	2240      	movs	r2, #64	; 0x40
    3cec:	4313      	orrs	r3, r2
    3cee:	81a3      	strh	r3, [r4, #12]
    3cf0:	e022      	b.n	3d38 <__sflush_r+0x110>
    3cf2:	690f      	ldr	r7, [r1, #16]
    3cf4:	2f00      	cmp	r7, #0
    3cf6:	d0be      	beq.n	3c76 <__sflush_r+0x4e>
    3cf8:	680b      	ldr	r3, [r1, #0]
    3cfa:	600f      	str	r7, [r1, #0]
    3cfc:	1bdb      	subs	r3, r3, r7
    3cfe:	9301      	str	r3, [sp, #4]
    3d00:	2300      	movs	r3, #0
    3d02:	0792      	lsls	r2, r2, #30
    3d04:	d100      	bne.n	3d08 <__sflush_r+0xe0>
    3d06:	694b      	ldr	r3, [r1, #20]
    3d08:	60a3      	str	r3, [r4, #8]
    3d0a:	9b01      	ldr	r3, [sp, #4]
    3d0c:	2b00      	cmp	r3, #0
    3d0e:	ddb2      	ble.n	3c76 <__sflush_r+0x4e>
    3d10:	1c28      	adds	r0, r5, #0
    3d12:	6a21      	ldr	r1, [r4, #32]
    3d14:	1c3a      	adds	r2, r7, #0
    3d16:	9b01      	ldr	r3, [sp, #4]
    3d18:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3d1a:	47b0      	blx	r6
    3d1c:	2800      	cmp	r0, #0
    3d1e:	dc06      	bgt.n	3d2e <__sflush_r+0x106>
    3d20:	2240      	movs	r2, #64	; 0x40
    3d22:	2001      	movs	r0, #1
    3d24:	89a3      	ldrh	r3, [r4, #12]
    3d26:	4240      	negs	r0, r0
    3d28:	4313      	orrs	r3, r2
    3d2a:	81a3      	strh	r3, [r4, #12]
    3d2c:	e004      	b.n	3d38 <__sflush_r+0x110>
    3d2e:	9b01      	ldr	r3, [sp, #4]
    3d30:	183f      	adds	r7, r7, r0
    3d32:	1a1b      	subs	r3, r3, r0
    3d34:	9301      	str	r3, [sp, #4]
    3d36:	e7e8      	b.n	3d0a <__sflush_r+0xe2>
    3d38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00003d3c <_fflush_r>:
    3d3c:	b538      	push	{r3, r4, r5, lr}
    3d3e:	690b      	ldr	r3, [r1, #16]
    3d40:	1c05      	adds	r5, r0, #0
    3d42:	1c0c      	adds	r4, r1, #0
    3d44:	2b00      	cmp	r3, #0
    3d46:	d101      	bne.n	3d4c <_fflush_r+0x10>
    3d48:	2000      	movs	r0, #0
    3d4a:	e01c      	b.n	3d86 <_fflush_r+0x4a>
    3d4c:	2800      	cmp	r0, #0
    3d4e:	d004      	beq.n	3d5a <_fflush_r+0x1e>
    3d50:	6983      	ldr	r3, [r0, #24]
    3d52:	2b00      	cmp	r3, #0
    3d54:	d101      	bne.n	3d5a <_fflush_r+0x1e>
    3d56:	f000 f85f 	bl	3e18 <__sinit>
    3d5a:	4b0b      	ldr	r3, [pc, #44]	; (3d88 <_fflush_r+0x4c>)
    3d5c:	429c      	cmp	r4, r3
    3d5e:	d101      	bne.n	3d64 <_fflush_r+0x28>
    3d60:	686c      	ldr	r4, [r5, #4]
    3d62:	e008      	b.n	3d76 <_fflush_r+0x3a>
    3d64:	4b09      	ldr	r3, [pc, #36]	; (3d8c <_fflush_r+0x50>)
    3d66:	429c      	cmp	r4, r3
    3d68:	d101      	bne.n	3d6e <_fflush_r+0x32>
    3d6a:	68ac      	ldr	r4, [r5, #8]
    3d6c:	e003      	b.n	3d76 <_fflush_r+0x3a>
    3d6e:	4b08      	ldr	r3, [pc, #32]	; (3d90 <_fflush_r+0x54>)
    3d70:	429c      	cmp	r4, r3
    3d72:	d100      	bne.n	3d76 <_fflush_r+0x3a>
    3d74:	68ec      	ldr	r4, [r5, #12]
    3d76:	220c      	movs	r2, #12
    3d78:	5ea3      	ldrsh	r3, [r4, r2]
    3d7a:	2b00      	cmp	r3, #0
    3d7c:	d0e4      	beq.n	3d48 <_fflush_r+0xc>
    3d7e:	1c28      	adds	r0, r5, #0
    3d80:	1c21      	adds	r1, r4, #0
    3d82:	f7ff ff51 	bl	3c28 <__sflush_r>
    3d86:	bd38      	pop	{r3, r4, r5, pc}
    3d88:	000049f8 	.word	0x000049f8
    3d8c:	00004a18 	.word	0x00004a18
    3d90:	00004a38 	.word	0x00004a38

00003d94 <_cleanup_r>:
    3d94:	b508      	push	{r3, lr}
    3d96:	4902      	ldr	r1, [pc, #8]	; (3da0 <_cleanup_r+0xc>)
    3d98:	f000 f8ae 	bl	3ef8 <_fwalk_reent>
    3d9c:	bd08      	pop	{r3, pc}
    3d9e:	46c0      	nop			; (mov r8, r8)
    3da0:	00003d3d 	.word	0x00003d3d

00003da4 <std.isra.0>:
    3da4:	2300      	movs	r3, #0
    3da6:	b510      	push	{r4, lr}
    3da8:	1c04      	adds	r4, r0, #0
    3daa:	6003      	str	r3, [r0, #0]
    3dac:	6043      	str	r3, [r0, #4]
    3dae:	6083      	str	r3, [r0, #8]
    3db0:	8181      	strh	r1, [r0, #12]
    3db2:	6643      	str	r3, [r0, #100]	; 0x64
    3db4:	81c2      	strh	r2, [r0, #14]
    3db6:	6103      	str	r3, [r0, #16]
    3db8:	6143      	str	r3, [r0, #20]
    3dba:	6183      	str	r3, [r0, #24]
    3dbc:	1c19      	adds	r1, r3, #0
    3dbe:	2208      	movs	r2, #8
    3dc0:	305c      	adds	r0, #92	; 0x5c
    3dc2:	f7ff fd46 	bl	3852 <memset>
    3dc6:	4b05      	ldr	r3, [pc, #20]	; (3ddc <std.isra.0+0x38>)
    3dc8:	6224      	str	r4, [r4, #32]
    3dca:	6263      	str	r3, [r4, #36]	; 0x24
    3dcc:	4b04      	ldr	r3, [pc, #16]	; (3de0 <std.isra.0+0x3c>)
    3dce:	62a3      	str	r3, [r4, #40]	; 0x28
    3dd0:	4b04      	ldr	r3, [pc, #16]	; (3de4 <std.isra.0+0x40>)
    3dd2:	62e3      	str	r3, [r4, #44]	; 0x2c
    3dd4:	4b04      	ldr	r3, [pc, #16]	; (3de8 <std.isra.0+0x44>)
    3dd6:	6323      	str	r3, [r4, #48]	; 0x30
    3dd8:	bd10      	pop	{r4, pc}
    3dda:	46c0      	nop			; (mov r8, r8)
    3ddc:	000046dd 	.word	0x000046dd
    3de0:	00004705 	.word	0x00004705
    3de4:	0000473d 	.word	0x0000473d
    3de8:	00004769 	.word	0x00004769

00003dec <__sfmoreglue>:
    3dec:	b570      	push	{r4, r5, r6, lr}
    3dee:	2568      	movs	r5, #104	; 0x68
    3df0:	1e4b      	subs	r3, r1, #1
    3df2:	435d      	muls	r5, r3
    3df4:	1c0e      	adds	r6, r1, #0
    3df6:	1c29      	adds	r1, r5, #0
    3df8:	3174      	adds	r1, #116	; 0x74
    3dfa:	f000 f947 	bl	408c <_malloc_r>
    3dfe:	1e04      	subs	r4, r0, #0
    3e00:	d008      	beq.n	3e14 <__sfmoreglue+0x28>
    3e02:	2100      	movs	r1, #0
    3e04:	1c2a      	adds	r2, r5, #0
    3e06:	6001      	str	r1, [r0, #0]
    3e08:	6046      	str	r6, [r0, #4]
    3e0a:	300c      	adds	r0, #12
    3e0c:	60a0      	str	r0, [r4, #8]
    3e0e:	3268      	adds	r2, #104	; 0x68
    3e10:	f7ff fd1f 	bl	3852 <memset>
    3e14:	1c20      	adds	r0, r4, #0
    3e16:	bd70      	pop	{r4, r5, r6, pc}

00003e18 <__sinit>:
    3e18:	6983      	ldr	r3, [r0, #24]
    3e1a:	b513      	push	{r0, r1, r4, lr}
    3e1c:	2b00      	cmp	r3, #0
    3e1e:	d128      	bne.n	3e72 <__sinit+0x5a>
    3e20:	6483      	str	r3, [r0, #72]	; 0x48
    3e22:	64c3      	str	r3, [r0, #76]	; 0x4c
    3e24:	6503      	str	r3, [r0, #80]	; 0x50
    3e26:	4b13      	ldr	r3, [pc, #76]	; (3e74 <__sinit+0x5c>)
    3e28:	4a13      	ldr	r2, [pc, #76]	; (3e78 <__sinit+0x60>)
    3e2a:	681b      	ldr	r3, [r3, #0]
    3e2c:	6282      	str	r2, [r0, #40]	; 0x28
    3e2e:	9301      	str	r3, [sp, #4]
    3e30:	4298      	cmp	r0, r3
    3e32:	d101      	bne.n	3e38 <__sinit+0x20>
    3e34:	2301      	movs	r3, #1
    3e36:	6183      	str	r3, [r0, #24]
    3e38:	1c04      	adds	r4, r0, #0
    3e3a:	f000 f81f 	bl	3e7c <__sfp>
    3e3e:	6060      	str	r0, [r4, #4]
    3e40:	1c20      	adds	r0, r4, #0
    3e42:	f000 f81b 	bl	3e7c <__sfp>
    3e46:	60a0      	str	r0, [r4, #8]
    3e48:	1c20      	adds	r0, r4, #0
    3e4a:	f000 f817 	bl	3e7c <__sfp>
    3e4e:	2104      	movs	r1, #4
    3e50:	60e0      	str	r0, [r4, #12]
    3e52:	2200      	movs	r2, #0
    3e54:	6860      	ldr	r0, [r4, #4]
    3e56:	f7ff ffa5 	bl	3da4 <std.isra.0>
    3e5a:	68a0      	ldr	r0, [r4, #8]
    3e5c:	2109      	movs	r1, #9
    3e5e:	2201      	movs	r2, #1
    3e60:	f7ff ffa0 	bl	3da4 <std.isra.0>
    3e64:	68e0      	ldr	r0, [r4, #12]
    3e66:	2112      	movs	r1, #18
    3e68:	2202      	movs	r2, #2
    3e6a:	f7ff ff9b 	bl	3da4 <std.isra.0>
    3e6e:	2301      	movs	r3, #1
    3e70:	61a3      	str	r3, [r4, #24]
    3e72:	bd13      	pop	{r0, r1, r4, pc}
    3e74:	000049f4 	.word	0x000049f4
    3e78:	00003d95 	.word	0x00003d95

00003e7c <__sfp>:
    3e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3e7e:	4b1d      	ldr	r3, [pc, #116]	; (3ef4 <__sfp+0x78>)
    3e80:	1c06      	adds	r6, r0, #0
    3e82:	681d      	ldr	r5, [r3, #0]
    3e84:	69ab      	ldr	r3, [r5, #24]
    3e86:	2b00      	cmp	r3, #0
    3e88:	d102      	bne.n	3e90 <__sfp+0x14>
    3e8a:	1c28      	adds	r0, r5, #0
    3e8c:	f7ff ffc4 	bl	3e18 <__sinit>
    3e90:	3548      	adds	r5, #72	; 0x48
    3e92:	68ac      	ldr	r4, [r5, #8]
    3e94:	686b      	ldr	r3, [r5, #4]
    3e96:	3b01      	subs	r3, #1
    3e98:	d405      	bmi.n	3ea6 <__sfp+0x2a>
    3e9a:	220c      	movs	r2, #12
    3e9c:	5ea7      	ldrsh	r7, [r4, r2]
    3e9e:	2f00      	cmp	r7, #0
    3ea0:	d010      	beq.n	3ec4 <__sfp+0x48>
    3ea2:	3468      	adds	r4, #104	; 0x68
    3ea4:	e7f7      	b.n	3e96 <__sfp+0x1a>
    3ea6:	682b      	ldr	r3, [r5, #0]
    3ea8:	2b00      	cmp	r3, #0
    3eaa:	d106      	bne.n	3eba <__sfp+0x3e>
    3eac:	1c30      	adds	r0, r6, #0
    3eae:	2104      	movs	r1, #4
    3eb0:	f7ff ff9c 	bl	3dec <__sfmoreglue>
    3eb4:	6028      	str	r0, [r5, #0]
    3eb6:	2800      	cmp	r0, #0
    3eb8:	d001      	beq.n	3ebe <__sfp+0x42>
    3eba:	682d      	ldr	r5, [r5, #0]
    3ebc:	e7e9      	b.n	3e92 <__sfp+0x16>
    3ebe:	230c      	movs	r3, #12
    3ec0:	6033      	str	r3, [r6, #0]
    3ec2:	e016      	b.n	3ef2 <__sfp+0x76>
    3ec4:	2301      	movs	r3, #1
    3ec6:	1c20      	adds	r0, r4, #0
    3ec8:	425b      	negs	r3, r3
    3eca:	81e3      	strh	r3, [r4, #14]
    3ecc:	3302      	adds	r3, #2
    3ece:	81a3      	strh	r3, [r4, #12]
    3ed0:	6667      	str	r7, [r4, #100]	; 0x64
    3ed2:	6027      	str	r7, [r4, #0]
    3ed4:	60a7      	str	r7, [r4, #8]
    3ed6:	6067      	str	r7, [r4, #4]
    3ed8:	6127      	str	r7, [r4, #16]
    3eda:	6167      	str	r7, [r4, #20]
    3edc:	61a7      	str	r7, [r4, #24]
    3ede:	305c      	adds	r0, #92	; 0x5c
    3ee0:	1c39      	adds	r1, r7, #0
    3ee2:	2208      	movs	r2, #8
    3ee4:	f7ff fcb5 	bl	3852 <memset>
    3ee8:	1c20      	adds	r0, r4, #0
    3eea:	6367      	str	r7, [r4, #52]	; 0x34
    3eec:	63a7      	str	r7, [r4, #56]	; 0x38
    3eee:	64a7      	str	r7, [r4, #72]	; 0x48
    3ef0:	64e7      	str	r7, [r4, #76]	; 0x4c
    3ef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3ef4:	000049f4 	.word	0x000049f4

00003ef8 <_fwalk_reent>:
    3ef8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3efa:	1c04      	adds	r4, r0, #0
    3efc:	1c07      	adds	r7, r0, #0
    3efe:	2600      	movs	r6, #0
    3f00:	9101      	str	r1, [sp, #4]
    3f02:	3448      	adds	r4, #72	; 0x48
    3f04:	2c00      	cmp	r4, #0
    3f06:	d016      	beq.n	3f36 <_fwalk_reent+0x3e>
    3f08:	6863      	ldr	r3, [r4, #4]
    3f0a:	68a5      	ldr	r5, [r4, #8]
    3f0c:	9300      	str	r3, [sp, #0]
    3f0e:	9b00      	ldr	r3, [sp, #0]
    3f10:	3b01      	subs	r3, #1
    3f12:	9300      	str	r3, [sp, #0]
    3f14:	d40d      	bmi.n	3f32 <_fwalk_reent+0x3a>
    3f16:	89ab      	ldrh	r3, [r5, #12]
    3f18:	2b01      	cmp	r3, #1
    3f1a:	d908      	bls.n	3f2e <_fwalk_reent+0x36>
    3f1c:	220e      	movs	r2, #14
    3f1e:	5eab      	ldrsh	r3, [r5, r2]
    3f20:	3301      	adds	r3, #1
    3f22:	d004      	beq.n	3f2e <_fwalk_reent+0x36>
    3f24:	1c38      	adds	r0, r7, #0
    3f26:	1c29      	adds	r1, r5, #0
    3f28:	9b01      	ldr	r3, [sp, #4]
    3f2a:	4798      	blx	r3
    3f2c:	4306      	orrs	r6, r0
    3f2e:	3568      	adds	r5, #104	; 0x68
    3f30:	e7ed      	b.n	3f0e <_fwalk_reent+0x16>
    3f32:	6824      	ldr	r4, [r4, #0]
    3f34:	e7e6      	b.n	3f04 <_fwalk_reent+0xc>
    3f36:	1c30      	adds	r0, r6, #0
    3f38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00003f3c <__smakebuf_r>:
    3f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f3e:	898b      	ldrh	r3, [r1, #12]
    3f40:	b091      	sub	sp, #68	; 0x44
    3f42:	079b      	lsls	r3, r3, #30
    3f44:	d506      	bpl.n	3f54 <__smakebuf_r+0x18>
    3f46:	1c0b      	adds	r3, r1, #0
    3f48:	3347      	adds	r3, #71	; 0x47
    3f4a:	600b      	str	r3, [r1, #0]
    3f4c:	610b      	str	r3, [r1, #16]
    3f4e:	2301      	movs	r3, #1
    3f50:	614b      	str	r3, [r1, #20]
    3f52:	e045      	b.n	3fe0 <__smakebuf_r+0xa4>
    3f54:	1c0c      	adds	r4, r1, #0
    3f56:	230e      	movs	r3, #14
    3f58:	5ec9      	ldrsh	r1, [r1, r3]
    3f5a:	1c06      	adds	r6, r0, #0
    3f5c:	2900      	cmp	r1, #0
    3f5e:	da04      	bge.n	3f6a <__smakebuf_r+0x2e>
    3f60:	2380      	movs	r3, #128	; 0x80
    3f62:	89a5      	ldrh	r5, [r4, #12]
    3f64:	401d      	ands	r5, r3
    3f66:	d110      	bne.n	3f8a <__smakebuf_r+0x4e>
    3f68:	e00c      	b.n	3f84 <__smakebuf_r+0x48>
    3f6a:	aa01      	add	r2, sp, #4
    3f6c:	f000 fc28 	bl	47c0 <_fstat_r>
    3f70:	2800      	cmp	r0, #0
    3f72:	dbf5      	blt.n	3f60 <__smakebuf_r+0x24>
    3f74:	23f0      	movs	r3, #240	; 0xf0
    3f76:	9d02      	ldr	r5, [sp, #8]
    3f78:	021b      	lsls	r3, r3, #8
    3f7a:	401d      	ands	r5, r3
    3f7c:	4b19      	ldr	r3, [pc, #100]	; (3fe4 <__smakebuf_r+0xa8>)
    3f7e:	18ed      	adds	r5, r5, r3
    3f80:	426b      	negs	r3, r5
    3f82:	415d      	adcs	r5, r3
    3f84:	2780      	movs	r7, #128	; 0x80
    3f86:	00ff      	lsls	r7, r7, #3
    3f88:	e001      	b.n	3f8e <__smakebuf_r+0x52>
    3f8a:	2500      	movs	r5, #0
    3f8c:	2740      	movs	r7, #64	; 0x40
    3f8e:	1c30      	adds	r0, r6, #0
    3f90:	1c39      	adds	r1, r7, #0
    3f92:	f000 f87b 	bl	408c <_malloc_r>
    3f96:	2800      	cmp	r0, #0
    3f98:	d10c      	bne.n	3fb4 <__smakebuf_r+0x78>
    3f9a:	89a3      	ldrh	r3, [r4, #12]
    3f9c:	059a      	lsls	r2, r3, #22
    3f9e:	d41f      	bmi.n	3fe0 <__smakebuf_r+0xa4>
    3fa0:	2202      	movs	r2, #2
    3fa2:	4313      	orrs	r3, r2
    3fa4:	81a3      	strh	r3, [r4, #12]
    3fa6:	1c23      	adds	r3, r4, #0
    3fa8:	3347      	adds	r3, #71	; 0x47
    3faa:	6023      	str	r3, [r4, #0]
    3fac:	6123      	str	r3, [r4, #16]
    3fae:	2301      	movs	r3, #1
    3fb0:	6163      	str	r3, [r4, #20]
    3fb2:	e015      	b.n	3fe0 <__smakebuf_r+0xa4>
    3fb4:	2280      	movs	r2, #128	; 0x80
    3fb6:	4b0c      	ldr	r3, [pc, #48]	; (3fe8 <__smakebuf_r+0xac>)
    3fb8:	62b3      	str	r3, [r6, #40]	; 0x28
    3fba:	89a3      	ldrh	r3, [r4, #12]
    3fbc:	6020      	str	r0, [r4, #0]
    3fbe:	4313      	orrs	r3, r2
    3fc0:	81a3      	strh	r3, [r4, #12]
    3fc2:	6120      	str	r0, [r4, #16]
    3fc4:	6167      	str	r7, [r4, #20]
    3fc6:	2d00      	cmp	r5, #0
    3fc8:	d00a      	beq.n	3fe0 <__smakebuf_r+0xa4>
    3fca:	230e      	movs	r3, #14
    3fcc:	5ee1      	ldrsh	r1, [r4, r3]
    3fce:	1c30      	adds	r0, r6, #0
    3fd0:	f000 fc08 	bl	47e4 <_isatty_r>
    3fd4:	2800      	cmp	r0, #0
    3fd6:	d003      	beq.n	3fe0 <__smakebuf_r+0xa4>
    3fd8:	2201      	movs	r2, #1
    3fda:	89a3      	ldrh	r3, [r4, #12]
    3fdc:	4313      	orrs	r3, r2
    3fde:	81a3      	strh	r3, [r4, #12]
    3fe0:	b011      	add	sp, #68	; 0x44
    3fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3fe4:	ffffe000 	.word	0xffffe000
    3fe8:	00003d95 	.word	0x00003d95

00003fec <malloc>:
    3fec:	b508      	push	{r3, lr}
    3fee:	4b03      	ldr	r3, [pc, #12]	; (3ffc <malloc+0x10>)
    3ff0:	1c01      	adds	r1, r0, #0
    3ff2:	6818      	ldr	r0, [r3, #0]
    3ff4:	f000 f84a 	bl	408c <_malloc_r>
    3ff8:	bd08      	pop	{r3, pc}
    3ffa:	46c0      	nop			; (mov r8, r8)
    3ffc:	20000074 	.word	0x20000074

00004000 <_free_r>:
    4000:	b530      	push	{r4, r5, lr}
    4002:	2900      	cmp	r1, #0
    4004:	d03e      	beq.n	4084 <_free_r+0x84>
    4006:	3904      	subs	r1, #4
    4008:	680b      	ldr	r3, [r1, #0]
    400a:	2b00      	cmp	r3, #0
    400c:	da00      	bge.n	4010 <_free_r+0x10>
    400e:	18c9      	adds	r1, r1, r3
    4010:	4a1d      	ldr	r2, [pc, #116]	; (4088 <_free_r+0x88>)
    4012:	6813      	ldr	r3, [r2, #0]
    4014:	1c14      	adds	r4, r2, #0
    4016:	2b00      	cmp	r3, #0
    4018:	d102      	bne.n	4020 <_free_r+0x20>
    401a:	604b      	str	r3, [r1, #4]
    401c:	6011      	str	r1, [r2, #0]
    401e:	e031      	b.n	4084 <_free_r+0x84>
    4020:	4299      	cmp	r1, r3
    4022:	d20d      	bcs.n	4040 <_free_r+0x40>
    4024:	6808      	ldr	r0, [r1, #0]
    4026:	180a      	adds	r2, r1, r0
    4028:	429a      	cmp	r2, r3
    402a:	d103      	bne.n	4034 <_free_r+0x34>
    402c:	6813      	ldr	r3, [r2, #0]
    402e:	18c3      	adds	r3, r0, r3
    4030:	600b      	str	r3, [r1, #0]
    4032:	6853      	ldr	r3, [r2, #4]
    4034:	604b      	str	r3, [r1, #4]
    4036:	6021      	str	r1, [r4, #0]
    4038:	e024      	b.n	4084 <_free_r+0x84>
    403a:	428a      	cmp	r2, r1
    403c:	d803      	bhi.n	4046 <_free_r+0x46>
    403e:	1c13      	adds	r3, r2, #0
    4040:	685a      	ldr	r2, [r3, #4]
    4042:	2a00      	cmp	r2, #0
    4044:	d1f9      	bne.n	403a <_free_r+0x3a>
    4046:	681d      	ldr	r5, [r3, #0]
    4048:	195c      	adds	r4, r3, r5
    404a:	428c      	cmp	r4, r1
    404c:	d10b      	bne.n	4066 <_free_r+0x66>
    404e:	6809      	ldr	r1, [r1, #0]
    4050:	1869      	adds	r1, r5, r1
    4052:	1858      	adds	r0, r3, r1
    4054:	6019      	str	r1, [r3, #0]
    4056:	4290      	cmp	r0, r2
    4058:	d114      	bne.n	4084 <_free_r+0x84>
    405a:	6810      	ldr	r0, [r2, #0]
    405c:	6852      	ldr	r2, [r2, #4]
    405e:	1809      	adds	r1, r1, r0
    4060:	6019      	str	r1, [r3, #0]
    4062:	605a      	str	r2, [r3, #4]
    4064:	e00e      	b.n	4084 <_free_r+0x84>
    4066:	428c      	cmp	r4, r1
    4068:	d902      	bls.n	4070 <_free_r+0x70>
    406a:	230c      	movs	r3, #12
    406c:	6003      	str	r3, [r0, #0]
    406e:	e009      	b.n	4084 <_free_r+0x84>
    4070:	6808      	ldr	r0, [r1, #0]
    4072:	180c      	adds	r4, r1, r0
    4074:	4294      	cmp	r4, r2
    4076:	d103      	bne.n	4080 <_free_r+0x80>
    4078:	6814      	ldr	r4, [r2, #0]
    407a:	6852      	ldr	r2, [r2, #4]
    407c:	1900      	adds	r0, r0, r4
    407e:	6008      	str	r0, [r1, #0]
    4080:	604a      	str	r2, [r1, #4]
    4082:	6059      	str	r1, [r3, #4]
    4084:	bd30      	pop	{r4, r5, pc}
    4086:	46c0      	nop			; (mov r8, r8)
    4088:	20000194 	.word	0x20000194

0000408c <_malloc_r>:
    408c:	2303      	movs	r3, #3
    408e:	b570      	push	{r4, r5, r6, lr}
    4090:	1ccc      	adds	r4, r1, #3
    4092:	439c      	bics	r4, r3
    4094:	3408      	adds	r4, #8
    4096:	1c05      	adds	r5, r0, #0
    4098:	2c0c      	cmp	r4, #12
    409a:	d201      	bcs.n	40a0 <_malloc_r+0x14>
    409c:	240c      	movs	r4, #12
    409e:	e005      	b.n	40ac <_malloc_r+0x20>
    40a0:	2c00      	cmp	r4, #0
    40a2:	da03      	bge.n	40ac <_malloc_r+0x20>
    40a4:	230c      	movs	r3, #12
    40a6:	2000      	movs	r0, #0
    40a8:	602b      	str	r3, [r5, #0]
    40aa:	e042      	b.n	4132 <_malloc_r+0xa6>
    40ac:	428c      	cmp	r4, r1
    40ae:	d3f9      	bcc.n	40a4 <_malloc_r+0x18>
    40b0:	4a20      	ldr	r2, [pc, #128]	; (4134 <_malloc_r+0xa8>)
    40b2:	6813      	ldr	r3, [r2, #0]
    40b4:	1c10      	adds	r0, r2, #0
    40b6:	1c19      	adds	r1, r3, #0
    40b8:	2900      	cmp	r1, #0
    40ba:	d013      	beq.n	40e4 <_malloc_r+0x58>
    40bc:	680a      	ldr	r2, [r1, #0]
    40be:	1b12      	subs	r2, r2, r4
    40c0:	d40d      	bmi.n	40de <_malloc_r+0x52>
    40c2:	2a0b      	cmp	r2, #11
    40c4:	d902      	bls.n	40cc <_malloc_r+0x40>
    40c6:	600a      	str	r2, [r1, #0]
    40c8:	188b      	adds	r3, r1, r2
    40ca:	e01f      	b.n	410c <_malloc_r+0x80>
    40cc:	428b      	cmp	r3, r1
    40ce:	d102      	bne.n	40d6 <_malloc_r+0x4a>
    40d0:	685a      	ldr	r2, [r3, #4]
    40d2:	6002      	str	r2, [r0, #0]
    40d4:	e01b      	b.n	410e <_malloc_r+0x82>
    40d6:	684a      	ldr	r2, [r1, #4]
    40d8:	605a      	str	r2, [r3, #4]
    40da:	1c0b      	adds	r3, r1, #0
    40dc:	e017      	b.n	410e <_malloc_r+0x82>
    40de:	1c0b      	adds	r3, r1, #0
    40e0:	6849      	ldr	r1, [r1, #4]
    40e2:	e7e9      	b.n	40b8 <_malloc_r+0x2c>
    40e4:	4e14      	ldr	r6, [pc, #80]	; (4138 <_malloc_r+0xac>)
    40e6:	6833      	ldr	r3, [r6, #0]
    40e8:	2b00      	cmp	r3, #0
    40ea:	d103      	bne.n	40f4 <_malloc_r+0x68>
    40ec:	1c28      	adds	r0, r5, #0
    40ee:	f000 fae3 	bl	46b8 <_sbrk_r>
    40f2:	6030      	str	r0, [r6, #0]
    40f4:	1c28      	adds	r0, r5, #0
    40f6:	1c21      	adds	r1, r4, #0
    40f8:	f000 fade 	bl	46b8 <_sbrk_r>
    40fc:	1c03      	adds	r3, r0, #0
    40fe:	1c42      	adds	r2, r0, #1
    4100:	d0d0      	beq.n	40a4 <_malloc_r+0x18>
    4102:	2203      	movs	r2, #3
    4104:	1cc6      	adds	r6, r0, #3
    4106:	4396      	bics	r6, r2
    4108:	4286      	cmp	r6, r0
    410a:	d10a      	bne.n	4122 <_malloc_r+0x96>
    410c:	601c      	str	r4, [r3, #0]
    410e:	1c18      	adds	r0, r3, #0
    4110:	2107      	movs	r1, #7
    4112:	300b      	adds	r0, #11
    4114:	1d1a      	adds	r2, r3, #4
    4116:	4388      	bics	r0, r1
    4118:	1a82      	subs	r2, r0, r2
    411a:	d00a      	beq.n	4132 <_malloc_r+0xa6>
    411c:	4251      	negs	r1, r2
    411e:	5099      	str	r1, [r3, r2]
    4120:	e007      	b.n	4132 <_malloc_r+0xa6>
    4122:	1a31      	subs	r1, r6, r0
    4124:	1c28      	adds	r0, r5, #0
    4126:	f000 fac7 	bl	46b8 <_sbrk_r>
    412a:	1c43      	adds	r3, r0, #1
    412c:	d0ba      	beq.n	40a4 <_malloc_r+0x18>
    412e:	1c33      	adds	r3, r6, #0
    4130:	e7ec      	b.n	410c <_malloc_r+0x80>
    4132:	bd70      	pop	{r4, r5, r6, pc}
    4134:	20000194 	.word	0x20000194
    4138:	20000190 	.word	0x20000190

0000413c <__sfputc_r>:
    413c:	6893      	ldr	r3, [r2, #8]
    413e:	b510      	push	{r4, lr}
    4140:	3b01      	subs	r3, #1
    4142:	6093      	str	r3, [r2, #8]
    4144:	2b00      	cmp	r3, #0
    4146:	da05      	bge.n	4154 <__sfputc_r+0x18>
    4148:	6994      	ldr	r4, [r2, #24]
    414a:	42a3      	cmp	r3, r4
    414c:	db08      	blt.n	4160 <__sfputc_r+0x24>
    414e:	b2cb      	uxtb	r3, r1
    4150:	2b0a      	cmp	r3, #10
    4152:	d005      	beq.n	4160 <__sfputc_r+0x24>
    4154:	6813      	ldr	r3, [r2, #0]
    4156:	1c58      	adds	r0, r3, #1
    4158:	6010      	str	r0, [r2, #0]
    415a:	7019      	strb	r1, [r3, #0]
    415c:	b2c8      	uxtb	r0, r1
    415e:	e001      	b.n	4164 <__sfputc_r+0x28>
    4160:	f7ff fc96 	bl	3a90 <__swbuf_r>
    4164:	bd10      	pop	{r4, pc}

00004166 <__sfputs_r>:
    4166:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4168:	1c06      	adds	r6, r0, #0
    416a:	1c0f      	adds	r7, r1, #0
    416c:	1c14      	adds	r4, r2, #0
    416e:	18d5      	adds	r5, r2, r3
    4170:	42ac      	cmp	r4, r5
    4172:	d008      	beq.n	4186 <__sfputs_r+0x20>
    4174:	7821      	ldrb	r1, [r4, #0]
    4176:	1c30      	adds	r0, r6, #0
    4178:	1c3a      	adds	r2, r7, #0
    417a:	f7ff ffdf 	bl	413c <__sfputc_r>
    417e:	3401      	adds	r4, #1
    4180:	1c43      	adds	r3, r0, #1
    4182:	d1f5      	bne.n	4170 <__sfputs_r+0xa>
    4184:	e000      	b.n	4188 <__sfputs_r+0x22>
    4186:	2000      	movs	r0, #0
    4188:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000418c <_vfiprintf_r>:
    418c:	b5f0      	push	{r4, r5, r6, r7, lr}
    418e:	b09f      	sub	sp, #124	; 0x7c
    4190:	1c06      	adds	r6, r0, #0
    4192:	1c0f      	adds	r7, r1, #0
    4194:	9202      	str	r2, [sp, #8]
    4196:	9305      	str	r3, [sp, #20]
    4198:	2800      	cmp	r0, #0
    419a:	d004      	beq.n	41a6 <_vfiprintf_r+0x1a>
    419c:	6983      	ldr	r3, [r0, #24]
    419e:	2b00      	cmp	r3, #0
    41a0:	d101      	bne.n	41a6 <_vfiprintf_r+0x1a>
    41a2:	f7ff fe39 	bl	3e18 <__sinit>
    41a6:	4b79      	ldr	r3, [pc, #484]	; (438c <_vfiprintf_r+0x200>)
    41a8:	429f      	cmp	r7, r3
    41aa:	d101      	bne.n	41b0 <_vfiprintf_r+0x24>
    41ac:	6877      	ldr	r7, [r6, #4]
    41ae:	e008      	b.n	41c2 <_vfiprintf_r+0x36>
    41b0:	4b77      	ldr	r3, [pc, #476]	; (4390 <_vfiprintf_r+0x204>)
    41b2:	429f      	cmp	r7, r3
    41b4:	d101      	bne.n	41ba <_vfiprintf_r+0x2e>
    41b6:	68b7      	ldr	r7, [r6, #8]
    41b8:	e003      	b.n	41c2 <_vfiprintf_r+0x36>
    41ba:	4b76      	ldr	r3, [pc, #472]	; (4394 <_vfiprintf_r+0x208>)
    41bc:	429f      	cmp	r7, r3
    41be:	d100      	bne.n	41c2 <_vfiprintf_r+0x36>
    41c0:	68f7      	ldr	r7, [r6, #12]
    41c2:	89bb      	ldrh	r3, [r7, #12]
    41c4:	071b      	lsls	r3, r3, #28
    41c6:	d50a      	bpl.n	41de <_vfiprintf_r+0x52>
    41c8:	693b      	ldr	r3, [r7, #16]
    41ca:	2b00      	cmp	r3, #0
    41cc:	d007      	beq.n	41de <_vfiprintf_r+0x52>
    41ce:	2300      	movs	r3, #0
    41d0:	ad06      	add	r5, sp, #24
    41d2:	616b      	str	r3, [r5, #20]
    41d4:	3320      	adds	r3, #32
    41d6:	766b      	strb	r3, [r5, #25]
    41d8:	3310      	adds	r3, #16
    41da:	76ab      	strb	r3, [r5, #26]
    41dc:	e03d      	b.n	425a <_vfiprintf_r+0xce>
    41de:	1c30      	adds	r0, r6, #0
    41e0:	1c39      	adds	r1, r7, #0
    41e2:	f7ff fcad 	bl	3b40 <__swsetup_r>
    41e6:	2800      	cmp	r0, #0
    41e8:	d0f1      	beq.n	41ce <_vfiprintf_r+0x42>
    41ea:	2001      	movs	r0, #1
    41ec:	4240      	negs	r0, r0
    41ee:	e0ca      	b.n	4386 <_vfiprintf_r+0x1fa>
    41f0:	9a05      	ldr	r2, [sp, #20]
    41f2:	1d11      	adds	r1, r2, #4
    41f4:	6812      	ldr	r2, [r2, #0]
    41f6:	9105      	str	r1, [sp, #20]
    41f8:	2a00      	cmp	r2, #0
    41fa:	db7e      	blt.n	42fa <_vfiprintf_r+0x16e>
    41fc:	9209      	str	r2, [sp, #36]	; 0x24
    41fe:	3401      	adds	r4, #1
    4200:	7823      	ldrb	r3, [r4, #0]
    4202:	2b2e      	cmp	r3, #46	; 0x2e
    4204:	d100      	bne.n	4208 <_vfiprintf_r+0x7c>
    4206:	e089      	b.n	431c <_vfiprintf_r+0x190>
    4208:	7821      	ldrb	r1, [r4, #0]
    420a:	4863      	ldr	r0, [pc, #396]	; (4398 <_vfiprintf_r+0x20c>)
    420c:	2203      	movs	r2, #3
    420e:	f000 fb0f 	bl	4830 <memchr>
    4212:	2800      	cmp	r0, #0
    4214:	d008      	beq.n	4228 <_vfiprintf_r+0x9c>
    4216:	4b60      	ldr	r3, [pc, #384]	; (4398 <_vfiprintf_r+0x20c>)
    4218:	3401      	adds	r4, #1
    421a:	1ac0      	subs	r0, r0, r3
    421c:	2340      	movs	r3, #64	; 0x40
    421e:	4083      	lsls	r3, r0
    4220:	1c18      	adds	r0, r3, #0
    4222:	682b      	ldr	r3, [r5, #0]
    4224:	4318      	orrs	r0, r3
    4226:	6028      	str	r0, [r5, #0]
    4228:	7821      	ldrb	r1, [r4, #0]
    422a:	1c63      	adds	r3, r4, #1
    422c:	485b      	ldr	r0, [pc, #364]	; (439c <_vfiprintf_r+0x210>)
    422e:	2206      	movs	r2, #6
    4230:	9302      	str	r3, [sp, #8]
    4232:	7629      	strb	r1, [r5, #24]
    4234:	f000 fafc 	bl	4830 <memchr>
    4238:	2800      	cmp	r0, #0
    423a:	d100      	bne.n	423e <_vfiprintf_r+0xb2>
    423c:	e091      	b.n	4362 <_vfiprintf_r+0x1d6>
    423e:	4b58      	ldr	r3, [pc, #352]	; (43a0 <_vfiprintf_r+0x214>)
    4240:	2b00      	cmp	r3, #0
    4242:	d000      	beq.n	4246 <_vfiprintf_r+0xba>
    4244:	e084      	b.n	4350 <_vfiprintf_r+0x1c4>
    4246:	2207      	movs	r2, #7
    4248:	9b05      	ldr	r3, [sp, #20]
    424a:	3307      	adds	r3, #7
    424c:	4393      	bics	r3, r2
    424e:	3308      	adds	r3, #8
    4250:	9305      	str	r3, [sp, #20]
    4252:	696b      	ldr	r3, [r5, #20]
    4254:	9a03      	ldr	r2, [sp, #12]
    4256:	189b      	adds	r3, r3, r2
    4258:	616b      	str	r3, [r5, #20]
    425a:	9c02      	ldr	r4, [sp, #8]
    425c:	7823      	ldrb	r3, [r4, #0]
    425e:	2b00      	cmp	r3, #0
    4260:	d104      	bne.n	426c <_vfiprintf_r+0xe0>
    4262:	9b02      	ldr	r3, [sp, #8]
    4264:	1ae3      	subs	r3, r4, r3
    4266:	9304      	str	r3, [sp, #16]
    4268:	d011      	beq.n	428e <_vfiprintf_r+0x102>
    426a:	e003      	b.n	4274 <_vfiprintf_r+0xe8>
    426c:	2b25      	cmp	r3, #37	; 0x25
    426e:	d0f8      	beq.n	4262 <_vfiprintf_r+0xd6>
    4270:	3401      	adds	r4, #1
    4272:	e7f3      	b.n	425c <_vfiprintf_r+0xd0>
    4274:	9b04      	ldr	r3, [sp, #16]
    4276:	1c30      	adds	r0, r6, #0
    4278:	1c39      	adds	r1, r7, #0
    427a:	9a02      	ldr	r2, [sp, #8]
    427c:	f7ff ff73 	bl	4166 <__sfputs_r>
    4280:	1c43      	adds	r3, r0, #1
    4282:	d07b      	beq.n	437c <_vfiprintf_r+0x1f0>
    4284:	696a      	ldr	r2, [r5, #20]
    4286:	9b04      	ldr	r3, [sp, #16]
    4288:	4694      	mov	ip, r2
    428a:	4463      	add	r3, ip
    428c:	616b      	str	r3, [r5, #20]
    428e:	7823      	ldrb	r3, [r4, #0]
    4290:	2b00      	cmp	r3, #0
    4292:	d073      	beq.n	437c <_vfiprintf_r+0x1f0>
    4294:	2201      	movs	r2, #1
    4296:	2300      	movs	r3, #0
    4298:	4252      	negs	r2, r2
    429a:	606a      	str	r2, [r5, #4]
    429c:	a902      	add	r1, sp, #8
    429e:	3254      	adds	r2, #84	; 0x54
    42a0:	1852      	adds	r2, r2, r1
    42a2:	3401      	adds	r4, #1
    42a4:	602b      	str	r3, [r5, #0]
    42a6:	60eb      	str	r3, [r5, #12]
    42a8:	60ab      	str	r3, [r5, #8]
    42aa:	7013      	strb	r3, [r2, #0]
    42ac:	65ab      	str	r3, [r5, #88]	; 0x58
    42ae:	7821      	ldrb	r1, [r4, #0]
    42b0:	483c      	ldr	r0, [pc, #240]	; (43a4 <_vfiprintf_r+0x218>)
    42b2:	2205      	movs	r2, #5
    42b4:	f000 fabc 	bl	4830 <memchr>
    42b8:	2800      	cmp	r0, #0
    42ba:	d009      	beq.n	42d0 <_vfiprintf_r+0x144>
    42bc:	4b39      	ldr	r3, [pc, #228]	; (43a4 <_vfiprintf_r+0x218>)
    42be:	3401      	adds	r4, #1
    42c0:	1ac0      	subs	r0, r0, r3
    42c2:	2301      	movs	r3, #1
    42c4:	4083      	lsls	r3, r0
    42c6:	1c18      	adds	r0, r3, #0
    42c8:	682b      	ldr	r3, [r5, #0]
    42ca:	4318      	orrs	r0, r3
    42cc:	6028      	str	r0, [r5, #0]
    42ce:	e7ee      	b.n	42ae <_vfiprintf_r+0x122>
    42d0:	682b      	ldr	r3, [r5, #0]
    42d2:	06da      	lsls	r2, r3, #27
    42d4:	d504      	bpl.n	42e0 <_vfiprintf_r+0x154>
    42d6:	2253      	movs	r2, #83	; 0x53
    42d8:	2120      	movs	r1, #32
    42da:	a802      	add	r0, sp, #8
    42dc:	1812      	adds	r2, r2, r0
    42de:	7011      	strb	r1, [r2, #0]
    42e0:	071a      	lsls	r2, r3, #28
    42e2:	d504      	bpl.n	42ee <_vfiprintf_r+0x162>
    42e4:	2253      	movs	r2, #83	; 0x53
    42e6:	212b      	movs	r1, #43	; 0x2b
    42e8:	a802      	add	r0, sp, #8
    42ea:	1812      	adds	r2, r2, r0
    42ec:	7011      	strb	r1, [r2, #0]
    42ee:	7822      	ldrb	r2, [r4, #0]
    42f0:	2a2a      	cmp	r2, #42	; 0x2a
    42f2:	d100      	bne.n	42f6 <_vfiprintf_r+0x16a>
    42f4:	e77c      	b.n	41f0 <_vfiprintf_r+0x64>
    42f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    42f8:	e005      	b.n	4306 <_vfiprintf_r+0x17a>
    42fa:	4252      	negs	r2, r2
    42fc:	60ea      	str	r2, [r5, #12]
    42fe:	2202      	movs	r2, #2
    4300:	4313      	orrs	r3, r2
    4302:	602b      	str	r3, [r5, #0]
    4304:	e77b      	b.n	41fe <_vfiprintf_r+0x72>
    4306:	7822      	ldrb	r2, [r4, #0]
    4308:	3a30      	subs	r2, #48	; 0x30
    430a:	2a09      	cmp	r2, #9
    430c:	d804      	bhi.n	4318 <_vfiprintf_r+0x18c>
    430e:	210a      	movs	r1, #10
    4310:	434b      	muls	r3, r1
    4312:	3401      	adds	r4, #1
    4314:	189b      	adds	r3, r3, r2
    4316:	e7f6      	b.n	4306 <_vfiprintf_r+0x17a>
    4318:	9309      	str	r3, [sp, #36]	; 0x24
    431a:	e771      	b.n	4200 <_vfiprintf_r+0x74>
    431c:	7863      	ldrb	r3, [r4, #1]
    431e:	2b2a      	cmp	r3, #42	; 0x2a
    4320:	d109      	bne.n	4336 <_vfiprintf_r+0x1aa>
    4322:	9b05      	ldr	r3, [sp, #20]
    4324:	3402      	adds	r4, #2
    4326:	1d1a      	adds	r2, r3, #4
    4328:	681b      	ldr	r3, [r3, #0]
    432a:	9205      	str	r2, [sp, #20]
    432c:	2b00      	cmp	r3, #0
    432e:	da0d      	bge.n	434c <_vfiprintf_r+0x1c0>
    4330:	2301      	movs	r3, #1
    4332:	425b      	negs	r3, r3
    4334:	e00a      	b.n	434c <_vfiprintf_r+0x1c0>
    4336:	2300      	movs	r3, #0
    4338:	3401      	adds	r4, #1
    433a:	7822      	ldrb	r2, [r4, #0]
    433c:	3a30      	subs	r2, #48	; 0x30
    433e:	2a09      	cmp	r2, #9
    4340:	d804      	bhi.n	434c <_vfiprintf_r+0x1c0>
    4342:	210a      	movs	r1, #10
    4344:	434b      	muls	r3, r1
    4346:	3401      	adds	r4, #1
    4348:	189b      	adds	r3, r3, r2
    434a:	e7f6      	b.n	433a <_vfiprintf_r+0x1ae>
    434c:	9307      	str	r3, [sp, #28]
    434e:	e75b      	b.n	4208 <_vfiprintf_r+0x7c>
    4350:	ab05      	add	r3, sp, #20
    4352:	9300      	str	r3, [sp, #0]
    4354:	1c30      	adds	r0, r6, #0
    4356:	1c29      	adds	r1, r5, #0
    4358:	1c3a      	adds	r2, r7, #0
    435a:	4b13      	ldr	r3, [pc, #76]	; (43a8 <_vfiprintf_r+0x21c>)
    435c:	e000      	b.n	4360 <_vfiprintf_r+0x1d4>
    435e:	bf00      	nop
    4360:	e007      	b.n	4372 <_vfiprintf_r+0x1e6>
    4362:	ab05      	add	r3, sp, #20
    4364:	9300      	str	r3, [sp, #0]
    4366:	1c30      	adds	r0, r6, #0
    4368:	1c29      	adds	r1, r5, #0
    436a:	1c3a      	adds	r2, r7, #0
    436c:	4b0e      	ldr	r3, [pc, #56]	; (43a8 <_vfiprintf_r+0x21c>)
    436e:	f000 f88b 	bl	4488 <_printf_i>
    4372:	9003      	str	r0, [sp, #12]
    4374:	9b03      	ldr	r3, [sp, #12]
    4376:	3301      	adds	r3, #1
    4378:	d000      	beq.n	437c <_vfiprintf_r+0x1f0>
    437a:	e76a      	b.n	4252 <_vfiprintf_r+0xc6>
    437c:	89bb      	ldrh	r3, [r7, #12]
    437e:	065b      	lsls	r3, r3, #25
    4380:	d500      	bpl.n	4384 <_vfiprintf_r+0x1f8>
    4382:	e732      	b.n	41ea <_vfiprintf_r+0x5e>
    4384:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4386:	b01f      	add	sp, #124	; 0x7c
    4388:	bdf0      	pop	{r4, r5, r6, r7, pc}
    438a:	46c0      	nop			; (mov r8, r8)
    438c:	000049f8 	.word	0x000049f8
    4390:	00004a18 	.word	0x00004a18
    4394:	00004a38 	.word	0x00004a38
    4398:	00004a5e 	.word	0x00004a5e
    439c:	00004a62 	.word	0x00004a62
    43a0:	00000000 	.word	0x00000000
    43a4:	00004a58 	.word	0x00004a58
    43a8:	00004167 	.word	0x00004167

000043ac <_printf_common>:
    43ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    43ae:	1c17      	adds	r7, r2, #0
    43b0:	9301      	str	r3, [sp, #4]
    43b2:	690a      	ldr	r2, [r1, #16]
    43b4:	688b      	ldr	r3, [r1, #8]
    43b6:	9000      	str	r0, [sp, #0]
    43b8:	1c0c      	adds	r4, r1, #0
    43ba:	4293      	cmp	r3, r2
    43bc:	da00      	bge.n	43c0 <_printf_common+0x14>
    43be:	1c13      	adds	r3, r2, #0
    43c0:	1c22      	adds	r2, r4, #0
    43c2:	603b      	str	r3, [r7, #0]
    43c4:	3243      	adds	r2, #67	; 0x43
    43c6:	7812      	ldrb	r2, [r2, #0]
    43c8:	2a00      	cmp	r2, #0
    43ca:	d001      	beq.n	43d0 <_printf_common+0x24>
    43cc:	3301      	adds	r3, #1
    43ce:	603b      	str	r3, [r7, #0]
    43d0:	6823      	ldr	r3, [r4, #0]
    43d2:	069b      	lsls	r3, r3, #26
    43d4:	d502      	bpl.n	43dc <_printf_common+0x30>
    43d6:	683b      	ldr	r3, [r7, #0]
    43d8:	3302      	adds	r3, #2
    43da:	603b      	str	r3, [r7, #0]
    43dc:	2506      	movs	r5, #6
    43de:	6823      	ldr	r3, [r4, #0]
    43e0:	401d      	ands	r5, r3
    43e2:	d01e      	beq.n	4422 <_printf_common+0x76>
    43e4:	1c23      	adds	r3, r4, #0
    43e6:	3343      	adds	r3, #67	; 0x43
    43e8:	781b      	ldrb	r3, [r3, #0]
    43ea:	1e5a      	subs	r2, r3, #1
    43ec:	4193      	sbcs	r3, r2
    43ee:	6822      	ldr	r2, [r4, #0]
    43f0:	0692      	lsls	r2, r2, #26
    43f2:	d51c      	bpl.n	442e <_printf_common+0x82>
    43f4:	2030      	movs	r0, #48	; 0x30
    43f6:	18e1      	adds	r1, r4, r3
    43f8:	3140      	adds	r1, #64	; 0x40
    43fa:	70c8      	strb	r0, [r1, #3]
    43fc:	1c21      	adds	r1, r4, #0
    43fe:	1c5a      	adds	r2, r3, #1
    4400:	3145      	adds	r1, #69	; 0x45
    4402:	7809      	ldrb	r1, [r1, #0]
    4404:	18a2      	adds	r2, r4, r2
    4406:	3240      	adds	r2, #64	; 0x40
    4408:	3302      	adds	r3, #2
    440a:	70d1      	strb	r1, [r2, #3]
    440c:	e00f      	b.n	442e <_printf_common+0x82>
    440e:	1c22      	adds	r2, r4, #0
    4410:	2301      	movs	r3, #1
    4412:	9800      	ldr	r0, [sp, #0]
    4414:	9901      	ldr	r1, [sp, #4]
    4416:	3219      	adds	r2, #25
    4418:	9e08      	ldr	r6, [sp, #32]
    441a:	47b0      	blx	r6
    441c:	1c43      	adds	r3, r0, #1
    441e:	d00e      	beq.n	443e <_printf_common+0x92>
    4420:	3501      	adds	r5, #1
    4422:	68e3      	ldr	r3, [r4, #12]
    4424:	683a      	ldr	r2, [r7, #0]
    4426:	1a9b      	subs	r3, r3, r2
    4428:	429d      	cmp	r5, r3
    442a:	dbf0      	blt.n	440e <_printf_common+0x62>
    442c:	e7da      	b.n	43e4 <_printf_common+0x38>
    442e:	1c22      	adds	r2, r4, #0
    4430:	9800      	ldr	r0, [sp, #0]
    4432:	9901      	ldr	r1, [sp, #4]
    4434:	3243      	adds	r2, #67	; 0x43
    4436:	9d08      	ldr	r5, [sp, #32]
    4438:	47a8      	blx	r5
    443a:	1c43      	adds	r3, r0, #1
    443c:	d102      	bne.n	4444 <_printf_common+0x98>
    443e:	2001      	movs	r0, #1
    4440:	4240      	negs	r0, r0
    4442:	e020      	b.n	4486 <_printf_common+0xda>
    4444:	2306      	movs	r3, #6
    4446:	6820      	ldr	r0, [r4, #0]
    4448:	68e1      	ldr	r1, [r4, #12]
    444a:	683a      	ldr	r2, [r7, #0]
    444c:	4003      	ands	r3, r0
    444e:	2500      	movs	r5, #0
    4450:	2b04      	cmp	r3, #4
    4452:	d103      	bne.n	445c <_printf_common+0xb0>
    4454:	1a8d      	subs	r5, r1, r2
    4456:	43eb      	mvns	r3, r5
    4458:	17db      	asrs	r3, r3, #31
    445a:	401d      	ands	r5, r3
    445c:	68a3      	ldr	r3, [r4, #8]
    445e:	6922      	ldr	r2, [r4, #16]
    4460:	4293      	cmp	r3, r2
    4462:	dd01      	ble.n	4468 <_printf_common+0xbc>
    4464:	1a9b      	subs	r3, r3, r2
    4466:	18ed      	adds	r5, r5, r3
    4468:	2700      	movs	r7, #0
    446a:	42af      	cmp	r7, r5
    446c:	da0a      	bge.n	4484 <_printf_common+0xd8>
    446e:	1c22      	adds	r2, r4, #0
    4470:	2301      	movs	r3, #1
    4472:	9800      	ldr	r0, [sp, #0]
    4474:	9901      	ldr	r1, [sp, #4]
    4476:	321a      	adds	r2, #26
    4478:	9e08      	ldr	r6, [sp, #32]
    447a:	47b0      	blx	r6
    447c:	1c43      	adds	r3, r0, #1
    447e:	d0de      	beq.n	443e <_printf_common+0x92>
    4480:	3701      	adds	r7, #1
    4482:	e7f2      	b.n	446a <_printf_common+0xbe>
    4484:	2000      	movs	r0, #0
    4486:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004488 <_printf_i>:
    4488:	b5f0      	push	{r4, r5, r6, r7, lr}
    448a:	b08b      	sub	sp, #44	; 0x2c
    448c:	9206      	str	r2, [sp, #24]
    448e:	1c0a      	adds	r2, r1, #0
    4490:	3243      	adds	r2, #67	; 0x43
    4492:	9307      	str	r3, [sp, #28]
    4494:	9005      	str	r0, [sp, #20]
    4496:	9204      	str	r2, [sp, #16]
    4498:	7e0a      	ldrb	r2, [r1, #24]
    449a:	1c0c      	adds	r4, r1, #0
    449c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    449e:	2a6e      	cmp	r2, #110	; 0x6e
    44a0:	d100      	bne.n	44a4 <_printf_i+0x1c>
    44a2:	e0a8      	b.n	45f6 <_printf_i+0x16e>
    44a4:	d811      	bhi.n	44ca <_printf_i+0x42>
    44a6:	2a63      	cmp	r2, #99	; 0x63
    44a8:	d022      	beq.n	44f0 <_printf_i+0x68>
    44aa:	d809      	bhi.n	44c0 <_printf_i+0x38>
    44ac:	2a00      	cmp	r2, #0
    44ae:	d100      	bne.n	44b2 <_printf_i+0x2a>
    44b0:	e0b2      	b.n	4618 <_printf_i+0x190>
    44b2:	2a58      	cmp	r2, #88	; 0x58
    44b4:	d000      	beq.n	44b8 <_printf_i+0x30>
    44b6:	e0c2      	b.n	463e <_printf_i+0x1b6>
    44b8:	3145      	adds	r1, #69	; 0x45
    44ba:	700a      	strb	r2, [r1, #0]
    44bc:	4a7c      	ldr	r2, [pc, #496]	; (46b0 <_printf_i+0x228>)
    44be:	e04f      	b.n	4560 <_printf_i+0xd8>
    44c0:	2a64      	cmp	r2, #100	; 0x64
    44c2:	d01d      	beq.n	4500 <_printf_i+0x78>
    44c4:	2a69      	cmp	r2, #105	; 0x69
    44c6:	d01b      	beq.n	4500 <_printf_i+0x78>
    44c8:	e0b9      	b.n	463e <_printf_i+0x1b6>
    44ca:	2a73      	cmp	r2, #115	; 0x73
    44cc:	d100      	bne.n	44d0 <_printf_i+0x48>
    44ce:	e0a7      	b.n	4620 <_printf_i+0x198>
    44d0:	d809      	bhi.n	44e6 <_printf_i+0x5e>
    44d2:	2a6f      	cmp	r2, #111	; 0x6f
    44d4:	d029      	beq.n	452a <_printf_i+0xa2>
    44d6:	2a70      	cmp	r2, #112	; 0x70
    44d8:	d000      	beq.n	44dc <_printf_i+0x54>
    44da:	e0b0      	b.n	463e <_printf_i+0x1b6>
    44dc:	2220      	movs	r2, #32
    44de:	6809      	ldr	r1, [r1, #0]
    44e0:	430a      	orrs	r2, r1
    44e2:	6022      	str	r2, [r4, #0]
    44e4:	e037      	b.n	4556 <_printf_i+0xce>
    44e6:	2a75      	cmp	r2, #117	; 0x75
    44e8:	d01f      	beq.n	452a <_printf_i+0xa2>
    44ea:	2a78      	cmp	r2, #120	; 0x78
    44ec:	d033      	beq.n	4556 <_printf_i+0xce>
    44ee:	e0a6      	b.n	463e <_printf_i+0x1b6>
    44f0:	1c0e      	adds	r6, r1, #0
    44f2:	681a      	ldr	r2, [r3, #0]
    44f4:	3642      	adds	r6, #66	; 0x42
    44f6:	1d11      	adds	r1, r2, #4
    44f8:	6019      	str	r1, [r3, #0]
    44fa:	6813      	ldr	r3, [r2, #0]
    44fc:	7033      	strb	r3, [r6, #0]
    44fe:	e0a1      	b.n	4644 <_printf_i+0x1bc>
    4500:	6821      	ldr	r1, [r4, #0]
    4502:	681a      	ldr	r2, [r3, #0]
    4504:	0608      	lsls	r0, r1, #24
    4506:	d406      	bmi.n	4516 <_printf_i+0x8e>
    4508:	0649      	lsls	r1, r1, #25
    450a:	d504      	bpl.n	4516 <_printf_i+0x8e>
    450c:	1d11      	adds	r1, r2, #4
    450e:	6019      	str	r1, [r3, #0]
    4510:	2300      	movs	r3, #0
    4512:	5ed5      	ldrsh	r5, [r2, r3]
    4514:	e002      	b.n	451c <_printf_i+0x94>
    4516:	1d11      	adds	r1, r2, #4
    4518:	6019      	str	r1, [r3, #0]
    451a:	6815      	ldr	r5, [r2, #0]
    451c:	2d00      	cmp	r5, #0
    451e:	da3b      	bge.n	4598 <_printf_i+0x110>
    4520:	232d      	movs	r3, #45	; 0x2d
    4522:	9a04      	ldr	r2, [sp, #16]
    4524:	426d      	negs	r5, r5
    4526:	7013      	strb	r3, [r2, #0]
    4528:	e036      	b.n	4598 <_printf_i+0x110>
    452a:	6821      	ldr	r1, [r4, #0]
    452c:	681a      	ldr	r2, [r3, #0]
    452e:	0608      	lsls	r0, r1, #24
    4530:	d406      	bmi.n	4540 <_printf_i+0xb8>
    4532:	0649      	lsls	r1, r1, #25
    4534:	d504      	bpl.n	4540 <_printf_i+0xb8>
    4536:	6815      	ldr	r5, [r2, #0]
    4538:	1d11      	adds	r1, r2, #4
    453a:	6019      	str	r1, [r3, #0]
    453c:	b2ad      	uxth	r5, r5
    453e:	e002      	b.n	4546 <_printf_i+0xbe>
    4540:	1d11      	adds	r1, r2, #4
    4542:	6019      	str	r1, [r3, #0]
    4544:	6815      	ldr	r5, [r2, #0]
    4546:	4b5a      	ldr	r3, [pc, #360]	; (46b0 <_printf_i+0x228>)
    4548:	7e22      	ldrb	r2, [r4, #24]
    454a:	9303      	str	r3, [sp, #12]
    454c:	270a      	movs	r7, #10
    454e:	2a6f      	cmp	r2, #111	; 0x6f
    4550:	d11d      	bne.n	458e <_printf_i+0x106>
    4552:	2708      	movs	r7, #8
    4554:	e01b      	b.n	458e <_printf_i+0x106>
    4556:	1c22      	adds	r2, r4, #0
    4558:	2178      	movs	r1, #120	; 0x78
    455a:	3245      	adds	r2, #69	; 0x45
    455c:	7011      	strb	r1, [r2, #0]
    455e:	4a55      	ldr	r2, [pc, #340]	; (46b4 <_printf_i+0x22c>)
    4560:	6819      	ldr	r1, [r3, #0]
    4562:	9203      	str	r2, [sp, #12]
    4564:	1d08      	adds	r0, r1, #4
    4566:	6822      	ldr	r2, [r4, #0]
    4568:	6018      	str	r0, [r3, #0]
    456a:	680d      	ldr	r5, [r1, #0]
    456c:	0610      	lsls	r0, r2, #24
    456e:	d402      	bmi.n	4576 <_printf_i+0xee>
    4570:	0650      	lsls	r0, r2, #25
    4572:	d500      	bpl.n	4576 <_printf_i+0xee>
    4574:	b2ad      	uxth	r5, r5
    4576:	07d3      	lsls	r3, r2, #31
    4578:	d502      	bpl.n	4580 <_printf_i+0xf8>
    457a:	2320      	movs	r3, #32
    457c:	431a      	orrs	r2, r3
    457e:	6022      	str	r2, [r4, #0]
    4580:	2710      	movs	r7, #16
    4582:	2d00      	cmp	r5, #0
    4584:	d103      	bne.n	458e <_printf_i+0x106>
    4586:	2320      	movs	r3, #32
    4588:	6822      	ldr	r2, [r4, #0]
    458a:	439a      	bics	r2, r3
    458c:	6022      	str	r2, [r4, #0]
    458e:	1c23      	adds	r3, r4, #0
    4590:	2200      	movs	r2, #0
    4592:	3343      	adds	r3, #67	; 0x43
    4594:	701a      	strb	r2, [r3, #0]
    4596:	e002      	b.n	459e <_printf_i+0x116>
    4598:	270a      	movs	r7, #10
    459a:	4b45      	ldr	r3, [pc, #276]	; (46b0 <_printf_i+0x228>)
    459c:	9303      	str	r3, [sp, #12]
    459e:	6863      	ldr	r3, [r4, #4]
    45a0:	60a3      	str	r3, [r4, #8]
    45a2:	2b00      	cmp	r3, #0
    45a4:	db03      	blt.n	45ae <_printf_i+0x126>
    45a6:	2204      	movs	r2, #4
    45a8:	6821      	ldr	r1, [r4, #0]
    45aa:	4391      	bics	r1, r2
    45ac:	6021      	str	r1, [r4, #0]
    45ae:	2d00      	cmp	r5, #0
    45b0:	d102      	bne.n	45b8 <_printf_i+0x130>
    45b2:	9e04      	ldr	r6, [sp, #16]
    45b4:	2b00      	cmp	r3, #0
    45b6:	d00e      	beq.n	45d6 <_printf_i+0x14e>
    45b8:	9e04      	ldr	r6, [sp, #16]
    45ba:	1c28      	adds	r0, r5, #0
    45bc:	1c39      	adds	r1, r7, #0
    45be:	f7ff f8e3 	bl	3788 <__aeabi_uidivmod>
    45c2:	9b03      	ldr	r3, [sp, #12]
    45c4:	3e01      	subs	r6, #1
    45c6:	5c5b      	ldrb	r3, [r3, r1]
    45c8:	1c28      	adds	r0, r5, #0
    45ca:	7033      	strb	r3, [r6, #0]
    45cc:	1c39      	adds	r1, r7, #0
    45ce:	f7ff f855 	bl	367c <__aeabi_uidiv>
    45d2:	1e05      	subs	r5, r0, #0
    45d4:	d1f1      	bne.n	45ba <_printf_i+0x132>
    45d6:	2f08      	cmp	r7, #8
    45d8:	d109      	bne.n	45ee <_printf_i+0x166>
    45da:	6823      	ldr	r3, [r4, #0]
    45dc:	07db      	lsls	r3, r3, #31
    45de:	d506      	bpl.n	45ee <_printf_i+0x166>
    45e0:	6863      	ldr	r3, [r4, #4]
    45e2:	6922      	ldr	r2, [r4, #16]
    45e4:	4293      	cmp	r3, r2
    45e6:	dc02      	bgt.n	45ee <_printf_i+0x166>
    45e8:	2330      	movs	r3, #48	; 0x30
    45ea:	3e01      	subs	r6, #1
    45ec:	7033      	strb	r3, [r6, #0]
    45ee:	9b04      	ldr	r3, [sp, #16]
    45f0:	1b9b      	subs	r3, r3, r6
    45f2:	6123      	str	r3, [r4, #16]
    45f4:	e02b      	b.n	464e <_printf_i+0x1c6>
    45f6:	6809      	ldr	r1, [r1, #0]
    45f8:	681a      	ldr	r2, [r3, #0]
    45fa:	0608      	lsls	r0, r1, #24
    45fc:	d407      	bmi.n	460e <_printf_i+0x186>
    45fe:	0649      	lsls	r1, r1, #25
    4600:	d505      	bpl.n	460e <_printf_i+0x186>
    4602:	1d11      	adds	r1, r2, #4
    4604:	6019      	str	r1, [r3, #0]
    4606:	6813      	ldr	r3, [r2, #0]
    4608:	8aa2      	ldrh	r2, [r4, #20]
    460a:	801a      	strh	r2, [r3, #0]
    460c:	e004      	b.n	4618 <_printf_i+0x190>
    460e:	1d11      	adds	r1, r2, #4
    4610:	6019      	str	r1, [r3, #0]
    4612:	6813      	ldr	r3, [r2, #0]
    4614:	6962      	ldr	r2, [r4, #20]
    4616:	601a      	str	r2, [r3, #0]
    4618:	2300      	movs	r3, #0
    461a:	9e04      	ldr	r6, [sp, #16]
    461c:	6123      	str	r3, [r4, #16]
    461e:	e016      	b.n	464e <_printf_i+0x1c6>
    4620:	681a      	ldr	r2, [r3, #0]
    4622:	1d11      	adds	r1, r2, #4
    4624:	6019      	str	r1, [r3, #0]
    4626:	6816      	ldr	r6, [r2, #0]
    4628:	2100      	movs	r1, #0
    462a:	1c30      	adds	r0, r6, #0
    462c:	6862      	ldr	r2, [r4, #4]
    462e:	f000 f8ff 	bl	4830 <memchr>
    4632:	2800      	cmp	r0, #0
    4634:	d001      	beq.n	463a <_printf_i+0x1b2>
    4636:	1b80      	subs	r0, r0, r6
    4638:	6060      	str	r0, [r4, #4]
    463a:	6863      	ldr	r3, [r4, #4]
    463c:	e003      	b.n	4646 <_printf_i+0x1be>
    463e:	1c26      	adds	r6, r4, #0
    4640:	3642      	adds	r6, #66	; 0x42
    4642:	7032      	strb	r2, [r6, #0]
    4644:	2301      	movs	r3, #1
    4646:	6123      	str	r3, [r4, #16]
    4648:	2300      	movs	r3, #0
    464a:	9a04      	ldr	r2, [sp, #16]
    464c:	7013      	strb	r3, [r2, #0]
    464e:	9b07      	ldr	r3, [sp, #28]
    4650:	9805      	ldr	r0, [sp, #20]
    4652:	9300      	str	r3, [sp, #0]
    4654:	1c21      	adds	r1, r4, #0
    4656:	9b06      	ldr	r3, [sp, #24]
    4658:	aa09      	add	r2, sp, #36	; 0x24
    465a:	f7ff fea7 	bl	43ac <_printf_common>
    465e:	1c43      	adds	r3, r0, #1
    4660:	d102      	bne.n	4668 <_printf_i+0x1e0>
    4662:	2001      	movs	r0, #1
    4664:	4240      	negs	r0, r0
    4666:	e021      	b.n	46ac <_printf_i+0x224>
    4668:	6923      	ldr	r3, [r4, #16]
    466a:	9805      	ldr	r0, [sp, #20]
    466c:	9906      	ldr	r1, [sp, #24]
    466e:	1c32      	adds	r2, r6, #0
    4670:	9d07      	ldr	r5, [sp, #28]
    4672:	47a8      	blx	r5
    4674:	1c43      	adds	r3, r0, #1
    4676:	d0f4      	beq.n	4662 <_printf_i+0x1da>
    4678:	6823      	ldr	r3, [r4, #0]
    467a:	079b      	lsls	r3, r3, #30
    467c:	d405      	bmi.n	468a <_printf_i+0x202>
    467e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4680:	68e0      	ldr	r0, [r4, #12]
    4682:	4298      	cmp	r0, r3
    4684:	da12      	bge.n	46ac <_printf_i+0x224>
    4686:	1c18      	adds	r0, r3, #0
    4688:	e010      	b.n	46ac <_printf_i+0x224>
    468a:	2500      	movs	r5, #0
    468c:	68e3      	ldr	r3, [r4, #12]
    468e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4690:	1a9b      	subs	r3, r3, r2
    4692:	429d      	cmp	r5, r3
    4694:	daf3      	bge.n	467e <_printf_i+0x1f6>
    4696:	1c22      	adds	r2, r4, #0
    4698:	2301      	movs	r3, #1
    469a:	9805      	ldr	r0, [sp, #20]
    469c:	9906      	ldr	r1, [sp, #24]
    469e:	3219      	adds	r2, #25
    46a0:	9e07      	ldr	r6, [sp, #28]
    46a2:	47b0      	blx	r6
    46a4:	1c43      	adds	r3, r0, #1
    46a6:	d0dc      	beq.n	4662 <_printf_i+0x1da>
    46a8:	3501      	adds	r5, #1
    46aa:	e7ef      	b.n	468c <_printf_i+0x204>
    46ac:	b00b      	add	sp, #44	; 0x2c
    46ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    46b0:	00004a69 	.word	0x00004a69
    46b4:	00004a7a 	.word	0x00004a7a

000046b8 <_sbrk_r>:
    46b8:	b538      	push	{r3, r4, r5, lr}
    46ba:	2300      	movs	r3, #0
    46bc:	4c06      	ldr	r4, [pc, #24]	; (46d8 <_sbrk_r+0x20>)
    46be:	1c05      	adds	r5, r0, #0
    46c0:	1c08      	adds	r0, r1, #0
    46c2:	6023      	str	r3, [r4, #0]
    46c4:	f7fe fc04 	bl	2ed0 <_sbrk>
    46c8:	1c43      	adds	r3, r0, #1
    46ca:	d103      	bne.n	46d4 <_sbrk_r+0x1c>
    46cc:	6823      	ldr	r3, [r4, #0]
    46ce:	2b00      	cmp	r3, #0
    46d0:	d000      	beq.n	46d4 <_sbrk_r+0x1c>
    46d2:	602b      	str	r3, [r5, #0]
    46d4:	bd38      	pop	{r3, r4, r5, pc}
    46d6:	46c0      	nop			; (mov r8, r8)
    46d8:	200001f8 	.word	0x200001f8

000046dc <__sread>:
    46dc:	b538      	push	{r3, r4, r5, lr}
    46de:	1c0c      	adds	r4, r1, #0
    46e0:	250e      	movs	r5, #14
    46e2:	5f49      	ldrsh	r1, [r1, r5]
    46e4:	f000 f8b0 	bl	4848 <_read_r>
    46e8:	2800      	cmp	r0, #0
    46ea:	db03      	blt.n	46f4 <__sread+0x18>
    46ec:	6d63      	ldr	r3, [r4, #84]	; 0x54
    46ee:	181b      	adds	r3, r3, r0
    46f0:	6563      	str	r3, [r4, #84]	; 0x54
    46f2:	e003      	b.n	46fc <__sread+0x20>
    46f4:	89a2      	ldrh	r2, [r4, #12]
    46f6:	4b02      	ldr	r3, [pc, #8]	; (4700 <__sread+0x24>)
    46f8:	4013      	ands	r3, r2
    46fa:	81a3      	strh	r3, [r4, #12]
    46fc:	bd38      	pop	{r3, r4, r5, pc}
    46fe:	46c0      	nop			; (mov r8, r8)
    4700:	ffffefff 	.word	0xffffefff

00004704 <__swrite>:
    4704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4706:	1c1e      	adds	r6, r3, #0
    4708:	898b      	ldrh	r3, [r1, #12]
    470a:	1c05      	adds	r5, r0, #0
    470c:	1c0c      	adds	r4, r1, #0
    470e:	1c17      	adds	r7, r2, #0
    4710:	05db      	lsls	r3, r3, #23
    4712:	d505      	bpl.n	4720 <__swrite+0x1c>
    4714:	230e      	movs	r3, #14
    4716:	5ec9      	ldrsh	r1, [r1, r3]
    4718:	2200      	movs	r2, #0
    471a:	2302      	movs	r3, #2
    471c:	f000 f874 	bl	4808 <_lseek_r>
    4720:	89a2      	ldrh	r2, [r4, #12]
    4722:	4b05      	ldr	r3, [pc, #20]	; (4738 <__swrite+0x34>)
    4724:	1c28      	adds	r0, r5, #0
    4726:	4013      	ands	r3, r2
    4728:	81a3      	strh	r3, [r4, #12]
    472a:	1c3a      	adds	r2, r7, #0
    472c:	230e      	movs	r3, #14
    472e:	5ee1      	ldrsh	r1, [r4, r3]
    4730:	1c33      	adds	r3, r6, #0
    4732:	f000 f81f 	bl	4774 <_write_r>
    4736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4738:	ffffefff 	.word	0xffffefff

0000473c <__sseek>:
    473c:	b538      	push	{r3, r4, r5, lr}
    473e:	1c0c      	adds	r4, r1, #0
    4740:	250e      	movs	r5, #14
    4742:	5f49      	ldrsh	r1, [r1, r5]
    4744:	f000 f860 	bl	4808 <_lseek_r>
    4748:	89a3      	ldrh	r3, [r4, #12]
    474a:	1c42      	adds	r2, r0, #1
    474c:	d103      	bne.n	4756 <__sseek+0x1a>
    474e:	4a05      	ldr	r2, [pc, #20]	; (4764 <__sseek+0x28>)
    4750:	4013      	ands	r3, r2
    4752:	81a3      	strh	r3, [r4, #12]
    4754:	e004      	b.n	4760 <__sseek+0x24>
    4756:	2280      	movs	r2, #128	; 0x80
    4758:	0152      	lsls	r2, r2, #5
    475a:	4313      	orrs	r3, r2
    475c:	81a3      	strh	r3, [r4, #12]
    475e:	6560      	str	r0, [r4, #84]	; 0x54
    4760:	bd38      	pop	{r3, r4, r5, pc}
    4762:	46c0      	nop			; (mov r8, r8)
    4764:	ffffefff 	.word	0xffffefff

00004768 <__sclose>:
    4768:	b508      	push	{r3, lr}
    476a:	230e      	movs	r3, #14
    476c:	5ec9      	ldrsh	r1, [r1, r3]
    476e:	f000 f815 	bl	479c <_close_r>
    4772:	bd08      	pop	{r3, pc}

00004774 <_write_r>:
    4774:	b538      	push	{r3, r4, r5, lr}
    4776:	1c05      	adds	r5, r0, #0
    4778:	2000      	movs	r0, #0
    477a:	4c07      	ldr	r4, [pc, #28]	; (4798 <_write_r+0x24>)
    477c:	6020      	str	r0, [r4, #0]
    477e:	1c08      	adds	r0, r1, #0
    4780:	1c11      	adds	r1, r2, #0
    4782:	1c1a      	adds	r2, r3, #0
    4784:	f7fd fb34 	bl	1df0 <_write>
    4788:	1c43      	adds	r3, r0, #1
    478a:	d103      	bne.n	4794 <_write_r+0x20>
    478c:	6823      	ldr	r3, [r4, #0]
    478e:	2b00      	cmp	r3, #0
    4790:	d000      	beq.n	4794 <_write_r+0x20>
    4792:	602b      	str	r3, [r5, #0]
    4794:	bd38      	pop	{r3, r4, r5, pc}
    4796:	46c0      	nop			; (mov r8, r8)
    4798:	200001f8 	.word	0x200001f8

0000479c <_close_r>:
    479c:	b538      	push	{r3, r4, r5, lr}
    479e:	2300      	movs	r3, #0
    47a0:	4c06      	ldr	r4, [pc, #24]	; (47bc <_close_r+0x20>)
    47a2:	1c05      	adds	r5, r0, #0
    47a4:	1c08      	adds	r0, r1, #0
    47a6:	6023      	str	r3, [r4, #0]
    47a8:	f7fe fbb0 	bl	2f0c <_close>
    47ac:	1c43      	adds	r3, r0, #1
    47ae:	d103      	bne.n	47b8 <_close_r+0x1c>
    47b0:	6823      	ldr	r3, [r4, #0]
    47b2:	2b00      	cmp	r3, #0
    47b4:	d000      	beq.n	47b8 <_close_r+0x1c>
    47b6:	602b      	str	r3, [r5, #0]
    47b8:	bd38      	pop	{r3, r4, r5, pc}
    47ba:	46c0      	nop			; (mov r8, r8)
    47bc:	200001f8 	.word	0x200001f8

000047c0 <_fstat_r>:
    47c0:	b538      	push	{r3, r4, r5, lr}
    47c2:	2300      	movs	r3, #0
    47c4:	4c06      	ldr	r4, [pc, #24]	; (47e0 <_fstat_r+0x20>)
    47c6:	1c05      	adds	r5, r0, #0
    47c8:	1c08      	adds	r0, r1, #0
    47ca:	1c11      	adds	r1, r2, #0
    47cc:	6023      	str	r3, [r4, #0]
    47ce:	f7fe fba7 	bl	2f20 <_fstat>
    47d2:	1c43      	adds	r3, r0, #1
    47d4:	d103      	bne.n	47de <_fstat_r+0x1e>
    47d6:	6823      	ldr	r3, [r4, #0]
    47d8:	2b00      	cmp	r3, #0
    47da:	d000      	beq.n	47de <_fstat_r+0x1e>
    47dc:	602b      	str	r3, [r5, #0]
    47de:	bd38      	pop	{r3, r4, r5, pc}
    47e0:	200001f8 	.word	0x200001f8

000047e4 <_isatty_r>:
    47e4:	b538      	push	{r3, r4, r5, lr}
    47e6:	2300      	movs	r3, #0
    47e8:	4c06      	ldr	r4, [pc, #24]	; (4804 <_isatty_r+0x20>)
    47ea:	1c05      	adds	r5, r0, #0
    47ec:	1c08      	adds	r0, r1, #0
    47ee:	6023      	str	r3, [r4, #0]
    47f0:	f7fe fba4 	bl	2f3c <_isatty>
    47f4:	1c43      	adds	r3, r0, #1
    47f6:	d103      	bne.n	4800 <_isatty_r+0x1c>
    47f8:	6823      	ldr	r3, [r4, #0]
    47fa:	2b00      	cmp	r3, #0
    47fc:	d000      	beq.n	4800 <_isatty_r+0x1c>
    47fe:	602b      	str	r3, [r5, #0]
    4800:	bd38      	pop	{r3, r4, r5, pc}
    4802:	46c0      	nop			; (mov r8, r8)
    4804:	200001f8 	.word	0x200001f8

00004808 <_lseek_r>:
    4808:	b538      	push	{r3, r4, r5, lr}
    480a:	1c05      	adds	r5, r0, #0
    480c:	2000      	movs	r0, #0
    480e:	4c07      	ldr	r4, [pc, #28]	; (482c <_lseek_r+0x24>)
    4810:	6020      	str	r0, [r4, #0]
    4812:	1c08      	adds	r0, r1, #0
    4814:	1c11      	adds	r1, r2, #0
    4816:	1c1a      	adds	r2, r3, #0
    4818:	f7fe fb9a 	bl	2f50 <_lseek>
    481c:	1c43      	adds	r3, r0, #1
    481e:	d103      	bne.n	4828 <_lseek_r+0x20>
    4820:	6823      	ldr	r3, [r4, #0]
    4822:	2b00      	cmp	r3, #0
    4824:	d000      	beq.n	4828 <_lseek_r+0x20>
    4826:	602b      	str	r3, [r5, #0]
    4828:	bd38      	pop	{r3, r4, r5, pc}
    482a:	46c0      	nop			; (mov r8, r8)
    482c:	200001f8 	.word	0x200001f8

00004830 <memchr>:
    4830:	b2c9      	uxtb	r1, r1
    4832:	1882      	adds	r2, r0, r2
    4834:	4290      	cmp	r0, r2
    4836:	d004      	beq.n	4842 <memchr+0x12>
    4838:	7803      	ldrb	r3, [r0, #0]
    483a:	428b      	cmp	r3, r1
    483c:	d002      	beq.n	4844 <memchr+0x14>
    483e:	3001      	adds	r0, #1
    4840:	e7f8      	b.n	4834 <memchr+0x4>
    4842:	2000      	movs	r0, #0
    4844:	4770      	bx	lr
	...

00004848 <_read_r>:
    4848:	b538      	push	{r3, r4, r5, lr}
    484a:	1c05      	adds	r5, r0, #0
    484c:	2000      	movs	r0, #0
    484e:	4c07      	ldr	r4, [pc, #28]	; (486c <_read_r+0x24>)
    4850:	6020      	str	r0, [r4, #0]
    4852:	1c08      	adds	r0, r1, #0
    4854:	1c11      	adds	r1, r2, #0
    4856:	1c1a      	adds	r2, r3, #0
    4858:	f7fd fa9e 	bl	1d98 <_read>
    485c:	1c43      	adds	r3, r0, #1
    485e:	d103      	bne.n	4868 <_read_r+0x20>
    4860:	6823      	ldr	r3, [r4, #0]
    4862:	2b00      	cmp	r3, #0
    4864:	d000      	beq.n	4868 <_read_r+0x20>
    4866:	602b      	str	r3, [r5, #0]
    4868:	bd38      	pop	{r3, r4, r5, pc}
    486a:	46c0      	nop			; (mov r8, r8)
    486c:	200001f8 	.word	0x200001f8
    4870:	42000800 	.word	0x42000800
    4874:	42000c00 	.word	0x42000c00
    4878:	42001000 	.word	0x42001000
    487c:	42001400 	.word	0x42001400
    4880:	42001800 	.word	0x42001800
    4884:	42001c00 	.word	0x42001c00
    4888:	0c0b0a09 	.word	0x0c0b0a09
    488c:	00000e0d 	.word	0x00000e0d
    4890:	0000251e 	.word	0x0000251e
    4894:	0000259a 	.word	0x0000259a
    4898:	0000259a 	.word	0x0000259a
    489c:	00002540 	.word	0x00002540
    48a0:	0000253a 	.word	0x0000253a
    48a4:	00002546 	.word	0x00002546
    48a8:	00002524 	.word	0x00002524
    48ac:	0000254c 	.word	0x0000254c
    48b0:	00002580 	.word	0x00002580
    48b4:	00002674 	.word	0x00002674
    48b8:	000026c4 	.word	0x000026c4
    48bc:	000026c4 	.word	0x000026c4
    48c0:	000026c0 	.word	0x000026c0
    48c4:	00002666 	.word	0x00002666
    48c8:	00002686 	.word	0x00002686
    48cc:	00002656 	.word	0x00002656
    48d0:	00002698 	.word	0x00002698
    48d4:	000026aa 	.word	0x000026aa
    48d8:	0002001e 	.word	0x0002001e
    48dc:	2000000c 	.word	0x2000000c
    48e0:	00000000 	.word	0x00000000
    48e4:	0002001e 	.word	0x0002001e
    48e8:	20000008 	.word	0x20000008
    48ec:	00000000 	.word	0x00000000
    48f0:	0002001e 	.word	0x0002001e
    48f4:	20000010 	.word	0x20000010
    48f8:	00000000 	.word	0x00000000
    48fc:	20433249 	.word	0x20433249
    4900:	7473616d 	.word	0x7473616d
    4904:	69207265 	.word	0x69207265
    4908:	2074696e 	.word	0x2074696e
    490c:	74617473 	.word	0x74617473
    4910:	203a7375 	.word	0x203a7375
    4914:	0a0d6425 	.word	0x0a0d6425
    4918:	00000000 	.word	0x00000000
    491c:	20433249 	.word	0x20433249
    4920:	7473616d 	.word	0x7473616d
    4924:	69207265 	.word	0x69207265
    4928:	2074696e 	.word	0x2074696e
    492c:	6f727265 	.word	0x6f727265
    4930:	74732072 	.word	0x74732072
    4934:	73757461 	.word	0x73757461
    4938:	6425203a 	.word	0x6425203a
    493c:	00000a0d 	.word	0x00000a0d
    4940:	5f633269 	.word	0x5f633269
    4944:	7473616d 	.word	0x7473616d
    4948:	775f7265 	.word	0x775f7265
    494c:	65746972 	.word	0x65746972
    4950:	6361705f 	.word	0x6361705f
    4954:	5f74656b 	.word	0x5f74656b
    4958:	74696177 	.word	0x74696177
    495c:	61747320 	.word	0x61747320
    4960:	3a737574 	.word	0x3a737574
    4964:	0d642520 	.word	0x0d642520
    4968:	0000000a 	.word	0x0000000a
    496c:	20433249 	.word	0x20433249
    4970:	74697277 	.word	0x74697277
    4974:	69742065 	.word	0x69742065
    4978:	2064656d 	.word	0x2064656d
    497c:	2e74756f 	.word	0x2e74756f
    4980:	0000000d 	.word	0x0000000d
    4984:	46202d2d 	.word	0x46202d2d
    4988:	72656572 	.word	0x72656572
    498c:	20736f74 	.word	0x20736f74
    4990:	6d617845 	.word	0x6d617845
    4994:	20656c70 	.word	0x20656c70
    4998:	0d0a2d2d 	.word	0x0d0a2d2d
    499c:	00000000 	.word	0x00000000
    49a0:	25202d2d 	.word	0x25202d2d
    49a4:	000d0a73 	.word	0x000d0a73
    49a8:	444d4153 	.word	0x444d4153
    49ac:	585f3132 	.word	0x585f3132
    49b0:	49414c50 	.word	0x49414c50
    49b4:	5f44454e 	.word	0x5f44454e
    49b8:	004f5250 	.word	0x004f5250
    49bc:	43202d2d 	.word	0x43202d2d
    49c0:	69706d6f 	.word	0x69706d6f
    49c4:	3a64656c 	.word	0x3a64656c
    49c8:	20732520 	.word	0x20732520
    49cc:	2d207325 	.word	0x2d207325
    49d0:	000d0a2d 	.word	0x000d0a2d
    49d4:	20766f4e 	.word	0x20766f4e
    49d8:	32203232 	.word	0x32203232
    49dc:	00353130 	.word	0x00353130
    49e0:	303a3531 	.word	0x303a3531
    49e4:	31303a31 	.word	0x31303a31
    49e8:	00000000 	.word	0x00000000
    49ec:	00207825 	.word	0x00207825
    49f0:	00000043 	.word	0x00000043

000049f4 <_global_impure_ptr>:
    49f4:	20000014                                ... 

000049f8 <__sf_fake_stdin>:
	...

00004a18 <__sf_fake_stdout>:
	...

00004a38 <__sf_fake_stderr>:
	...
    4a58:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    4a68:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    4a78:	31300046 35343332 39383736 64636261     F.0123456789abcd
    4a88:	00006665                                ef..

00004a8c <_init>:
    4a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4a8e:	46c0      	nop			; (mov r8, r8)
    4a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4a92:	bc08      	pop	{r3}
    4a94:	469e      	mov	lr, r3
    4a96:	4770      	bx	lr

00004a98 <__init_array_start>:
    4a98:	000000d9 	.word	0x000000d9

00004a9c <_fini>:
    4a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4a9e:	46c0      	nop			; (mov r8, r8)
    4aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4aa2:	bc08      	pop	{r3}
    4aa4:	469e      	mov	lr, r3
    4aa6:	4770      	bx	lr

00004aa8 <__fini_array_start>:
    4aa8:	000000b1 	.word	0x000000b1
