
---------- Begin Simulation Statistics ----------
final_tick                               6948686824000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 307907                       # Simulator instruction rate (inst/s)
host_mem_usage                               17519924                       # Number of bytes of host memory used
host_op_rate                                   325427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6495.47                       # Real time elapsed on the host
host_tick_rate                              214990644                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000027                       # Number of instructions simulated
sim_ops                                    2113800153                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.396465                       # Number of seconds simulated
sim_ticks                                1396464730500                       # Number of ticks simulated
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses        1269079                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     3                       # Number of integer alu accesses
system.cpu.num_int_insts                            3                       # number of integer instructions
system.cpu.num_int_register_reads                  60                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 17                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                    20                       # Number of vector alu accesses
system.cpu.num_vec_insts                           20                       # number of vector instructions
system.cpu.num_vec_register_reads                  35                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 19                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       5     25.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatMult                     12     60.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%     95.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                   4318                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    108730269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     217591659                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          33134736                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33135144                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000007                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2113800133                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.396465                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.396465                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    3997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1142570                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         27484620                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.226739                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1970976195                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          293622650                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       815312208                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     395112779                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          169                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    304716783                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2177709515                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1677353545                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2788369                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3426194384                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        6754857                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     277603012                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1147210                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     293819626                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         9909                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       516397                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       626173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2296737075                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2133159552                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.708008                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1626108139                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.763771                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2133676167                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2186964804                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       188583442                       # number of integer regfile writes
system.switch_cpus.ipc                       0.716094                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.716094                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           12      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     205188683      5.98%      5.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%      5.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%      5.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    760717150     22.18%     28.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     28.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     28.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    454153318     13.24%     41.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     14633094      0.43%     41.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     20485742      0.60%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        77246      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     42.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1679914775     48.99%     91.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    293812733      8.57%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3428982753                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           662399652                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.193177                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             186      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      33674682      5.08%      5.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult    225447122     34.03%     39.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     39.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      58532305      8.84%     47.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc     41874980      6.32%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     54.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      285893028     43.16%     97.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      16977349      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      262468250                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3307693178                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    216066767                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    228717674                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2177709515                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3428982753                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     63909360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      4260806                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined    189732914                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2792925444                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.227739                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.013105                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1859268188     66.57%     66.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    139699346      5.00%     71.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    120473697      4.31%     75.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    106430051      3.81%     79.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    347575620     12.44%     92.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     72547929      2.60%     94.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     81082690      2.90%     97.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     37275789      1.33%     98.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     28572134      1.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2792925444                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.227737                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses     3828914143                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   7009858230                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses   1917092785                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes   2012911110                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     24633675                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10189561                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    395112779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    304716783                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads     14264465464                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes     1227680619                       # number of misc regfile writes
system.switch_cpus.numCycles               2792929441                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      77                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads       2757868468                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes      1669392652                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    179689225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1454                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    359354164                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1454                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    416676053                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        416676054                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    416676053                       # number of overall hits
system.cpu.dcache.overall_hits::total       416676054                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data    245459755                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      245459757                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data    245459755                       # number of overall misses
system.cpu.dcache.overall_misses::total     245459757                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 8303193427859                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 8303193427859                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 8303193427859                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 8303193427859                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    662135808                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    662135811                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    662135808                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    662135811                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.370709                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.370709                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.370709                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.370709                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 33827.107127                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33827.106852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 33827.107127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33827.106852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1402354700                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          659                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs         155904135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.994981                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   219.666667                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks    179659425                       # number of writebacks
system.cpu.dcache.writebacks::total         179659425                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     65799816                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     65799816                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     65799816                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     65799816                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data    179659939                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    179659939                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data    179659939                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    179659939                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 3915862165221                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 3915862165221                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 3915862165221                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3915862165221                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.271334                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.271334                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.271334                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.271334                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21795.967354                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21795.967354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21795.967354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21795.967354                       # average overall mshr miss latency
system.cpu.dcache.replacements              179659425                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    278157371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       278157372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     92921181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      92921182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 5465994824000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5465994824000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    371078552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    371078554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.250408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58823.992175                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58823.991542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     65695403                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     65695403                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     27225778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     27225778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1232405952000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1232405952000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.073369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.073369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 45266.142698                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45266.142698                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    138518682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      138518682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data    152538574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total    152538575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 2837198603859                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2837198603859                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    291057256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    291057257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.524084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.524084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18599.876277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18599.876155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       104413                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104413                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data    152434161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total    152434161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 2683456213221                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2683456213221                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.523726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.523726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17604.034395                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17604.034395                       # average WriteReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.998359                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           596335991                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         179659937                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.319249                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5552222094500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000141                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.998218                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5476746425                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5476746425                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    154162545                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        154162563                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    154162545                       # number of overall hits
system.cpu.icache.overall_hits::total       154162563                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             36                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.cpu.icache.overall_misses::total            36                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2839500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2839500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2839500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2839500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    154162579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    154162599                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    154162579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    154162599                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83514.705882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        78875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83514.705882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        78875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2799500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2799500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2799500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2799500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84833.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    154162545                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       154162563                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           34                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            36                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2839500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2839500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    154162579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    154162599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83514.705882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        78875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2799500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2799500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.170409                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           154162598                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4404645.657143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5552222094000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    29.170409                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.056973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.060880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.068359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1233300827                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1233300827                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5552222103500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1396464720500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data    166663336                       # number of demand (read+write) hits
system.l2.demand_hits::total                166663336                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data    166663336                       # number of overall hits
system.l2.overall_hits::total               166663336                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     12996462                       # number of demand (read+write) misses
system.l2.demand_misses::total               12996499                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     12996462                       # number of overall misses
system.l2.overall_misses::total              12996499                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2749500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1680382119973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1680384869473                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2749500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1680382119973                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1680384869473                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data    179659798                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            179659835                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data    179659798                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           179659835                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.072339                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072339                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.072339                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072339                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83318.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 129295.351302                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129295.194765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83318.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 129295.351302                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129295.194765                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            5481549                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     57140                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      95.931904                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        68                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks            81548389                       # number of writebacks
system.l2.writebacks::total                  81548389                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data       754257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              754257                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data       754257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             754257                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     12242205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12242238                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     96619148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     12242205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        108861386                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2419500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1516628957015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1516631376515                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 10642008932884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2419500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1516628957015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 12158640309399                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.068141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.068141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.605931                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73318.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 123885.276959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 123885.140651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 110143.891280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73318.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 123885.276959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111689.192616                       # average overall mshr miss latency
system.l2.replacements                      108730488                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks    152433822                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total        152433822                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks    152433822                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total    152433822                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     27225603                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27225603                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     27225603                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27225603                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     96619148                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       96619148                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 10642008932884                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 10642008932884                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 110143.891280                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 110143.891280                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data    147142606                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total             147142606                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data      5291414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5291415                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 709529330026                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  709529330026                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data    152434020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total         152434021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.034713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.034713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 134090.685406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 134090.660065                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data       638695                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           638695                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      4652719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4652719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 628783894303                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 628783894303                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.030523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.030523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 135143.320347                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 135143.320347                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2749500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2749500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83318.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78557.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2419500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2419500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.942857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73318.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73318.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     19520730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19520730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      7705048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7705049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 970852789947                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 970852789947                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data     27225778                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27225779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.283006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.283006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 126002.172854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126002.156501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data       115562                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       115562                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      7589486                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7589486                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 887845062712                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 887845062712                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.278761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.278761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 116983.556292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116983.556292                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data          141                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               141                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.switch_cpus.data          141                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           141                       # number of InvalidateReq accesses(hits+misses)
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued               917525323                       # number of hwpf issued
system.l2.prefetcher.pfIdentified           976785000                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               598702                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           58121883                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             348135680                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 131002.464223                       # Cycle average of tags in use
system.l2.tags.total_refs                   455184278                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 108861701                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.181308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5552222094000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.281370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.002114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.453958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 116299.748018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.033894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 14699.944868                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.887297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.112152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999469                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022        114380                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         16692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         6143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        62118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        45309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          830                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6520                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.872650                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.127350                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                5857972117                       # Number of tag accesses
system.l2.tags.data_accesses               5857972117                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples  81548389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  96617913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        33.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples  12243440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000045537652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      4728164                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      4728164                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           176101089                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           77442791                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   108861386                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   81548389                       # Number of write requests accepted
system.mem_ctrls.readBursts                 108861386                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 81548389                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      59.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             108861386                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             81548389                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6603629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8974234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9569054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 8894966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 8451338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 8304775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 8102977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 7789519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 7793971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 7418915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6614527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                5601908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3923059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3298940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2691008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2083023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1567613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1054438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 107933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  15559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 422935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 519735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 791142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                1158970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                1590637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                2081740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                2631804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                3322927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                4018456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                4849760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                5708943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                6330187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                6859086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                7061708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                6977342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                7059160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                6841769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                5353106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                1522384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                1238227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                1002250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                 801562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                 649707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                 526415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                 425217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                 343779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                 275241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                 221043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                 176751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                 140779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                 112806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  91622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  74907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  61744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  50830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  41827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  34615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  28654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  23892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  19776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  16490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  13856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  11826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   9845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   8154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   6972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   5929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   5050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   4345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   3716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   3219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                   994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                   821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                   723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                   600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                   503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                   322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                   115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                    71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                    47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                    30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                    22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples      4728164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.024026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.093141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.251922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047      4728163    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-129023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       4728164                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      4728164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.247359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.043940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.025445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          3699060     78.23%     78.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            97565      2.06%     80.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           150816      3.19%     83.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19           131677      2.78%     86.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           110237      2.33%     88.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21           104394      2.21%     90.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22            81762      1.73%     92.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23            68412      1.45%     93.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            57775      1.22%     95.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25            47909      1.01%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26            39011      0.83%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27            35244      0.75%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28            28754      0.61%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29            21901      0.46%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30            17038      0.36%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31            11445      0.24%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             7793      0.16%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33             5104      0.11%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34             3609      0.08%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35             2566      0.05%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36             1753      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37             1193      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38              940      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39              895      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40              565      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41              313      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42              147      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43              115      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44               52      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45               50      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46               29      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::67                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       4728164                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              6967128704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           5219096896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4989.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   3737.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1396464704506                       # Total gap between requests
system.mem_ctrls.avgGap                       7334.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher   6183546304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         2112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data    783580096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks   5219093760                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 4428000341.824601173401                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 1512.390505733578                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 561116997.003885269165                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3737361671.949508666992                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher     96617913                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           33                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data     12243440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     81548389                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher 7151921238150                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      1030874                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data 950037579806                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 84821805531907                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     74022.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31238.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     77595.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1040140.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher   6183545728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         2112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data    783580096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    6967128192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         2240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks   5219096896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total   5219096896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher     96617902                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data     12243439                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total      108861378                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     81548389                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      81548389                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst           92                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data           92                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   4427999929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst         1512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    561116997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4989118622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst           92                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst         1512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total         1604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   3737363918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      3737363918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   3737363918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst           92                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data           92                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   4427999929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst         1512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    561116997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      8726482540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts            108861383                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts            81548340                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      3401862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      3401779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      3401856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      3401857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      3401830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      3401830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      3401835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      3401925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      3401932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      3401907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      3401909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      3401932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      3401933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      3401942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      3401830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      3401858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      3401868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      3401779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      3401779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      3401826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      3401889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      3402087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      3402094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      3401913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      3401947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      3402044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      3402024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      3401974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      3402064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      3402029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      3402035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      3402014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0      2548309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1      2548275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2      2548352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3      2548348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4      2548326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5      2548326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6      2548324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7      2548421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8      2548428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9      2548403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10      2548405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11      2548428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12      2548429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13      2548429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14      2548326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15      2548353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16      2548341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17      2548275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18      2548275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19      2548322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20      2548385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21      2548455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22      2548455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23      2548397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24      2548443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25      2548540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26      2548506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27      2548462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28      2548437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29      2548397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30      2548403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31      2548365                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            6197756537394                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          362726128156                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       8101959848830                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                56932.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           74424.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            90882998                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits           67337112                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.49                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     32189603                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   378.576254                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   272.948385                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.064544                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      4872192     15.14%     15.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      7589524     23.58%     38.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383      5978562     18.57%     57.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511      4232372     13.15%     70.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639      3319863     10.31%     80.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767      1721828      5.35%     86.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895      1066162      3.31%     89.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023       627730      1.95%     91.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151      2781370      8.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     32189603                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            6967128512                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten         5219093760                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4989.118851                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             3737.361672                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   45.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               25.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              19.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    25104868274.306149                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    44319739964.016022                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   149296224261.341888                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  96187870975.388641                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 121220775521.103622                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 656370173401.334106                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2677433366.089783                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1095177085763.271729                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   784.249729                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1868934772                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  62775650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1331820135728                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    25090838568.433868                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    44294963878.414955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   149299910722.169708                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  96189229791.644287                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 121220775521.103622                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 656388881703.018677                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2664488626.057909                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1095149088810.501343                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   784.229680                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1845666418                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  62775650000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1331843404082                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          104208008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     81548389                       # Transaction distribution
system.membus.trans_dist::CleanEvict         27181880                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4653369                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4653368                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     104208021                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port    326453035                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              326453035                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port  12186224960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total             12186224960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         108861390                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               108861390    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           108861390                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy        567854819981                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              40.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy       554286136401                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             39.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        28904698                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     28827430                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1142269                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     19013045                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        19013035                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.999947                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              15                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     64452495                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts      1142264                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   2784414246                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.759154                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.185969                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0   2402753556     86.29%     86.29% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     70394989      2.53%     88.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     25606063      0.92%     89.74% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     25453903      0.91%     90.65% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     12356998      0.44%     91.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     27195451      0.98%     92.08% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     15300650      0.55%     92.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      4198926      0.15%     92.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    201153710      7.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   2784414246                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2000000007                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2113800133                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           672964020                       # Number of memory references committed
system.switch_cpus.commit.loads             381906758                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           26802987                       # Number of branches committed
system.switch_cpus.commit.vector           1909807361                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           855108316                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             2                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    193106948      9.14%      9.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%      9.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%      9.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd    758922767     35.90%     45.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     45.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     45.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult    454124811     21.48%     66.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv     14633040      0.69%     67.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc     19971715      0.94%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        76832      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    381906758     18.07%     86.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    291057262     13.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2113800133                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    201153710                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles         60098817                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles    2452621772                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         158411843                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles     120645782                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles        1147210                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     18012334                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             5                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2188349830                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts            11                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    155252668                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2112168000                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            28904698                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     19013050                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles            2636524943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         2294430                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.pendingTrapStallCycles          618                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines         154162579                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         28926                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   2792925444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.801331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.273708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0       2452661513     87.82%     87.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          9716026      0.35%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          5415184      0.19%     88.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         16007939      0.57%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         66691454      2.39%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          1210338      0.04%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          8914702      0.32%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         15285446      0.55%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        217022842      7.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   2792925444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.010349                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.756255                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            30228554                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        13206016                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          292                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         9909                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       13659516                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache      154008221                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1396464730500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles        1147210                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        108616443                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles      1208877876                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         224192146                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles    1250091749                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2179847200                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        151387                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      206685535                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      158261035                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      908639931                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   3183290451                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          8947849104                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        917229974                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups       2817255931                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps    3100868567                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         82421846                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         702489020                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               4761513164                       # The number of ROB reads
system.switch_cpus.rob.writes              4365016771                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000007                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2113800133                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          27225814                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    233982211                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     27225603                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        27182099                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        161431147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq        152434021                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp       152434017                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            35                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27225779                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          141                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          141                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           70                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    538979303                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             538979373                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port  22996430144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total            22996432384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                       270161635                       # Total snoops (count)
system.tol2bus.snoopTraffic                5219096896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        449826574                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000003                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001798                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              449825120    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1454      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          449826574                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6948686824000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       359353431579                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             25.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             49500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      269489761500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            19.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
