{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647572262897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647572262897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 20:57:42 2022 " "Processing started: Thu Mar 17 20:57:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647572262897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647572262897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_CPU -c ALU_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_CPU -c ALU_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647572262897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647572263177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647572263177 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU_CPU.v(42) " "Verilog HDL information at ALU_CPU.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647572269507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CPU " "Found entity 1: ALU_CPU" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647572269512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647572269512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CPU_tb " "Found entity 1: ALU_CPU_tb" {  } { { "ALU_CPU_tb.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647572269512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647572269512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR_decode_mem ALU_CPU.v(32) " "Verilog HDL Implicit Net warning at ALU_CPU.v(32): created implicit net for \"IR_decode_mem\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647572269512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR_decode_jump ALU_CPU.v(33) " "Verilog HDL Implicit Net warning at ALU_CPU.v(33): created implicit net for \"IR_decode_jump\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647572269512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR_decode_branch ALU_CPU.v(34) " "Verilog HDL Implicit Net warning at ALU_CPU.v(34): created implicit net for \"IR_decode_branch\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647572269512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR_decode_misc ALU_CPU.v(35) " "Verilog HDL Implicit Net warning at ALU_CPU.v(35): created implicit net for \"IR_decode_misc\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647572269512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR_misc_fn ALU_CPU.v(36) " "Verilog HDL Implicit Net warning at ALU_CPU.v(36): created implicit net for \"IR_misc_fn\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647572269512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR_mem_fn ALU_CPU.v(37) " "Verilog HDL Implicit Net warning at ALU_CPU.v(37): created implicit net for \"IR_mem_fn\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647572269512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_CPU " "Elaborating entity \"ALU_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647572269527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 ALU_CPU.v(36) " "Verilog HDL assignment warning at ALU_CPU.v(36): truncated value with size 3 to match size of target (1)" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647572269527 "|ALU_CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ALU_CPU.v(37) " "Verilog HDL assignment warning at ALU_CPU.v(37): truncated value with size 2 to match size of target (1)" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647572269527 "|ALU_CPU"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647572269837 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647572270048 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Practicas/Verilog_Labs/ALU_CPU/output_files/ALU_CPU.map.smsg " "Generated suppressed messages file C:/Practicas/Verilog_Labs/ALU_CPU/output_files/ALU_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647572270067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647572270128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647572270128 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[0\] " "No output dependent on input pin \"IR\[0\]\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647572270157 "|ALU_CPU|IR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[1\] " "No output dependent on input pin \"IR\[1\]\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647572270157 "|ALU_CPU|IR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[2\] " "No output dependent on input pin \"IR\[2\]\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647572270157 "|ALU_CPU|IR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[3\] " "No output dependent on input pin \"IR\[3\]\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647572270157 "|ALU_CPU|IR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "No output dependent on input pin \"IR\[4\]\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647572270157 "|ALU_CPU|IR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "No output dependent on input pin \"IR\[5\]\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647572270157 "|ALU_CPU|IR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[6\] " "No output dependent on input pin \"IR\[6\]\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647572270157 "|ALU_CPU|IR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[7\] " "No output dependent on input pin \"IR\[7\]\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647572270157 "|ALU_CPU|IR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[8\] " "No output dependent on input pin \"IR\[8\]\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647572270157 "|ALU_CPU|IR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[9\] " "No output dependent on input pin \"IR\[9\]\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647572270157 "|ALU_CPU|IR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[10\] " "No output dependent on input pin \"IR\[10\]\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647572270157 "|ALU_CPU|IR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_ack_i " "No output dependent on input pin \"port_ack_i\"" {  } { { "ALU_CPU.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU/ALU_CPU.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647572270157 "|ALU_CPU|port_ack_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647572270157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647572270157 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647572270157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647572270157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647572270157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647572270168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 20:57:50 2022 " "Processing ended: Thu Mar 17 20:57:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647572270168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647572270168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647572270168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647572270168 ""}
