{"vcs1":{"timestamp_begin":1684313608.087317389, "rt":1.37, "ut":0.41, "st":0.21}}
{"vcselab":{"timestamp_begin":1684313609.553417945, "rt":1.39, "ut":0.45, "st":0.19}}
{"link":{"timestamp_begin":1684313611.013214422, "rt":0.51, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684313607.417664527}
{"VCS_COMP_START_TIME": 1684313607.417664527}
{"VCS_COMP_END_TIME": 1684313613.363399726}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330584}}
{"stitch_vcselab": {"peak_mem": 211888}}
