#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 10 21:03:33 2018
# Process ID: 31922
# Current directory: /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/design_1_xlslice_0_1_synth_1
# Command line: vivado -log design_1_xlslice_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlslice_0_1.tcl
# Log file: /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/design_1_xlslice_0_1_synth_1/design_1_xlslice_0_1.vds
# Journal file: /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/design_1_xlslice_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_xlslice_0_1.tcl -notrace
Command: synth_design -top design_1_xlslice_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31946 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1238.816 ; gain = 75.996 ; free physical = 1315 ; free virtual = 6222
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_1' [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice' [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 24 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice' (1#1) [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_1' (2#1) [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.355 ; gain = 118.535 ; free physical = 1340 ; free virtual = 6248
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1281.355 ; gain = 118.535 ; free physical = 1305 ; free virtual = 6214
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1537.734 ; gain = 0.000 ; free physical = 182 ; free virtual = 5030
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1537.734 ; gain = 374.914 ; free physical = 373 ; free virtual = 5225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1537.734 ; gain = 374.914 ; free physical = 373 ; free virtual = 5225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1537.734 ; gain = 374.914 ; free physical = 374 ; free virtual = 5226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1537.734 ; gain = 374.914 ; free physical = 374 ; free virtual = 5226
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design design_1_xlslice_0_1 has an empty top module
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[23]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[22]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[21]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[20]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[19]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[18]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[17]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[16]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[11]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[10]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[9]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[8]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[7]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[6]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[5]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[4]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[3]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[2]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[1]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:33 . Memory (MB): peak = 1537.734 ; gain = 374.914 ; free physical = 366 ; free virtual = 5218
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:53 . Memory (MB): peak = 1549.719 ; gain = 386.898 ; free physical = 662 ; free virtual = 5628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:53 . Memory (MB): peak = 1549.719 ; gain = 386.898 ; free physical = 661 ; free virtual = 5627
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:53 . Memory (MB): peak = 1559.730 ; gain = 396.910 ; free physical = 655 ; free virtual = 5621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 1559.734 ; gain = 396.914 ; free physical = 615 ; free virtual = 5594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 1559.734 ; gain = 396.914 ; free physical = 614 ; free virtual = 5593
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 1559.734 ; gain = 396.914 ; free physical = 613 ; free virtual = 5593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 1559.734 ; gain = 396.914 ; free physical = 613 ; free virtual = 5592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 1559.734 ; gain = 396.914 ; free physical = 612 ; free virtual = 5592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 1559.734 ; gain = 396.914 ; free physical = 612 ; free virtual = 5591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 1559.734 ; gain = 396.914 ; free physical = 611 ; free virtual = 5590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1559.734 ; gain = 140.535 ; free physical = 653 ; free virtual = 5634
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:01:54 . Memory (MB): peak = 1559.738 ; gain = 396.914 ; free physical = 653 ; free virtual = 5634
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:55 . Memory (MB): peak = 1564.734 ; gain = 415.285 ; free physical = 1097 ; free virtual = 6098
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/design_1_xlslice_0_1_synth_1/design_1_xlslice_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/design_1_xlslice_0_1.xci
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/design_1_xlslice_0_1_synth_1/design_1_xlslice_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xlslice_0_1_utilization_synth.rpt -pb design_1_xlslice_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1568.738 ; gain = 0.000 ; free physical = 1101 ; free virtual = 6107
INFO: [Common 17-206] Exiting Vivado at Sat Feb 10 21:05:41 2018...
