INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/JumpAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Mux6Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux6Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/tempProject/tempProject.srcs/sources_1/new/IDEXReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/tempProject/tempProject.srcs/sources_1/new/EXMEMReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/tempProject/tempProject.srcs/sources_1/new/MEMWBReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/tempProject/tempProject.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/new/IFID_FlushHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_FlushHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/InstructionFetchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Mux2Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/tempProject/tempProject.srcs/sources_1/new/IFIDReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/tempProject/tempProject.srcs/sources_1/new/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2458] undeclared symbol EXMEM_RegDst, assumed default net type wire [C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/TopModule.v:423]
INFO: [VRFC 10-2458] undeclared symbol EXMEM_Branch, assumed default net type wire [C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/TopModule.v:431]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Lab_Copies/Labs16-24/Labs16-24.srcs/sim_1/imports/temp/TopModule_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tod/Documents/Fall2016/369/Labs/Final/Final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
