

================================================================
== Vitis HLS Report for 'sha_stream_Pipeline_VITIS_LOOP_208_1'
================================================================
* Date:           Thu Apr  3 20:46:14 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.496 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  65.552 us|  65.552 us|  8194|  8194|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_208_1  |     8192|     8192|         2|          1|          1|  8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/sha/sha.c:202]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_13, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln210_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln210"   --->   Operation 7 'read' 'zext_ln210_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln202 = store i14 0, i14 %j" [data/benchmarks/sha/sha.c:202]   --->   Operation 8 'store' 'store_ln202' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_1 = load i14 %j" [data/benchmarks/sha/sha.c:210]   --->   Operation 10 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.76ns)   --->   "%icmp_ln208 = icmp_eq  i14 %j_1, i14 8192" [data/benchmarks/sha/sha.c:208]   --->   Operation 11 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.76ns)   --->   "%add_ln208 = add i14 %j_1, i14 1" [data/benchmarks/sha/sha.c:208]   --->   Operation 12 'add' 'add_ln208' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %for.inc.split, void %for.inc10.exitStub" [data/benchmarks/sha/sha.c:208]   --->   Operation 13 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%add_ln210 = add i14 %zext_ln210_read, i14 %j_1" [data/benchmarks/sha/sha.c:210]   --->   Operation 14 'add' 'add_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i14 %add_ln210" [data/benchmarks/sha/sha.c:210]   --->   Operation 15 'zext' 'zext_ln210_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr i8 %indata, i64 0, i64 %zext_ln210_1" [data/benchmarks/sha/sha.c:210]   --->   Operation 16 'getelementptr' 'indata_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.24ns)   --->   "%indata_load = load i14 %indata_addr" [data/benchmarks/sha/sha.c:210]   --->   Operation 17 'load' 'indata_load' <Predicate = (!icmp_ln208)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln202 = store i14 %add_ln208, i14 %j" [data/benchmarks/sha/sha.c:202]   --->   Operation 18 'store' 'store_ln202' <Predicate = (!icmp_ln208)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln208)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%local_indata_addr = getelementptr i8 %local_indata, i64 0, i64 %zext_ln210_1" [data/benchmarks/sha/sha.c:210]   --->   Operation 19 'getelementptr' 'local_indata_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln202 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [data/benchmarks/sha/sha.c:202]   --->   Operation 20 'specpipeline' 'specpipeline_ln202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln209 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [data/benchmarks/sha/sha.c:209]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [data/benchmarks/sha/sha.c:208]   --->   Operation 22 'specloopname' 'specloopname_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.24ns)   --->   "%indata_load = load i14 %indata_addr" [data/benchmarks/sha/sha.c:210]   --->   Operation 23 'load' 'indata_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 24 [1/1] (1.24ns)   --->   "%store_ln210 = store i8 %indata_load, i14 %local_indata_addr" [data/benchmarks/sha/sha.c:210]   --->   Operation 24 'store' 'store_ln210' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln208 = br void %for.inc" [data/benchmarks/sha/sha.c:208]   --->   Operation 25 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 2.400ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln202', data/benchmarks/sha/sha.c:202) of constant 0 on local variable 'j', data/benchmarks/sha/sha.c:202 [7]  (0.387 ns)
	'load' operation 14 bit ('j', data/benchmarks/sha/sha.c:210) on local variable 'j', data/benchmarks/sha/sha.c:202 [10]  (0.000 ns)
	'add' operation 14 bit ('add_ln210', data/benchmarks/sha/sha.c:210) [15]  (0.765 ns)
	'getelementptr' operation 14 bit ('indata_addr', data/benchmarks/sha/sha.c:210) [18]  (0.000 ns)
	'load' operation 8 bit ('indata_load', data/benchmarks/sha/sha.c:210) on array 'indata' [22]  (1.248 ns)

 <State 2>: 2.496ns
The critical path consists of the following:
	'load' operation 8 bit ('indata_load', data/benchmarks/sha/sha.c:210) on array 'indata' [22]  (1.248 ns)
	'store' operation 0 bit ('store_ln210', data/benchmarks/sha/sha.c:210) of variable 'indata_load', data/benchmarks/sha/sha.c:210 on array 'local_indata' [23]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
