RISCV LB+[fr-rf]-addr+fence.r.rw
"FrLeave RfBack DpAddrdW Rfe Fence.r.rwdRW Rfe"
Cycle=Rfe Fence.r.rwdRW Rfe FrLeave RfBack DpAddrdW
Relax=
Safe=Rfe Fence.r.rwdRW DpAddrdW FrLeave RfBack
Generator=diy7 (version 7.51+4(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:x=W
Com=Rf Rf Rf
Orig=FrLeave RfBack DpAddrdW Rfe Fence.r.rwdRW Rfe
{
0:x6=x; 0:x9=1; 0:x10=y;
1:x5=2; 1:x6=x;
2:x6=y; 2:x7=1; 2:x8=x;
}
 P0             | P1          | P2          ;
 lw x5,0(x6)    | sw x5,0(x6) | lw x5,0(x6) ;
 lw x7,0(x6)    |             | fence r,rw  ;
 xor x8,x7,x7   |             | sw x7,0(x8) ;
 add x11,x10,x8 |             |             ;
 sw x9,0(x11)   |             |             ;
exists
(x=2 /\ 0:x5=1 /\ 0:x7=2 /\ 2:x5=1)
