// Seed: 1565180629
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  uwire id_4
    , id_9,
    input  tri1  id_5,
    input  tri0  id_6,
    input  tri1  id_7
);
  assign id_9 = id_9;
  wire id_10;
endmodule
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output tri id_2,
    input wire id_3,
    output wire id_4,
    input wand id_5,
    input wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    output uwire module_1,
    output supply0 id_13
    , id_46,
    input uwire id_14,
    output supply1 id_15,
    input supply1 id_16,
    input supply1 id_17,
    output wire id_18,
    output wor id_19,
    output tri id_20,
    input tri0 id_21,
    input wire id_22,
    output wand id_23,
    input wor id_24,
    output wor id_25,
    input supply0 id_26,
    output supply1 id_27,
    output wand id_28,
    input wand id_29,
    input uwire id_30,
    input tri id_31,
    output tri0 id_32,
    input uwire id_33,
    output tri1 id_34,
    output tri id_35,
    output uwire id_36,
    input wand id_37,
    input uwire id_38,
    input tri id_39
    , id_47,
    output tri1 id_40,
    input tri id_41,
    input uwire id_42,
    output supply1 id_43,
    output supply1 id_44
);
  assign id_28 = 1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_21,
      id_17,
      id_22,
      id_17,
      id_38,
      id_16
  );
endmodule
