+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |             adc_data_clk |                                                         nolabel_line263/g_rst_clkdiv_state_complete_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                                        nolabel_line263/g_rst_clkdiv_reg/D|
|             adc_data_clk |               clk_fpga_0 |                                                     nolabel_line263/nolabel_line229/rst_gen_bitslip_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                         nolabel_line178/csi_gearbox_dma_0/inst/fifo_space_available_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line263/g_rst_clkdiv_ctr_reg[7]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                         nolabel_line263/g_ce_clkdiv_reg/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line263/g_rst_clkdiv_ctr_reg[1]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line263/g_rst_clkdiv_ctr_reg[3]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line263/g_rst_clkdiv_ctr_reg[4]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line263/g_rst_clkdiv_ctr_reg[5]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line263/g_rst_clkdiv_ctr_reg[6]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line263/g_rst_clkdiv_ctr_reg[0]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line263/g_rst_clkdiv_ctr_reg[2]/R|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                  nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[5]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                   nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/current_state_reg[1]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[51]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][143]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][135]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][133]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][196]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][134]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |           nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |        nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |        nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |        nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                 nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/hs_trail_zero_mode_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[11]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[8]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/RST|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line178/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/RST|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[6]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[7]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[9]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[4]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[10]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[1]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[3]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |nolabel_line178/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[5]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
