<dec f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.h' l='116' type='unsigned int'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.h' l='148' u='w' c='_ZN4llvm15DwarfExpression19setSubRegisterPieceEjj'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.h' l='231' u='w' c='_ZN4llvm15DwarfExpressionC1EjRNS_16DwarfCompileUnitE'/>
<offset>576</offset>
<doc f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.h' l='115'>/// Sometimes we need to add a DW_OP_bit_piece to describe a subregister.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='284' u='r' c='_ZN4llvm15DwarfExpression23addMachineRegExpressionERKNS_18TargetRegisterInfoERNS_18DIExpressionCursorEjj'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='319' u='r' c='_ZN4llvm15DwarfExpression13addExpressionEONS_18DIExpressionCursorEj'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='342' u='r' c='_ZN4llvm15DwarfExpression13addExpressionEONS_18DIExpressionCursorEj'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='343' u='r' c='_ZN4llvm15DwarfExpression13addExpressionEONS_18DIExpressionCursorEj'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='453' u='r' c='_ZN4llvm15DwarfExpression15maskSubRegisterEv'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='456' u='r' c='_ZN4llvm15DwarfExpression15maskSubRegisterEv'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='463' u='r' c='_ZN4llvm15DwarfExpression8finalizeEv'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='468' u='r' c='_ZN4llvm15DwarfExpression8finalizeEv'/>
