\hypertarget{union__hw__sim__scgc6}{}\section{\+\_\+hw\+\_\+sim\+\_\+scgc6 Union Reference}
\label{union__hw__sim__scgc6}\index{\+\_\+hw\+\_\+sim\+\_\+scgc6@{\+\_\+hw\+\_\+sim\+\_\+scgc6}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+C\+G\+C6 -\/ System Clock Gating Control Register 6 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields}{\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__scgc6_a85465987d38225c1106793da7ad72922}{}\label{union__hw__sim__scgc6_a85465987d38225c1106793da7ad72922}

\item 
struct \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields}{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__scgc6_aba16d0bebd1a3be6d8d481d8b294c6b1}{}\label{union__hw__sim__scgc6_aba16d0bebd1a3be6d8d481d8b294c6b1}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+C\+G\+C6 -\/ System Clock Gating Control Register 6 (RW) 

Reset value\+: 0x40000001U

D\+A\+C0, F\+T\+M2, and R\+N\+GA can be accessed through both A\+I\+P\+S0 and A\+I\+P\+S1. When accessing through A\+I\+P\+S1, define the clock gate control bits in the S\+C\+G\+C2 and S\+C\+G\+C3. When accessing through A\+I\+P\+S0, define the clock gate control bits in S\+C\+G\+C6. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
