Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/adarsh/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 9ca553e52f7d4413a0c02a763594b347 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Risc_16_bit_behav xil_defaultlib.test_Risc_16_bit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'pc_instr' [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:28]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'rd1' [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'rd2' [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'offset' [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'offsetJump' [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'aes_in' [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'aes_key' [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:52]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'Data' [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Datapath_Unit.v:59]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/aes_control.sv" Line 1. Module aes_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/mod_n_counter.sv" Line 1. Module mod_n_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/encryption_unit.sv" Line 1. Module encryption_unit_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/fix_co_eff_mult.sv" Line 1. Module fix_co_eff_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/fix_co_eff_mult.sv" Line 1. Module fix_co_eff_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/fix_co_eff_mult.sv" Line 1. Module fix_co_eff_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/fix_co_eff_mult.sv" Line 1. Module fix_co_eff_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/decryption_unit.sv" Line 1. Module decryption_unit_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/fix_co_eff_mult.sv" Line 1. Module fix_co_eff_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/fix_co_eff_mult.sv" Line 1. Module fix_co_eff_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/fix_co_eff_mult.sv" Line 1. Module fix_co_eff_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/fix_co_eff_mult.sv" Line 1. Module fix_co_eff_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/xtime.sv" Line 1. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/inv_s_box.sv" Line 1. Module inv_s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/key_schedule.sv" Line 1. Module key_schedule doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/g_circuit.sv" Line 1. Module g_circuit_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/s_box.sv" Line 1. Module s_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/aes_control.sv" Line 1. Module aes_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/imports/src/mod_n_counter.sv" Line 1. Module mod_n_counter doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mod_n_counter
Compiling module xil_defaultlib.s_box
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.fix_co_eff_mult
Compiling module xil_defaultlib.encryption_unit_default
Compiling module xil_defaultlib.inv_s_box
Compiling module xil_defaultlib.decryption_unit_default
Compiling module xil_defaultlib.g_circuit_default
Compiling module xil_defaultlib.key_schedule
Compiling module xil_defaultlib.aes_control
Compiling module xil_defaultlib.i2c
Compiling module xil_defaultlib.Datapath_Unit
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Risc_16_bit
Compiling module xil_defaultlib.test_Risc_16_bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_Risc_16_bit_behav
