[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects detected on lot W2024-4521 within 40mm radius of wafer center. Bulls-eye pattern with 22% yield loss. Defects are particle type, concentrated at wafer center. 18 wafers affected.\n\nProcess Context: CVD-AMAT-03 TEOS deposition. Recipe: ILD_OXIDE_V2. Chamber opened for showerhead inspection 72 hours ago. Deposition rate at center 5% lower than edge. Seasoning: 5 wafers run after PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber seasoning after showerhead inspection\n- Chamber opened 72 hours ago, only 5 seasoning wafers run\n- Center region most affected by chamber wall desorption\n- 5% lower center deposition rate indicates showerhead issue\n\n**Contributing Factors**:\n- Standard 5-wafer seasoning insufficient after chamber opening\n- Showerhead may have been contaminated during inspection\n- Center gas flow affected by showerhead condition\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 10 additional conditioning wafers\n2. **Showerhead check**: Re-inspect showerhead for contamination\n3. **Particle verification**: Run particle monitor wafer, target <0.1/cm² at center\n4. **Uniformity map**: Run 49-point thickness measurement\n5. **Validation**: Verify center/edge uniformity <2%\n\n## Prevention Measures\n\n- Increase post-chamber-open seasoning to 10 wafers minimum\n- Add center particle monitoring to post-PM qualification\n- Implement chamber idle time tracking for conditioning requirements\n\n**Severity**: Major\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern defects on lot W2024-5632 showing 15% yield loss. Defects concentrated within 35mm radius. Film thickness at center 8% thinner than edge. 14 wafers affected.\n\nProcess Context: CVD-LAM-05 nitride deposition. Recipe: SIN_SPACER. Showerhead at 4,800 RF-hours. Center holes showing discoloration. Gas flow: 500sccm SiH4, 2000sccm NH3.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center hole degradation\n- Showerhead at 4,800 RF-hours approaching 5,000 limit\n- Center holes discolored indicating blockage or corrosion\n- 8% thinner center film from reduced center gas delivery\n\n**Contributing Factors**:\n- SiH4 decomposition products blocking center holes\n- Higher center temperature accelerating hole degradation\n- Gas ratio at center affected by flow restriction\n\n## Corrective Actions\n\n1. **Showerhead replacement**: Install new showerhead P/N 623-1847\n2. **Flow verification**: Test gas flow uniformity after replacement\n3. **Uniformity mapping**: Run 49-point thickness map\n4. **Gas flow check**: Verify SiH4/NH3 delivery at center\n5. **Validation**: Achieve <2% center/edge thickness variation\n\n## Prevention Measures\n\n- Replace showerhead at 4,500 RF-hours (proactive)\n- Add showerhead visual inspection to weekly PM\n- Monitor center/edge uniformity trend via FDC\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-6743 with 18% yield loss. Defects within 45mm of center. Pattern shows thermal damage - resist bubbling at center. 16 wafers affected.\n\nProcess Context: LITH-TEL-08 hot plate bake. Recipe: DUV_SOFTBAKE. Temperature: 90C. Center temperature measured 102C. Thermocouple replaced last week. Bake time: 60 sec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hot plate center zone over-temperature\n- Center at 102C vs 90C setpoint (13% over)\n- Recent thermocouple replacement may have calibration error\n- Resist bubbling from exceeding softbake temperature limit\n\n**Contributing Factors**:\n- Center zone thermocouple miscalibrated after replacement\n- Heater zone may be over-powered\n- No post-replacement temperature verification performed\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run 49-point surface temperature measurement\n2. **Thermocouple calibration**: Recalibrate center zone TC\n3. **Zone tuning**: Adjust center heater power if needed\n4. **Uniformity target**: Achieve ±2C across wafer\n5. **Validation**: Process test wafer, verify no resist damage\n\n## Prevention Measures\n\n- Require temperature mapping after any TC replacement\n- Add center temperature to daily qualification check\n- Set FDC alarm for center temperature deviation >3C\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 25% on lot W2024-7854. Circular defect pattern within 50mm radius. Etch non-uniformity causing CD variation at center. 20 wafers affected.\n\nProcess Context: ETCH-LAM-07 gate etch. Recipe: POLY_GATE_V3. Center etch rate 12% higher than edge. RF power: 800W. Chamber at 2,100 RF-hours. Previous lot normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck vacuum leak creating center wafer bow\n- 12% higher center etch rate indicates wafer bow toward plasma\n- Vacuum leak causing center region to lift toward plasma source\n- CD variation from non-uniform plasma interaction\n\n**Contributing Factors**:\n- Chuck vacuum seal degradation\n- Center vacuum zone leak\n- Wafer clamping not uniform across surface\n\n## Corrective Actions\n\n1. **Vacuum check**: Test chuck vacuum with He leak detector\n2. **Chuck inspection**: Check center vacuum channels for blockage or damage\n3. **Seal replacement**: Replace chuck seals if leak detected P/N 839-2451\n4. **Vacuum verification**: Achieve >500 Torr vacuum uniformly\n5. **Validation**: Process test wafer, verify CD uniformity <3%\n\n## Prevention Measures\n\n- Add chuck vacuum monitoring to FDC\n- Quarterly chuck leak check\n- Set vacuum alarm threshold at 480 Torr minimum\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965 with 12% yield loss. Pattern within 30mm of center. Defects appear as resist thickness variation. 10 wafers affected. First lot after resist change.\n\nProcess Context: LITH-TEL-12 coat track. Recipe: I_LINE_COAT. New resist lot opened yesterday. Spin speed: 3000rpm. Center resist 5% thinner than edge. EBR normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New resist lot viscosity variation affecting center coating\n- Center thinning indicates spin dynamics issue with new resist\n- Resist viscosity may be slightly different from previous lot\n- Center region most sensitive to viscosity-spin interaction\n\n**Contributing Factors**:\n- New resist lot not characterized for spin curve\n- Dispense pattern may need adjustment for viscosity\n- Acceleration profile optimized for previous resist lot\n\n## Corrective Actions\n\n1. **Resist verification**: Check viscosity of new lot vs spec\n2. **Spin curve**: Run spin speed vs thickness curve for new lot\n3. **Dispense adjustment**: Optimize dispense volume if needed\n4. **Acceleration tune**: Adjust acceleration profile for uniformity\n5. **Validation**: Achieve <1.5% center/edge thickness variation\n\n## Prevention Measures\n\n- Require resist lot qualification before production use\n- Add viscosity verification to incoming resist QC\n- Maintain spin curves for each resist lot\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-9076 showing 20% yield loss. Defects within 40mm radius are oxide voids. Center deposition appears porous. 17 wafers affected.\n\nProcess Context: CVD-AMAT-08 HDP oxide. Recipe: STI_FILL_V4. Center Ar flow suspected low. Total flow: 200sccm Ar + 100sccm O2 + 50sccm SiH4. Chamber at 3,200 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center Ar sputter component insufficient for gap fill\n- Porous center oxide indicates inadequate sputter/dep balance\n- Gas delivery at center compromised\n- Void formation from incomplete gap fill at center\n\n**Contributing Factors**:\n- Showerhead center zone blockage at 3,200 RF-hours\n- Ar delivery to center reduced\n- Sputter/deposition ratio imbalanced at center\n\n## Corrective Actions\n\n1. **Flow mapping**: Verify Ar delivery at center region\n2. **Showerhead inspection**: Check center holes for blockage\n3. **Recipe tuning**: Adjust center zone Ar flow if available\n4. **Showerhead clean**: Ultrasonic clean or replace if blocked P/N 623-2847\n5. **Validation**: Verify void-free fill at center via cross-section\n\n## Prevention Measures\n\n- Add center void inspection to HDP qualification\n- Monitor center/edge sputter ratio via OES\n- Schedule showerhead maintenance at 3,000 RF-hours\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-0187 within 35mm radius. 14% yield loss. Defects are micro-scratches in circular pattern at center. 12 wafers affected.\n\nProcess Context: CMP-AMAT-03 oxide CMP. Recipe: ILD_POLISH. Pad conditioning performed before lot. Retaining ring pressure: 3.5 psi. Center slurry flow may be restricted.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center slurry starvation during CMP\n- Micro-scratches from dry polishing at center\n- Slurry distribution not reaching center adequately\n- Centrifugal force pushing slurry to edge during rotation\n\n**Contributing Factors**:\n- Slurry delivery nozzle position may be suboptimal\n- Pad groove pattern affecting center slurry retention\n- Conditioning may have opened pad at edge preferentially\n\n## Corrective Actions\n\n1. **Slurry delivery**: Verify nozzle position and flow rate\n2. **Pad inspection**: Check groove pattern and depth at center\n3. **Flow increase**: Increase slurry flow rate by 20%\n4. **Nozzle adjustment**: Reposition slurry nozzle toward center\n5. **Validation**: Run removal rate uniformity test, target <5% variation\n\n## Prevention Measures\n\n- Monitor center removal rate as process indicator\n- Add slurry flow verification to daily qualification\n- Track scratch density vs slurry flow correlation\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 17% on lot W2024-1298. Bulls-eye pattern within 45mm radius. Implant dose at center 10% lower than edge. 15 wafers affected.\n\nProcess Context: IMPLANT-AMAT-05 source/drain implant. Recipe: NSD_ARSENIC. Beam current: 12mA. Scan pattern: mechanical. Faraday cup readings show center dose drop. Beam tuning performed yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam profile non-uniformity after tuning\n- 10% center dose drop indicates beam focus issue\n- Yesterday's beam tuning may have introduced center defocus\n- Faraday readings confirm center dose measurement\n\n**Contributing Factors**:\n- Beam tuning optimized for edge, not center\n- Scan overlap at center may be reduced\n- Beam focus drift after tuning\n\n## Corrective Actions\n\n1. **Beam diagnostics**: Run beam profile measurement\n2. **Focus adjustment**: Optimize beam focus for center uniformity\n3. **Scan verification**: Check scan overlap pattern covers center\n4. **Faraday calibration**: Verify Faraday cup accuracy\n5. **Validation**: Process test wafer, verify dose uniformity <3%\n\n## Prevention Measures\n\n- Require dose uniformity check after any beam tuning\n- Add center dose monitoring to daily qualification\n- Set uniformity alarm at ±5% deviation\n\n**Severity**: Critical\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect pattern on lot W2024-2309 with 11% yield loss. Defects within 40mm of center. Metal voiding at center vias. 9 wafers affected.\n\nProcess Context: PVD-AMAT-06 barrier/seed deposition. Recipe: TAN_CU_SEED. Center step coverage: 40% vs edge: 65%. Target at 500 kWh. Collimator installed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Collimator center blockage reducing deposition at center\n- 25% lower center step coverage indicates collimator issue\n- Collimator center region may have buildup restricting flux\n- Via voiding from insufficient seed layer at center\n\n**Contributing Factors**:\n- Collimator approaching maintenance interval\n- Center deposition shadowed by collimator buildup\n- Target material redepositing on collimator center\n\n## Corrective Actions\n\n1. **Collimator inspection**: Remove and inspect for center buildup\n2. **Collimator clean**: Chemical clean or replace P/N 823-3891\n3. **Target check**: Verify target surface condition\n4. **Step coverage verification**: Run cross-section at center vias\n5. **Validation**: Achieve center step coverage >60%\n\n## Prevention Measures\n\n- Schedule collimator cleaning at 400 kWh\n- Add center step coverage to PVD monitoring\n- Track target kWh vs center uniformity correlation\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3410 showing 19% yield loss. Pattern within 50mm radius. CVD film delamination at center. 16 wafers affected. Center adhesion weak.\n\nProcess Context: CVD-TEL-03 low-k dielectric. Recipe: ULK_ILD. Pre-treatment plasma: Ar/H2. Center pre-treatment may be insufficient. Deposition temperature: 350C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center region pre-treatment plasma deficiency\n- Center adhesion failure from inadequate surface preparation\n- Ar/H2 plasma not reaching center uniformly\n- Delamination from poor center interface quality\n\n**Contributing Factors**:\n- Plasma density lower at center during pre-treatment\n- Pre-treatment time may be insufficient for center\n- Center surface may have different moisture content\n\n## Corrective Actions\n\n1. **Pre-treatment extension**: Increase pre-treatment time by 50%\n2. **Plasma uniformity check**: Verify pre-treatment reaches center\n3. **Adhesion test**: Run tape test at center location\n4. **Surface analysis**: XPS comparison of center vs edge\n5. **Validation**: Verify center adhesion matches edge\n\n## Prevention Measures\n\n- Add center adhesion test to low-k qualification\n- Monitor pre-treatment plasma via OES at center\n- Track adhesion uniformity across wafer\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield impact of 13% on lot W2024-4521. Defects within 35mm radius. Photoresist scumming at center after develop. 11 wafers affected.\n\nProcess Context: LITH-TEL-15 develop track. Recipe: POS_DEV_V2. Developer: TMAH 2.38%. Center develop time may be insufficient. Puddle develop process used.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center developer starvation in puddle process\n- Resist scumming indicates incomplete development at center\n- Puddle develop has inherent center-to-edge non-uniformity\n- Center region developer depletes faster\n\n**Contributing Factors**:\n- Single puddle may not provide enough developer refresh\n- Center staying in contact with depleted developer\n- Developer temperature at center may be lower\n\n## Corrective Actions\n\n1. **Multi-puddle**: Implement 2-puddle develop sequence\n2. **Fresh developer**: Add mid-process developer refresh\n3. **Time extension**: Increase develop time by 15 seconds\n4. **Temperature verification**: Check developer temperature uniformity\n5. **Validation**: Verify clean develop at center with microscope\n\n## Prevention Measures\n\n- Use multi-puddle develop for critical layers\n- Add center scum inspection to develop monitoring\n- Monitor develop uniformity via FDC\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-5632 with 16% yield loss. Bulls-eye pattern at center. Etch residue at center structures. 14 wafers affected.\n\nProcess Context: ETCH-AMAT-09 oxide etch. Recipe: CONTACT_ETCH. Endpoint detection used. Center etch complete 8 sec after edge. Over-etch: 20%. Chamber at 2,450 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center etch rate lag requiring more over-etch\n- Center complete 8 sec after edge indicates significant rate difference\n- 20% over-etch insufficient for center completion\n- Residue from incomplete center etch\n\n**Contributing Factors**:\n- Plasma density lower at center\n- RF coupling at center weaker at 2,450 RF-hours\n- Endpoint based on edge/average signal\n\n## Corrective Actions\n\n1. **Over-etch increase**: Raise over-etch to 35%\n2. **Uniformity mapping**: Measure center/edge etch rate difference\n3. **Plasma tuning**: Adjust for better center plasma density\n4. **Endpoint modification**: Consider center-weighted endpoint\n5. **Validation**: Verify complete center etch via inspection\n\n## Prevention Measures\n\n- Set over-etch based on center completion, not edge\n- Add center etch verification to process monitoring\n- Track center/edge etch rate ratio via FDC\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743 within 45mm radius. 21% yield loss. Tungsten plug center void. 18 wafers affected. Center fill incomplete.\n\nProcess Context: CVD-AMAT-10 tungsten CVD. Recipe: W_PLUG_FILL. WF6/H2 chemistry. Center deposition rate 15% lower. Showerhead at 4,200 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center degradation affecting W CVD\n- 15% lower center deposition rate causing incomplete fill\n- Showerhead at 4,200 RF-hours with center hole corrosion\n- WF6 corrosive chemistry accelerating center damage\n\n**Contributing Factors**:\n- Center holes most exposed to reactive species\n- WF6 byproducts accumulating at center\n- Gas flow dynamics concentrating damage at center\n\n## Corrective Actions\n\n1. **Showerhead inspection**: Check center hole condition\n2. **Showerhead replacement**: Install new P/N 623-3891\n3. **Flow verification**: Confirm uniform gas delivery after replacement\n4. **Fill verification**: Cross-section center plugs for void check\n5. **Validation**: Verify center deposition rate within 5% of edge\n\n## Prevention Measures\n\n- Replace W CVD showerhead at 4,000 RF-hours\n- Add center plug void inspection to W CVD monitoring\n- Track center deposition rate trend\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-7854 with 10% yield loss. Defects within 30mm radius. Silicide non-uniformity at center. 8 wafers affected.\n\nProcess Context: ANNEAL-TEL-04 RTP silicide. Recipe: NISI_RTP_V2. Center temperature 20C lower than edge. Peak temp: 450C. Pyrometer calibration done 1 month ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RTP center zone under-temperature\n- Center 20C cooler than edge at 450C target\n- Lower temperature causing incomplete silicide formation\n- Sheet resistance variation from non-uniform silicide\n\n**Contributing Factors**:\n- Center lamp zone output may be reduced\n- Pyrometer reading center incorrectly\n- Wafer emissivity different at center from process history\n\n## Corrective Actions\n\n1. **Lamp profiling**: Verify center lamp zone power output\n2. **Pyrometer check**: Verify center temperature measurement accuracy\n3. **Zone adjustment**: Increase center lamp power\n4. **Temperature target**: Achieve ±10C uniformity\n5. **Validation**: Verify uniform silicide sheet resistance\n\n## Prevention Measures\n\n- Monthly center temperature verification\n- Add center Rs to silicide monitoring\n- Track lamp zone power balance\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965 showing 24% yield loss. Pattern within 40mm of center. Gate oxide integrity failure at center. 20 wafers affected. TDDB fails at center.\n\nProcess Context: FURNACE-TEL-06 gate oxidation. Recipe: GOX_12A. Target: 12A oxide. Center oxide: 10.5A. Temperature: 850C. Boat center zone suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace center zone temperature low causing thin oxide\n- Center oxide 12.5% thinner than target (10.5A vs 12A)\n- Thin oxide causing TDDB (time-dependent dielectric breakdown) failures\n- Center of boat has temperature gradient\n\n**Contributing Factors**:\n- Center heater zone may be under-powered\n- Boat position may not be optimal\n- Temperature profile not verified recently\n\n## Corrective Actions\n\n1. **Temperature profile**: Run TC wafer to map center temperature\n2. **Zone adjustment**: Increase center heater zone power\n3. **Boat position**: Optimize boat position in furnace\n4. **Oxide verification**: Target center oxide within ±0.5A of spec\n5. **Validation**: TDDB test at center must pass\n\n## Prevention Measures\n\n- Weekly center temperature verification\n- Add center oxide thickness to inline monitoring\n- Include center die in gate oxide reliability\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 15% on lot W2024-9076. Defects within 35mm radius. Spin-on dielectric thickness variation at center. 13 wafers affected.\n\nProcess Context: COAT-TEL-07 SOD coating. Recipe: SOD_ILD_V3. Spin speed: 2500rpm. Dispense volume: 2ml. Center 10% thicker than edge. New nozzle installed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New dispense nozzle flow rate variation\n- Center 10% thicker indicates excess material at center\n- New nozzle may have different flow characteristics\n- Dispense pattern creating center accumulation\n\n**Contributing Factors**:\n- Nozzle position or angle slightly different\n- Flow rate from new nozzle higher than previous\n- Spin dynamics not compensating for dispense change\n\n## Corrective Actions\n\n1. **Nozzle verification**: Check dispense flow rate vs spec\n2. **Position adjustment**: Verify nozzle position matches previous\n3. **Dispense tuning**: Adjust dispense volume if needed\n4. **Spin profile**: Modify acceleration for uniformity\n5. **Validation**: Achieve <3% center/edge thickness variation\n\n## Prevention Measures\n\n- Require dispense verification after nozzle change\n- Add thickness uniformity to daily qualification\n- Track dispense-related parameters\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-0187 with 18% yield loss. Pattern within 45mm of center. Metal line resistance high at center. 16 wafers affected.\n\nProcess Context: PVD-AMAT-11 aluminum deposition. Recipe: AL_M1_V2. Center grain size smaller than edge. Deposition temp: 300C. Target at 600 kWh.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center temperature lower during PVD affecting grain growth\n- Smaller center grain size causing higher resistivity\n- Center pedestal zone may be running cool\n- Temperature-dependent grain growth reduced at center\n\n**Contributing Factors**:\n- Pedestal heater center zone degradation\n- Plasma heating contribution different at center\n- Target at 600 kWh may have erosion affecting center flux\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify center pedestal temperature\n2. **Heater check**: Test center zone heater output\n3. **Target inspection**: Check target profile for asymmetric erosion\n4. **Zone adjustment**: Increase center heater setpoint\n5. **Validation**: Verify uniform grain size and resistance\n\n## Prevention Measures\n\n- Add center line resistance to PVD monitoring\n- Quarterly temperature uniformity verification\n- Track grain size vs temperature correlation\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1298 within 50mm radius. 12% yield loss. CMP dishing at center copper features. 10 wafers affected. Center over-polished.\n\nProcess Context: CMP-AMAT-06 copper CMP. Recipe: CU_POLISH_V3. Center dishing: 80nm vs edge: 40nm. Retaining ring pressure: 4 psi. Pad at 500 wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center over-polish from pressure distribution\n- Center dishing 2x higher than edge\n- Retaining ring pressure creating center concentration\n- Pad profile may have center depression\n\n**Contributing Factors**:\n- Retaining ring wear creating non-uniform pressure\n- Pad conditioning pattern affecting center\n- Slurry pooling at center\n\n## Corrective Actions\n\n1. **Pressure mapping**: Measure pressure distribution across wafer\n2. **Retaining ring inspection**: Check for wear, replace if >1mm P/N 445-2893\n3. **Pad profile**: Measure pad thickness at center\n4. **Pressure adjustment**: Reduce center pressure if possible\n5. **Validation**: Achieve <50nm dishing uniformity\n\n## Prevention Measures\n\n- Track center dishing trend via FDC\n- Monitor retaining ring wear\n- Add pressure uniformity to CMP qualification\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-2309 with 20% yield loss. Bulls-eye within 40mm radius. High-k dielectric breakdown at center. 17 wafers affected.\n\nProcess Context: ALD-AMAT-04 HfO2. Recipe: HFK_GATE_V4. Center thickness: 2.5nm vs edge: 2.0nm. Cycle count: 35. Precursor delivery at center suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center over-deposition from precursor residence time\n- Center 25% thicker than edge (2.5nm vs 2.0nm)\n- ALD precursor accumulating at center due to flow dynamics\n- Thicker center EOT causing breakdown issues\n\n**Contributing Factors**:\n- Center gas residence time longer\n- Purge efficiency lower at center\n- Temperature gradient affecting deposition kinetics\n\n## Corrective Actions\n\n1. **Flow optimization**: Improve center zone purge efficiency\n2. **Purge extension**: Increase purge time between cycles\n3. **Temperature verification**: Verify uniform pedestal temperature\n4. **Recipe tuning**: Create center-compensated ALD sequence\n5. **Validation**: Achieve <10% center/edge thickness variation\n\n## Prevention Measures\n\n- Add center thickness to ALD inline monitoring\n- Track center/edge ratio per lot\n- Include center capacitors in breakdown testing\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3410 within 35mm radius. 14% yield loss. Epitaxy doping variation at center. 12 wafers affected. Center doping 8% lower.\n\nProcess Context: EPI-AMAT-05 silicon epitaxy. Recipe: EPI_N_V3. Dopant: phosphorus. Center doping: 9.2E15 vs target: 1E16/cm3. Susceptor at 1,500 cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center dopant gas depletion during epitaxy\n- 8% lower center doping from phosphine depletion\n- Gas flow dynamics favoring edge doping\n- Susceptor at 1,500 cycles may have surface changes affecting center\n\n**Contributing Factors**:\n- Center gas residence time insufficient\n- Temperature at center affecting dopant incorporation\n- Susceptor surface condition affecting gas chemistry\n\n## Corrective Actions\n\n1. **Flow optimization**: Increase total flow for better center delivery\n2. **Temperature verification**: Verify center zone temperature\n3. **Susceptor inspection**: Check susceptor surface condition\n4. **Doping profile**: Full wafer SRP or CV profiling\n5. **Validation**: Achieve center doping within 5% of target\n\n## Prevention Measures\n\n- Add center doping to epitaxy monitoring\n- Track susceptor cycles vs uniformity\n- Monitor dopant flow vs center incorporation\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 22% on lot W2024-4521. Defects within 45mm of center. STI recess non-uniform at center. 19 wafers affected.\n\nProcess Context: ETCH-LAM-11 STI recess. Recipe: STI_RECESS_V2. Center recess: 45nm vs edge: 35nm. Target: 35nm. Endpoint used. Over-etch: 15%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center over-etch causing excessive recess\n- Center recess 29% deeper than target (45nm vs 35nm)\n- Etch rate at center significantly higher\n- Endpoint optimized for edge, missing center over-etch\n\n**Contributing Factors**:\n- Plasma density higher at center for this recipe\n- RF coupling creating center-hot condition\n- Endpoint algorithm not capturing center state\n\n## Corrective Actions\n\n1. **Uniformity mapping**: Full wafer etch rate measurement\n2. **Recipe tuning**: Reduce center etch rate via gas/power adjustment\n3. **Over-etch reduction**: Reduce over-etch to 10%\n4. **Endpoint modification**: Consider center-weighted endpoint\n5. **Validation**: Achieve ±5nm recess uniformity\n\n## Prevention Measures\n\n- Add center recess to inline metrology\n- Track etch uniformity via FDC\n- Set recess spec with center margin\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect pattern on lot W2024-5632 with 11% yield loss. Pattern within 30mm of center. Contact resistance high at center. 9 wafers affected.\n\nProcess Context: WET-DNS-02 pre-clean before contact metal. Recipe: PRECLEAN_HF. Center clean may be insufficient. Megasonic clean included. Spin/rinse/dry process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center pre-clean deficiency leaving native oxide\n- High contact resistance from incomplete oxide removal\n- Center region not adequately cleaned by megasonic\n- Native oxide regrowth at center before metal deposition\n\n**Contributing Factors**:\n- Megasonic energy distribution lower at center\n- Chemical flow pattern favoring edge\n- Rinse/dry cycle allowing center re-oxidation\n\n## Corrective Actions\n\n1. **Clean optimization**: Increase HF concentration or time\n2. **Megasonic verification**: Check center megasonic intensity\n3. **Q-time reduction**: Minimize time between clean and metal dep\n4. **Flow improvement**: Optimize chemical flow to center\n5. **Validation**: Verify uniform contact resistance\n\n## Prevention Measures\n\n- Add center contact resistance to monitoring\n- Track Q-time between clean and deposition\n- Verify megasonic uniformity periodically\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743 within 40mm radius. 17% yield loss. Nitride stress cracking at center. 15 wafers affected. Center stress -1.5GPa vs edge -1.0GPa.\n\nProcess Context: CVD-AMAT-12 stress nitride. Recipe: SIN_STRESS_V3. Target stress: -1.0GPa compressive. Center running more compressive. Thickness: 100nm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center deposition conditions creating higher compressive stress\n- Center stress 50% higher than target (-1.5GPa vs -1.0GPa)\n- Stress exceeding cracking threshold at center\n- Center temperature or chemistry affecting stress\n\n**Contributing Factors**:\n- Center zone temperature lower than edge\n- SiH4/NH3 ratio different at center\n- Deposition rate variation affecting film stress\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer stress measurement\n2. **Temperature verification**: Verify center zone temperature\n3. **Gas ratio tuning**: Adjust center zone chemistry if available\n4. **Recipe optimization**: Create center-compensated stress recipe\n5. **Validation**: Achieve stress uniformity within ±200MPa\n\n## Prevention Measures\n\n- Add center stress to nitride qualification\n- Track stress uniformity trend\n- Set center stress limits in process spec\n\n**Severity**: Critical\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-7854 with 9% yield loss. Defects within 35mm of center. Pattern collapse at center structures. 7 wafers affected.\n\nProcess Context: LITH-TEL-18 develop and rinse. Recipe: ARF_DEV_V2. Center surface tension suspected. Surfactant used in rinse. High aspect ratio structures: 10:1.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center surface tension during dry causing pattern collapse\n- High aspect ratio patterns at center collapsing\n- Center may have different drying dynamics\n- Surfactant not reaching center uniformly\n\n**Contributing Factors**:\n- Spin dry centrifugal force affecting center differently\n- Surfactant concentration depleted at center\n- Center patterns may have slightly different profile\n\n## Corrective Actions\n\n1. **Surfactant boost**: Increase surfactant concentration\n2. **Drying optimization**: Reduce spin dry speed, increase time\n3. **IPA vapor**: Consider IPA vapor dry for center protection\n4. **Multi-stage dry**: Implement gradual spin speed ramp\n5. **Validation**: Verify no center pattern collapse\n\n## Prevention Measures\n\n- Add center pattern inspection to develop monitoring\n- Optimize surfactant for uniform coverage\n- Track collapse defects vs aspect ratio\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 19% on lot W2024-8965. Bulls-eye pattern within 50mm radius. Via chain resistance high at center. 16 wafers affected.\n\nProcess Context: ECP-LAM-04 copper plating. Recipe: CU_VIA_FILL. Center plating rate 12% lower. Anode at 70% life. Current density: 15mA/cm2.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform current distribution affecting center plating\n- Center plating 12% lower causing thin fill and high resistance\n- Anode at 70% life may have center erosion affecting current\n- Current distribution favoring edge\n\n**Contributing Factors**:\n- Anode center erosion from usage pattern\n- Thief ring current distribution\n- Electrolyte flow at center insufficient\n\n## Corrective Actions\n\n1. **Anode inspection**: Check anode center erosion pattern\n2. **Current adjustment**: Optimize current distribution for center\n3. **Flow improvement**: Increase electrolyte agitation at center\n4. **Thief ring tuning**: Adjust thief ring current if needed\n5. **Validation**: Verify center fill and resistance uniform\n\n## Prevention Measures\n\n- Replace anode at 60% life for via applications\n- Track center via resistance as process indicator\n- Monitor center current density\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9076 within 40mm of center. 13% yield loss. Oxide breakdown at center MOS capacitors. 11 wafers affected.\n\nProcess Context: Multiple thermal steps. Center die showing oxide integrity issues. Thermal budget at center may be different. Furnace and RTP steps involved.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cumulative center thermal non-uniformity affecting oxide\n- Multiple thermal steps with center temperature variation\n- Oxide quality degraded from temperature excursions\n- Breakdown from accumulated center thermal stress\n\n**Contributing Factors**:\n- Furnace center zone temperature variations\n- RTP center under/over-shoot\n- Cumulative effect of multiple thermal steps\n\n## Corrective Actions\n\n1. **Thermal audit**: Review all thermal steps for center uniformity\n2. **Furnace tuning**: Optimize center zone temperatures\n3. **RTP calibration**: Verify center temperature accuracy\n4. **Process centering**: Adjust key thermal steps for center\n5. **Validation**: Verify center oxide reliability\n\n## Prevention Measures\n\n- Track center thermal history across all steps\n- Add center capacitor reliability to monitoring\n- Periodic thermal uniformity audits\n\n**Severity**: Critical\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-0187 with 16% yield loss. Defects within 35mm radius. Implant channeling at center creating deep junction. 14 wafers affected.\n\nProcess Context: IMPLANT-AMAT-08 well implant. Recipe: PWELL_DEEP. Energy: 400keV. Center junction depth 20% deeper. Screen oxide: 100A.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center screen oxide thinner allowing more channeling\n- 20% deeper center junction from increased channeling\n- Screen oxide at center may be thinner than edge\n- High energy implant very sensitive to screen oxide variation\n\n**Contributing Factors**:\n- Screen oxide growth center-to-edge variation\n- Beam angle at center may differ\n- Wafer tilt creating center angle variation\n\n## Corrective Actions\n\n1. **Screen oxide check**: Measure center screen oxide thickness\n2. **Oxide uniformity**: Improve screen oxide growth uniformity\n3. **Beam angle verification**: Check beam angle uniformity\n4. **Tilt optimization**: Verify wafer tilt settings\n5. **Validation**: Verify center junction depth via SIMS\n\n## Prevention Measures\n\n- Add center screen oxide to monitoring\n- Track junction depth uniformity\n- Include center well profile in implant qualification\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-1298 with 10% yield loss. Pattern within 45mm of center. SRAM yield loss at center. 8 wafers affected. Bitline contact resistance high.\n\nProcess Context: Multiple process steps contributing. Center contact size smaller. Center CD bias observed at multiple litho layers. No single tool identified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Systematic center CD bias across multiple litho layers\n- Contact size smaller at center creating high resistance\n- Multiple litho layers contributing to cumulative bias\n- SRAM sensitive to center CD variations\n\n**Contributing Factors**:\n- Illumination uniformity at center across scanners\n- Focus variation at center\n- Possible chuck flatness issue affecting multiple tools\n\n## Corrective Actions\n\n1. **CD audit**: Review center CD at all critical layers\n2. **Scanner check**: Verify illumination uniformity on all tools\n3. **Focus verification**: Check center focus performance\n4. **Chuck inspection**: Verify wafer chuck flatness across tools\n5. **Validation**: Verify center CD within spec at all layers\n\n## Prevention Measures\n\n- Add center CD monitoring at all critical layers\n- Track center CD trend across scanner fleet\n- Include center SRAM in yield monitoring\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 21% on lot W2024-2309. Defects within 50mm of center. FinFET fin width variation at center. 18 wafers affected. Center fins narrower.\n\nProcess Context: ETCH-LAM-14 fin etch. Recipe: FINFET_FIN_V6. Center fin width: 6.5nm vs edge: 7.0nm. Target: 7.0nm. Chamber at 2,100 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center etch rate higher causing narrower fins\n- Center fins 7% narrower than target\n- Etch rate at center elevated\n- Critical FinFET performance sensitive to fin width\n\n**Contributing Factors**:\n- Plasma density higher at center\n- RF coupling creating center-hot condition\n- Chamber at 2,100 RF-hours may have uniformity drift\n\n## Corrective Actions\n\n1. **Uniformity mapping**: Full wafer fin width measurement\n2. **Plasma tuning**: Reduce center plasma density\n3. **Recipe optimization**: Adjust for center etch rate reduction\n4. **Chamber maintenance**: Check seals and confinement\n5. **Validation**: Achieve fin width uniformity within ±0.3nm\n\n## Prevention Measures\n\n- Add center fin width to inline metrology\n- Track center/edge fin width ratio\n- Include center FinFETs in electrical characterization\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3410 within 40mm radius. 14% yield loss. Image sensor pixel response non-uniform at center. 12 wafers affected.\n\nProcess Context: CVD-TEL-05 anti-reflection coating. Recipe: ARC_CIS_V2. Center ARC thickness 8% thicker. Deposition rate: 2nm/sec. Uniformity spec: <3%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center ARC over-deposition affecting pixel response\n- 8% thicker center ARC causing optical response variation\n- Center precursor residence time longer\n- Pixel sensitivity affected by ARC thickness deviation\n\n**Contributing Factors**:\n- Gas flow dynamics at center\n- Showerhead center delivery higher\n- Temperature at center affecting deposition rate\n\n## Corrective Actions\n\n1. **Flow optimization**: Improve center zone gas delivery balance\n2. **Temperature check**: Verify center zone temperature\n3. **Recipe tuning**: Create center-compensated ARC recipe\n4. **Thickness mapping**: Full wafer ARC measurement\n5. **Validation**: Achieve <3% center/edge variation\n\n## Prevention Measures\n\n- Add center ARC thickness to monitoring\n- Track pixel response uniformity\n- Include center pixels in optical testing\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-4521 with 18% yield loss. Bulls-eye within 35mm of center. Polysilicon grain size non-uniform at center. 15 wafers affected.\n\nProcess Context: CVD-AMAT-15 poly deposition. Recipe: POLY_GATE_V4. Center grain size 20% smaller. Deposition temp: 620C. Pressure: 200mT.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center temperature lower affecting poly grain growth\n- 20% smaller grain size indicates lower deposition temperature\n- Temperature gradient causing center under-temperature\n- Grain size affects poly resistance and device performance\n\n**Contributing Factors**:\n- Susceptor center zone running cool\n- Gas flow creating center cooling\n- Showerhead proximity affecting center temperature\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify center zone temperature\n2. **Susceptor check**: Verify center heater function\n3. **Zone adjustment**: Increase center temperature setpoint\n4. **Grain analysis**: SEM comparison of center vs edge\n5. **Validation**: Achieve uniform grain size and Rs\n\n## Prevention Measures\n\n- Add center grain size to poly qualification\n- Track center Rs as proxy for grain size\n- Monitor susceptor zone temperatures\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 12% on lot W2024-5632. Defects within 45mm of center. Logic speed at center slower. 10 wafers affected. Center Vt higher than edge.\n\nProcess Context: Multiple process contributions. Center Vt 15mV higher than edge. Affecting digital circuit timing. Product is high-speed logic.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Systematic center-to-edge Vt gradient across process\n- 15mV higher center Vt causing speed degradation\n- Multiple process steps contributing to Vt variation\n- Critical for high-speed logic timing closure\n\n**Contributing Factors**:\n- Gate oxide thickness variation at center\n- Channel doping non-uniformity\n- Gate CD at center slightly different\n\n## Corrective Actions\n\n1. **Vt audit**: Identify contributing process steps\n2. **Oxide thickness**: Verify gate oxide uniformity\n3. **Implant check**: Verify threshold adjust implant uniformity\n4. **CD verification**: Check gate CD at center\n5. **Validation**: Achieve center Vt within ±5mV of target\n\n## Prevention Measures\n\n- Track center Vt as process indicator\n- Monitor contributing process uniformity\n- Include center die in speed binning\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743 within 50mm radius. 23% yield loss. Power device Ron high at center. 20 wafers affected. Center epitaxy thickness 10% low.\n\nProcess Context: EPI-AMAT-09 thick epitaxy. Recipe: EPI_POWER_V3. Target: 50um. Center: 45um. Growth rate: 3um/min. Susceptor at 2,000 cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center epitaxy thinning from susceptor degradation\n- Center 10% thinner (45um vs 50um target)\n- Higher Ron from thinner drift region\n- Susceptor at 2,000 cycles showing center wear\n\n**Contributing Factors**:\n- Susceptor surface condition affecting center deposition\n- Gas flow at center potentially reduced\n- Temperature uniformity at center degraded\n\n## Corrective Actions\n\n1. **Susceptor inspection**: Check susceptor surface at center\n2. **Susceptor replacement**: Install new susceptor P/N 823-4567\n3. **Temperature verification**: Verify center zone temperature\n4. **Thickness mapping**: Full wafer thickness profile\n5. **Validation**: Achieve <3% thickness uniformity\n\n## Prevention Measures\n\n- Replace susceptor at 1,800 cycles for thick epi\n- Add center thickness to inline monitoring\n- Track susceptor cycles vs uniformity\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-7854 with 15% yield loss. Defects within 40mm of center. TSV via resistance high at center. 13 wafers affected. Center Cu fill incomplete.\n\nProcess Context: ECP-LAM-06 TSV Cu fill. Recipe: TSV_CU_V2. Via depth: 100um. Center fill 85% vs edge 100%. Plating time: 45 min.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center TSV under-fill from plating non-uniformity\n- Center vias only 85% filled causing high resistance\n- Deep TSV sensitive to plating uniformity\n- Current distribution favoring edge for deep vias\n\n**Contributing Factors**:\n- Mass transport limited at center deep vias\n- Current density at center possibly lower\n- Electrolyte circulation at center insufficient\n\n## Corrective Actions\n\n1. **Current optimization**: Increase center current if possible\n2. **Flow enhancement**: Improve electrolyte circulation at center\n3. **Time extension**: Increase plating time to 55 min\n4. **Agitation boost**: Increase agitation for center mass transport\n5. **Validation**: Verify 100% center TSV fill\n\n## Prevention Measures\n\n- Add center TSV fill inspection\n- Monitor center via resistance as indicator\n- Optimize recipe for center-limited case\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 11% on lot W2024-8965. Defects within 35mm of center. Memory retention fail at center cells. 9 wafers affected.\n\nProcess Context: Flash memory product. Center tunnel oxide 0.3nm thicker. Center program/erase window narrower. 28nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center tunnel oxide over-growth affecting P/E window\n- 0.3nm thicker oxide at center affecting cell performance\n- P/E window narrower causing retention margin loss\n- Oxidation temperature higher at center\n\n**Contributing Factors**:\n- Furnace center zone running slightly hot\n- Oxide growth kinetics at center\n- Cumulative center thermal budget\n\n## Corrective Actions\n\n1. **Oxide verification**: Map tunnel oxide across wafer\n2. **Furnace tuning**: Reduce center zone temperature\n3. **Temperature profile**: Achieve ±2C uniformity\n4. **Cell testing**: Verify center P/E margin\n5. **Validation**: Center tunnel oxide within ±0.1nm\n\n## Prevention Measures\n\n- Add center tunnel oxide to inline monitoring\n- Track P/E window at center\n- Include center cells in retention testing\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-9076 with 20% yield loss. Pattern within 45mm of center. Analog matching poor at center. 17 wafers affected.\n\nProcess Context: Analog precision process. Center device parameters drifted. Matching pair Vt mismatch at center 3x higher than edge. 180nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center process variation degrading analog matching\n- Center Vt mismatch 3x higher than edge\n- Multiple process steps contributing to center variation\n- Analog matching extremely sensitive to parameter uniformity\n\n**Contributing Factors**:\n- Gate oxide thickness variation\n- Channel doping uniformity\n- Poly CD at center\n\n## Corrective Actions\n\n1. **Matching audit**: Identify contributing process steps\n2. **Parameter optimization**: Improve center uniformity at key steps\n3. **Process centering**: Tighten center control at critical layers\n4. **Layout consideration**: Avoid matching-critical devices at center\n5. **Validation**: Achieve matching uniformity spec at center\n\n## Prevention Measures\n\n- Track center matching as process indicator\n- Monitor center parameters at all critical steps\n- Include center matching in qualification\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-0187 with 16% yield loss. Defects within 50mm radius. CMOS imager dark current at center high. 14 wafers affected.\n\nProcess Context: CIS process. Center pixel dark current 2x edge. Passivation at center suspected. SiN passivation: 300nm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center passivation deficiency causing high dark current\n- Center dark current 2x higher than edge\n- Passivation hydrogen content or quality at center\n- Interface state density higher at center\n\n**Contributing Factors**:\n- Center SiN hydrogen lower\n- Passivation deposition non-uniformity\n- Center thermal budget affecting passivation\n\n## Corrective Actions\n\n1. **Passivation analysis**: FTIR for center hydrogen content\n2. **Recipe optimization**: Improve center passivation quality\n3. **Process verification**: Check SiN deposition uniformity\n4. **Anneal optimization**: Verify post-passivation anneal uniformity\n5. **Validation**: Achieve uniform dark current across wafer\n\n## Prevention Measures\n\n- Add center dark current to monitoring\n- Track passivation uniformity\n- Include center pixels in noise testing\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 14% on lot W2024-1298. Bulls-eye within 40mm of center. RF device insertion loss high at center. 12 wafers affected.\n\nProcess Context: RF SOI process. Center inductor Q lower. Top metal at center thinner. PVD Al: 3um target.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center metal thinning affecting inductor Q\n- Thinner metal at center increasing resistance\n- Higher insertion loss from lower Q inductors\n- PVD center coverage reduced\n\n**Contributing Factors**:\n- Target erosion affecting center flux\n- Pedestal temperature at center\n- Deposition rate non-uniformity\n\n## Corrective Actions\n\n1. **Thickness mapping**: Full wafer metal thickness\n2. **Target inspection**: Check target erosion profile\n3. **Temperature verification**: Verify center pedestal temperature\n4. **Recipe optimization**: Improve center deposition\n5. **Validation**: Achieve <5% center/edge thickness variation\n\n## Prevention Measures\n\n- Add center metal thickness to monitoring\n- Track inductor Q at center\n- Replace target proactively based on center thickness trend\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-2309 within 35mm radius. 19% yield loss. MEMS membrane stress at center different. 16 wafers affected.\n\nProcess Context: MEMS pressure sensor. Center membrane residual stress -100MPa vs target 0MPa. Poly-Si membrane. Deposition temp: 620C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center deposition conditions creating membrane stress gradient\n- Center stress -100MPa compressive vs near-zero target\n- Membrane behavior affected by residual stress\n- Sensor response non-uniform due to stress\n\n**Contributing Factors**:\n- Center deposition temperature lower\n- Gas ratio at center different\n- Deposition rate affecting stress state\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer stress measurement\n2. **Temperature optimization**: Verify center zone temperature\n3. **Recipe tuning**: Adjust for center stress neutralization\n4. **Anneal consideration**: Post-deposition stress relief anneal\n5. **Validation**: Achieve <25MPa stress uniformity\n\n## Prevention Measures\n\n- Add center stress to MEMS film qualification\n- Track membrane response at center\n- Include center devices in sensor calibration\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-3410 with 13% yield loss. Defects within 45mm of center. LED output intensity at center low. 11 wafers affected.\n\nProcess Context: LED/optoelectronics process. Center quantum well thickness variation. MOCVD growth. Multiple quantum wells.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center MOCVD growth non-uniformity affecting QW\n- Center quantum well thickness affecting emission\n- MO precursor delivery at center reduced\n- LED efficiency lower from QW variation\n\n**Contributing Factors**:\n- Susceptor rotation and gas flow dynamics\n- Center temperature affecting growth rate\n- Precursor depletion at center\n\n## Corrective Actions\n\n1. **Thickness mapping**: Full wafer QW thickness via PL or XRD\n2. **Flow optimization**: Improve precursor delivery to center\n3. **Rotation verification**: Check susceptor rotation uniformity\n4. **Temperature tuning**: Verify center zone temperature\n5. **Validation**: Achieve <5% emission uniformity\n\n## Prevention Measures\n\n- Add center emission to LED monitoring\n- Track QW thickness uniformity\n- Include center LEDs in binning\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 22% on lot W2024-4521. Defects within 50mm radius. GaN HEMT Idmax at center low. 19 wafers affected.\n\nProcess Context: GaN on Si process. Center 2DEG density lower. AlGaN barrier at center thinner. MOCVD growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center AlGaN barrier under-thickness reducing 2DEG\n- Thinner barrier at center reducing carrier density\n- Lower Idmax from reduced 2DEG\n- MOCVD center growth rate deficiency\n\n**Contributing Factors**:\n- Al precursor delivery at center\n- Center temperature affecting Al incorporation\n- Gas flow pattern creating center depletion\n\n## Corrective Actions\n\n1. **Barrier mapping**: Full wafer AlGaN thickness via XRD\n2. **Precursor optimization**: Improve Al delivery to center\n3. **Temperature verification**: Check center growth temperature\n4. **Hall measurement**: Verify 2DEG density uniformity\n5. **Validation**: Achieve <10% Idmax uniformity\n\n## Prevention Measures\n\n- Add center 2DEG density to monitoring\n- Track barrier thickness uniformity\n- Include center devices in RF testing\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-5632 with 10% yield loss. Pattern within 40mm of center. SiC MOSFET Vth at center shifted. 8 wafers affected.\n\nProcess Context: SiC power device. Center Vth 0.5V higher than edge. Gate oxide at center thicker. Thermal oxidation at 1200C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center thermal oxidation over-growth causing Vth shift\n- Center oxide thicker creating higher Vth\n- SiC oxidation at high temperature center-sensitive\n- 0.5V shift affecting device operation range\n\n**Contributing Factors**:\n- Furnace center zone running hotter\n- SiC surface condition at center\n- O2 delivery dynamics at center\n\n## Corrective Actions\n\n1. **Oxide mapping**: Full wafer gate oxide thickness\n2. **Temperature profiling**: Verify furnace center temperature\n3. **Zone adjustment**: Reduce center zone temperature\n4. **Process optimization**: Adjust for uniform oxidation\n5. **Validation**: Achieve Vth uniformity within ±0.1V\n\n## Prevention Measures\n\n- Add center Vth to SiC monitoring\n- Track oxide thickness uniformity\n- Weekly temperature uniformity verification\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-6743 with 17% yield loss. Defects within 35mm of center. Photonic waveguide loss at center high. 14 wafers affected.\n\nProcess Context: Silicon photonics process. Center waveguide sidewall roughness higher. Etch recipe: SiO2/Si etch. DUV lithography.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center sidewall roughness from etch non-uniformity\n- Higher roughness at center increasing propagation loss\n- Etch plasma at center creating rougher sidewalls\n- Waveguide loss sensitive to surface roughness\n\n**Contributing Factors**:\n- Plasma density at center different\n- Mask pattern at center affected by litho\n- Etch passivation at center\n\n## Corrective Actions\n\n1. **Roughness mapping**: AFM sidewall roughness at center vs edge\n2. **Etch optimization**: Tune for smoother center sidewalls\n3. **Litho verification**: Check center pattern quality\n4. **Passivation tuning**: Adjust etch chemistry for uniformity\n5. **Validation**: Achieve uniform waveguide loss\n\n## Prevention Measures\n\n- Add center waveguide loss to monitoring\n- Track sidewall roughness uniformity\n- Include center photonics in optical testing\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 15% on lot W2024-7854. Bulls-eye within 45mm of center. BCD high voltage device breakdown at center. 13 wafers affected.\n\nProcess Context: BCD process. Center HV well depth shallower. 700V device. RESURF structure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center HV well under-depth affecting breakdown\n- Shallower well at center reducing breakdown voltage\n- RESURF structure compromised from well depth variation\n- Center high-energy implant dose or range affected\n\n**Contributing Factors**:\n- Implant dose at center lower\n- Drive-in diffusion at center different\n- Center thermal budget affecting well profile\n\n## Corrective Actions\n\n1. **Well profiling**: SIMS at center for well depth\n2. **Implant verification**: Check implant dose uniformity\n3. **Anneal optimization**: Verify diffusion uniformity\n4. **Process adjustment**: Compensate for center well depth\n5. **Validation**: Achieve uniform BV across wafer\n\n## Prevention Measures\n\n- Add center BV to HV device monitoring\n- Track well depth uniformity\n- Include center HV devices in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965 within 50mm radius. 21% yield loss. 3D NAND cell program speed at center slow. 18 wafers affected.\n\nProcess Context: 3D NAND 128L. Center stack height shorter. ALD/CVD multi-layer deposition. 128 layer stack.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center stack height deficiency in 3D NAND\n- Shorter stack at center affecting cell performance\n- Cumulative deposition thickness loss at center\n- 128 layers amplifying center-to-edge variation\n\n**Contributing Factors**:\n- ALD/CVD center delivery across 128 layers\n- Each layer contributes small center loss\n- Center temperature affecting multi-layer deposition\n\n## Corrective Actions\n\n1. **Stack measurement**: Full wafer stack height measurement\n2. **Layer audit**: Identify contributing deposition steps\n3. **Recipe optimization**: Improve center delivery in critical layers\n4. **Temperature verification**: Check center zone temperatures\n5. **Validation**: Achieve <2% stack height uniformity\n\n## Prevention Measures\n\n- Add center stack height to monitoring\n- Track cumulative center-to-edge per layer\n- Include center cells in 3D NAND qualification\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-9076 with 12% yield loss. Defects within 40mm of center. DDR memory tRCD at center slower. 10 wafers affected.\n\nProcess Context: Advanced DRAM process. Center word line resistance higher. 10nm node. Tungsten word line.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center tungsten word line higher resistance\n- Center WL resistance causing slower tRCD\n- W fill at center incomplete or thinner\n- Memory timing affected by WL RC delay\n\n**Contributing Factors**:\n- W CVD center deposition lower\n- WL critical dimension at center\n- Via to WL contact at center\n\n## Corrective Actions\n\n1. **WL resistance mapping**: Full wafer WL Rs measurement\n2. **W fill verification**: Cross-section center WL fill\n3. **Deposition optimization**: Improve W CVD at center\n4. **CD verification**: Check center WL dimensions\n5. **Validation**: Achieve tRCD uniformity spec\n\n## Prevention Measures\n\n- Add center WL resistance to monitoring\n- Track W fill uniformity\n- Include center timing in DRAM characterization\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 18% on lot W2024-0187. Defects within 35mm of center. Advanced packaging RDL open at center. 15 wafers affected.\n\nProcess Context: Fan-out wafer level packaging. Center RDL line open. Cu electroplating. Line width: 5um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center electroplating deficiency causing RDL open\n- Center Cu plating thinner creating opens\n- Fine line plating sensitive to current distribution\n- Center current density lower\n\n**Contributing Factors**:\n- Anode-cathode current distribution\n- Seed layer at center may be thin\n- Electrolyte flow at center\n\n## Corrective Actions\n\n1. **Plating analysis**: Current distribution mapping\n2. **Seed verification**: Check center seed layer thickness\n3. **Flow optimization**: Improve center electrolyte delivery\n4. **Current adjustment**: Optimize for center uniformity\n5. **Validation**: Achieve complete RDL fill at center\n\n## Prevention Measures\n\n- Add center RDL inspection\n- Monitor center current density\n- Track seed layer uniformity\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-1298 with 14% yield loss. Pattern within 45mm of center. Micro-bump height at center low. 12 wafers affected.\n\nProcess Context: 2.5D/3D IC micro-bump. Center bump 8um vs edge 10um. Cu pillar + solder cap. Target: 10um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center micro-bump under-height from plating uniformity\n- Center 20% shorter (8um vs 10um)\n- Cu pillar plating at center lower\n- Affects joint reliability and yield\n\n**Contributing Factors**:\n- High-density bump pattern affecting center current\n- Electrolyte agitation at center\n- Seed layer uniformity at center\n\n## Corrective Actions\n\n1. **Current mapping**: Verify current distribution for bump pattern\n2. **Flow improvement**: Enhance center electrolyte circulation\n3. **Pattern compensation**: Consider current thieving adjustment\n4. **Seed verification**: Check center seed layer\n5. **Validation**: Achieve <5% bump height uniformity\n\n## Prevention Measures\n\n- Add center bump height to monitoring\n- Track plating uniformity vs pattern density\n- Include center bumps in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-2309 with 16% yield loss. Defects within 50mm radius. Automotive IC leakage at center high. 14 wafers affected.\n\nProcess Context: Automotive grade 40nm. Center subthreshold leakage higher. Gate length at center shorter. Zero-defect requirement.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center gate length shorter causing higher leakage\n- Shorter gate at center increasing subthreshold leakage\n- Critical for automotive leakage specification\n- Center CD bias from litho or etch\n\n**Contributing Factors**:\n- Litho dose at center\n- Etch rate at center\n- Focus variation at center fields\n\n## Corrective Actions\n\n1. **CD analysis**: Center gate length measurement\n2. **Litho verification**: Check center dose and focus\n3. **Etch uniformity**: Verify etch rate at center\n4. **Leakage correlation**: Establish CD-leakage correlation\n5. **Validation**: Achieve automotive leakage spec at center\n\n## Prevention Measures\n\n- Add center leakage to automotive monitoring\n- Track center CD at all critical layers\n- Zero-defect focus on center die\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 20% on lot W2024-3410. Bulls-eye within 40mm of center. Neuromorphic chip synaptic weight variation at center. 17 wafers affected.\n\nProcess Context: Emerging memory neuromorphic. Center RRAM resistance spread wider. Forming voltage at center different. 28nm CMOS + RRAM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center RRAM cell uniformity degraded\n- Center resistance spread affecting synaptic precision\n- Forming conditions at center different\n- Critical for neuromorphic computing accuracy\n\n**Contributing Factors**:\n- RRAM film thickness at center\n- Top electrode deposition uniformity\n- Forming current compliance at center\n\n## Corrective Actions\n\n1. **RRAM analysis**: Center resistance distribution vs edge\n2. **Film verification**: Check RRAM stack uniformity\n3. **Forming optimization**: Adjust center forming conditions\n4. **Electrode check**: Verify top electrode uniformity\n5. **Validation**: Achieve uniform resistance distribution\n\n## Prevention Measures\n\n- Add center RRAM distribution to monitoring\n- Track forming uniformity\n- Include center synapses in neural testing\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-4521 within 35mm radius. 11% yield loss. Quantum dot size at center non-uniform. 9 wafers affected.\n\nProcess Context: Quantum technology process. Center QD size distribution wider. MBE growth. InAs/GaAs QD.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center MBE growth non-uniformity affecting QD\n- Center QD size distribution wider than edge\n- Growth temperature at center affecting QD formation\n- Impacts quantum emission properties\n\n**Contributing Factors**:\n- Flux distribution at center\n- Substrate temperature uniformity\n- In/Ga arrival rate at center\n\n## Corrective Actions\n\n1. **PL mapping**: Full wafer QD emission measurement\n2. **Temperature verification**: Check center substrate temperature\n3. **Flux optimization**: Improve flux uniformity\n4. **Growth tuning**: Adjust center growth parameters\n5. **Validation**: Achieve uniform QD size distribution\n\n## Prevention Measures\n\n- Add center QD properties to monitoring\n- Track growth uniformity parameters\n- Include center QDs in optical characterization\n\n**Severity**: Major\n**Yield Impact**: 11%"
  }
]
