Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jun  6 15:23:51 2019
| Host         : pietro-laptop running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -file des_cracker.timing.rpt
| Design       : des_cracker
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                37206        0.022        0.000                      0                37206        1.686        0.000                       0                 18594  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.667}        5.333           187.512         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.007        0.000                      0                37206        0.022        0.000                      0                37206        1.686        0.000                       0                 18594  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 des_cracker/U0/c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            des_cracker/U0/des_ctrl_0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 2.511ns (47.434%)  route 2.783ns (52.566%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 8.026 - 5.333 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18594, routed)       1.674     2.982    des_cracker/U0/aclk
    SLICE_X16Y45         FDRE                                         r  des_cracker/U0/c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  des_cracker/U0/c_reg[4]/Q
                         net (fo=13, routed)          1.042     4.502    des_cracker/U0/des_ctrl_0/des_wrap_gen[8].reg_des_ciph_i/eq0_carry__4[4]
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.295     4.797 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[8].reg_des_ciph_i/eq0_carry_i_3__7/O
                         net (fo=1, routed)           0.000     4.797    des_cracker/U0/des_ctrl_0/des_wrap_gen[8].comparator_i/S[1]
    SLICE_X20Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.330 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[8].comparator_i/eq0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.331    des_cracker/U0/des_ctrl_0/des_wrap_gen[8].comparator_i/eq0_carry_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.448 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[8].comparator_i/eq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.448    des_cracker/U0/des_ctrl_0/des_wrap_gen[8].comparator_i/eq0_carry__0_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.565 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[8].comparator_i/eq0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.565    des_cracker/U0/des_ctrl_0/des_wrap_gen[8].comparator_i/eq0_carry__1_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.682 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[8].comparator_i/eq0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.682    des_cracker/U0/des_ctrl_0/des_wrap_gen[8].comparator_i/eq0_carry__2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.799 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[8].comparator_i/eq0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.799    des_cracker/U0/des_ctrl_0/des_wrap_gen[8].comparator_i/eq0_carry__3_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.956 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[8].comparator_i/eq0_carry__4/CO[1]
                         net (fo=1, routed)           0.778     6.734    des_cracker/U0/des_ctrl_0/des_wrap_gen[7].comparator_i/CO[0]
    SLICE_X17Y50         LUT4 (Prop_lut4_I1_O)        0.332     7.066 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[7].comparator_i/FSM_sequential_c_state[1]_i_5/O
                         net (fo=1, routed)           0.646     7.712    des_cracker/U0/des_ctrl_0/des_wrap_gen[10].comparator_i/FSM_sequential_c_state_reg[0]_2
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[10].comparator_i/FSM_sequential_c_state[1]_i_2/O
                         net (fo=2, routed)           0.315     8.152    des_cracker/U0/des_ctrl_0/des_wrap_gen[10].comparator_i/found_local
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[10].comparator_i/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.276    des_cracker/U0/des_ctrl_0/des_wrap_gen[10].comparator_i_n_1
    SLICE_X16Y49         FDRE                                         r  des_cracker/U0/des_ctrl_0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.434    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.525 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18594, routed)       1.501     8.026    des_cracker/U0/des_ctrl_0/aclk
    SLICE_X16Y49         FDRE                                         r  des_cracker/U0/des_ctrl_0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.265     8.291    
                         clock uncertainty           -0.087     8.204    
    SLICE_X16Y49         FDRE (Setup_fdre_C_D)        0.079     8.283    des_cracker/U0/des_ctrl_0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  0.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 des_cracker/U0/des_ctrl_0/des_wrap_gen[3].des_wrap_i/des_0/enc_gen[11].reg_gen.reg_r_i/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            des_cracker/U0/des_ctrl_0/des_wrap_gen[3].des_wrap_i/des_0/enc_gen[12].reg_gen.reg_l_i/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.861%)  route 0.222ns (61.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18594, routed)       0.553     0.894    des_cracker/U0/des_ctrl_0/des_wrap_gen[3].des_wrap_i/des_0/enc_gen[11].reg_gen.reg_r_i/aclk
    SLICE_X21Y31         FDRE                                         r  des_cracker/U0/des_ctrl_0/des_wrap_gen[3].des_wrap_i/des_0/enc_gen[11].reg_gen.reg_r_i/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[3].des_wrap_i/des_0/enc_gen[11].reg_gen.reg_r_i/q_reg[21]/Q
                         net (fo=2, routed)           0.222     1.256    des_cracker/U0/des_ctrl_0/des_wrap_gen[3].des_wrap_i/des_0/enc_gen[12].reg_gen.reg_l_i/q[21]
    SLICE_X23Y35         FDRE                                         r  des_cracker/U0/des_ctrl_0/des_wrap_gen[3].des_wrap_i/des_0/enc_gen[12].reg_gen.reg_l_i/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18594, routed)       0.823     1.193    des_cracker/U0/des_ctrl_0/des_wrap_gen[3].des_wrap_i/des_0/enc_gen[12].reg_gen.reg_l_i/aclk
    SLICE_X23Y35         FDRE                                         r  des_cracker/U0/des_ctrl_0/des_wrap_gen[3].des_wrap_i/des_0/enc_gen[12].reg_gen.reg_l_i/q_reg[21]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.075     1.234    des_cracker/U0/des_ctrl_0/des_wrap_gen[3].des_wrap_i/des_0/enc_gen[12].reg_gen.reg_l_i/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.333       3.178      BUFGCTRL_X0Y0  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.666       1.686      SLICE_X4Y40    ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.666       1.686      SLICE_X8Y34    des_cracker/U0/des_ctrl_0/des_wrap_gen[11].des_wrap_i/des_0/key_gen_0/gen_key_round[16].reg_c_i/q_reg[10]_srl2___U0_des_ctrl_0_des_wrap_gen_r_0/CLK



