Classic Timing Analyzer report for gun
Mon Feb 27 20:44:40 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.022 ns                         ; loadn    ; count[2] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.823 ns                        ; count[1] ; shot[1]  ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.668 ns                        ; loadn    ; count[7] ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 249.75 MHz ( period = 4.004 ns ) ; count[1] ; count[2] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                       ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; count[1] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; count[1] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; count[1] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; count[1] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; count[1] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; count[1] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; count[1] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; count[1] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns ) ; count[8] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.733 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns ) ; count[8] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.733 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns ) ; count[8] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.733 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns ) ; count[8] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.733 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns ) ; count[8] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.733 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns ) ; count[8] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.733 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns ) ; count[8] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.733 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns ) ; count[8] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.733 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns ) ; count[0] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.725 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns ) ; count[0] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.725 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns ) ; count[0] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.725 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns ) ; count[0] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.725 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns ) ; count[0] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.725 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns ) ; count[0] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.725 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns ) ; count[0] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.725 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns ) ; count[0] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.725 ns                ;
; N/A   ; 259.07 MHz ( period = 3.860 ns ) ; count[7] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 259.07 MHz ( period = 3.860 ns ) ; count[7] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 259.07 MHz ( period = 3.860 ns ) ; count[7] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 259.07 MHz ( period = 3.860 ns ) ; count[7] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 259.07 MHz ( period = 3.860 ns ) ; count[7] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 259.07 MHz ( period = 3.860 ns ) ; count[7] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 259.07 MHz ( period = 3.860 ns ) ; count[7] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 259.07 MHz ( period = 3.860 ns ) ; count[7] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns ) ; count[6] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns ) ; count[6] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns ) ; count[6] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns ) ; count[6] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns ) ; count[6] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns ) ; count[6] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns ) ; count[6] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns ) ; count[6] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A   ; 271.00 MHz ( period = 3.690 ns ) ; count[1] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 3.451 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns ) ; count[3] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.441 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns ) ; count[3] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.441 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns ) ; count[3] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.441 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns ) ; count[3] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.441 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns ) ; count[3] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.441 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns ) ; count[3] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.441 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns ) ; count[3] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.441 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns ) ; count[3] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.441 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns ) ; count[0] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 3.411 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; count[2] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; count[2] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; count[2] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; count[2] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; count[2] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; count[2] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; count[2] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns ) ; count[2] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 277.55 MHz ( period = 3.603 ns ) ; count[5] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 277.55 MHz ( period = 3.603 ns ) ; count[5] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 277.55 MHz ( period = 3.603 ns ) ; count[5] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 277.55 MHz ( period = 3.603 ns ) ; count[5] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 277.55 MHz ( period = 3.603 ns ) ; count[5] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 277.55 MHz ( period = 3.603 ns ) ; count[5] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 277.55 MHz ( period = 3.603 ns ) ; count[5] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 277.55 MHz ( period = 3.603 ns ) ; count[5] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 278.86 MHz ( period = 3.586 ns ) ; count[8] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.346 ns                ;
; N/A   ; 281.06 MHz ( period = 3.558 ns ) ; count[1] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 284.09 MHz ( period = 3.520 ns ) ; count[0] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.280 ns                ;
; N/A   ; 287.85 MHz ( period = 3.474 ns ) ; count[9] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 287.85 MHz ( period = 3.474 ns ) ; count[7] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.234 ns                ;
; N/A   ; 287.85 MHz ( period = 3.474 ns ) ; count[9] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 287.85 MHz ( period = 3.474 ns ) ; count[9] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 287.85 MHz ( period = 3.474 ns ) ; count[9] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 287.85 MHz ( period = 3.474 ns ) ; count[9] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 287.85 MHz ( period = 3.474 ns ) ; count[9] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 287.85 MHz ( period = 3.474 ns ) ; count[9] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 287.85 MHz ( period = 3.474 ns ) ; count[9] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 290.44 MHz ( period = 3.443 ns ) ; count[2] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.203 ns                ;
; N/A   ; 297.09 MHz ( period = 3.366 ns ) ; count[3] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 297.53 MHz ( period = 3.361 ns ) ; count[6] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 300.84 MHz ( period = 3.324 ns ) ; count[3] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; 302.30 MHz ( period = 3.308 ns ) ; count[2] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns ) ; count[4] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.016 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns ) ; count[4] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.016 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns ) ; count[4] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.016 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns ) ; count[4] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.016 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns ) ; count[4] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.016 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns ) ; count[4] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.016 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns ) ; count[4] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.016 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns ) ; count[4] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.016 ns                ;
; N/A   ; 310.46 MHz ( period = 3.221 ns ) ; count[6] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 2.982 ns                ;
; N/A   ; 310.85 MHz ( period = 3.217 ns ) ; count[5] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 2.977 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns ) ; count[7] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 314.37 MHz ( period = 3.181 ns ) ; count[8] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 2.942 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns ) ; count[4] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 316.46 MHz ( period = 3.160 ns ) ; count[9] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 2.922 ns                ;
; N/A   ; 324.04 MHz ( period = 3.086 ns ) ; count[5] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; 338.07 MHz ( period = 2.958 ns ) ; count[9] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 2.719 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns ) ; count[4] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 2.561 ns                ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+----------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To       ; To Clock ;
+-------+--------------+------------+----------+----------+----------+
; N/A   ; None         ; 5.022 ns   ; loadn    ; count[1] ; clock    ;
; N/A   ; None         ; 5.022 ns   ; loadn    ; count[6] ; clock    ;
; N/A   ; None         ; 5.022 ns   ; loadn    ; count[3] ; clock    ;
; N/A   ; None         ; 5.022 ns   ; loadn    ; count[4] ; clock    ;
; N/A   ; None         ; 5.022 ns   ; loadn    ; count[5] ; clock    ;
; N/A   ; None         ; 5.022 ns   ; loadn    ; count[8] ; clock    ;
; N/A   ; None         ; 5.022 ns   ; loadn    ; count[7] ; clock    ;
; N/A   ; None         ; 5.022 ns   ; loadn    ; count[2] ; clock    ;
; N/A   ; None         ; 4.663 ns   ; triggern ; count[0] ; clock    ;
; N/A   ; None         ; 4.571 ns   ; loadn    ; count[9] ; clock    ;
; N/A   ; None         ; 4.158 ns   ; loadn    ; count[0] ; clock    ;
+-------+--------------+------------+----------+----------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+----------+---------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To      ; From Clock ;
+-------+--------------+------------+----------+---------+------------+
; N/A   ; None         ; 10.823 ns  ; count[1] ; shot[1] ; clock      ;
; N/A   ; None         ; 10.561 ns  ; count[0] ; shot[0] ; clock      ;
; N/A   ; None         ; 7.850 ns   ; count[3] ; shot[3] ; clock      ;
; N/A   ; None         ; 7.584 ns   ; count[4] ; shot[4] ; clock      ;
; N/A   ; None         ; 7.209 ns   ; count[6] ; shot[6] ; clock      ;
; N/A   ; None         ; 7.190 ns   ; count[9] ; shot[9] ; clock      ;
; N/A   ; None         ; 7.189 ns   ; count[8] ; shot[8] ; clock      ;
; N/A   ; None         ; 7.056 ns   ; count[5] ; shot[5] ; clock      ;
; N/A   ; None         ; 7.044 ns   ; count[2] ; shot[2] ; clock      ;
; N/A   ; None         ; 7.043 ns   ; count[7] ; shot[7] ; clock      ;
+-------+--------------+------------+----------+---------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+----------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To       ; To Clock ;
+---------------+-------------+-----------+----------+----------+----------+
; N/A           ; None        ; -3.668 ns ; loadn    ; count[7] ; clock    ;
; N/A           ; None        ; -3.670 ns ; loadn    ; count[1] ; clock    ;
; N/A           ; None        ; -3.670 ns ; loadn    ; count[3] ; clock    ;
; N/A           ; None        ; -3.670 ns ; loadn    ; count[4] ; clock    ;
; N/A           ; None        ; -3.673 ns ; loadn    ; count[5] ; clock    ;
; N/A           ; None        ; -3.673 ns ; loadn    ; count[2] ; clock    ;
; N/A           ; None        ; -3.674 ns ; loadn    ; count[8] ; clock    ;
; N/A           ; None        ; -3.852 ns ; loadn    ; count[9] ; clock    ;
; N/A           ; None        ; -3.910 ns ; loadn    ; count[0] ; clock    ;
; N/A           ; None        ; -3.911 ns ; loadn    ; count[6] ; clock    ;
; N/A           ; None        ; -4.415 ns ; triggern ; count[0] ; clock    ;
+---------------+-------------+-----------+----------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Feb 27 20:44:40 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gun -c gun --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 249.75 MHz between source register "count[1]" and destination register "count[1]" (period= 4.004 ns)
    Info: + Longest register to register delay is 3.765 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count[1]'
        Info: 2: + IC(0.642 ns) + CELL(0.545 ns) = 1.187 ns; Loc. = LCCOMB_X3_Y21_N6; Fanout = 1; COMB Node = 'count[9]~2'
        Info: 3: + IC(0.519 ns) + CELL(0.322 ns) = 2.028 ns; Loc. = LCCOMB_X3_Y21_N0; Fanout = 3; COMB Node = 'count[9]~4'
        Info: 4: + IC(0.311 ns) + CELL(0.178 ns) = 2.517 ns; Loc. = LCCOMB_X3_Y21_N4; Fanout = 8; COMB Node = 'count[8]~9'
        Info: 5: + IC(0.490 ns) + CELL(0.758 ns) = 3.765 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count[1]'
        Info: Total cell delay = 1.803 ns ( 47.89 % )
        Info: Total interconnect delay = 1.962 ns ( 52.11 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.847 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count[1]'
            Info: Total cell delay = 1.628 ns ( 57.18 % )
            Info: Total interconnect delay = 1.219 ns ( 42.82 % )
        Info: - Longest clock path from clock "clock" to source register is 2.847 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count[1]'
            Info: Total cell delay = 1.628 ns ( 57.18 % )
            Info: Total interconnect delay = 1.219 ns ( 42.82 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "count[1]" (data pin = "loadn", clock pin = "clock") is 5.022 ns
    Info: + Longest pin to register delay is 7.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_F4; Fanout = 12; PIN Node = 'loadn'
        Info: 2: + IC(5.483 ns) + CELL(0.322 ns) = 6.659 ns; Loc. = LCCOMB_X3_Y21_N4; Fanout = 8; COMB Node = 'count[8]~9'
        Info: 3: + IC(0.490 ns) + CELL(0.758 ns) = 7.907 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count[1]'
        Info: Total cell delay = 1.934 ns ( 24.46 % )
        Info: Total interconnect delay = 5.973 ns ( 75.54 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.847 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count[1]'
        Info: Total cell delay = 1.628 ns ( 57.18 % )
        Info: Total interconnect delay = 1.219 ns ( 42.82 % )
Info: tco from clock "clock" to destination pin "shot[1]" through register "count[1]" is 10.823 ns
    Info: + Longest clock path from clock "clock" to source register is 2.847 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count[1]'
        Info: Total cell delay = 1.628 ns ( 57.18 % )
        Info: Total interconnect delay = 1.219 ns ( 42.82 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.699 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count[1]'
        Info: 2: + IC(4.839 ns) + CELL(2.860 ns) = 7.699 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'shot[1]'
        Info: Total cell delay = 2.860 ns ( 37.15 % )
        Info: Total interconnect delay = 4.839 ns ( 62.85 % )
Info: th for register "count[7]" (data pin = "loadn", clock pin = "clock") is -3.668 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.847 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y21_N31; Fanout = 5; REG Node = 'count[7]'
        Info: Total cell delay = 1.628 ns ( 57.18 % )
        Info: Total interconnect delay = 1.219 ns ( 42.82 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.801 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_F4; Fanout = 12; PIN Node = 'loadn'
        Info: 2: + IC(5.532 ns) + CELL(0.319 ns) = 6.705 ns; Loc. = LCCOMB_X4_Y21_N30; Fanout = 1; COMB Node = 'count[7]~15'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.801 ns; Loc. = LCFF_X4_Y21_N31; Fanout = 5; REG Node = 'count[7]'
        Info: Total cell delay = 1.269 ns ( 18.66 % )
        Info: Total interconnect delay = 5.532 ns ( 81.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 128 megabytes
    Info: Processing ended: Mon Feb 27 20:44:40 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


