

================================================================
== Vivado HLS Report for 'conv_5'
================================================================
* Date:           Mon May 13 18:06:52 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    31.477|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  881|  881|  881|  881|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop_chout_loop_hout_loop_wout  |  880|  880|        88|          -|          -|    10|    no    |
        | + loop_chin_loop_ky_loop_kx      |   84|   84|         2|          1|          1|    84|    yes   |
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    244|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     305|    705|
|Memory           |        2|      -|      32|      5|
|Multiplexer      |        -|      -|       -|    171|
|Register         |        -|      -|     129|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      5|     466|   1125|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |top_net_fadd_32nsbkb_U35  |top_net_fadd_32nsbkb  |        0|      2|  177|  385|
    |top_net_fmul_32nscud_U36  |top_net_fmul_32nscud  |        0|      3|  128|  320|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  305|  705|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |c5_bias_U    |conv_5_c5_bias    |        0|  32|   5|    10|   32|     1|          320|
    |c5_weight_U  |conv_5_c5_weight  |        2|   0|   0|   840|   32|     1|        26880|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                  |        2|  32|   5|   850|   64|     2|        27200|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_25_mid2_fu_310_p2             |     *    |      0|  0|  33|           4|           7|
    |cin_s_fu_394_p2                   |     +    |      0|  0|  15|           7|           1|
    |cout_s_fu_271_p2                  |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten23_op_fu_495_p2     |     +    |      0|  0|  10|           2|           1|
    |indvar_flatten_next4_fu_259_p2    |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next5_fu_364_p2    |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_op_fu_472_p2       |     +    |      0|  0|  10|           2|           1|
    |tmp4_mid2_fu_412_p2               |     +    |      0|  0|  10|          10|          10|
    |tmp_26_fu_486_p2                  |     +    |      0|  0|  13|           4|           4|
    |tmp_29_fu_446_p2                  |     +    |      0|  0|  15|           7|           7|
    |tmp_31_fu_461_p2                  |     +    |      0|  0|  10|          10|          10|
    |h_cast9_mid_fu_321_p2             |    and   |      0|  0|   2|           1|           1|
    |h_mid_fu_295_p2                   |    and   |      0|  0|   2|           1|           1|
    |w_mid_fu_301_p2                   |    and   |      0|  0|   2|           1|           1|
    |x_mid_fu_388_p2                   |    and   |      0|  0|   2|           1|           1|
    |y_mid_fu_382_p2                   |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_370_p2       |   icmp   |      0|  0|   8|           2|           1|
    |exitcond_flatten4_fu_253_p2       |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_flatten5_fu_358_p2       |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_flatten_fu_265_p2        |   icmp   |      0|  0|   8|           2|           1|
    |h_1_fu_333_p2                     |    or    |      0|  0|   2|           1|           1|
    |y_1_fu_423_p2                     |    or    |      0|  0|   2|           1|           1|
    |h_cast9_mid2_fu_338_p3            |  select  |      0|  0|   2|           1|           1|
    |h_mid2_fu_350_p3                  |  select  |      0|  0|   2|           1|           1|
    |indvar_flatten_next3_fu_501_p3    |  select  |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_478_p3     |  select  |      0|  0|   2|           1|           1|
    |tmp1_cast_mid2_v_v_fu_429_p3      |  select  |      0|  0|   2|           1|           1|
    |tmp4_mid2_v_v_fu_400_p3           |  select  |      0|  0|   7|           1|           7|
    |tmp_25_mid2_v_v_fu_277_p3         |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |h_not_fu_327_p2                   |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_2_fu_290_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_3_fu_316_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_376_p2    |    xor   |      0|  0|   2|           1|           2|
    |tmp1_cast_mid2_v_fu_437_p2        |    xor   |      0|  0|   2|           1|           1|
    |y_not_fu_417_p2                   |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 244|          99|          94|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_cin_phi_fu_187_p4  |   9|          2|    7|         14|
    |ap_phi_mux_x_phi_fu_232_p4    |   9|          2|    1|          2|
    |ap_phi_mux_y_phi_fu_209_p4    |   9|          2|    1|          2|
    |cin_reg_183                   |   9|          2|    7|         14|
    |cout_reg_123                  |   9|          2|    4|          8|
    |grp_fu_240_p0                 |  15|          3|   32|         96|
    |h_reg_146                     |   9|          2|    1|          2|
    |indvar_flatten3_reg_112       |   9|          2|    4|          8|
    |indvar_flatten4_reg_134       |   9|          2|    2|          4|
    |indvar_flatten5_reg_172       |   9|          2|    7|         14|
    |indvar_flatten_reg_194        |   9|          2|    2|          4|
    |output_buffer_2_reg_216       |   9|          2|   32|         64|
    |y_reg_205                     |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 171|         36|  103|        243|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |c5_bias_load_reg_541          |  32|   0|   32|          0|
    |cin_reg_183                   |   7|   0|    7|          0|
    |cout_reg_123                  |   4|   0|    4|          0|
    |exitcond_flatten5_reg_557     |   1|   0|    1|          0|
    |exitcond_flatten_reg_516      |   1|   0|    1|          0|
    |h_cast9_mid2_cast_reg_546     |   1|   0|    4|          3|
    |h_mid2_reg_551                |   1|   0|    1|          0|
    |h_reg_146                     |   1|   0|    1|          0|
    |indvar_flatten3_reg_112       |   4|   0|    4|          0|
    |indvar_flatten4_reg_134       |   2|   0|    2|          0|
    |indvar_flatten5_reg_172       |   7|   0|    7|          0|
    |indvar_flatten_next4_reg_511  |   4|   0|    4|          0|
    |indvar_flatten_reg_194        |   2|   0|    2|          0|
    |output_buffer_2_reg_216       |  32|   0|   32|          0|
    |tmp1_cast_mid2_v_v_reg_571    |   1|   0|    1|          0|
    |tmp4_mid2_v_v_reg_566         |   7|   0|    7|          0|
    |tmp_25_mid2_reg_536           |   8|   0|   10|          2|
    |tmp_25_mid2_v_v_reg_524       |   4|   0|    4|          0|
    |w_reg_158                     |   1|   0|    1|          0|
    |x_reg_228                     |   1|   0|    1|          0|
    |y_reg_205                     |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 129|   0|  134|          5|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv.5    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv.5    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv.5    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv.5    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv.5    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv.5    | return value |
|in_r_address0      | out |    7|  ap_memory |     in_r     |     array    |
|in_r_ce0           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0            |  in |   32|  ap_memory |     in_r     |     array    |
|output_r_address0  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

