# RNBIP-2-Processor
3 stage pipelined processor implementation of a RISC based instruction set of RNBIP-1 (Single Bus Architecture). 

![alt text](https://raw.githubusercontent.com/Aditya-11/RNBIP-2-Processor/master/timing/architecture.jpg)

IO module has to be added
