

================================================================
== Vivado HLS Report for 'iscsi_interface'
================================================================
* Date:           Thu Apr 30 11:08:10 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        iscsi_hls
* Solution:       iscsi_processor
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.495|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_process_pdu_fu_144  |process_pdu  |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         ?|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     30|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       12|     16|    8667|  17895|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    129|    -|
|Register         |        -|      -|     142|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       12|     16|    8809|  18054|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        4|      7|       8|     33|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+------+-------+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +------------------------+-------------+---------+-------+------+-------+-----+
    |grp_process_pdu_fu_144  |process_pdu  |       12|     16|  8667|  17895|    0|
    +------------------------+-------------+---------+-------+------+-------+-----+
    |Total                   |             |       12|     16|  8667|  17895|    0|
    +------------------------+-------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_io                         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                         |    and   |      0|  0|   2|           1|           1|
    |grp_process_pdu_fu_144_tcp_out_V_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_V_0_load_A                        |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_V_0_load_B                        |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_V_1_load_A                       |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_V_1_load_B                       |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_V_0_state_cmp_full                |   icmp   |      0|  0|   8|           2|           1|
    |tcp_out_V_V_1_state_cmp_full               |   icmp   |      0|  0|   8|           2|           1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                      |          |      0|  0|  30|          11|           9|
    +-------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |tcp_in_V_V_0_ack_out     |   9|          2|    1|          2|
    |tcp_in_V_V_0_data_out    |   9|          2|   32|         64|
    |tcp_in_V_V_0_state       |  15|          3|    2|          6|
    |tcp_out_V_V_1_data_in    |  15|          3|   32|         96|
    |tcp_out_V_V_1_data_out   |   9|          2|   32|         64|
    |tcp_out_V_V_1_state      |  15|          3|    2|          6|
    |tcp_out_V_V_1_vld_in     |  15|          3|    1|          3|
    |tcp_out_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 129|         26|  104|        249|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |grp_process_pdu_fu_144_ap_start_reg  |   1|   0|    1|          0|
    |tcp_in_V_V_0_payload_A               |  32|   0|   32|          0|
    |tcp_in_V_V_0_payload_B               |  32|   0|   32|          0|
    |tcp_in_V_V_0_sel_rd                  |   1|   0|    1|          0|
    |tcp_in_V_V_0_sel_wr                  |   1|   0|    1|          0|
    |tcp_in_V_V_0_state                   |   2|   0|    2|          0|
    |tcp_out_V_V_1_payload_A              |  32|   0|   32|          0|
    |tcp_out_V_V_1_payload_B              |  32|   0|   32|          0|
    |tcp_out_V_V_1_sel_rd                 |   1|   0|    1|          0|
    |tcp_out_V_V_1_sel_wr                 |   1|   0|    1|          0|
    |tcp_out_V_V_1_state                  |   2|   0|    2|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 142|   0|  142|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | iscsi_interface | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | iscsi_interface | return value |
|ap_start            |  in |    1| ap_ctrl_hs | iscsi_interface | return value |
|ap_done             | out |    1| ap_ctrl_hs | iscsi_interface | return value |
|ap_idle             | out |    1| ap_ctrl_hs | iscsi_interface | return value |
|ap_ready            | out |    1| ap_ctrl_hs | iscsi_interface | return value |
|tcp_in_V_V_TDATA    |  in |   32|    axis    |    tcp_in_V_V   |    pointer   |
|tcp_in_V_V_TVALID   |  in |    1|    axis    |    tcp_in_V_V   |    pointer   |
|tcp_in_V_V_TREADY   | out |    1|    axis    |    tcp_in_V_V   |    pointer   |
|tcp_out_V_V_TDATA   | out |   32|    axis    |   tcp_out_V_V   |    pointer   |
|tcp_out_V_V_TVALID  | out |    1|    axis    |   tcp_out_V_V   |    pointer   |
|tcp_out_V_V_TREADY  |  in |    1|    axis    |   tcp_out_V_V   |    pointer   |
+--------------------+-----+-----+------------+-----------------+--------------+

