Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/basic/01_fpga_arch_parse","auto_openfpga/basic/02_fpga_basic_elements","auto_openfpga/basic/03_initial_placement","auto_openfpga/basic/04_fpga_grid_generation","auto_openfpga/basic/05_fpga_instance_name","auto_openfpga/basic/rename_modules","auto_openfpga/basic/sg_execution_times","auto_openfpga/clock_tree/01_connection_patterns","auto_openfpga/clock_tree/02_create_htree","auto_openfpga/clock_tree/03_create_htree","auto_openfpga/clock_tree/04_create_clock_tree","auto_openfpga/clock_tree/05_clock_tree_insertion","auto_openfpga/clock_tree/06_reset_feedthrough","auto_openfpga/clock_tree/sg_execution_times","auto_openfpga/index","auto_openfpga/partition/01_netlist_to_graph","auto_openfpga/partition/02_switch_partition_01","auto_openfpga/partition/03_switch_partition_02","auto_openfpga/partition/04_switch_partition_03","auto_openfpga/partition/05_module_partition","auto_openfpga/partition/06_tile_creation","auto_openfpga/partition/sg_execution_times","auto_openfpga/rendering/01_floorplan_rendering","auto_openfpga/rendering/02_render_routing_box","auto_openfpga/rendering/03_render_edge_routing_box","auto_openfpga/rendering/sg_execution_times","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","example","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/spydrnet_physical.util.ConnectPoint","reference/utility/generated/spydrnet_physical.util.ConnectPointList","reference/utility/generated/spydrnet_physical.util.ConnectionPattern","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/basic/01_fpga_arch_parse.rst","auto_openfpga/basic/02_fpga_basic_elements.rst","auto_openfpga/basic/03_initial_placement.rst","auto_openfpga/basic/04_fpga_grid_generation.rst","auto_openfpga/basic/05_fpga_instance_name.rst","auto_openfpga/basic/rename_modules.rst","auto_openfpga/basic/sg_execution_times.rst","auto_openfpga/clock_tree/01_connection_patterns.rst","auto_openfpga/clock_tree/02_create_htree.rst","auto_openfpga/clock_tree/03_create_htree.rst","auto_openfpga/clock_tree/04_create_clock_tree.rst","auto_openfpga/clock_tree/05_clock_tree_insertion.rst","auto_openfpga/clock_tree/06_reset_feedthrough.rst","auto_openfpga/clock_tree/sg_execution_times.rst","auto_openfpga/index.rst","auto_openfpga/partition/01_netlist_to_graph.rst","auto_openfpga/partition/02_switch_partition_01.rst","auto_openfpga/partition/03_switch_partition_02.rst","auto_openfpga/partition/04_switch_partition_03.rst","auto_openfpga/partition/05_module_partition.rst","auto_openfpga/partition/06_tile_creation.rst","auto_openfpga/partition/sg_execution_times.rst","auto_openfpga/rendering/01_floorplan_rendering.rst","auto_openfpga/rendering/02_render_routing_box.rst","auto_openfpga/rendering/03_render_edge_routing_box.rst","auto_openfpga/rendering/sg_execution_times.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","example.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/spydrnet_physical.util.ConnectPoint.rst","reference/utility/generated/spydrnet_physical.util.ConnectPointList.rst","reference/utility/generated/spydrnet_physical.util.ConnectionPattern.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[44,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[44,1,1,""],get_verilog_index:[44,1,1,""],size:[44,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[45,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[45,1,1,""],check_concat:[45,1,1,""],connect_instance_port:[45,1,1,""],connect_port:[45,1,1,""],is_port_cable:[45,2,1,""],size:[45,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[46,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[46,1,1,""],OptWires:[46,1,1,""],combine_cables:[46,1,1,""],combine_ports:[46,1,1,""],create_feedthrough:[46,1,1,""],create_feedthrough_multiple:[46,1,1,""],create_feedthroughs_ports:[46,1,1,""],create_ft_multiple:[46,1,1,""],create_ft_ports:[46,1,1,""],duplicate_port:[46,1,1,""],flatten_instance:[46,1,1,""],get_connectivity_network:[46,1,1,""],merge_instance:[46,1,1,""],merge_multiple_instance:[46,1,1,""],remove_port:[46,1,1,""]},"spydrnet_physical.ir.element":{Element:[47,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[47,2,1,""],get_verilog_index:[47,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[49,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[49,1,1,""]},"spydrnet_physical.ir.library":{Library:[50,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[50,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[51,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[51,2,1,""],port:[51,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[52,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[52,2,1,""]},"spydrnet_physical.util":{ConnectPoint:[67,0,1,""],ConnectPointList:[68,0,1,""],ConnectionPattern:[69,0,1,""],OpenFPGA:[63,0,1,""],RoutingRender:[65,0,1,""],Tile01:[66,0,1,""],cb_renderer:[65,0,1,""],get_attr:[70,4,1,""],get_names:[71,4,1,""],sb_renderer:[65,0,1,""]},"spydrnet_physical.util.ConnectPoint":{__init__:[67,1,1,""]},"spydrnet_physical.util.ConnectPointList":{__init__:[68,1,1,""]},"spydrnet_physical.util.ConnectionPattern":{__init__:[69,1,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[63,1,1,""],create_cb_bus:[63,1,1,""],create_grid_clb_bus:[63,1,1,""],create_grid_clb_feedthroughs:[63,1,1,""],create_grid_io_bus:[63,1,1,""],create_placement:[63,1,1,""],create_sb_bus:[63,1,1,""],create_tiles:[63,1,1,""],design_top_stat:[63,1,1,""],get_top_instance:[63,1,1,""],library:[63,2,1,""],merge_all_grid_ios:[63,1,1,""],netlist:[63,2,1,""],place_pins:[63,1,1,""],register_config_generator:[63,1,1,""],register_placement_creator:[63,1,1,""],register_tile_generator:[63,1,1,""],remove_config_chain:[63,1,1,""],remove_undriven_nets:[63,1,1,""],render_floorplan:[63,1,1,""],save_netlist:[63,1,1,""],top_module:[63,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[65,1,1,""],add_partitions:[65,1,1,""],extract_info:[65,1,1,""],get_stats:[65,1,1,""],render_connection_box:[65,1,1,""],render_switch_pattern:[65,1,1,""],report_incoming_channels:[65,1,1,""],report_outgoing_channels:[65,1,1,""],save:[65,1,1,""],update_dimensions:[65,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[65,3,1,""],root:[65,3,1,""],scale:[65,3,1,""],spacing:[65,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[66,1,1,""],_bottom_right_tile:[66,1,1,""],_bottom_tile:[66,1,1,""],_left_tile:[66,1,1,""],_main_tile:[66,1,1,""],_right_tile:[66,1,1,""],_top_left_tile:[66,1,1,""],_top_right_tile:[66,1,1,""],_top_tile:[66,1,1,""],create_tiles:[66,1,1,""],merge_and_update:[66,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[65,1,1,""],report_ipins:[65,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[65,1,1,""],report_connectivity:[65,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,25,26,27,28,29,30,31,32,33,34,35,36,39,46],"00":[7,15,22,30,34],"001":[4,5,7,14,15],"002":[9,15],"003":[12,15],"004":[25,30],"01":[22,23,30,64],"011":[17,22],"012":[2,7],"016":[31,34],"017":[7,8],"019":[0,7],"01_connection_pattern":[16,22],"01_floorplan_rend":[31,34],"01_fpga_arch_pars":[9,15],"01_netlist_to_graph":[24,30],"02":[15,23,30],"027":[1,7],"02_create_htre":[17,22],"02_fpga_basic_el":[10,15],"02_render_routing_box":[32,34],"02_switch_partition_01":[25,30],"03":[15,22],"034":[26,30],"03_create_htre":[18,22],"03_initial_plac":[11,15],"03_render_edge_routing_box":[33,34],"03_switch_partition_02":[26,30],"04":30,"041":[16,22,33,34],"04_create_clock_tre":[19,22],"04_fpga_grid_gener":[12,15],"04_switch_partition_03":[27,30],"059":[19,22],"05_clock_tree_insert":[20,22],"05_fpga_instance_nam":[13,15],"05_module_partit":[28,30],"06":30,"06_reset_feedthrough":[21,22],"06_tile_cr":[29,30],"077":[6,7],"08":[15,22],"085":[24,30],"096":[11,15],"1":[1,6,9,10,11,13,16,17,18,19,20,21,24,25,26,27,28,29,32,33,35,36,39,50,65],"10":[6,13,19,24,26,27,28,31,32],"100":[6,19,26,27,28],"10000":28,"1096":11,"11":[6,18,26,27,28,32],"12":[11,28,29,32],"123":[32,34],"124":29,"125":19,"1296":11,"13":[18,28,32],"14":[6,28,32],"140":[21,22],"1496":11,"15":[21,24,26,27,28,32],"150":[19,25,31,32,33],"153":7,"16":[11,28,29,32],"162":27,"1696":11,"17":[28,32],"18":[6,28,32],"180":34,"19":[18,28,32],"2":[1,6,10,13,16,17,18,20,21,24,25,26,27,28,32,33,36,39,65],"20":[6,19,26,28,29,31,32],"200":[11,19,25,32,33],"21":[28,30,32],"218":[20,22],"22":[28,32],"23":[29,32],"24":32,"25":[26,32],"250":[19,31],"26":32,"27":32,"278":22,"28":32,"29":32,"296":11,"2d":[12,21],"2x2":20,"3":[1,6,11,16,18,19,20,21,24,26,27,28,29,32,33,36,39],"30":[19,26,31,32],"300":19,"304":30,"31":32,"32":32,"33":32,"34":32,"35":[19,26,32],"36":32,"37":[30,32],"38":32,"39":[28,32],"4":[1,6,10,11,13,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33],"40":[19,31,65],"400":19,"41":28,"496":11,"4x4":[9,10,13,21,22,23],"5":[6,16,19,20,24,25,26,28,32,33],"50":[6,25,31,32,33],"500":19,"6":[6,9,21,24,26,27,28,32,33],"609":[27,30],"63":28,"654":15,"680":[28,30],"691":[13,15],"696":11,"7":[17,24,28,32,33],"700":19,"71":28,"72":28,"74":28,"8":[18,19,21,24,26,28,32,33],"808":[18,22],"81":11,"861":[10,15],"894":[29,30],"896":11,"9":[6,11,13,20,21,24,26,27,28,29,32,33],"90":16,"96":11,"97":29,"99":28,"999":[27,28],"9x9":[20,21],"boolean":25,"case":[24,25],"class":[2,8,9,10,11,12,19,25,27,28,32,41,43,44,45,46,47,49,50,51,52,63,64,65,66,67,68,69],"default":[11,16,17,24,44,45,46,47,49,50,51,52],"do":[46,51],"export":42,"final":31,"float":[46,63],"function":[3,7,20,21,23,27,28,41,42,46,50,53,63,64,65],"import":[0,1,2,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33,41,42,48],"int":[17,18,20,21,25,26,28,44,45,69],"new":[46,50,65],"return":[18,19,20,21,25,26,27,28,32,44,45,46,47,49,50,51,63,70,71],"short":46,"switch":[23,25,28,34,59,65,66],"true":[0,1,2,6,8,10,11,16,17,18,19,20,21,24,25,26,27,28,29,31,33,45,46,63],"try":[1,20],"while":[42,45,46],A:23,And:28,As:51,By:[16,17,24],For:[1,42],IN:[1,46],If:[46,48],In:[20,24,25,41],It:[26,41,46,59],No:12,On:31,The:[26,31,41,46,48,66],To:[26,42,43,59],_0:[27,28],_0__:11,_1:[27,28,29,50],_1__1:28,_:[10,18,20,21,26,27,28,29,32,33,39,46,63],__:[20,21,32,33],_____:32,________________________________________:32,_____________________________________l__:32,_____________________________________t__:32,____________________________________b___:32,____________________________________r___:32,___________________________________l____:32,___________________________________t____:32,__________________________________b_____:32,__________________________________r_____:32,_________________________________l______:32,_________________________________t______:32,________________________________b_______:32,________________________________r_______:32,_____________________________l__________:32,_____________________________t__________:32,____________________________b___________:32,____________________________r___________:32,___________________________l____________:32,___________________________t____________:32,__________________________b_____________:32,__________________________r_____________:32,_________________________l______________:32,_________________________t______________:32,________________________b_______________:32,________________________r_______________:32,_____________________l__________________:32,_____________________t__________________:32,____________________b___________________:32,____________________r___________________:32,___________________l____________________:32,___________________t____________________:32,__________________b_____________________:32,__________________r_____________________:32,_________________l______________________:32,_________________t______________________:32,________________b_______________________:32,________________r_______________________:32,_____________l__________________________:32,_____________t__________________________:32,____________b___________________________:32,____________r___________________________:32,___________l____________________________:32,___________l_____________l___________l__:32,___________t____________________________:32,___________t_____________t___________t__:32,__________b_____________________________:32,__________b_____________b___________b___:32,__________r_____________________________:32,__________r_____________r___________r___:32,_________l______________________________:32,_________l___________l_____________l____:32,_________t______________________________:32,_________t___________t_____________t____:32,_________tb__________t__b______t___tb_b_:32,________b_______________________________:32,________b___________b_____________b_____:32,________b__t________b____t____b___b__t_t:32,________r_______________________________:32,________r___________r_____________r_____:32,________rl__________rl________rl__rl____:32,_____l__________________________________:32,_____l_____________l_____________l______:32,_____l____r________l___lr________l__r_r_:32,_____t__________________________________:32,_____t_____________t_____________t______:32,____b___________________________________:32,____b_____________b_____________b_______:32,____bt____________bt__bt________bt______:32,____r___________________________________:32,____r_____________r_____________r_______:32,____r______l______r___r__l______r____l_l:32,____rl____________rl__rl________rl______:32,____x:32,___l____________________________________:32,___l_____________l___________l__________:32,___l____r______l_l__r________lr___r_____:32,___t____________________________________:32,___t_____________t___________t__________:32,___t____b______t_t__b________tb___b_____:32,___x_:32,__b_____________________________________:32,__b_____________b___________b___________:32,__b______t____b_b____t______b__t___t____:32,__bt__________btbt__________bt__________:32,__init__:[65,67,68,69],__main__:[10,11,12,13,25,26,27,28,29,32,33],__module_experiments_cbx_1__1_:28,__module_experiments_cby_1__1_:28,__module_experiments_sb_1__1_:28,__name__:[10,11,12,13,25,26,27,28,29,32,33],__partition_experiments_01:6,__partition_experiments_02:26,__partition_experiments_cbx_1__1_:27,__partition_experiments_cby_1__1_:27,__pin_i_0_:63,__pin_i_:63,__pin_inpad_0_:63,__pin_o_0_:63,__pin_o_:63,__pin_outpad_0_:63,__pin_outpad_:63,__r_____________________________________:32,__r_____________r___________r___________:32,__r______l____r_r____l______r__l___l____:32,__w:28,__x__:32,_annotate_netlist:31,_basic_hierarchy_floorplan:31,_bottom_left_til:66,_bottom_right_til:66,_bottom_til:66,_cbx_1__1_0:25,_cbx_1__1_1:25,_cbx_1__1_2:26,_cbx_1__1_3:26,_cbx_1__1_:32,_cbx_1__1_arrang:32,_cbx_1__1_extend:26,_cbx_1__2_0:25,_cbx_1__2_1:25,_cbx_1__2_2:26,_cbx_1__2_:32,_ccdff_:26,_clock_tree_connect:20,_clock_tree_connections_l0:20,_clock_tree_connections_l1:20,_clock_tree_floorplan:19,_dup:46,_external_metis_run:6,_feedthrough_design:19,_fishbone_pattern:16,_fishbone_pattern_0:19,_fishbone_pattern_90:16,_fishbone_pattern_margin:16,_fishbone_pattern_merg:16,_fishbone_pattern_sampl:16,_fishbone_pattern_scaling1:16,_fishbone_pattern_scaling2:16,_fpga_initial_plac:11,_fpga_top:[20,21],_fpga_top_initi:[20,21],_ft_:46,_graph:[26,28],_graph_pr:28,_grid:[27,28],_htree_pattern:17,_hybrid_connectivity_pattern:18,_hybrid_connectivity_pattern_graph:18,_i_1:1,_in:[27,28,46,65],_in_:28,_includ:10,_initial_design:[0,2,8],_input_port:28,_inst:1,_ipin_:[26,27,28,29],_l______________________________________:32,_l___________l_____________l____________:32,_l_____l__r__l__________r__l________r_r_:32,_left_til:66,_lr____l_____lr_r__________lr___________:32,_main_til:66,_module_experiments_:28,_module_experiments_cbx_1__1_:28,_module_experiments_cby_1__1_:28,_module_experiments_sb_1__1_:28,_nx_graph:[24,27,28],_nx_graph_pr:27,_nx_graph_split:24,_offset:31,_out:[27,28,46],_out_:28,_output:28,_output_bu:8,_output_tile02:29,_output_wir:8,_part_:[28,29],_partition_experiments_01:6,_partition_experiments_02:26,_partition_experiments_:27,_partition_experiments_cbx_1__1_:27,_partition_experiments_cby_1__1_:27,_pin_i:[26,27,28],_pin_o:28,_pymetis_run:6,_releas:12,_reset_connect:21,_right_til:66,_side:31,_square_grid_design:19,_static:27,_t______________________________________:32,_t___________t_____________t____________:32,_t_____t__b__t__________b__t________b_b_:32,_t__b__t_____t____b___b____t____b_______:32,_task:[10,20,21,26,27,28],_temp:27,_tmp:10,_top_left_til:66,_top_right_til:66,_top_til:66,_track_:[28,29],_ungrouped_design:2,_verilog:[10,11,13,20,21,25,26,27,28,29,32],_wrapper:50,_x___:32,about:46,absorb:46,across:[23,30,59],ad:[28,46],add:[6,25,27,28,41,42,48,63],add_configuration_schem:63,add_connect:18,add_connect_point:20,add_edg:6,add_nod:[6,26,27,28],add_partit:65,add_subgraph:[6,26,27,28],adjac:26,adjnci:6,affili:1,after:[29,43,63,66],aim:6,alia:46,all:[1,3,23,26,27,28,46,65,66],allow:[41,43,66],also:[1,10],altern:[42,50],alwai:65,an:[1,41,48],analyz:[41,48],anchor:16,ani:[18,41,45,46,52],annot:[18,27,28,31],annotate_graph:[27,28],anyth:46,api:41,append:[10,20,21,25,26,27,28,29,41],aquamarin:28,ar:[6,26,28,41,46,48,63,65,67],arbitrari:[18,32],arch:[9,13],arch_fil:[12,13],arch_layout_snnipet:12,architectur:[12,15,23],arg:[46,63],arrai:[25,26],arrang:32,assig:26,assign:[24,26,27,28,45,46,63],assign_c:45,associ:51,attr:70,attribut:[67,68,69,70],auto_bas:[7,27],auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_bas:15,auto_openfpga_clock_tre:22,auto_openfpga_jupyt:23,auto_openfpga_partit:30,auto_openfpga_python:23,auto_openfpga_rend:34,auto_prog_output:12,azur:28,b:[25,26,28,65],b_1__1:29,b_______________________________________:32,b___________b_____________b_____________:32,b_____b____tb____________tb__________t_t:32,b____tb_____b______t___t__b______t______:32,base:[11,24,25,26,41,43,44,45,46,47,49,50,51,52,65,66,69],base_dir:29,basenam:[25,32,33],bash:12,basic:[15,16,17,34,40,64],basic_hierarchi:[0,8,24,31,37],becaus:[1,25],beetween:[25,26,45,46,65],befor:[11,26,29,63],beig:28,belong:45,below:66,between:1,bgcolor:26,bias:66,bisqu:28,black:67,bleed:42,block:[46,63,64],bool:[32,45,46,65],both:25,bottom:[19,21,25,26,27,28,31,32,33,63,65,66],bottom_11:33,bottom_13:33,bottom_15:33,bottom_17:33,bottom_19:33,bottom_1:33,bottom_21:33,bottom_23:33,bottom_25:33,bottom_27:33,bottom_29:33,bottom_31:33,bottom_33:33,bottom_35:33,bottom_37:33,bottom_39:33,bottom_3:33,bottom_5:33,bottom_7:33,bottom_9:33,bottom_chan:25,bottom_grid:[26,27],bottom_grid_:26,bottom_grid_top_width_0_height_0_subtile_:63,bottom_ipin_0:26,bottom_ipin_1:26,bottom_ipin_2:26,bottom_ipin_3:26,bottom_ipin_4:26,bottom_ipin_5:26,bottom_ipin_6:26,bottom_ipin_7:26,bottom_ipin_8:26,bottom_ipin_9:26,bottom_left_grid_right_width_0_height_0_subtile_:63,bottom_pin_i:26,bottom_right_grid_left_width_0_height_0_subtile_:63,bottom_width_0_height_0_subtile_:63,box:[23,28,30,34,59,63,65,66],brief:43,browser:42,bu:[10,11,20,21,24,29,46,63],bufg:1,bundl:48,bus_in:[8,24,31,35],bus_in_0:24,bus_in_1:24,bus_out:[24,31,35],bus_out_0:24,bus_out_1:24,buse:[64,66],byt:21,byu:1,byuccl:43,c6ecba:26,c:[1,42],cabl:[8,10,20,21,29,46,48,49,70,71],cable0:8,cable_list:[10,20,21,29],cable_nam:46,calcul:25,call:[6,48],callabl:[46,50],can:[1,11,16,17,25,26,32,33,42,46,48,65],cannot:51,cb:[23,29,30,32,33,63],cb_list:63,cb_modul:[26,27],cb_render:33,cb_vweight:27,cbx11:10,cbx:[20,21,25,63,66],cbx_1_0:13,cbx_1_1:13,cbx_1_2:13,cbx_1_3:13,cbx_1_4:13,cbx_1__0_:[11,21,29,33],cbx_1__1_:[10,11,21,26,27,29,33],cbx_1__1__0:28,cbx_1__1__1:28,cbx_1__2_:21,cbx_1__3_:21,cbx_1__4_:[11,21,29,33],cbx_2_0:13,cbx_2_1:13,cbx_2_2:13,cbx_2_3:13,cbx_2_4:13,cbx_2__0_:21,cbx_2__1_:21,cbx_2__2_:21,cbx_2__3_:21,cbx_2__4_:21,cbx_3_0:13,cbx_3_1:13,cbx_3_2:13,cbx_3_3:13,cbx_3_4:13,cbx_3__0_:21,cbx_3__1_:21,cbx_3__2_:21,cbx_3__3_:21,cbx_3__4_:21,cbx_4_0:13,cbx_4_1:13,cbx_4_2:13,cbx_4_3:13,cbx_4_4:13,cbx_4__0_:21,cbx_4__1_:21,cbx_4__2_:21,cbx_4__3_:21,cbx_4__4_:21,cbx_:33,cbx_membership:[27,28],cby:[20,21,25,66],cby_0_1:13,cby_0_2:13,cby_0_3:13,cby_0_4:13,cby_0__1_:[11,21,29,33],cby_0__2_:[11,21],cby_0__3_:[11,21],cby_0__4_:[11,21],cby_1_1:13,cby_1_2:13,cby_1_3:13,cby_1_4:13,cby_1__1_:[11,21,27,29,33],cby_1__2_:21,cby_1__3_:21,cby_1__4_:21,cby_2_1:13,cby_2_2:13,cby_2_3:13,cby_2_4:13,cby_2__1_:21,cby_2__2_:21,cby_2__3_:21,cby_2__4_:21,cby_3_1:13,cby_3_2:13,cby_3_3:13,cby_3_4:13,cby_3__1_:21,cby_3__2_:21,cby_3__3_:21,cby_3__4_:21,cby_4_1:13,cby_4_2:13,cby_4_3:13,cby_4_4:13,cby_4__1_:[11,21,29,33],cby_4__2_:21,cby_4__3_:21,cby_4__4_:21,cby_:33,ccdff:[26,27,28],ccff_:63,ccff_head:26,ccff_tail:[26,28],ccl:1,ce:1,cell:[3,7,46],celldefin:38,central:59,cfg_done:[26,27,28],chain:[10,20,21,26,29,63],chan:[27,28],chan_in_port:[27,28],chan_map:32,chan_out:65,chang:46,chani:[28,32,65],channel:[25,27,28,32],channel_crossov:65,channel_map:[28,32,65],chanx:[26,28,32,65],chanx_:65,chanx_l:[32,65],chanx_l_driv:65,chanx_l_ft:65,chanx_l_len:65,chanx_l_out_map:65,chanx_left:[26,27,33],chanx_left_in:26,chanx_left_out:26,chanx_port:26,chanx_r:[32,65],chanx_r_len:65,chanx_right:[26,27,33],chanx_right_in:26,chanx_right_out:26,chany_:65,chany_b:32,chany_bottom:[27,33],chany_t:32,chany_top:[27,33],characterist:41,check:[21,42,45,52],check_all_scalar_connect:[10,20,21,29],check_concat:45,checked_previous_inst:1,child:1,children:1,circl:26,circuit:[6,48],cl:63,clb:[9,12,63,66],clb_1__1_:13,clb_1__2_:13,clb_1__3_:13,clb_1__4_:13,clb_2__1_:13,clb_2__2_:13,clb_2__3_:13,clb_2__4_:13,clb_3__1_:13,clb_3__2_:13,clb_3__3_:13,clb_3__4_:13,clb_4__1_:13,clb_4__2_:13,clb_4__3_:13,clb_4__4_:13,clean_and_annotate_cb_graph:28,clean_and_annotate_sb_graph:28,clean_cb_graph:27,cleanup:20,click:[0,1,2,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33],clk:[1,19,39],clk_bottom_in:19,clk_cabl:19,clk_clk_ft_assign:19,clk_ft:19,clk_ibuf_bufg_inst:1,clk_ibuf_inst:1,clk_l0:20,clk_l0_cabl:20,clk_l1:20,clk_l1_cabl:20,clk_left_in:19,clk_left_out:19,clk_right_in:19,clk_right_out:19,clk_top_out:19,clock:[20,22,40],clockwis:[31,63],clr:1,cluster:[6,26,27,28],code:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,23,24,25,26,27,28,29,31,32,33],collect:23,color:[6,18,26,27,28,67],com:42,combin:[20,46,59],combine_c:[10,20,21,29,46],combine_pattern:20,combine_port:[26,46],command:[42,43],complet:[41,43],compon:31,compos:[0,2,8,11,19,20,21,26,27,28,31],concaten:45,concern:43,conenct:65,config_chain_simpl:26,configur:[10,27,28,63],conn:[23,30],conn_box:33,connect:[0,1,2,8,20,21,22,23,24,25,26,34,42,45,46,52,59,63,65,66,67,68,69],connect_instance_port:45,connect_port:45,connection_box:63,connectionpattern:[16,17,18,19,20,21],connectpoint:20,connectpointlist:69,connet:18,consid:[20,21,31,45,46,63],constraint:[46,66],contain:[42,71],continu:18,contracted_nod:[27,28],convert:[6,10,11,20,21,24,26,29,46,63,64,66],convert_node_labels_to_integ:[27,28],copi:51,cordin:[20,21,63],corner:[59,63,66],correctli:42,corrospond:51,count:[1,11,25,29],cpat:18,crear:46,creat:[1,6,10,16,20,22,23,25,28,29,32,42,45,46,48,50,63,65,66,69,73],create_c:[19,20,21],create_cb_bu:[10,11,20,21,29,63],create_feedthrough:[8,41,46],create_feedthrough_multipl:[41,46],create_feedthroughs_port:46,create_ft_connect:[19,20,21],create_ft_multipl:46,create_ft_port:[19,20,21,46],create_graph:18,create_grid_clb_bu:[10,11,20,21,29,63],create_grid_clb_feedthrough:[10,29,63],create_grid_io_bu:[10,11,20,21,29,63],create_librari:48,create_plac:[11,63],create_sb_bu:[10,11,20,21,29,63],create_til:[29,63,66],create_top_wrapp:50,create_unconn_wir:[2,8,19],creation:[29,63],crop_edg:16,cross:25,csr:[6,26,27,28],cur:25,current:[28,42,46,50],current_inst:1,current_netlist:1,cursor:[17,18,20],cust_proj:10,custom:[46,73],custommodul:[10,20,21,26,27,28],cut:[6,25,26,27,28],d:1,data:[24,27,28,43],dead:25,debug:[25,26,27,28,31,32,33],def:[1,10,11,12,13,18,19,20,21,25,26,27,28,29,32,33],defin:69,definit:[1,2,8,11,19,29,31,45,48,50,63,70,71],definition_list:[20,21,26,27,28],definition_nam:46,demonst:[10,11,29],demonstr:[4,5,6,9,10,14,16,17,20,23,24,25,26,34],demostr:[0,2,8,18,32,33],depth:1,design:[1,3,5,7,8,11,28,29,41,63,66],design_nam:[12,13],design_top_stat:[11,29,63],desir:[16,17],detail:[42,43,59],dff:26,dfs_preorder_nod:18,diagon:67,dict:46,dict_kei:42,dictionari:63,diff:25,differ:[16,17,20,25,31,43,46,63],difffer:25,digon:63,dimens:[31,65],diment:26,dir:[27,28],direct:[1,31,46,65,73],directli:[42,51],directori:[12,42],disconnect:26,disconnect_pin:26,displai:[3,7],display_hierarchical_netlist:[0,7],display_info:[1,7],document:[43,48],doe:46,dot:[18,26,27,28],down:26,down_port:20,download:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,23,24,25,26,27,28,29,31,32,33],draw:[6,18,24,26,27,28],driver:[46,65],driver_channels_1:65,driver_channels_2:65,dry_run:46,dryrun:46,dsp:12,dummi:19,dump:[27,28],duplic:46,duplicate_port:46,dure:[20,21,41],dwg:[11,19,31],e:[25,26],each:[1,6,20,24,25,26,46,63,65,67],each_fil:29,eachinst:29,eachv:[10,11,13,20,21,26,27,28,29],echo:42,edf:48,edg:[6,24,26,27,28,42,46],edge_nam:[24,28],edif:[41,48],either:67,element:[15,23,44,48,51,65],elif:[27,28],els:[6,18,20,26,28,32,46],emb:20,embed:[20,21,22,40],empti:[12,48],enabl:[1,42],enable_file_log:[2,10,11,12,13,20,21,25,26,27,28,29,31,32,33],enable_ibuf_inst:1,encod:[10,11,13,20,21,26,27,28,29],end:[13,21,51],endcelldefin:38,endmodul:[35,36,38,39],engin:28,enumer:[6,26,27,28,29,32,33],enumerate_grid:[12,13],equal:[24,25],error:46,essenti:41,evalu:6,even:1,eweight:[6,26,27,28],exampl:[0,1,2,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33,41,48,63,65],example_design:12,exceed:1,execut:[6,7,15,22,30,34,42],exist:[41,46,65],exist_ok:[28,29],expect:[12,28,42,46,64],experiment:[3,7],extend:[16,17,44,45,46,47,49,51,52],extens:41,extern:[6,11,26,27,28,46],extract:[25,65],extract_info:65,f3cfcf:26,f:[6,10,11,13,18,19,20,21,24,25,26,27,28,29,32,33],f_str:[26,27,28],fabric:[23,30,59],fals:[20,21,24,25,26,45,46,52,63,65],fanout:46,fdce:1,featur:[23,41],feedthough:[8,46],feedthrough:[0,2,3,7,22,23,46,63,65],feedtrhough:65,few:46,figur:48,file:[6,7,9,10,11,12,13,15,20,21,22,25,26,27,28,29,30,34,42,48,63,65],file_out:0,filenam:[6,25,26,27,28,31,32,33,63,65],fill:[27,28],filter:[1,10,20,21,27,28,29,46],filter_direct:[33,65],find:25,first:[20,26,31,46,63],fishbon:[16,17],fishbone_pattern:[16,19],fix:[10,11,13,20,21,26,27,28,29],flag:25,flat:66,flatten:[26,28,29],flatten_inst:[2,26,27,28,29,46],flattern:[26,27,28,29,46],flexibl:41,fllenam:[27,28],floorplan:[11,23,34,65],floorplanviz:[11,19,26,31],fn:[27,28],fnmatch:[26,27,28],follow:[6,19,26,42,46,48,63,67],form:66,format:[25,26,27,28,32,33,41,46,65],found:52,four_bit_count:48,fourbitcount:1,fp:[10,11,13,19,20,21,26,27,28,29,31],fpga44_gsb:[25,26,32,33],fpga44_task:[9,10,13],fpga44_verilog:10,fpga4x4:13,fpga:[11,15,21,22,23,26,28,30,63,65,69],fpga_arch:9,fpga_grid:13,fpga_top:[10,11,13,20,22,23,26,27,28,29,63],fpgagridgen:[12,13],fpv:[10,11,13,20,21,26,27,28,29],framework:41,fro:46,from:[0,1,2,3,4,5,6,7,9,10,12,13,14,15,16,17,18,19,20,21,23,24,25,26,27,28,30,31,32,33,42,46,51,63,65],from_i:67,from_n:28,from_x:67,ft:[46,65],fucntion:[45,63],full:[0,1,2,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33],g:26,galleri:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,23,24,25,26,27,28,29,31,32,33],ganeshgor:42,gener:[0,1,2,3,4,5,6,8,9,10,11,13,14,15,17,18,19,20,21,22,23,24,25,26,27,28,29,31,32,33,63,64,65,66],generate_edgelist:[24,27,28],genrat:[3,7,16,17],get:[26,27,28,43,63],get_active_plugin:42,get_bia:25,get_cabl:[8,19,21,26],get_cable_nam:46,get_connectivity_network:[24,26,27,28,46],get_definit:[1,10,19,26,27,28,29,31],get_edge_list:6,get_fishbon:[16,19,21],get_floorplan:[11,19,26,31],get_htre:[17,18,20],get_index:[44,47,51],get_inst:[1,2,8,10,19,20,21,26,27,28,29,31],get_label:26,get_layout:9,get_leaf_sum:18,get_librari:1,get_nam:[26,28,29],get_nod:[6,26,27,28],get_node_attribut:[6,26,27,28],get_pin:1,get_pin_nam:46,get_port:[19,26,27,28,31],get_port_nam:46,get_stat:[32,65],get_svg:[11,19,31],get_top_inst:[13,63],get_top_instance_nam:[19,20,21],get_verilog_index:[44,47],get_weight:[6,46],getlogg:[2,10,11,12,13,20,21,25,26,27,28,29,31,32,33],git:42,github:[1,42],given:[0,2,8,28,45,46,63,65,66],glob:[10,11,13,20,21,25,26,27,28,29,32,33],global:[16,17,26,28,42],go:63,gpio:64,gpmeti:[6,26,27,28],graph:[6,18,23,26,27,28,30,41,46],graph_dot2:6,graph_dot:[6,24,27,28],green:[6,16,26,27,28],grei:20,grid:[10,11,13,15,20,21,23,27,28,29,63,65,66,67,69],grid_bottom_in:63,grid_bottom_out:63,grid_clb:[10,11,20,21,29,59,63],grid_clb_1__1_:21,grid_clb_1__2_:21,grid_clb_1__3_:21,grid_clb_1__4_:21,grid_clb_2__1_:21,grid_clb_2__2_:21,grid_clb_2__3_:21,grid_clb_2__4_:21,grid_clb_3__1_:21,grid_clb_3__2_:21,grid_clb_3__3_:21,grid_clb_3__4_:21,grid_clb_4__1_:21,grid_clb_4__2_:21,grid_clb_4__3_:21,grid_clb_4__4_:21,grid_exampl:37,grid_io:[10,20,21,29,63],grid_io_bottom:29,grid_io_left:29,grid_io_list:63,grid_io_right:29,grid_io_top:29,grid_left_in:63,grid_left_out:63,grid_right_in:63,grid_right_out:63,grid_top_in:63,grid_top_out:63,group:[3,7,28,46,63],group_ungroup_cel:[2,7],gsb:[25,33,65],gsb_xml:65,h:[22,23],h_chan:28,have:[42,46,51],hdi_primit:1,height:[11,17,18,19,20,31,66],help:46,here:[0,1,2,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33,48],hi:1,hierarch:[3,7],hierarchi:1,higher:[27,28,46],hmeti:6,home:42,homogen:[10,15,23],homogeneous_fabr:[9,10,11,13,20,21,25,26,27,28,29,32,33],horizont:[25,26,28,32,33,63,65,67],how:[0,2,4,5,6,8,10,11,14,16,17,18,20,23,24,25,26,28,29,32,33,34],html:[0,41],htmlcompos:0,htree:[16,17,20],htree_pattern:17,http:42,hyb_pat:18,hybrid:[22,23],i0:1,i1:1,i2:1,i3:1,i4:1,i:[1,10,20,21,25,26,27,28,29],ibuf:1,illustr:65,imag:1,implement:20,in0:[19,24,31,35,36,38,39],in0_0:24,in1:[24,31,35,36,38],in1_0:24,in_0:19,in_1:19,in_2:19,in_3:19,in_coming_pin:1,in_edg:[27,28],in_indx:28,in_pin:[28,33,65],inc_dec:1,inc_dec_ibuf_inst:1,includ:[10,26,41],incom:[32,65],indent:[1,11,16,17,18,19,20,21,27,28,31],independ:46,index:[6,25,26,27,28,32,41,44,47,49,51,65],indic:20,individu:24,indx:[26,27,28,32,33,46],info:[2,10,11,12,13,20,21,26,27,28,29],inform:[3,7,9,15,23,25,27,32,33,42,43,63,65,67],initi:[8,65],initial_plac:11,initial_port:46,initialis:[65,69],inlineconstraint:31,inner:51,inner_pin:[1,51],innerconnect:45,innerpin:[45,48,51],inpad:63,inport:46,input:[1,27,28,35,36,38,39,46,63,64],inputs1:[27,28],inputs2:[27,28],insert:[22,23],insform:65,inspect:46,inst1:[8,46],inst2:8,inst:2,inst_1:46,inst_1_0:[2,8,24,31,35,38],inst_1_0_module2_0:2,inst_1_0_module2_1:2,inst_1_11:[19,36,39],inst_1_12:[19,36,39],inst_1_13:[19,39],inst_1_14:[19,39],inst_1_1:[2,8,24,31,35,38],inst_1_1_module2_0:2,inst_1_1_module2_1:2,inst_1_21:[19,36,39],inst_1_22:[19,36,39],inst_1_23:[19,39],inst_1_24:[19,39],inst_1_31:[19,39],inst_1_32:[19,39],inst_1_33:[19,39],inst_1_34:[19,39],inst_1_41:[19,39],inst_1_42:[19,39],inst_1_43:[19,39],inst_1_44:[19,39],inst_1_:19,inst_2:46,inst_2_0:[8,24,31,35],inst_2_11:36,inst_2_12:36,inst_2_1:[8,24,31,35],inst_2_21:36,inst_2_22:36,inst_n:46,inst_nam:50,instal:[41,43,46],instanc:[1,2,3,7,10,11,15,19,23,26,27,28,29,31,45,46,50,51,63,66,70,71],instance_count:1,instance_list:[28,29,66],instance_nam:46,instances_list:46,instances_list_tupl:46,instn:46,inter0:36,inter1:36,intermedi:48,intern:[38,45,46,66],introduc:23,inv:1,inv_buf_passg:10,invalid:67,io:[9,63],io_bottom:12,io_bottom_in:63,io_bottom_out:63,io_left:12,io_left_in:63,io_left_out:63,io_right:12,io_right_in:63,io_right_out:63,io_top:12,io_top_in:63,io_top_out:63,ipin:[26,65],ipin_b:32,ipin_l:[32,65],ipin_l_len:65,ipin_r:32,ipin_t:32,ipynb:[0,1,2,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33],ir:[2,8,10,19,44,45,46,47,48,49,50,51,52,63],is_connect:52,is_downto:45,is_leaf:1,is_port_c:45,is_scalar:45,isol:[27,28],item:28,itertool:[10,20,21,26,29],its:[1,31],jensrestemei:1,join:[9,10,11,13,20,21,24,26,27,28,29],json:[27,28,29],json_graph:[6,27,28],jupyt:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,23,24,25,26,27,28,29,31,32,33],just:[19,46],k6_n10_openfpga:9,k6_n10_tileabl:[9,13],keep:41,kei:[25,42],keyword:63,kwarg:[46,63],l0:[20,32],l0_patt:20,l1:[20,32],l1_patt:20,l2:32,l3:32,l4:32,l5:32,l6:32,l7:32,l8:32,l9:32,l:[25,26,28,65],label:[6,18,24,26,27,28],lambda:[1,10,20,21,25,29,32,46],larg:1,latest:42,launch_shel:[11,26,28],layer:[22,23],layout:[9,15,23],lb:[10,11,13,20,21,26,27,28,29],lbl:[28,32],leaf_node_weight:18,left:[19,21,25,26,27,28,31,32,33,63,65,66],left_11:33,left_13:33,left_15:33,left_17:33,left_19:33,left_1:[33,65],left_21:33,left_23:33,left_25:33,left_27:33,left_29:33,left_31:33,left_33:33,left_35:33,left_37:33,left_39:33,left_3:33,left_5:33,left_7:33,left_9:33,left_bottom_grid_top_width_0_height_0_subtile_:63,left_chan:25,left_grid_right_width_0_height_0_subtile_:63,left_pinmap:[25,26],left_top_grid_bottom_width_0_height_0_subtile_:63,left_tre:16,left_width_0_height_0_subtile_:63,len:[26,27,28],length:[18,24,65],less:28,level:[1,10,20,21,29,63,67],librari:[1,6,10,16,17,23,26,42,43,48,63,66],libraries_definit:1,like:[16,17,41,42,43,48,64,66],linewidth:[25,32,33],list:[1,6,10,26,27,28,29,42,46,63,65,66,68,70,71],load:[29,42,43,46],load_example_netlist_by_nam:1,load_grid:13,load_netlist_by_nam:[0,2,8,19,24,31],loc_i:[11,19,31],loc_x:[11,19,31],local:42,locat:[31,46,63,65],locatt:25,log:[2,6,10,11,12,13,20,21,25,26,27,28,29,31,32,33,73],log_level:[2,10,11,12,13,20,21,25,26,27,28,29,31,32,33],logger:[2,10,11,12,13,20,21,25,26,27,28,29,31,32,33],logic:9,lower:[28,45],lower_index:45,lr:[26,27,28],lut1:1,lut3:1,lut4:1,lut5:1,m:42,made:[46,48,67],mai:1,main:[10,11,12,13,25,26,27,28,29,32,33,66],mani:24,manipul:66,map:[15,20,21,23,25,26,27,28,46,65],margin:[16,17,65],matplotlib:[6,18,24,27,28],matrix:12,max:28,maximum:1,mb:[7,15,22,30,34],meanwhil:42,mem:[10,27,28],mem_bottom_ipin_0_ccdff_0_:29,mem_bottom_ipin_0_ccdff_1_:29,mem_bottom_ipin_0_ccdff_2_:29,mem_bottom_ipin_0_ccdff_3_:29,mem_bottom_ipin_1_ccdff_0_:29,mem_bottom_ipin_1_ccdff_1_:29,mem_bottom_ipin_1_ccdff_2_:29,mem_bottom_ipin_1_ccdff_3_:29,mem_bottom_ipin_2_ccdff_0_:29,mem_bottom_ipin_2_ccdff_1_:29,mem_bottom_ipin_2_ccdff_2_:29,mem_bottom_ipin_2_ccdff_3_:29,mem_bottom_ipin_3_ccdff_0_:29,mem_bottom_ipin_3_ccdff_1_:29,mem_bottom_ipin_3_ccdff_2_:29,mem_bottom_ipin_3_ccdff_3_:29,mem_bottom_ipin_4_ccdff_0_:29,mem_bottom_ipin_4_ccdff_1_:29,mem_bottom_ipin_4_ccdff_2_:29,mem_bottom_ipin_4_ccdff_3_:29,mem_bottom_ipin_5_ccdff_0_:29,mem_bottom_ipin_5_ccdff_1_:29,mem_bottom_ipin_5_ccdff_2_:29,mem_bottom_ipin_5_ccdff_3_:29,mem_bottom_ipin_6_ccdff_0_:29,mem_bottom_ipin_6_ccdff_1_:29,mem_bottom_ipin_6_ccdff_2_:29,mem_bottom_ipin_6_ccdff_3_:29,mem_bottom_ipin_7_ccdff_0_:29,mem_bottom_ipin_7_ccdff_1_:29,mem_bottom_ipin_7_ccdff_2_:29,mem_bottom_ipin_7_ccdff_3_:29,mem_bottom_ipin_8_ccdff_0_:29,mem_bottom_ipin_8_ccdff_1_:29,mem_bottom_ipin_8_ccdff_2_:29,mem_bottom_ipin_8_ccdff_3_:29,mem_bottom_ipin_9_ccdff_0_:29,mem_bottom_ipin_9_ccdff_1_:29,mem_bottom_ipin_9_ccdff_2_:29,mem_bottom_ipin_9_ccdff_3_:29,mem_top_ipin_0_ccdff_0_:29,mem_top_ipin_0_ccdff_1_:29,mem_top_ipin_0_ccdff_2_:29,mem_top_ipin_0_ccdff_3_:29,mem_top_ipin_1_ccdff_0_:29,mem_top_ipin_1_ccdff_1_:29,mem_top_ipin_1_ccdff_2_:29,mem_top_ipin_1_ccdff_3_:29,mem_top_ipin_2_ccdff_0_:29,mem_top_ipin_2_ccdff_1_:29,mem_top_ipin_2_ccdff_2_:29,mem_top_ipin_2_ccdff_3_:29,mem_top_ipin_3_ccdff_0_:29,mem_top_ipin_3_ccdff_1_:29,mem_top_ipin_3_ccdff_2_:29,mem_top_ipin_3_ccdff_3_:29,mem_top_ipin_4_ccdff_0_:29,mem_top_ipin_4_ccdff_1_:29,mem_top_ipin_4_ccdff_2_:29,mem_top_ipin_4_ccdff_3_:29,mem_top_ipin_5_ccdff_0_:29,mem_top_ipin_5_ccdff_1_:29,mem_top_ipin_5_ccdff_2_:29,mem_top_ipin_5_ccdff_3_:29,mem_top_ipin_6_ccdff_0_:29,mem_top_ipin_6_ccdff_1_:29,mem_top_ipin_6_ccdff_2_:29,mem_top_ipin_6_ccdff_3_:29,mem_top_ipin_7_ccdff_0_:29,mem_top_ipin_7_ccdff_1_:29,mem_top_ipin_7_ccdff_2_:29,mem_top_ipin_7_ccdff_3_:29,membership:[6,26],memori:[10,48],merg:[3,7,16,17,18,19,20,21,27,28,46,63,64,66],merge_all_grid_io:[11,20,21,63],merge_and_upd:66,merge_inst:[4,7,28,29,41,46],merge_list:63,merge_multiple_inst:[5,7,46],method:[6,20,46,63,67,68,69],meti:[6,26,27,28],mid11:36,mid12:36,mid21:36,mid22:36,minconn:[6,26,27,28],mind:41,minim:[1,66],minut:[0,1,2,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33],mkdir:[28,29],modif:[41,66],modifi:[51,65],modul:[2,11,15,20,21,25,26,27,28,29,31,32,33,35,36,38,39,40,41,42,46,63,64,65,66],module1:[8,19,31,35,36,38,39],module2:[2,8,31,35,36,38],module2_0:38,module2_1:38,module_partit:28,more:[19,42],move_i:[17,18,20],multipl:[10,11,13,20,21,25,26,27,28,29,46],must:46,mux:[10,25,26,27,28,32,65],mux_bottom_ipin_0_buf_x1_0_:29,mux_bottom_ipin_0_const1_0_:29,mux_bottom_ipin_0_mux_l1_in_0_:29,mux_bottom_ipin_0_mux_l2_in_0_:29,mux_bottom_ipin_0_mux_l2_in_1_:29,mux_bottom_ipin_0_mux_l2_in_2_:29,mux_bottom_ipin_0_mux_l2_in_3_:29,mux_bottom_ipin_0_mux_l3_in_0_:29,mux_bottom_ipin_0_mux_l3_in_1_:29,mux_bottom_ipin_0_mux_l4_in_0_:29,mux_bottom_ipin_1_buf_x1_0_:29,mux_bottom_ipin_1_const1_0_:29,mux_bottom_ipin_1_mux_l1_in_0_:29,mux_bottom_ipin_1_mux_l2_in_0_:29,mux_bottom_ipin_1_mux_l2_in_1_:29,mux_bottom_ipin_1_mux_l2_in_2_:29,mux_bottom_ipin_1_mux_l2_in_3_:29,mux_bottom_ipin_1_mux_l3_in_0_:29,mux_bottom_ipin_1_mux_l3_in_1_:29,mux_bottom_ipin_1_mux_l4_in_0_:29,mux_bottom_ipin_2_buf_x1_0_:29,mux_bottom_ipin_2_const1_0_:29,mux_bottom_ipin_2_mux_l1_in_0_:29,mux_bottom_ipin_2_mux_l2_in_0_:29,mux_bottom_ipin_2_mux_l2_in_1_:29,mux_bottom_ipin_2_mux_l2_in_2_:29,mux_bottom_ipin_2_mux_l2_in_3_:29,mux_bottom_ipin_2_mux_l3_in_0_:29,mux_bottom_ipin_2_mux_l3_in_1_:29,mux_bottom_ipin_2_mux_l4_in_0_:29,mux_bottom_ipin_3_buf_x1_0_:29,mux_bottom_ipin_3_const1_0_:29,mux_bottom_ipin_3_mux_l1_in_0_:29,mux_bottom_ipin_3_mux_l2_in_0_:29,mux_bottom_ipin_3_mux_l2_in_1_:29,mux_bottom_ipin_3_mux_l2_in_2_:29,mux_bottom_ipin_3_mux_l2_in_3_:29,mux_bottom_ipin_3_mux_l3_in_0_:29,mux_bottom_ipin_3_mux_l3_in_1_:29,mux_bottom_ipin_3_mux_l4_in_0_:29,mux_bottom_ipin_4_buf_x1_0_:29,mux_bottom_ipin_4_const1_0_:29,mux_bottom_ipin_4_mux_l1_in_0_:29,mux_bottom_ipin_4_mux_l2_in_0_:29,mux_bottom_ipin_4_mux_l2_in_1_:29,mux_bottom_ipin_4_mux_l2_in_2_:29,mux_bottom_ipin_4_mux_l2_in_3_:29,mux_bottom_ipin_4_mux_l3_in_0_:29,mux_bottom_ipin_4_mux_l3_in_1_:29,mux_bottom_ipin_4_mux_l4_in_0_:29,mux_bottom_ipin_5_buf_x1_0_:29,mux_bottom_ipin_5_const1_0_:29,mux_bottom_ipin_5_mux_l1_in_0_:29,mux_bottom_ipin_5_mux_l2_in_0_:29,mux_bottom_ipin_5_mux_l2_in_1_:29,mux_bottom_ipin_5_mux_l2_in_2_:29,mux_bottom_ipin_5_mux_l2_in_3_:29,mux_bottom_ipin_5_mux_l3_in_0_:29,mux_bottom_ipin_5_mux_l3_in_1_:29,mux_bottom_ipin_5_mux_l4_in_0_:29,mux_bottom_ipin_6_buf_x1_0_:29,mux_bottom_ipin_6_const1_0_:29,mux_bottom_ipin_6_mux_l1_in_0_:29,mux_bottom_ipin_6_mux_l2_in_0_:29,mux_bottom_ipin_6_mux_l2_in_1_:29,mux_bottom_ipin_6_mux_l2_in_2_:29,mux_bottom_ipin_6_mux_l2_in_3_:29,mux_bottom_ipin_6_mux_l3_in_0_:29,mux_bottom_ipin_6_mux_l3_in_1_:29,mux_bottom_ipin_6_mux_l4_in_0_:29,mux_bottom_ipin_7_buf_x1_0_:29,mux_bottom_ipin_7_const1_0_:29,mux_bottom_ipin_7_mux_l1_in_0_:29,mux_bottom_ipin_7_mux_l2_in_0_:29,mux_bottom_ipin_7_mux_l2_in_1_:29,mux_bottom_ipin_7_mux_l2_in_2_:29,mux_bottom_ipin_7_mux_l2_in_3_:29,mux_bottom_ipin_7_mux_l3_in_0_:29,mux_bottom_ipin_7_mux_l3_in_1_:29,mux_bottom_ipin_7_mux_l4_in_0_:29,mux_bottom_ipin_8_buf_x1_0_:29,mux_bottom_ipin_8_const1_0_:29,mux_bottom_ipin_8_mux_l1_in_0_:29,mux_bottom_ipin_8_mux_l2_in_0_:29,mux_bottom_ipin_8_mux_l2_in_1_:29,mux_bottom_ipin_8_mux_l2_in_2_:29,mux_bottom_ipin_8_mux_l2_in_3_:29,mux_bottom_ipin_8_mux_l3_in_0_:29,mux_bottom_ipin_8_mux_l3_in_1_:29,mux_bottom_ipin_8_mux_l4_in_0_:29,mux_bottom_ipin_9_buf_x1_0_:29,mux_bottom_ipin_9_const1_0_:29,mux_bottom_ipin_9_mux_l1_in_0_:29,mux_bottom_ipin_9_mux_l2_in_0_:29,mux_bottom_ipin_9_mux_l2_in_1_:29,mux_bottom_ipin_9_mux_l2_in_2_:29,mux_bottom_ipin_9_mux_l2_in_3_:29,mux_bottom_ipin_9_mux_l3_in_0_:29,mux_bottom_ipin_9_mux_l3_in_1_:29,mux_bottom_ipin_9_mux_l4_in_0_:29,mux_top_ipin_0_buf_x1_0_:29,mux_top_ipin_0_const1_0_:29,mux_top_ipin_0_mux_l1_in_0_:29,mux_top_ipin_0_mux_l2_in_0_:29,mux_top_ipin_0_mux_l2_in_1_:29,mux_top_ipin_0_mux_l2_in_2_:29,mux_top_ipin_0_mux_l2_in_3_:29,mux_top_ipin_0_mux_l3_in_0_:29,mux_top_ipin_0_mux_l3_in_1_:29,mux_top_ipin_0_mux_l4_in_0_:29,mux_top_ipin_1_buf_x1_0_:29,mux_top_ipin_1_const1_0_:29,mux_top_ipin_1_mux_l1_in_0_:29,mux_top_ipin_1_mux_l2_in_0_:29,mux_top_ipin_1_mux_l2_in_1_:29,mux_top_ipin_1_mux_l2_in_2_:29,mux_top_ipin_1_mux_l2_in_3_:29,mux_top_ipin_1_mux_l3_in_0_:29,mux_top_ipin_1_mux_l3_in_1_:29,mux_top_ipin_1_mux_l4_in_0_:29,mux_top_ipin_2_buf_x1_0_:29,mux_top_ipin_2_const1_0_:29,mux_top_ipin_2_mux_l1_in_0_:29,mux_top_ipin_2_mux_l2_in_0_:29,mux_top_ipin_2_mux_l2_in_1_:29,mux_top_ipin_2_mux_l2_in_2_:29,mux_top_ipin_2_mux_l2_in_3_:29,mux_top_ipin_2_mux_l3_in_0_:29,mux_top_ipin_2_mux_l3_in_1_:29,mux_top_ipin_2_mux_l4_in_0_:29,mux_top_ipin_3_buf_x1_0_:29,mux_top_ipin_3_const1_0_:29,mux_top_ipin_3_mux_l1_in_0_:29,mux_top_ipin_3_mux_l2_in_0_:29,mux_top_ipin_3_mux_l2_in_1_:29,mux_top_ipin_3_mux_l2_in_2_:29,mux_top_ipin_3_mux_l2_in_3_:29,mux_top_ipin_3_mux_l3_in_0_:29,mux_top_ipin_3_mux_l3_in_1_:29,mux_top_ipin_3_mux_l4_in_0_:29,mux_top_ipin_4_buf_x1_0_:29,mux_top_ipin_4_const1_0_:29,mux_top_ipin_4_mux_l1_in_0_:29,mux_top_ipin_4_mux_l2_in_0_:29,mux_top_ipin_4_mux_l2_in_1_:29,mux_top_ipin_4_mux_l2_in_2_:29,mux_top_ipin_4_mux_l2_in_3_:29,mux_top_ipin_4_mux_l3_in_0_:29,mux_top_ipin_4_mux_l3_in_1_:29,mux_top_ipin_4_mux_l4_in_0_:29,mux_top_ipin_5_buf_x1_0_:29,mux_top_ipin_5_const1_0_:29,mux_top_ipin_5_mux_l1_in_0_:29,mux_top_ipin_5_mux_l2_in_0_:29,mux_top_ipin_5_mux_l2_in_1_:29,mux_top_ipin_5_mux_l2_in_2_:29,mux_top_ipin_5_mux_l2_in_3_:29,mux_top_ipin_5_mux_l3_in_0_:29,mux_top_ipin_5_mux_l3_in_1_:29,mux_top_ipin_5_mux_l4_in_0_:29,mux_top_ipin_6_buf_x1_0_:29,mux_top_ipin_6_const1_0_:29,mux_top_ipin_6_mux_l1_in_0_:29,mux_top_ipin_6_mux_l2_in_0_:29,mux_top_ipin_6_mux_l2_in_1_:29,mux_top_ipin_6_mux_l2_in_2_:29,mux_top_ipin_6_mux_l2_in_3_:29,mux_top_ipin_6_mux_l3_in_0_:29,mux_top_ipin_6_mux_l3_in_1_:29,mux_top_ipin_6_mux_l4_in_0_:29,mux_top_ipin_7_buf_x1_0_:29,mux_top_ipin_7_const1_0_:29,mux_top_ipin_7_mux_l1_in_0_:29,mux_top_ipin_7_mux_l2_in_0_:29,mux_top_ipin_7_mux_l2_in_1_:29,mux_top_ipin_7_mux_l2_in_2_:29,mux_top_ipin_7_mux_l2_in_3_:29,mux_top_ipin_7_mux_l3_in_0_:29,mux_top_ipin_7_mux_l3_in_1_:29,mux_top_ipin_7_mux_l4_in_0_:29,my_netlist:1,n:[10,24,26,27,28,32],n_cut:[6,26],name:[1,2,8,10,11,13,19,20,21,26,27,28,29,45,46,50,63,65,71],namedtemporaryfil:[10,11,13,20,21,26,27,28,29],nbottom:32,ncut:[6,26,27],need:[19,46,65],neighbor:[64,66],neighbour:63,nested_hierarchi:[2,37],net:[10,20,21,28,29,46,63],netlist:[2,3,6,7,8,10,13,15,19,20,21,23,25,26,27,28,29,30,31,41,42,48,63,64,66],netlistsvg:10,netowrkx:[24,46],networkx:[6,18,23,26,27,28,30,46],new_cabl:46,new_cable_nam:46,new_definition_nam:[28,29,46],new_instance_nam:[28,29,46],new_port:46,newli:46,newport:46,next:[1,2,8,10,19,20,21,26,27,28,29,31],next_inst:1,nforamt:63,niter:[6,26,27,28],nleft:32,no_driv:46,no_load:46,node:[6,18,24,26,27,28,46],node_indx:[27,28],node_lbl:18,node_link_data:28,node_nam:[6,24,26,27,28],non:18,none:[1,13,25,26,27,28,32,45,46,50,51,63,65,68],noprint:65,note:1,notebook:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,23,24,25,26,27,28,29,31,32,33],notimpl:[4,5,14],np:[25,26,32,33],nright:32,ntop:32,number:[1,25,45,49,65],numpi:[25,26,32,33],nx:[6,18,24,26,27,28],nx_agraph:26,nx_pydot:[6,18,24,26,27,28],o:1,object:[10,31,46,51,65,70,71],objtyp:[6,26,27,28],obtain:29,obuf:1,offset:[19,31,65],onc:42,one:[42,46],onl:63,onli:[41,46],open:[0,10,11,13,20,21,26,27,28,29],openfpga:[10,11,13,15,20,21,26,27,28,30,40,53,66],openfpga_arch:9,openfpga_bas:64,opin_b:[32,65],opin_bottom:33,opin_l:[32,65],opin_l_b:65,opin_l_b_len:65,opin_l_len:65,opin_l_t:65,opin_l_t_len:65,opin_left:33,opin_r:[32,65],opin_right:33,opin_t:[32,65],opin_top:33,opins_1:65,opposit:25,optim:46,optimis:46,option:[6,16,19,21,26,27,28,46],optpin:46,optwir:46,order:46,origin:[16,31],os:[0,2,4,5,8,9,10,11,14,19,25,26,27,28,29,31,32,33],osid:28,other:[41,45,46],out0:[19,24,31,35,36,38,39],out0_0:24,out1:36,out:[1,2,4,5,6,8,9,11,12,13,14,19,21,24,26,27,28,29,31,32,33,35,36,38,39,46],out_0:19,out_1:19,out_2:19,out_3:19,out_degre:18,out_going_pin:1,out_obuf:1,out_pin:65,out_reg:1,outer:51,outerpin:48,outgo:[32,65],outlin:59,outpad:63,outport:46,output1:[2,8],output2:8,output:[1,12,16,17,18,27,28,35,36,38,39,42,46,63,65],outputs1:[27,28],outputs2:[27,28],outsid:1,overrid:46,overview:48,p1:[26,27,28],p2:[26,27,28],p3:28,p4:28,p:[10,20,21,26,27,28,29],p_manag:[16,17,19,20,21],packag:[41,42],page:[41,43],pair:[46,63],paramet:[45,46,50,65,66,69,70,71],parent:[2,8,19,28,29,49],parrent:31,pars:[10,11,13,15,20,21,23,26,27,28,29,48,65],parser:[41,48],part1:[6,26,27,28],part2:[6,26,27,28],part:[26,28,29,51],part_graph:[6,26],partit:[3,7,28,30,40],partitioning_experi:[6,7],parts_fil:29,pass:[26,27,28,46,70,71],path:[0,2,4,5,8,9,10,14,19,25,27,28,29,31,32,33,65,66],pathlib:[28,29],patten:63,pattern:[19,20,21,22,23,25,63,69],pb_type:9,per:28,perform:[26,41,46,66],peripheri:63,pformat:27,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73],pin2:1,pin:[10,20,21,26,27,28,29,32,46,48,51,63,65],pin_i:[26,27,28],pin_label:65,pin_map:[46,65],pin_nam:46,pin_name_to_numb:26,pinmap:[25,26,32,65],pip:42,place:[11,28,31],place_pin:63,placement:[15,23,63],placment:63,pleas:[42,43],plt:[6,18,24,27,28],plugin:42,pmap:65,png:[18,26],point:[25,31,63,68],port:[1,10,20,21,24,26,27,28,29,31,45,46,50,51,70,71],port_:26,port_map:50,port_nam:46,posit:65,post:[6,46],pp:19,pprint:[19,21,26,27,28,31],pre:[25,69],pre_releas:42,prepar:[20,21],prepare_graph_from_nx:6,prepare_netlist:[27,28],pretti:[11,16,17,18,19,20,21,31],previous_inst:1,primit:[1,10],primitives_librari:1,print:[1,4,5,6,9,13,14,19,20,21,24,25,26,27,28,29,32,33,42,65],print_connect:1,print_grid:12,print_head:[32,65],print_instance_grid_map:19,print_partition_info:[27,28],print_reference_grid_map:19,process:41,prog_clk:[26,27,28],prog_reset:[26,27,28],program:10,proj:[10,11,13,20,21,25,26,27,28,29,32],properti:[19,31,44,45,46,47,50,51,52,63,67,71],propperti:71,provid:[9,11,28,43,45,46,64,65],proxi:63,pt:20,ptint:21,pull_connection_up:20,pure:41,push_connection_down:20,py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,25,26,27,28,29,30,31,32,33,34],pydot:[6,26,27,28],pymeti:[6,26],pyplot:[6,18,24,27,28],python3:42,python:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,23,24,25,26,27,28,29,31,32,33,41,43,44,47,48,51],q:[1,26],quiet:46,r0:32,r1:32,r2:32,r3:32,r4:32,r5:32,r6:32,r7:32,r8:32,r9:32,r:[10,11,13,20,21,25,26,27,28,29,65],r_______________________________________:32,r___________r_____________r_____________:32,r_____r____lr____________lr__________l_l:32,r__l__r_____r__l_l________r__l__________:32,rais:46,ram9k:12,rang:[13,18,19,20,21,25,26,28],rank:[27,28],read:[10,11,13,20,21,26,27,28,29,65],readlin:[10,11,13,20,21,26,27,28,29],readwrit:[6,27,28],rect:[24,26],rectangular:31,recurs:1,red:[6,18,20,26,27,28],refer:[0,1,2,8,10,11,19,20,21,24,29,31,41,43,46],regener:24,regist:[26,63],register_config_gener:63,register_placement_cr:63,register_tile_gener:[29,63],relabel:[27,28],relat:[40,41,42,64],releas:42,release_root:[12,13],remain:46,remov:[10,26,28,29,46,63],remove_c:26,remove_child:10,remove_children_from:26,remove_config_chain:[10,20,21,29,63],remove_direct_interc:[20,21],remove_edges_from:[27,28],remove_nod:[27,28],remove_nodes_from:[27,28],remove_port:[26,46],remove_undriven_net:[10,20,21,29,63],renam:[15,23],rename_modul:[14,15],render:[6,15,25,26,34,40,42,63,64],render_connection_box:[25,26,32,65],render_floorplan:63,render_ipin:[25,26],render_pattern:[16,17,18,19,20,21],render_switch_pattern:[25,26,32,65],repeat:[18,59],repo:42,report:[32,65],report_connect:[33,65],report_incoming_channel:[32,65],report_ipin:[25,26,33,65],report_outgoing_channel:[32,65],repositori:1,repres:[24,41,46,48],represent:[24,46,48],reset:[16,22,23],reset_c:21,reset_conn_patt:21,reset_wir:21,resourc:28,respect:31,restructur:[40,41],result:73,reus:46,revers:45,right:[19,21,25,27,28,31,32,33,59,65,66],right_0:33,right_10:33,right_12:33,right_14:33,right_16:33,right_18:33,right_20:33,right_22:33,right_24:33,right_26:33,right_28:33,right_2:33,right_30:33,right_32:33,right_34:33,right_36:33,right_38:33,right_4:33,right_6:33,right_8:33,right_bottom_grid_top_width_0_height_0_subtile_:63,right_chan:25,right_grid_left_width_0_height_0_subtile_:63,right_top_grid_bottom_width_0_height_0_subtile_:63,right_tre:16,right_width_0_height_0_subtile_:63,root:[18,65],rotat:[16,17],rout:[10,11,13,16,17,20,21,25,26,27,28,29,32,64],routingrend:[25,26,32],row1:[19,39],row2:[19,39],row3:[19,39],row4:[19,39],rst:1,rst_ibuf_inst:1,rule:69,run:[0,1,2,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33,42,63],run_meti:[6,26,27,28],s:1,same:[46,48,67],sampl:[16,17,41],sample_connect:16,save:[27,28,29,32,63,65],save_graph:[27,28],save_netlist:[10,29,63],save_paritioned_graph:28,save_partitioned_graph:28,savea:[11,16,17,18,19,20,21,31],sb11_gsb:26,sb:[20,21,23,25,29,30,32,33,63,66],sb_0_0:13,sb_0_1:13,sb_0_2:13,sb_0_3:13,sb_0_4:13,sb_0__0_:[11,21,29,33],sb_0__1_:[11,21,29,33],sb_0__2_:[11,21],sb_0__3_:[11,21],sb_0__4_:[11,21,29,33],sb_1_0:13,sb_1_1:13,sb_1_2:13,sb_1_3:13,sb_1_4:13,sb_1__0_:[11,21,29,33],sb_1__1_:[11,21,25,26,29,32,33],sb_1__1__0:29,sb_1__1__1:29,sb_1__1__2:29,sb_1__1__3:29,sb_1__2_:[21,29],sb_1__3_:[21,29],sb_1__4_:[11,21,29,33],sb_2_0:13,sb_2_1:13,sb_2_2:13,sb_2_3:13,sb_2_4:13,sb_2__0_:21,sb_2__1_:[21,29],sb_2__2_:[21,29],sb_2__3_:[21,29],sb_2__4_:21,sb_3_0:13,sb_3_1:13,sb_3_2:13,sb_3_3:13,sb_3_4:13,sb_3__0_:21,sb_3__1_:[21,29],sb_3__2_:[21,29],sb_3__3_:[21,29],sb_3__4_:21,sb_4_0:13,sb_4_1:13,sb_4_2:13,sb_4_3:13,sb_4_4:13,sb_4__0_:[11,21,29,33],sb_4__1_:[11,21,29,33],sb_4__2_:21,sb_4__3_:21,sb_4__4_:[11,21,29,33],sb_:[10,20,21,29,33],sb_bottom_l_in:63,sb_bottom_r_in:63,sb_left_b_in:63,sb_left_t_in:63,sb_render:[25,26,32,33],sb_right_b_in:63,sb_right_t_in:63,sb_top_l_in:63,sb_top_r_in:63,scalabl:41,scalar:[0,2,8,46],scale:[16,17,25,32,33,65],scan_chain:26,schemat:[0,10],scheme:66,script:[0,1,2,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33,41],sdn:[0,1,2,4,5,8,10,11,12,13,14,19,20,21,24,25,26,27,28,29,31,32,33,42,46,48],sdn_verilog_assignment_1:19,sdn_verilog_assignment_1_0:29,sdn_verilog_assignment_1_10:29,sdn_verilog_assignment_1_11:29,sdn_verilog_assignment_1_12:29,sdn_verilog_assignment_1_13:29,sdn_verilog_assignment_1_14:29,sdn_verilog_assignment_1_15:29,sdn_verilog_assignment_1_16:29,sdn_verilog_assignment_1_17:29,sdn_verilog_assignment_1_18:29,sdn_verilog_assignment_1_19:29,sdn_verilog_assignment_1_1:29,sdn_verilog_assignment_1_20:29,sdn_verilog_assignment_1_21:29,sdn_verilog_assignment_1_22:29,sdn_verilog_assignment_1_23:29,sdn_verilog_assignment_1_24:29,sdn_verilog_assignment_1_25:29,sdn_verilog_assignment_1_26:29,sdn_verilog_assignment_1_27:29,sdn_verilog_assignment_1_28:29,sdn_verilog_assignment_1_29:29,sdn_verilog_assignment_1_2:29,sdn_verilog_assignment_1_30:29,sdn_verilog_assignment_1_31:29,sdn_verilog_assignment_1_32:29,sdn_verilog_assignment_1_33:29,sdn_verilog_assignment_1_34:29,sdn_verilog_assignment_1_35:29,sdn_verilog_assignment_1_36:29,sdn_verilog_assignment_1_37:29,sdn_verilog_assignment_1_38:29,sdn_verilog_assignment_1_39:29,sdn_verilog_assignment_1_3:29,sdn_verilog_assignment_1_4:29,sdn_verilog_assignment_1_5:29,sdn_verilog_assignment_1_6:29,sdn_verilog_assignment_1_7:29,sdn_verilog_assignment_1_8:29,sdn_verilog_assignment_1_9:29,sdnphy:[0,2,4,5,8,14,19,21,24,31,43],search:41,second:[0,1,2,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33],section:[12,19,65],see:1,seek:[10,11,13,20,21,26,27,28,29],select:1,self:[45,65],selfloop_edg:[27,28],separ:0,seq:25,set:[28,66],set_color:[6,16,20,26],set_label:6,set_printopt:[25,32,33],set_rankdir:[26,27,28],set_shap:26,sexampl:10,shape:[11,24,25,63],shell:[11,26,28],shift:26,should:46,show:[25,26,48],show_graph_stat:[27,28],show_placement_data:11,show_stat:[19,21],shown:[63,66],side:[18,19,26,28,31,32,63,65,66],signal:[16,17,26,27,28],simpl:[6,48],simpler:1,simplifi:[19,23,26,30,41],singl:[3,7,24,46],sink:[27,28],site:65,size:[10,20,21,29,44,45,69],sizei:[68,69],sizex:[68,69],skip:65,skip_connect:11,skip_constraint:[0,2,8,19,20,21,26,27,28,63],skip_pin:11,sklearn:28,some:[1,41],sort:[25,26],sort_cabl:63,sort_input_channel:25,sort_inst:63,sourc:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,23,24,25,26,27,28,29,31,32,33,44,45,46,47,49,50,51,52,63,65,66,67,68,69,70,71],source_fil:[10,11,13,20,21,26,27,28,29],space:[25,32,33,65],specif:[46,65,70],sphinx:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,23,24,25,26,27,28,29,31,32,33],split:[18,19,23,24,25,26,27,30],split_port:[19,24,27,28,46],splitext:[25,32,33],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73],spydrnet_log:[2,10,11,12,13,20,21,25,26,27,28,29,31,32,33],spydrnet_phys:[0,2,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33,42,44,45,46,47,49,50,51,52,63,65,66],squar:18,square_grid:[19,37],standard_cell_primit:[10,20,21,26,28],standard_cell_wrapp:[10,27],start:[10,63],startswith:[26,28],stat:[11,26,27,28,29,32],statist:[63,65],step:[17,18,20],store:[27,67,68],str:[1,6,10,11,13,20,21,26,27,28,29,32,46,50,65,70,71],strcutur:29,strictli:67,strip:26,structur:[10,11,20,21,28,29,41,43,46,63,66],style:[27,28],sub_modul:[10,11,13,20,21,26,27,28,29],subgraph:[6,26],submodul:28,sufffix:46,suffix:[10,11,13,20,21,26,27,28,29,46],sum:[25,26],summari:53,support:[16,17,41],support_fil:12,svg:[6,11,16,17,18,19,20,21,24,25,26,27,28,31,32,33,42,65],svgwrite:42,sw:[25,26],sw_bottom:[25,26],sw_left:25,sw_right:25,sw_top:[25,26],switch_mat:25,switch_partition_03:27,sy:[20,21],system:6,t:[1,25,26,28,65],tag:26,target:26,task:[20,21,26,27,28],task_dir:9,tech:[25,26],techmap:[6,26],tempfil:[10,11,13,20,21,26,27,28,29],temporari:[10,11,13,20,21,26,27,28,29],thei:46,them:25,thi:[0,2,4,5,6,8,9,10,11,12,16,17,18,20,24,25,26,27,28,29,32,33,42,43,44,45,46,47,48,49,51,52,63,64,65,66,67,68,69],thoguh:28,through:46,tighter:66,tile01:[10,66],tile02:29,tile:[11,18,23,30,63],tile_1__1_:36,tile_1__2_:36,tile_1__:39,tile_2__1_:36,tile_2__2_:36,tile_2__:39,tile_3__:39,tile_4__:39,tile_cr:63,tile_nam:66,tileabl:20,tiles_data:29,time:[0,1,2,4,5,6,8,9,10,11,12,13,14,16,17,18,19,20,21,24,25,26,27,28,29,31,32,33,66],titl:[16,17,18,19,20,21],to_i:67,to_n:28,to_numpy_arrai:[6,26,27,28],to_pydot:[6,18,24,26,27,28],to_undirect:[27,28],to_x:67,todo:[4,5,14,18],togther:46,tool:[1,48],top:[0,2,8,10,19,20,21,24,25,26,27,28,29,31,32,33,35,36,38,39,50,59,63,65,66],top_0:33,top_10:33,top_12:33,top_14:33,top_16:33,top_18:33,top_1:65,top_20:33,top_22:33,top_24:33,top_26:33,top_28:33,top_2:33,top_30:33,top_32:33,top_34:33,top_36:33,top_38:33,top_4:33,top_6:33,top_8:33,top_chan:25,top_definit:[19,20,21],top_grid:[26,27],top_grid_:26,top_grid_bottom_width_0_height_0_subtile_:63,top_inst:[0,1,2,8,19,24,26,31,50],top_ipin_0:26,top_ipin_1:26,top_ipin_2:26,top_ipin_3:26,top_ipin_4:26,top_ipin_5:26,top_ipin_6:26,top_ipin_7:26,top_ipin_8:26,top_ipin_9:26,top_left_grid_right_width_0_height_0_subtile_:63,top_modul:[10,11,20,21,29,63,66],top_pin_i:26,top_pinmap:25,top_right_grid_left_width_0_height_0_subtile_:63,top_width_0_height_0_subtile_:63,topsid:59,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,25,26,27,28,29,30,31,32,33,34],total_weight:18,toward:[65,66],track:28,track_0:28,transal:[16,17],transform:[16,17,41,48,53],transit:20,translat:[16,17,18,20],tree:[6,22,40],tupl:[28,46],tutori:41,two:[3,7,22,23,26,28,46],type:[45,46,50,70,71],ultim:12,unchang:46,under:42,undriven:[10,29,63],ungroup:[3,7],uniqu:[46,63,65],unwant:26,updat:[25,65,66],update_dimens:65,upper:[28,32,45],us:[1,6,10,11,20,23,26,27,28,41,42,43,46,48],user:[11,41,42,51],usign:10,usng:[16,17],util:[1,6,9,10,11,12,13,16,17,18,19,20,21,25,26,27,28,29,31,32,33,53,63,65,66],v:[0,2,8,10,11,13,19,20,21,25,26,27,28,29,31,32],v_chan:28,valu:[26,27,28],variabl:[28,63],vector:[0,2,8,46],veri_proj:10,verilog:[10,13,15,19,20,21,23,26,27,28,30,31,41,44,47,63],vertic:[25,28,32,33,63,65,67],viewbox:65,visit:42,visual:[11,41],visualis:[3,7],vpr:9,vpr_arch:9,vpr_arch_render_demo:12,vstack:[25,26],vweight:[6,26,27,28],w:[10,26,27,28],wai:48,we:[20,42],websock:42,websocket:42,weight:[6,18,24,26,27,28],weigt:26,what:1,where:25,which:[9,16,17,20,26,41,46,63],whichcna:63,whihc:31,width:[11,17,18,19,20,31,66,69],window:0,wire0:[8,35,38],wire0_0:24,wire:[0,1,2,8,10,11,18,19,20,21,24,26,29,35,36,38,39,45,46,49,52,64,66],wire_bu:35,wire_bus_1:24,wire_feedthrough:[7,8],without:46,work:[1,63],would:48,wrapper:50,write:[10,11,13,20,21,26,27,28,29],write_blackbox:[19,20,21],write_dot:[18,26,27,28],write_metis_graph:[6,26,27,28],write_png:[18,26],write_svg:[6,18,24,26,27,28],written:59,x:[1,10,13,18,19,20,21,25,26,29,32,33,63],x____:32,x_margin:16,xadj:6,xml:[9,12,13,25,26,32,33,65],xx:33,y:[13,18,19,20,21,42,63],yaml:19,ydir:20,yet:42,yosi:10,you:[42,43,48],your:42,zip:[3,23,28]},titles:["Visualise Hierarchical Netlist","Display Netlist Information Functions","Grouping ungrouping cells","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Partitions Experimentation","Computation times","Genrating feedthrough from single instance","OpenFPGA Architecture Parsing","Render FPGA Basic Elements","Render Placement information from Verilog netlist","FPGA Layout grid generation","FPGA Instance to Layout mapping","Renaming Homogeneous FPGA Modules","Computation times","Connection Pattern Generation","Create H-Tree Connectivity pattern","Create Hybrid Connectivity Pattern","Create Clock Tree Embedding","Two layer H-Tree insertion in 4x4 FPGA","Create Reset Feedthrough in fpga_top","Computation times","OpenFPGA Related Restructuring","Netlist to graph (networkx)","Partition Conn Box 01","Partition Conn Box 02","Partition Conn Box 02 - Simplified","Split CBs and SBs across fabric","FPGA Tiles from OpenFPGA Verilog","Computation times","Demonstrate how to render basic floorplan","Rendering Switch and Connection Boxes","Rendering Switch and Connection Boxes","Computation times","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Examples","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Library","OuterPin","Pin","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","spydrnet_physical.util.ConnectPoint","spydrnet_physical.util.ConnectPointList","spydrnet_physical.util.ConnectionPattern","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"01":[25,66],"02":[26,27],"4x4":20,"function":[1,72],"switch":[32,33],across:28,api:[48,53,64],architectur:9,base:[63,64],basic:[3,10,23,31,48],basic_hierarchi:35,bottom:[54,55,56],box:[25,26,27,32,33],bundl:44,cabl:45,cb:28,cb_render:65,cell:2,channel:65,clock:[19,23],comput:[7,15,22,30,34],configur:64,conn:[25,26,27],connect:[16,17,18,32,33],connectionpattern:69,connectpoint:67,connectpointlist:68,content:41,creat:[17,18,19,21],definit:46,demonstr:31,depend:42,descript:59,design:4,detail:66,develop:42,displai:1,document:41,each:66,element:[10,47],embed:[19,23],exampl:[3,23,40],experiment:6,fabric:28,feedthrough:[8,21],floorplan:31,fpga:[10,12,13,14,20,29],fpga_top:21,from:[8,11,29],gener:[12,16],genrat:8,get_attr:70,get_nam:71,graph:24,grid:12,grid_exampl:36,group:[2,5],h:[17,20],hierarch:0,homogen:14,how:31,hybrid:18,indic:41,inform:[1,11],innerpin:49,insert:20,instal:42,instanc:[4,5,8,13],interfac:43,io:59,layer:20,layout:[12,13],left:[54,57,60],librari:50,map:13,merg:[4,5],method:66,modul:[14,23],nested_hierarchi:38,netlist:[0,1,11,24,37],networkx:24,object:48,openfpga:[9,23,29,63,64],outerpin:51,overview:[44,45,46,47,49,50,51,52,63,72],pars:9,partit:[6,23,25,26,27],pattern:[16,17,18],physic:[41,48],pin:52,placement:11,refer:53,relat:23,renam:14,render:[10,11,23,31,32,33,65],reset:21,restructur:[3,23],right:[55,58,61],rout:65,routingrend:65,sampl:37,sb:28,sb_render:65,sdc:64,shell:43,simplifi:27,singl:8,split:28,spydrnet:[41,48],spydrnet_phys:[67,68,69,70,71],square_grid:39,summari:48,tabl:41,test:73,tile:[29,54,55,56,57,58,59,60,61,62,64,66],time:[7,15,22,30,34],top:[60,61,62],transform:64,tree:[17,19,20,23],tutori:43,two:[4,20],type:48,ungroup:2,unit:73,util:[67,68,69,70,71,72],valid:42,variabl:65,verif:64,verilog:[11,29,37],version:42,visual:43,visualis:0}})