-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Wed Jun 30 14:22:37 2021
-- Host        : avanpc running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.gen/sources_1/bd/rm_design/ip/rm_design_dfx_axi_shutdown_man_0_0/rm_design_dfx_axi_shutdown_man_0_0_sim_netlist.vhdl
-- Design      : rm_design_dfx_axi_shutdown_man_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair178";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair180";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair156";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair141";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair143";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair164";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair131";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair133";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair119";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair121";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair106";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair108";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair25";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair27";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair15";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair17";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair166";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair2";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair154";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair179";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair182";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair158";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair142";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair145";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair132";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair135";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair120";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair165";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair123";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair107";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair110";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair26";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair29";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair16";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair19";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair3";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair6";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair168";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ : entity is "xpm_counter_updn";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair155";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 : entity is "xpm_fifo_reg_bit";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 : entity is "xpm_fifo_reg_bit";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 : entity is "xpm_fifo_reg_bit";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 : entity is "xpm_fifo_reg_bit";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 : entity is "xpm_fifo_reg_bit";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 : entity is "xpm_fifo_reg_bit";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 : entity is "xpm_fifo_reg_bit";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 : entity is "xpm_fifo_reg_bit";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 : entity is "xpm_fifo_reg_bit";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 : entity is "xpm_fifo_rst";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 : entity is "xpm_fifo_rst";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair146";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 : entity is "xpm_fifo_rst";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 : entity is "xpm_fifo_rst";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair124";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 : entity is "xpm_fifo_rst";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 : entity is "xpm_fifo_rst";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair30";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 : entity is "xpm_fifo_rst";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 : entity is "xpm_fifo_rst";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair7";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 : entity is "xpm_fifo_rst";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair169";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
end rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 67;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(67 downto 1) <= \^doutb\(67 downto 1);
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => \gen_rd_b.doutb_reg0\(1),
      DOA(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\,
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 67;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 67;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(67 downto 1) <= \^doutb\(67 downto 1);
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => \gen_rd_b.doutb_reg0\(1),
      DOA(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\,
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 67;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 148;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_n_4\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[136]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[138]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[139]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[140]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[141]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[142]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[143]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[144]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2336;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 139;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 140;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 145;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(145) <= \<const0>\;
  doutb(144 downto 0) <= \^doutb\(144 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(136),
      Q => \gen_rd_b.doutb_reg\(136),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(138),
      Q => \gen_rd_b.doutb_reg\(138),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(139),
      Q => \gen_rd_b.doutb_reg\(139),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(140),
      Q => \gen_rd_b.doutb_reg\(140),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(141),
      Q => \gen_rd_b.doutb_reg\(141),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(142),
      Q => \gen_rd_b.doutb_reg\(142),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(143),
      Q => \gen_rd_b.doutb_reg\(143),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(144),
      Q => \gen_rd_b.doutb_reg\(144),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => \^doutb\(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => \^doutb\(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => \^doutb\(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => \^doutb\(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => \^doutb\(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => \^doutb\(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => \^doutb\(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => \^doutb\(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => \^doutb\(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => \^doutb\(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => \^doutb\(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => \^doutb\(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => \^doutb\(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => \^doutb\(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => \^doutb\(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => \^doutb\(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => \^doutb\(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => \^doutb\(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => \^doutb\(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => \^doutb\(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => \^doutb\(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => \^doutb\(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => \^doutb\(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => \^doutb\(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => \^doutb\(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => \^doutb\(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => \^doutb\(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => \^doutb\(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => \^doutb\(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => \^doutb\(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => \^doutb\(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => \^doutb\(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => \^doutb\(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => \^doutb\(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => \^doutb\(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => \^doutb\(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(136),
      Q => \^doutb\(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => \^doutb\(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(138),
      Q => \^doutb\(138),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(139),
      Q => \^doutb\(139),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(140),
      Q => \^doutb\(140),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(141),
      Q => \^doutb\(141),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(142),
      Q => \^doutb\(142),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(143),
      Q => \^doutb\(143),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(144),
      Q => \^doutb\(144),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => \^doutb\(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => \^doutb\(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => \^doutb\(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => \^doutb\(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => \^doutb\(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => \^doutb\(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => \^doutb\(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => \^doutb\(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => \^doutb\(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => \^doutb\(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => \^doutb\(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => \^doutb\(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => \^doutb\(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => \^doutb\(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => \^doutb\(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => \^doutb\(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => \^doutb\(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => \^doutb\(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => \^doutb\(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => \^doutb\(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => \^doutb\(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => \^doutb\(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => \^doutb\(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => \^doutb\(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => \^doutb\(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => \^doutb\(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => \^doutb\(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => \^doutb\(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => \^doutb\(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1 downto 0) => dina(137 downto 136),
      DIG(1 downto 0) => dina(139 downto 138),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(137 downto 136),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(139 downto 138),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(141 downto 140),
      DIB(1 downto 0) => dina(143 downto 142),
      DIC(1 downto 0) => dina(145 downto 144),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(141 downto 140),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(143 downto 142),
      DOC(1) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_n_4\,
      DOC(0) => \gen_rd_b.doutb_reg0\(144),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 148;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[136]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[138]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[139]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[140]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[141]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[142]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[143]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[144]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[145]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2336;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 139;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 140;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 145;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(136),
      Q => \gen_rd_b.doutb_reg\(136),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(138),
      Q => \gen_rd_b.doutb_reg\(138),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(139),
      Q => \gen_rd_b.doutb_reg\(139),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(140),
      Q => \gen_rd_b.doutb_reg\(140),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(141),
      Q => \gen_rd_b.doutb_reg\(141),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(142),
      Q => \gen_rd_b.doutb_reg\(142),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(143),
      Q => \gen_rd_b.doutb_reg\(143),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(144),
      Q => \gen_rd_b.doutb_reg\(144),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(145),
      Q => \gen_rd_b.doutb_reg\(145),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => doutb(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => doutb(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => doutb(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => doutb(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => doutb(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => doutb(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => doutb(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => doutb(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => doutb(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => doutb(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => doutb(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => doutb(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => doutb(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => doutb(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => doutb(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => doutb(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => doutb(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => doutb(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => doutb(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => doutb(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => doutb(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => doutb(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => doutb(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => doutb(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => doutb(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => doutb(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => doutb(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => doutb(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => doutb(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => doutb(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => doutb(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => doutb(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => doutb(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => doutb(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => doutb(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => doutb(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(136),
      Q => doutb(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => doutb(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(138),
      Q => doutb(138),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(139),
      Q => doutb(139),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(140),
      Q => doutb(140),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(141),
      Q => doutb(141),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(142),
      Q => doutb(142),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(143),
      Q => doutb(143),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(144),
      Q => doutb(144),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(145),
      Q => doutb(145),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => doutb(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => doutb(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => doutb(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => doutb(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => doutb(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => doutb(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => doutb(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => doutb(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => doutb(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => doutb(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => doutb(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => doutb(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => doutb(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => doutb(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => doutb(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => doutb(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => doutb(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => doutb(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => doutb(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => doutb(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => doutb(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => doutb(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => doutb(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => doutb(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => doutb(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => doutb(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => doutb(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => doutb(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1 downto 0) => dina(137 downto 136),
      DIG(1 downto 0) => dina(139 downto 138),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(137 downto 136),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(139 downto 138),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(141 downto 140),
      DIB(1 downto 0) => dina(143 downto 142),
      DIC(1) => '0',
      DIC(0) => dina(144),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(141 downto 140),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(143 downto 142),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(145 downto 144),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 12;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_n_9\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 8;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7 downto 0) <= \^doutb\(7 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\(1),
      DOE(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_n_9\,
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 12;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 8;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7 downto 0) <= \^doutb\(7 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 140;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_n_11\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2208;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 137;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(137) <= \^doutb\(137);
  doutb(136) <= \<const0>\;
  doutb(135 downto 0) <= \^doutb\(135 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => \^doutb\(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => \^doutb\(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => \^doutb\(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => \^doutb\(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => \^doutb\(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => \^doutb\(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => \^doutb\(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => \^doutb\(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => \^doutb\(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => \^doutb\(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => \^doutb\(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => \^doutb\(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => \^doutb\(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => \^doutb\(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => \^doutb\(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => \^doutb\(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => \^doutb\(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => \^doutb\(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => \^doutb\(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => \^doutb\(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => \^doutb\(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => \^doutb\(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => \^doutb\(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => \^doutb\(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => \^doutb\(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => \^doutb\(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => \^doutb\(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => \^doutb\(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => \^doutb\(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => \^doutb\(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => \^doutb\(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => \^doutb\(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => \^doutb\(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => \^doutb\(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => \^doutb\(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => \^doutb\(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => \^doutb\(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => \^doutb\(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => \^doutb\(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => \^doutb\(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => \^doutb\(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => \^doutb\(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => \^doutb\(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => \^doutb\(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => \^doutb\(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => \^doutb\(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => \^doutb\(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => \^doutb\(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => \^doutb\(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => \^doutb\(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => \^doutb\(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => \^doutb\(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => \^doutb\(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => \^doutb\(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => \^doutb\(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => \^doutb\(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => \^doutb\(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => \^doutb\(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => \^doutb\(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => \^doutb\(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => \^doutb\(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => \^doutb\(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => \^doutb\(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => \^doutb\(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => \^doutb\(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => \^doutb\(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1 downto 0) => dina(137 downto 136),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1) => \gen_rd_b.doutb_reg0\(137),
      DOF(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_n_11\,
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 140;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[136]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2208;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 137;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(136),
      Q => \gen_rd_b.doutb_reg\(136),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => doutb(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => doutb(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => doutb(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => doutb(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => doutb(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => doutb(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => doutb(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => doutb(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => doutb(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => doutb(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => doutb(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => doutb(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => doutb(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => doutb(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => doutb(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => doutb(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => doutb(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => doutb(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => doutb(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => doutb(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => doutb(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => doutb(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => doutb(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => doutb(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => doutb(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => doutb(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => doutb(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => doutb(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => doutb(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => doutb(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => doutb(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => doutb(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => doutb(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => doutb(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => doutb(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => doutb(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(136),
      Q => doutb(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => doutb(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => doutb(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => doutb(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => doutb(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => doutb(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => doutb(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => doutb(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => doutb(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => doutb(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => doutb(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => doutb(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => doutb(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => doutb(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => doutb(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => doutb(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => doutb(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => doutb(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => doutb(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => doutb(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => doutb(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => doutb(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => doutb(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => doutb(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => doutb(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => doutb(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => doutb(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => doutb(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => doutb(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => doutb(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1) => dina(137),
      DIF(0) => '0',
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(137 downto 136),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1088;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 68;
  attribute READ_MODE : integer;
  attribute READ_MODE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair21";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair20";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair20";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(67 downto 1) <= \^dout\(67 downto 1);
  dout(0) <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(67 downto 0) => din(67 downto 0),
      dinb(67 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000",
      douta(67 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(67 downto 0),
      doutb(67 downto 1) => \^dout\(67 downto 1),
      doutb(0) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1088;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 68;
  attribute READ_MODE : integer;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair126";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair125";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair125";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(67 downto 0) => din(67 downto 0),
      dinb(67 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000",
      douta(67 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(67 downto 0),
      doutb(67 downto 0) => dout(67 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1088;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 68;
  attribute READ_MODE : integer;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair137";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair136";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair136";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(67 downto 1) <= \^dout\(67 downto 1);
  dout(0) <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(67 downto 0) => din(67 downto 0),
      dinb(67 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000",
      douta(67 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(67 downto 0),
      doutb(67 downto 1) => \^dout\(67 downto 1),
      doutb(0) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1088;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 68;
  attribute READ_MODE : integer;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair8";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair8";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(67 downto 0) => din(67 downto 0),
      dinb(67 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000",
      douta(67 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(67 downto 0),
      doutb(67 downto 0) => dout(67 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2336;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 146;
  attribute READ_MODE : integer;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 to 145 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair160";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair159";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair159";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(145) <= \<const0>\;
  dout(144 downto 0) <= \^dout\(144 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(145 downto 0) => din(145 downto 0),
      dinb(145 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(145 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(145 downto 0),
      doutb(145) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(145),
      doutb(144 downto 0) => \^dout\(144 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2336;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 146;
  attribute READ_MODE : integer;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair148";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair147";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair147";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(145) => '0',
      dina(144 downto 0) => din(144 downto 0),
      dinb(145 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(145 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(145 downto 0),
      doutb(145 downto 0) => dout(145 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute READ_MODE : integer;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair184";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair183";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair183";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(8) => '0',
      dina(7 downto 0) => din(7 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(8 downto 0),
      doutb(8) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(8),
      doutb(7 downto 0) => \^dout\(7 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute READ_MODE : integer;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair171";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair170";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair170";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(8) => '0',
      dina(7 downto 0) => din(7 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(8 downto 0),
      doutb(8) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(8),
      doutb(7 downto 0) => \^dout\(7 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 138;
  attribute READ_MODE : integer;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 136 to 136 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair112";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair111";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair111";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(137) <= \^dout\(137);
  dout(136) <= \<const0>\;
  dout(135 downto 0) <= \^dout\(135 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(137 downto 0) => din(137 downto 0),
      dinb(137 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(137 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(137 downto 0),
      doutb(137) => \^dout\(137),
      doutb(136) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(136),
      doutb(135 downto 0) => \^dout\(135 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 138;
  attribute READ_MODE : integer;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair32";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair31";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair31";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(137) => din(137),
      dina(136) => '0',
      dina(135 downto 0) => din(135 downto 0),
      dinb(137 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(137 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(137 downto 0),
      doutb(137 downto 0) => dout(137 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 68;
  attribute READ_MODE : string;
  attribute READ_MODE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "soft";
end rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1088;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(67 downto 1) <= \^dout\(67 downto 1);
  dout(0) <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 1) => \^dout\(67 downto 1),
      dout(0) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 68;
  attribute READ_MODE : string;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "soft";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1088;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 68;
  attribute READ_MODE : string;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "soft";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1088;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(67 downto 1) <= \^dout\(67 downto 1);
  dout(0) <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 1) => \^dout\(67 downto 1),
      dout(0) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 68;
  attribute READ_MODE : string;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "soft";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1088;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 146;
  attribute READ_MODE : string;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "soft";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 145 to 145 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2336;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(145) <= \<const0>\;
  dout(144 downto 0) <= \^dout\(144 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(145 downto 0) => din(145 downto 0),
      dout(145) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(145),
      dout(144 downto 0) => \^dout\(144 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 146;
  attribute READ_MODE : string;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "soft";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2336;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(145) => '0',
      din(144 downto 0) => din(144 downto 0),
      dout(145 downto 0) => dout(145 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 9;
  attribute READ_MODE : string;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "soft";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 8 to 8 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 144;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(8) => '0',
      din(7 downto 0) => din(7 downto 0),
      dout(8) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(8),
      dout(7 downto 0) => \^dout\(7 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 9;
  attribute READ_MODE : string;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "soft";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 8 to 8 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 144;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(8) => '0',
      din(7 downto 0) => din(7 downto 0),
      dout(8) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(8),
      dout(7 downto 0) => \^dout\(7 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => rd_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 138;
  attribute READ_MODE : string;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "soft";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 136 to 136 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2208;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(137) <= \^dout\(137);
  dout(136) <= \<const0>\;
  dout(135 downto 0) <= \^dout\(135 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(137 downto 0) => din(137 downto 0),
      dout(137) => \^dout\(137),
      dout(136) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(136),
      dout(135 downto 0) => \^dout\(135 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 138;
  attribute READ_MODE : string;
  attribute READ_MODE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "soft";
end \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\;

architecture STRUCTURE of \rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2208;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\rm_design_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(137) => din(137),
      din(136) => '0',
      din(135 downto 0) => din(135 downto 0),
      dout(137 downto 0) => dout(137 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => rd_rst_busy
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Z+9RrY3WfRfCPZZ6AEZ5pkP4VuSeqQJJpd+HO30nWYTAIU+s23eRZKG2SURheVyDgDNvktbV0tUh
aV3v3wejAA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ZcFLuqLnxqc8UX0XB0pfnvbcLPpBlzqAB1yP3T7sNy9hw3PZ5dVu+3mKZC0dsz8pO3ikSlpTIXkD
aK6LVJbYNg6ys7eO4/qMxzN1pre6c7wJrsyZ4kj55T4Ja3keYJMnMA+JkPMq2dlu6DdLMcsG5AiN
N0pneJkz6Vi+ymtjUxo=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
drVFV0MFzym/jrWfXsSrJGtKRsUfnPy1jVA9lMMMUKcmarIChf0eNIkULMXtC240QmFMGtfat0Ca
8NdCoE2ze58hT1hAnVTy9BuNuKFiDzNmMtkDtynfh5XM5kfGg7btz5z6PZiSKGwSyfpg5Eg45T+e
cmTJaemIgY+DuP0nk8bZlu3x9HPQksNBaFc4fpdNbSk5ouFNEpUkBB5FO3AaehodIx0uUQE54QSM
OPUNw+sMZgrxywNHD60cEj+d5QsaL8AtkNxywzg++t2LK5ueswOuoiaedjfT81PGYaxCy0+HdJyQ
eEpLRtnbgDLljQU5/pKZMeWaQ6SkEKNOJCS0vQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Icdk1t2tx7MW24xf4cVQN8r3LG/BGsFth7PYoDfmhT833puwuFD4sIncNvFIaDntBs5El16HK1i6
ilmiSEbBRQgGR+7NaIK1hFoYot4x6llxfeGhLtzbGFURh/cdL8duVx9AoURGS+ngsL9FiocfdrR4
entvK2mCgHodB6Bp0bRgyrKj2D9g+R6oubaa4xPbEDjJUIRDM7BxUUEp3AUUkXzVFL3F+Fr24f4G
Jaa5JBGrKHUPm6M36ETFwGI+1/uQ5VDY2YsRavCbrt06eQbtDXJ1fNy1mjyE0SvdM4UfKtrlg4eJ
K5NIhT6NDsYY5e1KEvTYjkrFVWbAlAeE3B17hQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
URTCn5+8/DIfDLcJuvfi0HIx8Rw94eupar5QjSgrB6VQzCqTF4pqNPecWzfL345e6JQrhLh8jIrr
zf3EOb8TQICBaGo/APLhoWkcGZrK6dBSXXc96Zf2B5d9SFXucwADEZ1KZzzhqJe4Ye7Kt89tmpNN
YJxKzAhVhT21YeRQnJI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
bKmtryQgQBwIrXnymmejllLqyFFUWKfD/sa3MrF+UW7LgTmsoqhyNq2ypUUb3E9dJeUaPUWyiSpP
/RfMNoV32D1dHo1d1JfU6OGsIUEcyTw1Yc5t5Jlr19BQLsd9KSc06DcBomeG3tMLhUTcTseHrlUa
ljMjFCC07TVqZjzheu8qMx/yqsEL4mBQPKJPMTWyvdYoNmhITao10Q+XwQV2jZEfJVlmRR8dvQeH
9S3ZT2vgNd3IlEc7n/8K2jTtTvRfwhBP8g/Vme2wpSnThGwhepgKj4qR62Bx+CIO2dyh/mfvExDn
01Fo6MSnHf6/ADQshkawztadzAri/DkmdZwf8A==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tPE1N6vDflo/sxQOlDerOxf1q3Y1qlPYNRL8Xil1og/R8s4PaFW3PTKV6WMhnjrREDY1feVl9BoZ
kGe7FY7rF6sTEtvEuWRJVYD6m3aNIX3OGZ0txfYwKHPM5sMRUG1gOvblzgRbNId6ncyE9IYV7Y61
SO8sVq9kBBroKCS+DII+1I9N5KY6eaORsf16l9lFRFWr9mxZLDwJTY8F1IPP9ZBdyGMIEluAgJ9Z
RMUX2cEg8R4r+S19qfJnggWjIL2OJvUQOSJeqEXNVSXKbFCPz2T5ZNnC/2ExfQeQmzknruiioxZ7
kfl4nk8zAxL9iICOMMxcxOS75t+TT7GnZbHn5A==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
hvW2ASnvfE0uIwH0j1mdA2GFJ0Tcuj7FACWUllu0lW0QP/ZvPd763LBKNWBiZiofjD/aIgU61Wqt
CBnXbJ+67Va0yPwU28LuFMeAP4sXQF4nK0LzZJaGKqv6hHbOM02aygU1NGFAjAUxQqI2SRBdtCZE
7a8zc/LWU8IpKeooP7CVuXGYXK4HbgpWXyoAE5ZdoQem6wESvHgcGxaT1vIHdPxdnIn1gwqpPJ/J
3Kj/QQYGfPIJff0xCCuZ3ysSLsWjrZ0fCzprmipVvIkcLOgbRpd1ALUCJuQ8zFhlweUXll99chEi
qIqkR1gdf5aH3sBDx1MaogNus+j6jQ6MVZdU3Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kJgIH/1VXUIQCY/XuSqS9/1/WIwuTyFpKBrg088WVD4eUIMQGHYAO8XiHD75dQnQYcE3KCcaQFIW
/SUUDG3JPSkDQVY93DQUIUNioHSghgJ0t7DHRHFKyqlu4rSql3halUGBq4gPgb/p0ySD8z6CaONA
02nLeTqgUdc7p/HbrSDiUatQOfGZMP38u59dB3NQFscUXMpUohMk25JZrZNf8ArL4rpYCOaoInHD
Rq4MEmM4T4dA2UsrHbnuMeO7HAQG+IGUyoOpZN2dIbWlVaiI99dAW2AMJs73lcU3FKjArXel6b44
AAr52PKrUYEkymIAyL96VQ2SlxqQD+nFs7aDKA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 234144)
`protect data_block
E/tQ1uRp0H8sXL9n2Aoz9LQ+aq+31cIrOnEKMGFAL0SeOO5KhssMUHgVmzk6OYy1OqrY06mIM2X4
BWoNNX0BRBaGUj85aDvBo1xNXyB9zsd1EA7U4oAqbnsNEuAdtqEBEZbE1WrCnTHLY3f5RL4WQA5W
n9FhWi4GW7aVQLYRNK7rpXDiaalze31FNRulr9V8zG67uxuuOVQmQrkPPNZY0uFZhPkp04gXqb8A
alaqnOk36aG7PgUmtHV2snqXyiRdHbxet8joNybZCaOdCknrN5t/UNlrtM9apM+OxgXjvVs0hxFi
+VKNmmMXNu+LfAN+H7nqyxMqzspLcpDo6YbVkLDAzz6pj0VDMWNlASRr/HbTIkRhxMz39umSVVC1
9Oa8WGYOnlWqsEBXOx0S+6f/A90Ed3orR7gKGxgT3W34FU1sHX3lcDJ6luOmvPLxtyAYWTLlfU7N
AlUOmWGb1jO1ExRQWjRcFHy6dB7XBXxfPzYGHokhAg8MRspXRghMgxP+Q91bxsv9rJX4OdkOACFy
8xNg7LYPcNNrh/MNpn/Z/PlxrH9gFL+om+tGhdNeRN3M6H+NBFLgtjN7kRR8kensnrm5+8dBM3QQ
hrUYmRkI2b4etEZ8s8RM5rqSAZCNsqPF1rDETWd2jG+5oIIpqozkAqFXbbBYMWOJE7JJ64tMYXYU
S4cpLXSSwPlgck6/xX+i12xbf+2iygwtlr5tLmZ+ral0DzBQNU+MCffXOntPuT2Sp+LqIK1f5ER5
XoMw3MiOYZiyVkLCTNHgvuP+d0n5/Knl56/Lkdxphmi144lm+PERMmm6ir5iMysoAnuPEtFyEUST
oPVj485XXKAfzL3smRdBOGhC2C+oJwMXj3vjw+8DSh/KEAsZIEOqtZxJJCotfy32tb8MNeo0fk+q
rlurNHTGhawbIh+cA6yv2m7TqThK+G70o+IVxVkkPJasopBfLackWFgj8PAK2hnPC8cAodYElz8g
d7uRZDvbKfLsFEYFJn3ye+IwvHTE7WJWlsbM0cE01SzTWeqVHEHi1BxOPMpp95WwIb8NHaAjkUXc
9VcfHu8KZJaF4iHS4rFppv7LNJpSdIck/QfiC0ExF3qaEaUpZNnkUQdghDBg23At7rsEbNJP+r1f
Mv3NQ882YSKFXz8ult7eaBaWxr3xStAqzQ3pi/TjidMclwrulFUq5A9x+ZnLc8Pjiyhza1wsT4QF
ZfoSJyJILmmlWV3+v6BhWl1kb3RD4P14HgEpIAK/rWvPa6aWzNej0LeVTxMSiY9i7I56EaOehmSq
Vw68DbfxZaI02QishROfh1oFt1TtHxdQKoEjArlhocN/Oq/WnNmH98l/1dRxfGxwA1c/emcD6sIo
HjyRUqkWUQcl2JXl9Q0J14cZGvATkF55u5yRhcOPQE7vJDT/vb5M+rzQQ/GIKuWJq02p7GISUbib
G5jZvg4Q1iFpGX+yjZzdWGSrQKR295srItIkepH8JlR+ZNW8fcNg70d21TGthog52VY+zekVzk+e
yzrck4iL6/Gfnfrl4MUoj8oUFskSBcL7MBwuQ9TqplbB6BpZi+MTo+Js54GtQbC8oGiqIf3wjUaj
rrbEDjftv9s+EhxUZ4zuVHUW3z0iXe2YgReVawS10WmmIsu3Wa2RcsXLsyTJBSKhrQoKRDkoFeKg
hC0oeMn3YPxTHCjagrnmVDtqZru66YX8KkFfxVUMVXv7v8I5Uh+wOwaSCLPlm4d5XnMid38GiMWb
0Ed4EwvrOZ2QKKBKqapR8K90TzMxbg8NZqvjst2XrE0+tM66To6jSTcRN4ZGLS8eu/GYQvBNUG82
wNRFYDiqadbOZmbr0sXLtkp9FaZeOSxrMavoheaEkY/z8cQvIWQOISimHXYIj6BpwpcuTVLXuMFo
JokAyz2aoIUPRlsjt8Ceh6mMlnVPoOyWm2Uj2wNSYT5nOZ3fxEYTG/yCTcI0TmurMHicKtLgbF3u
Q0dZqPTOUy/eZOz/n5+KrK76H8vwNh+EHgcFk6TTtf4IiqIOJ3nWb59N/EuaRBXPEwDaHtL8J4ik
DIiT8ec0rdcxe3T8xjLqJ4yUyq8Ljek8/b0m7GBmVYL3qgMOluMMS1JdkVCuNPP+9Zdr9ffhEdKf
KVOwbpH+t/S2fmnujSYOA0boXASsJZYHtMF6LTrCaSDjrVOF+CwS29cNIkb2/K1uWZtr/Xpmucx9
vuGfyXbi5QLZPPS13qoi5V1c48zzLc/D3XGDmekGJuM06+MSCIPZQH4gA4a/GoF+M5NVum9hZrB4
UHC9yFGrHodoiIri/M2GtnTgo4k5I5Bvvt6mXc+i5IgsurUpv6iQZ8xInLm5L8P6qrURiZS9nnKT
H59hlHkdWSUxwyqxuemWuqkbphBWPyamSLt0VRgDGrosMGgMWzdpS5llGi7m3f/8Xc5Fz/Vjvqs3
+CP31NOtxJ+zrjx4E/G7WLnLLk90GN0ys/CsCeI6k+TW4+4CAZlcA6pRG9XlJmUBAoAm4IbzeSTl
gVPwJMKqyh9Lrb0sj9PQwOniKqnSkob4nh5tkYGdIbZSkdGZUUoyc1C5aOKJxtl9eFmtw1QP9j5V
PMiGNLGv5PGFQlxP7Qc5dVTKuLIqobom2yJpQkJyZfjI+WABnuJD6Cw4ZEZU3K48p5Q3kEFyE5fQ
iG8bP+gMyF7uzli6RduFW6ErrQ4SGh1pwxKIeaqMvzqFXLN4XeS9SO1eWs24oMhN5g0sQhgThzlb
ZUhflQ3t4Cm0tFv/Et/fQso9/1dVz8onujQsUmL+mh1dikG2vOJQ/cHaQjfmF+BNCbX3v6rmvosi
YkVbI771ksiKsIMU951AyPCIzyLCwFOPHuFHdv9CbgQilH3LNEKrN947AvmrsxgJEG07773D40jE
yf6ih9m9sYQB89USCIo2/zqMwbVCTtbOuy+RJLeWz5uQqoK+hYA5Oc+iv8WM2waIr9IOhgMndZ1l
zyCwl9txF8XZvWi9BT2bc0Bi9FSYg371Ftfy9GR2v8HS8kF3vJn0vGqY+LPYyP20pxgfP1Q8EOMI
8wMzYy8f1qnOff7RloAkCzTKQKD4mb7TPHBdNDsFK8TihNfc2cBhXegEHWNyJN9YBpQWjcMB9W5Q
EuAb0OY/ka9G5Y9rkE6ozaM0kPUucJIh+RT2wk9f2CgbNipq9DtgQVEq77Fh4rUEQI9Gdlgmmtfk
HDMbIHDngyyzSGkTcAF3p8W0sDuM0rsNE86vBEGS8EQzdHGQyC82OT7urYUHDqwd+Ev8OkgyV279
J014NOXWiuK0LcMG0OtV6efZuLWaUqNjEa+SYmePkEQ6eB7pUI2Xe8KziuJhCg2WCsmUNYP/0lPX
/iKQ/3WGJvyIUTsg58ugK8QHtSVpkrURdzMTbkV/hCXPCYutIaVHkZBNuHyfSoJkbRRhFtjJRlma
4+zXvKiZUeoss3MJnh4e5YTTsLk2AYJfqXcrM494bT3JqpWMPzQVQ7ulq/I0FCIXK016BVldAYkW
SQdtejW+tbk4oOzQBinGxaYRhiS3dtMN8nXzvtaPgM6PJnJoqVfNWXunRgMKdk462z38Yu5+ILHk
z1am79SeMsLzg7g6s1cFIsxgh/XMB40Dsgfu/MK/gLI3QVeKxwiwXpF0KiE7no1eXl4HLRv3i++N
10kZZMNFt6dIgC3tC79WJ2qwdu50ykLgKCxzvlPUfKULUz1Y3urXWdS+S6IaJDmItKNrETTWwf9v
60GX+SB3t3fIp4MJQIR7pM8ZUFv3W5XTkBmXj0oGmdJBevACC2VbPCsMMsLkzr7ipp4qBVugpqVj
pWtFUWx7aYBakyMQAlxFy7bSansyrKlclJ5oFd47ZOlqisircHF8UGmPSkqWWJNSJ7aMlCWFqNM8
m9Kf3A+yjpccL4QG1YO0SLvg4G6HsCEdOhY5DlheWBYMXL0gkt2SaZc6gizB0VdoxONrhAq3UOHv
+rXNZFOepsMNV/hkJ4Nblx0G9eiA+VLOgmIzHDZVlmTNHwGCVEE2+J4DrFJjymU2drTJ6hRAKh93
Pn+PbSxVaU0lgNU3Zwuz07LV3MN2mVoBwd7KHP99EYk+pwohALYeE0XZaXXIPkD2qc0Xqy0P/U8/
UVmlBP5yrVSrDM56XeYKRBVGCAx46JHlTzn/63Mlsh4v8YQtu0dRA16RdxXpbWg0D0KnTxole/ms
4l5tkCUGjk9gWQUEgLAGG3870930jdbknt81Gma1Gr2tridOY4K+0iIxR5d4MvvdmtZK0pvpp0KY
IgZFSsaZSXix7YyDElvb1M4x7qkT3lt9HBLBO5qdJGzU0iya33SHuYwloD90EhEhLg5i8Ok3fEFw
HnN992GlDT0hgMJYsGEk/xRMG+tr1UC1OIwToC4AVedWyThWaY2Bo8B48jXkS3smwPZRJUCjHp2d
9VjHCN3vnvZGZSh8spNihcyhzkvj1XhnIVGHmI80LKY4Js336eJluX7PFxJcLzp7HyUny3jDn+2U
5T9PVx3VoraNC7uft0i8Ign3fZYG+vr9uzhHeMZhVbfKFFGf7es9jWMfaLqW25pCVVGdpdSBF0uV
k3jvk5Agio+jdLhjThELM3WY0lq6R4iCX+DPTf/qkZNq5wbRkKi2DoOw0Zbt7vOqwrBwnBexx7Eo
qa9ceedGmYd6gPOiLx2Iv8YO9+8ZI6ev/zmukxFT6ypMqxWpoLVFMm5qj+KuSeO0flMsaARNPV8R
VNYsuifr7mgshkfaRAKk+M1k/J2hQHWMpCNVOidl4wYZa39atrgOHbd4I6CHU4LVRy7nX7uhrb+f
nrAEAEfCOwx7/Gc7Vbp+DugDRyY3yaaHM32HmZudyyNFh/QjFMXuYVZ0eNa0dr3fo/at45czwuZs
vcvIRe9gdeyephBjbGpirCBaOukSehaQhUmVLqKPFH/yXm/K6YQfIxM8Up6ZZU4W+ZY8MY5sDXqd
yldhBFGk/2NEOz3tgE1Dg98AUbtsizkEYAeP5H5mhcfpOKYaEUTtkZV0IZr29OKwTw12SWssGTdV
l3T58vojDzn57QpYoPbmC0Jf46ORba9Cd1aecpnuzlBLksgZG86AxRT40ljRN4TPKsKAhtFQ0yK6
UAhxFF1ZYsSlxd3fbzVEL7a2Aga1MT7VtGKNATOsTlHzrUjUKjtkIitjcElX9YG0b57ySj2tCXyH
fLjn4ct3um35JmVV942TxQrXbre7Rh9pph6nrnau5PisUfG2VeMis6DpYHhEvFQb88LhTdJKiRh+
VLxRlcMaM6naTXsghOHe8sF6o27M6cqsYZbKmeDy9ZSZkq3pCSw/gEPOFSAPrg6oplb9bWe1UvoH
NutZoa6C7ACE2GgX0xpTHfNtA2YGHNf41oEkw3lsRl/wpP8/4pa5GJoKiEctEtfRIWesCX2oJS2Y
Xr4ZZWzVHLb2cPANzbjYGxt3fbKgQQ2sWKsl7xMm4jg1LaQcgP1c4GkviQuJ/DlYaZeM3+D4B7+G
6FpqcOjWhukBu+wetwZGWR2To28ox1EjGi6DmAzp6/p5Jsh0pl7bl8TvxH6NpMZEeg9PeXn7JcT8
ZHRZPaLbxRnhWcascV1Oz4t7B674FhP/uXgMQkQtMhI4aJr9nHM3LjP+rN8gutApTLh2VkL+o2kc
POFMSATAoYbwnCgcqlSDqFM6+RLJ5hMbvPFNu6gnXrAL04szFkrM/UY+hkFhASbl33lEABNe39JY
1jmBHNePSQZ5/Bd287HGkbn7bVVL1RCZwO/PQsC/4YU2NOTiZ7bqbVRidSw+q2pBrnLHTcr6bZpl
BMioGtXsEf9optfELn+xPIz55eTdtAqDUsiZs5k/n2WxnUr+zwLRbRIKs/OWwQz1RCpAIn7nZaYn
8mXNPA9vAcIxAaIV4gbIa1z+AcJ2cQZIPpZc0dKaK2OeXwOU51SACcZ/C8ExfomF0yyDXbFYOkCW
l93qT1CMIIuhWqcekWj3rZ9L3AUBbRb761vI8XiWpLXo8UYhJqygMb50mIkN/w1Do+4qzgncrEPm
cmJ57PaQUnpr9u2FNf4jKv9pH2ugBpFR6UUHoAqn0f71fqG2mni151qO/4X+z6a6O/JGHP/Bg0PI
4EOeTyomNvFmbThUPTZJ0Ouk4wfqd4gMBrj59MVeUi+FzTA6y0uTbzZjBKbZpYIs/PhQlK2S3Er6
azNT8KGgVCYl4oqoTL9kuDonHVXx63SXBGA369DtWqVQHrUfi/TIFDFi4I80ML6g6bYrv5t6au7e
K/a6eB5jFv6QDOogVAqGcibgEDR4RuYjAQDKamj6kgA1YvGMTrR0eKymeqsgR9LGuetm2dqVrE2e
suiAm5Yx0JcXjXbOeW4/fb6sXAcrOxT2Fthw0Lkt6AeLfm5i06/xzm3RkWOSLmbRqjf/nWpjtrwG
ip/f6NSg7uHIg6x6PsNvt6+0huER0E6sQKmoSlUmIhaHiOWT8CLOaVd25ynnhBdjCFQmfDeQgikH
1nBJyDhrErRqH9nAHURIZISi30hotNvElPjqKzRRKSeSik01SpP7DET7A0e+OLTozQPqFAz4wB/6
MT33dj58gEJdFqwUwmu4553FPGKztS/ANvTip6XTj0gtrxLPkBM3u5b0J12AYt7j7G35Wc/uLoPK
9ZmWZv9V0DyGpcrsN3PH+6b83LYLXq5HNlVFWypmVdBACZy/ztOSnW+2jTjK+1E9hk5wCm7cN+MB
bLwwcPb6AELZCi2ARcQDPYjNVz5sPxMy/SpznjgM0EPJnylvljlgAexdlcg8gaLKHmaK3JZ2DeZI
vl/m/kyr1A5dbHponh9SofoGmzQnfiWzVZoHeEmowfvmt5V3xmcAuisJxmXk5BPBmmE6zfn+7+kY
sNwXdCHzXr49ixi3zIOG/+DA/xZGtFaBICmjiF3PHJqgqrt+8EoPaiDNolUKIP+t8wjTs3DrpLA5
KvrwNNR38QlW2x2OVYB+hsLlKFedeAOrJffjEIMyhXJr9bZgqDO7VHggKzw8g6cvJMOaQNmhfhdC
UhG03Sx66graZgCOmQM6Fx1KiboMCf1ufWh6LUwdbqNyUUNPPS5lIsB/TXsfGW4WigRDacWmsOi7
z2YsAA5eMLjwpDrUNW4A7FPm+HMSjm3qe+ecT14pIxzPFMXZthThdQGzFw8355pOBIm92KzUNu0w
8fUSaUtyaFZO1u441vUpXCXTHJNgAfXYRcFMrMF+de2AvLYLNasbIUtxXWue/K5/AUIPmv4eeIKx
lfte9AQ9NnrU3nPs8SjmSOdrvzIuVwd0BWN+IUu4rICxccvKUskwMdiTILqpFqRIbu3ydlWhWxdN
4mw8ypf/r8bBXSID46T+ZmtkD1X6q+u+BcT0Jw6pyrDOMMNQLXaC4VuZE2noCiin1toX7umHzdG+
AVFaCoVymqT8hTIC4v/D2m5TrkLK3OxW39y9DwMHu1uXuTfwEYvNNQIauPn0z1uWXUMMLb53KyrS
FnYn/Bzu5RI1f7SF7KIOX6E4egR/tq49q+XY+rGUA5I/INg+0DDmqhkKnwqGCpgQCLomKPTZjIHr
RoFmY5/PRj4hpH7Q0bVx6LtS+nURhP5hCuCezOi7RP7ZWmYccARFaJ0zIm8+709NHpnARgqZBF1J
oLlo7rDjZ8MmnfQMWs5xGwJlcQuHK7yXGk6se6aYjT9JfshYr+DKXV8zzVM+y9ParqnbeHNIi8d+
EtPfGMtBkMB2KnCtOArJBOJyvisL/yTeqaz0yuPOvjC9eEk4BxGVWrWthILu4DXk/dQnaNw0TSRK
/RJfVi1duGMyl+4qhEiDxT7Nnn7mULtDFkNiEaRfW29S2b1ZO7TCi6qN6RJhcRGIpW0tiu+OK5fq
OlyotLQN5dR45fjv+78AzgtsYrL3hUT+/h3wRMaYP3BJESPcGb+ClrLsLfxGbzZx7mBsRaNDHdGi
YdAJoJPCfbaWiOqV5M3Sl8l7FBJiEVB8AyPW97jrDH+MOq+BaTbYe85EI2wuEhDP7Vfc3Ol5icDa
NTrkxHduDucthh130QCJFEg0PQ/VtDICZvwK+A89yhaLe/6cUPr4gkaTGsoQ3083JvIXi4wmCOAe
p4kcDFlrZs2xpEEq5cg7BVdBlH/n7uWNhjk/fKbxi75n08kF4j8I+3GeyVZLqvr394Q7jJDW3G+u
EtdZffvh+2OpTq3WoyYf1vwYEHLshd3C2L3teeSZ1YHQxXGGUvfScNCwQ02JQu+aS7wyMNaBY25f
0uefz4Z3CMwZusTeCCijsTimR1oEbzZmJO/dlk+c2jD0J7dz3B9KpXQd9/IFTWIcNR6ttiw0mioq
2Xwuaii88h8CxcFbsz9p4UoagEK8i0HSTVVL92EajPor/SIQ19nIaURvJH4vUDWeB9AYafSnSmhi
9Gzik8yW/EiqlTOOZBE8edn1weO/a5/gpQzht4YoVPHGMofpkYgtxjZnEONwlt3wjadymBHEHelG
xmcra+FHzNC7wQ9rWqCETcdCSBGwXaaEnkgmx6QIiL4uvg919PcpIioVXHiei5xn844JxZZiVMm9
SqH3iYXSbolp09HSwYBUu4vyxjX630Pmhk6S22cnO2ng9IDdWdnY43m1Y/JW0QGovrjnEXPFfh9q
PLBCGhr4nx3gvSIeu+UiAUjqmgz8zxL72R9hmgW8L6qYHgS/eqBjW9IlyltJUDbNfb+YsDwMDT6P
jc+0hGln8cPqtZ9sQQ5PBwvMhvPB3A7x5MtaFNFbzvqf2eO2WkVINR/cZM1JsaNyrlWcevIw/kNh
Q+C8nFe59zLNA5OC39XNsgLzXUQldL+LJQoG6xMOG6MjjbdRUjc2QqaYZwH6XqKwGxGzrwbmrJY7
7sJyeQX6kw3/h4dTPREnAoEyoSQhXY8WvbXpIyh/wOask1aHYyscbcZyBev4b6m3DaVMKsBphEUK
XGzZ7q4S8r79l9nXN9PuWDwov6oQilkaH9em9ONuE5cViGG9/W++3vGafmGs53+dHvPELxxCWvSj
m0XgpDnDdZmvp9Wb1MYIDFYr0Ic1GV/OxNnFzSGOlCI4zE01nCglyaajUJnxLP2pZGFFX1LRawIu
Pq7tq6X+yH1lfcd+fp5Xr/0mq9HU687OsDezjAFjU3roXrksWQNM74scn5ilEDxMGO5Swy4ilegw
HjAYi0Hd5LWsXAwd45HlpaSXOInlArH/U1PIt331tQBKJfNzYnHJTBF5kGbmgrVhW00X06ou3kFq
sLuP/jYEephOM+iytsC1cLFQvJ/6vx9lctNP3U9BazmHIulxFvxe2K2XAMcLVPYlm6L+53tb8znj
9cDfL/DCSRhgrvnIVaJHEOkDC5mnxoRgn68vckYoSZHtdFKg/vxOfx6OXapaJaPOxtp/fG4TMyKn
wHIU5snxCF/A8b+/DnBGt7csmwnJL7vcCRZdvLqeJxlcbPbTXNJimBQHwwz80PRSHwsiOn8AO5mr
v1HuYMM8HqHRq9Yyrgqq+KdsJ5ED9soD/1L5/2yNXE3G3mK7xVJnQrNRGMwEMSerUJQ9UblRYBaK
oZNcIzqFUwZz8N4m+ej5KACzfvJ6FFX3B44LJwCDPPYhnKFPYmAQDVuThXDZzTdRHbY/htZewtmu
cuq/a6nxis3XS0BHJOPxSjWvu4HcXPKdlaKgEnNJxdfeWABPFBzeCfK1mOsjfyz26QqlN1MdXfIX
4Wlk3btQHvI4uWqvSGxwsgtCZuuuPgHIokhlCrMIeG0xylPueAskNXsgcuA8DwzwUiUNzOuSyuJg
vrEjP6nY9UuB2jCyZ0uczKBaWMxHEbOcl1LB6vfxWiRoG9Sef+FatXig6qaBkASguSkmxwGe3eWw
nsgXbWE1T6hdoFe8X807lxccF83ED1PFsi58ceFkngBJ7dhTxWHXzcZRUfxr7sM/anTqDxqhK6fv
Q8W/J1dCnB5iUHhec5ScmyKhPhdFZJFnjWIitzRkGTAcg3AMTMa8cHbvxumZab0VXP5uw0uaKVfd
nDa2mkbMp116/yl+u7ZKsjj/WVOyK9l8FdhlvzYnk0sdXsOQP2oHjG118FTqIRMDhEOirINybVlv
aBWsnt5qB2K3TxC+yN0ztvefNsHBc5R2GucHOo6g1XtuPQ5e9MzyOgGwlJGOs0Ezn8RSJAWMtG5Q
07i4UD37QMk/Q6VdQSYZRMRxCPGGr6fRZuKPWNDPiOK0ZcrqAv536ccQAChWp2XyASA3gdRCZ7xx
LolqVQhrnU7ilorb/P2h1ZUXxFwweQaDAMdPwwaPvL7MTjyYrpAyzK/GU81JfaRUsgnuLkOmn8kG
xzQ8Y+4kOcWS9LQCHiM83yewhDlgnE2Ei33KReyWtJrx8FyPJ6jLIVwpGvDhTrtz+jN6oa+x4p5/
CpGtJzleWyEWIrQcMDQulNU2abnoPhhcZ+awZdTAMVY8A2D/IxYUsFqFNZ758fUnUboOBhbhdNMz
yUxQg9Fzkg5ihbzMRVfyN4B45dKWsPS4XMbT4fzQtWFSoJW3ter01gdNJnDOrQTOuYlh79sZD3uP
Aa/Yy2X2S04zO3ufhWQuLvpImYfBLZhcsNZH/91x8mpufu7sB6cWMilccV2fvLWfTsk8CLQpUSuQ
ucyzXU+epvKIirRtBN9vhHmu9JudZlvHxDIK5+01kYFIH9cP1c7k8WaH5yTi22AXAm3sOofhv58O
zyTyyAWNN5Xtc/Q4cRQk62EoMpP9GqnTzpcSZMSQyzSBsenmPWuLzmbOh3Tjv4DRRiJjRTnLqP+v
tRKxYefK1Ra3r2+1FTm2+RQmn7migQxWoid9Z4LiJsJVi60P2rqXysj6wLWfAI7WD3pL/uPSHfxO
EKdJXnBz207mNjoxiMyIiHbQQAxdySTzyubyndsP+H9qUn2YQFZu1UbkGeSeh9SILSdr1dKD5G0y
nc9HFGPILkx7+y8tmJG/CeSkScwGg29ss+tJYfG+vv0K3ST0UUbxGdc2cUIXzGAVctyZJPdPaAqo
/3dSCE2sTlKng1lWCC6WrIk0jEeXhT51VIhuhufRw3b9n4uWiqrdQb7EYachtGCb5g+tFZLt2Vyp
+dQvQShdj9Q3BTRHNL7Q1ezQgU/RnHq2gC8HmvpGDMQybRu91b58PtN2qUYcbqeWyGVWW+U+UrQT
3ICb2PULvK9TCU2Aeqb7D94GoxSit1dHqcWuP78aRfJdpeil8a4fjDrxwuCNEOyPYnIFndHMVTr7
XeJye/HoecSH0oTRWK9BfSdWfXQVtmvY6mjt6S902EpaCPoKlPM/GAa7q+5u1VGE2wiUaNtaBnAX
wtUWa/d6ABlSqor4Hm/ueqpg6Tuxc63pSTjGWvAMaJmhhlxNnbBGfIRNt4ITA41BiwyLqHDyMjBJ
VvLfIZgIb6stSQUcmHgx9wxuIuEkRgOilzEvnhPJEKHXt3muD5pYMFqPi4lXN/yMv8lL3xEzbALR
45wi4Hj2g1zW20EPdTMUseGZobhQduF+yqC4ePaC9dyd0oFaSkv6X3CS7DsWnus2kPbVonwI/X2w
4q6dCE6/Z44j5DM8Y+7q7VhumVUza0v05YSlEvGqqlnHroCOtA4HS/c3EOfN937bfxK2xijXmtit
tcsUvkbQmaCrcFe7W0CxWjcOZmoPKVszDytgC1+DpT8OjVQYeyCvSdYfS4Up3sG1mOt9q0vXFoaD
ngLL/cNAKLTzBCh3AxZzHctIGrNrinCjLrY47uaz8CbjHQyPBPobkBrIO10pNPK8ue5/nsvNOetW
FB3yMn6cnu0AuXFPSmqow8kV93+ajwSgjQgwuO9Cj29ImqWb1tjM2GBpTjD1Q9Dsr2S0silE6G2o
5dWyi6iO4lzm739qpRKTgq9PGQeJoizFEBNHWu9uNajzaJDVcg/geYIEO/o00IBK8zL2vHbbmAmc
IiCTjHSS7ebX6jc/x9o2MoaOthedqVqlcoazlXuD+NUf91rV2Xa1NapeCHse/wU/NsC4Ask7hLAj
xnH7Z7uY9fqNmeVPkDP+61/GTFmJWYz0PQJ+AECsMj6lBuNTVzpyG0wqGXXkxGvHk8/d1W4H2kGS
h6++L6eVWIm4dbTtf6S6tvUwIJi0h+ngFxZGhi3p/5SwqtXE7qV7acSqCbgovay6heeqaqEo8V1m
+DUh3LDrCTogslh8AUfyZ8omrnQ0hGIdgDp0z0Hjn7Kl2EqlFS1oZa6pFnpXloTnr3MkBNzfoG2E
RQgK+7bGIFieHgp8J0hKAiFJt0y3rTPn6wZzRarSici2DTg8+8At4NHz7pm6U6bh+/x9IduHgctd
e64v640cwRkUTWJxDMYN8n7gwA302TcRT65tJZ4/My07LHocFdarmyt9epggDnSiCbO3FRN/UCXZ
tDX7A6wFuPzXx8vj67Oh/d3zIgW5KvrMjFUP26GAuqxwOll9XYMVmA72PO/NVvewHpTfw/0wrQns
eSsz+s+67O5faBPvie+KUvdTFxkYy4r7srP2AsIMLfRn2abO9AQ4bg8iTTBXaTWEt0NpfYaCiikS
vRjZykSMi93o0K5O1Pyai2xRGESOIqcj6LI6T8MVob8CSg9WlVR5aH0sFW/rxe4PSmHc6bmabYiy
5g1bcZBKjpen7//2ptfwMua8w7D+nQquJs0SsBtH5fv1pY0eUsVEG7ry6M5nd6R+uMIeVIsJWObg
gX70YD/GhIKMV2JIGA/NZHU77fTmmWSYLMxZhAIr/nUpzrzetnOjjXIBiy9YIKZM4NcW3GcRcERA
+8HXtRDYrmjv9K5uZw7g5Gh7BRTLkEuQdmfcEqjYbESCWIJ1Amd5njDNOML9JKDDVLzG1pTJsEdT
sEIVneP4+eEBeJcXm7Gua7qT48ZOkqT6SzsZIiioLhj6TbBnGjZMrt/fN+q/EuaDvCwY6FA5r7nr
mfF+l5eOXGnTh8zzNyiqJ7yaxNvRkcVuWvcxx3W0616RKjBrp3O2QlgmGrmx7v7m2oW4MXg3Jhbn
76WiLg9exJG8y0oqkEBQZptbggZrLcMo4vKxMP0MsUXxJpF6M2mbrUhMuQG+PGi6Py5wyWv/hXTz
UWadBoXzpEBAInUbWQj1qPe8aRtn/CUXXf5Lpaxrv98VAefah7n4DAPDrHR8ZNEYFOHP0Z4K5J0I
blAV3WDwRcHGaKKrH11pIp8D2KBNt3mUnovWM0246EjGwG5y2EpamLBHlfL2mruDFVPkO1Hiwm5H
wXElDOYGOkYkjXIUwaQ1r0fw5y1PiZ1AqPrtabynsVhVYknQSKfhmRGZChT8CFxW5UQPX17/crQx
q0lQDFIOwLpJXYAW4VTeB2v8LAlf7wqWJXs5RVjdD8Eu3c4oZJZzlAFSqlbwXpoacnAbf2PvU5hN
phJKHIH6eormztpt2A844maxpqjhZgZgovojf+YiQZPVkRL9Z7Q6a8vrxXlwlFXrcysVYVDAYn10
cHJ0Ct03MQmatm0nYFdQw/dt1qB5z/uLfecCHaQWpRBIXh21EdG88X7W86xPAelRtxm2V5/zMCOY
PHwTi6c5LWv80PKUcTdTd5Y8VmaRtjiHizNvF5mW6pbu/BBKAQzbgkdbeLOxWSVK+kpy0eGZYugR
pvscfr1McefKAUrBr1zwWrczcnYX0rhmRu1VQp/NhyY7j4IGm7wLUSjEgz1vbN0Na2AGL1WEjWt4
4OYd8cv0m23x79TUvgLw4ugo2n6bUrE+ceLsZrYYflVvsxFazEENdQ0XonmKzydmVN5xBZSV8woK
jayzIR6B3O2nb/hR15dOvh3BeS/f4j25gk50zQRx1JqGuzJbONd7jJqlzjbMdEix6QzVIksMjUqy
qx6olJhygukFM2AlF7Bzz1xy2shUryJu3FptfLtDiwx2vEo2IHq5ZJklnIRS4OC1HEXJVs+3A0Qp
jwxBIT/jdI6uWf9akhJZ78wXT4GCzgos5uQkhB1uRdO8AYBSboElKK4ZWyMu0yjcXmWU8ub0UK9+
OfhAM6fxvv6yESWniS8sTFvK6XLwH+TmVkNQvnjIrp/0VLXogb6g85Z7l2smUkvN7oOF6oX6cMSL
P66IUWfn8lHGEGjZ8jf991LROEYkgujfui6PoQw9moJzAqdaw10HttN/c2L4ZBOnqx8B+EHfdjId
x7QINzkB7whpRj9i2NIAsoyro3KvnvVNIU4xWAtnfFGkMjW9d386v2gUSu/ijKF2Px/DvU0RM9FK
ROu2xCenCricZKIL3AM/4WD9CBVaFJkXllnw9vvJbDKjKJyYHNElNCFSx5nOO109XhMb2KSjMCbd
szz2FiVEzLxWBntmJfkLCqc0bVcSFYEQ02di0m1cy37EVIQWeQthpk8y1qHdlKF+FjtGHj5AuSFw
0VOjfXotmKfpsbFcCI3DOHp+W4i+nXvIB+uLqce0bow2PLOAiyGaaqD7POfp/PE6H2Kty6Ls5kvB
ge5MbKntcVQj2igfgoSFwuyT1iRyQi5pl/c25kBVIIlZg1hLiWqSzqbU9s/H5j7T/a6JLq3kkczx
6WG2chKPp1uf6iAaSwzGf1l9BIq6lDnHsa3rrO+ZzrBcJDeYhTCivfclFClU8MtBYHT3rhlDEHv6
Sm0NAgb8iKFD6VFb+fWI6gmnvHXhAvUqaDsMVYncO4VM29ewfsBtl73tIuYuysGZeElnf+ChrzUk
gtaU47nVar9fJYMS5Gi0TQGYi/IUCo/ffEZ6v8c3Jw/ywmGaYxC7rtZzKoIJ7jW3GI4dR/qiMNLE
EBpp9I2+e+T3ItTVEjUzHSYfcT8BAl7Wo3G241nXx81QRWLnxxF/yoye//NhD5nEf+cX5DgdI57+
8hg5nAuW+7ApFkpOzbqjwyfIoH6GJ5W0VNEyYFtdIpoqSdFuJp7b3Nt0Epp3Sh19Ps4aKxh7LZF5
6T/o6Koc71GM9SAULSGvp6S40vgWEVvx48BeH138tXEVa/jSseH9IubNG4JgUI6eC+Ze9nTjYHNP
5uGX/A+A7Qcc+DkOk0e9cE8vXKQPdXL8uRZakAKwYph9EyHr65I5cWaIzeKousjWW07CU7UA1WJp
bZPfgJVMLrRT9nvR18BncfNqMx53Jy38vhBRlAsi4/DQJHg608mFIH8Zjr73nmxP2qc6Rk/GcL/3
zokhMbKbCTM4osLwkPthV4ObHMErWZXxFiQxgh7N9O5n74H3HxhL/oWWcGfsWn3Ces4UAdgunNqq
QXOyPpVBxNJQE2lQXo8RtuZUl6o1bEiWHe06s8vrQ0o7G8a1fWtbeX+80RyQuWub1gATU4AI7kuR
ZuAkv5gMs7aLfoy8MWF2TnMLI/PabSjez8iyrtrG2vCakVm1riwV7UoAm68R65ZIYu9ewseUfiBK
k/GhPDM/0GXy3wvbKxG1birgW2eFOyOMkcjL8cgOhpvC9E/VksQh+QL2QAAwpAfJG3mGGW2XRxVA
J2D5u/fN9tb/LmoVCY1RDAZ+vwli78dZwFTc8rJkX6En41tCfIrJ7EcG2vV1f14XceOZ5KGVzWA+
9aQXIWQgx4lft6mS0gR1zI9/sV+/cl27BUfhTVEkmhIeH7PtHATaRsNJZEjeqR/qsZh206SWopsX
vgkxFlQkmgjoqaDuSQHSipmzs38zO2qKBXGph9lGHD2Kd5yCd0DKY0aMwGJcFQx/FqYrk2rLuR2O
3f2aHBE69+UitWknslDr12NvHk1IrqQ629N07lCF23AlA5wgEXcSm9xWBQhd0IH732xySVkc/bZp
K848fpJqey9l7ZW2KsvgwRYLV25sJ4+jKbK/l/CVs3CTpbUnrGVTfSPUz/UzeGGaQ3yIx5kpI131
P3Ng/ZpnfrkL0KLt6KYR0V5xtXRcFHkPSZ7qWnRT6JIs7SE0FEE+BAiEyuj/gN8c+kjAOcy/eHR1
13am51xqIBCINv+3bcDK+BbTVOl5Pw/8k/jOkRF3rfd+Jyt7dzMOCM0OgqAAxzrCRNLxLKyy+SSy
e8FuYgw45uYIAQ1JpnBeZTiHNiYQcY9hmBEZtY9t9RKYksIHgEFKte6zefDqGY56oK1tFYp4dzP5
BusbZxrgAYjSSFEqVI4crFXeiUroy1QaihgWhzO+Wk7gKGZpF8CsjYBEY0bhNuigSsKwuSt0e7yP
WTmq8edNka12E+rnaa50tbMDaq92WkVlzk5RzSR7PmO6Jsrrh+1VjpWPKh4DBem6H4ACphAryWVq
7KX9luUai99arBdSAlQILgwiHb1aeqI/OCfxuu9IWf6O7Oprxc1PwJVOuE4gWnYyA8K8ZkKh2gWV
PK8FkZd0cSvCwNCawgXkc3SEh88e54LYQz6ekAWjnzYq0Nj14cmf3e1ctBcE3GS5C6sA1YH4/H3Q
FIjoPaZ7EpzbluEejFSq942CSBFEmQOnVOwjnpNw44PVzUqSDYRcpbvulvms5c448lSWEE0uYPjj
4nkCVFt52M6u/IMUVHsC0E4qmV1t8QKa0HD1JsW1smirj6JG/nqDleulm+CG09bj2AN1xhwf2buU
yshNpzZIOUcFpmNQRHDO7ShYgs/lO0/fLBU7aTNjyWx/TpHUMAoret2x5v3bD7Ny+ZBKxIzeWI+T
ryCSET3BtrcnGoc7azPDpPuLIdHwJ+iuMIBzCLLS70TxCIh7rX8becKTeOGk7MxOZYNpuYMnyH50
onydPBOm97TtEPf8j4yJw+kooPZY9K3sZ2NcCjPNoMkjeL1gYotCf1VylKH2u1AU+g40Zegt94ww
CJC8hZxzU50YK96DXPdlh7zXMsudP8R2Y9/ZzsnpYXcNJ/YfEMZuGN32Iez+Vdk5dZFVrV6VwDW1
y8YFKp5G8C+39NosHwzm91u0Rj5mK5SIASz4pPxslIEYGbX0IX5hXHrxsAWXPYy1VEr4ylSy1ljN
EsFIwCGthrPCYisEYTaF98W54OBWEKBBn9pg1iK6HL74s1xVC3pfNmXI8PWNOjBtD6GnnyHmrzqU
Unto9tYhJETiTmaEsDWD63Wx/ovol7xVAgDu0hFRIFNHB8crWiWZAOerwRxoscEvp8bjaPVVpYZZ
f4IcgFMVzyyjR/4yNfogbk6qTNbRz+q4ALiWpa5rNYcpC687BGQNdCs8OfYXXCOrdr8W+GYZqIhg
03J0EpMRZMw1xfOTimfR/Hfmoq12o+KY5nWSUMbZpELR1tRub4dcWHoNmGr8soPKWRbNrGxz42q7
UDU4U/1cq3xH2Q6EpyYApKpt2K6AwB0BwcGag4o5yQCILlxUXri6LgFC5T2Tps+UKaE/Sy3FVmpU
G031183wReHdNfInFtWNtRPrJ89x22orya6RsT1YPpnfrrXXFjJpTUhJXpB1MaQJVta+5dFlvD+M
W7Ec/uRSx8lq/SnpJ0NUvAEB8j75gFbC510oKjYSQhzs97nLYz6Cxyu9SK5bC133VD7dGyv971UD
4ZmmEnAF1Rpm0HsJPyPNKeUaVqUBhyPuQjTV44kPhC9yU7L95SWeM14kr3wBIr0KKbzq66o7gCsc
WXEKHpugpRcDz8NxqyIC7v97DY4Rv/V0+RfWePDvjBwI3pBKqNYh5dSaYJhJ3JNIrhL28dlpniZF
4u4ffTF/UjyJbdom26XtGHahocNl7i1mjlgSR8LYReAwPS0okDv7l1PsM471I+0JBx9GE5rptJXr
nO3YN5wjrAYBQ0ocfPTqqtTeTJdFYy6oiwBtWQeFZ1n0lM2I0NCPo5Q5TJmbKbNGQ5GfKmi1gdsE
fk8AJh/fyYbK4Ztvtc0kCCxDGNN1To/XnBq9YkEV+JtU6iqHfJCMd9a/SsCcmeYFenoWCTq2+1WN
hZW/ayZ/7isaPHFyzZn+e2oHPOQ9RY/BdUJ1LO1bVqiXjrmIHJMAGfE/YTLxVugfKmVJg2eZp2WD
W0PYCpVAiaHIOA7g8gG7EH3ou1aaYJ3t9dhPVW/0yNLN9bsJsr5MpmwzhV01e/WIlMUsN0+W63j4
agHd51UR38felAnFKPQeCjIFSFAu7anpilNUR/bgnJFrg6aMFDo0T9dw+5dBL05lrxFCWZQCb6/h
TS+Vc+gIAPe7FgUfFwiG0XRymVIBFGY9TsVW8zzgYQgQGnsHHg4FP1kCQNrEuSAWek2ec8NYN1FB
uOxZ+7LXNvu+WyU2cOZDSuQa3KzztkLJryWbLenahPnSUzmj6SQoSrsoecB/EW7yH0ObVJyT4G+K
FLpGHzYJ7y2N3BfyPu3MvshSttGezmN9FExk114d10L9RRxfxEq3ZmELkMCxd6w8DeIoWt5fkGPk
x3yxq8SUM9DQvlvwFoABtmCTe15BcJ+t8vMfil0aMGqSsmW3SvKXHxh/H/EVtCHahBuK94Fu5+fu
7aMPIt7nUai8swyhI7Ozin5wp7PWuh6tlqAlF7opkQfqzMe6l+TeMwcOEIoLnHtZNYrjXMgR40pc
xPB1YnMcYiZL8sqSnnZN4J2NGONJyOC8d3oheW1Ev1IJqI9YHAsvamG996lgRrM6Pfst10QyoZev
y1xkz4yCYMlm/RvfbrQyBlY1jcsdGD7dcLr0xbLVxCcL9dG5V2+u+KkFRnTSz8xLvbhGfIw2ViRS
COBsU6n7aNZGiO5jDZATeZCD5eRhdNUkhdbcRdtwLAHjvbmFQVWXSt8EvKMl3xOzfmarxs461Bz4
ole1x/eRD5b/yxKvd1uExD5CxEiaHGTj5ea/bOG5UDviwFkiIvpW0CnBkQFeGosot9ApSmbAd2/b
5hlrq50HynVf1S5kSH2cG5KfsACwkbextisN6pBqB6NLApAWKhhBV2WZeFf4+7pXKWYaQxWei0gQ
tWggr0XOTaxCriXHho9oZ4f2ppkFAnxsbJYJ+AkG5WLhLe65UcQ07fHud+qOgEXNmgUaXr3JfQVM
gSzi7hQdH7R6a26DMmZFG8zQYI30CK1Z77aIf4UGLKEGRV9sPH1KtBm5c1n4Y63JMgJssbF22y7N
lvNBPs70axDg6aUh/A72svCTqiLca+J6+2ASBF4VYi90UIfiOY458TlG68Ov43SBcnLxDm6tvPKr
M1rv5R5Ig9w+lNrgtNMBwJru/euLWu2papwGkH1JqR3GS5Bh6obG81RJ4dwgNb8RKIdwU0yj3TAi
kr9f9zPy1dZL8TMLdrJv0K1Vua+C9oNf4579Wkb11p1jH0CvYXYA/bl4GXXn9D8wC01Sbqu+9lso
fQGvhofabN9GefBXF84hAaP8UOsPSdCC7V+a5bgZkK+Va59FPRHRDZt9uqjwMnYKAISVQIDgKgQq
7jSr362bXGCJIailNBm1Gn0qsRaIWd3fU8DuehTcn9O8gux2NxlWHQFvu0hLItyXZaRE73YYySHk
pSKGelf0sjphUw45h6NwDxV3xE9lSlxQvFkefAD6lU7R0Szu89QQCXGodC3xL4spaEV9yfAnllKE
alVWxH9QXF+V6VCT/P2rNn6xf+LKutQnc4bUWNe/K6ORm1QBnHmwsfKXBc/Sr5qUlV2lzUI2JDoE
p21KhVWi47m897XbQNz0LrGg5qxJH2pJTsOLs0YQUwOATzTXH279U86DCqCZ6YqN6tVhQRjgd1zG
BOik1/0xNSY4q6TrMDPmaf0prHSJW9WJUSkoK2KJj00BWiCSIycCSWUkt8TNmR4jVGqtmJfFvp/b
mIncPS94MVhqUQ2tLiuOQX4RmcwGNcabM9PPlXCHn3irIhyWpE/oQgBq9Hr1qtRO/uINNunYaF66
JD9sAybgW6uWc1QZDw1Z0ru8OD5SEYhVAcVNYMGzXzoCRJKq84BZdWbe1f1cBAWn+y7XgXq5493q
TJ7Y/TCox5EKzdMlh7/E5EOWsiDK7YQO1gLq17dGjbkZcd10Py4g0aLypQEERwEgLDWWTpKGlATE
ZgvHN+hg6SLVq03i+U4mE1OPE/lbxMAxvPT5LsWEuziBvjgo5P8GBVk/OgBqD5tZ8JgpHUhruBAm
Qdv/MpWMZfwbhrxmoADNQY5pjyYMn/eGlzYP4D1oHUHOhmN+I215jFAVJ5A+Or7XIXo2EPeSyzUi
RKjQCEwRyPW1pGXSlvqnl8ouhXjKP/qHluRLcWNu5191jsgffQjUdlcGC221FsWmd6H5GLPDLxBa
tA+bvnSZqwnjeWm1jIoSbMFVcDW1dq/tebTm6O0XpiFMmJFURDvDWi8Rkqdz2qNwPRu+NrqiIFvS
R3cnw+XWn6DmRj4Ifr2L6kC64vlyDYYegJ47qNwQ2qZlgIb1rz+Qy2mEul65BOxLeEjlVl4wgD3j
2TA45EjwXOgxvAhVcVDMoCydj/rD/Qxf4uDjJKkuGnREHx+dBfD4K0+K49NfncEAsvRFkLj0jnAA
ygkCZil2BDZvIUmavqy0qgHUffsTIqhfjwyu7r4DU7INGzdCiUl7Orvc/oFJ6bjkq/zLqWm6BQGG
gKfCyBeQ15DyZoo+z60H0ki9BR562Kng5loFAoBbZhSBQb8lexHVQ+SBjlHmQxofTVvBn+Hx3t09
2Lgn+r31SCj2QokVqkEl6xGMarlRGOXUqeOUnJ+YyamIg8qzBnXS9J03ChgwC6nfOwZCArjUwuqx
ZZ2vHxUsNlEpjeA1UmrW5tlSjdCobUMd87i0EVEXDxtfORlhyWWTU8l5q9tFz/0Xdrk6Lf2SwEgf
z1IfrbG7yrnaqkTi2wZYiU6CnVejgH9GbC++Lzj7srGiNAFFPu7wUbRgzqfGCpmM2y52SBSCGyNK
pgIS+c23Sa/rrq4IEpqfhcWr/7ujkJX0hTwYtl80Li6NGbn0ZW602kFCt7ln+gj7mqwA+bB/T1E5
x4C+SwoYdjV3gf3WlaDwKfpkPgKW2gxV3IHtH2MZoRP1X0Bmmfa29ezNwkrdV64BQNbzWWorHfVn
4Y2AyAz0y+jc0NBfHweQ4bDWsXB7yqi4T6TEr0k8ePec7dfDUvY6Ui1RWcpDkPAijzy52q+nVY5z
lKfn8CQhRj+tA47CxkO8hF0gtiRxxeCb2jNAbtsKAHmitF9FjPJhhqo2UZsTgfSdnctrZbNqWbRs
6aiW+dTsFKUMBpLYiU7P0NTp3mFb9NeEal2TBQOqg0mv4hiTEmNke/wqRnEBGePR11YhLR82qGR8
maLYr0BxKlME8x2MASuxr4JpM+8Fi6rwgk9xK+eYF50lscQj69DhgHCR72Z1FT8eo/+4xN/Rbr4E
Q5FUPAIKjSmC9kAIQUQb+pl53wYMKcCMxTLmlNeMjq/I3tunVKilFCrHp07iRlIqWJMhhBt3xAsv
d972O4PAeJ5M1uoJzgfy0k7Y+92o4W1Gw3a+B8M6a2Mlh7xFN3RgL55l9+XvlN4I2VtfKJYpnISA
DPvsRSD9pKjylOtXYmUV1pcAwgeXbXJk0BDCpn7jzxpDWkjyRnbV+LzNAQ7KPrMoMfV9Vs7t8aVG
YGiGVDHxDwsSrRzG6qyG3IB1sxaEIZoldp3+EY0ygxbQn/glXcnIlElo2xtX0YgWBI+IsnCLopPL
7ZPMpBvljNpIcBFpjQD/7dgc+ztgboxkDQ0M/w19F8TdwiIG37V/9+XBXyTXzBroFUGA/xhWNwLJ
EG+9/7+vihZ1CyfXmaJ0k0uBrh6FbEyU7ZvpdNMU28ylBD3AJ8dOhA64HJx/+MsifgTNeGo3UQbf
A9jYpv5QjZhr4r8byg4L6N9k/1l2dyF1DQJCdxEatBhYeBTYHS9K45WlxLkknBikjOqB0tNnxQeu
Vh7Wjyi2P876X1TJRSEK5/zXPylO+2bnqwVxxIclA65kHdGAQbKQy45FVsZYgDRpgm4/qw8rfc09
6lHk0nZxvLkO219Qh9Dyvfcpp0wvAanOMC9FoR6ZCZcCpPoP7ELFhRglMIvYt6qCGGXU4KphT3oo
6QVI/pajTIJjM0QQPhZaq5ses+wSzhMgF/oQ/DTDrgOmnioRqR12UGOUwYztuoh3Dc5Q0wsyBMCj
o/UtuT0zKMS04bI2Jk+WvwilmzBcMfclIqg4VDkZLzOWDvAr0+gfEXT0/Rd5ehjpbirWw49sm0cD
7GwZByEAz6B8f1TVmXtWi0ssIHizBfoWUOpAk3BB/387xrk6lrUDzPID2DxjshF6WTt8gjxm7I51
hFSdeEiLS2utbeogs+LjYTibV4+7bmkpoGV02fVkyBDG3LAuBxe9vKlO4oCMKjkukltUww9tURzE
+vK6bzxzfFho8uWOboqrNwYAqiA5+ckig4g+FKGow9Kwri9jafhLkAg5KfzqH4H3fzpEVTICdrC2
fnHcEmZggNo1X1gxXb54Q0+9z1pMWv0kT/HEtupx+hUQOZP114BOG/27fkJhY5V8FfPkPb4tHGtl
RLnuK3SoPZux1ChQ5ckK4F8X0fbwEzpBTgsXfo4sllY5VlosnfFhaajbWb9bJY8/niFEmWHxHTfN
AMz4AEt8HHq8Dr1QxvGby5Te/W4902l7oQqlwv0rgYLubweTc/h3SM6ezKzfjM+1JcKk6wlizVwU
4TwNN42duIkc55VgIBv13d+iXBeOQC34pr9lLnFQe2AxQFg2mENREHkM9vqjFYfSMzGmnY6XTBPh
HIAv6Iz27+AB0SBA01h9gDqcvFIK7Fjsd6SmSAL1bRS/J0hokw3WMMfHQitUqlCTzs2cypqbS/az
aD52LeptqNo8pVbBuCUBk/nm7oUpBPUfbbIno+rCeZAVQnjg45ND17anOehosYBo8JVUGVksz5j+
z2LsMSM95dSbZUHW3b9oLuRKaZHHog+TdoFHm+8Fw3vY3g7DqpSK/+fDPn9iCHWdIBMZnr6MI+lL
V7l9T3QnEC99sp8nu7dQKoEWF558NBu8Y0TuB7DORffCDAvTmue2KqP81Ll/VAYEQCkS8pwiQeBh
gNK20kMN/p5X64WWK1+mMfqr5ieqOMkkvJUU5LcUlJxKILl8FYVyNqLGuhNzBu7W0jIg3K8wioJ4
v8GGTgtQglLVrPiFg7TUvi+DOFVzn0P+zt/917ka5tRWTAmJxIwmRNqFe1EpJZZT3Ik++3hMh/+8
g1fsuggn6GbROt71CGoLcSLUCLEDddTzZ9ZRxSIvhnggHWwLJxCWU4movHRiBBn+IFLbYVfo/oQO
YTGWRPis3HIAhzTmY5ZMC10kagIBFhlLn16v9z0y6ntmyaGZEa8AAf+0VVFUMRElsSCqDCSxkPYb
85QSg8sbPwky27Hn2++CLW5ZHp2z5Ovs4YFrp7JjZdIShO+jOuNhwN0Jjb6EYlLsGMkUA1rj+fwa
LpUTLBSORer1maWO6igJPw6OA/gYsZRBB89REjNpVNGEAEjTdCsrYPRy6r00NbIQHzw8jvEd1hGh
XR6mLyBmy/pPhbW9jU56NYB5Rm9T/M5MWb8i598PkRjqlthoZkJjSo4XZ83tZSh51uiO0JOS+n6R
QyHp8hpfzc656Je5w6Pyp+m7mmZu3pnaLS+Sjjz1ppblFJrI4vdcCQnJdn9rdJncHDeRwducUhO7
+XSOfHhaT8OyaFrRSw4X7aQgbMREk4El7RwSaJpY7gsohGZShIC3AF4B4KUdqWJitU0PRkiiayVd
TFLLjlfQddi1ByQ+HwE8yGjXf8wHt9SPmjfG3uVdhMVuIGFhtOd+GTHILzjdUgikWN/Med6B3NZj
tZzZmcpOpgmkiQNjFCMhOLNZczq3COMPM7bYoG0j/XEdmw/Bwwp/08Tg6NXu0iV4dqqoYRum0N/+
yyan/Sfdf4dBp3UH/JMZNQa7vpR0VKsRgE8WAyBnYIk95BQAgsLThcpP2xSpY0GUgLPmP10GGJ3h
m+GxQJcq3T5OIG7vpP0quOJqCh7d4DOpJ3yPhKJ1cy6LnrEdosrjT1NMqKdeGM40fks+vvGVxhsY
py7mQnXYYYtCRqdiNjiBVBH15YHdMd1UMv2oTRlaFytV7859rqttBW0NxPL16ClHxNSPSFSPb0rT
RVkFxTaC7amv8uhy35oVoLQfvTN53bEgkmrpM5FCEnn6eaoFn9sX3PlEeygmk9APCUBYaOveiQ/m
GScx+2YLUqyJ8vknXYL/r1Ik+j0kKd/KyjsIMXwnlSOg1QJikp634H6izt/eWpQHx2PiQqmS2PC4
GrSnJTQ84I1VlgtF4vLxnJ+otgpmrNoXx579X8MX4eVA+izMI53Q20Z37rBKITuZZLrkMsA4gGGn
yOCapY19QrM9lO2e3y8osh98x60yU2+gh2QXPtBmBpugXP/cu0dP+v4uv+mB8dqFRBeRyWVmWBe7
Zj0Cq6SJlCEWmJ60vR3kSadpPDUWX2T3CW0i2PQY0igUd9JhjCpd2HBFLbQF2PaVCK1BN94DPI4G
5k4ynBsBKva4jV+K+yWocziipjmDVftiKvuAVlEOrXiaazETdZF6cEZcT1RyQ3TQZgAXu0zQq5KS
knWgwXKxo7iVdpN3qdJVSN9qNfNdyNbbMmr42p10ppWywK10SyYj1U7pjF1GLVPr5ORF5cxJqhwH
xvQV8hR33bdrfJWGMx2emo+XJUCy/wxJ7gsCOFa2n5YiDMC5nwfcVDIpMFwdEZdMfC/SSRi94/B4
de3qOq4nSNWmSw/P836VWMUcBPp0AfoH7qFmqEKSlLX4mtNCcf/w0aRcRMlt9WsCLT3MatpkKuwW
/AX1TSG5rc1DmnwmA66XkTwr9Vc1wLsNT3ZF5q5N4jAKm60b/0aEU8DDbRj1JDHZfKZAT4T98v8y
/7Bf8VoqkTsMJGGbsyMQdmlrScvLQJN+5GynA1JDly1w45jBMZHFGT/ZlhxCPDfwn+5Hu/JDzXRy
zhj7Z8edppMSPd3ZHkpoIUvHR6YzzFStfbACUT7tus1849aVTJKdq063eTopRwP5/M1fwa5CJsZQ
u1N7al5nzG2UaxwE6AA2Q2BuAKGZWEScopXRZ3HrraXyE+eSJSQezEu1ReYBurLpEkIE+QHeo//P
fP2hyODaUT5cXHpfhj9jneGuZSi7HhqvtqaXGqsxg+31wPQHDpQotbZRwRLeet7xaxlCQmLxEdPF
DSbDqelXapKbgOt1XXItyZYkSKjnJJF9pfeLc0QyCmeWhOx6PS0SvHKR3Y/g8A2GvXUOgdV84J+u
w6Zke/rzR81ibkrrSMgTjSti+arl3y1rUeN9dRhztU9nfMIes4V3WkttG16kjwvqv1b7K7YLY+uY
BG07m1P7semW+Ncr4mGHpCtwIq99ncWwVpkpydPOdJokwCzzI7c2UdJQMviZd7UFnUN1HscD38A/
Aj1JnW+X9Ceht6BxItensygCJPtFbiK3l2DI/TrwK27khq1lBajB1XyA25haBGNd75NhN9XPQpIa
b3AFggLgpKAMHlchzImuLZxg4nfjVbKSKcKwkV9emcZ84Z70UsoNFiMeYdTZwsCFsHqUwukPsof6
i0mAvd8Kzgd1YD8Ol+ybNlfVyu6as53NVyhutCfod/GJcF8zdvRYJnlTlqEvhktSNF4W7/PFfYs8
9AHZw91yEEk7b5lCMBWaLcjvF+XtzsqZZTxcaq9V1twFRDL5uVRDK7DG4kROgwpUANTZUY+5nNmI
0iy/z5gQfXiRMxtRzvUqM6vdVjseblYUZz+FbAiq5vzW+zgkFkM2NKfHJvU1uJRYfQlfZBM5IXQB
RCSwT4OqBaANK+Tva33AlM9e0D0t4Jl6rJqbepkNBYl7dO/cK5Rf4yz0jrY3+wCk59518eZ+PsPJ
sqanddxIgJXJlxBH7rP9wzrtU1zYYWPFNR47OqCnB/dHlFut/hkJAwE2qZKgOGl35Zz5Ntt3b/wL
srgknxHIqZhgA7bI4xW4d5GRk2E122pj23seCCkfam03pv21LjXy7UGoPzC1bvfHGXFv/Cxk37Ni
3hee6m2AtlGBNSOS781w+QiuCl/VlOwO3chiB62CXXHuVs6MpAMWCpwKT35IzxK21wpWUNcNOIKr
yNWGyY2XaT8t88ehsxXV7O1f/V9j8e2YbRnPMuDcjvUVeTBh3Km5gRU5FSpnHNpE83/yUtiYGvkD
rrzhsFQRkKAdYebMp9VDn3DNugF/86M0OotNPDHbyppekLcm1nhYqbcT2ntxJw6rcpaJiLj7ywlX
Zhe0+cBuhizRXp47ZeHRSrkhmTuvQ1EvaOT9LZoUz4Fp4JnRaixvdoNtBMkf4ZYuXBpVs2j/YUot
EpDYCFdvcpIXFbTefzu3WpgylJjyYBpiVyQsN8u96a54F6umH/ItdfUmEl3cuujfRkrXj/pk8Edo
VktptnCpgMBJesMLdITe5L+jqUNvgdn+dbmvNHjapxwYeAaLXzqn/IZ6IXN95vlMo43RePTLGd6s
2jGa+1HRqwIt/Bgsh5Lsq4IepoTFoXS7cxe0RkLxIqratLGMS/CDYnmqdUqUgSth4QHZBjXKp/1D
p+EHXIy9Zw0z8cWTaWTPUP2Iqvtq+/4uikN2RJIvKlReAjXvqfFxVMy3JXshxf4zf9nv97H9y4/a
zdQlW8+FE/xF9BSRJH3+I1JkrQzPkDNgRiqzMZ/Hgqv+AJCYloIaIpaVNekwzBCDzaVyyUchQrfz
rJ1hDpKi2tRVgon0bfJuniG/kp6QmkU3OrhNZEs4g8spenBrzTgVzX6Ty7BqYrqVAxG8WhS7/Sjd
LaRS1zjoj6EMhz0M5bIkGV9jaOItkjZiPWuuWlFOQGcYzyfBaRfnDObrnvhifoWyX38bO0iHVZ8s
cMHvy4qUx3XznKfSP/vtvA4jry0Ap6pWIJJ+gCR+06gIQPhycJlgnDqSHtzb7QZKUSTkh3qgfAwG
+0e4bZag4MWrbC/v02lEN2OPchf3MKDPNLfpGpwKzwGC3JtmySIhhFyWUWBXm+CNa2WGpXqmp2Z6
l4/hPRx7LOB9XeN7D2b8Xpl0L362Ds6WqPUa6kujwCMeiAlmsir7YFHWMbJi9gqVwBi2IELp7NjI
xwvU0MXONGH7WplN8DEjQTYUJKOCfwBQ8no/B3T3D9XD/ISocNEkRgoPBavGkVB8+JTFGH+WZ3Z1
0B8pEDg3CdQrxtWNo/1UCp6dQRBp89/SRvAGhNJfldBUTzn4/ypiUVCXzv7mC3YGpBvSJz3lbWcr
uZ5ICuGiFXJABbyEI0njQ/7HfeuTvSRgHS/gGYDbrqG3pFJqkEugXXKm9YaAF68jvKNSVhRH1Muv
xUzJTq1mQZQoplJ0rEq2sIMREJCTR/EV8rPliqa7VRevxcsGiPco12FTEfh3n/fBRplSnv5fIv6W
CkQUvkt54s2wu+Lo21jB2FsEdLV1qRDcVwdGyy6m8XXMY56gNdTjlTJ7S6gEZqj2Gn7Xm661kr/4
PsyWRePS4ZIjdPX80tHI2UovPv3yfJBElCZfOaazecnGSczRMTiGYA94O/9VVDSriJ0eLKt9E7ls
dfoj/YzIdwRJ2fjMVu+Whf/C086lLlB+YgL1X3tH14LbJX5nHGaD1SL1IrU2P1/AekLcKhd9+A8N
gVkB//Zbqv5cPu/AkEf6Fzj6WRAg8mO/fDDDDJacMH667PlEcPAC/sqxPWeXBqgYwi1UOI4w4jRr
Tyi0clnm59fKrI5rDyC6sfAwcqW//5twMVTk1mNF+OCQRiQcu/TlJFxk8pWPEttl4i0xYPGb5iz9
+tJoZiePq1Kv626+grn32QC8AdQ4NmpWkUxHfBbGHgAIjObXc9802ePmfhb2CVO75hKfckd75zNd
cfEZ9d9uLNQIU1AENE1IVUFb5C5wznP/XXe9ufsFKcVDckzn+XMzj8X1HKfJrNBun+tF7wiMCMt6
IFRz6wdSk1FtqpCHqCitv/fgRAIH2Vjb9aKgYqdIRsCYpZgx0171xTT8+dnOEH7EJQSxX7l/PGDI
WfRW0BXtZyjpR0GsHbPX2vjDpU0LdVctDbhM+AtBluYnShS3uKOg1d6Xux+3lPXeO8+NGbE8vcQH
MyhKaLTGhKr4T9jI0o6N/hWEPnFgxlSYxbnCKXagYZ/S9V2n+tC+Pe1cl2aNK5MVv5Y8ZQFoOowB
zb2B3x4vX27owDDIFMtb8my3CDn9PiG1EA9qPiht/WQVgFIgpR1XiPl7YJbCDUmrxvuf5X4aJ6TA
vprR/t6cMmq4Ndee9Yghq7JcVEDVqSYuDKxnZqGq4lwZT2VrckWRBXnxCAmsBKI5uPUq6uKmVO65
6q7JsKjhHla2ftfu3/CrLcK0YHkxhCFB3Q3stUXwFQ9MdDJU3vO61qD1k5rIgB73Ux60zeq8O1dk
dkRbrvNF0xW9HS64mFCMT27TyB2JSIjckVWRK2q8q2iVJZ/J6kgBnh7nQwpWOnSzJGcEfeB5ka/4
Q5XYchbCin7oVIXc+nbJN6Q/izus5NnrlKYwnSB99uwti45hUjMZsvQSoVwzPwBfCQ2+h6zOmAWb
qdWJTrUgi5OnTmePqrojfWs5UAP8WVPxc3Yn+lDcKCCeMzb4mrS+P0yBX8S5QIfIJPdXxumTqcPe
v1j5HzBBmu+dhP4+DPWvwf22HHMDXGCO1YoHZ2TBcOxHXsReJoz1avK15iYNJnAK8f0zWJDL6XU3
PJDH6Q9YFYDFx8snYVYlZMuyaK0yRnsuWyVfVDhxoFryv5mnRpXUM909m3NCwVknh3ZKc4TaVGjH
CWyTdWwW32mAeefhiSa8472cy0JOmbQK3kR4Hpn802GN7Q+AyxAd5rCc8xIbIu+Um/QvSar0x8/G
aqtBWfZQBUvjYQNeB6JIQAKBPeoAD99o180ksSUFsI2+muSo35qDdBufIyO2RQ3MulPz0c0J5sXH
Z1GccS+iByNaKDywnUUut8VUsBrfp3Ot1Xh+dsc5Og2fH9RHuIfXlUrVxnod9EhpyYhdytbwXYSJ
ibab8SppbkJCBlLv4qz1VPUz2V4+JvTx0F7VRkVOM0ifrxxmHSqFStz7/baxgdYltjgIr+DzRrvw
6EvfWkp1xOiCVH5hNTTKQ/Y/vLdnYvfePZPz1+7hpnS6gu4kVBK8mVbDRMYirUvDpuTpWGB8g9Gn
ewuN747HGGyTCoo39SH5KFhInMjrNvDFxYFa3Etc4nd/frq385NOpCTgvHXt9ohkY6nLCmuULhBj
48mmLYu2HRMi9Pnp9Q0V2PWu5JtD3/lYeOwwz8wD2ek0fUn3mkW6KGlajXaauTkQc1pjnP1uw74+
WLRal9amDzPdXghd6uwfEMQ6Y2nLJFjakiNJlaqk2/zJ8bvbDdp1THzJWLOwVhN46/w534t40pmq
CROV9ddVZBVEbnwywKIMJbn//HZYoWZ8YJochfxnohDE0SgfXDswJP4kyCZYfhdI5wfAzgS2kEiu
c4jW11yQQk1fhfwK+3SIXxqwvDDXPhyusj88nEsrlUjY/wrIxB7xLEegybWctt9j2rfy05XF+y2G
cwfIucNKYln/osx4Ohp02LwpAs2JckPBF8wzCe9XwCjBCijbGLNeOOcHbArBFwUngDCMEQggy6S3
TjMmAMDRGehU6oo9g4ZsAKX1Loyx2sOaQe/0qeAEATq1nux55IFxBy4Qtg5UnLxiMTKVowEUQrJK
rpwk+hXdbhoalnA/k1NfdGZIvIO+cnnUKutmylAUQflHJ+YPZ543Qjpf1Iwaaq8CJ4lED5PXqLz/
PF61CC85kOiRzvlqADoVPoLcjjenlPmZNPk2NCRpNZppCx9FZ4oLWCFe+l6G+2Rib/mOyJrCevBS
ELdwr9VWGMyCNHDJevW8aepnY45rMnzCL+5vG43u7XPLxatavKljXzN1IiWzbwxBNTWpiCpeVjur
fnO2CkyliYYUgj/SyiUZmx5p+HhRE8F7lTWzWodx549C5cmKBdTq54cxPZWnpopZNvOPqUG+m76i
kM6ueKWoZ7TyP97GQriZU0BSVatLktyWlDle8Po0jYer2XKE0QgikJjxPdi4McDrEpdCWpc5jIYK
33kM4piLBgcWbYpY0Qchw6jfJOnzaiM3P2aEuEULq8LILIjmQDtzCqADWWS/0JbfyDP+bPtXrf4R
w05hfinK9W/ZtVmHl/fwt5ogP/w0dkzvtuuI6iZjyc0FiUwZtQFXctLf3oJ0WPm2ks4TZp6Lwgzj
VGyuk12xSZf/6GVCFV+erpCKJEe8Ip1hbDFa0WiHxQrw/5oVPej2MNdJgFH9PKN44Fr0MnDMLuRp
zc9U1QmuwUpCG22FNQuKnEsHyeuc4orBmj8Yf6ozcfKPeYb80DXuw8cPl/SMNZElQYHqKe4E8LP5
7Zsgl1sUU1q8wrmnIYwmywEIAz6nCKgF9U8NoBvC04HN0Q4+WWQqkxRKYmBrLLSwlA10XZIt6Fqp
GnGPEhV9R2G1caT9+d4yg8fgJ983vmBeiWrVjS+prwueYkS09U1hgsTdSijjFYoCr9GYJQemMcHw
mj7FFc+e8gwIhQsy9us93tDaVbUzOOUbpnUAFZJJ8jGzwRz9+XfxVYvQhs+lq9Yo1JjsUyAeDu9z
tZFOENxh+n4oO9Ea5UcIkWiDMPY3n+xhNa3RZtcblgCCGcQAZBzaCITiBT8QbTjVMA/YmWgdaTIx
WIVC2PFQmmcWD6ktMSbGM/s7RQmt0QzyXRuzEau/ivWeDhG0SiM5U1+/r3bTzroC3B4HWxxzkOQZ
uhlFoIuipg4HrxeiLZ9/BvXqtUwHknUnlAIvCsYncTaUPEn6A9lnvCJv5IEedK60sD3DXPEd25Vy
nNNNDdn+hANe74o95lrlI+mU6OIr86wEi0Vq45Q3BxExIavHNqmeDvdb7NYgP9LFw998bNqsXVER
C10Uogt0RBrAiLM18LRNwBnvA3cwIABJcWDJ7+R2F8pzCSvdwviv6lb877HVwpmWriDtda56MP6c
Z7KmgHIpXfaN1+Fq+N3K0AIeYu/zsIkTx3eMnRPNJJZH7itUJSQvvsunxNtCZ4uI/Xoxc4RaUjwp
79Vr+bZN9aZ2kl9NC/8zZYz+hYd5ZvyBg5tenlf6DBCvnvNUHy6y6o37DmVpK53hokfubV8szB4e
8FFGfHTBZzrVQoky9WQb4UJdc0QG7ULcgfRrxdrCRCX704m9xmKkxcO/eB/KJcKbOep5lJ4Ks25e
DR4hVFV/Byeh/7kaZMjwcaOqGutuo9QyIje4cbHBAeIWy1qr7eJ9Wz2wucaAUdznbA+0V2v6bXE0
lTnm/c365xx6xUQjpVyC6wA+EjJIdtGcBtW7u5b5/naIY01LmeuQAZXx1yNPLhcBxVWyHlFKC7YL
9FoT31dlPjfmBMFVo4S+GON4pe2qpwp0oJq0O48e62/2EQLGcUVIQuQgVWU/ZLFACymDyQDK7ISS
VdIr4bjiXlCIpFUwpK0wWcjcbJ1Cd3f+FMBhyw8bmKXq9X+4NlvwCxTr3UGNCCJ8PPKXDVwviG/h
ft9pgHaBiqlAYoqRN/9gz6bpudI6JDUtAeB75tayZ3S+6uJ7fs7iT2vt7LviMFR4eCU+4Ikwo74T
MdJFoQ3kjLAxbKQACzXMNlzfR4on8rFPd1MK/Qi1roripBLOW9P6FcDJXSqcsQDUkDYH5oPtF+OD
gXnWLHghdAxzpITqo01+gt8Rp5MXMZUELWdxPIBSiMA1VA1kTkMG1CtRerCr0VjrnkPt1gxMvA7R
3gmUl+8so0pCMXkuIeWTcK+wzrQ45P0aQ/YrL/AgFFzl7V9lr/K6U0FDZ2pRzERDrhluwr8C6b0p
indYh0RJSoWqSfcsDs8w2hJzKklajV1cdDDbHXb30aHT0fe0OtNAyKnpAzapzCvQXEvd5XMeA4WK
uNtcuzRlPiLf6UzZrF/l+6kvKWRRdqdqFdoXIIAVUYntK4hMRpgyCyQFFLiSSMBfGGmXhUoXmKHS
xp0FFXwMptXITRwmSJVvUs9AmYtpX+vlhU1/NvhFuILHgSq8VXxRLfPk5ziF9K0CYogjBrJr8zoF
2geerXZPJIT/0HCkm7M4mxtzfL4+c7noVyWerJGOXVx3Wsz/WVRCSHRhNbYv9ejCeP5clpG1KuyX
Z4Ud+3XCMUFdKy/ZYnTJSlULy7IZkFvCr63nUYMr/yo+QW0CjwCjPVxfLxdEL/2lO5zgN5WthpHI
E6zo4g16aa6UHepXRAgghLIhAqRleBFiQsy8vQ//p3pzaO/wRe/YpARQ/G29gLUzYQKlRFmAJE9O
c/s8EM9rB8TMXDhkSWUNKm0G5GahNv5v3/3MNPVZ50Tyg6E+MExu64Ra4NBDz599WSLeMRWkU8P5
Sc8EVFUxGw0dF+5ieoSoL5Hsi0kIJur8lV/z1Oy3lyZMaTwNK8Cd1YS9VZNrlXouGWbn0LDw3Q14
AlJ7iXwOT2WEQsIZJIJfNblo66JXBunlDMY0GmkQAOIrmuc2hAR17VrenhIraW1DA8YkTZNYgc/f
r0FJXDmLa0xFHzmFKFVrcmyxe/BXyftYHmoCriU32KcsgryiQ1oKcrbiFMvkCtToSrCFfjOJAq3x
Tulepeiya7i4gTBvEEYzcvK7WhWEmu9Q+CyRzz2pMZvKXuWuuN/7g9gzcBcBFJekBJYZALVnyGJt
BIMz1hxRo88ev9jP36lqf2XhfUIiPbymGYhlImHASNC3GL1rLt7n58eSE3N9N+8FSfFQV/U6sM8s
w28tzeH5S03bI+LJ4LQsBi4WihwfCuITiS1K8CZjqT2QIFmZJDOzOwRsZbNO4PgPPnhm3wSECrT1
DOSeXJXxOyq3hHF0lLM83X2irgQgqiA7Tu7FrKe68/KIFtRK6aet2EwGv++d7btGyzYKjKNCGlDW
Isf67I68WzktTjKyGzyA8XK/JZ0ZzPtZtX9MthIRGPVHjXS6qiL3PAwK5U3oJJztuOI1oCGmZqWn
nKAjCUVC3Bq21CBANTjcJ/lSm58qv9RFlJmrvp4HpDWvmrvQKITkeeM9CpLq6XIT4fs2bFBjsMLW
ADJ6tc2LDEwHoMFw7fT8SxdF2k1DEnc0d/fQLFCBPE1zDkam9y2C1Egm0JClQ6ERqy8Ro0BOsLiG
glQD71JrfDcPcr3rRp/DvUi6DS3RyrB5ngyGuylu4fSQwrkkgd/nHLeqJfYlgjpG1H1pPMu7WJHh
h1Ogn4VxJ8fgnZo0dPTjff+IfiVPtzJzj0iVeo+mtE/9fs8FO20vzcxzCK+y/QlQJnoXWw2URcp9
USaMBv/rP54ZiJ2yg0RUs5HmE7uVbBzL/3jLdgZLxfvIy7ZiRIKYPL3ABO0Mor+iLFPsEiGZ5GvW
ieEpCSMrxYMWAohpsRw97Q4iK5m8weqiKTKhbRvHV+0G2sTkQnfYDhVvBeBEzmKWT5bPgdMbS1Rf
WsLRrjzn8evMiZxJ4MYcaKwTIoZAW1QA5axmN1efv7E5JunT/LOKw6SYtwER5VF1w8FIKpNrJh0p
1KJg/dUMSBE1lhFJVLFoH+RW4Hwd9upjRvQZNwQQr8cq8WwgjxopF+48vLbaMSo8M1FJIc+nnfg5
9dz2m/f45aaYgxaXr+qoRn50jxWKN7MR3NzfjQGk3AX6VkTnhVxaTk9P70ATF4HZOlFOiCn0IBiv
DDMDRgRt34+BdA1myhw+hDTR/MSBV+EK84yCBXb8epFfeY0kmG8N3ckr1eUChBVJlEwWP+HZUBAI
msZW6g6nWTDjTe+xexWuzCgRIiR8KB1ABtbA1JdDxEZXk0sP6qbfMNtHDtMBi+K2yK9oxf2qLXr/
ganWoYzeKjCX1EW8Rdt+ey5OkQ58JhEYD/T+k3bC2eELpUHz0Fw8vbvPhtH0Cjx9HguFGHO/IKzz
m5KguOkCvKHhjhlSdMbTylnkDCVPwc2QslMkj8gfCZSzzTnDjj63NWQ6Sun4YdayxM8/ifPcl3JE
KNg/ThtTOuA8T0SD7bOE7yOelKxl/ttCT/zo1rhSExiimVh2gUNRjbditYTwByf4BE+8rOE4mS+Z
g9255PHC1EHy+t/hvT/V1adG1VoCRe0QshPHnwXdPYwNXoNfUkityjX5DCJykAy7L6JBgvgo2XY8
+2VajkKH1MVAaQeF6mMZntFC3rvyX4y5wYpctlKhNI2sqfoXKMmgccA3z5sq8PxhiJOqwwvmOIsb
sRG+Z5cshmKUoQG3t8cNAGBi+/vdvIV08lZtaJk/YpKNjc0Iq+oGnDwNvPjo/xApRkFIQn5ZSaf/
qBuDTjMKpbdbVL9PATgXSc6ly1hLYmGTyg7NEnDy6xEMSM1iCCuYB+sKIqLj3r5gXqCEHByXgv2W
HKfG3wqCIH9aCk+G95pDuSHKB8e+oKHv34TXn3N+kfzgnVXXGKd0IjU7RzyIibko8DHQt7evotS9
PDb/5hJ7nrUQgPO6YmD015AgLgxrY3WegpBlWBgYq/ly4zrOQjV3L/Ll6+j/s4ySJVhSZ0t0i6R3
jpStG2AEKKd8ujcjNVWkoMLXEd5sZxQl/36ZKCKuzkZzyZMYyJbM0zHyL9k8lpVnp/zymQXgVXYH
hAh+MhjSZ074/5Jf6mhGuyqQO06xw85DmsuCVQO1all1NFun8a25KV8GR8CdIEYuPyw0JTHoMfAA
gPOdKZk0SDVHjH+C0LwVI7cq0mfRNKeoq6+D5aq4JbttNFZCYxlIp2MtikTmyRazTTk8/95PUiUQ
4zEP1soT+sp8+7aGwknkd8b4seN8fTCy8+3mstlIaBmx0yqd44B9K4o/ptSdi1ht0XF8KXUW3G88
Elov3O9Zf1bkQjiq0p70p6+ceruDD1YkhrPom8kN9Y85PDZsK31JSOkKOfmNeAm7ZozfZtKpL06D
efYHNAKHPSSDT59E9TjKga7TD9MrgZoX+Fy+Apo+GR3NFwcYZJ/wUKo5oPlQvbCVtZ5GKaDcNxXo
xAF9f/DZxZAZcgKw9h4uYpVIL5Ck3N6i/2dTMjqLtZ4UMjlk0Wl5sbhIsOU2eFyQk44NzXmlHUMl
6MsdnON/JJyIO/BuxOjhqle+0xYjahPc4wtbB734kfjyY77Aq3qG7868cSfFMVnBJPg8Cf3b5FNZ
H7eX3CkWvFLjtIMr/Zd/TALKMtEOG7LKv+hFtk/WiFzUQC8F0bRWHvluVoRNUEZfY/A7WgIcCxov
MWkRM6Rc1x1m0FYvwww5GiJLchUhs8/wRSFVtgQUCbByjMFxnhVr2huwTsYEV5pDY2PPh5v3oy/c
9tg+Ou7ZRN6XZSR6I1Bgn79mGyv2I/fnMt4LK3+GCf7jt2QseQPF49OixQldimVwiI3ayUqqELvn
oUgr2Io8IC4lGaQPkmqoH9Zf3G2R++kf9EEuci5CEi0rkHFmAYpGoZh89NA+4OMx3EUHaG4lmdOo
0Onkcs+QDUKLw4ucnKgi5i3Y+zXaKQ/SaZQz7/sXMNBDYMojI0GQKi/cGeqqhhSHj5O0dMBqBlI5
TD9QFS3oJg7hxLVUumDVC7I4mjyLxAcUUuFWsELTb3+jpAha4o68rmWtfswnklALlYVLto/okhQw
lgwrCGrlEOwFoau3r/2QcIp7IAt1PTWDbPvLGD9NRscmMhKUH8klHSr/XAkI4GvExLAVQts3PCpc
vpDZqoBSvPQL1eer9Nz0yHrf/eN59MZEO5MLk3N2uu9uZO64Ox0i5LYMOQ9TgFC8Wd7x2eKHqdRL
nLydS4BQbFkGJaiCEGt5KHuT124e1CuH27ofATRKEez8L4qLPAfUSOStXJ4oaDrs/RXsIml4aFOx
bHY7qX4i9CKpNEN+9iLDp3AGm52CTfPRkJZnHMI8mBzKHgJUCRQDhNyKk1b5qVq9qF6EEcAhRRJG
qGOJWQ3H0Z+yhRPA4Z2r+TqbYMq7l0K6mjfq+l6ec3c+aW1t8ASfk88WuUT+sk+jEqf1besL4pmI
BNl5og2lpxx7YfCVkCLNa7ECHNKCPEiauL5EhLXkAZ4cCPd9zaZMg+MezQW65vrMIF/U7Cz7YzSb
aHxHs2SKZZ/5+0I5XANyRsxGiskHUY6dwGmv7rXB9YyedpO80YbDLBR/Q0L6SoT9F8VVoI9nVoNJ
qkC46Sn1Ps+kitt9oaHQ03fyeb5SCL6EJ9vSakltuktrYWVDRJqWY1OqAtUCAJNR1jz5k7Kj3NLY
M7FLsPnR6FXtH6DTyryKKPM+h7dQ1HeOw+woVud7MpsSB5IDcAbRpECoqGGB63qaIodRFcuH3TNf
Xp9DcoJq4xAsFmVGvHjrcpv6NvgtY/izHHoZDFJCfk+fNkH9uXP75xRiBNbstEXhtw2uqwO3MEmF
HLEitC7gDbqVVs823BgQZhapaDDpdKoPZYWce1deSjTRDUvs9uc2A0zY+spuwiQF2M16LSs2VpAQ
nYOC7NHl+AITLT0vRA1PKCbLqkbnUzgdt82FEUq1ovXTihtT+7Zl+u5hGanJ7zLbBMim78Jy/pr/
afzLL+bevJjpwJBuY00SffZTZfXLLkeak/doPJHgUryZC9F+D1ybdq7wq9rCVRlrhjYYttI/7rF+
kJ4lcYPfQhR0uiFnJnFQ9wvCPjcCwsz96aeIIAQ606bJ1npX3WgNwyzSnTtqNaKNdCtk2LAmO7aV
30ywtvAbHqZn//okUNZy/xzErPSjGFhi7kfAJIXRRMWha11XMJYtpguhkupXCpuwSVtAGzcl1VXh
mfZ6r4MiMZ0n4IZEGQlee08obrysZ7/vA9ks+nmfRDk6VGZ3bsrOAQLOv8cfqTUk5Exny6JSBCBx
yrYu5I/JtZxunJJJVUHizKT3t1c7kJt4xoA9weVWPNSX1/vXdFRD724WX8mRy4VrPtyCsbjHdVpJ
bS2l7huSseo+6luxd/70S3ZdEh+CLBfN1xVVIOA+r8sqwqQIs52JL2O4zu53RLCtjkVK4IZTXzWp
X76+utJaY7ZJvNTc8kQ4ppy0zyLGtxJAWevUpziqrGSb14f6y4r+0+aDHBi9zPWdLngK4C8hOcQk
vxaS4rzgG9xMwt65+h7zYxYp4koVlcfJL+IAUYoD/34AGUsKySLFyAGxxg8j7nIb0vyQlD+j+xth
N4rKkSkjH+ggpeykfzXwJpqPhOJ3CqF+2LNSMvcNIZZ0uka4bIqNMaxSGVVZSIH3ZhSOyqdHXwYO
ctKUbs3nuKArYPI2k0fN+jnjHjLRPFin5o8Yg45rlAaaOYCkcvBB9vVYUkKH2JPuufuLJjTJlHah
3aN/Q32t3ElBjGygPeqeD58pN8QCOyq/XnIQx5IXAkVUx9sHmD/YDLvSilOAI9XUZJzPHFIiplMg
RdSdsm7JEh5YilQM+TWo0+Dex4LMVsYazUWWyfyDoktdGbkiYderZEHaOUJmlA1iIq8ToF4Zfzh2
Unn2+ts7tJUDRLFyYyQGeDpHgyGkJOZvE+sfk3SKJGZWOkhN7yfgJWEt6CSMrauf9OUbnDihshnF
nGhbENb5/X8cGYRBvpiiyoebVKEEIXm3MquUFkjD/jYpVrvZNWaKvcQe3BmdXqbJ4tko1njE/5M1
nb2YDUpEsYOIXNaJmUtYdceo98kxckgRTs0Rnu4uMJ1Y8g7cOwWoCyDCl+FkEjli/jBi+3Wvi7kH
bnCnRwqfpMCM7sl9cjON1agBs7DS3idN0rEj3XZvXkCx1sXUzV4jaaSV1R3VOb8WCY7cpYq0ntUV
uPI7xpbNd/BUOqU0BXG4zXXsM1nK8jzT1Qk9Cb4oAfC9SwoSXKGrNiuCln/BdWRBMmk+3fN2XLV5
Q/aZsfYleaC/sDyXad++bb8sZRFl4S+r/s4V6u72/zf/W0m1ZXLnRelTuofdoIq1c9aJpyn9ZD1m
jA4HCeWvsoxm5CHdXcORpZrPVUAFrak40zEAtAD8mQdbLBSAn/oc0blIMSbn9GW5bmWrZc+F88Fv
BB1f6+2a7ORyI3tjbip4HnHN8IQxEDK34Q0coMfHY4BjQO6u3NKM/WmBFi3CHa2DH3nE8fybfqca
mH6p74wfqZh/RlaJCCuUhhcZUfqfOztLEq3vF7HfOLyJqm5XBdPXjUnG7bOLD5xZ+eR7uyg2WHHo
239Ojj3Cie7LYKdocblE5dnVbH66ZrifMmZDNsFcwyeaNXoARrAMNJk3qoVQ+98NSnKUHpU8wkNU
4pb0/urad2vUUKc3Miezrl8utJXs6QQKNbQ+HSBtdinNy7RO6omrXvje5Iz+oRIcNqqkqioOUp47
oSwuRfX5yraVaHrdgvoOwe2IYDWbYVbSV0wjiikq3fNl9ChA2sm9lUaDW0SqBGg7MuMfjBSX/gkk
/Vh0Pr8vPFGnBle+Rl31pCgL3Tyn17IEohf83zXQlpsytEvgAu08J+fdmQDKSWceuNW9/fIzvqxI
3ftaP74EjNhnTMXwVeiAduBEUtqxklaYTVYQlUJb5SSmXUOHO0EKAGqkrMDRNJei8SgbF4QQMBRd
6rjbQ1EonkjYqYBNMSa20iio4GwSALbkpN2XVnuXnwlIysxEgFsf35eM9V58Fu65l1HlEa0+znBf
1Tp2wBkVXL3b38hAzGrS5ruM+ezg15dk5yheLnnZ+FuisVNLD2bUw47qHoH0wrREHVnvEwmvccDz
oEiKhjombnv6++E878VNonvllZF6cjkwTkfa5ptKQQkjGALomYyALp52/w6Lz6O4RkcfixkIc5Sz
e/xIiB8GdqhYnOYpPJCWgYXC3T4wIYpUKMg74wCfSa4KwNq+hnpOQaQyyStZbreFr8xiAiktEnyP
AEhpwHXOa4cX/fapsggCDw8rqRWdDo6RANRWWqmCImESS6Su9NFOqeHaIAnxXwgdWeujjzMpn9NA
dwh8lFOQgMmmg2Yxh3hlMILAL9O1TAVFkIx7ZcAf3EiJDkqPcRtzFJo1r6YOYPaFkgvFSItT4KTa
PnIdX5OcYKOD58JqbnoRkTqz/j5J3mzEpBq5o9IwPi4NLfEzzz/Hn+Dh3i78Svu0xdDy58noQH0M
TaatxrjeZS5QqbJ3eWaYng4Wh8IWtODuEC7/nbJxsg1oasXRwKARzmIXLrLI+61KGRbv3d3UEN4G
2e7OPdRtntXkaQ2wL9+iV3/Uh4WjzNW/xG8oFwFx5SWoLnUfIlqMbYcvHAWZR8T0dwH67f/Ru1/1
nDBjxi4+FD897RrCmJJGdI93f2P9tf5CUWzZY4T1mPK4mbfOCENoLh1k5weao97MFJICuI2MDq1F
qK8oqaNya1YBAi1qikHHYBUF6TxVSqgKDcIkS9pyjn1/CWUyLrNS9BXrAjeSjEXTTdnjK+knPlXz
KmwqFmYUrmealDnf2ahgcuzyKNbpn66S95A5fhhVjGDOdZ9mfQQyiAClKkor6DB6lW0NS/Co2bgx
UMHWowD2fu3Ty9o2vsrFegZ+Lnp0a3NexdiuZXnL9xgwi+rFDTzzAnfajmRoiztiwAGo28kGRnkP
kYlImfI5NWp4idlmehR2L56cOgc7fZWHSw7FIBMA0hi7b0QJ5OxBeveDtfyi2a+vKo7Jsf4gfe1o
KFwpYORvTd0KF8UoDGXLrOMihrvMvBLYwY013wex2/HVygtl9D96tkskD1dLDZMOa6W77CQIidyI
ShUWPOhmzmfa4cpgmnnu6hNJbTPrc4AMOOHwvx518fGL2ERJEMWmz6aOQnf+ExJl9N/38xD0tLup
lDApAWLev4EQIAbEi2Sfze3S8kvxWxoIxBinD/8PYYCwlki3pvAyHuiLB/E7fdHGQXd2iYbW50Cb
tIVDDsQ9S4B35jByrzVjKndJs+HxuoYLc8gl73P6Q24+PWfWgnSoLl+6SaXh6f9WvU7GMvAopJzo
Px0D4PGDMV5hDuuu5wVxu6gO5ZyDJhCgj70dhyj/y65G4Iafey1T9gqMf3iQX6/qR03DMe5EBwiQ
GKhp9WBzsPRlYLpkA58fMdnZEbvy/gJYD/6U6LBuZ4Eh6OVbn5SSVcGOVV5zoDTtLBlh4+w/HoBu
3gL7WcyVSc0IVtxa4G9parOH0WGzjj8eN8iulSVR0CJXAmE8QCuqpVuxlrap0OvRj+xFK/blA5Su
kKAtWMG9asYYMNsBtdIPE2P0qpg28L1wa56wrmDFWIVZk1grpd+wOUCNB1S0OuqfKYDpvCfQHAmY
hV5bszvOdN98JneVMezR9ujTvjM53VBS18+BXmk3I9bNjV34JL9g2UWqZF0Oc3I7L1yN/Wwx7qZl
FdFP4O9O+MmN5NBgYatCEizBfuBJsZg2OgVyr5O4R038/TrQ5jAZE7kLsgWCtqaQzJiLcwh543i3
UlVZ1BJImY26LbiIz1HdR2uf6uBLr10VhdZhcGrCRRcMhjZChNEwX0zmoixe8u/RUjYtWBkRqT9Q
wl6Ex70+qZkEV3vdrwf6mAYXSUpKtbNgsMSMFDC18H5ouPceh/kgwCNha8RfWgZ0GR+5aXtXYlt/
GW59SJaMbNY3lDlALnEsF3HnRm1y8WahDhoylLCc85j5kNJo4ogGDm1ijlzcKFiAnLQ7THPLja8g
JtClQ3xcWsV1BVjfBjaweSoww7kGvuox1qs0O5xNPsjBDywt1ZSvBtld7c1MTDsgGyRz/1rr1hFv
/YL3RnqOa223PQrLEtkPopDd0t1dnbuk99AMxVwU1jkMSQLgiRN0s2tbXuGahT1QrJIFgI5nL4nh
N9YUStAnFEnEvFi1AMgomlsFIdyqUx8D5PMCEYa+wRtXrLwt401MIhjA4212S9KT2yWhppNjjewM
obP8pBQ+EToD13rhdmJ8kAHwcgIcXTlTqAZ/j0QXTySyPqmtJDqqsYXKugcrYOGb0SsqOdcU2Vci
d4BaXCzQ96NlcmO8ByDchCCrKU+qlTaFJJKJ/DkYW+g8RH5gzwtTx5W5tDwk60oah82Kvf4C7QIr
4yscrtQQMkfCIX0FYKBtig26HV2hbJRAXtX+CVay017Is2aFpU/uDeYMKYLtLr3IR98oZbP8pVHT
womrsfeU5KHhuO9R/mojWSTUwoVAn/7+oyh/Y/tuCV9X6fWj+/yQ1NEHgR9kYFsb73IfZonbuapP
9358dxhyvDd9gB19tqGu17hcUkVIJMIHgoXX95+5oVzt8sQNa1g105mDLiGyBcAhskxTbEgop4q3
l4V2sZzdut7ns42wGqOqysMTSyFKK2XhJysUmAGDs2Q5yI9xg1prOrCyZC90SciuSrf7kSe6r9TI
DapWPlu19Ld6m1z7N6bfjKDFI5PRVpbjIpV6c5TarHrUqVuKjnHdp5N+cenZ4aw2Af9TWU14JIJD
XyUHCIvY2kbGCdVtSZqAnlM7fSKxSpLewy2RKJooUhcpavX6D9+y6ZzrOXTnxjEdUSYiAJnWaAXL
GT//NnEJOTDDm+5dyrnRuy2MhVU0WRz8RTqfTdOXPtkLGELyyhk/jjpFuCcyy7ULcWFUzYL97K52
+5nQip5GQEVP11ESZHUOc+w4HgDxq1X2LTEhEIkjw3GctViV7vjs20gq6T4HV3q+Om79GXVaVLLM
EhJtWQwKiQSFGqrbBSqCmmrZoY7EOwOQRhoLnzRC0wwrbIitXeiYPsRx7Sy+kNDEPEEOC538btBd
OIQmMqdViu7CHqhmwp8uB5WBWgC0mx+ozBEp1FOUkmf1f9ovcAEghpTOY1VpwPkrgm4AxeiOrB8/
CRlyuyAciRmRDQeBI/AllZzf81YnpA9v846CKDcP8G6z/sZTq35/QY9N1MI4rL1xV0ilje8WXhGm
KWrsPPRQD6SLM3zQmM2bSEwPBL1SZLi7/3yqZKGUeNR8SEYkITB9vHfHnzjb70een1203t7Xm96K
qKY6jbFQF0JCba9j7JkDNovE9NzpX5nR58x5FweTlEcxDnHCA/X7J2GgcfY84bAQ/bFaB0UIjYsX
lRH+3kJf38ARaWlVeXH133YzukGxbsQMXD1j6eJIcXQy/k7qzN5Z5/0uCP66vWkyHQiIO8MBDsE6
cNW+8OfoIbfg+shuMt+DBe1TW2dphQzHr39kUYonj3/lC31nA2SUsOH6AAl5EYbbKBfjPxuVgxmw
F9SHDAPNzIqCM8S9teof66A9DPMtiUS9oqe8d9DL/2vC9DESlIf4pwqsZqfJ1WGXb8l66t9KqbbG
tDsn2jiPr57TFJi4/EaJsdsx59ahRVInfdrkOL/ZVZq7eiFXbmAq7vwHwO917S8JlKUmRRQXQtdX
4vMr2IaeD8eUsOEnxv6x2JRhfBeraqodCk1ip6n2jkJFVotM7+6UErwwqQdNBzCon2rMZ4ixPws1
TDQaL6fYIGe0BZugSPL5wWs76bBDBPI85UUgqDNo+q+iOr8RwBfS73LRisbBKYT8sajQ1cTVrfyr
qcZ19YueiM+3hEEx+kze9uupC6JIfxnWDxeMH/N9RI+V2jUEPme49FJau/nXrqjndyWIQ+auY9In
NjwSmArHe2dSlFRiydpVhDVOaS+vnUxKVCAoMT5WbOSgqX4eaoRWQHsVAzMALH//lQ30CzN8fUdk
1ph9ejT3FIytW/iB1EFekDDAu+nTy+27e2wD2LjPmU/WreaTKaB0nZsKM9SvTEH6GjfFjtnmBzb3
jotLqn73IjL8h1mayxzx8rSs0dCnXeCCKrHHTFdzmnI6PjwrFvdjtyG5yfAwQ1wOjIXS5cDDKYcs
5L2x6kRuXs8ctX+deL8rr3FOFdX9WnOTfahlFZtVvLmVq6KvjE6jsSdZKctwxqnHJxfKntfU/9UX
G/mXdkQ/cB/t9ful0KBBsPbqe+ar+AjAZ+dSwQh7vPscDfrqZtEOTvabNrB3PAPpzwcWE2AgfXZq
Nk0l7ELiuYRjc3PCIS3eZG+hbuH1641YAaTrlc+LxOY47+KBBL+k9hE018XpXY0L5Z3QR2XjY1KB
Xv9oP42YYpXHxiAG5Sw/MJHU4DSANnVJ2KlYcLnftKYvrvjrNqZBY+JXguM+UF9bpUqMxUYeHgjc
A+0gJpwFaPuqA2ZohWu1SXlz8KCCoOeQCErelzd9tCGecY4Joo3In+riuZu+qap4z0Upnn+xk+Yh
hID1nDUhuEUOQFcebdgRK97n1nBd+aweOOJtjoUSBVQC62z4+mGDUEI9FLYn2LcmRgU9E+DNSXNY
smmxreFxJMKpIqCUFrzAMljBX0RTItj3ofLmLptc6yP+OCaiEWBRi59Udc85T7CtgxFpIJqIyQsx
WoJNoBqt3a6Q6YyNl7ErNzao/YVnx3tw0xXVNZU2QgkX7P8UjrMAgPk0weFBiHh+t6Q50AAQd260
S29QpPfmVKIRO73+7WvD8sOQVWK3SVkWFMbMOb9hROFtODaE/qCmsUb3OxyRaQ8/wV0KFdoG4KuR
9f3IuElvdGmn1uwmnCZr4hu2rdfejxZFbX5rNXedgWu4/vtWb8vCxuS9uUWsAze8ISS1TQqbYQak
VyCu2HZAhj3zzcDSJjyggFPczSoFJg7/23y0xLpp0KTGl4xFFq5+47SxdsoJ6kW3G8XolbyN0PCR
nIJkg2lFOjWxrw5PavVXoMpBBDqv7s30mE3mgo9VWFApb5jubjaENRjhdVya33H2A8XGUX1oxNwo
sGB9haSUl9PAXds/v7KfcIQn+LCPQBo9oBUXhXY63LOM/8iHVhK0y3j1rSS8j0BEfQ11gLSmOSZc
eGWOucAMBlrAvlWJA7UrYG9qDRk1+4Gn77usnV6fWW7W3Mhp19aW7NWhUaDPO2msdLuUQKLw+wlw
2Oj0l+hQYnDOGHD7jt4Ni9vj7upAXSQS35aW3Sfipribk61gm2KamuLZpSicBVlkx7iaoiJ5yjH2
mOUNIsjJycRC0RqhpbC79W0bDC3jHNHWph01KssEzXJrH6WQTrKqTuCszR0IPyszSBtGTq3jYcqi
3BzA9S4ofrhWNZVaoyZgTt6jQKDWcj2HBWmHTSR86+ozr12s9HsXQcmwiFZY8R9F3FcUJCcJA7MA
VoSAMtcVl2Rz0Lg7OwN93ahCBEVmOlwZ8NpKQg0bU5FiPelk8O1v90w6MjBAsLAXIE5CbhTEcJoM
NgZiH5JNZJczS0VUKUvIwxa46KlWwE4yGXhl7sdyngCIo2XDXyKm4v5ADZn7aLiIXUWvRrVf5J+I
rtIajdCstKJDbcCIZWInxh8FdnAMTJ63/QiJ4lvB6/HEIHjBHRoO1H6/AG/8wVrLhQOyQLOcCLQN
D0xgjdm/7wpQY4jIXdL0uppgjn2vRoEP6LDjALPPGL3gtX8197alv5gZr05dvXrD0bxjWM+F3Pwr
hg3UOOki1MsUD1w7wEcC3yMQVr6AmHBYbTvB0WZd/G3PRPz7nq1aDR6PzBoFvq3sUTnO+aV6Yn3E
f4NgdjOQHJQtyJdTG8RJtDoWLC0c20i5QytWGxWhjr19LJoMXQp/duzFKl0d4HhEtQhzMfbogf1l
pPtFNiROmBmhMAXwnHZu3kd83M+TZ4hVXChG4EHfF7maPy8K+vkK+F4eQTJo5I2N4+bT4Y0ar4x3
1R/1NFLLMT3KJJtv983sbMvseQD/5ShTXig/OPTpGZEnhWsMUF6flhJdoOTB0mrXAYHCE0xZ5xy5
/abY7wAOwLKsvqSW4HZiiPZ9gMls+wVvWb6hexCXeCoELPkrKQvV9+6HO2goqRCBMzVnRFpDBCt5
ivRrzzDR2CVQtZF9QtgmWnrf8KcHz6sCDZVx/J0BXsxH7j7RQwPVvZ5ckpEpTrYBg+7WZ0c88uQl
I9mhB4IRYQ38KQE1yS13ZkGL4MS1RiLFsHOdaM2ml+NmEgaKFFKGCx0Qpaub+qzsQNWFuggF0AFo
/0TyZuZ9lyhfZMZFG7LUmtpF8qU834I0QF8o5WO3uhWjxSiRdcxiugfnUDFz3mxYYPKxoC22tM5/
808Edjg8GKJQXQF9IaC9X3evh5WyBDWyS7cGse+GILXAmJ6yN+5ysPUwyGZ25g0u4sgT+Y0QwITH
s3Em8dPA0WFxVJtoA/gGGjn5+oyeCIJe7uhjjakYfrwSuGWndrvTuxwXL1Vh0Fyol+XtBfy4dWqg
QqggmdIjCJWqZJIOEc4vbcZ4Vg3Ed8IWQd3v081TVTGgd1y2gmdKxNFDQybb6up6JiE0oDjMyCCA
LlkQgRu0nIlN4fB9hga88FsUliKpp/iSZ1yGk2m7qY3ZMYQ6AIcG7k87T8KePAu/6QBkNut6ghAJ
kp2YaTF2iPPSsGogDRpuG7rQp8r3KseGSPHtVn2m38cY6Sy6RLHTR2nzearH8s7Ls7BhcytwtMxy
aaWjMZyr+Vv9DoVahoq5eBMgZCPssTvJ2sifz7x/DGtrOSTUHpDGzrwzDPpXMG0BgzRNbB+mtecn
rzRT5K8B+YhveOY/ZjpTpvLl6RttgYtNtj0cFvcHULRHgfZAvBK1euzoMFj6MIG2w9p8O5cyJURB
X0mA9r2doz8fseNKqBKmqT2u4hFmp3fBUEO7zwEI9hK/wMvsIyIZ09z1fzG1kvKz0TBz57JFyenz
h1zt/TC63IRQzu6dG7/FUU9qRldK7b7EEIB/ZOu7b/4qn14jUs9r9c63XzKpR/nl6hp0XlP8Ncgi
KUydM8oPzpkERRSNAjE6SrRrPtcCAR9oMcQ166YtHRIaECzD/Q7Xn8jyd+HhDNSruTRvTV3TZz1U
yKmsYA9n3FDzNC7t2vuXVoyGJ652FXJjuZkHNEP4vShcOXvjVM5eDIS8a8OOVfAW6c66Sieyuujt
0HaWgt8MYlc42pEUOxi9x5CAdXalj19FFfnmY5qoKivFj/N5hWcW0RwVQeNIYxbkklZ3JJ4lUlMQ
ozYSBzV2xk/XAm9MdqsHqNgldYhY53ZoQAmRv7JyxgGMNJC6sQIGaTMjRr6E1FwAyMZ69crWuel/
oL3b+0FnmOzoC6eJxJejTexmeULdtGoaDpiCMduPBUawUJRsqjmNqi5qa1x8RLeOLh+ekdDiFIla
lq/FqTY/R9Y2RXmVUe1Bug1Zqz54/gJo7nBejG4Fz9QuT2+4LYfe099pZIGrHMHDcqeUMI51UC0h
uJlRJzQngODoy/gjehmLdAknynWXFqrO6Wt5LXxP5CaIjg6cX5WKxRSI0Mn2zHIaU5PaKFtV2YZm
2njz/B+fq5blgcTnMM/qGtVZ1ao99ZQF9D6XvSsuatwr8wBzYhsIBlzep2AhxUFxvGtdHfH23ly0
LRwIRk3xDG0XVcOu/mKXL6EH6s2+QQYOiBvaDOTEYnvcFBqcAFqapa76wDr50ipxFaU1gx65Sjsv
VCqqnI/YAR5nYrn2Puu6AXPQDq6s4UanJcDn22WtS/iX5WeUcQW5OP3v0tfB2BgrbLoJIdTG8Tm+
BMj4LY1ZGzLHmGsbvFHrnGcwr5NJkUd/Z3twkMSW7TDu1zXDiapZgHdKMZJnHSKcPtPsjKO0O34J
xaBbW4IYTS3QUeWu1sdDMMcsdOeJHDNBNDGeYVO9dUiKzeHTMqu1YvkKjDDqj4APfVp7bbSn9RY/
LBPydXq4nHm3Zz7KbnL1Yy9GQUI3KBkAf0MziBf1ikIXX4OiaUnSXRCdjXMci2w3K5XsWgBx3MSG
d8n8/2IULq7MM/YORrJ3wpwUDgq4Iuix2l/Qppl+WFQAFNmNQqPnWLAtAxkwi+H+12GeEqs/yJy7
fKPOg7bVZ+fsOw2rF/t1lCipTJ2fWD+3D8yp8evETwmhUBr5JgliJc5doSU22aZNerDzTNrwg+pD
Tk21oySHvfXp9YwKW0BjGrlUDtjjw3kS9m5haKL6fHHZY+bZqp2aGKOJ+0sXIrJCnzPLZM6bAGfB
JPYJ1AzrfUAYQQPhdKfTR2k1JIos5T0WyTrOxvnPblkrsO/LREw2xHIZitdk6LD6XTI51d4NtJFc
es2g5cOI6VSN0trfNzSmbcZetdFXmC+4kr2Eu+ATiPes1LbttIkx6X+HNVJJcO/W6iCu5bmvqmzJ
9/W9nQD/MXCn/KVbwsFQ2nXujMGlWyleCPXllhw05J7FyWC/V3IdQinMj2/IxbrncMuSrAQmqH48
syP1AYeDF2Z7V+CkedawBy6LHAsSnvKMqtURI+teeaXzvqee6AHp1/+yxeH/JFT3elX3tInSIaRs
NTbCkRFj3vVFJtBeLHPedXxdFwSCMF2vtQBfdX3b/7qFaHABSTU9XC0QYG7Dcu2YFRQilbia1vom
lKyFMJU3D4BYLwp4TA04wll5r5MZBSNPxWm6JTf3+WPvpsvSXaTq9L0mUR1TixVDtz7wwegX6xAs
CkN+yl4yWduge7TaDOT2g8snRNB8s4DTeMwnb/XlufDH8Z9XS5m9GEGY6kUuGxIc6OKh2FaPxJ+8
ucj6STEO5xbOqa4KsxzXftaFp5j3i65CNn+WzpOlLBqeIsC3JpERvFoPZ69fno35lpaBSTfnXUA3
TP2oNxSyEq4Rd0A4Huh+17DCDNan6e981YG1r2/nW2zVcfefHnl009hwuQnOAHbJcF5vSXh9xmz/
UrXLTWo262AhoaxtGqO5UWYylrtTXBH+DYWWqB2sYsNzGnVVu12+pSWuu7oBemjdD9yKanRqXAQl
peYZkZpcfX0GzvqW/UO3LYcFvykAbv8ZUU5AcqFhxjR6gM3MEKnYjLSOP1hU9yQXa1t0iF8z5yPn
wrBf/BeMAcxjSyEhXVaukF5DxQ7OCLBxGBPZ1XfsfWzROLAHsiAJ7TeCZFB3tDkp59U7juUTAOKj
B6LgY7m9Y/j99uLt5E2PWS70twFVVOJWwu1kvYDt5rG74aUFDPLsQc4F7SoPwAwaVU0YTgNRM4Fs
IE88bbzO7IQKtmlYWAS0CHJUaoHjGTivBQF+VN0O8kwVaBHgzl8qtWICnkYFgK0yq84sGM4UxQxK
xL+fLFSW/f2kd3I5dWgzVSo4BCXeO8TWzWuqQZ6ibrskU2CQSHW61X6fkKEylYzpgNn5bpJW2uqY
lFLYGF1mFMOP10HEOLNLYM0qO4TNfl/MdS3pxlwydNvSKiCIPVs5NBCfN+0TaZAGeB2bvI9YVWxC
wQLQ2d9y7XGy9pBKBZoABYyRULswLrSjizzKCDIJA00fKdmSy7EZXmB0Gi8roWypqgZNp+6BS6pW
5U1OVnBLQ0bz3qT4KyGnfl6ZpAUil28KijOPfo2z7giU/jg5Qe5srEGM/qoLU39TlT8+2B7Yv2te
q3iCiWtNF852pmckXreoqjUauA9SMq6yNMaznqNWzH3QS+niRnlNXje5satc7XVYWJDADjIq0iOd
c5IBPXOnWjEfe8QMSn2Xvv8pVYMnytYh3umpM/RIzgGroYqPlhPpz7KjWb/pUMVcIHgrWWhUZJP+
Ik+xM5MDvUwyFmQfdWHymdX5rvrhTgZPYkklAjYMqJSlp9v6lkjrvyS/wQSl9AAYsb3RJN0tdeGH
9OQ8dDr1sQgBAbJoIMVlUijcr052sbPclptpE79QAUCKTvq/GfqzyehJzEOk4+wh4iEga7kANJDG
ZxZSvfOzi5A1LyMs+/CI4BgbXCwxtbcBnEOdmQbrW/QFuwRdtqehB/zR4wNMAsTrGRfT2x4Ksm/k
1jHpnkmS0ItnxCceoqTh2pK4iv95IMHLnCbppvbSRtazFLU3zaPrzDzjMdi78qrkYgYp4tl0FyVk
6GDa4C6NzP3UcKzMbGBakVXoDQq+l2Vy0Y5y2AFL6eC9bOs0ojYDH/ETSlAcl1a0qHnQoI3HXNiJ
nUK9eb+w216oyF7G4ooKvA8UtU4D71xi8cXqCrO8j5hZW93ItpbmY2Lqeg+E2gMyEA2z27GlNt9m
JFGRGo3FV9XpnfSXZrREDzmlHeXotQHSbS5OqkaXqpV3dn6uPq9+kTvHxUPZpVDz0pk361Jmh06s
vTHFusOnKcxdTDoDAMrfkhr/aQedfH5Oj5ueWpk9o8ecNC5c1gLMpzBmALasz2o8BesaL+c+TXUX
PLBz6UOvKTj6alx0VZuIzswii950uo+Rq1E/3DwWAM8N7GFrduM5Mq96hrh9n4Xfzrn5vDiDmvTF
vvtudaw3FhNBAdxSmGAlUw23joSERBFV3vNQ2pu9TTelQ71kwI6m+Zp8Dc6VM6LcCzIRcUK8vF3F
zYWW4Mocu4b+2xPTFLplGXw2mQ426yeUVJ//CF4HCnp1F3zseIRsOp0o8jpke+UsGyrKxoH95yJE
Cg3VdHsQWGdlXUQJ/bvTraxzJQY621TuqSYYYHggetl5UP4TbU7f0RqxO472g7RTkw39f5+S5ncM
6nLKMl3W1J+VF911qWmNlqLPTIuW2JH82yxNqV3AR5lSPLJnNnG8PUUnyfv3v2uzpZyF7ZwVqxIX
MtswG/SCCpFTR+5HerpJkPFeaXsu7V0XKdA+M3SiAMvNCww+vYFi6zjgHu2rrDjH1/1K309IqgKX
VzRt/YR8Bxd5Orj++Rcx25bEuBhM/W0mq1st6WO5OLaN42mNmWSY7FfbkMBk2y5WFJnJIgtQAqf3
Pli/Wc1ovQUr5Rn4JrvWqgHLRiGZ8ApbpHKYJ1dA0beUo3uTZBaYnmQUsAnbooLsUiRGfSn97JbD
NRleEyjhsyj2M2mz97CxlHoxp3UzIR57SXiu3l59rkK4f5ZlbpgC2K5UtNQwBiH8J2DuPQ+lJ32k
L3aFnUQjMwPYM5OmKkSXK3R9nMtNFPJBj6AQs+IeEtC7plYHKcEPJf7umTGmORCWa+yYHY+npwh9
7jzricYZ7kOLsV9vApiMPy9xJcQP4G6mxUZwvcEoCtPXFiHWcQdAQ5RA/v8c82FRDFwY2Qq3k0vK
zT9aroZotHNASUdpb32TRZDtE2Hrmg/m3raonmcjrMev4h781t8oF6GzLFthfZ10B53Y6MZs2OVs
1RHOkWheXWpGLS7hg9GS3r07OlqDyvXyHpzukCBfcPqtGkoNKvRcXg8mX5nKjZMH+uTEzc7gEDO1
SqGSgwZAsc5LpXK9tfZ66L++tKjn/NcIsdMQnppxWmHVTjB456pI9AOSkhp71icaSmDnfL/hVnin
jmpQ32rPxtlszQx9Gdkh1Ca0ksiz3QPdvq1SB9YISrddTVmj3acVqg1m/3COSmYqCGT3Tki2ukdo
VLoYOf9Y4WuaTfrh/ZwUJSb9DsZWMbR11hdROUo0P/0XwUmurdMPfF73Ab4qo1VPtA8vF4OmFQwL
MwcMf7GKhhnUdAmBdzkuXthmzEbqXEJzmXKR+drhgRtr2OZ2lIfah4/H948fx7/SefzH1eQrjWdw
7f6ncgEbiGxTYwLV7pPgOqJp5PwhTync33naiw03rILpZjvE/zBO+Iyac+SIepnkn9YSjGGCVO0x
Gg23mYzKkC9wafBEzHz6jdkCTZMxxd2GotJSphPL6VBiJKl/X7VB8IwpZyoW42tiu+cvbRSKfk3X
i1LpI5caQCqoLANU/8Q53kTeZAJBsH00f56dY4o4sE2wWvrrer5bEyylD1zTubDHk1xfIkUufNNx
uLNUWqtMietycT7+MHv9XJSoWklZplU0GsOL48MHPfHla27WGtRKW1q9S4cq8qsPllZuxg2hWygj
iRX8O1TcC24OdngRp6odnoFujnBdPbptBhP/CiSAjZq6hsBy4RLmnqILmqW5fRmeNCxxUB2nmKT2
vLh8oOmjsvNKVHPjF+JfkzEm4NUkneRLr9/Wc1yLp4mw27RhJrzTnDKI1h7n/G3e9thV+p+ZTLZX
FFWHxl30cHF+MOsurtFbwnNbwtSZn1w3h8Fs1paliIgT9QnDpRvCpd/dTvWggCjEGMqiN31qe9If
Y9XBxqBGTXNxdzB04/B0e8XKAFBC2ENLNpsmQxu+8VNjkUdBJ2PmU6zUxsSyHo42sm+vy/6qjcjk
dtwp/lCGK4WioUaGmmHsdUr51fRe76/qsX2HaMXMaVn2vzsKxZTWYcp/Q97d1A5K+6z6EiVnJ05N
JgjMyzfStV5k23m2BODEeHu4YK7tFWRpC0VdIUYYBuWAAZHDnLk1f63NfkKdu+8bS/8g2diEvM3H
VcBzm6qaUHKK6UDygzVKO5XcyKP4+kdyPRTe68t5YCoSxbJi1NGWRiexwCd1rIvCu8V0qwOdeVfu
PIZwZhcOyuwOZ0Qwtd5qux8WkzW0AuYAB5NI5alNwT7fBtV+kpaIx82DMPEcNo4r8bcTJHlco/HR
93Ae3k4bOlfwsWwX8ulxOaplpV6HkvyujA6t8WWSy8DLO05Bs6hiEIwclbDQnPMXo6UX5NmiQD05
d4YLOtkMhB6O4ofUCXmt8kUMl/tbA9m7PmTFR2oI6jys+8JUyhXEXy+ZqeTk4+ysasLDHIKUjt5u
x7Xa4x8B8xzWUjYEi2Qx+E7S3sK8VR0AJ6jL+EmUJuDchyfVteTDw2VSDsXOSY7uwJDg7CxQInNl
ZdY/cgXwW9aWmaFMqDl4lBZkqB7/0pohYqrS5CL0qSDN85mrgdZYQHKlFSSokm8NDVX1arzPiz5P
37v9xI1HHCGXcxSdDlPRkOfGcNglPqv1Xg7eOrqyxKC6p7aXo5SProY0lsaQf+VacTF2yHWtaHMV
8rOqAvalNCUuELzMJOyh5358JFu/vYrYkZoBi+Sypqm1D72uwpDiaBfVg/vtB6AWUrNTDge58RY/
XImu/eUTmN5jd4+aG8XURJmc4+48c2A3QHsqTisNdSWCTOBSZ1CeRwe9MQp0UCrJNXvRKSLhnzZk
9W1AjoCva9GBTW61666WahkgtDGmwYA2zrKmabo0o94U7c5Hvh657JfDbn4qAqVIHUaIaUM7xKFO
15+H/xTUqbFqJQdbPP9WtkbRJTmVhublT/yS0bn5oAv2IC++V+vTxV70IrQkorpXOxJ+sK24KxFs
tkugRcF7q6LzuR6Xo10hh8xHEjf2vqK3bHA8Wcer8t1Ud4fUxfOmJ9YZ/xN0iFKw8e/0k0VuJbue
2cNFChGSFJ2AX4IMIDT6NoUsj4nOnpFHcrmnacZ7JUy60ICPIdgfFN0qvmUqif2ze326OusMo4rb
bSSHAx36VmXFFEoOAMcqmvLYPtq4ifDgI58fogUojZsLFOasIJ6iqsCz1Z683Edb1VmMWKp43S0y
L8zJXIsPAjB/7bP8V0xbqezAROeIF0pggWMYE13wEX8ieWxHUgnkAHwYbWiRXNBQHB/lACFb0Sbb
D0vfKrirrJ2Hf4FkONDmQKFK9moU+ADtivJX0spY70sVRuyySI/wT57umquqTuONwxv/lLp8CIiG
g+J93s+OSGtTPOh9D7RN35iHPQaZcMX+SQrBUv0Wa2UMkUueqr7DL7P3LmVxLk3mv3FDsSc1r8SY
GvQMsdDNjknHpepfBgIb/BvZiWgooUw4YaU4exTJBSwJHYRZzJZnKIm9MEmc44aAesux0upuKRYG
0gfggrW9U6EjaByPv8ya5bj0ofOEmLMtfPiv0c+y1MfEAGnF4EareZ88Ltjk5EL8qBQ7hV+Z+jot
YxE501SCwuFEsufcYLeS+flJ3uF/baOikCtu6JcYgq0wecGUoraylDPJfgqhyWh6ef49mjbQ/umH
6ig03vpO0g/hbF9CeL6RBWYTmmyXg1BUOK2/84+eNiiLzN7nVB2BIkW2HeBa6OTRNO1Eidagx0FB
BcvyVVab4eGc5DhEHnEh1tmGob1ujCz62J5sfvmGWzPFJVOpVsw3o0ZS9lg3tJY67o+v9ywmnb46
HLTrhLGaOb6j52uldX1yhHgD/pfdcMK2G19oplWS5XYz3i7VNq1VDFs1IFMBQuZcJ8Hg0ofAjXtT
pIcQU655TvG8AylbQt1Lbxsmu9Jv/B9yxJ5VjK7uSl57qPqIdBacjef31a32eQW7/QheqROKTgi8
OmIQLdW9mFCzm+1jr2zAqnwKggr5ypPpUveqgfNWalxm7zaVPQwIY+QdizADz5wlnkQABHsX2zI8
SYldeDCslOpjp3SXumN21Fk0deIN+ueO0QqxQ4rh1gRXKDrYy7aGSFZQF2f1Sc2p5rpQ4DtMTcvv
VF7+mdNnYmWUV/8TRqX2iw/9d0kZVqaNA2pix/fHydD7Bs2Vx2R8RBWrTvVyPE/HizbzY8Iczb7V
l4ntwv9oML2RG/C/GRPSLqlPa+SwdzPlATu6UKcZ4WCSoNF4kT0ft/LGkUD5I4nevYhpyjAp+Yd+
b0dpIGWGQ6iZcQPzV8IY1XenAPuNq+6tkbt7Con4N9Dyut+bMn2LQiCVLQpkqZu4b0En6HB2UlOl
/D60PVjnMeZ1LSRau7ECNfDvC4WNJCrOPu+rcl2K0cOo5Qg9cCIXUoGj8PWevDedELM3MiUDz5oP
B4wvzaf+V39YdqZfb2xgdDBcNbQ+vdGOdezmQaBe5mI+E4P8XRI0EpV8h8011Xb7otzHFynCRC7c
DYbLtYZeCXNAoUBsgdHpGHfpB5lFh0Nui9+eFAQefl4u7O916OORVuNPNkSdBZdNhfba4DWIc0Vr
byyTZJabWTTFSYFe6kr5D3uUqr1ZKFeQavmkrVKAzhNX08WUt6L9EHJpBa7kpvLw8YN5E/lwgDPa
DBPjHbIZz1p4RzmMcBcm6MRguv+T6pOp84/OAWJqKjek/Ayz4MTpUtdLXB3qfcmRDnezSssWTode
z5eCvv1bCbp406N1RJhWhLnTmzKDOPofiRHUetmrbEmfFTXPwkqBuZY1VA+yIvwpR9NiStXIL9rB
ZKgwJGaLWKkUALE78uIxmNJSebAXSOp2kcDA0XS1YQTs2pWaiRTRGiPPIE8fGv9ITAg4f/k8AOOA
ojEhFM2k54a8FLy1cv8UypPmtk4YPuQUx5llIoGhi8SR/IFnE9QzK8f8eblc1Cdv7T0ZuM5fC2es
7GEC6hqi+aQYi1mWnrldmwWLd6leOj6vJD4iNkQy6Mn9WzVDyaAZiusZtO4zAFj1wV459/3iT1Eh
pfQ5XbGoiwNNZjh3nzZT0IBOwOkMwzXUaAt0JWATH2IOsrRxw43lrk/ZZATy2S8DlJWSvD2aCaH+
eMc/V29EfPEPTnP5R0vz1L9DEcWMOd9ixVKDgEjqymWfPMmTRjB/jm3giQiX4VbCHGx4dXb0/bVJ
tOln8FxA03c26q2hrKh2x6Qcd+/wMq1Rjvm+9nkrhYOHcCetMD/IV0mAUBxhnM6m71Cm5ohfUm0i
EGdX0Qf/hPgMbEj6I3v31U4DFgKvNCm/88II3vLTL9yzY3cTo+vLIe03oo2nTw4TaB9XnTdc5wjw
G9dzpMH3pIZeZTGLbEXMo0260CIdamlAe6lEAPRqZnn19iMALrbauGL1qlKjRIfNFWHcVoAOfVgN
v2DrNAgfyC4pR9SYP5MmUEaYjQQcinx6pe+KPUG/IVcwc+d0xPsaLapkic1XHOr5PxOTFzO+G1NI
kEOnLU0qEsaVWuTA2RavF+2Njm/YOLQL1VmEerClHqyFCL0searhToWy4zQAeMbwvxKc9ciuBqqA
lWY+zWyE21ZSHe5IpzOsHY3PN2Pd5XMtdB7JHrzbHesNpwh9rNyzdCisGX1/Fc95YRF4Ry8zzq2Y
h1g9v2n33VlIz22ta9r+KF4cDlpCBOhQwTcO3XSMbHIFkp0b49qZCud9OG1bFUzyDdkm+t9qESNE
iqy6XX6G13gFzX/NU2eFcYyMFd+RGfVSsq3L+6Sh5m5OAhlsJjAj1VKvAEm2Xt1GzPWMbzQK6319
hYPJDdgw3/MQR0tcqjftHR6AARC4l4nVAX6GAO5CMhEthNFYCvM7nqRCJjRWGwE0jbX9CM9tVKc+
R+PuP/ZdyUQAssKGP3sX9BRxa7HyS20fb9ycD0FvgSb6HZTMDTokT+O2SLbM2w88ks6B3t7/9SHF
AwaF6ch3GcTLCaJn37csNzYo1Af7OBC/mJdplfZ5iAgfKJFCTptq9TVN6PCurJZ7kj5x48QMsPFO
MlfCh78R6lS/CQi8WJ8bqsFrzLW1iRe4PUnkIBB4BOFz5RIZIK6wWU/hYWyevqgLyGeZF0UN2cWV
Jov9XskNnb7jvLL03iZkK/5djY66c1VfZoGr4ms8qZB/f5ES5ut5uZGiWsgzr1IdoU6rQnme0HRn
++1Bxgnbr7q6qBDm6tKNVQTBseWZSTktHhtjoDm3bF9tpTIy69uwkOycPlGLZFBGSuA1D1japhfr
cERwq3VwFVvFPXejbh4tCvsrODECLybqxJXQ+cYUg9RCl02SRaWPG1SdF8w0RqNRAVkA9uhN/TWu
/nivLUX4voLjRFvgw6LD89+intUSHuKdVyBNm/YeowiRNE1MpBwke1wt24EuzIqqFQjyE7dAyV1/
qd7lmn7kaUT3h0t77J3jgK42XRRZbWjRE29CC6UKEmvuaFtbTqL+ErADQ6gaa/GKqWZdbk+f6J4v
sXpo/Od2k9I8W85hs+NhTVJXH7LrluGzPev2aPNavjADhXGlCbJ0MDwniJQEfQMFihfrq1PgcF2x
HyOEDf5qYFm1EyK36kjM7AmCGKM8CKuB92sGeLWV7TsiHQyhU9AkHGhidOaHhNWf9yOt09kG0zT2
KdAoJrbGnltTcPcTlZnkpjej0aqDQLBq5UA0G69h4hlbu4LlUOkJqKLAALApoCSyqNfF5E+L8CDs
paEuWgVhOEU6LE4Lo/ZzCE/ApF+8LbYcvPmUFsyDXa8MwLrgmag+Yibr/cmHlkH9GH1jiNijIkEC
JlwEymPK+qL6Pw2yrPILMM2XivH6RAl50FXxrPufp8UN5FwfGZuJHP8+rG3Fmw9opCPaWgzYBCNA
dy1HioIWszWYHuI/9gpkAonZa7HfPI2F+03KEsRZQBksjMLrQlgTVJHzuKYZEvMftpJpp+eDo0tH
024SS1RjZXJ8icHTTvH+vojNReE3Xic/WH1QTHv1+c7oPLuhJ19LywwAa1aDMnFkQZOsXhEqFTaO
suWV09GcYr5vhW61IH+FewuEay3tdBlRyBeqGQzm8bLXKAVyK9XuAENXQbrwxXY5wNkh+L+6Bw/Q
jvOMhOfbT+kcJc6hIHpjBve3IyEJ1qiz+97WnObH5xE1JrVHqKpmu3+bfoBfzcPGw5f+O8uXM51b
Qm6OZBvnTI4IHAX/Ry9idMfcEshnBRpJaue0kgilFcf5DutR4xOUpxrUnLAnAbQhpM9wM41YRlvm
iQKVCFsr0JFPvLSw9k/r7sHad/AzJjFiIBST/Zi3dwBsizRpqo6veXto6b0myyH0TFlFIi+ePerQ
i0EoLK5NGKHTPQUDkajiyEXjuxUHy6/D2RYVvGTw73sFOd5G7iXzbB9vYIPNncw7NkXZhXU9TKMc
OOzwgphvupObwN/rtUqX4Fq15yT9+yLY1m/K5kLKbpUodBkKyBbgQ3PG88wONUF8rF/Rf5VwbmnQ
mEgSRW04rViQps+PDoyO6fq6bafBX1nDdG4pbCmKdlDA9S0P867yzLfSl6kTQz0A/d/SAImy/AqL
2ER8p7mn9qq0pXhQvm/q9ArUYM0Zq9roL/q2/ufBB92I7OB2SSdDYVX/3gqudKKz9t6hm3oN93JI
X4Fr/Ea1PM4HEVLKR0ONmYoJCqiDSSwN6Lgsh8NBuFP9OZts7NF836Pc9DcYhxdFVePjkS/c7ozY
e+iwBFXB+PvzIdlYTgE813ymxLFbhJ0yp/7pMgr72vPsW57Oh2L+uCSWZTDV9KIKuVLmLdcwScgF
onN7ws+OxlYJlj2njMiLnscW0CvbSSTk5BfEUYCCji+Fr6b2Hcl+G+covY0+HF/II2lV3O8ohr6z
9e+KAuZciuI1VcM4FQTK8Bj9AlBZgA3MdUmwvVz01O5Fguoo5p1CQk2XqNa3pCR48baT+gfOgyj5
sttyPLF5aHo4xD4QnNyhMx+L1gDFY4UMXFNXkhiOxoDEFtYRrbpLu19S8NPHxnvV916OTxvQzXZ4
CmO1iTsitx+atkTN4XgaE3TnuK8yEbHWaXRmSuXK8pNjlW50BfkSfezU10s+//hhFl2VuHEkDKGH
D0W8mpbYaWf5mqZtyerLfde/8K3XtT3b3WwlQ0KzViHilkIWMWkBC0guWx2oy6AqN2io0JkIqqa6
hJYqqh5LJ8NHX4maYEfiBKCA8/VUuXaDhQ4KA++hI8UW8yyt0WSW3XfIgNn13pINwTofzW/ak3QX
fGau1vhVTtXhRQiKv9oaBSLZzsVjHgb1wx9ABbetmJ+zvmWUWDMMYS7ltQiKafXOj8DWjI4z4XSS
oTaNIRzAW6ha90WdRVUnfvOmCpeSm3dHm4VBRSYFC7VnXVe40D8AYkwoT0gsS5paAhsBgxtcWO6b
gebZ6q7cUo4oR1tGfYkJbVNwx5daet/WpTOMcGE7qEPK3QhzMVRlAoWwFN9YyL1POIu6geTQyXBW
W8qMj2+K0+DiCoMH8oM5saNcmLC4sAHULg8a5cM4OHdd1QyXkDCCwR6/a3cmpHUlgtgxL4Uz0lBX
ZMFRWrpKKrfXWaoMS41rUw0wBPN7PZUvFrTyxUOGly0/NVqfPfOGRzRmNgoSi6adxUP86Vh4orbl
KfIc+vx34kC6CwIQ4dvo/iGT3GGLeEvWe8LZ6LBnKDt8KLFcWxe5GLGk5qeN5w/81tAV/WUzdNHQ
xosrqB4RIlB+BHak1BTkOILoawzPg+HAUBQdZjNbt5aXuDY4T+vV+8zO+sjrhCtnMXQdTI49IcGp
oFQ0kjKO+2K2QrZgrSbTtnzetKsIwkO0JRF43qQ6xPBNEpCSw+ZUYBWo+B1ywu+vvA/ZmRSHVoFn
oI+TXuI3tKh1oMXcx2k5DfAcQOeWi0XrLPIgAZN48KhBo/Ke4vGnlThUReSSU8TmBYdEmu0LqRrt
MDp5WEoLaMymXq3Qt2T6NjVNiqesbmyqddfTaWiMFofBfwZ3d+Ky0HEoHM9NlR4TR7vTjquLKWCF
fic0eA4HOwWlriqvPlxi8gD7QBOQ8SgjENLuJODhI9NGh5ggylSuDdiF+DETw1WobbEKlQsZWZwj
3hGxNv5lLD0nUoNrTqjyJeikKFsa7L+ufOjIm01tus2RKLvHqGz1XhMW9j9Y2QbGlO2x5E+K2Zh8
1txTW0orMiVHkhM+PIoBsWmjn9zLmTv07rOfHVJ7xtrAFndEcp9LPgtOUaQkBNtCBUIjeELcN1tw
qgK5eO7TJPyi9RVVWfvJHaBt/AOWyIJ8oaDGbz/XiWP8vHtzAWRhDZ3UI1V5U6aOV+oNbV4ONqaS
e3Z6JqFSdW98ZhSouAl5V+pD5DwZRkrNBTM9w78MLpPL3Hsawwu1xqUYZhMMf8CcilBje8+3M6TF
sJY4z3VYdKbfE5RyCyNOErIajgWX7N+Az7kxoIfdRLROuT9bQEA1916yFziAjXnf18E7SliYvsM1
ydBhtSuGkCBf8fSz/I18+aHhZWhNuy5VX4VT+V92pARHjZ5cpiIO/oIyf2+hUGUSzNtbCKK6rpIP
rOaeb78DY+ffwYi9nayoXFzCBprTtorYTmG0TC0a65qUPE8hq1SOwKBt9+dKnCLd5LAdD4KKLSln
iI3pjNfcG2icEFp1LvHzMQHuWD1cGNzEmJjY+mGIHWTLwkEn4srvDYuC1EqybWkKhFPnyv5fn4wp
RSuuT7av2MUPe14ugOXUhbJHw5BzvBjmelZpdTk/ji80FHR+RyJ+ekVFf3HcVyXng4HSrki4BNIi
ahfMSegg9dmNKpDTJ0HbX16ROr3X1swCCrG8o2mMEXi2uuIR7DojfqPfXXZiswboh0SupLAqng1K
OXllMYl5Kd6XIAOPW6i9yADQoZolvY+9j2+aTvNm7DeDFQ7pVL87JsVT/ulwdiqv70tZRpZjaDq2
4dbUDQdNlEpN1zve+hmuMUTMjtEpfUVwIA1w9DsMPMN2cDLbwaFlSVlxtbDPMxyB7Zur99EvDYQU
0GctZTg7ysQyoZZTf2esthpoLu9x92+L6tioY2uLEIvhVg59BgYrXaJZLAPis7iHpn5ncDjspwTy
4s9gyfAJ0YdAGFWWrlBqeWStJsbRfhM3T1MsP5Ueae7XTST65RtMrEKhbnQL8OTYzU/K6uAiR05M
y2Nw+MGWemou+FCl2GEelcq+yvhA12zESM4J/86tYUMQCO2Tts0kWAs9BXb2dMljNFnfZr1xaPw1
kUk9zKbdS5c7ENT2cZdEzXRl0n2H88Ut/IPFMgdhcBwGzki6XXjd97x4kyhmAo4KlGOo9bg3gyLG
K2HfTWVnfaMGHNQpXEopJCCcsJOG4HAZlc+iD7ExB8pmknR92HTbnBCuCfsotVxasU7+MLaEuuQ9
xc2F3Skj8xnSA59+VZOcsWajDXajezLun5Skra7OoHpar2anW2vklkYdOlKY6ntT4WjfEL/Sr14w
97XvNcmitTQQ03iyBT7+ip5P6+CLWpijbPdFRKKFswfL9OaYvHZ6cvswvDtkUGHtNtQTQXmfKKvU
ggtdqaVmaxJV6AWRGicnfDUaUPUR30bxm9Uo8Fz/B4Dh6JYPzp0AOimlTYgqv9CVl1mjoqLOCgew
3L2CodLaEpfYGBlWIpBXVKHo3QEJD4RGOvL2jZ72vob9Jxr40PP44YrB7kzM9aX2L5z5dxUyUMx3
glmCOC3QIYQ+GfIlf/MeBNYITJ3eo/c3pvdqet0hl5uZ+6D+Dl7bE0FudErWm3NOo7SO1XRbByKQ
YMNSupDHYK7aCjxIU4c7Pl1+df8qrDWZvAtXcSkzujScN1nQsX3wcu6AH0k947933oQtL94h+/uB
CuRwa37LMRQ7nym2fYVc5gJyv+JWg7f34RFkNLy9Pq5k/mILdrxEKVQVk18Z597VZr0rxc/J0wwS
MctJzzLRjMNdoZrztSKtGLrMeDhUQ8AHa1KZUJ+zi43G7uCIpMC8B775wHZXE7qN8Vd+qPpertG+
TLTkkdzHSrM9YF4n2WFZcKyZqdrfJ/3jOWMbORcyzzucM2/ZR+rvwhHT4NheEjilqwQ2F/vd9EBH
EUBGQ1TN8PITmyEkkOi8YCksp7/ftt8bt00U+wuX0R3yBtisJL/T7Dv7N4snPMT9YbgJJ77c4mTi
TYZcbgP6kzvJXTik0FwdTW6XGIyXrGOnbkL6QTWUIQvgMyZ1N+zsDysHZjnAr8oMx7bmPUPhf2dm
ZQkszbb/0Lm9uJd+CONqC0lKwRsIUYCu/I7+++sErVBWkDlCj8mZD0dqOeGcBUvBBmOZyQ6Cf5eP
Rf9EC+6/bNjqPJn/1Ai58weWn2clF1JNZyH7b5jOVvNtxA7y5WpE1OJsQH12J5vGAWwkEH3LfZRJ
ueLr7efvM0ZmNORT9+z/ObgkK3XzQsxqx+5JjYiNpbD0CpBrxvU4TOMRTMyyhJsN1Fv0Qj5u0OkZ
onM0ucUJ6ssxsPwJplNvzjBAqYGRUmRPcZ9eUWWYtNrbaz6ctWo+ddRyL0mT8jdCz2Ny32n01dpI
kWyOW/Ymf8hwkbRhYtoP39ItXi5Keq2Ry2YAe5dcLW3wKs743InvFRMbye0dItf30aCpKokd7e3w
rYnAGj4pj9Jd+LhPZEx4UVJLJwbecN9/nOd9hys7HcNC4ZlgfLZMYYHa5nOcYLPGVzQJ7mPas085
VAXPKkZyKmUu9hKt/3piLYSTkIM3JuKBg9Sk48nYrOsCLVyfBNVDGaZt894w6RKjbgwNx1a0QvuI
YxsIDVIeK1Cq1W3ZZfMZ5iCDisrqKSsJFU/i/FgmH6L6LRRQN96NinS2BfuQeU3vaTWbfNaKhO1I
TFfBCr7cEJlthavbpKxdpQxFlMoAWhox3sMo5ZbhTUnsKd976pYoBXydY9YLDMYYz3gOckaDts5h
THQT0vrMtW8CbUtTgEwIhOxupNjqLtnrHrjheIn5wOZpU626OwHHIjNSeUvG5nsyX8PKSAm5zz0T
T/lpv7oPzgt5G8rNbNIawJAuxcbJIHFey9eegffAe2zm+60SqM5xhlKEKk8KT2BodMmMgpUv6FLZ
2WAvAS7IKhRF9UaId3dN9+Ai/3wLALoP09y2PD8B0b1oiuiC+ceQYuaLil+WF0oRPZxdpiWRiHn0
Vil8KZ92o89XI7mvvmiUdFRepwCfHrfT5f4yH+wlPS/fCLUHG0iXvaVl2iObx4eu2uabpAADpwyt
CRWzzj0/Q9unEF4MAvkXM4K1UtI2LcoWXNRQ2utJjoN3wHXAsJ6Qxsjdn9/UrOfGQ02N8E3PyP9b
loGx3/+HVgkoQz9egA+HZuqOTblS58mL6xFy1N5nk3XJDFECMbeKEqhYfWAK3kJuYQuC3yj1Xtwg
rYseWjgfRuZkyZbLBjaPtwF6AHVYJYgMa7s18DeBjIfu5j7hdgFgGxgBMKWJ77xoTgLg0c8qNSz5
cTIM5kFnXhxQ8xysD4tQzKUq0q8+/w5sFbGVc7cvFQDU4rKxZCIUuRDlEpxIGW1Vzx2IiPUOwGIc
QKod0+nEo3BoXLybK3fL/IHBn4h2Pbikd1tHqz3IfrUsfmdkHBz9Uuc41L8M80Lxen2LpgKHXi1X
Hd6oPEDBFozWDhl5jx6XwZUZX6ASD8tGCWQis3mcCedTL07rj/Td1FJa/me1PuVT2h4wcIIT4rpY
ebFgWfO4aR0DNmYx9/Xm6L3yfJ0eMt9zB+NWdHEipOWMEmNN/wljnBEgzO0ZB6JMXfY1WhXOJGBi
ejF/Sh4uAXEKJHnyYyfBRklS8W8VDRG0JiTJS1UsksMRVXcpG+XvKfUGmCn0fkkYMDMmWMJstVFY
MUne39A+BSVTei0q7inPfz/jy6YxA1FRpw8CLPQbanixxYTXDaQO5gBWSr/64+hFhj7qmXyHlW2k
leBDdEwrQPNX4QhWRP4XUnxYxI93om7t2obobtam1XpAPmBD02NSASHgmbbvq+7hdRXNPwsZikVH
e6wfKJtbnF9UGiN4xy1ew97krIX8irS0Zjz69TTkIBxrohiEuvh5q7+btZo89axFb5NX99TxPCzq
OGX58qMhODCMvdvNVygRCCqW/Df81kaQHnfxEgZSzjcaP5AsCmZ/aZvRFhdHkV66vFNkXqXp4AYa
TtQsoR+96SXu11WG+EG82J10j0EFLihks3I78EAd2+2v65uDFKylU/OqAKdNSrCigiPc14Cq3/k/
PT0qu+BZFPI2THapId3E3RtPL2GJhXGq+FTYEoiidWyGvZSTuz7USYBMel/DKPkzjnmc0TbOp/bu
4VZqh7ZU7KrsfX8pVKV2qZESKDpoiY/2Oqqauc+ALu7D0MYQowLTftvttX7qeTFyb+CvuSpUDYbO
BKFuDFoOgVbPjBNMgtUSpVHnKvqeOwyRf8zJtpYwBWkRrXlfFJQalBIPGjUo94Sa0HDkvVRC2Y0H
YqO3gI3PkvfEEYCEWBfEaxU3+e2AG6Uoq1FpIcnau97DH1zvX3X78GuWYTL5JFte8HZgq7IJX58v
WsRHuMRW7LdHCTPI0rld05BIx+UKU4todiX+4hHPXDtBpwdJqI1UcYTfRTRuUTIZl522DVhBj0hU
+5OktEH2DG45kHExfJfQZmoK9XCRGfFr1GsYf1cHm3BImMoThS7G1kQZlDR+g4byC22qBQcHj1ah
rwcSE/2rC0q88Vmy5RO5xnS5KCFOpgDUJtqSTWkdomRLswhmytt+o1oMS+8hlOZvQUVWhHh7loC0
K7z1Gho8WqgpMdEIutsRXsI9bUf1i/4hQHoZV1sQyrgW1Or2e/jJ/3uo15wutrzVaGKB34YNoWXz
Qqf4eK72apBYZkd9XpdiahhoD5kZiZG35iIREw0Z6XJ1i/nGD+i9OXwDqXH2FF/reIA1cBc+KwmC
yPHXUc0B1uYhCdbbaQs45ru0cYk86ehyAHAgnobPjdDlJ37gYImle144nW1hN80HRdH+TiWwYqPj
3nYteoNqRk3OERNuAkD5lLQYr3sw5AAO7Nwdre1MMjDuxV0uEyLbgPdpKwYjwBEDJ0kbt2NIL7vl
MVT7bLqGanVorHoZdBF+DqAYtcOzck8+iH7GC9mmnr8r3ZNHtJ4AVjaeLirE+F6a0SHzVbVFPsC5
lPyn19jMUXrrrNuLLHlEujEQ2UJykRE7/W1IlEeLCLe07osbqAy4oi0dkFcbVcDM77yMCy3dq8bg
L951M83YUfrg3gxLMNFY55YENkOGfTozrXfHBWUxY/Pwq1A1K+aRmTy31m45npvwZe/hM4x0UyOF
HzAIWSDdp28dhkKf9mfnDnNF7SZCYHxg6UFjAMM3MS9MLBNHE1ZxFwk1cu9iI5Me6SOAgAkSgvX3
wu6rwTtfX/4NyyTHFaWiU8Gvy5LcL04LLTWpl8qIn7FSQ8rOQonPb4XrCi+h4b2sVrf5mU8nJcyv
7f2CdsBkpz98go2gGhPxmAqyG/A3NCt0nI7/opSKG3s4vXTlzDCPEgLKepSySvl3C6+U73dthgIo
DMOSMve86Nb4/tZ102eksVEKXzItBPrNFDWX60B1781VPt6ciX6Rl6B9H7xq5sZNj4mjZluqyQ9U
dCW3XFQ/pId5GSO0sKeO+d80gbKO5jpDhRBraFC74GfvE3Ndqb/pmkm218tWKH7rb9lP3I0gjnKJ
qdLcamns5xq/LRpwtzMo54qGp7leYW7zmknvzYQCnHa/V5JKIIULYJnuJMBZuvdGT+TPH8qSf9j+
vdLQ2wwiSURccG56Vv/oC3csFdAgdu+S8V/81rNoiJbhwx/CJAmm45XSvG4/ZXq5D1dn/pSYpPoU
dYjwr2lH+1irnI+0anzECacrlxvVlypWeC9jEmfeLYcNhQXrA8sBJKregm0Da/xrWSJuEWGDXx9c
aKaLIXw6WDsSPGcZscpGSDtNeeXelo6E7FVHOK1hqF+RrkBC6r34t1ca2ut7voUU6isBJH2zGSoF
4t5wTJF4h+YjAULsEQ6ZgjD9MkEqbwYahdQ/aB13a0dC+ETclULkzY50y6S5MbzoNPupXF3D3HYt
xouny4MloS6Kic1FsdJjjYAmaITUusl9GhQPJQWD1lD5d1+N412cE0RbsBt47jtlEDAQnNMvpGj5
5YpogQSozObv2V+zCJZ5lcaCC9HQ2OzshxXDm8iq4DTjisVLgyvltZDq6i9skwSDrAX8YAs8M28/
wyg4pgwbMrMtY3ISGGXRzLwhSyhzRKmRBu9DvL5Z2Eso3GsLkqE77ThcXuROOb0cxW7i68/y/qx0
YMy4/PO4tTood5tvNDucIJWabnDx64ogN266iwhgoYeGD/nneycltXddyv5wHFnx2r2P0q5bOzab
r38fuJwm3ToS6AfJOSVAZBpBKiGWlYNey77sC7RSfwlYurCmVQnkFCyIricpomc/XrwQL1YGgd15
1bP7NS6AeI9M9F4/gzBcERTg5RMJgarFtBX3ehUaJlGLHa/gpo3AfURWoabDLXwUE3+lqw9JBfrF
GA80612wvgVausZp8UuPNLg3sOpw625jn08Bd5VTQ9PBe9v83QJzWJS26Bhhs0Ys7bDx6WCUB0Q4
S3i55FIS0R3OTEds8xY3ctF6UmP+Yfxp4P6gKghPBC+bsjXbE5w5k+I0VnzV+GzdTTxZuahHxCQT
R3e1BWbcTFjYEqS5j4Us2CyAFUBF+QzJ36EFNCL8bys55SnHbIZ3cZase2nvkOBbU7++UWGT+ZlB
9efl+kZ2bLenZiwB35AD0SrbYO+6HslImsGf21vwNisXPCXx/GQ3I26DJ3Hsznuwg4oy6OOLgtxS
xcorYdIwZTt2Mlg8R2nL56NiLXkCBoSzf/4IY3mfLkunekI8HVqlnZ/eOg5YgBu6Iin80iU2DaIm
OQE9HcOugKqOZCwn+dK0BprpnfxykGqf6T9dxyZqlXQsT65CHUzBU1UQvbW1Ym0S2Im8ityiQslA
lkYlP7fng70/MEQQA7TdTJEzqB9bABa8B3mNhHu4IVZgD+xGn5naMgCaY8tlGelWER8AQhl8vGQT
JQiBV/kXphE8YyfKSlm98WPGBg1Pc8Lm0rOusGuckZZ7yQ6ShizXN1F+2HEvyIMgmF0psT48MmXU
Otd0E5xFEM8EunnchYeixw7zTNdLkJm2DRZRuwhizaYsidYc0Rb7A8udN4VKQ9MHOS1pOZP7mNhV
CntjcDDu4/n/l3+TITkl+kFE99EXvwjSqajKORy0lce06tWmdF1wS7dNooJk9UYLBYCtlJWYJMZd
iLrpIMlEUlLmx0bUZiqirmdfg3xndya5uiIPDiBEZVnyyRMZxh00Rr3yapDEj/klqkKKmFRoPORp
dqN4a0nr+TzPMqncTEsE9HkOhLDexqK7eiuKjhDMbEZNefml+KEdeUD8x7udlg0DxqiLAtiSbLe0
KcG7Ct/7eCaoTCmYPanC5ZedsutQktemE/arYpVdtkAlK0fXm69r6zFuDKWW52enf5kM3l1nKOvD
qKHHPWJfnkgtHY1ZzTZBNVVWNQEwLa5NUC2dZgOg0txVL0ETBI9l8xC5O/0v4SkaHZf1J0WU0/oW
CXs2yJmi6J9rhYOShkeufdWxp6sfHQrlNbhhGqpZDqLEn8kJ3huFq+UZBaP+yu2qbOWajwdQecJg
saVYLAKK7lBjlQeW2FrbBuB+42ymQFZ4/uXDZJtqouQ0wAG5GITvzvu9bQx22czbHzrKMJmBkD83
lm9bahtWec3jtozwTDPx8slvb0L7/xcdWCcA8PIRMvNOWa6Wc2dpS3nCMOsRb0LnY6oOL7FRW8A5
FA0/mEhuhsZ9m7OvH0DGZyBDwLj5ZvoOs/3GRn0giYv73aHp7Ir7rZ44uZ1hO6/hwQ1B0szyX5dJ
WXKfWKk45bXn+pLjWz3Acroxs10LTgmCtnZ/ec6FvzWf43Qw+Wmr+s//1WaYL2/qA5Kmnri2Ej61
UkDxABzlixVVs2PO5jBXhqrl7G1ibhD70PgGMZ3JWxZcFHoqYbOrBxv3bQLITZQIPRA/47w9NGX+
Ph7Z5AfKdeMnS4GIRu1s1CUOBtVizcXSPMPNyHEVEYtPc3uijiToDDxQhW3n1Tj353X9oKVOFHbN
ZKa0c0tII6jLELTs5eZXPNByk9Fl6B6SG68WGvVVnR/FUYz88yQIfxTAbNExhkZzSp0fQcVFmaUP
7H4vhbD7w88rcSgM29027eRRJuo86bfllkaMVwSRhsrsBf9K/HtmQYs2v4+iG0Kn2tJeLNsHRckm
O+5wAa7tzLatp/UuaBVXLShbZKmHbMCH6Ap8CEhkfKA3Qc7Y/SB1KZFDUU+cm/n+JRCpqOlbG4Tl
FAMfSuwJA58iHbvz8K6LnWPWNMVwMVqylE2/mQ3fqjfQKM2JIx639/5YgDRt61FyCJXa2458IA1G
JRlmE8SF2h+eNO1QsqZWuR31QY33lTZ5VS/ybfIKlzcKoVvn04LgjZ8H6x9AA1naxrdJYA05g2jC
daAxJb0gZXmywyUqvxMMM6guMuCEUJ1BWdPSe1V3wYEZiGoWcejkA7jto3f27ExSt4fqNpXttm5q
DmStvoPVkHK1iFZ5PHzZpGDDoP7Dx3YmKPGIlPdBqfmdwpz3tfJGrvkFIcKSPxJkNL8iVxvswepH
dGUnol0+3Yav5wGG8o3itHHmREyd6EQXOD1eTkFHjDLeNuKEUbEHTfKwYmClE/UhwRWjBA9UB8a/
zPyAEVPqYfdZLybpTEi/aWky3eP1T1KJvPBabi73fP6kcA4ocx0rlQ3bN/rBHDPLQjijt2mXfMIe
ID+BuNipzlSDCRxzygEARLxYiSyHK3PXqEZxKZSkVK3jiuSLdqhtfGq1bNjyDkuvcdBNzUCZs6eJ
bb1JsRC5v0BDi+P5dKOLqpIjjEERQF+xPnqpgwZ7v/83L4r4fmhSbwkj+GH0vx3v3cMG5lIGUTnO
ug52+QJMU+4K3xXkspZouQ2O5qbBwKcCq4fH29ioC8BV54zlHuGHDV1FGpQOD4HHNu/Z4PFRkSkD
Ls7l63VqCvI3H/NTxAtj7+bICotM7W9hy1rfLNyoDCe3jvz2uOlH44Xby5aeHbOnvudv6Ar149/G
N3DqD4mBBjwgndOwoQESbTO1uB+hKQpTLqZhd8cIDy8wNMnqHUlRlCtkAc5EOP/dj6r+YSnVdPl2
EriojvamimuBVDLkFz4FVo/kklzH+ZAh/F6T3o8RvzyuCW8+sgzKqQpiS0Bjo7huq95mUOUu6+Su
tanlnHzp/5tzwWuWAMpOWHrfrAph9z8xTgzo93F4WwuJEkDizGRbr3dL9VtMtyUrpQ6rvsVIN3O4
dBX0+RbUCPydX9A84IvZ2+G5waITErN+HgAh+lIJ5YgJ6iQxLJJSG1OkyjzBn6fAnKhWl9DrSrY2
Whn/U/pJxh30ZxbK1PGf9K1WcWT2mXqrzyhCu8Y9YBeuZqghTcncCVGb/LB+T29PgU3Rk614GVsr
vGWHc6R6KqKaWE2FP5p21xuqNEflXiDPEhI8o90EJ5iorAExMFAIctEfKhDK5ojJuihA0J77dzy1
/Cjtr6Z0SddmMUkHxyloqwM1EP4qCrI0qCH5ZsLqRd0NJnTOrsV9TWtqcfjA/2r/H9iQRuFQ42Fn
pG0cUGEQoIJsu4q4bOGcs2wtjk6b6FH6hUSghIdimFcC6Cqn+qIFSr54Hee5v8p84tUj/1ZNZyej
s7VThU6H9Q/gD6UJwYUFIGoNf9aRoX8UsiZDx2OjgbosN3vFJS6jMIGK9krZNWo9rfusglSLwwX2
jssuA9V4i5ZBrqR36C+H6ovUQ0PDoGQJGo+TuVDByafHbcLcTkVGh3zSfI/qt+k5QwJJY4DXkt8W
80aRMZJbOxM75i80t5gyUg53BEN4jXr3zADlNKatmT1vIongKtrW505GGGgfp/QK9OtpJRfQ9qlw
/11f9G+nnQcUXGyoA16tRSeJow2G/UgL45XZ9QvnHVqMydCtUiO5IzJoA+nnp2EtcKRk8IPh9boU
fuCfM4PRuWz1R8e3+2yX6XFrKu87dvVM6DK5xSm+fGRHbrDadhpNR0qCd27hhXvfBsqoNcMPn3o6
JzhVd5ZBf5zM/d7blCP8p2PyO+aVaACNxhWLNzQOVBCJ8cJ/KzeXq4txeAtx0PjUecDhJqphydPh
DN19REv0PIIXi4y+ptIRxRbbw5kl5bVPb/cBm0dnFcGAX86o35Z99gXWH5OAOA/GK9/yyZHXXsLQ
NI+M+G9ZwEziZarFMykHWL0E9a0idNrxq22fcWohUo1ktFZtn9bwbajkB6H8kWPCW9KznCIymuG2
XmXFndJKw8Yg3kBxwGOdmHWqR21clttyr/niBuCosL1oZgAjcUHTVPifPV+NuOw9UZld2UWYxBd2
vJBQ7oMyVI1JQ/dNIKbOozhINwSsCrqUCrUHq2zV9m6rRfOnNrKh0Kr/b6klJSCUo9IvTDzy7TPU
uo2MUFkjfOPaVXYrL2cXL/m8qT2xV0NrjLA0zYIcEcxnDcSOo+z+ED8GmOh46Xy38Jh0ipAq7ZdK
P7EebAsuILr85xQEyY1GgxDUadavnCekn7LCXVrsX98a9tcHZlHpIHBhEuSz/bFvTqH8nfMiPOD5
AM+BensTKe+FMoI9+il8+HGMH7JhpWNE+VwaCEXLxrgOL15EzBQPpEI6C7XCJmZuPKjrqAW9QQ+b
sDjNYCDz4sqvldd6ctxdzIuAt4GerM8q91YvplbBeiNcIqydLIsVrLTEhh1GrshDuIr5kKe699Nm
Y5JtIl01YfhKUDqbbFWOCfe2ALiCiUzJtWyTy7WuHV84LD0kuS1Tg8pJTM4iIRjScJEeRJc3FTpm
rPnEGlT7WNcPfIs+5XNVlRMCxDwaLCZ3o6mKazri9kAe78pZqqGklkEr/i2KxPtbvybldlAYf7K9
ke16+voe2fMnPrec+gTbY+gkPLfe3ecLzl8coFA/V47Q0lfeji42OpiPo4eh7FHDNRlkqowyPVK/
TfXZaL5e7u/zQJx97rdvxoBRgh1oDQGrJybvRGINvnlnM1b9x6K4WuHoUZpMkY2QEQEy0QC2mYUD
cZWMRwiSmuRhxVutesbAlG8hd60jwp7UZZNjDPe+AorvhmGP7h1rMXNGWGTd7Qk5Wp7YdckPc88B
C6FFYPtLAZLtaOuGLuxd/3KAMBefKMcDFBEMHVsXr+7AXItpDAkRQpWQ1UToUlYVnoz11nS4XCFo
9UWn2KVpqWpTttPDTuujwamGSPEBfUSc3MHp9BIsYaUyM7/Hujl5s7xVn3cCB78uZaRaCfp2Fnqf
fQWxAvqnyZnypnCRN9PQuNGljiLfxdia/5XIXJUuKFvYA6/+S2LGLdeEnzuOuPgQTmJd4Le59hpe
al7JkqDcfMk9fY9C1L2j6GAyDciV+/pHFZ98dWkw+WaUqI48zmauyz5N2MkerK8U7yfZqI0maFLP
JCHqQLZkSg4SQLNOe0Hxdmq5ypf1/kXSKhyREqE3Cw7zlQTjF3hXdCpxu+0tLuLWHvjU9euN9K9g
cIpOhNGVGrXsMbMRiQ/GFBwwcVAJbYksDsAr5y00Lz1OP6DBsb6VTwtAHdl9M4IgNMvcvY7Zmsuh
CpJHrgW5zmy2+5LfdomjU1aDKciH4brVCwbmVIgr+g0ZeSoBSxd+2NzrfDHaoWbKesGQz+6RT7Rd
a23I+71Tjzf5d4jtbYBJMHX+To4vnqcZAZCxb8E97/B6lUokzL0PCasr1I/ZmcOcLWLFZmRMg1ep
Qo+vWgdfPw9CmhpPFOOhZP4cMOgpDCRG8/RvpK6qbOrDbXmLDeaAVDJtX/GzZYdU5v/PRoxVY4zn
MYBtoq34vI6xjvq030aRh7NyURwIS8nIF5z5Biv9RfUO+qi/pMJi+W//ETUYr4WEio6FV0QZ4uPZ
xaGkwGXHGRll7dm4kLDgQwt6W2V5DyizaTuoXcrCPWDCSRLbib7/FwFFjhvjXeJdqwcjExpbU0l+
Cpzt4KWYcC0Tb98DrHUHvmmFmQbu5tfEcYq1E5W3qTkMS0a2hQIVjSWZY+l7djEQWrd72QfNYwK1
u5RP6GI/fLLBVePO9j8JPRNAR0cDq5bfFU/yOzA+0QFlOXRPQKKqHsPOdSvWrnDuStPQ5i2zfS2K
mabif0wH4OPvIlBcyWgU1Rd7K8OGLW7UXfUWYOU3+myfp+17osqPO5nUyFwutx0x9UiKFa/oe/8a
VoKRhgqF+ojvdn2H59tXDWMQSTPXdgMJII5GZ1DzP+Iw5Qr/tvViZSg5QCTVFgpkv1MC2BDD4k8E
dbn7MxRWZQaVAmLgYfIB1XIiqybQHs7k2DYlv4JUfarhJthLhK8hXDL2Llb//M29EQmhcr64/yum
O6Bs31dGcuIa734QmO7U9C+ysohiHXiL7Ff3T4uvfQuaox+57ROXDaHlesOCkvEzG9MZqdTJWLoK
PrthdevSlAzM3TfjlQs9qe7WRuJ+EZfSjZI+GMQ+W5ho99GR+JbHrYUIWhdezLsiWoMwakfkyVg3
R8fViOdPWJIvTrWpGYj9fPGwV9jrZlYTmkNtO+z4TMDV7XX+L86LxVsTgcu2rY+va+dM+SpPvaas
apCWdOYA2Kn2SifzSumsu37yFO7q8f702S6Fvt+ou83KyMnbKqtb9cm/eStWQ5/q+uqk/vh/ciX+
RDKIcTTp3E/XZkMNg6nkfXozhDUM7ezbOpH72K6dpMDexwSBKXcUtj5A6HMlqRBL9en7iR9uVOHb
IRxFd4HJV3tdVZBSRlqVyGzEG8bGPGRN6O8wYWtnMn22hjP5GXz0g/Z5zA3AgPhUcdh/zqGmQZ1Y
13KAaQpqSUy5lfD/KxJlwrsaJmdWgCvcCFZYKIwyPgeH54Nmt/VZJyTvXEA4s1pxMEybBp32RYd0
aHAjtmnxwmS3q+fJiCUbGTgv5i909/NWagyRHfCjAuviHZMBZN1D0Y78qml2knvAD7oyx/iMgVk3
OSuSIPUTx4+iv1CUmcF5ij4Se100kB7+IKLZMpR6B3C+As5ltONHdeWn2Ypk6EIMUXEOQjGIzpHt
gQGfSO046p6cj4y2jFjno/4q24JzitKFc7FywY/Wi38p2atYcvNg7f2CexevQCh7SBJ3yO2DMCVb
h9yAE6fGSqPQjjM309APz1N3vQ7pceehqpD1Yw2Qu20VktIm8Nb47P0ccWR/pPxZN/TBC+68R6Bl
cY4sb+NuDxzZ9hRUBnrwMGlkNiLn0NpIY9nfpTLVf2aDgp/PV9jxCRRIc4DnGxJSkDRYJt1tv4gK
tRMKibH2iFHMiwKGmhCi5aoeoK6zHJmF0hDx6twp4X+eg5HF/O3ohabz5xlyPxPmnjFeFsS6+L4x
Ueouz6ZJ50x7oAHarB8XrnmgfMOnkVdHnDFwERJvaHzGmE439/vvQZFbBUV7PeSMjdHQwv/zTgCr
LOG2HxG702P28ReXTOwQJ3Gy8JlN5GfnLCYISGpSAKP9gzLjPWEQjtmR6+VfzaOZsvF2A2F1l8uE
bJxoS3DvHE6zCvfmXTvScaYh6uMIhjB3oYjmRgPR0Tx/FZ2L9K3QsiGPWz3MPzrJk3GlmaZrLQQg
ATEsihpfFq+tgN8ezo5sy2C8qEOmeV3y/0iUkhs1yP8zlrfeUOzKfgaQmy4XACW+Qdfnia3rnd0+
iaaRgsxGdJ2Q+6laX808Tepeo4Bd4CvithRmKfPnxOijZVrX52ZuCTytMBwU3ZZpWVvSgeecQlg9
B4hh9tlgoyv2Ey+HtOLEgCDgOhfpaNB21FJv6CN9v9ojS66JD0LBsVC6Z5oBPSDTAFNw9wQfcWLT
DCNOgMfQIZQaM18Ifc1KTOb1szbYKAD8a63R9w+xMvaI079F2sTieD8xuF6GcdFSmhz6ROnTO93c
bHeLZnQYJihxLbMpLOF1+6Pkg3CZRn1gp+i0EGNsZgt8iGERezOSOQRHlCPxFPYGxpoP8x7OZmwM
HpPsiCoYyoHDPBQMYnpvrdcvEvzWMuLRnVz0xN42z00nUnnAw9u4UoMaBFwJRSqGt8riixHcNmwa
jz+w40dgobDTsjeToPC2z/qeHzw0HiRUdzeQKqaxCKH+aiQmRBWcgnQkZAlzEfkMxKLZ6WoQxmst
K9JCkfQYU4zrEA4DnmmDloSIqIE1ACMTGXno0DVKwQbJlrUh6QwSxvhsP2CJz7dlvpUjK+1BZ4kj
WKLWbqsaQ0aQbszgXZR9wxKEp+jeGPMpwyQxe/K3cLpfB92J5P+vDoBE54RiYjcb6R6ItHjPF0ku
XS/t/H/YmfbSYRbdbTlF4lcg0UWq98kMvVk0a45tOZB+RBg/FJMn0mbDQsbpdxtqtAHn559pXIBs
y6UiikTBFhl4zLJwdlqKpXoKhcjsQIDbCJk49kqJ0fzuZzvaSGG2eO2Qi2DKiPokO5ZY689Uw8Ps
uAccrGUWL9G+gnQ18uq2mhfLPajJPzU+CBiQLJigpEvVnQ8w+0YjnJ26o2Zw9u8UCSwZy/hcVug1
bErAq0dKiicaFG0TnIxqq0pIfI9dhFY+Frm7cl95gpWnOeTNC7gEiyOQ8BtDIEtemx+ieU5n+ESA
NbVX71iTzgN9GyFn2hOzmR6D83f7LeJVBQoUWdHeqv+PYeUFXqr/TffKvvoKXPNuPkW7HyCsLxII
GEsLiP0UrH6gt8C+jXjaS1jpI1zA2Qz3ax0o1LtWMqigmDZu0pGbadK4an6BMPiuZ8rB4Kcce56m
07OvYziClOe+gNqO6ft6qrDchgrTzbaYzGPewT6WMPMMowqioP0jLgg9AkGFdiAQRfigzqyKUIhy
t2va5xk7rvRquiWPNi+w3gTzb8FT0sauSjdSMQPwcYoYAgIJxSiD9IuY9Sag1Rf70qmnedpUVCJ5
SvsUAVKCRU+FlGmnyobP5caBwJTzEt7dV9cmIjB5VQsAM5z9vICt8FaCclkOIb29EZa5E6qvxDcs
v0NoLJ1SYatdOjDPGn581ayZK/G7ve52mRzfmFCNTBszMpZCBiQM8Vhsn5mjQn4lfKGZLMThYQNp
8XVDCVNUznprpIn6O2IZ9+JOcyB0s21PD9TttxZRbd/tBJv1D03MfzE6u8w3hwdf9IvLzAcmAn8y
WepLwWbmeGJC3Stqg7TMLMOp7yoqiRqvKR/zxuAytM8ydPslNq9asD15U7pMHjvPcqhjt/D0Z8PO
O30BRhekYPVbCbOF59Dg+2b/EwlfJLlMYj/PwmFJRMDEWwF08O8jTa/PumnEqSvswucZSKSeyGRq
DzxPV02pJc+8saRkVR3bC5Agyrc2zaR0IHOwdmDtkR8UgqZy/x+CGiv+xIpEzfYbXxacMzY/q0Fb
uav0IjbEWh6lnTnc7wuO/e1VyG0+Pcg+ggOFaIO3loIyuP+6qXOnqWPQl3EpYP7sKvVtio6o3zOY
QWCXySVDaskN4YGC9gF3lhh940Sq5Z+S91Ei0NwCOKr98QLDbqXaAbMLDycDnWgLw9gGN0zBtkn3
NxsLyuFYOKxBzaUa19Hx02150W9eicVuBXN04Fdy9l+84yYF9mHdnOGXKU2eujut90K9beVT5jY1
vU0JZyHkOhTw+dsFzRPyp5oBE+SMSDOKz9UjfN3dsgifXqPUa8Bin6Q4LFg9rmeB8WqaqjqjJEHQ
ZslNT81A9dzLU8d9r6EO/OlrHhkB/2cOcUtaXSBJo22rzgBrXvm7yCuoJo/Gi/upRM6fpb55qeel
noJH8ATSfhNYGmprMJmARmYZ3HXa2NKloRBbITewt/JPhMIOanHPAqkM8MeuULx8kGC1BuDfDPLc
ZjKN9l44rE5YFkCWQta3AZOitBxwucdxzJi+bwbSONO5YmqcedgbyUlbARxCcZoCEPeAp9l+ohae
5ekYT6k88euSnTn4xfX0bMJfmLXBxh4qBwt2ouFVEshwWL4iejpQ0/b7ggOKGS4pu91OkuPJ971g
ey6Al2P0CHWayxAu52QctRIpB9MEeV7Y/n2SzB4/BcjWgorpUpdbDnVK5ipZlnapcjm950HLkwjq
LTSCGU+0ZjigmIsZi1lzA03g+dBL8WMXlfCfFlICqKWGKXzwJIN0CMdsxIE4Qq0C8e73l6jxk/fo
Vdh6B9H7TMCN/D1jTGvxqlgRgEpgq6KH/TrhpRP+3Pxjjrpp/8na53zrbBaRmGHKZJi5yNJ+KL3E
UFv2uf4E9gl6TtCW1q3C+3gkvw+NEN2C0A8u5cCWVe2Z5N6WecTA0JHBIX840rWSVMjfOKXlJsz9
PWy0oLOBLjxcOnBgJj8PAKnsePF99tqqs1Rg8qI7tUZ7yUgu1wGeI+jvn6x7CPsd4Lnc4HWHvQaZ
rrih08NI/Q5FzDHpS85KJ77Hn+9PHUK7Ghrhpa5Echl3IVr0Wcyldv8U59d36QHorJTWwZYKwKQR
5W/tuEWZ1JU5KpZRMdDGpPBabGPn/qgJsBBeRywgnZLOcc3ifpRvWiTdR33UaCmlJ4gJZYCm2B1j
XJMluDDcJDfvU5mopNtDg6/mgZvrps3EsSJDcronzw4ZMpqH+k1qqUWu3m/DWF4A1KTmiMsTz3eu
NjntjcEfyW6aI7DE4A1g5v8mnIJMaJrlnrbaG84p7/3Bwyj9Jg7YibBv5ufx+TJpSrmtshovXbaz
9fEwcXi0DRZ/dkM1mA6CjCva1ql/kHM08P0cUZR/yd+PUoljbOCgPuFUpAlWN683vosicxrbCera
dgsqa+8Ug9d+BpU1S4iv4TC9cFarhRt9WvP0EQBEpXVdtNc+xTt5/fVvE/xG4Ai4nN2h4pw7bSI9
TiLC8RjXYgx6PyCQ0XKgdpXSZ9JMznTpltE5mkJ7h3mvA2HiExpsLpb0/0BbqaV/fOR+Z3+HpcYw
UZ+PRUa5DrP2hqvgE0mIDVSyTXEiVYlWP/wHQW1grZkLjSlC3GhS4lSqLjBWAog8UP2l2ZBN+SER
ce78uaU7m69bRBhFPW9g3IG5dcFucNHL+GS3Or3to64uDmho/8VU0eKOGCkYpA/I+3X+/LlHBE/u
PFGY9ZJtmlERdphRsFxHkyBMBVI2/r3wF+qrxFplANIgQeuEyItwg5eq2W2IFYRgAozqgAgr1jTx
8fkGgSiSPiqxpUHQQlgijvOtjRwQoeohY61rmixvvhQ5P/8h94oJ0iXU6Sk9AkQ3i2DMgyQxnnkb
fB/CzFglcH0nR2cp1eTX3uds8AmzxtpJ0fbMLnXFssHjFMMVtYcWrvfqRdG/bY2QVEtZkVjNuwGc
1KgKUKAtyBoqfGaP86su3eHejTg0HsiJcaobIDYVzomNmk9rBPJgSMBJijkG4EhYIbN6fRxA2sxl
zyB6BFyz5WI1pGFSUxHMcgWB4L3G85bHzv88h4y2unG6QtkdHoCwvs2qgDYBgt6MNhaHPCGlceoQ
sQC2dWhz9m/u7t21v0p3hnHrzn2jSI13EWhfp67HhqeUpECyi4sDcAoEokhRZHS+GXflf3RDdzd2
aMGtGcYXUy3iooim7jIG0UKbsd0blNmZsr12QwwqsLiel/C6EYs/NnzO++gXD1yAN2gnUgo7Jq7G
F8TN7KOSQYMfbANEms1rZVxmNTtvhCH6TZNU8Hz4NUD0DQbfq43h74jMOwu1/aet8OafJ0Q9i8XN
4bQezZgSp1ewDM7qfnkLk8EPCblbh+Y/MUDd6ZvG1RSrpW+icNDA0OPl02pn4jkb4azCdvn4HxKG
7irjGdEogTkmaN5DUWHW+Dx+iQFyqGEvxXRdf+UahDBlQel+gzMcvwosvVvNig+Y9z8tJTuZLHOR
Q6x49a5kWXMrgCktczR9I4D9fwNT723SxaPHv6kakJVosbOuAl3y9aX0DPzx5poX904xWCHOLpJ+
j/pDwCRbZ5kxdh1SRbpy3qQ+DyoS0Sm1RfeDTmcom7EXDq7b7xPxbKhiyXkOTshmYFEJ5XqEfcbe
2649wZF5TsdNJoh0iRAEOB480HB7cDwdU0bjHvuuUjUmT17ldpLyNuBani8HBaq/8F6KBnKFUB3c
f9kW489xf0iBGLZkaXwdnqoFxugBeK61hvVyJNuPCB8DkOzhw/6WujZ1nr9zVvck5MqowVduKzr9
p2om3uk9WXSPGb2o4bZ6li80ix1pRsvF9m9NlH2njZaO8pyHBV9EWC9B8NmDaHDAe2/Qa7SkhiKC
/94TZTx9ijnKl+aKEaZZbPMrJ01b1U0HAlxTiDBEFzI+fcD904TJfGgZjkuVUT6Hrb6gqP4AYVt8
70sqOZkNJ0jXR790NidmhM3tv4XFhWd3YDhiE0YLIL/PXE52IgYBrnhL1VK4NfzrvzT2IRDqv67c
Au5wdHdP1270ff54vZx1K+eptGHqsay6jqoJk5tW7hPs/BpMpov77ZX62ew+SZkWFtjon1m/y6+A
WaL1LzxbclZ9SWJ7lgsNfJvwOPeyHg6i3O/NtkQNzY/5rY4vjo3Wio3sYkuUkm1oUv5KwCsao2sO
ZmO9CNIJCujFL9NNSsIrigHVGVwZInXG+binMLXf4obCDRIACknYR/e1LXwyHP7rkjpVZeSpg7JC
g+dv0SmSFU8DsWFdez8O+CoLyoxz/V3AKRJl7JNKfVAXbZ6j3vaCkQYTctzBeZ5rFX6Wm/eubnMm
TKvz8JRDqMGGP+mFrD39NJHey1+Uy0V7Efy6NG9qm6mRSWZzXwiohoLjqlElaaBwH0z6sWGLtL6g
PpPAIQUl37RmzkWP8CyfzmGmfsOaLX0JGIAjNgLXHEz96SobKBdhA6wtqYe1jUliuPEBHl7qRqWF
VmuvrE2Dwmbo5oMkgATtMycfvlYzBnmx1SS+s8KofJ5Vj90ZbD6AkE/g8JizgGCHZWdXPn/9JD7Z
7Ps7eQEa/cxxHndj+nzTMhHz0zNsfLm1n4jTKaGiEMDsQVCCVAiXDDB199YvkRMruKJizEIVHsqH
bAIedOg9PwfSivAMmoe+uedGf66F9ygh6oXIc+9t+1S2nFwMBwrfm9VPQfrERitx4fQZpJ18GpYL
fYyzj0okeMsP6Vo9yG4X7Bop+6WQKk0eNQj2/RFTeIyRyatrf09RxEKQ/W2fYcVYupkSr9qWmNHL
FvNQyVfxN9MR3a7kbUyiNSCAU1c6lwHtn1C34fpK4wODgiDkSS6KhYLmUIZsaWvfAKvidb3gmkIx
h8pp+4obIh/g4uT9YNz7bwZsGAnuKrlmuRq5LRmWNIpm7pzpHwZX2Dj7/WLE635Y+PDYtEtYdWkn
nCHiFXCP0/8HT34rzawM1Pq+vcFpadmWvF6D6w3DaEOCdhLreDBt2liWqeJk0ysi/qHWNo91/uVv
o86T4xvzPtZd6hRU3kR8ugg2YHIcTXNkdmUebUUCmB/GQCjaT9vnVqSWyMNRFb+0X51CrbDnouSU
vICNw2EXHsvS2dfCi4J3U6SC8N6/cxtr1of8md9rkKrZyzu1mJqBt+JrBc1qI+cm99gDnZcu4tRF
xerPXQEMzkyX1zXkjpmD01Y35iGY0GKr/as5NkhvkXrDWrHPBGZis6iAvuvF2kLpoBcR+Bcrrso7
tJseVxVSt0/6EL2np9pZc28f7O5xVDdSUuqUmyjaSDg3EaHCmG06QZaGhFZvVGLErS74vSBTLLgC
IOXWZnHr8FkuIU7anBi5yTl5OLfWyXAZJeyaSIyosSrx5Ya3FOADnFZ6fWxRJ1kh0IcsllIC4hJn
LTC/7bGzT7sPtc7jOfu7Cg2W7yVS5xTQ3HSjqwtypnE65VBspeAkNOAbf6lV8jWrcwvKRR2fALt4
Tt4gqBkKcEDoFXo3rLo5fhOg+d0zNA18B1hFkgjLEGdHEvqPNK2h3QkrWzaL3oysGaYcqc8Jvs81
Bn+P6IdWBRXCG02wX73XyaRL5QtQPjAmfRHaT/wIyDaDVSaU7evhOs4KPEA/6i6uxM5SP+DraPLU
l7g4jVA0dwgEwSBpESMTrEAwYwL5G/fRX3QGmb/hw6MQnlgATSUTg0QHLLrIEgn/VrlMIzoF/prm
N6edolE/20S4oiEkKi49DwLXHe1GKi1rh3GHwTbnPWL570WEtJyA7tVaEbwf9FPLSUfUi/vo4Lkc
ACP5PZAq2K5rQVWUBeA1pEJ3hBIVUnAHmowKfE3tG6wRVhNTQ9HdEcE3wHW8uRzyFh6kqHepwG3x
y3kMLyxsiD/pBH3UHC3Juq2k0zBnCSKcWjsQedUo+P+mRo1QcpQuHk+0mtMVmJ7NDZF/RWXVihkA
b/4SPqW6157svxDpLizoC9/ZResgr/h178iFgqJXeY1EGreXjxcl4eICRufsk++5y/FrJU0Fb7Qi
Pkod11yf/nrJ1xDRI5Yg8bII6cG5fBY147pCsmRCknkktaAy+Fj38iuINrbMuzZODcH6WxHFVZP6
8boAwX1tXamMa4yygtsw7VIrU9NST/jHD34BfTsQp07cCPUQwZVLldnN/7xnL4GApgD8fs8Cz/xR
1J1I+z76IPt+ZB/iy6110aStoxAuZfKlnERTj0T4+ZC30pCUS91t9Tn32vmtKu8LLZl05SnrjdEE
Dmdb6yK17wSPx08yOdm/mFDb/+qkVzGFewDc8keMmqsQKD5eYy0jnosVOPEVH4vd9JFfkHFX2hsk
OKUPVo03kINPTOh+9FyIul3F8nXe4TDPqaRckCZpieKFq2vf2vP/0JYD3TmF7pG59pgQ0FevCbiz
GccE6JseP3WqnRGXxk+HcDGUh9L4TXuTZbp7WWHdGN5z6tpU/VxjzXkSuH4HU0mORII3XQLaWjAw
YaF10NiLeKRggj6JCOMSVZVknHMylStY96ZTWIHx90zz2XfFFbTbxXQsrYgxAfEMc+3cWM9/ADiI
TxpuSr35y6sca2h9xt/y8ScDreSXlk4tmkqQSU9D9XCgWRYXZB9TTPpgrzovifRDSG+MooFYxnko
OmtP+AOKPWi6H+4vmq3Z+TTWJObsKdNNcCO0cmmprqqqshnagq/FrQCArw+FOpKJnQuGCI4KvzS5
FZOq62JhF3EOr82UvRRAf8S6p1WnYdyX0LFICFDr+DPPhInwdVDQW1QMb+mbG+EIHObNc9KyAIJA
eLkdRjLUidzIjFs/RQoSXFn0FGbsAbPJpZiMW5mqGR2kzrUoekaoFArlkmSdXg9B+E5T2ndcPOt8
+evNxQmNYVoDBPEUGBk91PX+raxvd7MxiC57j/cGkBaLNxh1c/l+U6KIRDTau+wi9L2iepZ3JYny
Tn/l6B9Dis2FdwmRF2WxIQRKplGhpq9nmzRPyRxfaJtlOPDfd1aGLOzvrYEV5rNR4bPazFxtVLfu
DctkuQiOjsR3qzlkcePF/7C9Ysps6FmxoHIPV4KmOJVcDAl25j/3MKMQpt9lkETTkQyJiN7O8bVG
hc+4liaFZb1PTC5alOsmF0CMkreZYy0oK0W/0grc+OPUChUK03cr9UbT9K2JTUVhCHdogqoCl4om
2CYTDMaeOoEG+P/dZlwA5gR1IRyzLnb5+qdR3dtkorD6nAqOcUIgic0pi0O8RrInKsnTmYlWv1b8
QmNvjoqyt73LfGfnx8aJdaSQgW1n54yMGNZLS+bTdrxILMwNngAw9mejlChQOH4sYqayca+m/ZQg
PBgWnaioFOzrQqqMxA5ykkwrB+GdOANm7LuVYZHOVxCSvdEz+IZT1eseQ2+Qczb17Jnzz+8JO0lU
4JmEceNzuOr5Qy9CQ7dbXxFeDnZ7VwFgTUZtJZ9plJgo+7wjVvkrKZ6M12+H61JtS+weu3g9TJSu
HeyyD/H80W+IwJWqys9mQpRGECS9RZcbiJLJRgQ563qsFhlNXzaUJDXEy+2C8chO/yKzP/wwmET0
myjeyQoxDUhfmI1k1cujMxtgGJERmFBnBxuNycx6U6SmMIuxRdpiIUuyPkqwAF0yjSJ5BRZSldny
gx0l4Q6r0TD43vQWmM80qJjm4txVjbJr/2mJPDIer8VvFbhzUkqR+OVpWEycZTAsHeFcluTmr3h8
bTaatGLsuO/DkaW4JVGodKnCoqGaEUg1V0rqGlHvwX9wv54WA8FlAIexeKNTyn4z3DTXdgm0CxCM
9yd5ktDJ4Ehskxm97IX/Wyv8tM2OsmufkH9Li3NFqp9ZIClmbA1ttKbDe2clY4bBle97x4BHJxaB
UimXomTCEdxY41QZgHBQnWAoEHLsjJoSYJC7Qb9CM+qk7d9llSK9M7RTThH2ocCX16hkej3+iYj6
XhKUEyyqJJS3wp4H0OYccORmNr89vOfdpmnL0JqE4yBo3eCv8RNbEIQB5S/OleSYrsF1kYMTe8B3
EgIoXPUy5ulKAisgIc5rEoWp7iAL2UUoZ/TKP/X6IGgd2TAkay4Cb27VOVcJiTB9FVTXiZ3Q8Yzv
krwWzu8AIpl6w4SHmuzCUP3ZosT+6+QAdwGlk//mCD4C5NFX7lmRt/LF5dxPv4JHk5/k3Y5pOUY+
Qx11qXSrRQKAZINjn/FO0W4g9+WULjifxuQuSmSIDbMrDmmsfeTzurcT3gW9jdiaqM2bJtSm/+eo
h4+B5SzAAV0OUYg8hhWPuqS0EmOQQ0ZPvB+RgTBg201ph7TW0ic3HYhzz3YkNcMBKj+OD1/M7gT4
y/86csDys9rdDRkHl6xleT3Vk/E409m0cBoujd0iSnRe4FrQWvJ5NE4t8scRKbW0RZvr9HP14qj7
MZTB3wwOp22WPKYcUE75LWRWflxk2W6MOZnQcuQWMXnXPMcvL9TvT79SPuxOn8Jjqy7sdrvaehqV
TxHVrp+DKKQhFwB0swXZCtgph3a9l0KtNpoXcWmtJENmd4OmPavTR7FFID7buU37kPeHJkPGRrA8
rPyhut+br9rn390S8BZU4bd568yUoyds/gwX0wB2h8QH20v+l1COFnmiEI9xkTtecKL4DkLeR8BV
95r2AwbFimkJggRkFB9yICxzTI5gTqTx5yG8Oho15mGF5uggJeUqk+x1zzLt1Rwj82g1EYTctVyE
Ju6sLPzNs3CTgS5iHkIJtUjvtpnmRpg9pZzmop/7KMcH/K+X/MYmoiddmYNGcECN0Y4dzI+cT2lA
ZQYa/YHZq1nVxW3D4gU/mCA6HUYETa10uAR57N8zP1xhWypdQDTCldPlA0FaZc5Cnu+xRaBmCsrI
q1kAjY6TyDva4SQPz5Ej1fh4Zr6rT6GDeWn0V1I4wGcOP69bzPdzl0wXLHnCo6/BJ9LIris4PgU5
5cofjLfharC1alR2xZq8/aKcVHUNljDoZYEuruaNP8lrQJvJ7LLALXbJuNE8SdIA8J/UCrXqPx8u
4+chjcYOJA2GMVUHItYyKcCAa6NE4QnMiWOYQstD19ERP04PXQuRMi2QofpGhTEqnYa5oSQVBNi5
V1Y+ZThku75GVG9HRRWTAG1mvWVeiVI0D8ZI0iuRZOl8/W892RIWfTrDHI3+EfEx1wVl/Qev4Fbd
j9ai5CoTIIXYzsPqklLDRpGtfTDKLZkCfY7JEynI0pZGlsAakdKFzkdq64rrc2NhB5dvX8APlOA1
iF7Eg+zyTqnQGsILaqoVRfGFN3nkAQgDKdRarGMat1i3wctycy4JlwmfSJoPQTD2Otcmeh5cUdXX
yAw4jbmt4kNSxspC3HmM8vfCrMQvJDYBITHcIRk2sxSlRld2AZ6URGZzE0qtvBZrMQ5VK/94xFjC
cVc3S5Vuquu3tAqw7moSqlznIUtoG1VDUF6NpGWZQBPNV9Y9cVeztl+8PsLLNdh5hBS3w6Wnt44p
qs8HQpCV+SfXb/SlXfRmq8DNGF0/ePGAwYXaORvSg1vpxVR6+XGUCV9PeJjj6x3Bw5KYC7LYMoCV
8qG0uDC0W/lcP3sG9KePv+iKaTP+TeSvBLGLrRib1J9X8jnzp9ArzbaUQI6Qs6Arga8nD9e9WI7W
zzBzguEzUhXVeG92r7GbHkmW/MkCPyZbX9yNXaTDQ0xnIisXYaEn/zys+AmXUCyQKwFQpRKpKXz3
gYdaDG6G4WP9O2Ka0xuHcMVjpm+dN7QYQubdTYrdt9hyxP/fVrE2J+BkrL9U+2YQ6U32RtYcUgLQ
bNX7Fc9oHLnClRRrZoKN9luDkSRkdPcSgpINl+mC8kCrBYNmvoN2GaTOLEyf+8g7WimANtmUI9tg
syJL+ZpEQFbSrZucNRPNMpfcucjuwCCIFyWhHqr5DeTg9shPMn6I9hJWiMmL22MxRTsMSkyK0SY6
uc+r6JEfH9s6Ddnmjwhcy/TFs5OB5L6E3IfabwxU9ydEq4rA00O7d7PnAHT/hc0pxOEr1xDv3m1Q
Le2900XvrygxeVX34SsSJlTdmyI9W8kVBRJr2ABeQ8VuRC4FUkfanVKxvHGLOIWhwOXWN+soDBMM
pXIoPJgsBRFpZm/hT/YBWwgVJUeksm9C9l/mlFilUgIgPmrf5cgHeL7kEIASHdgo3O/Zqb7MXD6t
moW7tGcrbj12+jcfKJRDwXAMUraHveQYNjrq1i7zNFHv/i8DhG+wIIX+fMGN3J/pIJ/JY95rw9Zu
PgqdtdcgawIe93mpBXrdK19g2NekxHMXHlT+DPPmqBu9EDmqSu1wJ5TeRZXhHlIqULmqyHuLALCF
7uKRRSsaKExFgbHdvvjOsKTNFmxmYT2DHnbjAZGDTa57y2fTUSdAf+UXATbwBFzjfTLlPUJask8u
25HKPFW9+2P/V1bACwtp/M7rxFSyUkZtes1INpTHgWZHIt1K3SWrrAQjWMPzVLD1DRtbqtuHkmCX
rw83Dvi4yUqfASaKFUI72VzBoxe1bZmZkG+OkV1VVa9L6+pl8tlSiZIa1KRynRiG7EaHZIbZoPaq
aj2b1M54+nIBzgZZ5Njac30ETTWQPL9VV9kylL3PiKcJlg9aW47YJ7ziF1G+fIkx1pka1h2xtLwF
fCfdsbtU6BLIkRM4nYRn9qMn6RKuXMPksGSOITU/wkS+wo/CaBqvVVObWCWPz17u4CIvErGxK5YC
vUghtZGcmhrFqPZJkdQDDctnUM0EfR9I+DBgT+Kv12PAqor0gDMNZTQbrKnYtTv9g6+GoUgDTmur
obG+HP0lEQMhjGFrr+/mqmDE3ECSlW6yN/jh+99MO3VBZ+k0UzSkCKzCUvhbMiKUEb7IhIAHaYBg
5vS0USNufHFMLPQhABFDj0tLmUGwy8nTyTTCazWvXbf8HU5ZbMkRkOMivwdlei4aa6ahxy9OGlnN
g35hUfLKaOkiqPRpgOyAzwV5d2yrNF3H3KrnmFlJ740bzuV+dH9NTUf4Xrb3CZca0m4AZ2W0Kcn6
MsYZq5rKxIcuTKyPGT4tpLkuzZ5SVQxX15m/d3CTyCTNXCP1odTRrkB6NF3NzoS2u1tjTFyymsUF
eb4CaAjb3VSRAgHWxQb/H42e+CLQvPsQDyolLgBG9EOWkGD7G7Dk6ZwNMfEDNix3KEGLd+WzuO7A
wK0q20QR+wL5DAKwghY1LLUF9GyrvnO5UJj4XkehfiGS1ZPuI0fZv6LNxs6+xTd+6rBmG0aDAd6h
lT11au1HQYmIq8cgnegthiO2rddWNrz8hmuI+LykmXIsg1joc+nMRwlnzFEyv76D5RMNwuN5KXmi
PwkYPoWvmibU58s0BvKRnz+I5BJyAsF/dhuSHzM1diBlUIje9+r2FYPjod2s4oYmGiT7u2M5vf5W
Z+Kxz5frn6RfsGmnNcCdFuUj1mXupbaIOVqSDcv0cVVseAtMyiLGG4G/d7tdS0IFPzARiMMMX4Jk
BKDwjXJubxVW5yjUWLbwuolvx1St0YWEdZMpzF3hMLFGyN7virjsgfhm1pmhLZ3Oezq7Ky+tGmoI
BftjbAIV1xpGJKtW8OldTm0xoSWEMNs9E20V5y0Gnowg0y1bwWpDRXIoSLTG4dk76hjCZd57opiF
MG+rZhBtKv39M9kgeROWWSl6WTaFkKTfcpeDFljmpSlv3RPGNArK65wlRYRK2D5L0RY8Qf2Gd5yF
QhEJMg2+0qzFjvHE2xrjUlx0iBYfbt60QKoOkZgCtynqyXs5cQ4SmD3cp5fptMBxL7TgWd5nYTCL
fIRLbqBg7QBzuf8V1J3IppAlQ2w+rjTAJFLTilUotvrBwgvjWRv2dG6m7DOa3cogRtiFTk6v7LWe
YJVsyHpS9bVqV4b7LCCekzFBfp1tlO+K92zKwNP+/tBZ1IH4YBspfC68FpSJw9+neXDHkpsfQ1Ty
0L5yRNuP1Bjh9NeHi4xrZ3/O5pg23PyoQrgsh+kUbSHaD84GNH9a5J9g+ycABw1QxySZ5ZDGarup
HWu/x2ozrwgueWpMWZT5CFQuA5o0pJgaVNWf7TGpbBPhZn8C9LEG67Ba0MOiozphOqlfMMsLO20L
4HWIGmbuK3puVXoYNqnCktycH49vzk6tJtnp5TreywCoLCeY14bJS+uyzbwsYv0SMGf5ThZWEfTE
uUauIFwFTCBtF+iB6pzIgqLt8aPXTAG6/sS8xV4ozCg7pYRZ1efZ8S1eHinHTheELTVRoBh3LaUd
dr5lIyRrOQA4taqMaV0WDL/XOtv9cqmMSt7PdQI+NM3uTow7ZbFSKmZCqiLvo8kLwx7VkmdPUZWo
kndWIK61sbcvEuZbx/IWgtoi9Vcs4lBj6cy3uv1mmcQpxZkS9HVPX1uQD5LfkYic+YhjUy1Lkg1C
yoAmahTjrr0Xh6etA4790or9YZ7JIdzrPLyMpv7SLaDtncca/L8XpG4xO1rFYnfYruhcv7myBD83
zmm34ljSE1rN8lKemiHYih7fg+XDmzVevf092OWKN2e3WjRO+sgKfJgu3sFVL6s6AJWHscc4WDxO
OiZ1mH62tzjragj9B/W31cCwwNkPkY7E0OocLAFnV8QSzyE2xrV3LQ6DsUYgXMTJTx/ECSE8fPNt
UdQiM76n/evcTP3vlL8JZLkH62uvF6RJ2okqfiDS2UmLUf9lMQpY3Ok8MvUp/W/DWxoTD1buPvYM
EFgzVw+OCxg0azuxVDR28Z4MpR1XJ3JVtrETPIq9SFPznon15BqtwgHb2R6l2peTzX/k46v1JzOu
U5Lw7rdlYWNN/OvQbTFtCQbQIsirzfI2c+D6wdKRH3IctxucUAhGg+kLkVLv3uEaD8GgqCuXiJ7g
g9raXium4X6QfURRgJQJzxNBVSCrcGQX7PZQLDRGER/Txy8dv5cTTTk1ZkUgPPN3LqMvDG/k2xtx
AiIDEIev4qsOVzWDLf0KEXd5K9dIkBnmuuVnsz+0rr0OdtPXv0HzR4A5D2HfBqt+eQx/mTNO84NG
Y4jGiPSnjRkyfTX8N+wMzZE1lq+xcSxvKfM9E2l0Gymz0aZSEuN1QBjDgRCI6oqv+7642maa5nam
FREGTVR4bIWqa53VKXOAXHJT3HgNAUSeLql2WkyN7b8eLb8JODgU52ZFvedmM8jl/9PJHp8ynIyE
HVvwAjZehJCcoorh1cKW5vPblUwanup43ctIV/7KirDWxAxFN1VI/DAZG6LpgFA7+avmZGU8GUtC
IiS642oPq28qWYCAXL3d7ffw7ycm+hEqHOhiozYSpUkSEuO/kXNB3Mvk0x4kRRSeUO7Pu7d1LwJn
mjbyxslrd/qnchZmiiy9T+EYO8T8a8YXYpMzZLqq/ijni+ot5XrAQWHUxRzFRU3Q6XW7Sn14103u
U1LxOcXJQZWAVwFSPEVMLzX5PAJIC4H/GF8KrfEZuM+dWItWdtO/i5t5f7jvzT4xXpoRak8Dlis7
K4s7CaB2Z2kiBJIszxyo5UR2KVDcV128taieWUjh+zFRdCJzEACd3xOlgGdZckfBEM+CxWbqG/Rz
ehICnx+w84qSAOMZclChWMfeGRePnsaw2/CjF/L/dCOUqbHYtoO8zPD4UsFLl1EDrIHPA+GibSd0
50Ajw5EzJ1p0lPBdNjWbCmcCfUe+XPPu2NRLqS81cX0Z4wRsNEnKFeg4xyhbBStcrDb0zBsI3CEY
cNKKJ4nRYr/iNjnu7FpsPbLEB7emPJx/GjxlXgcYTv+dER3mv/1WfFht3U71qws5LXpC7k6l3tWj
Mz+kTkmDBsD6S40J+oe1ClMhqnH4blZk2M2N+/QywkvdWh0X4ZSiqmSRuGKQddptnpNKGg1jIsWZ
rU1arAnm06Y2Ak+WneL8Hn2zri5DBmxJV2yoA8oair+7TUYhqZ47Z3OKkGUS+iXCGXzGVhEo4HUh
d9deQhO4sm4UWoz06wQ5u73dM+9EeFcUHmw40QstXWmZn6CzjjOAsQ/EIYWCR6jhNNl7h45iKBBZ
s69HbVk1j6m40vaRH9AJWsmSKvwN9Sq9Ry2oQY7EFPPOqXu8kSu+EyAHJ9d/VxWZ5IZlEXx849wY
SDgGn1si4PwuQqI4KTxl6aAIboQqAqALGvKQoC4L4w5Lk5t/48+0zFABkEDaBAiygT0bN93Iq0zs
4/XLu76ba6/W8EBHJZjzkIyQd/6ktCgK6/KXLxbaDUyhfMfGg5lrnwImhIHTLkMy0Xd0+9zhCl6h
QiXlXTTEuzC85XbFaBbGUpNi97MtsLB5RwwfPnWyX1D207UBhHu/dGiayy4VxU5anOKNT/wlFV2k
I6+G7Pb82fN39DVTHRYqSz4/036k8LxUytM/75AE/xBDE9C/TCVPq/fvguVMBBfVGT7PXM0kDA3l
psaWIgi3zMh1pJocMh2QdoX8Atsl5LMgaIqn3d2ats6pR45tqG/hFFAbt8+1iaFpedr3uaei+QUc
duFahKVf5YdXev9d4EPSEtC9Fmb0UNmkCel6HaPv9xVXTl0Un2w79It3JvDiqbncZsOIZ9Yd4mxv
/oN/BRt0xDYcGZKwQlBB8oS6+ZNk14NDeZtErHiPT92OfVCRCJqXqQ1rnSw4+jzX1oNumWRXp8/+
e6scUiViNJSZ58X300dvhRKn5U2T/yp7J+JuGtznXUduiHSFtrShAbicUl/3Jj0Ctnm0Onus9wmI
/kROstnSmjQejARMHXNoc25AZk3soD8PP5YDT2h4DwINNxX6bRTUmaU53+60Yptb2orWgLxAo9h2
rfZz/lOPtHUR9XKwYMiuAxYfWRY1Pz3LwdTIurnWxTJE/mFj8B8l77fG41xNpHEFpA+BdADt0Nbi
5fE/XNU9zD0ghbzUEQsvFwUVy5SdYk7jUpYcJdBLhVYMAENyNdp7r0dPcCuumzxOEXsq8mI5Phet
zow52m+c6n4gjfMtEw8Oxsh1Q94x9IDsviInykXz4VY1y/xuh0WwOUwudQdAYA93OFIVOWGA9Z0d
/I4iqg+zPuwkJCIJxwLn8R5EpkJyGyNVyqlV4kCbzs0YQWHHgZS+t5G/7XGtT7vW6K097uiPfC6D
P9l9SZ999Ij1qBXSxdB+AFp7b58ygtfSJyuHrEACDPwT/c1J8bSTfq27pC0WJcnYW12+BK5hwWcT
Y6hit4muQTA2ybtK4NJCVfysXHR4241y9Vb4ngye/5v7z1MWEarpL6imfS3ocET4AtZz3jL7fGM6
VqaLW0y6s3/MgaAopB/odD7w828xKkBI95EVApMTn4cYH5w/mk1qnX29Z+TiBvSJOAh0xIDci+2H
Tn7mMBkpXwg4jwBxbQESEpoWgUdeovVQFgttdCVlyaM+z/JpAJgtYmGCpabVv+HgE7Bk+cAiMW8A
tKNYpU/eEW5TIwGnAj6AsYpkok4ihTuqVmJ13EOQep+nNljslfsgArNm/1BVvcIzzDzGGpZL3E36
B+XwAnPwuovmMOeyd+LVdwd8KYkNZXq5N6BC9coX91EmWcGVZzkxVV0IIOwFm7QxeU/rn9zz1y+R
4qapNnbzDXffB6CDtu6KoYVSBUgplimqouSUZWNXLWDXVAY7Dm8uxELGI2ZDui3+vjuSEbzNvIfT
GU87JAxKZ8WtL3HLlzjz34LERu4Yn15lS/G721iFawaAhNxBM23XI7MGbuq5c5OlmwSFibqV10Yy
ipw8C0B3/QipMBh16mFxspElV9HAP2uj1lAGa5RfbT0PrTOqRHMvDq1P7yTMGoC+BbGw45p5eb8e
kIr1K1DBMRChsdgAP93z+s/2bOsDdSlrp548WrE3bvTfWHlNs2R5GTXRDsB/6oDcvGcOfDlZs2WJ
Kh1tvIRjBOQwSKlNHaqwv3pFDOLsokNY7cpNKLMg4w3fHsNQ0ww2A61xDVAdwrQC4PgQngd7Y8dK
WgQNFhxSkhDPb4F92mc4uFZFUNF1y/W3C7x/n/7dopulggUURJxxrVMpnAX05FrEYzAC858opmxd
fIijOrT5ilphxUPsORvrGOBNJBYqpdFR+BWKBHDlbBILHvU2MHQNDTaHjd7TE8xfpCvZK5qenL2Q
k3F8VAwyq/pyjbZXJ4YeNDLDOdxb/T2UtcER4emYsFZrMqUt41tfmSjs8sXlfOIPmo99w1KFmWyg
9lhBwDaq298YSOaVaJc0l3KdMg3tr7CGed5/iCgS59lqRb2TezlurhfVvuI1yuw8Xb1b6On1TPFm
smNsKG7HapL/+BV70POtnx7xFPAVaP+ZGDwO7EIsY4MdXO6GyfavSwm0i7uCtnx6eBV5YoNuzVTv
krlbvcU1NvQTpE/pwMOdW4Xd3EWZJF6I6FSt30DuqIjJRpMLI/clm/jQ8q0Og6EUKaGdvj6i5TXj
i4Vnz/clVL65uhQPOqpxuq21dvKH6+Q5GXw/9409BhOtzBjr9oTQFDtKdFcBtPZukwsuUIXlXg3o
h3cKxAdSFEDJlVRhYWgGVhNTUpXBsQNVtdW2PeKHzick4m1RputB5EUdGH8p8sGd5PcaORBS7LR8
zFA60BbbNO4ItjWvvEa1ie3ZPA/G4D0oTKBfzE+HHkymk5lRLnlZJKiATfMl00fp+78fA5rBUUKU
wjaIWJP9868UPYIBt2ah7ZTUdF+tSgAIKvonJwzAPWYA1ULV+bK9eRTbsQiYBRhpD9sZ3WX7POj5
jK3LO4SyuciTAZ22/mV24meFYoXqynvUfbG06tZ3GIUkUS4hgcB6HHqQwb8+Yv1x/PNlzFEgltND
ZBD52zFOL5CxmwROOTGL0LeFfhl/rj3v3sHSxt3M2NbttrgP8GjThN/V37UUENIU9UhKSVJYRxtR
bkZ5NLHAh/2Lys1bvAJM3b7vdCDT8JYws6uHdYtfGB9dwpiD+PjmmZFmHFt1tLYNm/LV+FPENVrr
aLJUixCrfHS4IYJF64yVhYuR1WoLEV31j/s2/Ve99Mt5zU81EBEncvrqvruxSXM0yQSI2kBgHC2a
nmwUaUOo0AwCOxS5YYzPu2jIK3tQipXo+3zOIh9lmbSIvDFKjf8wo19QJwaCvEcDkgh7Q4xZtjEF
arupwWhCt6sMPPvB1cgbDxuTfdAr6YSNIfJwyrUZONckoO3M3FUupOv/lvFpxwvvDYNRt8E2yUkR
C4VAkWqfHH+UQi9AEUxAVn5mLNp0egQ//jxC7puBiyy14hLY2rbwQ/OJ3tpKCShpSYrb7CsUmwpR
i9cnUmqxDH/O3Ds8iTNKExSSTT390nxbFN/zp38gh9BqVe3+T78OspNaqIhZqh4Q8hjD3KhgjZQl
bN7abWNm3rKrgZgcuA/5nNW3vW7SX+kgvPCgQx7zCxtZDmSmAi7hGyJQoLXhtvK0RBs3RsaD3dpw
VUHLwXePX4oAD9z2O45o510e1BiFAP5imcQEDYXqCVISJMyVnNu2y7CNQ9GG10lc89StZBe+ZaVz
v9jVWPGK60D5Vd3zwqZitbT04MhoYeSXjhlQM/gx/GgLVVFZEO5LNBSwMz6sDCd2c3PR+JoMoGWN
18Htaos219vOfmRw+c/larkbqSGI1W4gwUI11f490dHV8LynEjC3J3xcu7igY4Tp3KpSSsifeJS0
CMd5WOQcNWcnO8utyqN8o0mtXaz/5csOkJkFI5IQYriy6bkIrYg181wr520NhTimNlw5blyCXspj
a1Q7Yb/OIG0Yi03HbgOGW5L0WHZ7US4E4oMB6lT8xRNIUbCeew+E4a2vVYhiu6EJzMT53BIfiZGU
5ODA/YjFF7Pj7Y3jTwLz0wgjBftbehf7ko4R9PXDGpVszHAC5N1wTvJlbbDkUnHYbUvmkceLOxm3
zg2YdO1JKQYDbWXWznZ+lx8/FNDXcc88xRvx3ozNLTzc/LZCVlslQz+3AnsgWcQ4zbVKtBe7n2vv
+JYeFqQt10nhwzKqIIb0CRkhrBm2k8v2BE4FV+iB5LPLsUDQ85Ig3wmQZpcNsAfK3y7J1I3k7OBf
sRTYTindJY/QVCCh9FUWXmkDKhMvCEN/IpPN+C3dE1t34WYPt8IFJ/8qx4thn5IOkeFSzq5mGPu9
1dxG2AFPawuN7CcflY3KubU/AbptiYiDbU/Ri9a0Fm9Q+Ow8s+cjOkBssW5VHd0loldNLI/7LH4F
c+H2hsEeLl5llR200IGbSo21omUiHTuIDewCWM47gaRENlrT+1foomSi56iZnIBp884mKSCS0W7c
bM+1JzghO7Da6KdNTEhBmpiCke4W1+8dSyEzsk6vq4GWD0oN3qXRu/ZyNFW3bPdGlajNIk4A8BlO
65p9sdKvL3+Anwlh1yM8nOQWeN+xuWI6faCRmtg8JHGlpiLTH8M02qgruZkgNUb6yxCQIfswymv7
csVHkYJD99fowobWn+TmmBzGchuzOlSJpiSrDpJSGzzdTh0+7XPly7zOIE+92Q0trS5NPuYjz+VX
OJW75Zg7yX3U3SDwfKqa/WZPKyXP5EQUq0xJNK8iWxTYrNtvFFISE1tUMAObm1rTFcDXE8gaCCTg
E6dapSXgGtNVriHbgyk3XWzFW3KkuHRVO/Oi+90YnGv24R5EixSDD0nN4x7LPqGIvg9ii1fuXpbm
K9/iZElcplKYxkgcxflkwBmOrzYJfEMkI5GaZOt2vc3rNe7xrT2D/ccXboJsQStk4P+Uozl0XTwk
mm0ptkL4j7jVsYn8CjRH8JXQN1UP9X+D2BbIB0iKlBPU5KLoO8tl0pPz9wMsOw16H25/gdhFjia/
ei3QRb2Q2rlEDOixg+Ri/Xg8IaxrrN0S6KzTYLpk9ogAU3X/GHtTfv4dEytZKdzYFMKdS4NUJobN
pkaxndo3Q41A0ezB9Q73kWNJybIi2fi9n61xkcxcpmDhsXR/ErwIT1B410Il6ILxgTejQ+Ew8tQN
XbpFP14R/nCF5C3d4dIyNCfuRCs/pIxKrROrOg0ynuk2VNe2FVBxcYaAd3UI2bwMewjJ24CEgQvX
/ui1w9bXZNMWb8D7WlgI0Tpdv1bycFHH6so+MiRpvec8knzqqsjD/z26mQKdbvz4A0R7TFA1rcFD
yovLrySWgItQcgzqnShEzkuTWNEqFmYNdeI1zvhlcta068KOeLQjD+wekuUyGfm7LBRTFgvbT0LI
pEEBy/s4jbZkiLPIV2wG9QWSaa1IY4mZ2mTuM0PRPGVZPT8+yI6G3fpMukR/FPgP/LwUFMvSPgvH
drpXireVj2AzmHElftLHE3MtRWyCP0rTDt05nZT1b+JXC70f9w6jXejKEag4bnfOdWkLyLUPdkqE
sP40Nay5i15U1DAxkkvGQ210RBACcvP4lxSCzadLvAqdgmARiiHphg/7GedUc6CJUUpiSs/kiBK/
lOoqEc8ndTqLqsbLg6BVs1cNSaUBbLUb91wzAmfJ6fT/LoeKbfdA01OP5JSlSPKhvclXVsYrjY7r
olbP/Ue4MUWm+uLAIB+wbGLWsCevut4+UT9qkKyMbAZMbgP0YfOawPVMSHffPfYAVak0dalMIe+P
0uWHxJSHkvirZUKJLqnec+6pAt8gICi1XiBob55S1xnI9u0cKtNvT/gx/+rBEOFdlJVhZUZq4Pqt
1jKoNkXqv1AJJlcGqvdcPcU+f8OCioR1fZQt3wtytQE2nJaLK3wneo3zbNdDw8m7RfyApkm1+aUg
gnU3jN/VC1WplWcf4opW22GlUHV4j6C9tGiTVNvzhcLB9hb9x048jXdtQDwgXX3L4f5L/L9D+fFv
RGEbQljCt2CNu1nGn+Asy5EGaA5sAMP9+iTRf1iT1BOUn0hKzoG+Vn8a3MivooWKSl62S8L51e7r
4wxHFCVCOfXomMzzH+PsJVK++YrOvsyPOLVbVxlhLw/cKF6Q85fXddbApnn5/t+ih7b0Q9DHYr6+
RlLaEsurRX7wYF5wcm8hocvzt9U76TM+RdB1h2tBoQ3eKEvhUEk0LnApoILOYSRnlrc6Wp9S3ph2
sdwmCBKO+WsrRlRZiUATZjONRrOK4MpMT8A5feSkZxVYqT8mISa7eYVTqLlm5gFZxtJbyOQ32fEl
yaRSfXnKzGpXp1e4Ib/I7u5ZTyl70ybxm43kLdInS5YzPwAw1wwegDBWWutEXPi1lxSXQbpdAnZ2
7cIqJdY+bjmwRzBRzVhvmjtR5Y4KPDk+svF06XLFu/anItIZ+EV4efiG3o6td9M9Y8pJImW0Zy9Y
I6MO96denqS1t2GnAARr9Wg2OKQ7VEXPbnoxoPWhK/P3LNP06PdAz38lsY7pis36Ac6sSMcdgdKC
Or7H+hot90apeOSVt3aR6a9lLoWk7B1we48m24yF6tpyF9Mzb10dM2YryCkouVGn6brZokQ9fEz5
K3QjoPYVyZ30YMIJMa6lcSwTW/AqEUzA8gHs5sVPy1QnpgjJX2IYBMEhf39st0kV5wyxEOh+21vU
NRspCs4ZnTmmXtxTwJFCAPrhWj+jALbWcGszPvYf/N2VAgu1eQwSR/h9mZMvyPq41mlMhbW+dRRi
OQXR1PxM4RelBD467oAzqOhTlV1X1gVLIuH6cRexm19JA22UIisX+IiCyT0obnbD19hCuukZ5zjh
c+G5fEjU90+ahyMvTZ/dpLi4LxnXUjV0J1Ta5Q+4Smtj1HZRe1QgVBYpXTcNHeDJ9LK1zcHUOQqi
xvgf3GJROqRfo6zVUlg8Kp16r4bvDOD0C4KJrLrMduhX7BWoW8/pJLd6D7Li1wQc/uz59aB3kSt2
888SCrD/pUv5XJzRiNKlwLY9BVCuXo+XbS/g82M75nk+Gu0FupQWpYrI9mUleKRKZ+wmnkhyIEXR
EQoqPE60yqemlks6MmzqhDqCGb147G4/Rvz3RfO14VpF8MbfIgHwqpldb3IiVZMB3G8H8bmyX3lN
Hl/kDnVEX+xfa07CfxWRUT9wZI7k864ThFqLS54YlvjzsQ97sIsYFhkjoIDnG2QEzBqgGMqgnkqt
KD/wUWumTqIOSJj6fbRCUnLxqm5KlCW4d6Y3Jb3yUVoT0ABJtsapNzh0QU9kOrkM9cTWXa14OH0C
k8kRr5zQEKhOHd3B/Q3krHOGEdohL4YWK1L66ibqH3935r0Kj87RN4FKhhVWXkxLxp4oD77WU1ka
kBSqkLNGkfP1A4WwG7XPeU1gVTH61OBkEjUhD1zu1OSi+aS2E92iO35ZZjeUDRCG90LvfyWfgK/a
5/qPiQLDeopZMcOPOieEWeCicrWVyZ9gQ45nr3nLHOk90+creTc7NiiDMT9k0PoOgfprPPvoh3Wg
zTPSABU6QV5ebf1NMQt/WyXX/Cc8jTG2qPcc5MAFkT4A5jEX5Iammhoep2TqH/7NAJJTXD7kpd4t
LHBt4hv8n11jwnL8ZgyNimsUcO00tKQ+tnAPJTj+5btfSnKaovfo1gxJflQKbZrGPMSD7kY3HgVG
MZse8sEeI7PvHEiMAXvVwZ38N3c2pvCPvKdrwdg3TpaJzAMPNUoZpauKNLfLJEq29pHpPJpp7HZs
5ywedg1i8mYyyz3B7bFnA3SM70NgxnaIvzAYSBKaVN8YYmEr/b5Bf88IIHBghh964/38w5vMQ0U8
69FOtUP6YS6mIiFcYV9g7RK7+/zCPXogsl6oc5N9ZwieF8lYtgTJYyoqtH6IMrFQIsRiKGz3d/pa
/Wipn/1x5jClsjD2mCFLJ8oxXOo/cyjqStkfErrnOsUg/7l1S5cpil9CwlwFDlWmonuGKFKi+n5m
2A/qiiS4OErTEBnSLDr6GuajS+f/cxiTTVqlS6bYsDvXH5cbt9Typ1hCr5pOGRR4fgBojnS9+b+D
1hAzKqNU2jxhDr0t41B4ijrmmr5hH9JHpyshu2PbpyP7Z3YNhJFBJ7pNAmjiPl6cFyXpwENAPo9g
XHihb6E7bKFEXh++xTyhsrD4fNPd2MN4MKSpshL3IRkYhmsG1EYeQM0G+CMM0NwcZelze19ml4eU
RinT17n/SjubQDTJjbOehhfkfIQtY/vNXuGxROjZEWJYic+OyAA+bVyZf183W+xxsJomswk7QpQZ
olwRn3pkktmMoGcZL+mwWpEEl+RBXCKaBa0EECb5kr3fHF7NDh7r/1AAKu7x+R7j10Z87kzwBCX8
WBJHUXbLxuuh8xk4tH9NHpPKtjAkwdYDg4MAxKjv8kuq8hx85p9zbRaIekUq0eqitlR9IIHhu8QR
lECD+FG8vJN03xxIJP9ZYWeSRRXOM/jUblmcxOFcF/deuoLR9ZRNWr7LVdJu7jEzWn9ouNADi7eU
ym0irzSnJstgDL8tUbBBBFor4w1plfetHuS2BOHAPxmFm9FTcSAZbQ/MzMYxxLKlK+V8amksoQBi
+PXwKMFqXONaEc0oVV2wR+CfFZMlnZ6j3O8gdmCQUiuqSw/vIAXjF0gvMnKdOSuviFl0AWLhWGqk
puGaTm3bqfT7Rn3r4JMzr4zd3mStT+cXuIVM89CXZ+yf+gLRyeIk3i+HzQdWo9wWsl5C9oSH9pom
uPd2BL6JOjTBsUYE1rkhqOtWlFfFKbNvRUXIY5b/Ql8uA0fEwoy/NJKLFTpcKP7/o4zXm2MrF2gQ
6hb50TQUIleaC9QUhnklIhVwh3Ct5BMfZOPzocCi40rNeUIKi5k83YAtgjBsi/Nvs1wAiEsT9f3J
ZbWSHLMVnHN7JjzyNN2M3rKkeXdUWsfraRUb2ve8HQR1IWndX9Tg5C6tVj/51bzgeyu41pL6Oewb
NBMrFI/kRhw8kcEME0gWCLy4XFUekKusvxrsHCeoPqgSVgbhDpBPdrGK1fiK/ch9aylAC4JXjCRK
Uh8/IzkYrb/m3EnGf2u9jwb1k3WuPVepKAXBC6xSN4uwbRtrAQvvvgVxfjFpHWaix3d7utiroeFd
M/19zhsZd6WJZhXvp3SlkcLn6aDVFLCAE43a5vXXYznS4vYOA1s/ZAJ0UNE8lRR5A26DfA9pEq9/
u0zt/EvOzjy0usavGdTtDXdz1uXRp4fFbU4mAUMSaCYSGAUlERcUEQOOnVq0oWjTK6marQQByJYB
lk4sSLIsFbg0sXIlomGfIiIYQqezcPqMr2JbRqJBcsKlVzHqRGM5nmLf+aAMbst17F6bI2UvEEMt
iF9ySq3JBXsDB4fomnTRzp4+T//OqGNaOoQ8a8DCEjn/x7h/hJf1dHROc6dPCcHazvyx0oDu2nEI
yejn5QFfW2dQAxfXNfazqLo6vJwHvCbb8wVRPLvSouuEe1jei5XxCGVtGuPhklkjp2XwB7142DZ4
bLIZx9qxClvPoVbHKkE1WzMIyDbff8Z0REPAwBhXMAkstUF61GBDQ6thi9yuhETpte6a8eFN5OIt
qYZQO0H85GcqQG7TccBMhjXmEhukh2HFlC5IEnA/LrU9KomJFAR1ipZiznsj+YWcahNq2oN3z1lb
wH90/qwbK2OjCLezpOCJ03jhFqk4J6sZrANMkdEVObbB50i8l+zVSwRxMQRgueYIk9E8yjYsGEhW
wOrYDX4xvNAQMoa6XLsVBWKAhY/zS/Nap50FfIpv5vGvpwvB6tjp2o/LNNy+MoByt8bzaWnJnNC8
5qSvrCSQTZKs1x6KD/2UVo2UrvN9bodq4oX1nV+Drf6Bd9y0lDKQd82YjJMLnf5y5N3YRrjdj5IT
lnG6/WYhzdSeCe1qgSU8eOMFPiNN5bPMTUUD2NOtvOAgwjUrRbJzBg8PgidFyS8fwEX3Y4O1RW56
Y5dveg6bGItNUhI7TkU0NzJohfB2BSbyc+scvuQrtyulwfOiUJlh32tjlt4mgntJ62W9LxpPtsBg
+kWQCM59d/Hnib/xE01X4BNE4eXLfYmawi3o1RK6WzmnCRrKtcJGznhUtQCAyxusOKezCobnHVLw
LsuxyimEWooD1d0KxZHhLCJ13B2/S/pih4IDZWoNKn7QZEO1qKVaxDabC664fZt5PndlPh7T9h35
KL/2NjLvHHQByKzFJOTb5JJuFbN7VzycMXHzXk3TF+EHuJpExOuzfN2WROuNgYxyrWYCXIrAfN7N
zhM2BnhWoPvEA4CQ/thsPtE8H+QfGTQ63AW0YePrYhG/OhUtN4xjeat/iZQOCSOv/huwmgUu6JbG
SFmmdN9WJiENKXrD2ULbQcRnCy0+KcD2Fss8vVXjIgdJ23f3BVDSrdZFTDBn2rhAyW8g2xczuFZh
zs4wwOMQViFRYA2ij4aG0xym/oIk9dC4F0zL9gHFZ+hTIR2OSveSpwgYLeLEXzSxL9m+d8dyHUQI
Rdhhy2w4jhj2U9VRaQKztSeuJSs8wJ4s2EkudgLeTvJyK2A74UXZYPEqlEbLUHX+qYCkPagtjtHS
3V9rqLgMxQPqqkcfkp2M+U3lh8AnLLlpkElg5Dz5KSXZj0lU73KdpaPpLfqDPC2o+AevAyP0zzKJ
Vn5LX0Kw2qAU5lNQ6LFbr6KxqvT2NCsKDv8e+K01K+MUa+dtn2xObEVFq9Nv8PqxZl7KHf1FGvwy
G/qb4yDfqoyS6r/l2dU7eyGAhTNfquhYVu2opXsUmbdzfGZ1/c5nlX8qOZXZExlme7CPhZUVJNa7
FpaQQkXF8JiCbbc2Sd9cfUPQU6J2FPkkI/WXEHm8DsZm3D7ruRdjfjRaf4zDs5r/Cs1CnI1beGnj
rZRqPrxy2TsNJTLJY2gG8EEkCZ1NQ6vN8rr23f/U7TvU6N5Zg+fqO9xFpZdmSD8z0+tGnzxPhh2f
kruPSd88DfUQ6qxDz/Y28TP8RXdlNWc6228Z2/Jx1Sx7q07q7L+NLwXX9/q9/p5nvGqx8A4uAsAs
IIT+VDUpnaBM++swzdZ+X+47v4jLkHJVnPDhlq6GSp6ZJz6nXEo9PdDyVWvy3sJG7GnsXWbpfl8B
Xe5nCw7JmYCbz8rgkN2gEWcigmKe3XaC+15dTqLglITV/JTpOZgNe4vftERDzl1FRG36AkUNC6yD
ilGftOfAZOgygIi40G+PAL4pnulvBPi0p+UMAGn7mya9BVmPWc2tot+wUq7Fg5LVST83FITCh9VG
DdMclDrqrEd4LqBkszVUI9bRmYKW86HU39ci80b2z1A9lxL735wXTzsAOTP7DGSQhi/ErMKqnHVF
3XqO3rc/z6A2W/QMSMMPeD41/17nEWea1KHEzCK9fYOPhb53wvbhV2GTAbf7Y7UNd9BPM57k28O4
pudWXrokfYXEPy9UPaRH1LUe9ndkU1kOfDMcbEUWlNaCkCSVd6rwqV9oqUUYVhGbpdiwBIzcIyf8
dXkZ5J82HE/Yxyu6+xeewiJDPGGLsrodiire8U27worYeqf8sDgjKyz2a/nTofMbgZSmre1biM1g
0piQ3CtDSgtKdfhNfI01DcKQh17zuTFG15JZXO86tkXKsBAn8ZOSBob0NRXNRnR+U9d59xr+0rSy
x03/AtyEq8im9oMZ4LiNk7dRayLwjJavjxE7VT9AxSDi1N8rfVqGzo357IaeH0kSgynwn0gmqXe9
AeUqyGcV68y7byJr8jdVq711Jp/4lr30gHIE0XFhTtBZhsMEsJCJ0YaxkhlLzmPGLAFb012MNsUo
5PNchCrzLW6E1L4l6cKlyfIUQ8QVZtbRA315xJ2a6fg5B0InclCzEZ8wyhMJABgZDO02tvgjxVu6
+04RoSsn+tnvdhuz3xMxpjSgwyp5fzXgZnE9wNuaDULsLSDMJzkGGjaioFh6CurqcCfuyp/6qC+q
ArFJtEMPUFNkdL1fcox3y87HNZjibPWqc4ujT7WpiZQvH61JuCgAeR5SSBcZ2ilUHbW2nE9TfHJG
s26Bk25Nduis80rkwO7Bs2IxWGoDNhmM0X/DNfVnEY9cjr3WjHZQCUYOaRkbhfDZNoinsXyKjFn1
jpUMvlOXPU0EDUP8mvSnSyth3l8HPxGh3hyTMOZvEvbwe7iT/kpbHkwI7YDVN5jn0SR6dXqfK4dW
WfRf+Edlhc5rloQdbgQLr/1abv03F5kyLYGSxbMTIBcsbLw5X2JHonV5UKw3YaAtpYCcD64Ff6IX
sBVCQFGeKhsZMCHFxdDMYlF1NTY4WIJxP1eqwbFcOAdZx5vi4oOCsgCC/s2tv2aZ7gKlt9IkhnyM
5Bl9cLPZtLgrofDix92JYhPxikGN/rGycrRBfdDcwXr+RCud5lGzJcJRD9h6QejZyPNqeUVEoYKf
GfNPDGIT+je58LKjPwzmVtvw9ZXWVGP79RASetNzwhKVgRxyd2Zcc1WQuZNb7g86ZaMTtj7DaON6
e3f6N7U+yfHtwPZLX12rgGnHrcM6cRpa5xYmDmlV6tgOvxK/I8udlM3DPTeBO0/y7D82veW9PgvY
jjPkVLVz/l+7YvkLqmr1QNdkMp81Dq7TGiJVJLoa/72po4tdGmSz5xrEXggWG3AATUj93QjgALbI
Ltfh0B/GPhqiu4Gw0Dfug1IB6B8ay69ML70Qg+/OwzqvdXVrbCezthoDg9C+Pa3zMT8gj5sPfxsm
0jjb2ijGkj6hCKL7kxjrUXCq0QaHrkdGEC03IKRaqCMtbKXZ1KBqYCZFeYT4/FhL0M0Le7U3zos4
YHKQLxxd4Nd4oaIVbEGFYHmIXYmo21u8SV2knmwgKo3vxHPSLtgwkQz6xWrTl8EdkFwtCzUbsIWM
/YOf1ey4Js9ouhC2PVTX8ZIz0CjVgymYG5u8uEKcCa3tTkY8BXjwgFKVLeXB8+hRYRP1WIMFI6OB
+uXYxiJs9Bcz9uXiuDNOn2v31I6PeNlA1gUvLUrOY+hueqlCy0o8znBWeCBVHGF/XLcSh6QML0Pd
9otcr04O0odwouYiYF4SxqyUSq7qNqYw3vCp6Ny1fmRKeATsSXygCLWay1orISVBgmvRGgm8r80k
yCn2xTMb1L1o3P2BYWY6QBXyMN5FFdnoU1DSa/o+7X25OYWKydEq2zLzCUTjiuobg1ht8uVR/eVF
lNs9dDBZxp89a010DmVB5Q7Ea0QrthVSImfIza6etLnvlqqhJJA60+g4c9uHkzU8lvGEfFtnzAF9
REyRQ1g/lqdS4NYQRyMMv4btkKut3ox/51PiYlGrNucwQpQHuyq5bnADPxsfb8KXn8fSco5CsHJG
g51nnLR1kYpkZ6SwU0LDC6P5pRzD5/anRQp7VxkjSca5EOIhLrEGkG/nlBDzXsYF7ufN2ybFBJrG
gr2SaCVJXTUNjlpPh7Nh3Bh8WvDOmuMLEWzLoJ/8YPbodhXly+/v3Yqc0uHV9Isgl5II9nI8aL2S
ex6heZ5DjbKTaQSGAlAeSA1UWBo17V8qD6i/DyQFSbVAmy/YtM/zII4UUTnGb9X5d/ytssjlCmoD
zEvfoPknZltH6zKOijrB+ktPeniOrWmQQuJLYuSUdHGCA8+yl+0haOBFvmhAsX2Oh4rLI0p0dmhy
i2Ab4/UkKHxJ9+p5pVk1KuzocYWyD4zAdb1kpxkG1uZ4rGH+ltcWvLXPPD1jPneRLJPihW2F+Bwm
zfD04UKWb5hqtXSMIaFSwfSpqPzheX+Rw5A7ortfEFQpvtqigjvpHioJfZjsYZRuQeJp4pj3askH
hHp+yJQIsspgmM7sUMHo1sRShpCgWCuDsouJn25Sg498+npqFUXtCZQU9RvRRq9rHc6g+I03hwOS
D90RHUusXFMJcAcBciDFHlMXm21+JeOLc5YbSybPukL0F4d5KrJHj0dscwKLOcFK0c03woNoLPB2
a3EqM62PwbV+Tz6uye2ISDb+jYdnz5vbGROOf2W5wZYZViPccVHQSXyIBYeUu/jwIbtbZWmjcU1E
Lu21xkXpZIVn4SChskDA0FaGsbWfeiUSbGJWSJYZ+tuZv6fvsj4OMVeIyHEOGV8Q/WOHRFTnifoE
69gd6/7n57kMk9g3pGc12f5yti6CN8Au3QOLM65ay2+VsQ8udGMFy1Q4jhab86srnhU9ksRu8DMs
1GMjUj7jpPIYlnSR3FJaTmI+aAVpyA1ZTAEyYvNoFiKKUm5Y5pleSaQM9t4XcASdTEJz1rZy7DLa
890ZV3NidkyNGPKTFkFPFzm9W7g0sZ4WMdQ9zuJeFieThGuGsKNLIrMjs8qnbwVCOanBKmJ95P8E
0+vnkZEsApjpYo+rRghdkATH1X95FKaYID8r310jC6BKd50Nutapw92DSP2/IoRKzx619CYFxTJV
9XzokqbcDkp0bcdvR+f51lnR6aTsOG/X0ofdiVdV5P6n3YwQH/fPQ/B6+7MWgFFxqvySRtiE1HgA
2rZgyBm2MnG/PWZ+IJfgKLxb811Ry6Vy1UzJdYJLeIi21LEC2yiAexg9mlfIMuOffy1hQ6mL8ir3
J1d5ftroIA3qVuWCktTPG46TIK3dVnj6wGjuW/xxa1477QY4LsWes49hf9HgnTwGRqSQMqRDwvT/
7gMWAtlbqy5FI+fcNjmQNeXttSRUmOCfZIMX1zJa2XPAqTIlPkQpjwEcjKZp+N4kLQ7KMXDEeIPP
UVfXfU8YEJuCTYKgdOoVwN5/bPIsGa6YuSyIQRxwwTNBNTgvh0pe4hwQRzPaZmB4NIGrMs3TZR4P
kSYPYyzgoS4uNxlJSAJRAaGNAVNVJy7pNftcHj6SVxNPcdry1Cj3LCK7dBqycNfPHshqZCld6oKY
cM9/6sZAG6bFzzLvvkISQxOl+INLHFepN460XQr+OZDfhnPHbUwS52/2Q9PLhorR2ZljH0mgEHDY
x84MYgA93y7BOffhK0FZJAuYTTDIUHjUUc9Noert6I7qm1DqF1zpmgYonAYije2UPK4/am7m86BW
JrhWmgcplyJsOaBIPPD3WYYxsF2aAeiXdqzFehTF0XTVjgfckMOwv+8uyOI6O3H4vqJxf3tQDxQ4
YllSpjYtByzp0gDqu2c9qr1JeckJ+mm93Ig4lyNUahnsQNQeliyztReWZx+tG7XRk6jlf2K95Juu
wvXD+x3/PBXP/mpIWzPfRo73tbQaZuTud6rs+P5ZXDcqUiCSsESyoHl7OSICJBTETTA3RRNItqu+
0f15lEtdBcspHQDmpO6sSRGmqkkN26A362WuSfsCs5/hX+hh0o9jVGYgKqlv0HAnP2ilHga4Yw/S
niKKneM2nd6KMExHHpv6p1NYd3KRvJfPPW3pWUpphn4JF5PV+9Zt+5drU9AhA/EAEVhl0Qqi41+c
VamWFdP2tNqNQbR/IRlsZN9S3fg0DBH0/MrbiNmTgSl+8G11Enx0RkrE6SWDZgKmmyOig/STmQQ5
fK+drg7uBHagqz2/Nc+2MM+WZDdBlUW0Vcvrx0AdRwNI/Q/3OOhLP0GGuUfSP7VRrpdJWBRg0A1b
/wSh/TwY/1Hl/LR9pFPRhF56vtAVsq3xi6xw61XqypCjNhTRFvCzrpxr2eHiPcJHVCR2V5/HtoNj
2z8smrFJRZc7doQXuZD/WQ4orc/s2DSF7Ma6+FXgjfessELe++z7cSkQxc99ZBP/hyaSZvbOdoX6
GsNLsQe44Ufbe9SFFr9zHfyS+Q9KQ5pISomamlfamf2RZdTpObNFYTnYWQHOzMLD2GBXZqIAJuvk
UgvIo2WSRw5h9GYjVU1+7e+bKfcmAz+N3OAWT1j3E3urtBmMZkOSuukmfgHTHAg+hJrmg5UQXTyn
Y5Pne7QDNtpLxPtK2SLKJsPhPVHcLN/EHO7jPvmOotD6d7CcVz/RnRQDYIZB+/1O06NwesZ2BVKB
fmMh/v0wtZSI2bv5eooZtAm4mhxcMcEQZ60ePx4ZT8SneorTTsgq5an6Ok6JoAQLcMp2B5CR/Fk2
eNKXfe42VQtLYpUHKLNUF3hxlDxjzRj0qtSG+TZool9K6ffZaewy1HvnBaOXDBkg/eZgZ9OWiNdr
PsUs449uJcUmNlpP5+eNj+j7hqWvnPIpoKYqTtg/XefwrnP7Lp7I2wJ6tsIvZ3297a37NitIlB7r
5QilPSdzSxlBr1sEZrjXSSGHnvgI/Sp+P7IY77PCnKX4pHvWhprW9nVbc0yxEzVoO25AVuwFW0zy
qbyuYVC2zW1eR4Un0M7C1426K3kj4OIIE/ThMp6c6bSlDPrCG6G13c5MOf4LsyTVc3pjaJFX2MYq
eDcBpPnDpwB5zscGNXhV8kHeU5JY3RyGmkhOKsO5KbECOMx2IjxrkTtyNLNm1gzy5P8lCCXjGA0g
7nWqQ6fbS/1eTE9S4R+JLEja9yGtKrddsrbbIacArGvmWacYL6lKmEXkdekJRvEfl9m38ULctFMz
5XlwIk52DRzmJk9/2qa29pf+z/uE4Z57R9Gh2HGAYKREkO05tKjfw1qWWxbRtNtnsHrbB4PPgUta
+pNF8bT7QgSf7OgXEKO5QTvZ+umLXnrD3bXnd0bj7Cd2zO88uZrxdFjIGOu2QIcJJa/R04k0epTz
Bhp+XlpZVPPPTcSScVzAcqC/9XCPNBK0TRu/ZyPasCa3kd7553GjaJo4QrrbQRj9HoRiPCAWWatA
SRERzMig9YlId98rvGPPMfYJptYJk9TtcULvhvsvfH5pWowS5J8uPTVpCwT1KtG9aFkNAeYWRhi7
7J3eHEnYgTBRw5aCJjggwEjhR+pTAfPnl5kpUnmGeqxPGgiykT2iKuyUgKoYpRvm1zZT9W4LAfGJ
Fwi2zrpGzKnz31HSccJ+2BUBrAhj9c/mg6zKqQNWQqanvOtU79ouohIPtyIE9xMT1sYFZgH050FX
ZjNMWO/ieNHbRnV9+f7lyipahfdPclF7KTdogYbt6FghG5hLjINfEOSNFaEiHeB3jOg+Y8PkVz4U
PC0xKLRXpkDRjditrX/PZi/H5Zz7zmpQcqitwmgIoOyDmzqaO/dbGVKrLrPWKlxH6XFN1D5EHwSE
T8fPdXBe3WXfBmSloeLgYmtLFhs5XRB+p0ryKz+96e0FhcsWSxtz98ZCS8wCuOAvRnvqqsgFmx5D
oSMMiyJUMd1/1EY21/CIAwnO3P7wnDKx7pvomqbGBTOCXZoPPnnLCC3yXA+flV/s4rdGE45wbSQa
DB767mJicaBteaaZuwIIOWyzO1KI6nfbtj5rg5IcyoQNwnJAdm3/YrVOohozbKPofElYcqql7tBb
YFTcVsF85sIaKlFgYQKuUoEKBqwof6aoJLNogsegL/wn+lcHSF28nLgis/64YxY2n2kNjIcnVjRr
hg8bZ8lqGkj/qUxX504/PuiyZ/Caa2YgZFzVLfrjS40fi26z98fFIIOdPFyam6r6pgcRrFgtVhcD
dQ1ggrm/lpxFwdHQkSWj6CoK2Njo2y+WfIaJAp5dbkw1qkJm7Mh8Qxl1cMZGcG8tdsAqXinTQ77S
EJFBrSfYMW6bi6kA953jXMvfQ5D8EByRlB0eV8XRMa6ERdQeA/ETKgsnH9niYAOmVXBbJNM6bFQ0
obud67QowOLPHyoDXQL28RvAK89v/kT1leRKJhjsYCpf1pQ4CDxOIo0b2jV7YPHkhrMKCeCwMYf+
aYKP9/8tOPUMp0hfyCNvMcNnHKSZmiJeGqlEMHpAm8Anc/BAcbn9qd+L8radyuQ+3xq7dLYli/+2
X9SV9wZtnalAJZHtw6gBscIv/CiqdAM4KjJ7xPdZ6ovbrSaS0LpolQx9NgOIbjxrd3ZG96jIr3/r
GB/PNe+4MvwbeWdQNmGtlJAAo+ueuBqJVNPUHgS7fpY5ns9BRUXq1D+A1wRgSp2VubB7DnkPsbLH
dyOrMvKRmAdHOjf6KBofCZ+18sFAoLLn5UhzDIyh7r3YaaSMcaZAFChoEHk8DujUDdx3eh3mkaWs
czagzs6AdrK/0awQpzj0V4gP0lXWEtzwWGrMQLOP/zW8wwBBOMnFamw9E9aQn1D0bkbLE1FYvy/+
/gbnKT8lJY2l3FTJCXN4tkUH5EPDGdXlvYBsulTX2ws4I5/dO4E6qcj93x+9NkOq1Xggxoj6KSt+
3e1US/JuGduXKl6dUfGyp3Q4Awm6AiEMLSu/br0sql4DX1yrUdXcKldncJ7ZQr4v+cee2iQycwaX
1bmPgn2kGqCJ20Sa4atLjshbWq1n6ilN67HW8gG7C5KYuaQkf9lBmnF6Ds08hqEtd1f9OSoA0vcR
Ke8iBGBVCP+6qwL5JFZWLI65Uz85sqWwC6b1S+86Oz2SH2bHyXKPfTsLCnT7ZoGH6zeFPv6wtNQs
qbAxUafNF++VY3wo8BYStD72NKPw7A9POIL6+NS7m8PFCHWHq5AWocQAZjj4WfBYyzpG0DqOaYf6
HYlXngCmhQq5QQFPMkW4LMfyHoleJNPHTw8Ml8WHh/lB2WKHogngQ3DWFy5vGgpX21k6idvRB/HJ
LvpUSnd5OKy3Bd+MsFEAiP5l6PRci45DBpPJ2Zavbkl/jzfvF0iGpvoAXHneb7E4H0OQ0AfIj/gh
eunrfGz/vFoIACqa4lx0vT9Sh4adhc0MgsKzMPw+wmH5Pj8YX2OLA5gM6Wscimmr0awwG2PbN9nn
+5wlj/Jt9xAVx8AcWJ9veNiMURK+vl0KbDagl6tJ6Cylq+YqiXUUwgTdx42Z1KDItIOvcwnzUPNT
k3wu9zi0wYRhrrAp+98Vipr5PStDPOPN9iIk/aEQ2VQzesKeQZZDZXDar1awJgmgYOnnP3I7W8uF
gTJGNuwn9YXpReV1HvORhB+iEEI39NGNgRugpwtlIQGuT7c5H5451T1nWdFhxW54UFR7IoH2jnSj
ub9jazuI7DAimgIDbcEgd0pS3BKuV9u7EVozKoCNER8qrIXWLem7CwyuEO5JivUopxlRAmKpfHSX
MYLsB042btE6bLhrN8wiTD51C2nZ602Jk9zM4xQSk8GTT40AieWxytPu0n5EVyZ5gtXWkix7QSro
eOhVlTwHehS/4Agikd3SVqgIUHM4u8TaJwvqc4VO5rRBSC3DHawdVR6CjPkHQF854b5ed1uZC9Tp
P313784wn3A1/nWXyO3J+zA2WvrGtbT+sVh1b2bC8fxwSB9bmo4/V+9Wxpra7xQ1m4Ec7e3516cR
HHBbKaUeQkapPYNcHZorEy2/95D5zg/A+47gtYAgEBPv8lzCM4hcrQdEqUYspmtzwWoRBsggxZ7L
BzahmlU7bRLrH/c4J6Gx/F42XCnwQMnOZzQzTar9q6CP7+wkUJr5sQSxipqiL3qzmcr5jlsvaR5h
2io3GbFEKrDFl8wcDATSumi18qKL/g7pO3toMf1DrgXKG6kOOS8dcvc6q9xNGuKMoy5kN6jQoJyK
WWRQE9d3ZUu0DNvP3z3W9LDn546B45gwCu1ydQFqdkzVhhv2T3Re4AUw+LmUy006RrUAunOkOaZV
yCop+ceeZJFVJAytG374GXrWSeQ76DjTyihlNXAfc5Y8kvv1XC7LjI6CpkDQZYk80FrQgaOo8/d7
KbinXZ5K60m6S8sFMOt+/xmnMMRbm98Oao9O4wOVtfQTK91DgIMTjyHpacqYqr71Ae6WseNKe+bD
732oi9sJYXMD8HB2ZWZ/Dc6Bw6upFbTVZ03aHLYfqOBLcl8dGPRfFZ3AEsUASb+2rEnYmknzUonS
RM7WEelx8vH/kEjeW8DSDXkSR9nrs0S7cVKOVHYuLkMm3hEEUm91v2W0yvS+AHNoPwPzomohkbzc
Q9cv0tHCCEKWl8hfUubHG+5zD9ErTIq5LeY26IQ732OG7BGc5Zl3nfHLm45DA0xYadlpAbpgvSUC
8Qk9dxyhYeg2Wx+b9qRveqZP6A5pkTUgqBZIP/CzRHBTapHxaT8yX93QCT2CFkZgM1Dhhuk7zWbb
NNU85SmL0JRTFjE+3ldQ6HKJQWZc7QjJsYVrQiS/8ldQR3EtfJTWSxirKfeE9o03onqvJ70+wcU3
Mqel52qHAIh0n1StUUi5hgkAexNrHh2OcF7Tr2sgUXXeOYNxXl5MmLNIB9ytBTdiprxkU3jIEcrq
Yw1kJ/HtVReQJ0KWFilEN+0EG2Yh4EcTCss2KYE6W5Rgf+q4Q5FPXwexQZ/CkWqXybWH4SltNeVk
Ag2leCzqXJnhYg/OG0fCgZ264gMbIRw8kpTURFUHrZjBoGWKXJwLnVdzpbZBu3F42T7ca7UcRNdR
1ilCJZXgMNb+FJ2xMl/Ldgxwa6N48hGSLKzCA1ByfbxU+Nk+kc/RRuQZ6DVN4MzYlUoeQU0U1dYw
6LuWReUiNvHJWjUa3i9lleUWxsxtxkDr35JZfvOqCtKr4qJFdRee0fSzznYkgUeG8JZcLHwpqnS8
D80ITi5Goc0MmwM2BVnq98afxmGgK7UGIuAzGGuCjVT6eB2dr3DSvb1qEG9hx2U2tO9OMF/9/GJx
2mMFhjShSXFzvEgIoqano72oHA7Ks9GSNXLkYbbIiBxRLS2hc+HKO2KCz04Xh4gmpnI5wVAVI0lt
11C5dX5RXGabShiQ4ox6RDN/gZavM8IHHlNyCA/6ZShTiAHVzPKr9KElXv/RLZRY3JoBtY4QIwWB
o0xP+AXdt8vGre5fbiTa2BlRbULXPKVGLqm5LItWvzxDzfdq/EbTabVmb8Nek96VHIZa8dDWivuO
Qm71fCkb+2m30hCJ5JDxzxi/7Ysf9IiGC8oa/PbOMIQRiTtJECFY66pPGcJMb9Qjfv6A3ix5r8lA
WP8k+hVTbNgaNHhQBlcRoYaotHKSmEPCmoFCrLuh3RaLgsnsnq4ugrFOgmV2PF++4TO8HtNGz+Wg
y9Y0ecsheG8gzlAtdwIt7WQ264MI4gD1p5w6F2WhaXqvtiXugtuvaNnIAEPevICU2rhPzS21ZTB4
jGb38dyFyv3QHDB4ZBAjVWKm740TDCthN7INBH1C2du9ruRa1zrUvyELvUaAPLhiUXHqagf1fis4
GrxLZlpg2lFNkik30Cffa++yJEqABoaHNv5F2fw+bXz0MsS/lmFZbnkhQKn0lFA7cjX9tX359dTS
T6NdINGjjWgA1y1J1OVg94hHXr1lkxYJHvQ2c6TxZCcXq2IjtgxC4fuDObDFugMO6ui61f4yxdXD
0bwydX2QLTIxWl4l6uDrszFgpm4De3yTjqXoqdy0Eqwj0y3g5bbYVkrgwuA9syImeRMPjJ6ij3uX
1nhWfRUn7Z11dGd8esxno259LCnZB4gISRfzhn4d/TcbHmqDZW+KnDMeUd3XtAAiZHFjE3P/xk2O
gucEtz2GjpfHcS8bGHiAMMlGGrBVzaFwP7vbvU5z0FntY0cT8yBDNCeRt648pIb/rtw6obUkUprU
829ThZe3chdcfSHzoqNIsDt7+mwAo0asCj/LhFBIGgTZHw0noHA3QJO4Pk8bLeAg5sp6PN1vuqte
YjtB/ipj288yjs0FKCIe19ucg8UeGLaqXoJosi34Q85SFahQox6sayVLWEwfHQlCazsTSA6ihVo/
E3t2En1mSPAhjoTOWjPFyT6Xu9suaD3YFPJcu8626nG1L/YKqynLBxwsoEohlNw3vbH/GpMtkSh1
VdQIQOpOnwqsEKIKMmz2IHFXxAb0xrpbj/2P7vnMvlVJi3j7d7UOmg5FndRSt9WAvn2tcNTk0Xft
peY/d5X/63WCKKIBDhxsuqIbfas2IuU2EkfMaAG06Ov/SxYhCUmtc0U/lbovy7VkDDxCYqfWEK4Y
dBjvwdNKrbZoKlHpOwF3jQrzQE2AraMfH+hi2/rJI4zYpE4FLLo+R7mO8rRzs6SOGQEAalMFOA9P
UNgw54vASWKYGVMhtB3A1vrOoCRg8Ml+V9SLhLOw0K8z4rzujisAx5tt/eNicSpPNAq70plt7q0n
4EJe6+Gt4nfjQT9Qc4Gk60EUTuI6t8QMv9uHaHliqY1HDOYSsePh/1VI9D7fOserPtu/p7tj9Icz
viyD0YdUEAvGTtuOnz536qRZHogcYAbiyGlQ1tt/OJN1WAnBcuDQ9UM647ACOWeEnfgJI3mx4hW0
kHJJTYjjUfVjvuTJHcp8QpnSITOP2GMvyPOeZskuqa07tX7JKyfd/5Y2T1tNUNpenKINnUbQUGZd
Nbf1kaXnGJZXJXWz040ovTAxZ8FU3/hHhmPXHcLD5MSbAK/JSDhRiCWEHEAA0BO2H9qBW5cGujAL
xRA3jijvAtQc6MseRII52B61dkR7QukilrQantFTvkAncv00aLnK5ozSfcMUFxqX30gD7C9OHgHR
DW/NFQlYiqQdK+QMj0m94BXpRFQ2PKOxpwoB8RIfJGpDyhSYkH0Zz1o+4CnZEUp3uScE6zcNrml+
VypnQk6l+zMp91n9+xY1797qREHuwOxcVoKe1xsebVjETvKSfmPIUdGCpjY1pcNt/mincI2R4Zhu
C2nc4yseUt/xxlTk0Jjl+mXtDJWgm+bQFILmzzcMIpNsq9GmUjljchl3jVZqto8IniBY4D1RW0O9
bbnlEO5WTsm3eKkEO9jan20WvYwVQKrStg8gbRSwzr3V0KeN2Nf05NXnYVlO2VMv+VvLYkkNSnIM
V9njSviWummk2bTnOcVN8tE1oFm5jeFYfbMVaRG7MjNFiiIS0PpRrEpmq/JknIv/jsuZi64Hph18
G5Y5USffKhX2hBw2lZnRHhxqNqMDcUXbyrI9SDuPWjqrTCYishAOllZolGxvN6U3jDHMBiANwBuA
U4K6R7KpYUdpgMqtOlU0nMfck7yhkhpeMWgkc5e0X/tuWgRCOdWBRqwkxrq4OrNUAlcgPncP+5D/
+ctyy+oBJxvLnBaV2LTaLESeaAjRymD/DfFxcYcNBc4vwlvppE8/mUwsDpIYuEzuCIyrvB0E1rdS
vF0HWnyxnpNT2oxTU++E1s5ftD/sif9Y+gFZloP5dpU33mjAS08LgbMnUMQCrs/dNRLdFaaU95E8
skD6DiNjNhHHiaGX93Gu1MYH425q1G0KN1itQIXInAPsCdCKMlPjI9c2fqi86OHS20VryyQkuO6k
UkBMixyipx3fV/Mpogql7JRD9dq9WONMOPstMeGu2yJ11Eaeg5ImexPpjPo/rBatLyK5qqMv01EU
+eduyucpyzncrxtfbL41Uf3xRnIY8U8Rw3ypXUlyb7/GHz9OjVrB5jKsxPAbb495Tcz9tyAjJxMw
mMUTpg5rGkCGZg9YwFnNfJOO2htGL/mc8qApjeK7oWAaFir28Yb/e/Txb0RH8eV+DbkiSW3gqiIv
waX/+zW6sAIwlHiRsnDtet6VHMec/9bKoZkrsMkW2iSLWrCM00aM2mCj870oevh+ismqxsC7JSaW
5tCmjnVj5WK0G2N4oBR1SRgnyXkfhqz0TeSKyG1zaEF43gzCfYUc2RmQJNles91YVMPnF5bG7G/7
ZzcEENrPQHJnk5emU+MGOwJonfp9Ils8gvIsl6wZ0RrZH3Kp6CpdEYvekla6DtajmPs6WmvpCry5
ESiBrTlf49WPrX8xL3/5v+5sl4AA6r6iPKkA/pKeFFBGtSKxhwZrBOWm00+j5baH6Z2nq7ps9WkS
M6ryTkdU2iGePS6HDP3ziy0Wtgd4xs1t495d9B0Jp1E7rcqkqfJ1GGrg2ScXy2RAkx/vp9PZ54WI
KBvmxEbBKF8wOyQdGk1VQGV3heNx8+zcABD9/Xt4hrMWm89TWh7bGiZjy0ctJ2bkZF1mDJ+qATds
42G5M5qp5OHCWaEaU2Suz5WO3DLmt+OHVU5wf3jkMULd9Jlu3mTso/BH2Hp08gEdr/qjtk1qdVaU
+QH1scn1rhL0Ov32gK5zd/B7/HxOOfQ7T+uGaetyZ5EADxpmBFhKg4Qsvjdq7Sn8+W1EPBQEG545
XLl+eNfG1mMZJIB+rIsAEv3RfvaT7zRhwzfi91Fkh2ZJ4WWusBLpr58zy76+/54HqCxb10bcjuH/
v9ySpx9QO6V8MH6YknwInk9ux7b9/KH8t7Gn0b9t6NTyslDKtWqgvpXrY/cXX2Rz6v7bKBWfrPH/
VNk4q/6E6ZueHdTVW5pdz4WpfTp+YACnjdz1ahRZRU7bpRgdAvIU2flD43vL+GMDjeXxlBvQAQzZ
1HRa/Z9cuZ3PwkkM5bROvKN3NwcB/+zr1whJDEhUd/wlqeoJRlhmxaDAYquC5c8yvi8QdwDpn74c
fOk1pHJaJ+2eaw19vFjW0HRawV4i51cbS22wMuWW5cAgSv/x5To9LvT+vXI/O69/DsUsiN3Mi9N3
ET3tm9HqBir8TxCLQ6Yc09T+xUHTqQ0b7+j2C983O3S0m7s4Bj+k+t2ZT1P3bvpJaOHh9+BLaYPT
f994YEbMiaBDNP8YVa2K7Zy6rI0U57B2a1c2GH8PJFlJOReytxo/t6kMg0whcWN1yayXuwD7zDL5
BnELTSNg6eIyzBxC1mdTSdTkWKBrf6p/OYHd/7c6L95DDJQ6T9GSuxEzF4CZakKKu7xsqIEZ3vea
y6TkW1wzMtX8pmpo8ZrQT6ulLUCdOy+duLOI75/z8AjlHvDb/3fND4pAZ5aTOVB18tz0uj/tj2WQ
0kwIt4rkM3fvCnpI8vDNb50MgEXZaRfRU68hlv2TVyDo2hBWHJZ3uYF6396u/lZwHERYhrUaS6SN
azJav0iBpvjJcOQAKP1ZQtX+rQlMFo+vqFow2JStsrBwVCPy1fSnt062ck/P7QI5UEqPvgU9OSk/
rl8tZYZhzjsPwTZLbIorC2Ln70HYephrzGQSIxmMlZVxE1OEAMya9Iim7fkINX/pynUmmRsRyllZ
VoB/njWrO92leygdnl0loryaE1f/fy5AeoozBS83S7EPKFQo+BEZS+WgXPDaZ49DPsiefFgLPTM9
zcUV50xmy1IwZ0zCNu8KyAqq+w7xFclwTXRG6Up8CPK5MDPzH8G8EuO0K1rnKXEJQ5K/KzwZICcW
0pJs4mkuS/lURZsAed9Szz9+QHzB0rTgr2S86/noYzrcEfRqhfeXCn9Y0EmPRRT9LSXEuiOs2bNI
vQmeud1WIGoxkLXqkJkbJ+2B4CmaCkxV6XuAZBHG/EZVs36WTifX/VTtVsQQ9ZwSGQ3GmvZSFbYV
CFGqaWNNVQMrWclVBKnBeaqaDD3xCuYkE9aNDXbaclFKkvB2V+bsg+nyhNpsWgaJWZTwsCBdcVMS
yUFVkdGTbrDOYy+d4eiWkjuoVVjckoHNHfKYWjtAJ/MEp0EyHeIcWCcRdbcE0aXrYkTJQs10g7Wv
sBgfJH5x5FQLSezztPoxecOmcj4AMiJmBgP6Um1wExjwlxB+IP6bnOkzfzk0yvXQnIlr3hPBkqZ9
GaLnRGLnhprd5xOLoc+FDuWRlKfCt/Zea7U12uHfgohtuXr6AIFeoplRS4RHGuK/KaqHsP3c5b1Q
ucWMv8dj3i+ZAVXO5g3rhJlAD7J/G3MJo431zDVCqfJq04g6KyvUjUM23e9BOgaFZ8l2qJRgV6MV
6NtS5HUDGkoPz6UOUhcJ6oNNFC1JlqGyUF+b3TdxTuq+5iwZBFIAYWvw6Wst7ULU3MFxAJk4Dh9s
pNhsni8wtaPv6ywlhhSVMTT7x2isEEhFL5nkb/D6nZ8VCkk9MPynSd+hF4LDOY8A6nnNrs71qP6Z
4Feko8+5F/OLmFhkHXBwOCL0SRUkm7bNkECIx/m8GSXb4H/6Se06Ok7YjN+bGye3JL/1bbhNgbCg
DOIU9NwiNjyg3kqnLlb1Lon9WHSOSqQsaBvCAUF/T5H7XKdx3ybak67TLxvE8Lee57aWg1CIOw4H
8qloQA/7YMOzGEmuyJnQxHuxqZxUXtGw5j8daEdIfePvI/qUkduPFnWpsfZjWiJsjp/bu8aNeP0K
BCzuTNRvP1ZVw7bVdTn4lHTtG7TEQB55Q+Va6HKXiVJvgT7IXIZsisSzmo81ePzbXDwIWYT9AgeS
syAS4TU6RL20mkQv/Rv35/lI231LzvBiKel1tTSf9QPfHz0pCsnfYjJjAJXwBfj7iJg0C4lwKjs+
6SscgwmZausfLQt7Nah3x+S1w/Ku3h7EbRBTeCLHlNyJRnK3mlYNNMYYN7dgQu7cyQRulCtr0ySO
2jA2AQWv4+SOQGL6PI44ftasgkB1PcoTTYXUthQAjozWRNN64MLN59RCaIcYBG+jxBbaZyyBSrCu
DAckYBMPfIbHXHIvezWr4cld8+42GF/HWsxKAeieT4mMrBQIS6iAURaCKyAwiI3LYReht7Ef0Hsl
CtjpODYa7i76/VZXu5XnXHFWYuOu5CBxa5jMnleW1xML2AouD7QK2mvit2d6AaOYHVQ04sckMvET
6shrbR8sKZRBRhdsLp50bO030EUvv5ukkRhgl+REF/lB6xRwPPdeEQkFn5PX9qqZFs2HrMdBb5v/
AgdOxDvj+pAWJvmTOQqQdqFvoSxxNwUC+mrZYH9pPbcc0GJwRac7I8dMvVObYjuj+u3DVDujbtIP
KTLry5qAT7wA15cyf14Db09MmDV+iDIweVLmpuDcYy+RW/lW+v8IMhUrr7mO64BMp50RTGEICwg1
k8ZOFzAkPhL2IBjQc817B97k9aUJ1419oHjjwYkw/Z/JoCxvUicUGJyQwotvOJE5TeLpyFZAt2Og
5cdYH48RpUtBuaOHglZT3bD8xn5FofDAJ2Wl7ZirocET0cALJ75eMy2UPZlYDF432Mofl5a+daIP
VYHlR6DgKOlOI5xMtsHMynidPNTteATUCx0MlCSXrxijCaRghqOWyQQRJmxXmImV5JCfYqiaw6ms
+QbqNhSNNnGvGiEaghwAKv7nxNJMLoU3uWPm9BlxsKfq5Grwr++rCACsTWgrzG1OLtYHNHAQ/wnk
UicAKuRWTAqT3vox1Ba8AsA52oZmxnZZF+MUEUY1Af29YznZ4Q8qr5pe7ggOrUNO/pm1KltTBp5v
LMOdcDtF5mD2b/aUKVGlN5A/JZfhhGbnmybtonOp1tAygRteSCcfVXr3U92++hMMXhLg2DXRtOr8
PCzqrngQT5EXBGwRLCOXHXcx3I0XA7bEW2+EQRtLidu9mWzUQV3QrgEYVTMB4kZj00NWxYFEnA1U
BYvlzdYBv15eEPPiVRa73hxhLcabBoUEQxA9Ej89kKAjcXhRaPQqI3TtsxiDhScn8n4tcqnmRgf9
yxPYoit8BV3TkvQf3fVbXJogMi1I26HhEptho3gvQ/HEnGpXb1BJ1c0Yep68MsxGZQ9f08d68o4U
rwxjXapKHgGMg4zPMBXnCDCCeswNK3/LnNfmxsUFPraJpjZry23TDD9rf1FTuWH2sfpKXBvrXBW+
RHD5Fev/NVVoQlJWa+6CcwEBhiAZ0YH1V861yxrIRJDy0zx3cRdimZeWjFkF1om7cevHnE1NnUU0
EWk3RB66R/hLBnYdvqt8aBgNb9cTQn7JRva0igihRPaRG83WZXR62h3hQYrng1osm7TBx3gCe90Z
OtlJN5NXajrC5wwBcE5C7YNayz3BnhY3VA+7qlNg2By5V1AWB+64QVzeSbG/cwFtEBFVdvCizxF0
yC7NSYOnwhvmSZcAWmF9SOjj4VZLFUhf86ZP1EclFjRZEsm6X+JGIUUUFybVhVD02TCl2ESFdqcf
GZgp6fhw2xlCLK7pfYWG4+lKJcnHVXMGhe+lrx9U9aelmYQgRKyS2tXvc+pOATYpsY6IhJSZEw+j
6HNiE6PSFEyta7vIm+Y6h1mhHSrv3enQKs5y1dQhGKet/xEt+9fmkin2n18kmHot2ekn/ljEsrqV
Qw/iajbllmt0yYlWQfUu0SpPEEFyIxR13eI8n0LZ8m+Ft1Qsh28/8Nw3tE3lfMlAKHJy7QMjTUN1
l9tOja28ZraNa9HbgPPNNyBy9sd9MQYIB796uT2E3UAtXHkFSP5BkP1thnTcFgWvvcPCrprAInE+
kOpI1Ys51HL+y8GunxuaN97Xz9DkZY9LA6UnqGjPlT+PvsjMWmF2b7lEZo58t+WwR+RhTIWaW3vW
oCM+u1WdbBuHmD7DDg+16/ivi7gl4tY9Q01L5O88mfkuLrnX3/Z2yXgHv/3+xC5q7yZWYKRgXo4T
SnlEnlcS1Dav7BI7Z/sv62WO2aNosu3piAvGonfbkjvauE3kSBNbYkQu0X48dUgExKrxyywOCUuJ
e8/BmbHQbWKi87CBJQz1aiU/2Pg9/60JVSFA/5gDhwkVBZJ+MClW05cl6LnkYExhcp+GeLQNMnZc
lUD0q5pkqFxZAVNHcBhW72/ay8eW/wFny5yLtZZoEEDGcMQPsUY7bi+YXJAVKoPneWqNG50tIP0x
32BuF9h4g3ciR6MH3Dk7tYaYPkZ6LKIhGhl5oicXz+utHPJiWoLlawyIBeyMGLYH9XJD65dFDXfR
VpSiBGMh3I9BPkPjfYjdvJRbsNKM/XPQHEpZkleQeGnE0VCgsqWguFIKKbIgIDSndthPYEobdzTD
2cWi4TCVAeu4kyWhf9O3RvvkgZQZEkcCWohw0inZxilR8GW3jA+8HxujJmyS2fGnMCuBN78RkOa1
J5qVfXB00gb9TPg1l0EgYUeZ3FCy9DgUlZO09+Zvp7PAvDuG61w4hr7grw6ZuYATvrlRcrWRTRjf
EuUC9JHMRTqLqHBG/RxHzNh98IkCwnyqJL63xO7Q8ZmrLO+tr04DgCX8F9y8geus2SWcP1cjgyPO
71UqsQDzfXuZInCMFriuYHaz/bPj5GbPkLRtOXXPaTXUlSQimrnj6MfoimmDMXQxZZ0I20dpqJS3
8ZI+flerpie3rpk9l8jFQOKzy46FhYbrzI2LjDpyFKSADxg2K7zi9P4HiPCYxlY7DcY/hK81Zpri
2dXsui1vn3XXEVHu2TazXkfRc5KsLmY9GMQMOU8o7BcaeWIGW2ZtuNAtPki3ZJRBZNvKkhCFtpuS
AWsJwVT3Eaz58KhNJefTYYCR6zPWDnAXqxMPh6+hQ8JxEW9+KqkQkdRYkQw9641BvO44IZ1sSwPJ
F0eO/lWdsocqKCFaBJzK4Ch7alPD129z4xZh22rPfQbc/PeligVBEJJShcS5Bej52VcQfHtlx/12
25I4WD+L7IIIB1F6vkFXoOIXFWc4j8IsL3lz+5dMoR00wzR+FAIqE7pxf08AHfrnrKs43zXqN4tK
bRopkbcykBJa6EnlBbtWvaDwJWgPfYKRRFR4az5ba/4kMLXh6P7zmbx8t2Y6KePUX/68O6RjQzEB
P5gX9Giuyarwi77SnhuN/9BHD1og4oMaNwizKSbRRnyyR+MU1R8BqcICzj+CQQE9A4XxTBz79JR7
wdD0p8BbvwBGg2/WlmSH+xGv2Jp64TfsAszmDhHf3ydOogIqDLMSGAE1d7VhmmQyVIf75dHF8xm7
1s8oaUieljufswX7fHrvmbxi+LmmObfSxXpzT2uIf85OY+7Q5Fy0Ir6pVWm2YelIOr0bDl9KT+72
D9NmdFTpXukm461PjRMEtote0hrQ8h1+OqujuNdOyfBZbGxd0uG14fx7psTHAVjh15+ND6pmQhr6
R5k1eaIA5G5GWGxMIZhqT3MKfoxcGCt1cONAcTCpJsvYu4Zm/bt0seaZojKW5+oKTRtRcxH0+Jes
KlHD/8cLo8oohGpy1TBr5Jhyw2Ikd/B5oOpxKRaSSjrtaXPrYerCNjvU7hu1CjdERg8znafPIGUf
XJooTx401YjVacGvHR+FGlpNf0ztL+bL1TmoiB7KR43dglG01eyqUYoYHp6h2ItWaEnYQ5bbVkEB
d92FmG2V6oDiQ1xOjehNN7BfB35VvOgD12kacUe/+rRgHppfCOQ2M78X8yrgkRJTiiYZXhEXxBTE
aIYUSf0N2JLjCSDh/jzeFDmWKokyjBCsPT5J2/GHbEOBn1yHbL6b/yltlRzK5+Xja51PyJqCGbDX
ljq7zb31imsadndWFai4aA8iiNbceL3+ptYczIgcNh1kqfBTgP21Cggkoen1GDZd7MmKApA1Djpj
8OEH6frc39ocai2f7wPLsrM/VEUfebzp4X2YwaxYMgVgOg1a6JTWi6eSKWpmCISNJFyWgRNziHSO
p8uhQOVIbviYbU5N5tP7x721kMOUxlrMO8I+736CTNwuoyVPoJoJLCV9W3kSNTOxcchhnvm//mW0
rRg4zurzgJ0Bk81zeUp1LNqcALCy4JRoNvVP29NjLgEiKY2uQn4e37JxTm08dHaVyCW4h8dJbpQx
BdDzDe217Rmncwv19wmBi44anEcI8voczqXfGkAJCpdE/kQ+OkgAHcUxwGZqggQ3csLBvIxZzab+
aPOh7B4Rux+G2mF3Fruy0pBgqYHSMX0h+GQ0rqRdRy1mVvEd1VlM/CD44NDw8zxiGqWlTiqyCTaD
naGSKgxwx8ivanzhdxqmUAEKSs+G//gDLjyPW9PebsKMGEJF7VWT8jATvZnY1/j1y0QIKg0/51wa
rZgXk5JaxD5Ff1nrpvu5nELXzr5dXiWDElj0wSATB7nbiwPLzPRWwiKit/5NNk9rAMQVaC0FrVBK
55tZ0r6s2gq9BGfPA3Qzd5DetCRbQBx408xmgs6iFIL4xKStk0o+vnGXvB52Vhw1UIantMFjDa79
RqCEQubMTQYbG63minznYADotC3DRR5s4bAjzEGIY+GtI4v5myfXNQVaoNQQKabFY8D7DQpRJiAU
RKbIts7u1ukm4buzjLXjsQvaS80ubGnW48v/alZ2Udzgg08fwJzhNPS/oYgvnA3h0OLYqzRg6RtM
VLXiQyyJXBx2vo6zRtEzqsUFLDNDfUukiktGXAtZUHaoH4A5Ko26vjmzfQk9NJ6QBc4lTEczkFnH
uKqd/qT76A7ruDqrYPBb8KizXRBQYJ7UvioBIK+ILZposlXRiExDLcx3DsucizwIimIEGMyxcb26
6zgUeYZ9eBaA7ZYwZCbdziiX2VMSZqFZ0k144EWh/Rh2hzdRnGF0KpkupxYUCkS1S8CCajrGEaCu
/6jH/9iCZmdJmC9M3qZUjkAQZBcKVvioeov5v0Tax4mnt9mFoYe+bVhdpopesz0Ek8099t7uzLxN
ss3iVlJYMXSdCcJ31eG9agd96p/IDYGe3xUg07cLL9l2HTZe/xqgJl+/cfyhvgWLYWysf8MyeCJm
xKj3cnTSIEXGC74Pt3hgE07vywlFPrvLwtkqzd2rn692ty6cV3XDcS/nJtlc/PNiAR0/0/8AL3IT
wXtuV5B7MhYJQ9ImrPC61jDL5zwnd8kejCjnraSBhzF+gUQu4bqL/yvnwzfDl4P2rvMSmj9h++N+
A6wwmeFVgvX1hGdYAd/D2+7JDfcdJO2aAdbQQgWbqJpQPc8RFtz1eDpqTIlsolK/nBWrqg1TNMwy
UuHaUfc8xr4DhNpEmhuqwzo7kOB0iAA5LlcRcHl4pt6JIL+2Tuc3Q2UUdS/IZOgBmi91S066QPmF
OqzvEgtILTZDIf6w1ZEwm9K2UptM/H9CKEPA6X2UAFfjiJdfpgTj/h1hZIRlN/3WCLmyg9ZjGwox
AVVa8YVb9Dj+ATJ6GHEAONkTUoLOorgW0X2bCoSF6fLTdUaMwFJwiHquul7qTYfDpRMlCfWQCa38
54luHBwsr01NKVyQe8JlViVBt7E3fpAfLZTw55/irURmR6MxDt2Nim9s6z9lisdSugv1vxiSE27t
KX84kZ276foQxoFwff6iLQHk0GhsvUJGRzniIPyTuYkFrNMHn9OLpY3mbxtzrzxWwS5PzBme3NVm
Qworm/plkpsu9GDn99wJbdgkTTv5pV+Ve8PDhMVZugNe1W/RFmNDHKDHsJv+KFWCi49o81Jaj0Kw
9EOg9Vav2BNGTPxvHvdyIByNwzUDYQfdXSKI8cVvjDYGTgWDav8xe+ADEbHBkKsSahQ9AsMZ4pjs
MrYR4lPbpFzfj4YVxQIznD08WwRR4EJvBAo2F2ZFQr8iLWVoXTNqyvCmsvz9ZsBJqhZwhmZb1gMI
W75IaMPcjKrX8c2DF04b5ly0UexNl9jl4X5UgIqjcBUkE1iTGpS95xb4ejuDd+/GWLlLQue5F3xX
yDKSn0l659OBrZzouDHZhf6gjncXVUNQ2tW7oLYCw8+EQSUN6bCgRJmSW69YXq2DwAh7MImFuwV8
L7LwkbznvdepNMOHmsQ4gHmxvTaLnuydq+raVexUcnbJ+l9rH1iP63bu5QcD5hMVMHSqFI/pyNue
hehKeSWIirg4F8dyp54xO+E41ccgSYJgl1XXrxEbdvBAln8NyFsc72SuiMAiEfzFrUfd9znB2DzU
QY/P5INHUnXC7Rx5Kn31nl6OhUj2qGyn1VYTEdVEX/mjbfRMFQK5WqWf3cUPHPxs0SOYv+HNRPc8
NOj01qde7UgwiWmaqKR1G7m0c5mY6JZrJtoCnmIIHn3U2hQRGmEnv3KqPWGfkwNCw3KmozL1hwVk
V4MKh7oWkaNnImqoZLMwiS6dzTpoFjrXs81zP/olU1zVjr65dmn2zF1fzTD4cmb5M3pjxh1+/pJn
phyYRqrA2AjAV6qakZUH+ysyolN+g3KF5nPve/BNUOT9PlKAFDd28cXpz7LUubGONFwz9KqDHcWt
EPs53er1+srlNWIHC2AFVaJunaFthx65WAIVND6foWWpSPZDnhINiNDxQ7VxPSbirrIdhvsqP1W6
JcUajWS1eyY9IzwWCdznc+KbzsGViu5hSJzXalEfGSCUUAUE4Ow3hh5WgYvgEHaGGwln70KQLYLJ
gcfzj8GW2uGwiGRKTNnTDtUzrCMd3RYEB/OMpyKGeh2sNZGDJRPN4ZCi2HYh/HLGyTevRWOdLUHm
O4tsEQVwPYOXpU5Y3WypXgQVikWbk5rOjAWspVVzZSvunyKgb87uvF6zt9CY9CE9JkSLWP6znM+X
TgyPsEE3vkHQqqePMFHlgzppAY3c+HDVJsaq0QQfTnsMM3VclwBJX4tIKX9trOjET86/cV/70MG2
nRqjKb8GtLazRr2cFIC4FDdtr1h8SsyRhE8oBPqd60uavXN39cnliX+bG5QfbNcfQ9okfcV0qXWK
UkOKs6gLkJ31f3CsWBmD6TwfRWdOh1DEKjkTrxQOth4KudASuFkkxJq6J/EkIeS4oUn/ghRZapPZ
7UNIKthsPK7zFIhLVRNmSWOZrOk+gmYXPbj5WLUwH8NadaY+h/2Zeo8+PpaTDAv33JmiryyNFplB
09DkwS73vUmd3UeP6WOacqxtRUrBh7YCmvv1vloO1xtbdSe88etzqmaizb2bbGDp6q+YnkvCa+o3
n/OBERvmCi2NPZAYCz5m1uqAi408qloLFu2JiLToM3Zl9OTaIdU2+Gd5nfEDyZVF5Ayn/YHuyWAw
1dfM7sDa6HMARMEbNu6wjzItoGCpauchNCWP9MO1Wwh0Hq/etxFRUFPQhEm/ox/lzjnHZuotc+gU
wvCk/jkXiu16JdHzQm3N4luux3luSWlkZtEvmqDcllViW75wRNplA8f5kSUgFiyIsg5W4QpGuy/N
TDli3vxjI8pyWRAcXRs4vZHLdkpDXRXVgjwNVqkwdVgsAF4A3kZBpbHqRS8929+OJogsX2VbqS6r
uZ+CWEeAzJB+0q7opvBN8d03e//Tz1f+q5gRrKMDIJlU/tmYXrqJX6Jgy+biVR8SafGTwxnBShyG
O/b8K53+fSSDoUh/EtCH7VDFhrSESy5Fa/SpyuIMQaO6JKbtYfssjJ+Z42/C6jkWHZS2sM/scAWv
rpR7QfI2CyYm/fZvlt1iNWer1x11DEIU+1ZdrJG/+lSq6ZA9frIzRRiHZapaT4bih4pMRoowk4FT
0lMTN1hp9pKHNqV4OtxRDqLSld1vRi5djJ4xaDTnMguusQrsa48SJhwAvMEBVHNEzLc9ExwBMj/c
9y344ZfhuAS2e8wTOC5e8vI4p9syI2ekWxmagPTJsYFtK/2ZPMjQq+iQ6kCu2S2PpHyzGBYZ29Bc
w0R9juMNnIa+WgnImvGubugq5jQSf06JgM+1J/nVhs+nhqg3/z7zFJy7OaqQZXhvU0j0BARipuj9
K5UKgj4UzBL2HiFB7P5LicqG64j7SCCJ+5bt3M4ifRASxXLOPQVsqafOHf3hMpjxsyf0cFy8hs7Y
PCpE74ql5WGALl9+x7lythboco4Fszmqk3cDXXNkus1/1ssoeGXQZUbjQsda+Kkebcg/PVCpE009
Rt3BzV7cBLUaUsSdSBEmTIvo29woX78xSZkh2eTwIWkq94HFiCSl0nqAi4fh8DHRlSYJq/GLQr1Y
8jjQJgt6LLh896DScW5IJTAnjUYAZk5sXohjA97Usip1TrinETC06IjbEmhXOrsUXZSqtM9+zkWC
6WCGYp+3fzIgHCQ3lT3laQl4GwHWoWEOGH5r5YxUfewCILk7hFP6HbnotQqDsihLVTwuCGCaVhRi
DplIxmcdIpaHThMEEPa7ARgFyPRcMnACAQRSHqXUiYHhjisRzWPklXytlvTGZkHk3RaGqjUvmWtT
6JqZy4j+rs/QMwwTp1TncMn2gm8sOPYE+5HURW1WFdYMr4iQvrcErhL8w53ZsR9Sxu+BuRGGHRGH
rfe99bADVbx35SrnBa2RHRhh/D0/c3iIfjUkvKkGc/OOwMH8qxNg2v6r/TyThnrC314NVRFycHuZ
HDOEcnstsReWQQtPd/tgRc3do/9dNoh2AsnIJVOahJRfAM9qBPc+J6fTOu28n+4c5ok5OZ5APmlo
X/c2UYfREOvZ1jXQAW2R2v/127NuuU5ve4ZM36QStgCwtgWCwJ2cB8ziunP8VtJJ8q0SlJ1pnWfl
67OV1INoElk7gRzzswNqI0GC3wLEY3y8vk3FltcGRiH7ZgTh2+1sHRhFVxhLthEcXxFSRHvjWurc
Sz+AcrbnJPGpgOeXSMEnXxYha2tzc485DItBp0beteOfo1zs53GKk9TB+JCcncvs4+z1ZRqgwGjI
jpUHctiv6BHWKRre50MXfq4uW+1llvT5WQ1aWbxKiPGgOfARvfkDncECE6ZF4R1to829+U8EYNyI
uiNdEhWmFsM4s6CRMBag2d/1POq2+pqEJExtf19XAb5zamAHCdGZhqIqnMTOIPtuHPIklzMSHgyn
scgpXi7dXdIadC8EZhcHKL/nFvGI3uIzz89E42/R9M7wHMuazoqsqHdhPeA1U0OFywcFNOU4MePn
uW/0gGC63G5ooSVkmgaYTO6kNSVgXdCJDhgHj/UcLMQzOwuezS6EnZ5TRSCfYwkF9q1zQtK1SCjU
4FdgP/MbeMnKlDPtapR/S6W1Te4pn6i8G57AhEp5R0QqetI0HmSDDwDt8QSDsUa0czVs7Qa7qG+V
eC7PoN6PdzTnbzpc2Qd5u4QC90604tE78giLA99/qX5Px9MH7i7S0Wsw1sIKytmuSABU0wzqIlAP
kI3VpGg5P8HJe3kHuu4cntAw8KKHP0aFrQiKOf/PohVr3FEfNhiFwBJ3Ie2DJzMqR9gf/zK3pgKk
I830eiN+1mY2zmmPtr/cqJUvGLUef9AchI52bmsekzmoXMl6dXFfe6JiZ60Ef61eBYfa99TFwP2e
T1WSOvECr5FMCwJ/G3BKY+EdxQuPc/J8APsm3l+2VHx8Qd8f02BDvQ9//KHtkkudwcwArzF5rddm
kNDEpKSTa/N4lXCqUKgNWxs2WCaCOl2DVF8s34+/rfQjIILQYUstMg9mKs/3rAru655mIvyNaKp4
tWlqC1R2YVnSdnzhgwsxczexIIkZa3ot/BSUZmSz8lBbvqNsCtjTjvsdzNTSNpjifXFFq1FdHSqu
lSvINm3N2Y9+R3HsJbObY5hhH/TxzVj9UU5pkF87tT0a+JmCfRuXkpfdzhVeDpe8Ija1gcJmRpLa
jHKuJ2TtyJAZAwSSNAAYyAyEYPdMwuH62W6Wlk5ZxIPt0GW20dzVCa65oHPsILnSO2+CkitLchrK
s0xxfw2ijbWbBRetvDsnKHjcQarC9x3BLi5tieviB3nMZtQpVYFLPjjT+fdsvAJ2Ue18l4NUlvNA
d38BqeTYjuJwUtkXO3T4gJjJtIqla6ovRBQ4JirjYhXJygfsp5u66UfMEq2ZX3yS+lPzKRn+sN4w
pMyEusUbnwJiL2FQn1brj9YBhxed/ASPbhh1jTq+weKI9RSDzwjnvkrvqSF/go5XASDlNfUL4QTn
wQ36tFppcKjI3C2wTyUAG6Xwyh3UaKXSUmEMZMfIJQbirSCLMSg1sT6LSz6f3KlcnIAB8/yoJmkq
dXJIWJn+Byz8u3yk33/XunaXnVpgiO9DfEifHV3BSIF1O2FHnmtTrOxy/ZfdQ/K4JxTzqljhhQS2
3NQhX7xLz0WXdV8IfZlOiWwA3lcqmeIU3SGjrGQU/6Bk2TAO4m7kjPwG4mzAyKNhuOny+N6xDKvP
uZVwZPB5IGQkwCSjNJl4ukJ3y5A5bnGhmDbU63uVp3IieWiVetSZkHO0sqEB+peyWI5D7eW+S8rz
2XFebGs8aInqBgW/lhnIjzbTv7gGB+uTYU1s0kDgG4ZEfXHhbTcQI6QmLyexro3BbeMZh9eJw1g9
GDTXGLOtHgAoj3SCeQA4fj5JchK8qQ56cpEGA/30sNE5GNEoxDDs7Z4C1FCVJ+ZikFJBFtu54MuU
Ep+8ZYv+JFukxU9vcV3Ts8nGZdoRk9sxD6i/dts+5aBwc0SA+C9vNkDK3c91YKdCvmNgVVYTOT0V
bNR1YG5chhYIr98NQHt0FxTwOJw/44ZhmzKiXhHBdZZjaKeodElF9qdDBuDc8lhPtNncSFc7wo/V
MfvF18LjyDjLu3eTznCPrP7VLyqphXjESI+gkVhLpow+C0Krelais+beANh7RV9vmzJUKrx4qfI0
RK2rjZHQGbw5RAxK8YmwJjHJj4gaEXT5ht+HNxDZG4KHvXLa9K32gutAM2G635VBJP8yJq0WLPX+
mjlqTU8wrhONijRTjRCkj27ZlydjJ34hvcQwRPe+p5saJSrwHq1M0jBo5++vLkHoUIUF0jX8ggPZ
hNF092IqMqhmmJs0hUmNvkLDcqxSy0mxXRK6Wro6BLPXSC8bHhIwpMCcKmF6nVsWBQNDOljXVwdm
u7DAZ5JZcdnHh97hmHRXXBlV6WMo6vtJuF6kO+Qfi7RwMwEy9VHzL4XmY3tyfVEbMSSCOUw+UA1S
AGiYc54ZbVhWnASU5MUHkou0l4HQ2o6RpTxMiNVqf7UEdwZYuB7RWyfbbF74X48Qr3qqLF9c6AaM
A0AABicd6RxedlBBicPMOf6y0/0pt9S0xFSV0dZMKhLwW+vxZMQVZyct/gZ9CCSMDMBNSEt92KML
eq55cAITiNkiWyfdS1A55a2klPrpHsbEzaLh8V2KkOQQ3wIZomlyXeMwQu3UJd6dySRJKKof3kFZ
Gj7PS/3KoDKKrtYHIhE9Ci8P02cGe9KlIwQGf5zRyBsd/WzFPNLswhCrNOQb5zLwV45R76wdX92n
xTonUhD3Z8sIMnRQD3Ibb8rImuoVn0v/EkRx5PqlTnv++I1gnXbgaQkvWw1kcvthLy3xsFm/6ON+
GzzET2yeHNR1D/71nZLk6+QlP9cs1gGgjkzNsxrHizMafpfZvE58Vi1KTdTppwVUIliSFq2LMsNU
OVG/wJt1/aDeLaCFGKkHSkdqm7ulkOtnHQmEwtp0jUOuS2iFkhtkDnrWGC3NKRUD7kowwjTiJFkJ
dF4pOOCM/h6MCxrLp/l9mn9BH86jZZz+7z1JcSTVYKb+V0x9SEKItOd6P/6ZmUEBgAc/EbtuY9XO
vKV4hj489A14yKaLBKlNZp5u2Fr7Z0TPUdcPFLXD7IM9BOInhon6ajJuLVaoGjsIXXwr2Tk7Km8t
FmD3c16u+szyFLVjYKhpok1sJW3dV3DSzaRXv0cjZ5E6WR7sg9Q71BTHgG7oFLn7tyPerOKooP11
0l78HXzq9TjfxkcMfePyg553b7XWVHPBRJuUyX4Z3yDRE4VBmNNkQRGduGJ60LT5oIZUWvfLzPdd
jYliXV0JpU3Jahk6AXmvW83DtTyY6FlG7bsi0aqSdgMM8h80j+WH72+Is3RFWSVL4DrjarwvBKB/
YYXat0yYGIrobB9wQZzS63felHSXxhS9rhGZEataT9B5fUPpvGcpSPl8MkiTYiFiVPlVJhg9mhEf
wpBHivsSMwp8aVR8Di8qNgZCgLQkiNLRHB+kpdGwTpLEZi83NQtJ/ygPQU/wTw1GV7HxZNY8w8vN
+CRa0Ybgu/N2b+OsL7Spp0mgM4+N+IQvUthqhJrt62cjSs6+hZNmASW5nvl+R/cqylOJ8A83eQ2x
A5gOtbDwzlkLHwTm7J3VmBS0SwWD6atJiIHpQMHYeMgfk1lK9v7QqraurymMX7S+HQLu4nsfdtpW
w40DNXRISf274IBDxFhSYHbugjufmXhEevqWFaqTM09OgCG6WmHlkA1h+IkQzIKgvQyXsAqtGl4g
HhfqTIJ6DEPvtJ8ezTwgi4tufmgb88SM6fWqJEtHfuR8TsyD6KRwA3aWWKe/ympYEaMQMwnUolm/
k7v0CyiSwo2nRWpTRqt8ZSM1SKa143xwf/XMM4KAGgrQa7d8xL/f6gTfxTDH4hw9Lj+XdQuKp4Qe
bN5svIXTkVvLenYjfzeMrLwUe6QyZ5DT7LheZtxxV2eCfMQaleACkEhZ2UkCyxm0zf/V5EUs7Y9v
X2RTFFtWr4+DKOsrxZWP6cBRXf+GZeIRRWXucOV43ljwuGFtgpw2jKGTMN5+7oXjKqv5voLRTlnz
9YtqzHpcS4sBinSP5wln54rs84GmgOhKQy9n+11LbbSsZ8C9zm5mHLIqveUIb1U2uYpwjIEiivQd
+DOgp2iYXi+szS9EF2Nrepii7mFGF8V0hxOvi8hqvC7UAwJUlw6hxFifcEeS9pDbEU0acdKilBBA
oryUcAapVBA+xXrJs+AHKXpaIvA64IYwdkdp4yJTWGaSrptHtWV3Lxi6TDwKnWjj0X6MYanNnqgx
t/0GSKLitv/aCCINwvde7XPZKOik27C+JX7d4kYI8fi4vDrysequ04m3HvBU736HdlaKXTeEN9we
pLQsFWIqIuJ7lRp7qW1LlyOaeT69DFiTgx++I7JGUbwxzacdDPxMn9o5M/sRxIY4eV/K+qQQCtJP
rjcpS+VPUioU3Qs9l0zvu/1rZxNnYn4NZwSwsCF+fYvUuKXEOUcXqE+jgTwzi5+rosxLu5PDWWoa
bSg5tck3hsEi3sXPK1JJpfyvCa2/AoGfBBKAHy57sTM5TwEmFAOYvxT67E94JO1LWwpmSg6tcQjg
aVWaHSMXslTMS+ifq3fvaFbtmgQL0f9fqjiTTIdEAy/lXs8xnUstvStAoa9ogkOPtjnXqtkS8Ylh
tnDXLYFQu0QHl8I0OrdIFHo654MgmdOZ8EUxZ2SulciehCnAIMrKDnrWA/Lqj4sLvRQucHF4zUqg
/ZDLMEKUrwWMraSI78HCQNwAWEqvs8hdQYFEd3H6+sl5jCFprNXCqcHNTc+Nzve2nFV8eUDkDwYi
sKfg8v5WKNHhyaE2SWANiv5xAfwRUnS92fjDcrmaPsGlxJCqh06WazzPVFt0o+wPWMKxghVXcayr
lkaA66VnCDyI9iQiLH76hZ6x2TApovFiirhjDky3xUnSVo05vC6cYR5yYaTj86q4zR4k22v7qteq
22yqtwsxX/9N0sWFxtyFtJmHszcTqkjEKynTMIXa0tN0YkzO7iIVq0JLAcxGx1OQP7yfIdxSuzxk
jFZ76PpQDOxcV9PXQ7lsWEPsLLX7XWQxkkwEDsbmlpDo8r9TsZoFlZf+TcG+n+p+OYvuhgmAZivP
jkNPhYtmL3LL/n1aPFP2zDZ+nJqrnhPtO/ONV8w8In9Vkjhsee/56Cnw3c8Eef7wGyCGgTTCkPym
Lf59andgGpO15NcOWWtSeVNM2J/Uq4N9RJmPx/iyMgi4/Tf3OVF6EwGGu9a/lljGuFnl4k6aqLaU
dcokmC53SLhhkcfb6OPbCIewV1xIb3yN9pMMcOKcTp2trDRmeYpB1xXqmThV1izeMsNxusfOxFGH
HzxND1TAsOSJCM36BD2rALzncskHeJtDVpwOZe6p3AlCyAVVksRDZ3l6XbtFbsn449e6bxusBgGG
+7+T4hx5WpnN6Z1vg/KN65IIv3/ClIWfuEJobf/uZYYJtgkiPuI0QXHgp33h6Ej2qquiUSoBaneK
WCnb/4idQ1r/KpAnxm9MV4dd818EtWswa7R1o535K2sii8gNjVI6aiikWudvdCuW9VhH0Qih+0QC
BoCq/s0COlGnsT+l+a2hu0sKv6DwO0kR6oIzoGyyweKb4/K/TR1Vuqm5dYZDQWxww60IX1B1qiSg
SPrjDEt0BOxwMet7LofEikX+2+KKOiXDht2qvo/tG0GWGoUvGa2w6QcOK9W7XBQGopKkKgOlGE2P
SZcu/dXOztnAhrh4dsjkemJfBc2FCoJGYL9LlA9/BQg/IUva6IEX0wcTNn5aNB4Nh5tQWsl9ISFl
RS090UGOit3GlFLyJ7WV9us7hDOWwieOKvI6AghrECAQkxfURvKsmKKLDfGlEBMxMAiy5utiuN4J
7bX/cDOCbRT7uF59xqrIoEgK6F7JHuT/3ustPOvVhNPRQG4K5tnfXgPXaL4ueuz7QMO8D6ITnpB4
khpdwodMvP4O0lVC1E65vgsJM2deR5oWeoVsHqnCOWtsyog7t03MKrlFVpjN8JHm3Ch+Y0OrKoEG
MGIY17Eo/QiL/2uBz03LUURLnzQbhWgs84OroU9PfNbIIabWBrak9hYhpv5GziT2ecLAsypx5/Js
UJgIdNeIBLSzNUm2+1TpGXQEdTXIeERGn6w3T/1p//84L8nVHu8eCYkFzqEBLMWevYMojNc+wEhE
JNiKCEwPIXrDsTeCzr0LjVwW6PYYwfTKOb7P408/OGmnX2Ysul6ZgcmiNyGL/jbbkRf6rkLfDKye
aCESmflpaoTfIAzDIsCcm9tvsv8m8yqOzMdEsDcg0pshCZJJokDxbvD4UqifIm3R6v4hJJnL1D4D
F+4sxXVGtZaG/mlptB56pTt4ZwPfURX9bmixax8B5NjLDe6ySknoLlRnZxSv0GKqDiXNBs7cnrjd
BQwqb3FNwelckfCmwmrq1xItyRcOKTN2S899DU65QH+/Mc8nxC05/5ETHDncKtRc1XiCYc8W05b2
nICCwMsYEwInWy5qvdEbPk84oyBe8xeyIe6e1E6+VzMuIYeSpJs/UIM234s/fE00D1L9nSW5wnrg
V1biQOb6tjDox9F38+LjJ2dHClFaL0BmP6YCsz9Cre3L2yX2nPuosVTFzJxpaIijVxzndnueddEa
V1XG3Js4gaLfieGoSek6l47BnOxcmtvdPv8+l4PcdgeeCGg8c46oUa9XeovBRHU+COfJ7BHzfxws
E1d/STXVI/IvQlTb1xD16iQkrq7RuqHy4ZooFVaTUZBcVD/Hty5/qMMcm2bytiOCGN4+Mnf5TxoH
A/yvsb6rTzCZljtUFhixDUDiGneAv+sZBNBa7YnQ9fCiMZVeqaJM+PySHwTCXHynZK6c4k0+Qy7M
P0LAgr6rksEmTxZFqN6PQnQ0ZAqFUE/fGssXOpt8GNbxtEovLvzB5hk+2RCTo1MvM1pDUc7A7tYo
dc3ADhtA594aSfnxBO1CCsHFjjFJ2evmIMpjhcPchCC+8cDo2jeU7D0MWv9BR5iOe7sglfXqe1OQ
6de/BhlEJd1BYnZGVaSBdS9uWSgccqzVDCcIerEECagWeALponxkJS7YWw3w14deClmhl79WL0Ad
cFsK+Kce+hFEqm/nMJbSJSBlDlzxJupSTc3YrM5MqC2i8INk1Rpt9W05ZClPp+InZ5X2qDz1JhPF
QLsUaeZGxdpjANFpSb9hBRzZtrOL7dWIuiR+6iVmICCBJRJk/um4aNZP1nrZaOkI89cbuaKm7vtJ
jOKYqop1ntPSmgpqALFRdRIrcukq3Y4eZXFshzdtY3DDrZWkghdtyMge7L5Qbx3/yh5mbHJujWmo
O41FM9a4Vh5s0dkWSn7Zmfu2YcXrGmvmOcN5KpDo3yhHZSlqu2uEw8fd77xXXEn1ISLD0M63fcvc
1r6hso6sw16M+a8j60VrqNN1MxIj3OYHSDSKWZnzqu/DK1HOae5IojgM4Xa1NzC2qPXocw70c3+K
HaB1P6rwzTkt2fMa/oOXkIq+3c/eqrg0bMXMkBfzzkJ7Tv45zjQ9MwOVyZisI9SuiE5gU/8SFvTV
KsyfR7iapiRP+soJ1sFxCVcy01RKOgBYAOoPYxUHdYXHw7SY+ux5rqO6E++hNUZ6+2z1IZTj9ryc
ZhM+k+CUGrC9ybCi3JQO8t9XTEa08BujT5H7cN4D6FGoHFiKpIKVg3LotGQCAICaM7pk8kUravBW
tuaRIvmc0uP0tNOEKuRITLONDLTkbw9jkzrviV5/RckQeajIZKfX/j+so6itUngrx4EKbibhBzWI
4Tu1xpz4hxma/hzcYYFCfrpv8wu8l/oIFwmAMRTuJ+PSX2HAIdQjnKgok+ZT6TBZ57kjpJhR6iVb
KjdvAxgKb1Lz+SGOq2ZTA6v+6VQ2AONSB1GfxOZDwh/3gZpTECmmi5RRBS7KChvqfnxcXO8glpOy
URweGlut8QwbqrGX7uC0VDzYFKvA66nYd7Imd9iDbrLxDB9xE5wO8PV0zTTHCm1GXRo2fkovt9Ls
UWqkQ7qu+0sDGoiKEMdZBUBSjC+6zeLbhtjTmJnPpSgzCUxikarZDSBg6MQKgitBX1Mu8Opn1VG5
xZ1xIQ5yBsEnrNoNJwR8Ltn9zCDNNRE5qMELqPafsVRgj1fJcxxw2T9KimfU2xJi8rbL9jXqfy/s
E/J3v9we93Ix/tu+QxvM4Iq1jnNXF0OM5nEt8E1G6KYTvjE0qHFSKl3w2DbmECZo3G+D4Qacx5sz
XmSVbLtxHmW4ZWJfC6F8s5KcDwAGsCWlcVBkBycnq7j/hdK+tMhO5nM5/y9T3ioWRcV4i4e8zsay
baCd03uHJZ+h4qPkt/vlHMWkZbENyoMmnG76diT1PrIhewAlv6OvMdQAxR2r3xhQFHiSMNNqpMS/
nmWtNf0Pnzl0/We0JcCD6mVdvbx/06U1ruwwHKLw704RjVdKUwQNNkxysbw4Xd5L/1KylnEO5Cst
wqGCoqzt14CaF79evVqx8kUfOUNcLnUtX6nKWoDbs/shFKXamaRc67brdqPryKbGorq+BXiHjQdK
qIA9saXOhxrFrL/WpgORoUcou0cHUsesK8NcmPtNmCukO7LpvlbAP1EWnDEgWbHR78wiZi4OAC2V
0j5jjkUzpK8PHBa8XU/BtNIUDqpVuvf/ss3Tn+sX6nwNhg0hCpi4tDmJYjxYg3UMiM0VFuJR9Jog
lhVzVQpGnHPOBtUi+1rwDBPYnoRAQ91P97waOfYNIvX8WTEWFNXUBJozl4Gr7tslfVEGHgChRZrU
zdbPqvaD0VSy9+F7C6f/ZH2YQ9bWCx22k4oVPmG0aFmCKngTEBLdXWTb8XQrueh6xqwEJUzUeIAU
pnUJFjsJpNE4bDXafWnvAkbywIc+BT9iH6uAfa/l/ZvjKodrx3oY1kCfMXcqaO3vyJJsXRfahC9G
NAnHZGNShDpG/Cy/U2LSLyCljJeTcC0hk7t5DEk2PLKBcIAV6+XS7VvLSjWrPcncZBSa7FYs0nFW
7YwVSOqfuUp+4XWUfnVXzL3z022jFwqF5JDF+3D7nwIQBaSHcm6i2HjXYS/QQOr6TP7i4chF7rMJ
o2/u78i8OY7VDfuIWjjzmuR+fCuetvS6ESw1id75RDNbYuaOZ92fA8QrwTQ0b8qGUtL3Rt9uLCVR
LJFSpO0zUTj1zeqjmol8nm6iuFkzCwIc+bn+vNIWsCoryMx1NDeqTdDEvNRMN78G3RDBWqX7yrc8
fI4jcTSps8m7my5z2bPte8UaAtnvDh8wS6pZ4MG7VDkVFSVf3yN1vFKrkDVreMAhpsemyEnud+4D
jy6r1PQ4lHxUjbiQ3xtorFfaa1XtVV7yTHUKdMgrwhU87HbMbyKTIZT5iJ5KTOyuV1HTSki0Vu+P
UOpfuO3wYU57elP41cF6tJ5DIKQh0zUVCaTyzSHJbeaRGpowZejQ9k6KV1iyVsKv6b11TfXRiSIC
4AxxTksESjhAizV0svD91MpFEgp6I9AmCh2LCuhZ71yCrHHsdnXzmKM2kIBMHg4EpSBL+8gcm6WI
XdIet8gQ8Nerj7ooQRdb2rsz3ECKSCe0zZgYIp/C3AR4ZM9xxiGW+PVFDv7sKmr36lJ8vg50e+0p
TxXR+ljw2e7k3P8xjyT9BW5vPJjLXjrZxIr2zRQkNLuzX4NMiXVaT01EIneyZZ6NzyaSVP6PbPCH
5B5B/UpjCp2wGyrRyyr7GFxJSN4pKqNaiKWgErUYZdXPWrK+4vb4x5+R3nqxt03hqYhqcY0Nzhr0
IW61ieb/jkL9WxuBGe8XiqOgbfZFSw4Z5PSU5xFmwNk62RSRr1y/JB4ArU0JvmRV9V+EmsgStIS1
ZJOQaGB1TTDOMNw7TdqvouZYDtHyV4lF+UThJfEGGNxeA4MhvhEOh5sC7BkaELoFtT+Uvka1Tqbz
9g2IpPCoXKVX0RZSpkGPCY2wPoAGWezLpTotIJ5H4YZQ6DJy0fc7JOQPu0JkzNZwht0BYPdwrZqG
ZQKTPVeiZrQOrqsQDOcWb9PvPoKMSb7M7WceryPcKU+MnVjh2HkY5UWdWt8wnu6auyqJvGMBJiFn
AiqkhSylDQQ0plhX1gkNPQ/iPEl5vFungCwl5f5BmWzf8b5SzE4rBdmw/y/3ERQRrdBKPoFezpeR
TGy+32NWyEz9g6PNwZoBy7Ro4nYwLHpC73PD8l0O12cr6zVFtzHL/zfSPzIAiHQBt/TGvD/9QoMN
4zfCV/P4iwaOxJHCEonfUvXsbpGRXkkARz5lmDBazXNrqNrDSNWq+4+xzQs2I+NqdcFIpHUhMna0
lTdJeycTSct/IyLYWZNuxMPqGlReb8twHc0OAVfLG4WYXTAo9s4iOQujKlzGVVszGgFKLETtX3w1
yR7nQ5IVqJ5y4Z+dBZj6P9u8fBTNRxjjsmmXA6s0hVwBe/MuPD76TRIP9brb9sMkJgHShs+Me6cN
RAJtyKtiXRI5/vG3l9jzHYd0zXh2C1CKD26uoaZDOvW/dqXwJojhocFL4OirzbyIriHtyyNYOSco
XcIfPPL0QEV416NKg1Wu+E7GMU83Kb0nB1DYbmM8lVT5N8K6AoPZLgA88Gb42LGXe80BauYlIVeH
T8mSzx232Cdd+IeQdQkmwF5NoBZCkCkGmraHnyeBJC1bGNp3dB2sEcYXK2zDoao1/DsD2O+vRq4m
8IsslNncoxDZu8CkrwSsvPNGVnu0/MqkiktZAvLLzk2Vu3ax8jfpCA6DTOX1s9YTMcyEcMD3QwyI
Q1qREZEbFJlPFxcIAwHIefQM/gwTABwrEqmdmEthDllfY6lbCFmh6YfT5lN1bKW7w2bmUwUlYmiV
BtXd0Gzi2IHYv238dSjL+35aFH9lhDkic5++iEK0eyRqwcXEbi+AJa03Z4rC1U08jE6LQaatJOVf
Ng2azgIncRaCrPEw08DLM0o+xlt0oBJYa178Q+RXUcN2QFfBbCIBXorhSxpwklEuPrj+UQ7gf0y1
hzhCWhWlauTTiij8rKXIeCXhcX0MLEub7u7y3O9QLevP1dftoLcVS1mi7kJWM/Fn7OkxINYCxyjX
e40eyJZGcjCgx6Wi0LWv9/kWLBH7GSHYDrk2UGLMDprTWRcTr4bp9PwlSIg1q9LQrovyYLe/howV
i1o91jcOuGaM5HKU8bEsGcRTdZoKFjQPp8pB3+VQIXEVE2ejEEPqHSOLqpSCGfWVrBNvC8ftCaYT
BbWll3s2RSoT+ff7MJOlfJyDhFOylOI/VA9+TtIKIlCzXWrE6WkFfz555D/LaKY9J3NYux2VNcq3
Ddjz4aZy7mtzQc4b7yh8kmKOKI64jBgA9+xoYP0I+uSvwuBtRarh6374B3uq/S9ZZcMKUvWFy1s1
aks9aONN26IiyAjj0hU1VT/1i4QbwDGzHhlPPUcImXWViQtf+AUYlxXqeYgyuVoE2MQ/laRZROmy
N4vuhQE/E3hZ8SOWfXK7ZsEYVdi5v5iumb0SUAPTHjVzoJ2eGCZggzTOxtP/vpcnwrMcz2dAXq5e
HSMUi10Azf1j+qddw3WxPk1IMZiE+nWp3Pu9l8uhduoiNzstb5TZ9rD5kjkIRBpsalnLKUD2QPGC
K6LnVf61ZzJhIf2eUA5mAABGAiWtwYUEGjLmiLLGY1pptqUDSoxVw0U3A3zTYiZoSb+ZLpHUhCsJ
EzcQPoJJTaUR7Y2IQSEy6pVPRt4QFiG+VXzA4ne7jckBEtOFNUAeFROpXBwshbk9CRzcG51qfibu
H2V9med7N2IOHvwR0R12mQdg8c60YiJLX2n46iZb91pYtR+cyX+19diAP0Bwd1hFskqx0feOHRpo
NQBksgrUBp2Dxjx/mdbeSQ5bAIhOLYbXK/kMiocH0Y04dOf8tOS+YoNkYWb9f1+wZi/wuFrO404Z
wh8FB9zIAuWG19oMv5bOiLKeiCODLf/oybK87iAvLv+9pDV7m2UAM5vYI67xNuNucIOLea4QATCX
keQavP5e7QXwdVzEmWM1SLUbQS5uduMUdDbOFvfzvRcIM5efA1/84Ln66zLbzCZKaI+rse5z4kT7
OUynl1KZDSvT73Y6o+AkACpX7LR3zCbiGXvltbjn766GcFYGMzlbbx7tbMrbfQrqbXp2z7Qy4q2q
FLEqIJcFGji0WaaIhMl5sLKKJG3DI+CwEyEyAeL7BYHR+b3ueY+HFPHDYQfWZnkCX7Jq54A++bqh
yQqhcLuaoZSR++L5mHQL3Tz7RtnFSqd8QYPbMx8dFnkfsdJEts4T4NWl3CkocJ10bGfQMp+5LyXj
6FlqTeiQJkv9Zd+qhNcZ5z6KKsT1f1w3HeIlHqUD6SdPEeJ7qN+Qu20FK4Jr3EOCD6Dp295wxi2n
coa3PmHamECQEODgqY6JFLAUA1G4k0slCHq215EV7g+hRFclAhClfMmuub9EinuYfWoIZj0simYC
9sbptMvXCeWqzJnZwA+DqahPxK0VEwQXms3FSfSDapiR2QIt8NNByReKeyb2+VZ1Rwu7NHhMz8/h
kmTBZY91daBBcjac+87bp4JEbRhpj11JiiG4SGX2b0aAE25qoLugUjdk/QRPcT+cb1HUDALIjXNd
rkptjJRumoIcS0pvyOfzZwsNo2L6Z8P5mIsgZx0CWXO5hDgRoQB21Dv7MvsDqPqvFEXefy3o4H/Z
3Ukp03yOF2Ll2o9JCSx6BerqaiI3BW2mYZJc3usw1ikMcVSizk+VlVomhdIUnQ7Hl6UToPU1AS63
YOimMollKL1nvjgKmCvXshtoo9rcwSuqhdV58q7XhiP2/iVoeGOWTUPh5QnlmzVwlR9O+kc+kvWc
HTGvlVoKCKxeOZ7ovXjTQhkGg3DukR+7r+Lqs9/1x5TISPA1pcAKRreH1Fq8LDSVzfBYeEX2i/gn
+QBYE7x73HQ951+DIinqIlPF1oAQzllZE5UbJQADLIfQVgCYdc+TP2M1sU1haDcU4J5fP2iSo2rz
XjWQklMSdvU0g3uS8E2vvZT6M6i1UAsxLFY/OE98Z8259/gw1gVjqj5vbyxC5gM09rC83pGHHsbv
Fds0EI2J3d1gJ1caBxFtzHmZWCh+8uTA8MWB0sFF/I6lk+BQjcG4dp3N4oQywGoOIih2ZJm9T+OB
WCc4F9C8txkIg5vbNyqA/zQdMq4WBHRF/g9cBM6yFwTlZN6TxY9Q6qpiuWHVFCjjoLwIf1sVJakZ
GTix35klVnpFdlrSvCWBiJHFT5NJLipwoKpQmvxrcOYlXs/4TpMFwchUQDEdsOOkobao+Tzug5jO
cnwNjnxuxKwIlS2kc+I5hlPaqpzN3dqPGQ4o+oxhSB1G0GFUciv9Nkf4IvkgQnyoZ7BLo3W6MrCI
o9isUGzvHZXp3vnjGMP3PPTT/e/BWQ05BAUcH0c4azyNfrraS8mgZ88UH0Rs30Ll3MkKNJmUb56h
GgKypJcqDh2Eg3pKnLwbYvd7s9IJQ8WUsSIAlNiWh/V/1TGSzKX6mSn39nNev9RALI6GjHXE1OZl
/bJbr0MMWK16yKaYuAWEeDuh/5t0iWUPDI8vm2Toyukx3BSMXrmNtYvVClRYxMtfBu11gKhg0g1l
02+lg2Cv1LFSxCfoqavfyKZmzjQwlPMa35OUDympdhHj++0P5NLrAOh6VaKA/Wsar2n1k+L5tOZD
rQ9Sj5GQy5B5ECV6vha74cmjqYabEZNggLnMkFTgdsnlugupenYJy89ni5U5D+41rUXLrpz4vVBT
u1Rx1AUDTNKDfgPxqbE3AZiZhwfBdAH2E4JUVwzqvFjYEcysyun8jp2wfokMHWBPg4Q0et2vgWFe
XJpyCl9NqCWTw5k6EYHBwhT0NvjbwUNutRzumdl85g4oE6UzBHKLVESPhQWP0oD1KXDGxs/WOw05
IJzJgZxtjfjKQ+tEbhrQ6jwyiWZfoo2ld9jqCgya7ysq/kHJJ/rPSbdiKaXDkXNGJTy5+a5b6Oud
qEypYm35GtSnNvelG+7b+jEuDL4xk9fR12xmeom3cDcj3i3Hnsr9iLoPmWAgWSUE+pTzx3TiL1JE
6T7YYI2nLb7iZ/S92Xqr1vVX35TJNpQrF0WipLnAjRfuNplZpvy+ufbTxTZKcod7vFVFpIjZ9Kq+
0+dgss8P84xHzJ2tmTYzo+voGpDYk0DtL0bgnM75Ijxjut2oDu/vTTiqH7gSOIN7rMN8sznckvHO
U6L426ABfby/aaKCiQn3/CcswjmGlEs3yRg3govO17I7ngCjMjQITUjhIXlqa8oeJbnRdGDb8oBa
UOo2vYd8x7v7fn/pYO/hIIqgfODUm0QTX74qedem2QTMno95eqHEHl+dUf5O0tibfzHgdfItXNPE
BEJCeNw4O2dRj6GagSyIMCLkWecWiMiI5Sv/tdI4/c5f1hhU0vltQmz11Vdg8246aprnX5YAXlPc
neE1DeLus1qayxA1xUTfPKK1sx+ZTfiORLnSyiUXeusaBDfvLpxX4gV4HKImk17CqcLVHCscLKFt
J+1M1vY9axb9cmLRPaewpKem9yz1SqpV7Ja0KI852EOBWhQusphH5ko95JNtL40wBcpakNoNjqq7
lRe3GOebTySVz1uw8FJc01ULoJ+b6vcu76blfNjTeupiwDxF3ctY+GqOFBGk6wnlwH1D/Rddlp/S
1hnwJsoQPcGpyjIwz2fvoDxmsV0jdgFLK09Z+XCQl2Pq568Ck4XyPZINC6YMXt/XddNZt6sW0lQf
gIuuPt9IoR3ffs4g0TJK1VPHjmoUjVDDuIjvB1b0agnKWZG6Ber5ndlkO2AoufL7a2FDf+Jm/rBx
j686J7Ao4QfjzS6WW3Iebe3jEn3CSt78Q9O2ZVPTNFJdoZKBxpA+lsXPj34kD2GRI+Cjm2STc0Ky
6TaYNRts31bcAUB3P+6fY94RI/E4WSgkDCylkVv3lBTV3wauvWeBk2ZzMZhwM3FRpAP/tnIVYBs9
oAcOurvGucY4DtW8v0imp6FMWiOKH3TMaRApyqpn6hkY5W1+8Np+uj90e6mCtxtIuq9QEd2dhhUU
/zF+5UDX5JqaT4W8/pzmngQiBDmLWpRl8UZ00TFMBGP9ue81RWUr71NBIQW7wTcxtaKa0Nu6mbQW
rfJEkgr/XTbILLpmLjpOKtE8Muqj1krXVaeNUrp15ZVwL6HGL8XaVGvjSwqv89DhnwxTJrl59zvU
XJiGd2KRDK7N8BIaSYRZNoMqYS93fTxZg8GwDHVXtjSBxKYvVvuv0jKkEp2PPOWCuczkGq0ci00Y
zqCTFnwAHOvT7aTQKbb4+mkviLO3RHdat99nSAtD3KVFTwBsi4rSt0Sjs2a9LG+h8jpQbB3ONKlP
yqJwwfNL65SpJvQzfrjDY9xGBWisp7EjNURF2ZYWx+fx9OxWqUWUso/Yy0YZn3feMJTLyKEclR96
ZwPGIzfxkgAlNx07kjPDD0lWEzia7B6rZzSvPhKErAnk2mWpaJuWY1y4ZDBj3DTuy12q4BGOVKml
zQDWQFVIeOXUicmFSeQgxi/6DgXU9q3V3uFf/5lsdE+PcSs5CtOhdlj7Vpa9gBZmZ5SYRYaP8RN+
vP1L9k+vKwA2uxhWyZEGY2ISFKj0GJQWL5liMYsmX4BFbm7YOVri46cCcLsDwmXrYe+HHRgN+nBh
B0b5tN0y3Xmxs8wW1DvARfl6gzO7SpuOpYjBEaSeC03R6K/k+flXmeQwKI7Ey0mbujLscpM+Fz+2
hvrjdTl9tnc8YBs8Rd7FyX0U6D1yU7svf8A5kymUVsXGCzNY/gOaSZ9sv5wIMthAp1ywHOVgJnT5
OH10SPphPLKTb2imKALaMi8Paanv1kKY3KOnIMXK4fatpd4C8J4AOfoxlr0YWQ7EDpXKcEPJwJUD
QB53lDLKxrHIf9bQKZeZTcQzE7o/cgyTgEwomnSxzvYQpfcbdJpEKgPvu8v3mgu/j5/3I6WYzdw8
YG6+CnubCNUTQ2iSRqbW1cR3HZWUTo9d/8CGJ8EB9oeZ8myuQ36Kzz9BhZoKoHoTyYkOSHIzUevM
1eUTmQDNBBTyo0NAFepKILGO2B5H4G1t+40jFY5ZmCcwycS43j6YtqHT3EzdmdhaoN4nFjW8R3kC
Jo8VW7z6ROlKELF43krz8JB3bXD1Jiu7NL/h3SgtHnf0IKZwCy5Fc/4RCSr+YJCnY9CvU6AQaaOE
L3Fgszds+BROAKPKcxpbcvKccLt9aYIfhfGik5iVJjZX9Gbtiyr5W/sOyT60IwWDT4qivHOWUv84
4AQe615oACiRgYJeJ/WQduZ4WLhKNmI8+H6U9PJpgDgvhbALo9/Dwe1EclkTziskbxTmL/jcs+tp
VUype6E8A2xqpkSFOWqnNeVRNDYLX8B0hVZ06ZZq/ZCUWNWbzXpl9q+W/vzPHxVS9mEXLVuAhULn
X9vaCXY6k2OCzCNrLrRq5tTtNMf66btY/HWeAwVwN9gFBUsAnCXxJ2FYmW80JQYR4sUTKYFfGMfb
iGxcojoFOr1PGz0nHFS+qeOr4GVao+rOGCoMLYYhTvEJz1QlhJ1E14t0r7FMb1zvjFDVoMSquCjc
ccxvOena5ZBxj5iJQNF2KdA4faqXZ4563LvBEHCwfNDRsvoKbqvG4vKws1gj1FIiCUyHPhIqFsab
YfRceLjXsiSV0rqNzMdv0jPhXyg0VIiUWded2XFCxAptkSD1hFIqRanFNNgsuNaxcfHtiu0uIbSz
T6OtY1ky8YIDv9x70Szxr5oFXwmLfihRTS8cz6Jr3ZKUueKk0MNaxUf0LO+bpnzlNqI6O/etnVMR
FLopd33lOY9W2dgQZbL8zmTfzE4MuaYpMa2NRfL7ujm31L2IdZjzlERUerimmu7NN/8vyVMgo0fI
NUr44R/bq0y8p0LycKVSkRtcUYLN/fDIS/mGXxRR0mmYe0fCMyrlSmAc5QE/Fbh/0CDScf8Rf4iF
LqP95txU8KAHpNS4mTvr55JK7YUOKuyzQkDrCr9bX1Qv8OLGKQre4LSy5VAe/F5SElucJO6k/Et7
CQlZDdq2utpHnf/hZ9/23ETbUIP5e7xQjM5Nsu2wtkfM9BJiGVNvquqHBtCuT9uZTgUMImeayDn4
snwIqVFR3zSGBryaLQZCWCVp+1sDyO/1g9/Q5TQfky/YGOGWux5/5LZMxMycwr8XHmwgrDOyHOJ/
IqmejKOHhUE+ZcGH+sbQcD4NnNNisnHUm0+6+4/G74xOemBaIDi7V0yp0luPo03KpSFYWktQuHPh
m8BN664Lsy0Bw5MIvj72qEEm3vl8lhsizDcE24StEYnoz7n0de2TwdtVqlcEBgiuisNTdsLX9Yya
0onLMIMFumpELSxppuan0uOaQNK5wBnKW0lSANLdBh9Ms/T/AmOYpkKk+HhhM1k1s2GNO2hu9oyn
rDOKF4lfaqZ0oQ/5o4FNY/xOHJUOZyI/2+pRm+qnjicYfWSRTqc/1WcIe5AGgyUS+mTz9Wiq19Td
2YfEqp0ASihmq0ttgxSqcR11e8E7ahl29lB8+M9myMK71ojKNrGn6LXLWzgQPQUTBxb57pIOVFBI
j6ZAL4CILn23/bdiA7kOkzR8pl4OmLQ58xI9C9BrBhMZ0HgvqfxRxqrfNO0Vu+OHD2dTz/N+3rQz
3j/9h+c3Uhp0S5QWQlzechTfJYFEDbCdCjex5FhjJIVAdxVQ5CYai7yKqv2thZkot63AbtFFBJrW
XaVaQVHyh4Hr2s9B/eZvs6T5YdPDOzu4aHpdTuX4NOOr4+CfCJAwgb2IjiyDMn02T6jmtXSyjAZ/
qVHnHlSbdDFVJcmy4VamIEePNOm79uBWrRK+jqo8jJPo/u55vZbMmfcH5pX1X9xAq6HVyy3yn9Xe
DlSVPmwTO10XSAo/tWCuRjFKETOvWBGEhzeET65lAUW0BavhfdZIIUzHNPCCUPaFtB3NGoOvlLHR
pXdXUXwYN2okbcet/PNVxSNRIoSXplWFCQJNPS9Q663hrggWyj3hahhsC3djKkq00HSScYuhsgK3
KtyGSCNEA4OmAjXXF2ro61cW051h/wVvo7/Pe1ej0jEpsy9dt9vSfJ6vq/NFUOARCpoB2+o+NuSj
Hv/GObIG4X3AVJWcZV4v5SavaYlHVzdYVChM5y94paV0bf66CAUjGfNO6VzkaXSUaqIxwpx5FQtK
w7xQL6GOmHA2KFHImjszmcrHJandp+A/nehX1kUbuiPxD6N2K6jB/epiSMUWZRXARJuNTaKD0NIS
SXQisrqwF+6iS/a2+HLmt4DoBRsViMRUmPiPhXorJPkmSRlCwK9xHkH2KDRccbzejle+rsVvtHmf
cSsf1B/n7u5NLje4RtxTscJwT2CI5AZCvEfbI/ocouBMGwg+RvBU770V1S/2vjcH2WnxsAKcbaGr
eLPJws+nmhKf57hAmKOSOf1sVBJLHeNBgKq4qp9T+Vp8+6SG+RQdGHxwePd+KJrvBMez8n9HKM8b
qTZGLsOuBdUUJBijuiQ2cnT4rUY6xjhRfiyxJ2vM92c3KinDJN8L/8Y8Iij/9vE7T9G9FdDHHPh9
SN8cfZxmnOXfJfduCrWSlxeG662/SZ/wn/9Wfk17RWdTI9HMY/Y4fng1Nt/jj1mFGOXKNZ4UDOnU
9k176y4fAeeV7RPDtizquCQsx3kCEYH0MNvuUBY9YlHTN8FI8PrVVclj0RL88Af9bGzgGa293/wS
T1bZZrL+1IdcJYFQ+LqNeS4MWVnDSWoGd2qgXpojx85jyIJad9reYLetai79KqrBgdWRYVrcChVX
sOimryPfviXgt5W2ZA33/6GMYVKAn5iVNQ9nSoUZvucECrKoeQMLZddv08nwyfjNYeve/Sp1mzbH
oMfCjvxT9VhWYSimBNZpoqoiQMOIHbmJ36cudTu8KdQ7mnwVfnRYRw6EIBuW8YKk/hHJ3WjtA2Bp
D9CW/euNeATZb5ULm+E0ytHZldFgSqsOpeBppH/0dH2WyK0GNH52Qs69+ctvJzxfDEgwlz0S2sDg
zjOHj9Olw7lYBBwEWIVxr3RA8J4yFvsmNaORBbfIDvLaxwjLuV7T3HkQFlE5eZq2WWXdl3q0zemc
tL0r8LKXYciOHOe/6ZbPPxaBIMb1+I9muMRt+YOTeD6DUyqtCGbX5vv0Z/MNij2I6DD6d5cjnPrD
81qcJjgGiP6617RSr07kw9BRpvR2xP6QuwRoMQ62Gm2aQtZzOPXCyua0mptMnYtbFpJQddnJNMjw
v+xG/VZg/ylOEzfwTIh0eUAoKiQguCICHpK6KCBigYx/35uXjf2LeAwrZgKhPQTvdUS9FhkRe8hZ
pVzcgZVDcIqrGSl+vctjTpi6Q0HgDV6UbamdzBEC6Wd15bb4EBXS/NltHxcRXvPTrIXmwx85gDC+
ccYL3q9vIuxvqn5WkDH4mxvfdx+Lgu5LYz9A8N9j1X3nDmD0SsDJhPzvkE1a4wHNfmQlKs5cQ1Nz
kHkW1/Xa1HoVhcu4fMyhC91t9AGAaXVSTizJcr6qPJkqgRaorhpzkrb3awUHpIYEm8YIfvVV3syQ
wpHmlQklJjiHSRMYJ8S4FqZS0TIgg2MzsQHNqdLZT/8LzhVCxZ1cooG3w4dd6+1FN7MQH82oKkH7
/AMh+JDoh9HNmBVryuevS7QJTgWbM7jQRBbvJtbf0lwTGEQx2k3c7OZhhK/9bRaTEn7sV+j8JsKI
G7pij2iyCWeiMUuVcQFftMDl5GG2+A6dgrisFBZLXJOP7xz3L6n9GLTDJkR38ZdwsOATfiUhg/qo
1Zm5NkTmMAGUhXoKZIER5emHhEm/DGdwtYi6BbLa5LnNriuAdirLXO2ZNf7CgIaU2IMVMwPOJLGy
MgVIUXwDoJHwZP4PZUiV52/RxK2uxoBWNoQ/QVpMXd+Sq969Hn3vc3QAIxZJ1mNVNARbaj1UlfyU
1BAyjc30uIIE1EcOFCjJYgNhvwcxo0QAlMkkHXp1Kb84Iuk0/52mJX1VsQ5N6eFC6NoYrPKgXdu+
35k8qJJUFscDF5FsDT+BTJ0T6D0yVfLU65o2D61hdgcJdRzxLb+I97D+ymYbVkMJNl4jMCYZ92BT
ljj7n8BQOSQCxHFfvRzMb7Ba7uXDbhKGOTsTBKv6CAbFQLMHGhBQYr5kU89OIEUDvemfXUs/xVBD
miH8U0pmcPSsYyRPn01volR+V0Q7MC33f+8fUZ0hkSpv7qyEz36yOcMd6PyR36p+OKA2ILgr3+cg
VFWPm2UV3WQgHx9AdoVGtSACZNwfdk+CNzHNcCYh625k5f/g+6tmztzitBpENlUNfqtUEprhf76t
A2r0aagjNX9Wu1JnRnkYWWu4f3nExh6JZ4jes9VPJV8wILAIMtcgAmtJZvIY5JYTvYCyjXAEgB99
/CZH6ZZVKVuYPG9sFH3kuJBRRY9ONONPE+PcZZjbuAkmXyWkqy7+XxBoKrVajIL78RD31DXFcSWC
dLsmdO26BdayVNVnahjZ6b0kXU9y6SqJtu9mPZNbKfYy464LHeg4JIdx6ekclRf7GvVd68ZbTcPm
BuXXDumvdQ9Of6ORsZo/w/qjLLM0OnOh9EmdiZ6XL0tpvYDMw4Dwx/kYQAjFu+Rz+G8ONVhtsxy3
n9XLuvYA4DCtlb0UrQUjxPET68JTa4rZFK4K+eWeyE5Q6vaSw60LvAfeJEusxmhvRrrIvZ7jFTH/
pABm5ZU3dmXCj1ROQk8ajioU0ZYvBfzUwlfTyWMgrpjgP/xLBwavErsDTRD37tx9xBphg6y/s2UO
A0+zqozbPX70ZYlDirWTTKJxp0saCRG4ehjzhcdIH4TAvO9uiS6aNBx1J4xvkaWsnNsYqyNO5mfc
iEvPnPzql6ZWVQIJMBTutVNd9NTxLiWWjf5duAeTd2nyGa0bBQQ40/BqNiIsbUyejmOIp/5h1lNR
IOmIsNbpntn4SByou1TG6OmbOdpuUydpKtVtsVWgHQnrb7IH5xtTwt4OmJ8ZfCjXtlhFWLlSqpsS
1lBhJyjoNMjMT75kO4yxEyaKnJVynW5Un4yrTVYTHRh9S0pm9RNWrYe/a2lEMgFodyAlkg1TPbMq
1caSxdNJbfRe2NHiLEdAmZK++CJpIcikXYBJxLOQ/P6GAMGSGxkgiMFgm4AVUxrW2tZl3WaLGOes
NBCkBRrml5thyII/wsTfnti6us5Ip19Fh61S7dkk2wUHlRcr5DVV7KWfgL9GCt0xsKv5trJQtWw3
rrgZWU8kdaEHKFb4NNx4NENyHESpDenIra4DU1L+fnpxRaRTso2pCORdHiZu7ljmpq4n18cU7A23
shK28xkmgh9J4rigWOruthuIbUlV6L7lL5cE4R2WUscrNQ++w7p/PvctTN9OpiD7I1SWGwdDU3iy
eI1046rb/idrljzkO4+ScUdcKzh/VAUa3p6/pLsL1+dz5xI+oWlcdrybotBLJ6O7iSSPykWq+qiF
ZZhGod6WcCK/gluu2DPitx4nrvVoyT4FyXN/Bme/sIkJMUwaO2XNK/bYlXmp618hORfudtWecQ1T
fhdXTqhlfWyvhHHy+EChCN+DSoboceafATml0H+I1Mvw3cIZF3Y42aRiPAlAocg5UFxM0XATFFjP
IJ1ZGyKz/FTDkOIDov1ME0XOD12B+RN7F6lkjUHATbQWC2jXyNbFPpJfG73qvLH6Lx4KFVWzPCmL
DRdarcaz+WttFLiyd7jn+NYf7E4AM475StcCRNGnllue8pzBOLVshiL3jhj5lTkYL3s7886BN0lm
mfnDgit3H8M02UFBrGsWWnCZeC5OEFlK3Qp0SwTuwEoFCCf2jwn/LCGspu8pvOzvUw7w5ZV3zYz7
MjMlsf23R3MZusnN/+Hvgwtzl6yo+RXa/a+S6kZQBFw1pqGPrDgnUCmebQ0FhKx4i8muRvYQqCbv
ShpIwnHoJXvHg911zyOL5LhMGGHonUSozy9X6lhQtU3uc1wmRelC7Pn13FlWbj3tnfQKFYgBFgFz
PHzgk/uFSeDMhLNlMq33lXddJ2RlePr25mq0D02YpQ00BL1OPnbuDH+7LUIx+vnM2qKOJWoWwawC
XMPurBWtjHZHLYO/nmuc1Q1XOE+JTudx92qilQQA4vSSb+fhQR5tpULGRurYepDJvu/Q5+nbaPP8
PtZ9Rzi7+ucavhivqjN/1wCMI+y0elvrbfZAIC/j001V/rnnH1AAIED5ZETjuzOh1KesNzhrlnF+
XsGsQJmdM4rzgntA3Xq0wvenv0RLMh0plsGEn75zx20ZJtMyaL8S9p20KKplIqeUUN9B9EaX8ccm
AQgB6dGrOdkmGCmauGSg8TalkZMldYgUxsc7AlLcWsoRE6NjCO5ro1smRCU+qLKUJNtwpJcE36dE
Svn/zjgb3/lIGvdXPSDe2+BVIefWfy2fL90L3Mp7tib2rOelcH3AGDUQRHzxZa8iRau2VEXCdn9f
W6o8+/mw3ZcWk4LdnGfTErLkRbHmXbkZEPVjcXf35GahyLnlcpjDHcNAp9CMT8fVGDDdjEl/dunE
djPGCiKSTelfbagL9b/KnF80RKMNqcQFZ7gJbNv7K+3fMJLBX1A0leeXQRD+CjJsqrdlEhbbZad8
XLLYRZ8bEJosoJcO6ONUSGgvrzEjuyqm4P54WLx9HN2DryYbB4SmT+URKL3dfo4PEjiIHlYlIigf
NJWnhBZKjG9gKD4n+nr96j++3GQT+zF2un+QWlIy/8B2LNr9pJ0dXKQwrOWXGh5sjN0wXJU9V0i8
fZetMcFa61pP4rgQ34jmPQDRyxNblhNw/4tb4q0s0XGbuP9jvQtLAmTec/+YMT81aVuAip2v4mQc
uz+ATB3XEj96TDcuLa+Ud68L8qckdzATlehoiKh5Mwqt65YPP96Mrk15weCqApVp2GR8vfybg7rc
kT0ffhhSWwu1JNaNfXJzxm9/I2/3s7qnfEMEpHsfh5xCAGtYZjuYTMlZet+eKjki4vt2zhffV0Mp
MOoK5KE3jf1UWcxi4EX28tkfg1KVvIDXWlF1/HqDB3XzVMfL3bVVB36y7hApzfIsKp+ledIr23Hy
UZSqkVJ5D6N5N1Ui00V/3ZmRuE1hXl/oTck9QOpHSzulr0qp3iK01JMMzYQPwX2z7UbjfbH6exgJ
SoanjwZ9Eq8f1COFQkAvTHSN7fECpC+GtJAiCmkOGeIs7cUkYfLULl6+ELPdVcOjSTd09mxAQywX
jD903p2YFzPCpT5wHK/v7iEAqfDDdcNkP7IwZE+wGVS5yIno29Mm/Mla9HiajT8N+SDBWExtXYs3
UZi4ucUlBjtr9GGUc5QhAd8s5IBPoIHQ7RZGdggHn6oXx92lzON+IOLzf4MZkxhmAUp0REzufOEt
opptIb/xGH4UUSjeH8ZurfDuwVtvSYir7M7JOm5H8jLy0urJcIE5P3Ez+JybfEZgSZ1XIietILDE
PLs5BCBrYfVPyrmLEeKe9XhVgrmvV6w2OygkANw8GrMMv05VAHsaKeRnZ7LVJpeD/VhWsY7VRdU2
LpCAJLe9H0WXcBz48KIOAMZBscwVyoMo9nPSARk5HjlgfdN3XEmYw8kD5H3R6IPoPHXm7G9eRdL3
UA8CE7M0LBmyk5LgTEv0di7trMWqt0GYzgTFBfrdz5AohoThhqoL5hXI3tccz8C1B7C9zcnlKrXI
V8MM4XnZlR45RdbGn6XrqZ6Pr1UGOFV7MoYpy0iyVVOk8Nov6+cUCXfsUK7PFiKXXXV8LKcuWvIV
IFhdiHB2wFEs4NMk5dKa1tMUqzLNWOpPOe/ea8pDErMNPQ65D4zNrzPijnbM7tKHDLyiq/xEEF2x
Bk2BMiELZG8+h/moPnbOUIhfdhtCKb+l/8dlSZl/Q4PdOC6kNHett9n4QoU3JeW9k00ZUI2F9uAs
U6g6AYgzMDwKaWdp4FoF78DMTJ0RqrxQc5QLCGhgtyzJSZxp6Y+OyTBUaXPY6rw6w7COzuwntUJj
0PWYERfZqkLj8cbYKHBPlo9stZwEkcLVXG+abdTynheTlrL4Zz7zL4KrbOHuqeQUhP5CSzVsASMu
e1OL4mrODOe8PnyW77eJm2ijokYtpwx1jf5aPwfcqN8/EYDulkoU9abAguknvI7MConlvwyBBvgI
KCDpAj3ft2eMv2Jnk8XSmFBlxy7WA+fqc3W7SCRXuneuyM7O0ImKJamJh8bOlZs0m9RSU6DoI1zw
n0Sx7hkSkm6yLLqrl1E4dZdYyX+5w2bP1zVIQ7pvN8wR6g/FfsddoUpIGqMimZNbxErmJn5LmyiQ
nFTZfNntcMHMyZCekSJl7+XVk4BGDNW6i2+NIK36auvplFMRqbMH3MUL3zCstZH5IXgI505if18k
VIUEfr/GLEn7hmfB3Zr8lA7KkDxnPELG5zZKyLECPkEUYsZBUov1Hmv76+Q5Zmvn9jjlhZ/vNq/q
t2IPLEZzMc69rfZ/XqsK+foHxk8o5ZMdC8yYnpv/UcO3cGVqf8uBHWBxS5YPlFXDqEEi5R44iE4Q
f/Go9ZB5q9yErdsNpJEghN7yrI2wQvBKDALekQ85QaOyi9pemTTrx2RnbSOwzITecNVPWBGUu9JI
CAvm+gUPNxg2vyQpI7o8uhEJsPYtHHpe024MBL0G+0OsRanKbHWzl6aTAhFJA1f+3fwq5HYyKjF3
ieQ6wQ+L4x81hBYQnLFrsFsgk1z0s82AsIaTohkkpLTe7kirT/cFHFWkA+AY3X0/AR98Rd54ylLD
RuyZi15d1XXJubV6e30znUbk/6941JLdvURJiTJky3z+nbZmTp942yEGPzxKpssAs/z8rGExaZdd
HJZL3GZFdgpV80h6bj26quOpaEXroALFyEBszlwgzOerslUdjTDkof4kUTgOCY5vp/9QBb903JEG
MHQbqo9wnRNZuXAupE6yQ2qj0HEMQHT8IIVPDJq2O3fx8yzyxtREIGKKXn0EfrbkXFGXYRnmAEn1
61fhM7Nn2IKh4Vguud/ciN8TKZlX4MzuJoHDBbolWRLvyo7K8t54+b1Xz91hCg0pe8+5d6AdS6vr
isDqF6tvmh8y1jJqbXx0n+1loYkVbH/3MtWAjpZ6sBaGla6fYe+gD6+MYjjRXRuJcsz7AxpvcKQh
CHDyVD1tUaALP6OhSnOeMawYChCJ4q5doare+Ru/J4uGzZxu12eJgz2x1RVCZqsv8ryeuVXwbFuk
gjVy/j0aPq97BwzmX36yFxXF0yd5UDAiLxX1l8uPlKLoEus0XeDnP6MDcQsKfMCBu5Q2+U5Lp1ba
NSWD53wx9Y/3wnn2HGVHJS6JcFwmgRs/Ju+GNJITSjLPnWWs78TwkYGVdf1q9C6MF2MTU3pkFCJc
OUOzeT9hJBfF8Zw/XKEL8FNypeTSPtUKAVRjAbGcVjwMEzmNeEVxDrWFlQNpio3VI4Q85IOEXrhB
0cqPMZZlb5A0yj4QIgXiIdia1krHKqefp9XsBsxzLY6qv/cTOm+DomLlCL4JCpg4rp9LsEIJtY3w
OSmPNnA46C7FdwChAADZqqPcrCR51hkATZ/RwzooOCJV+zSWYKV2YNpmfu7AuNkTSBDDjIaebAOC
pOvs6AkAp+wEDUBr6f28MHyQiC27hmSn953TpboXdXXrI0QrwKaSdRwQpUkMwZT+CmfYOq83/H5q
Mu3f926LWqBa0e8XUGD/evfaKznaUzQhLk2tTI61JUhxeuFOneTkjVTk/OEpW21B9LM/xmz69qs0
dLa8u8KTBZP4Du0LSnauJscCArVleZ5BupgLkmXq2/v4WASZvTShefO3QL7xGbo/0JluKbPA9Q68
+/PdC/90NlbqEA5vXKC8xo6ZfeI0nQMhGAwaTA+qEgZx2jQnj0nkDDgNHJ4YPFpPk7aYB9L3/Xvv
gdQGeMVxf9RbIwFQIY5JW5ZeCA0L1yoj3R43woD9bXKdLZ63JSlnmyY3EcLvcJb0FgXdXuqK/Gso
hmKpnbYrMD6Gg0Vz3YADHCD8dztgl96tBS4gdguOiiixpP7+c8qA3o6uaancjunR9XxUhk0b7LBt
W5HuWvJIGk4E9Z7aOAgaiXAoKkVuYUh1Sr5gceTcppRIlE+zKYPnFWnlWzpVp0qzP3I0a/gqm+2y
0JCthZW5XWBKhNDfqU4Td2DChZfGm6VpWMm5S3RnvOIlaPqQ7Gr6ImhZbzruTLWaNC7NADkZ4N1E
gHwj410DgjveIVNf0qVt91gkGCIZ2iX8jJMOfX2Gv8AjhdVLFePxDZ4xEagnWMufY+jXQVU3atv0
m262w8j7ymvz4mEPUTHPzTjUqwmEz2p+qo8li87iKgEDn8pIliHl2cLiiW9vR5R6EwAbhTiBrtCI
Dpm/KeTGxPajWhZ1awo/JdNo3LpuzvrxGo5akYD1SiZLHOOgUz34udomsAo5z9ncBBMDPtfYeWbT
F6uAD6xJyg4+7sH+qWZmBCc2BDZ3FiV2ZK6Tt2kPDxCd/te6zAB3f3fk0YuB78ZN329gHE6Ibpdc
90jDnk7O1OuRM0DPdzLeOzFipCWbg3QKuHx4FWphxg7j2yszZepvwzZ//M2SCCCTppMIQv4Nl3B2
FaNLalhpP8OaHhqPfEi1zeUzIdNQoEL5i3krUF/rUUqzFidLLpNxHqNhvDdZb0v+CyGt05VrhJhX
YNBzKjYxxVLjOYg0dMigMih8y7fpcjMgD6m8wrDUpxOU4SPGwOySMMzHZhjl7S/XBr/BegktDv5U
qIMFgJKYCF1GIyEfuxFMad7XhpgZS/qnz0/BjGOfXKx7rkFI/9HHPrGrEQUBXyb6sKUMLcIXFX2+
kSyyd2D9KfUIBBwx76SMJtWKQku68AbvPkqgZcPaoMsKt5LSPpViRA0h20NgOV4fDzw8byp+Wev+
CZXoXfykNJ1fmghjXTt5nmR34HybqkYr4EhCMn2AHf/CPX5S28bGl1enR8Jwqt3xDDorOxuSFGh1
v3q3bdl0vA9UdhJxLiha9SLXtXCAg1jKdJfqU5LwK4Sz5KmqPRDhxdQyVQiA3rV2fbXQ1XrJm1/S
WCWyz5SzftpeLaovjHQYpy9AxMAETEHy0ck3pkDAFmEzZYEEx2yFoY1bh8926Q63e55f/FVXyWpz
0Nc0C0+KdxEoNu22f1hAaUbQz9RgaVldZF/qDPxNRLFrq723UtGlN9vihIXMPTQe7W09QBWlOlBe
vVgb7B/0Tbt/qxh3iYw98OLjrNGDSJuwiIqgABBSWh4/VFrk2PVSksclhUcYdq2vGEGp0gUUHZTQ
NYPcDHeIYZgRr5XC7BFv+INteFWFjNZHrKMbmhI5fSqGaTuGPuWH1LIohoA+FWqkVNH/XJbFCjq9
agYkd4neHpt9yYuvcu/JO6M3D6uE+lxjT2FMYdk7bFugJBuHw02J539XExnqQPLgNNnBNTWyE2oo
chdJc0MXwHAiaIO9lK5rB2pocfUX5mgRMN1kgHEII8wL8WPRT0ZiWeKZUJo8COG7OPRl12l5BRRE
5FG9EkGL426Y/+CKgvGmNKBbo97AfD0+t1LMqZF9KBA2g6RGytOa0Bay/kDcJrFqrLgoprWDU4yY
Pb3lPjgDodRR2JdFMmltHSAustoeajwi4zCctwS+p4ptIiPU3iPpTqicBWB2Ykn07Yfb7paLYCny
J0019qh+fhx81OibHyGYXiZhQHnPbISbW1lCP0wKA8k9A6MI3AKblc3F0Ee4yjsHsIj0s2TlYiXu
AnVGSbBZlamlbJVxBM/ndID2ZQxNzF3Y6N+K3toQvtfLEYdEbPKmwXG5r0rU22VjvtQD3MbApfyo
31BGCkNYlXPfbfD6Slh2kIRNCm7qE6HKXgzlmIug6FZshAP7HocSQKxAlXPykZxImA6quchw3cI8
qJzttFwAuB+cInfQwC2x+enIIDTVfz0f29iWwgoRPga4hKrXpukgvGO3nuQm/0cB1YnOTI9NsRtb
9xVAJXjftHMsNllykAJjlZ+TddcNT33x93ZYVzdyvQ4rq941U0ppnqXmQyRkelzj4WH6gRm/pAN5
zBXX1WTNPOIUsE10pnW5D6VwRuidkA5zDL8sJnCBB2o+tkM3+wuAprR/0SqsAD5r3R0XfuJ9ozAU
lVNiQiQSbI33WMVAp1kc2O7en5GPXvKm9yoc+itSythclu2GcY5KN15o/NlClzq2X80f/6jgdiKJ
3+/z5DAbdM/KbaVNwn4Zl3BIdIgd2GXddKZn/1zhU4Xuk3Dso3YFk9Jt3g/UXvYi8JdLXM+dGsjz
7pzf8Lb4SKny0njdLrZg2LUtziJZdYE88yoRy12WwY1ChkQtOrcemVk1cenyswl6ATIpgzpfT5TH
lUmuLGz166gVJ1uetpqILGDTAlyCB6ElvvUgvXJGyKZ063BTBGXUdUQtR7fdLkMPczY2Smb/U+xM
22rbeXoyHO/Rbpay+6ISf2/y745fE2mArVEwUk+PFwJZ2kZBSYHCBeuaFobHSVPWRyqUiZno7Itu
LwFh7YDZxI47YiE1G3MYsw1Skx/YzaOSxVA50sRTkKyNJ4ZbXWGHkuGDYkEr5C5nd6MeKzH412RE
+qKSk//BL/hFjZde/lV/vRcpFAbgKz4Ez0O7+bkj4Gupr5kKdNXQzRrqsUw2NyquKgn5EYeA2vDm
AjVet526xrRszHetVnh3tVlISP1otBXSTYeM2MNSK7zgCCPKwW+cqk4kXOjNCUEJB476DWduDn8v
rO50vBu9X1QQTPZGYaY6ZWeVT/pR7m+S9fYt2FGoZ7CCYUzSy/AxJJjApRDDrhF6Boh8o5nuGE5z
TbQOYXjv4eZ9kUXBZUBmXxRvCNWXq+KykEgEyGd6PzGhh4MzGqQ763yfLmg1zF5PAocUH3CbjE8j
hkmaoT4lX7tsVZwZQgPwz2Rv3cZIat+KURhuWJnFy4Em8sgq3D8FOfQFYLr7xwc9SwuAoeVzFXdD
mSjkOyieeduo6i2NwuYT8HLAZ50GeB9/O8R0z58DNkwgXL0Zs4No0ER7x7SFBsZ6zv5oWrbFEl6B
bSu3KZtZWFrX7T4pLcPU5EjKP4KRXMIMn+OHuKpArk7qIRE3vIA16VoV/odNcXOzjpeDKyXWNtSc
p17134sWpSUR/4A4yqxrvHqKXfSqGslT6AvWVC8s9JrozC2uKOSL9by4Bj1DKwrTSUxsyRJyGJN4
g89NnygzYQjDyNuWFTLRetTOCdDatiL1UpYI4FhtBjg7HZFahYSdyO4SJ9Iv06dWEdA1C5a0ka5u
D++NtMgHynibyoJCa9/+scpz1MXF605GX9xKWgvPrErtdSSShBlOUnwKMWQ7Lx0WZ4zgJObRuSaW
ODnv43lzo46WmGzMjuyLWVo/eX3aIEDD75JZj4ktpOvDAtyAngvIu3C+S+E9QOBraIMBRbKkAzz9
etI19xhgqnEI9IszpTBQ+xPUBlrsC7OF7jPsVDJQNylz3It7kV/GkwASSyjlvSiN0Ti7A90JHd55
aZCjLGA/MRE/PsyUcwWkzf/Kh3M/1zxZJomDPfE9tV9hDfOcpIHzuKjvWwji+PeCiV1fMTqbYPEi
ZgZJ/FzGBqxJaB/khOMImybAulGdfMShLlzdAobCTQE/VnOfevkOeu+bmGvtgkRygCiRRnQhAhSN
z0vr8VgMQetazxpuJkysC/2/eRb8X6+2nWllbwx7KqIr4AxT65q4czQGfNHlQzGPRb0zw9v7CX+a
0yonPS9yqFU7783Xmv/aWLarIG9xKd5iOj7KhiycqzMUIy6r8v3OE5VSOfp5NizrwAqHfQhzzQDW
gF9dCX/hoc6bWaNGvfDPGyy2+wHNdDz2EvaygkMgohh6jlo7RHgZR58KC+93x2X+wqyOgWa+UvAs
L8zNvpBRBWD0CAWycQc3BD31TfJVoF55ErZfVNO5F3Lk0K9V5jWK1sqsk7syfco+E404pya39Qgk
jGrzElA+YcENYKnIVUlBf2y0wYavfNpc9rdQYJGOTZX2h7xX1jHIdp2Oez53ykVUbkio2fClqxzJ
8Nbb9hLuMCGSib3507Pr/ZulyHQVF/wPLjgYaJfDpQJ8Yc1txFilPa7PwsbJLt4SBCfOPOoePDKr
aCmu6ey+hAXPghPmqIAcM54+UjCNb70nL327zbcl9/uQreSbG75nE8t5PkLcrntpyE17vXG5kz8s
hr91cV/XsZGljyyLw8oELU0TmAT8owpsdIrBGVlv7LiWyjjrsdRU8Yq5a2/WMoNNZHGQ1IK2cYEF
ouGu+KDuosBkE7cjDUGZPSQ7l2iwCzlKoc1pSquHWP45ThEVGqI71mW598NHL7bRiMpimXBRhP+X
APbQYLhEfln5brx7jDwfPgJnloMbR89kIk6vcBvubYXCLsP/qzXkL/mzaxp9QYY0vDGRq0Kn3Heg
bVT1ld1SQXFnhkMOJpjq15AqmmfIOGdUnJkWqEudKcI9NPF5nBd0JAQNfOnljScq6fEShoOWSzLr
lfgTO874TCaQHowN464nX5lQDSnrrTjLeZddc2hQQPwG3dBcmTYaAqS+JnNAQrXqKV/QHQhhK37H
mgRmakRIkOO2y86jyIqyYVhVBcEiijKLP8uS90Bce7FQPLK6RCbFUQST0vipcwx88XHYDj8UnpC9
6jqlsiSzgVWOFFOMsPwbemykT7eZz8GXzYwarKXmgujndHP8wdZD/k7E/2ovVVrqKf5V0DYePyun
LdoQB6NsJgoevXRjKPzE4GMQ6BL4O8YV9nkztGJrevgUZ4kp8tR15BQNm3V+yc05rK0lFJWF5OSP
j9kLzI6fnzQdWY6kXo9v8H4Ua3vwlE+3IGRrDu1OnIvXqOBPA0Mzf6wHmwl0ad+S3fY88WQ5VqPl
pPb6fatC5uafeAiG1/K2GRkDyN9Th199Cr+k6u+M2W3mIAk/cX0TSBSQlgL0rTTqUnhEcWovC2Fs
mAZ3sbA5ab+MRiO7XjxUbeRus+4aZzaFZOgkU+ipOTXIrBWEqdlQ1IusN1Jp0IK3jEyYxdtG1jVe
vqTGERgXhyQAColqND4O9Gn9rFIb5K9Wes625NqGxyRVK3CAhiJ0qywdqfpoKbd8EiemEZzn4IYt
FQ3rdVUxzqTfczKcNCSD4biT1YT/4d+I+f22jylLiuDDd63qMMfS/D39dFtX2DSkGnNdEMb7e7NI
80JOT6xt8O7b0nqLUAXGyXIo4R4GKhZxeQGzV+Y45SyqLFznMMZpkZXZ/OL94VW0ajLYv5x5HO/v
D0mSBakKccW8rdb3RsaMW1BMwBZumzI49eZqwyheFdV8X3kyfSH6AUFr/RPm9wmRuSEDh9+rbIKh
bdaCPwu1USXp+OZaR7R4o/1JnFMtENq2zSHUPSCidXEOeMDOeiN3J/jBkRu5Bm1jLr4VKlyzleqO
sZkEz8xJTgs0JxAixBN5IZn+7qhnBkQBL7wp5eg8SfrW3c9wsLYwquBKeq4RK2XkkLfLr7OG0Y0P
8jIZHsla3VIuaRYeW2Jw0U7GMCFvRSZsNWdiZUgrDhNe1In0QYRMPdFHDNrkiHW1FDIUJmICpPiM
2EYk6BKy0wpuJ8oWkKWWMn71n/cBQE9jbtlfmTEGcgNMjQds+jJm3fZqvlw3AW5AkBdJxq8jLSnv
fL/TKrJ3Dhl6uKUWXLG4aG6j5ncXeD6v66CWznt/g5OwsZXLVQzzO5paLj9M6q+3l38ep9iZcyGF
xlWgNyA34GS193XRUgZ8rDO9p0wExQ5g2x/i2C6g1c1BQqBbz4dY6CVXuMmb1Iv7N35PB27WVcmN
73CNVcM/WrZx+RjJLj4rVGNa5dvMLcXPP8AXTdrYJrEIJSxIEZ6xJGSXJ3bjcqTVjCKL+cShKo2D
R+mR7uTrujBOO3b4ObVRGeFNb6HO44MkEeNg8zjFMspJtIoImKv8c/kV0UGsNmR8bnZYREzdO4m4
VSNE/HHTkbC6iTDCaQwMu2U5r7oxpyI1pRF8bQb167LKHoIbmzL3bptcLQJnEGvBFF8LJ2QBSTsT
fWAZz3gFwBtc3aXtTQW3NdQLFnBhhxdl0EpGXKgdCbg+6hkmf6adDCKNlR4N0N4Z5ZhQgpdDxoZm
Wuidx4fELSfb9MSEFwzQRTigusQafcNmRPaDKdEOg92w4Hgl37U7QVA1RZRve70PSsCJssusvDgz
HTKqMni5Kqva1F2DBt0KVp9WVI4ldNMLi5Vhgdy91QdxIkoNU3PW7CvGmYExtKrXtdHQiIqRYhEn
iv5EYalGcP8+sRtIyycHPUI1QLlexSpSIyJL2MSTmU0qiwWZ7/2nPpOEorDMy4Wh95WLpc8M86J3
xEJWgLeAtZnYTQmwJr4IYrcGkEB3YDIkdwXCuR3jyiCRH/5EAqw2h4jm1tI1Mmg0vA6KDBLxtdVq
xp39+u+1CvN7UJtHpkkGbhiHylyR4OTRaDGFhKYQOINN6K6DWakEdsjQdat0lJQ2EvVz4gYlExOa
C0hCl/YOOWnn2WEDykifvuxtR0gcvxRoaslcAGXJrYODxJpQ0+3+MJOWEBqNWlbghybf23mj+7Z/
rwKlrzYHcQxEnXBbyzJ0iokWn+uxsbOohpCppNn1AAQQmY4HKpbZ3lNibAnDwaXaiieeTHRG39bw
bC1VSZKb4QZ5dX3rD30PubSyEKvkSWBYSrI9ZUQ0Hai+dqLeCqgxNNL/JZE42/p7N4qu7P7yDqfD
t2MgHsnJlHjTb0jOwr9FNgXmX/DRob9zth6k2Te973x4u9NqckxwbbKyC7EWBjrn/NGVx+OSHx6X
OgWgaL8IpObJWyefhGt8BtYvy0aZeis/xCDra2cNjFXpvY3qWW/OW6ab13D9nx92CfrNRNxejsMk
zKgK7n6tQHN2fooV0c+5YQVP+Wj3ympV/eaPOe7H1tuPmNOFEyB7g2JK47FxojvoQNw5FUf2Kuly
kkGyYrcgi4WBNBb6Gj0J0CYHM1qToluL02lYCshmbXwNyeP9WKkipmQEO66ECrTcEasHMjJ40xe1
fB0YbMErZeXKeaDfktAEHuU8bhmWWb0elzxeWMa6fCnh12QrYOLqZvIwwhyM6y8fntH0TkXQe76g
iAlA+F0Y3iU1M7PsCjUZZPlnF+G1tFLUITZf8XevDPyZ4yGE5xrqRkf+4/eiyU4y8R9D0rnV+BRZ
SknkqUnp0WvB9wGbJgeqssiJ4lUxHnKR7lIyynP4cxuMfsIAskY676VMJOz9IFqbULrgjTl4qrs/
M4tb5hYcZa4fOOOEIsM23kJ75ZySD+1wkeUaDY8Qq0Qqz5UD7jiQsGVZndofDMqdF+yxSMAVzhZ6
nlT4zBh4vd5tcoezYhT8aenwuLYz28aUEYmTRwu2rRyOZlAfXB/nad5Bgy3z7VFABZxxVOM9pAKW
HKBbpYCtZoBJ0nM8krX1uHZi3j13WIwTzyVKyPunfDiSlV/Nn4IQ44jV4MMMn+JZThsSGpsI1H3s
3XVa6aBi3LOyqQZtk64Dwi2+MYOeO3PVdheABUTmI1pQZhxzJAbiSYFk7nMug4G5vCNR3vy8cDID
T6MYHAUGI40Rr/0cvWYQgEGBVi6KWMTbzt7caxkK24y2FUBE15Y+2YcmjiDR2M7VwkBNluknIDcI
7q9qIbG8HoPqec4+LAj9l+V2A2l9uHjLt42BoxP5KnxxUmKmhYTX/u0+NAMRqOwgxu+fJRa0RdUP
4TFOrkI6OHSpBnmWQvCBU6DufCL38RZckjXcCBp1cA7JiG+DJewl/qEt20eWTnBdqXbL+/XzkcU+
JjyKyiFxmgNRboR+xJDU1pxrIzZ2yzV6nAroJ7u8T7lbeGhfZWcaVSf3RZzZx7AmPbyL+Mgqk3mx
SG0To8hldqvFhn45jHEVprPLCXAhlANdnKUDQn2Ljle478vmkLh+TrmtAHUlB7Tv/ErED81vgF/K
GMxZVYfER42gRwWrg1/hJnjjuJHHlDL72G/9N/oGTJ459k3jK1WpvpKuMR6/IRrqJ1mI89kxMWFA
NR17xDKf2Hk5/5Ec8Kx6KH5Gl0PWfF8VuDT/cV98U9j467nDtGgkGWidE+LuKI6TVxzDvYZykVhF
QD0OzlmkE45u0Y+UuIWJbSWcyCqkXqHl8B3qmeRBP0gsre8HQx//x8VZ/glgWSbLndEJxWsvXSJ4
0yAUJMOSEwkLnJnKVsTvHg3KQJzV86TnWus7UcTIJ0Rn5CQFyNYxuwqTxXpasPNMcIlUVL3aY4Oa
wRb5z4rYsVY0Herb8owVLHBNKUPStLSVPlI1y6pKCeTa5ZaelFhUC5otyy0IINHd4HqlTa2rI+dP
oiPZqkzszNnvH9M+tXkhDky/KgLnJOJwnwQI0XuWucbd8yXq9j9ujvKc2n5K4RuReJ/HZ7Lqy4VC
7KpX1ae2pW+QqZXlshyAyEyjrCJe3kmTa/IuUHofArErlAFBX/MJJHJKuKCF3vY0maXPwP7aT4io
CuvTfWIsrKnYNQAPbPzfL7mbmXoa/0QFxt0zoDhYMzxay+4yVPkk6ybqbSbLxH3eTVZaNRSrdKNy
WbV4ONn8E3wppjBXAjH5uqqVNk2rBhwP/Ih+zLI8JmxvaRbIY67uVW9+bMG4f3eHYK7RZRuqesCJ
ETz+prASRtNAObhFHviiyY2Cv5jKIjY7eB7BkkvRk/Q5t7egpnolWPkDs0JuToGh9eUlBjngYXqk
pf6TH7K6L6qJgJEfSUQqAexsinLxGOSrdC8Zp4L1a98xg/GjmG4ubHkJj/Ufn+6fymcEFlwpJSBn
CV8xyWAnwO/ncVuNUfAxUeFuAArXWnQNN7aGlVk0BwVrCnOrjxG1dysAqeHEHIcXFUo/ZBFVtMJ9
S40muFEn8Wu9s/GtTMhO+3r3uFcBQGhSN1Uy/u9lN0+pUo5zpnnn1BfYM62wZD7LDVfP6Hq80+fz
U3AZoCrxVEPQihMwCLmee5t+aSLkEoUdINqHHGKRW0UoJqkBTCeT+YGpyFOZ36VXUXybMPhnRGWF
+n6/PSAbTnvCwFvKlV6tMwFGZImLOX1+Zy049GTP5v0zoQxgYdsP3PT7p4cImIstEJhvGcl72OLx
SOKq6RtbXBXBrvl8ytNLfi4SDb3GkIEiEQ6+50742B8HGmyWC1dhXtOgBEGrzbS4uvN8y12P3wvG
EzcT03Ye+51GVlxVsiXDC8G2x8QGPuJ7AgF9Ewl9c4OO3plRGKvDvPwKrpqzf6YP9166YTQaEmUf
JYt7DWaoonbFMAkJGaLJWwzF5h1srayNmxXK1QJqtd3KRj5IImG+91DyWHHd4A8McYpBWBDKiBa7
yl5QOK5EKGyslprlZvq5x3TPJqfChmZc+XtG1zfLZYgwmVqgCGVitWB0VGUx316Vza97wLVNDOQz
7F5fB2KsIWVdGwQlkopoSbLGJf8uUzfyO2KkEpWBn/MIgiy5z0V8bBbBKBeVc+AI6cAE93l3yZ8T
93yJGgat9GqM8jmlQ06dxXnu2zMDcbiqWuNBMN6dPYp1BG4Jb2F+n7YxG0WAb2Eg6UkHDNkey9ah
TFVDwtUIejdsPO3B/8RSB80kfWpJ+qXJVy/J/I6IOb8NvTjxIUxKb7nZoS2LUeMsdpXNRUVp8d7C
RiMmfWH3neOvjtIPFQ5y27JKqrFRybngecqhvRy+qUpibGQk1vSJS/Psjup1VfCP991ZF+ZvDcWn
f7bA/fjaQrLWfrXxZEXUzzk/bvTrhypIC2zMHJB4gZTauP0CUs+Bk/9wpoKhED2xZeERON3QLciU
kzmzgxIXNwZXiW/7WT4SJkpOpAfvnWdD2uszQCqLwmkAJ0g312rpcG7EfWylcCt28kciuEo9daST
AQGKjfIJqYy2J9szBb8wxvm8TdTNo3Qh6ZGmNxGlV/4fh2Fd/EnChd09htzgnYuBV/HPQkwDt5Jv
bnA+zVyUDaK3rfCucq1HGNgqWBAmks17W08KnfO7DK+TtTRdiu9bk1CUbb7ZM0InrxsROnpdZyCv
HrIwAJWjAKwpYdiLCnwonQwvXIP3IjK8N+W7KLGRztwYKISEgAt9BSenAHBZzoYXeGZ9sSevUFKK
7LIq9U9ZqB0aPhvYfY1nQjVVBkOBL4YTzgDd4jU8Y8v9vr1hLetIJDva2Hny0sdJ+r1nHQF+sYZi
1xB/dDXyBCJwMm2ifiI1lUKbfaRLvtO2OGbwQwDmAvPQmyar67cZ6kskZUlIbE3XtGsV8b7b4kGb
nikK0NbQNKtq4nS9PiPqMlE4CGaee5SCzxadt75GB4Nwn9rp9hZyoG4BCSQ68OsFR/Ij+OcS+N2O
Icvc/+ewKuTOflKGJbCSUlDRAWJBYf/Rl0g3IIbej0wGkgy5G5kbAQ27Z/tKJ5BcJV+qjDG86zcZ
+85PLRutOXO4+VEYyFmD7gVLpLld0c1aaXEq4+TkJ23hG1vJx5Jn9UYOgM8ecve7GMuzLXawW1KL
UnQjTR30YXt4NpjNQwg+2Q9t3WxWiS/IIe+Sq6uFX5kVAbzvbdoTKvcRAeax+Vv8PdZWb5yXkl9J
lcmeTu1FzA1vkF9QVmeBBRIbYIQF99i2zHLGYhz0JT7xxUxP7uBU3BS2/b1dqVuhvF2C2w8BlREe
5QdHx7g7W9XSk4sB45Sba06z1Ms3TlZ3ebfstDDjXyRJtMZtGYMexlq3KlCNM9VfiSdpV1xXMht0
I4UZF3gcH//8BzC/6R7jeBrSi3vT3H21FzSQfz6NJE/UJpt0odIYiTG2hNh0okjF0MjJAsdJhimM
XqaoXkVj+YWX7cSPnScVJ6/AIiI2zjS7P5A80MQuiRDFWO+XLRY3dRo0Lsv6ao46iC2WkL7qtu8t
sq0LQeTrYF2VmaP3FJNoDwyqdXRzJ6P6ZRmOGVTN51oGHz7rOQ9YD1i6Bt7qm7wMu6YKc+VR0Xf6
+MnBAwig0HLZAr0uEMAiBrf1i92B5OagYk3rE0fgSYktmBQl91DnTisZqUW0uK+HkWcoHoHAuDmO
Iz31qIZw8VDVn6jJj2jMR9dTA5wIUAJ98rsBVTIRT/7K401JkXCYFr+om/o51OXS6v+hkmSoaCrA
+XDYAvHQ923R7G53Bi6BK1/c/o11X5UsxUjSHEoXNE+xA0klplBO8v/SWtA2bz/D/NahAbHsIjWk
iVLJe5Rpxej6AqLE4mn6egOwJ64+nY9aiE6zaz9V6XOox7UZ1YHFVRKLKarkoY+7JMPVr3dnsWlb
dCTa67W8+7wRnp1eqf9RdRob7t6c/N0/mfZny8tSdCjF6T8gemOz1r/l8N2r79pUPPMJ9n2snfxj
0/biVPyTWk5LkgRGGC75NEhr61ZQlVCO80le/8xiw1uRl8TdsEtg3cF8nYog/mWPBROJ1GJ+YAEO
sAle3sA4zn8knOzujwVrYzhL6DRyedIgpVK3jMH9xW6CHiGmysI6KUXGmApsDzBm5GoCvU3vtLpL
xKI+fA9ygrgHhGeAAF2WLuxH1zbZpjpoReVKs9FBlcs6TzU8PnP2rdVtl9aLSL3ZmoYwaXNr0wwt
9Zop9W2OUX2DVDD7czGOSZUC1/kbIhVyddUWeGdetPKy4u2LB2N6BNDp6XDHB44uJQBV7QqLFbic
K0CIojNYNeEXfsXc3hfIZ4ppJwyLV4raznGRLyqmzLWkKy4vmaNmwwLGAFMrbBRWOsd9RGwQkN5N
E5RK7ZKrhCMiF6XGVt4W48Bnj2a7o7WoAzRERMbmdcFDuRWVN6D1QaDy4CIpb4vsxIsKAdhp6BqQ
F8oWZuiP02l0fFOJ/c4XR0PTcdmimXKCdPcGbKKhkZfTrW5MhxKrUqkZkCYJIuQjWgsUiJA09W7H
jCuqPrluoqMSIKrbtPrSBcRfZSdVagrJAFFeAQfl8yZ3RxayYze+/Zv0zoiTm6iMAC/yuO85canl
mEiNwWxoy/2KixHwpeH78M4hmy10mnYSB9ZMN+99q8st0frK+3maADF88CLZGYNFav62gevmQ2Sl
QCZSE0GWZzMRp2SCaLfitRlrju4OW/IsANifFwtNZbkFr9sy+OGVZZMkGhnbiWeMomI8HeJ4rE0+
w+stOZ2s/Kw3Vqg1gVNfGO0OhJk9r7uSTgA2fBH1O9Lkl4j5VwA+pWGILMZwfKszrRW5+Gb/QJOc
0qJYRXaAI2OyLLVI678bdZM5bUIpL4LclZmQ7egQXbhfMgZw/EYvvVYJ/ZJR/gbkz7/3u0/Uwv0G
E5Hz/cgBu/jPytO6paEmdQ6vxRpi2tlup8xZt7rOe7tAf6UToZkIM1AbsxtfVdAYjoO/seb00wbe
ACVpTQKTEWA3C6OoFSj67JhoDee1G5a2Tpho77m8g67jinNPOYXWtrLGMyblLuR9tJ9QMhhjQpP0
lOFIYnRkLZJgAROQrCPCvAtU+XJL48MJReaY8Ws0rPCgR7Nlgy0T2Ud1/sWgXPFS9Ss8mw8P/cCJ
y+axxmgR7Rx3zHozBJK24yiNHA3N0EVkPbVwOU/up0PlTM6aO/7OAoQucvZrEMx/BH1+EehWwMUb
RL29gvxWOZhj11+WK4tyyrmOUlBKEhHf4FikDTzUWRIsaVC/ym0bzCfeFdXeCFruRcEoja4hjw5m
rMfU9r5PPefaOvw6TvrzPGuAH4R4IWLIScdwPKLPMWwu3VIQGh4NwDNpIa/yShAMPrHw289P4bF4
J386WY81/G1yfpsPjjdrWKmUGB7MpcXguD1i23tlPVhAWVqhvCJkl0J1YHUYCcfxAYBgG4iLz4JK
My9X12i31cSaedecl7SDunssuDRakKQx+GvkamTs+Re0JzFRjxjhHidqqk+toczUCWyJ4gGOUJz9
G1SxSV0VWHVETaK9PgSZlWz0D1s4CvJQ02r6qvnibM2vQVWw8LZHvVnRM0j9W+evTmhJx0uch/rX
6e8pLE3e4qFhvEjwzZP9Jr0En8LSEquMPPBkg4JkqBCgH4omGplSZ1jFQ0CyCgf++P9cKSlhPCi2
AY+/ApRb7EVCiGrndW7sHhvXjtE88BIYIJyIA/WUBfgSvrpfw4RfWSOPfJiuBP34XvP17hOFvqxN
8AU0z3A1+SbLy+BpdrKLzxjEEtArw/tpnjOckV7oEssmJ7GZfCDMvJRn6hQXElQEWwEQMZpRAcRA
7uv0Rq6/3yNb+7MbZXKcAhFySY+bRUq2qzWb8LVCBwFB1awK77p7+RY4lBV1Ks/1bc0aO+/v4zw8
OrFq8dKguVP2gjmxl7K52QNLMfutvjkdnnVuSNsIhcHnIPYJv1MKgTS/QJ7kt1LJxdJQkYbRywE4
b//VAszoELGxUR2VZrrbOsL3Y+BE76lcYfdaGJ4DmIVMk4UbTxOPc4JuB8b1eWDjKD6rQNC2lSfg
HSYSIL0PkNJG9UZPQ94zZ3v3KZ8VYSmm70Xj+yZ7c5N7z+ywO95PsqXy2c1qtNXQM+7h1YW6TfZ5
udwCFY6NMgb82eZwIrf6kVVP+JKgjVYzQPM09XKRou/zy3w9O85JSHsBoev9wCC0LOt26WAGDLVj
tsTIcnFwPpNipjIBQkUL4mOQBHv9ZtVrlsSHqMbtQfaiIito1I0peRJX/62Wr+gN80Nyx59GUD7o
7MEmUCBt2zODt+zTybj0mDKdSuzucxAEznW7z71AsdKUhfHsCuAL+oLenUmrsq94kOxjnxI6aosk
WNXVywmGqrJ0b3VzoGKeO3ZnPElq6HgEr8Mt/jv2Jfquy2ZcrOdwAbUwjGXtJv99uHw6J6DK7KBF
ZTWxKHVbxTSgCt2c/u+VFOAna0y3EBM0gWTstQJSZiKf01jDdlszGpyDIqIVa7m7dVNiH/duIGKn
0QUj8QS49pm2iR2xiI5tVCIYK7F4TgJ3O9OMigtG3bpVBkTMHhIaDuLEhM30rHMhRzPp6BUS0nWi
pi3x25Fp528oxs3bLQ43RcFRgz9PzmNX5dnXvj4AmuVUNpyB1eMhcrS8zSeLnTldL2eJDwqbiAFx
9IxAQWhr3ucZdloDXvj0Yfq5fHI//nUftRCD5GFkBGS8245IzZEGNmx73I3dY7kteNTnXb189+dy
G1joT9SwKAhgYjqfDn+pci5+gAMOEUJ9Duul/C6/tyLCDj7sowZ0v30AGZb5PQZO3/7zYT3oVxHX
pdrpYruzdxYbouPEcQDfe489i5z5ohkDRma+EXSKneYwS/Rz5zQnnmIIXQMVPGp6DqiIIyu0ExEP
0KyhIZ9qVozLqCyC0jRzfdAS8CfHZbvO9VyOQ376rfBglkIyIghHLCJEZ+il2ONLj3Sr/hN6PD9D
UgoH5E7dqnq4SWEb9BVY+r73JXps+/X2yARfkHrSEkiJWCIhSUY7llsUgmQNvK0qsZFlEPmHJhib
RKJvxiAGXndon1L5DWg5rbmcL1d0EsBCbrC3ywl9Xw8SqaChm8MMYIID/AANNlXAxl9qfN9VyBne
1iMdaadHa/Q5O+C9pdhPoBwWMbGpugAvGf2VsMH4XfM/kHUYqxSUCqKK1eKpKN6CqrUggT1edv3c
OChD0fHxfHsKbzWEtvCTzbBgRbJEqivCVj4WWZS3wCtlq4mdVybFJ9PNnxk40N7DSgKEutan0hFj
QRl9U/J36jTHLx32O/0PGM5t/1V3YRiKbsKG1MAw9CM6rz7suFafGjtpVAjuZR/DWi+o4UZH94Xv
gsl7KsuJYOsIifTtSjTJkClKQX5+uVJEgbO/QnlCh0/V1B8p+ImoMrYnI/Xkxn27PZmu/Qp/6HWN
1CyC1kcZwn2lIVzyLuCU5EErB5bmKiqRCq1pI/Z+0ruD/NyDR+UHrKa8Zxz9Lu+Gs0WYgBXMWxsu
OGvPhtAjWJFjc1dDAVxvP1ErHRkGgoTbf7+BqP4miuR8hB/CZtKy9x+aRVl4biZhvuPEyOOnHGnt
ztYZPXV6pIywCFflT4BixuI7HeYQl3Qjx1kpPQIbU6S/uaqkXmTuPIcj2V2XxhcLZP0AoDWzKNMv
PPJ3rcmBKJFfq3IB+8IDnrpTCsJKsw8F1AJm4zfPBoSeegfR08z3l6wuPLUnn0oPG/tAtd5KGqZH
jLYmvZfJdYDKBiLHbOIcZNvuTy1Eui2b3erAviRQJZCPLnYqF3ebp5P6MNZBBPgYXVBvSNpmz4jh
ZJ21xb8rtrVE1GNBryW4ruysShYQBwroxihHEIT4AKDYqPRhvWeyMByMLltUq28T1pDcVV/PEkRn
NwjPwZimIfByWSAij/vAABDOTiLPxTZnebys0dv4qutRS4rltjgvN8E8HDbtZ+7getZ4GUDx3ISU
Fekm7AtRVZmhh63SDfC5EjGRIdL6cQYKCJsVb78nyrSorRoYBI6R5RTRYpjNWJ0sR98P7oxi9r4Y
isvA3d7f4vTC2DITdgzVcwVhnTgyw+Lc/Hp0tJ73BINzSQH9zsm1YuXwXzUuiJpI3g5KZjMy/BJz
QHHOLDSGC2IZ3GD1mx8ZviUXg3+/D30929M5cHq7JyjUIc5hffE7wO/jhF6aBOH4jPoDAizH8LNF
OV4GiOEXhHkr0U981E9pp0+K8QCb+qspkyQdx9cyA0E+x/k/ZeMlslLKpbNNifwDneOoq/XWpNCc
kuueNeEUAvONRPfCGck77COxe2r8ZS2IdwloZJGZB7G6KrcA5TAo5TB4O+pY5DxQ4rS1649TBOR7
A5wzK6+6oZ7mS2CcsvsnrY9hXfwWZThHjTpoenwwlrsbc4TcxMrtNaj7dmNVlBFARRmuHs6NFFuJ
yObKNoEF5pzk3qO8ukh95wsJ0ElnpnizrBt2NaSjoAYA9MGAW4s6I5HSyMv6fV8/jFIOq6QQe1D7
vAAo9nK0Bn/Svs6iWj/+uVChvnNVv50zkgHgXHj2jbKa6Sl0oMrtqEN2nddC5YArxUgfep27Pi/b
ABQo0040X7lIf4Q+2Nziuw+c5VUFjnWHFhLE936eVlZA4Hc7j3pCcuhDHA0YY6lFW2DFKrD6WwBN
/7pQItg32XsRr2Cja69PiEP6ayqDrgyBReGKmtkNepm1oTmTh9gXvpgdg1+3kg2gs8Wb59zc1iwG
MJQ0P4BuZqZwI4PuJiB8G1G8O1SyuYtTanQ6QbvGtgbRv97f1wwNLx7Cl3QptyTA/hyuZefk39NF
/Uu46zmAtVIT4ohlXxbY+tqkZO3v7b6b78IfZdXWvSkr0/RzlbS45lEC1rfkNXQY15KTI66BZyEs
rrEed/EFui1tLN4Q+m7hAPSu4H4UYsraM/DLRv4etTKA+5j51PVWuqzC1RK/i4jtLYnt79rohsLP
4aeHBeEOKlnDNJPWmfFT29CvSH6iuNCbFFAKsTGUCCcy2L/3LVbrbO6939DmfmdidLnhHIrS3jeP
r218kbtPemtOSg6TG7UxUytEOaiiID9diHJcsn0shg/UurslP9rNceOtuxlZ9MJTnvQUNEq8cUaB
sRkC+P7NMZw6pT/jDu9vD/sDNSMn04pUesH9scWSNLfLImpEzZ4mSmZSlzAcjaPIX1xw8PRm5J6l
DYn+XB9jIplrEHzuG6JM5MvGG+VZimR9pMITWLwFYSlV+iIEFFQAokpcmqAmMJ0UynbYUmWhTIB3
HLVhlZuZFpYb9Pzhm6grHeTCByudi7rv4hpmwg/iOerHq6h9XSkq3YPZEZbvMfi5H7mV7AgEYCyB
SOWJih2TS9x4cci5ydoeFsWLlVbw7MS1tzzN9sZp9UB/y+DQuT9mGmexbArDBebudmzT0Md2yG+N
jgJpcCpHd7Ke29HVCUyckd8wu8q9E4nSuEgLCY6uRZ4ZfV7edOXcx0e/7YNWubpKQBQYWpS783aP
gPQ7aMh1eZAnRHMtvnMFCdr54zqQvTNNCBDScu9jsmLhQOwCEbZTk1sQXchpb3QwhtAvhX8tT1aP
s6zYVQmlMsDUbcrnIISYECu1MBMlt3+rg0l369ex7xyQ5KBcd0eZGTqEwSkKWpfB6KJZB/yNfnab
OXlUhfBi22bpCuE4gePlYMu4qPfpQNnuJADa8IXMbiRrZIHQMn/PdwU25De2+FN6DoF2Jshk5OCv
ydONFxEMM+M5ihglOiAY4Yjp5RPg/u6zQGgfQNkGqNa696dWj+Zsvpkf6V4KlX0w4jXBwPJKHAF5
MLqklxZuHUFLyHJTQrpThBGKEKlS57B0gt0fIZzGAvsd7LB1/EQKOs5QxzBoXY2LyJt7MUjVV1y/
V2BT2hlZm+/Uv6Uhtol1cICrVzeZc1Poy/biXJC9xY6SwfHpLYvs1LseWO7l32uT9k/fPLXnn+OH
vX4BuAt1R6szlaGhJmFptfxz06dYpYf7zXsRHVXoSmsyvVfqBKT/zms6d+5+QiTvsxX1h9p7qX1c
uFeesKfSEEDSXrtDU+mcbvhuGrVUDv17Dtm56mR+Xh1U+QqTeayd1cw8chtiKKmflDUnqZy0l+By
tfEoXkz++AFMKAABawxGd14rSjnhlfZ7VkiA/tk1xhbdmPsKaaT1UdDCTJtY4fIzyda/tcoR4wgc
xbiNl/TBc3jsu1njnk9TNF/6bjU1E4t1Gn98enJRLQeYlpbqknvCMosmldwVTI7HaFyf6DaA3fMO
Qi5vDESCchiZgBez9A3dDU4YKngfiSfQlcpypd4M226PXj/vyV6fM+pt+d5nJbrWe+uwgTQE6+AK
YOujLjhWB5SbU5cbc7pIBd5LKI123xCBUZeL/1jZddokMDDpuIQJIE9nE4sLgpUK1EWWVR11zrvS
rJR9BW3Uw3j4MwCWMzAn2mot+14PjMcygmfJ4ehuwrghb28v7PgRZWds2WG5nEjJMDDHCyO4ya/U
T8Iw3vQrOruQjFkCuKFUq3G9tPVGf4wXHzscPA440/ubmotL37ebswf/edyE1U6iCUyq6+EoYErP
QsaR8DNLblDfu5HPAQxCMjx5wkYH2AISi8pBBhkQ/7WqnQ15hUhgvqLt4/K0VwYS6cdH1N7uoZDQ
e42jKPYWi0Dig/n3DTfWFZxYIoEBHq1mMsI0VkzV1LCu9T+Aycgzj+Q5BqO6AXrn5GidZSVt06Yr
80yfGGWqdso3YVQ/yyv0JVba52jR5bbfJX5ejo14jKoqxiDDK9WhJbdQdMkBB58YK7xDu2ericw+
hL+BExtBE1RjATlXsGGHovtqUk75Kxzo03UKw90sg+FUZnT5HQzf7K2iPlqM0xTA28IqVmgDsgm7
/fyzNUqgFVoJNAROLeF36NmiXB8ZLi2oQrm4ZWkU1TGMro9Xih74k2KKnuSufLZmsI1+8R07W6CU
TQtPPLSllLXyOsxRQMw83lHgo3Uu7Ful7iAGJzrKPTeahUfmzp64vfVD0TEXk9sj53cg0vTajSeS
dK0rjKXThTtCmtVfO8+g7SMi+xvPiBmYRqxX814MBF7fyCF1KK8TA+TduMoBYqzQPnXTNTbVovuA
2YJLKWySwtYHOmls65Li1wOmqUI4VDbiGDSm4ebXYAJeD6vaCSSmOf6ccsxnj/Xu3/24cYQRgXVL
15bri9TQlPhDgSs49s5seFO9NhNUUhCw6hT+sZoEce3oMm6PFhi2SNxp7ob04F64OHJtn+XCrZlu
ybEd6vkBbm22UluVotqgiWDHe6JHZAi4g7VdNp14sjnCZOf6TzQlw4wS1Q7HhKtxZDkf8vzGRVxM
3L16sDeE4Q8vePIn61s1VCimg5kphEEvcWdOBMv61I0qW1AvtxizYMP3qqAvOFdF/5S8XPV8GNsh
8sFb60a8vZz5d07uzHYYzhx70y78q7jleKGlANuKHdhd0jd1FM44bt9YkWBzFJFVtbZJuKPre36k
blw/TWLoOU8Zz3bGxOqC/LpccNCaOF4p4QOtAPhU0BZzUQyG5Y5fk6ebudMOK0mYOqlAKxnibD6t
YzrGeA3E4cylKnMtONs/yWjrbfpmZ/kQ2blxOFbywSxuhRsvtriVZBP5yhk8zCQZ0vUfNChmp++F
RKYhy6ou2VvXhCuarobJu6uQIushgSwSO9HzDEBt+hanX2HMk/V0g9cE5mM8scKJymsrwHaUAPm3
xEHrUganu0Ti2iDkxB0laLHvopzcE9sAxfppAEaoR4zQTQS8OjsDGl75huQdwQOkZaqVYcipC7hS
P99wnNOcfwRlfJ/6K92Km+df3+G2/06FLnjC7fBgTqx9jyk2hOyl6pPRgfBPRzdT3Tmx1T2ekVI3
YlLAtoY6yX83vR3Qn0S+41IgMKS5PlhsU1UlItIqH1bMTDpr5rVNgEbbEC3A7+t9JxCnzhW7xaeq
bE3IR0WJteDLLhpm8U+khBfzuHDI2QYAZu7jslfncB6Rpa2etVfdMaAaqUceSnWortgPYOsKRu9h
k3TlVg9K8EDoaO2n66p4b8zow/Zp9XFD9iTDPi5pZdcNSXzojXxxxpeyI0W0F3VpTDy1edlISH5b
FSRNz6eK7hZj5BlWQWEqY1L60JRdBuXR6uNUGIFdkXe0nwk4XHTbnaHKXfcDXEhYIdreyN8AtugY
2OuzwiXgTOf/BFE7CyVAer3msehV2YnGJt4cx6RcRrk1xfwUvGvGwIZ4a0rceg+qrcMLuvk5KUuJ
Iuoue78eGtGpDdLl6dVBcycHCR5EMDPbObAY2UQzgn5x0yxrgJCrOPiQhdjyBw9+3MTmkRf+PVUQ
rnwTbz3JRGawGx7lirINHa2oFNqQwa0BDNdiS14WdC5+SkQQgtwNs61jFw0W+uiwvrtVkPmvzAYx
iym+nU7O2Tlkw5RI8AUZwRtj5ctMxpGN5bMP2AWaVbeP3favl65/XBnFqRubQ5Oo9so4UukAxf87
vgLh9CtEQVCzHucmgxFiqH1g9jTnZ9ZNjr9BjV085qJfUi8ofBhhir/9X67hr5qgjMXFKrrjbOWi
CfJE2bt0thSz8/se2ZLq5ISfgpqPtfRuhZ+oebXfyZl0PdEzxJlZS/90qY0THJKmlBzUM0GE75/+
eL2SbS6e0Pi4wLHqAh9umJG3CXc002Bwhc2wuM5p6rnG8gQgEoVQjvcalrKJ2Hbrgj+DJWW5KtHQ
Ms1rLDY/mOaDJsE8VXfVpmi2a9jCBaFBhXl84ahbhHK5s83hw4nWjKTpsLvzHav6XXK0yZcmhQ24
ROKv+XoqYZxnyS4K9a9wnVhWzOjRbkDvjNaMY6Ji4fOxmA4QfJY1Uw8K+vQHqz2N+b0UGvSL2dhv
izlRyNz/Qu2hyjY7fHj1f2eKYO3SgO/F3p2VDXRK1+quG3hqGM5s3yw8B5RR5oB3tw0JOjqqenDq
3EkAgIHPn14u4HDn8JRfH06AcQYl9GWfZTiFUdJbzPCs02QbvCDKSC7rR47xGjsLifPll6r641eX
tBhu/gMZl8lBFwS+C/8nB6qhpCpq2WXjRiXOAa06ob9Wi6HueFBdT/QzbmE6hbv4hsSxKeZY4G0c
QX/CjXN2S8eSD+eOfe7klg+bO/XHgpxEWCFX7/xNFwmouEAILcM7gv6F8Ty6q9XC8CENA14c9BrP
f9rj5sOGgmMFWHSNd8dvdSs8AWZSD7W8dwFt8BsQec4vqRoa+zEwFMUt31XT6cBTnPv6E4c02Mi4
GC3HG8NBuWDJUZ0iaUuUCrdRyUXDbbagTtBn1LU7XZzwQ8GhfCzdAzzn0YPW57bYV4WLx5F++27W
xAtO5U6drcACKb8V9+SzqINE4Z/HcsEGlQZFUsaFE8uJXpgt3UUzSNXntRyoQ2G+N9dhXFjlkebx
qwTgRSKq3Ou/sAdfI4J2yHmbbQCl/KbxThZp9Ej8cZ39VmrA2F/Z81k3HrbjI1UwAEPXPx8jj5+L
RtdhIv+jHzgKg16sOXvrNDPXFPFEVeWZPQhwfhTLvrumca5zwZ25SWAc4dDBVjJu+lF6BnTe1VJY
cxMvbJeASZEr89FhLUOUU1gPD0Ktw2xIpPNqaFMbk+n4uXGQytHdFx2xcBItsqNLJ0HhwKUegHmi
SR3e0qIRc45TDIrVZuHZYFRDives7wl/9D37RnOp+BjUUZLnEj+F6gIadpzMnSVMO/3hj1bozPVH
z/jj85QmLt46RcFIopV9Vr1lBV8lwhB2PDRSx9c3wxbfFATUAUtY32kB4d1HRW0sWDyuAnp3Hung
Oz6JoijiLtYEV7Z4aPoEt/cQqMS3a6x0uPYNESfpt92/BzczakV8y5MNSOUEaSklf/HD9pl/RGAa
VdO14+fNZL9wIgyPejH7RKbKJ/LQHKLzh5YZ/asMHnjfWwlNdjls2yKkxO+H/6jLDTbJO0DHQF8I
zOYlHp79FeJ0b3hW/eo9PtrP3yb4Qyiuuug/KcGEZ7QlZihkGw1Z+y0Mz2Llu4zCtch3N9T8Huls
tgTm/zp2GIh5FmIVoql/qXX+xhEyHwt0bgjZhcAGPWWQs6k8eyN6g3hdKqon3CIgYASlcs6W1tx1
0e9yxwvwD/1l+HengZRcm87YyctlzDKfE9TLpk4JmrugiqF7Ta4kLrLLSoi1Nux89s0GbfVDudpi
MIq14u1DskRtaiKv5tsc/QQbPN37RTdkPuGmsz2oqya+wo12ftnEySi+tQlIM+2eYwTAFbMaBW+q
QCT8aI8BmSPTTP592t1QZ4nGoHMzmGY8CwzfPxEYx0RdzvW4EktdB6PTrSb4IXwKsiLre1bL3s9X
QcDIV7ma/siBhMu817nsst3wBg7GTmrxTXx/r7xB2TNskvojQz3Wv6huJF6Afmpak4skhP1caDHB
BkVrdij7VN737eYF3FTGkQOoXgS0Zlj7qywg/CJ1zbvGZ8s8XP2ydS+6IvT1kMK14kzccY2dHTcx
dnitDQlC3qTntF7tVh9kLPS/AFwDFQEfdLYNpv6G1edoUyPwoeYOYcNOqKrUNS00HzCwNW71q2aB
XYxp+xDc8718VzA7KIv1HPESCSMtljocwHwElqMJrXEj+k3WS2yQl+t9JlNyiS7fxdhz8qHWTYL0
KXBfcijwA9ZbG3U5KZqfm+ryS+6AoaMfdf3e8M42JOGeLEN/Cp9iX8jyF0f980GnFkO3oloXE4m6
xysMmygqFsI4ww21Qo0SlEes5oGUqrImUueEvyzlGLwiaFov4xo4X8YlKaLcgzbCqsZkFWzY15Sp
GOsf3Uxp9lGQxwJiyLUbNadwSxkmRJiwkxxaN2uZBl8ItqElKGVoNUBvqORDBrPCCZBM9E/b5ueV
zLPuCxJeUBITbHeGeRacSvvYjyxw6TeWqoYSPnvX21iSZYTeJIkT41YkXldsr/SlJZZwkonRF6HD
Pme+e9X+yFJdjIusEEZVYM+DgI4fg3GgQEbiJeYgtmwhwutAZBekrp2meefhZDbhAkg1UUshdgbP
yuKFQk0tovcUCGLCF9b/t8su/ZOktl7zhWJscEDtnDZqvR7x4gRd6G0+kz+o6HULfOHDg7/8qvDJ
A5QeL1gAbR0PyhZMkik6qzIjnY2WMkpHjPg0pxp8s2lfeN4eGKy3NyDjE5WSXnkcYHtpmoRWFcXf
rvOa2fF/1HyXL4ja3sPOsGPo0yz7dFlpROjDzcBby0E3Jf7uixugCr1q3VN3pwyVwS8U0JCXIinJ
QGUnBKfxnuy7DD1XqMd+KH8+JwDLszrCDiYb4MjPoXkABNYfMfC6b2Y/J+M503eD0AZdk/Dra38X
tl1k155/P7OobY4xjx+d4HUP/g5VwZSqqqXIt9y3CPRo4IYbx8eiql7aT7V+tuyiKp/MVWyVgpfc
GInKkCL7dAXBkzv1TnVkzIUx5m6Zz8a1jRvKPqIIQgTupr+I9c+KZKVf3tZL/Bl5TGGvtOwZx0ou
p18hd4iRl1Q1Gs+Lw8Fhmor9aBFOQmN223N1gjlWyJfmVbWw5MymdDwUJUL9LTBYdeOtgZyZiCuF
aFwhkc63WJkCj9v4QL62muU380XO8fr4vPt60ZfU+Il7nZYdf5Nms8J4d1ft+fZl3+MsB6lLDMZW
7Izwpc7O9N1oYh1LHd+DWxU+MKVfy9vyMQ5aISAMmDeMCn5QYdIMkE0pfmh9PRPvgl4PIMeY9xvU
QWzz24In9S9o/0PEhcLr+cu9X14JcXhGwQq7wVamOgj7cK39ocdqbBJK4jgyrt/UdXXmYpNO0uhw
B3L4fTi9tMn9C4ODuhV3E6bx06A+qrnlkiYIowJCfabU/Df3bnANIAwfJJSfviqFHqVQkrKE67Om
zlbWfePphyoTcH4z4T0c38Xs53XnH6bekob3ToJQkYY3ofF9BEYxLWWmSmM2PLlmouAy+1oDqDik
iqgtcIrWY/TGow/9BgjMXVKvptxLUZsTmPJBOAbfrqwNFnbSmUOdSStx/h0aNfIv3hU9Deff6rhh
+Ytx0x2jRefh9heEYwsDdNts4yIP6IdS/KMfiYeXIbBTUQxwF0oodK/Ocpzv6AGDTtqjI5T1BUin
g0Gofg6Jh3U5BbMnqo7Jz/JKd0osNgyWxHeFYFgCPPXGqvP+NCwBthRzH9CkLLMN85Bah1Y4dNNh
MYlRLwuCV54NoQwaRUfPS4EhNchzl2Y+wmAIP/KzBRLjqPUip74HH8t1u+1bcjJsFUbClaLT7mAE
075ZndSwKAIUbofmDjqQ2ZAj2Ifn4AijapWGQdQvOILiJ+ydwzgjUIrXAFqihvRyJx0ani0KiIts
4fpskGG+aLxXS83G/Kd5kf//rvYW/UWnMWvv8/M+LDyI9G8SCNDrXUbkHEaiDL6XVXyNlGHZbPdS
qO+TD+o9P0IWTiUYkCWEFLeVpELdO1KU4FVrEL/bEkIFZIC4FcaYgNWDIB1v89b4kI9W77vNcTA0
/mBTXtn/PdeTJv5XS2jG6Xxhil/4uK/4LQrFlwymrkQUrQIG7wb23eDhfPngX4bDG/awYPnPdc/C
RwacJL/E6sxNVhTNB/HK4aNo68wyKbbQyHbLes8RoXiwMsVA/3n0tNoO8rhulx4nz7Gr1doCYgzf
ioPXGjmxq3SiP1U6i8FHzFwNR0TvznNV7ySo4oZ0gbZNr42wl8/k3ERR8dq7FuNb138ZepCmyz/S
Nt71s13T+HJBFA//zKubW0gGFwXszkjb2HcLy9qR0Q0ytLZlXPZMHRFCb+33aK5L77BsMayaM4f5
QH/K1OFZAOaEGyvEV9YBZoREo8i6zrJ/MdWBcAMm9fGPAs1V9YasSUMq3m25j0tOwKZQ9wxw2rEb
NYmIN6r9lQP/1MWmlJWI5aZ7ERDQkg/Vjz3RitVurs0yt2G7mSV8YkVWmjJcozfqMj8YfyceLbAZ
Pf8YPjo1Z6f0dVU62I0gpt5+Ij25l8y89Y2gPXlH42SoKWHCxtsHLh+9Jeit5s4EfrbkSe4jhmoK
P8HScouZ5qA5M331S/c4FX7vwdwZ2RafgY+OMizn2aCygBrz0me4KP0Y76ZCqXi0VVP8YTTdPdNw
NBKmjjrZWPivp2WrNVR0UQtPXRiIcPfGyAp0Lb2kUI1cY1S4CaMvk+rklDAfX02RZlIkIJ6L84SZ
cR/lPesbppFDNMtwDtcaVF0IBaAbrRrOyt5YOTOhDCGh6+3b2L/Ptm9ha4Tajo8wmofUeWkCOe17
77Q/qC3TDI8eVmiTp24TXs+e8J0F2+V7KrmHClCTb/LqQJEdKbwiDH7svav6vaqSg2hPcLEyBPtX
h04XsGan73hSizWFxyYmXkWINuvaTnATmKTHeNeBDfWzPXOojpma3Bi3nWGExro0sLFt1GRBY0XA
Vq6g2EGrETD7VTgFtUa7jjVwprdPQrdaxv75ScGJrP/SNWraQcO0qMvH4EvGVMyAPN+u9aHPyaIm
EU9j7SsziV4f1XJXfMBxoQQh1H4Q9e3rlTD6W6r664KXDBZqhrfu1OLpp2cgtXZXvhW4o8QmNZNO
BXdudImILXlempJf9GchN/3VaWa+73wcmszt8mPwSGjBX38q8pVmQwoT8hhGLu3lJuaQmBd26axC
UavSowDhNlSMJz9vaCNy/93W0Ubkiky25pcKup/afWvzjgaJ71bT1BBfI0g7xKnGNaNIuSYN4sV9
Mf7alkfHTM7IypUuRFtTUmze+pKF0yAbVU3b6Z8vppd/xkQ1685CYNvy+5UJrSpXkTAS7yoWaM53
swfWT1GUVrbn2KNWbf1xYz77Z1oSFI4nI9+xu45Rsog9m+J+rsRyR9UF12/33DSL+WakBSGOND57
n2Wtu45rFTno70Nirkjbs4hfr78Rs2ZoUFyCEIwwlmG8RRwQOwqI+RkYo3Zx2PXlKfEdYOSSPo1G
N1s9bFqgYOz+UmmJdK2tSjbfuE3htpWwTVHXgKoiBZhSkI1s6nkzhR1ipkotkc3TelZwtwS0VwHS
b0Psp1uJJjoH2mff1n5tEKiho6odRIym6tdpvLuhGt7l5MXxK0xAM5iJrHpU7/nva4dRuxE/PmjD
UPtrQj9L3qsP1DmLBr4dkYslofnpQYBhU6LfcXuLOxg6Sd0XFgYrAxLjLFNuvmYgVHZkC4sHmF70
DX/MPz4SgoVD63XMsCGV1aKkEGMhEcegFjXniWXL9AG///mHw0W03q+B6DT+tae87/ECzw3BhSc2
KKRWQC2hs3EEp3BkMJnX7VKgntNYQZZu0nb7Kww6HLTYC0z9yaHAoHkYFnWiXdqhQAtOnVCj4MxM
h/+BBvangPHk5E0xat8lDNNgty1HqdwM7SIt5F+9z2bMUnSKhYAcQ8layLmZm3src72CYpoQy+XI
jziA0YgLc34gvK2ZnuZwPEb0qgnzzvMwnW/3FH2rnM3ZPlHZ4KlbrcY5U/XsG5n7ROWF/k7DI0jd
huQnT922vlNR9QE7hlQAOraPLH0TNcZgInJzSDvvkm9WRem0nDOUsSBKNKrj8+BcUTcRtF1g7UtI
AXcHNtvDyUHIAKdsavctXye2XSYq4Inpv6YGxled6MtJoqjhJvNCxz0mTUc/tywnGkgNYO7xcSlj
IJGfDCwixsXN++yEoxApXYDCGftUSb0IM2IEKtUmZP0jS0SWTdZiLtHX8jTK3q4YM1y3nRWJq6j0
l7SSISn+g0Zk6IAsuJ8CDgSNUJf1qHZ9aXS3wdNf1NTkAgHVXyTAkLuoq2KBXQJi4LARDEWL3sWk
PmpE2Lo9AEJBftBV/nAUig+k+17rAjJT1dCmM0xeYPhxt/OcBOw/v9A4WU94nXrwj02Ppy60TURJ
eHxtlmpKl6H2kOCwkwxlM7SB1Gv2w/LPrGXX+fKBnFmLYjtFeQNtM20z3WspxLUgP0AkGRHEW3OV
2FRQhNQbAzQUKEMeklu8hykyU6GAIJbH+vAhcJ78Q4l0lN3UefbYmKnMThfAbbkaJ5ustRofSq1z
Ms2rCe3wdiXHRpN2j6S0TOSAkEv/dOmg2gtsHy0Hfr+swLW8Tgl8dPVnBcE8B6QlJ4HGXn4Vo2FR
tYNX2aQidiNExHT5wqJxhAwIM7BAlPT786QCcRbzXfyXXxNKghxbrR6hLFf95XcAXDFU4U5gBRq2
hejGNXGwUUn7sXZJTyrHNEAjwvD18isotE99tNQ+oH3IawafYdue0u4ohjpXyTzpJUN0yYSEe+A+
RqFIbd2dkWpIW5pePmpJMfH+s2esC1bvCFyBudf3VJ3O+/YfrbMctlz/dTsGGi2nV6jJwmf3nUGa
2i61uJYzQj6fCf8ggAVaUcuocTt2ZoPoMjpyqMhwSHcJqj1+liMHSKt7EobDri936uOLtKzKj+9E
LhNIUhD2wiiGY1GVueCY7DdMocxI1QJzZ6yf1MObFAQr/xTtdNkb1IyvbCBYWjVX7AdG7VVt32H9
Y39atgocwz14OOw41CxQGAHKNgCkYb2rlpqInlf/EM7USYTu47Ay3oexP7yyw7FiobEJIInR7wqe
Kq6/AGuifWAev12xAxosDCcENpZbjBimpMkjNezlA66r+zvvqBUbqDkDj+YE7d3VO+mPKI3mryUT
OYgeCW3jSnAtPJIU64RCWPEckm5wNZUzcWFhwFlHI+1CWOgRBal1cyLN4LCSRMO5aFJYr+WWkXh+
IcCrCWBPyrw2xBDcIeCC4lfo+dljR2Y42ZipGb1XpYV+sS2OZxXbVdiQVQEiTrN6GhQqdHjLfkBa
xEufPOw5dtAXqD/wC9cWNv+kd6bqjQcrIk88zFeZfZdBxRsIQLUfrdwbkMnqbkUqL4zWqC2TjuzV
MbCwe5z4GmurfgEyWe3yxfokgS4eSzgZV+jEfEE3e8kan0zJU9vTPtINLO9pZHwMIushjWddrH0w
1m2hNF31UQxADoDUJSLmpw1OjeWqJ5AAmO7G/9RGGDxXB7k6qzRaox8wAMXGgmumIt+RxYqh2Eu0
AzGJsbib2C1xQiChjYWGayGJqtvm9ZLDDmBN9iiwh6jImXXknz6GOhW0EjL3ebaEBaJSE+EQb824
H/goyAwZlF84ukgK7g4Ti6rDU5P9ETVQDo03S+sU26w4Xhz2LpGpylsKx6zAvh6ynGXnuqeviT9Z
C3OdnWCV44Ntqw08ovw1wnMDY/wvAAaEzAOAXI/hc1/zgLJ4FVY7KvFNBDgqL35YIETpCwEDDndI
A1F9O273czB2FTS+zlMgwUzDZ7inOUkyubudkGB8Z0O/0olHUpTECSiL7xEVJPcduKMHD42bY3OE
6/9FJFgcASmA2e8UXHKaGAsrgTIZw6imB8+ftF/0ROsDDeKoR9HUNBHrM4/nf6Cj40xzm+TdQlCm
IHjIpBjhlsrtP491rZs1jhJT+p8WyksJ+oW8UEs9IbkR40mnAD3pShObtAqBvonEXzPjx28zCyBN
0wCCbZs8j8ELmM2DXZRU3zVWzGsYCA2Z09QLAIDXOjpAfQkUyQbxKHgdPWnqAxJMymp5AI2gQHRt
3UNjB878v1/XVZjebREwm24C7t0Y9dUgaWy3oRu2irFuZ8qIknpWeLCo2xIzs08YBGwdQabC6sXX
GbZU4zEYXs7YK6c6jF4XQgFHxn2JPPSFtr2h19H4OW9QiyKguq1lOEWuSl+7+BjNF/lrQyXnio5W
gM7veTLVt143Rw3xt5J5iRAAo1fZtylt6qlcJq8LouV5LlfPU4FiUvbucR0RHlQqnPzRT9od4pBI
7rNvdd0tN9vHRDSpOoS9EllhEYm0iToKdKTaApdg1zduUbEp222zk0OTFcv1441Em5VGFBr8R0gY
D+pZHcKfli/kTmEZIR1hQUPEtvYrgwRrmuqi3FpP4Ffx7RuCn4jPsWuR/DqwlYF/8893VvGTU7+N
wcTFRimld5n9qFNJRd98cHNLYo/ajgak8gNO/sUFkBpY4EqPOHsJYKfb8LCggXFKjnI8PeqbsEUZ
csqMh0RALGVNK1pWPy4Oj2YdsU9jNcW79Z/Ctxk7EED9Dyi876E1Ya1h8hieTTt4gSTMCV0v+ved
umR2QtGmqkXQ5aawZCHhbZrGroHVMvzXiuWcMIQNuXSdyn2M/YnYDSE5EGxOKaQzRq8RNxcQOwPc
1X7hre64ofNdUL5oatdzYCUXJau10lHdcoPgYtF6Ql6RVef/fFo1BgrxYQgTzN4okLAjy1TTBLpG
nbN/Vw9R7f+5c2nYhEbbbzXKqtHAz/0RVyg6tNMCAmXZENr4U3bHjQgnyq5w8Xk3A+1OmZVi6esT
eqx+yk5/iG6DQKGrOpoLBcVD4YF0z7sFIHIddBHVxaz2K77TarfqNH3oCDdXWMryTEHYDtwUffrQ
pFCTiaIABs6yFHeNAqyj9ltY8DG1GnUk87rm0mFZ5yrEXBg+tb+apoHQN75eY6Z6X7Ei7b1BbE8b
RPwGyDK3ErpyEjVY84RTfsTEXQarOTe8NvKhlJuiLkOZHbb70XLhoop89C+jUbAnzK/suDHwH3Vb
w5WZzrQVd3wGlYNwRpwU1ydHu1xF0QISbFLFxJEbm8eh6kRNCq1o6nbYm+S4zUaDh11JdVRUJNHc
ZXmO3rQbKd5jOSrc4wzZz46DSBQ5tFN/rG0p72wYp2ZR8F4LKTvYGaIQU9R6Iee53vN4huz8PnTX
UFr22hH7LouNRMrnzzMeMjtvdhdDF9pACfk0fzWbl8pUue3nzlWQrtaqM7XBdrkDMHzt2UKpo2vQ
kyQdbly1PPrMlTZC8PavOzd7Vb23LheycTWWxXV9mzdfmieb0mf6tg4mkD/ZEBb5eRusLLU2AwLj
hF2qSBctob6Ms/mQLuANDyb4EqNGPC9fo46DCghTA79bX6QxX+znL6JZG7XksrgoZ+TND3zEFa6A
aL08QgKCSBXeG3OD9lQYfVtjycA9xXfhQzNXyQ0GfVmE3sES6i0oD38ZQJZvuUFjNBTOD7u9p4o7
NhcWsUfn28RmKfkLUBE1pKjkoqZllKpX1xRevGjlargQxqxxRsbQak4f6UagR/16Kcd9wlcRchpn
ugT0MHbKjXeihe7cenaocL0jKllI46A5c7VKm/uHm3LtNE6FepikKLbvVagtFWcz/03u0XI8aklN
vm5LAItbDgWI2FMlfCOAvigzzDomsGBxAIWf3NclPi/K94I321eWL5TnmWnO90nPX59hBKJ4McwR
nj8d7Ag4Pa3J3qjHj27Zeno00RNGQd9btBuU/2dwRZYv2g86dE5fbma3lTUjj08QVjVLGPXhprHX
LvXuyhvUmTU+Byw6mLyGzYFMvElVdA4yq05CIuLOA9/H7h4whSSaPYGTffI4lEjXZLw0Wyv2n/bL
9JoWxUAEBjaP/uDApSrsGZwbA1nTHh6EuVyhn+4DhFSYui7hceZ3YSJh76YRlcdKGC5OvwVloVVm
NQp4yjdBR7K4Po9iqCRKBYS5RpbXxp52FjTciW97DfQ5wkqRBHZm4vnjuc9JZTYw4urNYyMYnUJh
+9t3c10PUBNvzeAbjSSqT6K5ExaT61FpF1J5GyyoNtBAoKquTG+vMSuwplEdL58v6mb+a3hi41Az
b6/ucipCif8PR3GDZnQV888QRxLP5OvRS4IiVTkaFNXC/N3grWWeRFBK0W10Fl8X4rU0PICe71yY
Svav3QHox9Uq0Rr77vvot6dk8pxYIdjfWGq7Pqy5/5hEvMavy7X8G9aA8qKW6QUhxlhM4pDA393p
5Amm4TopSF8m3S9toCvxfGqsXJNXh95865AXRh2YBcNdt/YZM7qRU5QOBHG4+tRzbJXKFdHrxAoi
ozi/nCy+PsuIjZgUuWtL2JD6io3WJ97ihr3CjiL/2fHAux79sZ25+l8FC0PYG9Cpn0cKYrwAYYVp
vIN5VnF+S9msjh8iCO/mHmOQf4r95YDD4QixALN4ckpzHUnehyp2rcqc5kKfsD8kpdR0mf3AOynB
nJ/z/mb/BUx2JXT1MgOWcJ8fLH0cNWTqSNPyO/fVUvk6ryyeSdRFzLVQwJ2WZPXN2qEWoAKDxfaJ
EsIhwaDaUNwbJxZrRl22mFIF7GED+zzAHEnHySyU5vTmPl1J5uZgIBLqYgy/v6baHRPIANQaUy/I
SGGrkVNNjJdO7LTl60OEJyqEP1Tt0pbBKxS/3x2y/2b2Fy1wQ1+uJ8stp2U71p2rtN2j+a/N/4iJ
/2f7rScuhsTYHgV6YQRac8QUSCW5VWay/NFFppT+wBNGubgVNTSK2EUrQl0jVSNckdWTgrVH8C2x
h4OltnF/Yu9fF/QSBFZziSe4KfqJ44Ub/fsZmhzauTJ5gDFurgTuXxjfQcbVqKjGm+vnT31oNrZZ
L/Gh1gNzRMmE4zbmkCo+pf1X+wcLCokvK/vSJCjSh5SqzbOvMwEdDDXF9Xi55EhoYKhYNPX8m1l3
aJx0/NfGzD7V+yGXzLSoEvlcDpTa6z9h4DGE43/T/NCu0WM8c5Pp7npIdMMoAmasKtZeUNKGW+IH
eOZMG4BvMsYOngJizKhLikJhjxAy0kmfBSFC4PeMsecPcLESXrG6RNH0r9KkeM0HeFizmuWCMicC
MlFQbIVuvWmVwTxz7SY7m0pH4pN14aSdK1pW2K/e3cb+Jc4rF8EQ7REVihLELwbYI4sTe4pIKWao
8ZQmFBqNnPojA4hBOZYPDjTnVwtbmZ8Qa88ak68kMBqTg76EwOiyN3NV19i7ffgE8V4rF9yviT89
o/5lxwSQYZZRuK4ab9dFFN/i07o0aQuvd6g2n8zM/qghxKN6Sn+ITX6p+l2fYIRmkbRPXuJoqYPP
ucXfCgSwzrY6IUS9IQsT8GymPeG0t1mVMYS8TnYdG3cBP1BObTiPCelwx0y7UC0HnDmSWG8gyvSe
ZeMvE/T50FNhz/q0V0rbrEySLIuljttlXBKmaLkf/c59VlDnCzSuWLZ/ICzY5tCTsqS+2knDwfX0
u7BX2vhHF5w9I54CHO8+CTZZwGKRnUi2t/Q1onFGYxfctO3ZnSfCKdVv68XclXTu6fJXirWk/Lw5
A/O2TH7wcI9jGwUxb50c3p7MLBDClKZ+eq9tYQUMRfZ0h4PvHI2rg0sevq4g4sAOchwVREJzaXLI
Rl7HVXLv4EZweDqbkk6pH88im8dKqLhrfYFvhwKKmZwxKzUJTZ/eBTMFRuGBz1+Gy5NiR1egMSq7
2tPI4DEU34QUBi36dVLWGA0FPI1KSgQzMV/Np0ZCbswe6ECElzNX2T3iOpiqADzSMDhMJcROrJrC
hkJ63a8rsrYGde93Fpo+TfN2301x2XKmVOvYJifhx2ruHZwZrFJd2pxrYgF7Qol8w3XInuhJSm0z
co+OwhPkYoQ+xt3gZYPWTJxx5rQ0zT0KIwoWQPS28yPvPPjOxnN7C7KYaIANB0g92kf8fvFI7SQx
1m7aBXKRcri2uKfa3NCMVeWUv57bE1+PiA6jt4wbmloP3EWlp/YLB4lqM5HKrOxN9oiYHt7YNFRt
GBfP1Uwh1qXtbZGrzmNIcHwfoWLUySpucYF9l39sRJwJtSzBxmoamcFcYXJk5HDEJ2EXGvrqf8nD
tiRV+zn3eYuyVMcdBZpgn7VH/e7jdJ99bjzaDcmffCffRA2ZER9mimMrrNCmD5SYKN4w0Lbgyx9h
F9S1UuSyxfJcxdy4MQPUn/guuS1E5cB/8ATom3jXn+ZFjilvkRHIIN4WQLcm5Q+ipHUSQcehH9Ja
IJYPOPhnhb78u/lfrT+W3Iti+skCqISBaS3qCbdZ7POXRXX+JA6WwZ4UjkIFobKcCbogN2Ond+MT
NJcc3k5mQy4yabn9XAVU2FBhb5O0Toght6fXUxttyLWjAU2wJVZpg8DGUZTc9xg/+u8L3z+u0O+H
62wXSITWXs3ku0zqz2QlqkwrjXsBcdJX98lGSsRUVXn+tIXHuMpNkDbnZ2Vt6DCqbGyHMZeGtoZF
l8EFGP/q2cMCe1n4AX8Lr8PsYUY13ydpIMmzswT+62Hw9K1agWjWu7svwVhj+/mLr+o303cnbRJH
bXM7+cDrnooPAgFRvhMRgksmwSNuNjXZMKks4c1amL+DVpvx10pXrDEuNjRrV9mk5UYABK3lB2G5
H8NNMr+lw4WRtMivBMXKLP/VonyufED8z9PqMYzym5Xm3lreH7kUDtXDvnW9I0QaXfrDAVA88y6I
HuKyvhPlPZhXl30gFlJVEglFM9kmmu1XIn0S516HsHaIrUisHFAQx1CyvHXc9GeHhp9u75RI+/L4
g8AQkb97/ofwtGu0mFkthNiW8DC1ZQGwuTJVwsXpqu2SuYoJ1WSI5MtwGmcuQX5DfahaoMDbZ/zb
eYY7bTgXZfWZL2H9LMwW6vbjlkqzyoZFEXqbrp4VluAqojSJLs1zV8GKECbO0v0kBy/N0e1ru/L3
PLJPFiW5+NYGI6OdxTD/nxJITSZe1QWjE85sLmQRSazXc1iYtByKar/4BuNrtnth5+zw4SWw88dp
7dEE5Zrykt5gZ4gn9sxTzPLNSE+FslV4jmlJy9NIk7OBU2CUlqSUqZtcmkPUxEU8EIhY+kE3zRNl
HsHLl94JWv2NyanPxQ+sedRzeE8TepCcJmQ3b7jMsgf8hHaxJcBmNdC1h9pCp3BAUkRO+XMtVXr8
NDtyt0+d0bmqlrsdkyCPHuzRfmjtz3kXPcsMP8pTBuQJ1mTzYK+7PXPT/N2oflHwEnUVNhulZPon
m/3HvVte6CeKJcusHdnbIPOuQQLdz29LCz/bn3cHiENhLlfzih5cj9ibCBlhPPyw0EPKErjje/BO
cQo6NHSQ8tQtn5ycv5GI2S8qiHTX4rAs4akP9Q61L5g+HIwEvFO1yT/RPl06ee8AyPKtY/w9zZyr
WVnj39UQOLamm+CRLEeQ7drHHkHdRogHulCM0v9BfivSfufq/2MGKarmIs+stgi3AV2DrDrjp3Nw
VXigUuIUNKbZa/IBmsjKjZzEmV5Agyvw/VO0iUt31Vikw621EflABIShmMs/DZId50f3T6fm00E7
3IWJEX+/ZukETP1fKvOr4F82ayeMhVSlFYCkSeZ0DHAlGoSO4cpuxTyQmIEdn9JHMAPH3+16KHne
b5ZM6pvtxC2idEXWsJGPAK5uJPve7ynjkCwXl07fM0U5wnqJtMmjI1eIoly5xw5XZ6lVMCKeU7qe
953Zkoam1qlC1G/KpzU5nC9Sw36ZVfWQ3ayOyTjZhrxUfzTuGgOZDTqKUEG5940Km8DfgUgY70ai
vs6awm9+bH1zUvMOfzRSyzQutEl6QkVO1ugcTJvDHCoDSeoGwmjL+TXNbKARcuc5eALF2/nvHoo0
jdwbJhrHKqreT979A+LNdDOppLfWALVnh4BvvlSvtEx2pO4BFwQZSrNi6Ul6nP7mn1TizY6LIFdU
FkplhBPNiZwwLPZV8dDZpbVgMu434WJh3LdSv+kzintvFeYPjH4h4XGRKCApfd+LKcfF1Yk9XoyJ
V1mRPSh2Y7ql3WIolaC0aPAQ9pHXhHtEFAEDJMk56gzWvfm9HTqgWspxRojgKshaAdPNhRN7tWOI
CifYiqHsygY9kXaBuWRs760fuFN+4jZbmIMOzoo2Nuj5PKt+OVoOWWFq9fSkmoqhfUJzngL005hV
R8amIYwhZ3bW49LULeWs2gzFWoafH1UuGYXizkFJEaEg13cLoNhyz3VPIqYeHkMk0I6izmnK93h2
sFpkufJtMnjS7Y87G9/c5n82Cgy7nhYHLV0/4nGZFRRUKU7pZofCo9CLDTWwKY++hqF1xI3KAg6q
b/7qxpBrHA2BK58N4qoy45SaWvxZ6xXqdHFAuCWKJtkvIOxKQh1ZGAueG0dob//YRcWoXH6MIiee
2tB+ql1kYftDZa0YZIIh8ud7E84vB/XyY3hNbBPA5gYDPQgecJ0jqFxfaXkKKSlnuRCQJkqdpAq8
MEHxcSHZF59Jiw71frz4OGVEaXI730rF/9cTkkx7serSCfnENqov5xxhCDRPoW/Xjm9MN4iL3fHZ
ZN+ZK6b+YGSn3U/5HNkDDKCtZB2e+1L1jzZRmIsgSzuaADeBmgImsBV9suz+RDipIGesMnO75liM
PDz5uY8FG7g9J6QqUPRuG//TiEIfH7fpazUbycntqeRGwBuySCsbzO0UVpbBBVdz3oDGjPJUP2DS
+d4OSlHXTsQQtW678E+i8E/coP4+CQHV2c53J8Nv+uyZiqJ80jswBQDeHcungE9HMAuH+bGl466v
nXACt/FA9RUcGnolss9Y5ZyagPeRaKIHxTN2jRtSkk7grifTqSssXuksQdaRtC/Zu1xtNljLIjgk
s8cmLZpgNMKfHJnCk12yNZ+xiHiwRiF3IVGr0c6aFKYuVIa1vu+2gDk0NicSH7GH4AeLLbNGJFAz
CYvsI4wZygRcmiMH+yKtSxMTWyXhWgE9CF0bVdnu8h3RSjNsi7544i/BDaipDw2JsWYxRVTv4xQG
GXl8MqwHUJ18p8SkmdFksNmRdriwpPCzFMV+WTQ1LRmkecJZg7nm9QtD+w/ZOkY37rlKZBLSzrFE
VTQ0bUnoW/pf4NrODDJu3zkvgGReRL8N0Gll5+NlwHpVHcJuRHr6D/fg2tun0dn1sFNoiDDvB3NV
9W9pHw1a1iBvC/VSV5GN08ROm2JWQxSBHCOm1IZef+XjKZP4yh5NMVuY1WterXXrzLYlF1bWm9EF
RaNn2UTQCggtN7CeDOVImnkt9HUQqo9XGfDkB9eFCRR6PM1rYPSfCtP8h4d76C3+GjwGDhzZANco
B5QrV7cG4bbd9WdRPg/QuxIBtWFvHT/nzw1ZsudQh9MJt/mwF5gjXOD9dlokgu9PGiYpZRpgwjO4
WEGpeBy92aDFN10PgESmfnqOfr3K/ELOA8zJuzitiY1Wte2v328UPzmOeRt4gE/BiGJwy54f6xIb
p2d2a/AvgL5tPOL/QRh5Ru2oepkk67Wh5tvoPyYciH+IqPtdD2a5iI2q4DCpDK3ZIcxdz5PVTcZ2
xddAJgkgRCLnyDLM8/njTUWpgbQgsmeFEnB1XIaUAtnhYx6wzBq93+ymkVhxjuzeyKdTf5qUPeJn
qp0/RMKdmHlqi1FPKNsSibkbnFFRJAD5E+wruf1ZfWE9YY9IWh3cbEl+6U9pnJOkYpBbK9dYHHmi
GOpk9XZ0VmWdPM688vcs+F+s7PcZkMv5bYBOyvnxcEh2qM14HAxtZClqjYR4HdeQjaHqa9CutHAB
393+kFO5L+cUFLKZgM0SlcHumDkCkOGwFeKLc1+Z98WOi/qteocM/A9Unj/yPaMV0hEGYsOggzkA
VEjmXYmIMCbntB8O2NxtQ+LnJVOUKGklZJTFVC3nZr7YzVS6BGsTum7iyJpmWrkVXojgIrbCfZQI
Kgo40Lyden9i8Ls4UDwF3KwT1CBeEwJFR4CsNT5gUlTVi1RUiNyEhoWqFvEaONZNQEtWSw6XX/uR
LSOK0slF++H8eKh6p7KxtX3w4KWMAEOl7Mmr1eZXjjU3toWeXjkBFuAw5MvOfeHa7qA3bONwT2zS
gz3/Z9bsCUQMRsAMhpMHuJ3t01JKU6o8xnaiWVAChpkkSrIEemPoivW0KqhJr2tvTpMNbfHOVKAe
6wkLaD6s6XUel9p9IRsK9C8WKzIjra64kDX+2ckUbEl/nV/WEeda5KX+O6lo8PlJHJd0Jh/6n1hc
32pTDDhbtbgJJWSueBaiD/2eAwxuJBj4wVD/UowQGrqy4dIELF9YthJMISZWdx8ExYiDiZJ9ag7O
/OxTqX5bvTe2vBoX91YtnWpFY+UyC11V+Fy71Gz10aFYjBb9yiY+cWsvU0/dJkvANiVnLrjV3LJx
3tRJpP0GkWWPQU08i8gwGsjkLZ9sFndi0FwMSk0wxgSFCaoxI0QO2wxZPRloh4Xzavhl8tgTbLWn
XvMj+m5sR8hAAthp7QlKGNr/FIY3+mXnKYhGAHz/9TSmIloolvw8XDedepc05bZq4UfdKbzoG7vR
0ITPR4+fJvPlT6NfF2aK57SzPU5pW5Iel2VeAgWncePOtTufdLcegjAPPRPIheAQHrR8fPuTkfaH
kBAd+cOgA5SsJZ1fTM9nhQ8HD0pQHyWYOQykRMWGU+uwsKZ9S82TF5H3pK6IiV95j8jd9jr5jeP9
CGxBHjZ3fXDStyycRdeR/efU+mbujrcHhH9KhJuEDdSxEnYRdVYj5SYTDIMokN1PwTvZwEOBpaom
hSBCEKPEWy/MQWk0JLP4k9ii5RoN5i9EhyHAFuDLYOWYr8//uBHlnIX/jjDTJx2xgoTFldurb2s3
m3qBu8SYijr08eOLXLdueYh/hbE7nV4C69otuKUjn9DPji3MD1tqHCRUzJTVQQz1TRvSC2a3j0SO
sE9k8RkLjoWkWtgbEGq4GMcG21jfTw6G8SuWxXh1HMzQ5RPFmZS9YtHuHetDcTnW6c20ciVh/w1O
2qS1WJkgNlXpnxW/r00FIosO+vIXNtVgPijpkOUggVNLFR+UP7WQ9LBXB5+KIqIHt2tlt0dFzM3n
jcwGzmHUyBx8trYxW3h+Or/jaxE74+/Sbmp7aghDd2HoPKGXJfipNK8YOOWbkAi6hVlz4ik/IBed
mPTVJXyvF+fmnJgBKvi7rqvQNxMMkmGVcTa705sTYA3CpwYWTPSS5azirObmqoHwAS10VG1c4Ygw
guuyPqbDCxVev5IAhIg/t49FcVuj2eetk2xLBiisyCPwu6LWnM+0MGEOxVymAltdUXvH0QqdSjmC
UzzUDxWJsusSrIgdplWr7QPHlGZG2Nx4lTkCtm/1YJuVDF59O74wuGXK4otm9yH63Stb5KflINHC
8yLzyfcpM/3UO2H1H9f+arN6qtHrgZN6NzieypLnRxqlh3TLE/2FsEB7b4+jscQrHi3ND8BkfFON
snfZ9NG065cTMP2zbZE8VC14hEdoU7QqRBa3EebfmL25XLkI9X7+qhC01bfNIFehiJbKciu9t3Kd
8qv350BVK38mkLzLhQ4LqaxXHcYnk1uz8Anyx/qmGb8PDAhUXVv57VFR23FkHos8rGlIq17hVDwu
ux+DO3yIynaAepQuu/t/nIYZZXat8A8R0UknTvWjKt6ekOO/2kT3e8ageHctn+RIl9wAfgf2WRpZ
/ywSDBy7k9aDtOFESzdWpo/07/Vofp41NXCFz3P7NMpPflUPRYx9xJbe+gWhvmkId+3CvN/Emfko
YbsZxfauTsnCNRfubOnUNE59YMGoTN/dIkLSRFJRLkpLlaW1kmNb9dTFA6Na/McYT2e0+xGi/et0
WnViktARdMlJ4alIuptEAVXzHrX8sIB8VrKzGiCesB/HTufjSk3meGsOWcYD2v5cH677CBjIRw/y
3LEaP5NfxU/HoRFGvhds8pH8AwJ11g/hQDqej9bOreSEm7A5eCgbSwSCZXmBF7QLRVilT8obboKe
TfcHbH1xN9QZTQpmy+EVGRooh3kzLEbIN0sgRPb4fmikj5Pw+rOkwHhaXR1SePYO3/pn+coslrG9
OnFAV/laaMujXUx3Dp6v+cl4dJzoWN4bzdTZvzf8lHamNv9CjX139RfB+AZwKIoHhbbmbZJ96X7S
fCdeT2yVT252FVwEDRtt9EEQksckZdtnDrKRk1pNjSYdzDgBAYAQi+UTuFBknlBvz03JgUrTbAjI
/6hNKZ0IHURQl7r++PVHkKA0loO/F4pIqJfMm69SJ2K0EcwVoQqaOkKwLV1qcGwTJCOcASou1Fuk
VkX7RBA2GnOlJyCwox1khrjAk97Z0NQ+jDXbq3wqOKKdAhaN+/QjrA0xL40gRjOyj1zSuge15LLV
f2WsJMZciqsC+l721ghkINhZSuom+cOIpjLTmIa952fRv7njz48k4o4kUl3LAD+bHrr8fRJqAPxP
08i9oBFqd8OvnQwUGOL/w/9VmnVm+LpQdqgBPpwNoXjrDAXOwLZlJ1rOUbQdJ2C5TKJPlEGE50vO
vbrSjqLIIOPGl9KpJXqiVQxIvO5moglkLTW/4dQ/fIDGrRtIkeOPkruKzmHw7jSEL1P4Ukz+TjTo
tdrPZyTQpogfBzEfFwkOowkIeyb96GV3fwe8s9hgoPLSmbsAUEAmP2ix2ud6CsWvKdzCsbz9hvwM
NNsNCqnRQcNEshbq7FehCvOeAPZaeaSDlBhgEC7srEgpYGQAfEKb5VmbuSsQh9S9f94u6k/7UhIs
targC3wLnLvGXFuZ5gthH8CGDMpnidCw+gxETuA7l//hW2nTEeo69wBuEPLktK1MY+WQTGfuQY0m
GrsL6cgkJ5uiHkXjBOJzPzAu6XWb0CXhtLXzoiUsUIF8FAmYyboAUTTGrLwZM0fGnFZUkBPxbd3f
0tHRofJYrITgV9Sr1qY+B3c2uopRpYn3zEySpMjs6AXX0PbuJ/14HMQ9+MLFRYRA0Q+ql5zLV2gC
S55UfiDGk37AdWAg1I8eH+x5yTZvq5IK0GBrBedeIEGbIyYHhWTLpAFCtTiyLtR/fJT26wetqwxT
9l/BrhRm2pE410AG5itktdyxFkL5fqR9J1ST14M37Ivtc/mmd6FYA8FnZBKWSFmyiaMuiQwkg4sL
hSzIcFds8Vyh+P8jqJ/OEqWL5Ltgelsjyd5vQKEouzuOD7MMBIsUYI35ehkuK5u5MG50W/Z9RDRI
xSkX+djsaGsfO5O9V9ooJid2K2lkqAOLAwcPfXXOT/P/qVcwVTDZDruntms11zi2198hSdYlJfz8
TE89jBcmxyQ0M+Y5Fq+Cuytpcu/AFc1hxyiRVlxow33TryzdBUgngpCmDeS3becW99K+7be0wRXZ
8bld0eeeCH4sHkonRaPNVchKsDICRKQAsOtiiIuXyFK1IHLEKTlAK2D0G7b0RNdDkZunWojotn8M
8jKOIkuvJhBQQbDEOJ1cO6oPQWMYGTprC/NF8/5aaGgAeKubAJTQZA9upXdaY/DgfyU5FHnkpJ4r
837Hg3GaxLQBBGrBL3f3IQVtqXjcqwds1F8AFu3uEf2QRuuhc0sfPpSj5fCTWHVAnX8Qbiz7yAz8
W0HYcYXErHZu1WXuCcwzqsBouuqioKuJWkIOPRjTX4CdiDWBcXeHgwo7bNLAyyGQtEDS3PWbSCb4
QadjRex71fUeO5BTzMfFwxgFwdWc0MpmDLUB5B5AdCVDapHg3v7TnagKsrkjtzwc2u1XLDeYYuIN
XWQc7o5qpfEo7EDY9yHSy2Lc4JxAbzX5DKqnOcCEstDA8TVIXZrkKTZaKoJ/lL+DJgMyGHxZRzf/
RK9B3GDEpdPOSfySU3H+q0hfiRQYkqSyjbIonBQ6kxlHKByLbCXca9lvrfbmuHOt+nFTpH2t8D3X
JsIl1vrKdIluIjgKFUuJ3Kusu44dNvyJzAwDFt2WFv/exPu9C9z1s+HAOPvBcMXmooAEvEnoYC3C
lVsn6YO40TethPf3vWF4k1JkUe5xQtPezyb2kh3lcPP1MQLQv74Y9hDTXOojr1iBtwmNmEL3Hm43
M+4XoVIv2KCh7UvlmRBmJ4kWiL+EJ4KnWmTXlZGTwSwL85g7i2uEcxiRZGVkoLt1voeHjj13pUXD
TCBwAt1N/yImHV25YnV0Li22e6NQpycAzPz8xvgB87u1ObH4tbysOJmPzZXQHQFL/H0TEna8AHBJ
DFJth03jl+KJ400YUy1jSXzckkVOOF5PKmVr4KKH1dCHB9Lx/LWbzvP1+6drzcQng2D2RiPyZ5Sd
0qR54FDG2hjxOykVB/ssKiyWgRiG+ZSKhJ13Jg9qQONv9d+WaC/6PM/0SwlLVBQwocKTTlkS/0L4
Eg6+j0Ysum5XyKUVnIDhNv0QfzJ2rsPFmVns0rU0++287dON29UBuBhLYVx4ISK7OCxO/kRWMSrv
s6Iis9YqPy/zBYYybPGvyn9z8EGHgxvBQ0ZzrXyHq+AZia0J9HsfrQ0WSpeuKtFrie81tZSmChQC
2EblKe27jfsi19RrvzHjAzth12xgMSewuSYUoamj53U4vRtqGNhbxnOeHC08gppUzuHPjVGf6N5Q
D8ImbFhUncsYU/ILDprXUH02kpdFGCKkXxpB1LjqcT+fONjFumDRs7zt8sH4GirNGorx1LYUjBtJ
93JiKAHX7A1f8eLmtFDKLtmEwSXTtS6SjLxdxis8ULUFg510iHQ8PrcDcpxTpN7B2h14cNy+3ztZ
Rea6/dr23nLesKksD63eUD5TVGn8Q3FvYkq4kPKNiCI04mtTlsXy3Rpb8zhV4x8rEwK5RU3PQVw9
Ryrk5OKE9g+l4rK++AMurt5CVab1L6zSzuvxvo0+oziv/QysXLq1kSebU+IzF8FzyBYHPHEYOMqo
6M6sF9yVfo1kjTlrOvQo7k9N3uwwip42tA9ri/fCLMNeJB4XcERy0CTKwpZYyXfqX2DICSG1ks6E
nuDflj56Ej1/MXwwLviCNarglvj29kYmtv74ucUlD+18jkDitOuF2n2lOFahO31nI1yLeEKFIU1p
9hImtmfwYp4r+pLwy87L2xyx6cvMxvPM+oF5eVUKIr2cX7BHbZlcbpabSRnxTwvFzb0XUGlfCJZB
JqgIFblsO/ffjOQQQIMU/xv2XTidsTogD909UPNBOBAY6Bv7cI/jMFyT8U2PHz7H0HskLMO3WOVp
9kKch+VIO1Dj9ubL5HPmGA05jPxSvBX15aoe5mAK+qTP/aoiqTNeEqMOSxsQ9bLM8O0kbkcKlqPl
PhbdO9micStHKQUQkjoxB9V061V9skv6YJHHC22gm8sndPcorfez6PLLuhxKlo3uYjz7j25GPL8v
zY4VePJIK4/rgIL1jciA3RGWhZSBqP5PLI62gucfVNfnd/BqNG6oyZSPq6tITs2fpbeKE8sDt5h7
1BcIBUYCpq7akNMjKJRyZWKnleBsjsTz+M8RM6nLvjKHkSNUnfE+5H/dlNZRGBaVw8fLXDWLFrGL
+N76CtseF3EcAUMWkaGUN/WUdllhvJdUq/qscV5YvB5hmhtevGDb0PrZ4e1RTMq3aj/VYi3ljDSf
FAc4hNCXxUa6o/ApIpoBupdHPFgWyJVi3EVoLxZdTHXf+C77yfis/lUSmrc6Ry2X0biaBq3k5I5e
prnVxfHryuGDFxT/Nzf0PYThcMlx6Zd0Q9ymlJ7Xwxzv3f03cLT6cPfHqqw5WUz7OcZcsOzYPcM4
LwRBlobi+Zf7wOlcDA8f1iWvciTk7BaSUQWOP//lJLTPBIpFswpLAldVjZzqvVpOsfQIInXKt5t0
tqnP7qkzSXX3Qf5nxUHapOywvZNM6G4L/HdmgeAxabVq26rbOKqoyoUoQ+KvZNLkK2xrZTC2i46h
/mY3mR9YIgu/XrLh2eg7cluBZMZJjgVb8wl29LMv7iSZJFCzZeqBHVm2cfbzuLdY8ICf7NaaIecx
iIpEMafc+ZOCmQPD3FX06HB5OmQffheBh96ioNlNJgkeiW1RaDDiDjN+cJWyVv4GxRBFuksYTGbz
0a7vSXB15MCfyluFcU/x5BUkjpPJrH5gT4Fbh9wMXGPvEh80x9kk38BcnMJeH1R48ZmRNpP25qA6
C/x3aTeB7N2KTX7igxD9DZ4tr9+TGY0ZmyxdZuB1RvxEEyT04LLzHkS/eUcP2ELouS3N2RF+nf57
djQgEubWNUpN/eDs0jEueRqTkJ6ZcI/4nFmDAULRksxGUI/Ci5R92gAYxc+mlPVd/7X1QEY5Sef5
pA82zMcPOdagEOWyd8lM6Bj0Ob2a05ITj36UWK+sNYwteuqKa6UNquf7RfwlXufdIt76Otkwx3O/
VHaMhJM+Kamf843YPjWXM55kFoOZYZa7w4DpSnpVC5D25W0LztcWJiwfsnXLmP1+MXq0hAB6K4f+
Uh0FivuRZDgEKVXzOBdgz2XRHB/lijIi8E9M6FB0UBZw1OcuuOVHbNJ8I3auu7Ho5tr8LAwnkQia
IQEXrLXSlXWezmrS/HMcLRRJ8eLhmcxr1c7Qbm142WetDWE0DfR0uLzM05W9JNfoy32xCDa/FRWU
5+npRzU22K0ytJwXtt80VsKNHTRtlEXwBSSbIm/cKXW+c32xDjHNtpx/FI2+UGb+ZudQxgMqgVGV
R7QG2v69m+PWV9ZlOgCT55sAdmvucqh99OEIi4aUmjp0r9t1TFz0jEJ7dYFZw8WRKdLVeVDFQ96v
LVVKc2QGeO6XjQVT12EylEJQ6GP09Q0s9d/579r4VTNogmeO/iT9Mqw3e3x3NANor3wD+re+FZq1
fdLn3EEeV9vtFAASaNXfAbP+tyfG1gkjbyXiiOAf85Wjrikev5r/1bhvh+kOc50T9Mpt/zQap27i
rcsjT6JKRw/frzl2uTpxD8xymWzdYleVkU62OP+ajVSx9BivitL6wEucUF+qBRER95XsI/zp9vjM
0BaUEsxVZFQtzIkdgWZC5AReoUDeoYpJuIvrRm/U5a3cKQOesMVsMkQQwn49RIPK4Nxb4Z7mY+Rt
lbEmQhak4Z//rjnMlAfmtvwK5hVxtHqPPiKw1Ph7kYe2fx79YQu/IHRPiSUnQkJiJC08wrMgctRb
X0wcCvsglIPNsyWwV538JFSKY6y3Yo6GZn4edDPNCSDWi48G4O0HUW7iyEKn/A9YMGm3EhllJcWp
ol/ttiIMJ8svxSZ3ACd5hCv79gejsW/76hMO5g4v4Ya23UoM+KMec38uEO5XKGste/97nxUhwP6R
7ob6fMDw0nPLU3oVHeS+cfsPY5ikvsYstv7B/nH5839QIakIBatIiGSE4RLt30XK9daXNz+YBjRy
nAiggNbtYC126G5U2B8MBJcxUNs+3iG9v8V6DHgP6Hs5jb6zFrZbZEjhG75PLb5wMJwdCVsTEJtW
7MWsJLFkJrGvjqXPpsSphPr1iYagUaja+ZHJ5TfGjwek1Mc+R9ImBuu1cY85sZ4HoM06He8rl1ws
zpaKoozwlUWmiIjJdnPbRCnTJVGzEYwquk6RrFmvifuqoXI+GCIB78+PySMliwG3twWxeNL+wt0G
cl/Gqp5CiUhwJRm6WK6LI94w+0pkoz9viu9PKWqhOidz0n2Mf6XE+Lwzb8CEctcsdYyipt2ySAKd
N3LxgjqoAOMXX2cK55xEhnhR5RjfoGUeTp6eNhnKpCA+nVCRiqRasX0jbnuLUpphsFNkJiVHx0Am
kGCmVDNwqXWmRFEOfIR4HhcHoPITRk5QXS/HFcOfg3VMa1JJ90krV6ge8AF/d2e0lgSBJeZrlc5V
yr6XXJuPHQll1FadGILZa80jMkOxYYCiKBkr7zLPnpJG7MQp1ARKZKX47lWVykopye8HpRMmeAqb
0X4mF30ECQkULRQK1PX3hNp3Ys/8sP9lK0eE33wAH4riYNDkhE5/iT1LNkzfs+WSJbHAlW+yGpBa
UhutvOphleX4gH3UtR1dmZqaKq8JXLsQihii4F0C6YCS2Cn7scA0xS8j8qc0NHjeMv35x5Z+NTwm
4pgQMfHqm5XvN00N4eXIzvXVBDHoUc4updu+nWS/arXRk3DqP80y6hPaeNJ/+WMABaOir1JE9WLD
h4yg6i3ddmbB+ofsALuOc320fmF8jQY8toqLjIkcBs9jzBNQHDImGR1zsBens/8l0oL9bNgLbIec
fweGWiLrwxidgkggDdltOJJ7Q4PaVZaibCMmbxWbAWactaw+i64/c/6qTXeG5VtjDUGiPrdGNPBm
74qPICMJHyr875RNBfnLg9MiWZ46F9lpz8P45RD2iWqqNaL9xoM+YUu6PSxSTCqV3e1EGSi7Xy+S
HNaqdeWq24RDrNxyKXTFK5BZEa6zvA3q3d1cHgmZRrDEieP2OSIhyfxNt6bk/5U+nb5Dox3FWdoh
eQzFSiu6A+gPFrKdySw72HhnSc4KORVAF5uJYv2UA4z/cDa0d5foRYt4KAiQkOXXDae/9H1mEIRJ
EXHmt/TB9EZD4IcJgBFbcfy7Nc/xLnj5SR4AycAno6BAyyFPvu3ujm8vdzgvEOPEwZ9fZNy8eTMY
eHiHFOWzp5nx3QAY2gnjkNort/mJRSiMUib0sfg5FlfHHo9xjcj+6zS8PyBx/23mzzG9gSVbZxFU
kNAxujkXLKPEoTwdOttY0Fd8lp8iDi2tQH7ZleR78aTEiirz8euWrccaQUs01dHKXxiPunkf6Q6A
JwaZ8+c0Gv37pT5ypm4Sg+SK/MfAx5mbr5qKJQ9BvSNB/B876Do7qe9ftz7HEhN1daXrLUnbZ2HO
xdndEx3naheoqMdYktW3ZNSZzznKpFmg53JdcVGsEO1Q2AhK9IUqv9MqS/LbtF8+qmnKxLPg8G0j
TdPXaziRDnV7fjKJ/iw66XRzWH6LXSTbot8ekR4KdfTT5SgWprXMN13X7/ZBGQc5eNXYKIIB5a6z
0kZg2snJznGodC2WZEv0blQ+WiFYZhGIBcpIZq0Y4zWXh74LeJEhwfpUtzLUqHBtmjAzrZ2Z91Fi
6KEKP+OMhr6DigvUacZNmEj9UOA/MYUmtopkCUQuGgoRrQYc+/8EdqEqe1krRAYSEabtOe2Y1kvl
Q6q0OcFUJTwIQOPXhaGg5QXuGFWOlJhKMVXrAUFpY5xNxr2xA+iRlL1vkMEgy2Z8f7lDCK59b+Lj
LhIDj8A78nYzieKCrudWy1cy2/2A5TolK71cI8Pr26Of5mYA8KVinuZyEfRNQ1KjLPYmM9f22Q97
rp20qE8CJyr3/cnd6hRCWyXhveFRE/NtwVPasWC1IQM1+7eF+DUUs+FYphWoy0Y+d0+LFUv1LDCQ
uijMer3UuFr10IsTJV/8E6GcT8kNedKm+2bKxUEHqxcswoq5GyzVdccCw6MiyBhzUKUsDtLuQXzq
kHXi/GMSZBdN+NALELX+fhN8KLUGnrGhPez1woNeJsXVPGsJ9KVXCV2FHWm5aVFGaI7gV5Kk/psL
7UukdQEwuP2P3lHL20BuWwSOwnjfnwWUV/R07Apfgox0AD/JNyKXVgGrLPGUDEFkEp972MQ76e6Y
h38wdUmQ1SYHYMdR85rss5o3J3WCHN7qMktvsPC/Fh365rfPc0pYQ6jdeyJUHT/Ka5SvZ4HKJLeU
LAtnZ0UQaZ6pFBEKDl11s4i8K5wYUDGAnx+sF6DoCfOuN8ybWc0/de9teEtskOTKh1aZzlUZruEM
YvUtFEQViDeVmWgFAnQeAAXJoZnYtI+L7TXjvvGiW4fJNm3FBWnKccyQIiEDN0qicdETCTNJtIFE
xVbUr7lEmf4PTXzKjGay2MiSqXRPTLiTiofhZ24w3rE4LMhlmADwNFtQaQKehr0Ddi62h0kskI5a
aULe9UqaWpRj/5UJg+JOhq2cqekxDTdoudO45XZJNxU1B6mo2U0SJ+kgNI6N8vPgz2oZNVKizSwG
ZZlwrFxmLFC7bu/hWIwCkRxJZaPZz+aioOosIuLs8J9ch6dgenkh8880HaQDnHEZcm/ZBjGm9TPu
PjkcWtvDNT++YlhuK3itLfHVrNvxkr8y1fG9ZjxJElDVz859Lk0v7cSbzwklTMn+SDeOgQrBiGNP
hyY4j4Tp2KniXC36fKaiAQZAMPyc42Tqs+n6rfGkTdUrtOVpq7qt8Nd3mAgwANR95BGn3GO0MG5H
hhB+8swMxCUWRrrsL1bjSjkNRbR+R9g/AQuD27BN9G/vatDbXN+tMLKi7vurl5tGW7Mfh5cb5JyF
VeygeBElh3VfXtpD/ylPsaFQATif34BCZ3upDUTzjWoMyaxFELI5IF5S8WKgOrol7i7k7uEkV71+
M2Vgunpq2dfqJSDFoPmiC9P3AEb+E1lEGbZHmupp53/qbo2qUrVHAjkeC5MUww8LevRJONHXMlMZ
kB6+QWpSWuMIeJ52ifWfqcP37ApE5LTVzJOY1tQrlnhRSoK2GaOoWH2B77PzZ+HXdB+MqkcaRr3p
IE8q/3M7vrs3hGZIeIPZ076eE0G8XfIXqyeHfxBvFAtY//HPKUcyTs1A0/ELBBNJsjwTGeX2j8lT
6L6Ayp9CDlX/WelT0JyiEkAqOjgjwNhvgWCXHUYjom10bvCowE+hIxES/XSUb6imtt4vFWcu/Y9k
q0B8yrC1COl76/HrvT8JiyvFlgQmFuqzWHc/uYm1flQHkeP6Is97CsI6p2OwVCDyn41eIql31iGE
Raof2MWTlZH0ZSfYLpw0Z8QeqJIYVV3dlPgJWrcFNpPSebuCZMQ96ITR4wfxt1XyEx2zgNixCvBi
cwPZv23GnsOWJ2/mzvIsGf+RA5HTL6VE87jC3Fb1Qkm6aSTcuRQ3HBQzWyPo6hBoQNbipQf08Ldv
czW+EwBc8xv/qTXyz5Q1IeIQg5BOBFTbSRSESk0MO6dN5kQcQgdK1fj9HNbMKD0W5AEdZ3W2BO5S
LtZYlC1cCS9WrYnu7M4qPHdONFei7NU8t6vIDTGceYj3R5i7h8kVtHT8EqpuaLRYGUIiVYmuIDSF
tu8FQtFPI0a5AvrjEyjiN6NwdBz8Vr1MIRkieeK+QuozQ8Vso7tKQ+KH14Yez4VWcFrEBxS439+9
d0qKEi7xldHJVcD3jNsj7UhU8HCikqlohZ+Tluz7P6ycRVrk5gkNUvjHwcQ0xPmWVFPwIZHr60b2
8v+x8S7UpmiO1QqgBwW7ETrf4bHzWXu9rVkaIt3UHJewYC5Mx59F227zgyTovlEGQAn4eGzLTb33
4xxgh/+/+lByqO/1rSHVdLpxb1buAFp7e5PmFHiaLbdYq5bVnox0QqPln9fq+MEvnCcf47asBe2F
zuzrpEy1pa6J9J7hoeJv2SsFRtCb0It51OCz5A08K49eLzPhrK3533aumT3zjGuG69wyqetB9brj
7tEuync5NzZR+xfoW2cafjz/P9wyjiB8Oml1fYsQNh7Tbs6cxHuUBUYgyesm30ajU3VqkL+6Ladc
40+7yXwgLQtNUvcaMe//DAvDnd5xryXJXaeJH3sPKvNuIsxIhi8GwObvDj8VcC8jCgxfN/T+XZW1
DKbWisNrewfQ1EIy2F/r7nbUAXxqphzm+Lknq2eMn4Z9eaJMNvJ9dcHH9TkwnmVKI7qCAwDTkCCF
fY5aqFPrl0oikvYi0BsUKZGG/Nbdwy1SgRkrUXX2FlA0DXmg5xqhjc0IdQsfGBOWcxz8bumJefcx
JwKthQ8nDQSih3ddTIJFZltfrQgp4/0ZTZqbLZdwmNOWQSw/sr77whJSH32zyGJCKB+uu/oIGiAz
OO80oD0b7z6La+RZ+HojP9ZQAjf9eJjOVZ9GvapyVMujKh06WDdp6SLPJ/IlONhhvwUPeCa2vgT6
7GAR6TBzLNvma4jRBHL7S2gbzICHLGLgXbvSrznlUULOk0/GTBj43oQUEMjHxmhF1Kw9VA5fpTN+
G54AXxBr1/T0E8dozpRwF0aI1fGpPpTH3BfdNNrRn6C0IJsmMmePzC2trdpL6zYzX8EAnpSLaoDM
zVxgRJxDG+OhC5cQo9g9d/30ziwTxvL5Abc58maS4BsrKDYX/5D2PI2qv0p0voAJ7V/QIFq+9Rva
t4/3W/5FdAL3C9upsi6UjvvNvccmKbhO5b1ak9I7fP47qhGZjY2PQpS4x7i/NGOtX5fH/kVRDBYU
oxOJ3z492yatEygHECt22OkmgT1LlUOD/qBmV6rkfASCOe+S4+UULgwTat/v0o6cGmh86Qr+87jn
j10I2jlgPZPehXmJV2krO76vDcQg7ziQDf2ULPCBodJbG3KuyD3894XjqV6JxiBNpXUl+snqtHDY
hgNqAl4Mi2ItLajSo4MozxTQBF/O1nFMoT2hIZ3S7ulX/tUxuQvl8ih2nv4HaLpXUFHPrjyMJK6G
Te8lEuAjZplnOMEJ0Bn8i5OXqb1P5DsL2Q3KzcAj/6LaOVgODpPf5HoDzyXLz327hAHRcKnLzuKD
OOHq6nROHOyDdy33uoyqUWuuxFSaNYc8whqFBzGMfhjSxFQ4AU3KBNp8hGFEUM8he3E1qbZhqchT
7ocpB7AVwwcV89INfSi40zp9T2oajsgT3yiCQicUcgtn5BDZT25n/tyExKt13hgoY17jA+6gvR44
oqNHFPaNRvT15sBDXm+jPS5Ay66IXY87NxVYnnfe5uiBJuxkMzQXNU6c9c+ee8wxVQpOUkdKxLNM
jifFJwa3X6vhWhgop88CKBSZz+QpICjC4Y0ymdLF6eNGtOUm5meBzo38sc1YVW5sS+T5sopSAPHG
XYi75BMqE7ReuW5dncfxzvZuWZNm5L6fwsnA+j5oxiyDCJ59fO5towavgjEMpnkhV2NjJPvKVgvQ
DcEdbZi/j+9+2DpN4rwc7xmJe4hlsANHB9JnqqZoIi/HdI/KedyELL6TzI4EGE6hTJet+26CQ0V3
y4uVTp32XPKJvIrKBrh643jLSeFlelQhTNf/B+EOZidFcHgs/bDlYwKJHEzZKCM0loG1fIAMwPtm
/EVallVyMBli9Sd1I80+9GhDkVykVoZsuV+oqMr8ICgOHW4ePq3ft6rGxwgRHozWjhyanyRFLgbP
UBA9ng0CM7Ur/9VVDhINv1ZH4RYlsrogUhAokayZl3MOSRZFUxQF9nRN0jA7JntJjDDix0Ak+CgW
7+8AssqOVu4gUXL6NpjZjUZM2vBXloLz5LTLNxXaHpKuuQL5hYQUvuYBjwGy/gqnGFzdus8ZrAli
caN3dy/FwNGE3vE1KjyI3iPmVC08PeHfy/xCGEZyGPp4zrR46flZSkGuvSMUHx104C87jFX/9wdj
9mlLVjPJC0Mw8JT6B1pKuSngLrYqB6Me9TSC8ihQ32dQhKSl5CZlU5pmG9uKK9QDCf20loMLEeVM
mB48O0aBq9MEoXOpR/9dKAJlkfS4Zo83XCXAw/PgxJcKOf7LgXNL1ocLgrbz4/X3FggG1OuA7MWS
O9bO/bpPCizj+xK9K+uAF5OUFj+NPCx5kll2SaT63Ug3mqW8jOHHG+M/Y3/NqoKnSSPkPUAmTYg9
Uy9R94K77gWFwBnHljWUuoS7ggW141qvhuunoy1/7xNA5hiIbA77ypDZ3itJYUVBACKXtEeu5q5G
HkfZjLR7qNz5+rFfqmTC3qik8/KyISVUEbZpPCbcltlfabzWHD7ZhLxcufjn7cIxgx+zOFp7YBs/
HaqD5W8yJXA52w0R928wBWAyQS+DrtG48fB1NRJRAXU5GFEJcWFV36deeX5SqffXEezYBz2dDe37
EHLOZqXQvyIM0y7iAEWHob6z+MCmaW7SV+Z3RYEOyjjWpMDr5NQqAOYe24syddqPZQJWn4CmqUN5
+VWU+19pGFQrw+BVkd0nRmEXIM35zXLnfYN68wK8g07kD/jdfaL/qx9HIaT8WgY24QxKsgWHeVPq
idg9HwmVYL/Bg2zrtM1+NXZYaetPHPznucpmKSm1w7oQloq82TTgIFX2HkNIjh/D8M/j/cCdhsvA
vvrIduiadb+zX5NPfsmPi883pgi4XBbu1VfHFslf8iH36dfBBlyHEy99eSLg3OGDKp/luUwGzaeJ
PW5qbgEQVu4N69lnVuknXQmVQGQAQ1s14uNIRKEb8uK5Vs7Vkpf7edfZsry9zCo6ePst2WVPNEM2
Rwg48grjZXFHerJUAL9K+kFM2EU52X/ahFNZ3FkWDDxUgE1pBBJBr7AYbJxQXkWjj17E6/SrM/5u
OcLf0qp6WBZrBpFwOPerhttYpgMwaxr9NmDqhzJWe2Kx5ujSiJJhbGSE4ynH0dKyqYI2jDV6pKXb
HWHPzIX/++9xwETaTmjwt/SmVe2QrMZ2/nSF3S71vZi9EustHWNjH7rEVisL4tyF5ngvE1t+rR/F
8EPjZlycXN7kIKDXuY0S3D/45sWXCyQtyStC/jVHwY6Hxxq11UGoq2XNSKdD46ra5+MGdHRxoI8k
R6jr/Vg4CMEo7Zi+iPYecQe2xKalBdwjUDNg09cZ0njszvATVNcJL9jvUrTOAzUcVKK8A9yvbpcq
vNRAys9gj4+Nn7qzCHUAUs3gUJcwRNEH2ZTqaU+m6uTSbkBHDeKDQgUvrjYEE/YxTkWcmiEA3X82
X7YyIFLxW40pXcOKPu0OJl2GIwmf+YlSpRsVHmM5BkPnP6emwehxIHR3ZaOoefNfOL1GRmKasH/w
f49vtXGUXa/IQ1WCjBAxuz5JUvJ5tuqNBXdXkd8gnCw2M+6gU6VXVx3cQsQWEVK56mWu5BJksOAR
y1TwcBDZrHurGRvmoiOupq946lpwIiRF4O7gy7dNGqsVQKTw0WpERJ4YowJckzKqbhqwpVM5/ST5
nVrhnYA3YhLrmM0Dj0BY6ZjdRvPVIdcMMtVp3lVC6g7BHkTq/x/o+wb2LFrq05mnZUgmYAvjusMg
sSNJqLm5iXlpMUOKmT7fjnGvAz31ZG/KkzGiTl/o/5CmqaRCDLvHFol8qhpohCp3XI9o/ojwRlT7
xbA44Y3XOcxWOrSkmZ5ypztMxwV58zMQq+aA4HoUw/RVciASA2G3s/IUONPXCFn3YntB94/lQ70I
vvz/NZrEKX39ECvIqkIPqsUpNlhOnrWU6Fv/nNlMHco/92mlCWkmSD44kGXaIUPRXcia8wuU93x+
R6ZdhvL1hulbqOz6HPtR/7HXUCRGyFzHjWSGWCiWDSQQ25B9YEVwQ8XyYuK2Z4nSjYzRzuoyBhCJ
3ycs1suOX33buWxtTHvY0TtWFLjrqOWCI1fcQahaUL0F6+AVERN2VD6aXVKjzPW+EFxy310e9eYy
46C9dzevpCRwzDAy+scjECxFa61/7cHGcUheROSsCtvrpL9NsYBCXATB+XD7BaQqqyRe3TNangLy
yEyoKS8GqWc+9eeJ1Obqoog5KO1XXlGnQkmPApJIJb4k+cOsn71T3/T0a2M7RB6tl3X8a/VnpbRa
FDPbtXB2Us2jmRt+CCdJetn3jepVWk0PIyCBsLVjHCzlapA+7Wk6DX1wB93cmd1NYYjHrre40hp5
GjcrD//X6cyyCHuU/jWBAC3dfV3wa390YcDfIeBHssWyH/PdGuRvBqCKApr8w6oHzo+wFUfilHO9
8G0SFozDAfjDVaiNUfeC/qPm7a0HQFtqRfKRiDZPae4poP5EpV47LKidRxmH81dHcq370AAMw1iO
AqtUaFIGU5Kh21p15Xm9e4cCn3F7ZUPCk0zYJif6ZuRqqpkqmttdXhMCmn4ejp0W9jkzHOQudUOT
GYNqnbCFHktf/L0OMfT41KUlcU7PobiWtuyOWyIHvjbg1mZBZ7svEVJWyyX9j9TsSZsLqu3bTwQu
pGSluRhgVuilpE4uDhuKGBoVWcuJcP63Kjcyh99g4mw33hZaZIkvZ+cDuSWkVlsxQpPIG21N6Z7u
AhnA+RCUjPHqb3hi0YVtQwVTtbCD9pNK+jPrChIQUlDxQ5ZEH3XK2COc0t4e8xH8v/eikDjQh6rq
zm2EruPMBrLz96AqtqR1LQT2zdDYVOWHxjXeNw99F/2t5+rlN64xfYcpnk/DEOTqgFd+aUC4BQ3+
KPuHmDrK6Bv5L5DFGHGcHhDrIxypevUEbHBiOYteZGycfcmw/OFOG7CF0nSWfFZfNcy/EpN22oNB
VN2tcM0mssC8qDbW7G+W761GA2Bjvexe3nixBiopUI4Mc7sNMn95ZC/5Q9CWbUMRvdBYN0DNNQ+9
BR+oORlGC0LJhKPUdWH4ybZWPzwvEmhKnQOqdgbxaEieccQq0dB6yvjnpGc9PxLu5rB1l+7iwBGl
6v3LtaEiEsCFRyziKyn7NUxhzsdqzkzcght3JBEGWgB4jzBIpYmri/OO40yf/hcjYFxREwTiiAUs
U+6J/H7FQz7q3oadvEtHHlVo5JHwk/Ok7VdjTTrx0T084Fk1qxOUft4LE3wy52mKtm+2oke2DvWt
i10xNMw+pP7o/mR4+SQCfW4TdQBjn/fixf+eaTEYDEsPlJGUBl22YiWkRqBV1aQD/VkTxUOyM9hy
ZYmo43Bus40IhpelOkz/+5KzUlyMUsdnnvHBMzSM2/HcFD6D75sOA3Y8Y8NmaARzbORh6BwDCLjT
8HLNkFQON4+k2RHAylp0Md8+p5bH+BZ7Hg/VJzTfA74D6KYJ7yNujhpauulAS0id7x2sHF9CiYsH
u3lQnWY6wqH6Q3baKoxMUyvooJunITJh1Utf1HepcLJK2UhPlTPXnrlPDtBKC82ocgkd2OH7bzWZ
sh7gJsUMgOCtIfhqymzL6L55e85V0Y1ES3sRryDlr2vLTIdmXw13Q9ewe3yjiBfJCh0VPKhODrbJ
DxLC3FrYHfALBjA8Q92aSCtCuC+P+/0PCg3vlAeC5JiavA0SsrCFzL9Y8ZVwfWXVFd+FfnyfNL/4
X7uhjjsu+xf1xrEnXerk/2U+3wyzxJAVlQtj+ow/Ce3ozDaT/KWS+dQTm0vkbPfxf40rWGuviT0d
jlqnGl8/wsAG072teO1msQ0ylNssu09ORd05wgIZa2HzwzLHizQE9+mQ/OMhQfL0TgwVW53Qzezr
Z1tH1B2mcRJIenKBjetYhzcu/3D839X7iftWzc0XoO9ZeExlqNxJ//XoOKRjBrsrMAyYWPO53V3E
jhQQouWCildjkMa2ScfdIZLy9ebfQsK0N0xNuWZfr37eqgjcQlakNMcj3ELpBR0dw1vb0W066ohV
2adXCrOuvP2BbMnP0phpzwNk/lY/DeeSlELh416gpNQln/y1sZIshnpzq3aojkpmOnKrgBs7ldX1
gNaMLZgWHtdDeONcn+ltCHAKO0d0+iBa4YZZTp1FBKKumAyOwxNPshcyuqYxgit6sm/exg6Buo7U
bPmGdHKmfNfjlXQ/s8F6LDHFLloWvNeEcRgBYGrI3NDNwQ9GvqIdbSmB8lGTtJTvyFnknLs6Mbvm
lAuJo1zMOw6m5shdBtNHIo0PxHauht4EhvzOIZIgZNDyOFibSsXk/cMMK/rTo4legdWE5NNN/Zgr
wAljZoTHL+YpMHlJ9Ci20WLuArOsqH5Githt72EGKRf1lK3blA9cVxP+9RmzmN4vhy+d82Qwx6P2
k4cO+GZIwEXb2AB11kTHYVRKQ3p6CMzQix+KwF5f1r8lUyra6/2v/ZpwTGek1NZCwk7I6e7YbJ3v
Mq7ptoAR+7JnfqpfLYN17JkerwR52mSHFX5T0TmnF30aha4zWU/Z/dW31aKFVtWZuspTdd08kANK
O8b1/JZFwmQJve+KpeuX5RHlhUgOdHFiL6RqdFxc1oTPnr2M/+DMN9zNxQvhC5cbm7oNz+hI/B2E
YUpBBefqGeNzbVwuFVtP5NJiCAhHiggCEte5Cx/B+i5rxNr1lgygEMfvJBrdZLegFp4fBcG4gFcK
sHNslHddgqrJVnQJsixMfrobaJI6L4Z8NFovYcTNEtvvS8V5FH8deQ7to/gg9F9kxCw4YoHEpKNC
ZuPQD9FLV1w3nqll1fdxmejIbO+HVrOl2XwAa5oxPted3qEP8cyoIkDC7mrfPxFo3sKNlss5Dj+G
FBy8pd1OF0sc8herMfSYVBVjzHjLefzO72iGiUURqtaRaay2JypwLn59j/EryNZB3GVvdCpvoFW3
DZWkzRrT6r5DEmNBeMN2FX4cIu2Yo1zfEYrD72pxB8/PZpY6qS+RpL4NzIg1//VJpZzk7pKkHK4/
ITxDErvZBgmq/sjsCHp5SVC56ZTpaxS1h8dqlK9N1q1/jkRfC8MEilGcDbcWfUpXNqza0xM56vui
thgJzbLq6ibR7jCHHLRy2LYTlikNwOjIhxRTyvHkoU8Cj8DzNqwYf40XQ18DQq2lXU9ppbGLYEGA
413NTpj/CmsoHIN5als1rBgwDe7js7gcpHG4tX45FqaUiLC+LvaR7JWKegAsjSqvaR+BR5tOqo6J
9VBpj9kBXV1/n/9owZ7ZrhnO9G0jW4H6fQ1xM6hZnPi0mI7IGyyeWlOMsQIQlsIg8mSfdmaCyNs8
mygLa57jmXH+bb2WC9a+Ac+pfXHQ3fa4fHOpPozJvZ/5UBgToNxDL/mBWBUmNjYyAvlQdYm05dZg
gKlV7BvddcuHF5NPv/01PT6ikD+UZk0oBaEC1svXjWfnn7hXhrUqx6oqC2XVeRHg+QkhsR1E1zHN
aWCDR8oLVUcqZHqjfkAsJNNfOSF6OXGZuA3jbjzSV0igZ5D8aSVGgmoIjTKn0hisGBW+5IE0alfQ
L6XkM7TjPZFXj/H+i38OL4ienMv1Z0aZlvX37UfTjJRBYJOzJCXNgcngHOjduCRVQBGsFhgwW1kN
2ssbExcUESUCzqdEAvLuqjaJV1MLvmeRzaNh8oRwJPWvNgACxB0BgZAq1eevL1D68GjcRqbdUwZ+
KF+6LBfn5rfGdJ6HCC4QevAfaWGp2iyX4TVcEbZSoFsd/QePnnjTpydKSQ5+2idImgD+mPorMSv4
cKYo3rjsymYd0qr2FkCXRUljXDgV01N4zUugQoma/Rx9tucRslEDNr9E9re/wEzFZlrEMRyK5wcN
52f+O9hYzcL5cR/wUnDu2Uw282MJERUZBRF8twdGjTemEZigvkYQ7KMr0sBfMtlq2ejEcochEEJU
R3BV0iZ8a0jPOUCaIJIlVBi62FLXoaiBIJHGnfBSIbFOcKVg/8EtIz/wpwwCdi2SRt/LoNmWqoxi
skK7DL+NAraKCqfH+PgKWH5znYhGDRSBM0y6Ch6oC5hdvTnbnmWrFE7wcEeNU4tFVBlYzKJLM2qj
7mXeTWLHSyQo0yBqiY2NHS0f/Sr2IjTli3f96rSM4aNnOojjFNMeUjQyZvlOQB4oVb3q/iq4zl0r
oR9bN5w7Ap0Pa4glZFZ083lgkVvOj0nOmMehJTwXmD79cfhdADfeugiwTJysdiLxj8U9sxzc3awL
Vgcl56rfylAbT7IqWOMuVkqdNbS5PEe1YAg4n/YwF1dxBkuZhnmwy/3E4ak5PZeujW7xF8I7zeAf
h/iP4dMvJY62Oq3atraovSafe5JsN2VqVMHDUNQkOpO3MaPucvRYP4tjWBqLDf96WMZ0KsPe8JYB
TtpsIVC0MHtRhgiuvlJvQr2pOvpLeLvAodtn/gLtW81CacmOlyLGuGlPcmLzCNPv3t/VlLDiMmDz
VjB293EAuK4cLcNG4V9NIjC+gMpRT15oJMJtkB3J4SBQ00VKU4MKUHc6y/BrNLTqYSL4SOSR+FZv
krCHp5J+3iOzuudVA+Y4tqEDTJf/LAo/eCl/bCwGYG4/bE37s078ZbWSVBdOsg1TWwsuqlvvcKDB
qqJrfqO1g5qm8/LNnYQAIU+9j5EEU9LS0MtL+NdxgETwZyIrbqh9y3CxZA4EdyRCDnkVpGK/iLpD
iCgznjbJerVrcuWosRilyf84B2kaY/tlDUPdoYmHmAJ5lrc2l+aD5V2nAYQCz36rsZ5jSQFxx4Jq
oXsK6OOOV+xhyyh/oBU4xj5fFp57mxmpDCqjps4+uCUQxBSthJMLmdcP7yNW8Gd13RQdAblYZSDF
N8JJeblJXKmbHPY1N/lA2bJ4Zm0fgOIbAW98Uy5IU8oZ6GPBEBcQtb4sA+xn4+EDxX+RDcJMjDie
qDbKoMYyQDoywvsQVgWBl0VHXbjdezMqAbBuSuTp+zaVktufMa9ChbAxBPp1uGgtaJsh0CMpaHOw
un19pptbv79e0KWsRUNdtoZ4hBIPwrgG+oZG4qlSD/Es3PqQJP+yemlFHXOB07RSLb+vOmNTuZ5b
0oNsWkjEpyBCL9dluj6MIWsVo/Mw3p0RvY26/9piweUThMpQtotyO0/5Va4zCEobKKwNgKMUT1zr
H8fK21dPitquErCp+jhfFny9miyJcwXV1Mifl8IvzhWE4zc0pe6dyy5phW6+WR9TQPysvieOB236
r9J5xk/zy/rCq8Cj8LBg8jJDKFxcjCif/HLZFFGEkLnuiGL+/VYV6639J8eIQEMZer7qZNKUFtLj
PDPQCdR4mEioDw+/Zku3EBCh/crkW2RilbYCP7dOb6UyoWlCmtR5Zqp+qzy4LBJxMI5Kefq+1/r9
NRcXf9OvgllhMB1JOHI/60scjAEnU1kVPsGSF+m8dFzLRm2y82uWVKoCSITfetboFR9zEPsXy75v
r4EmGokBKFrrSWVXK57iBgBkW6SYMtUkpa6VFWAzWJ1JtF0MT0wPxcyzvojhSibwHtSTz7YfIvFR
k3P5xXGGOaLj5J6SL4dzuPefztOpJPy8iIebNSTSaMkaDYSvus5J7DX74/YcCrARAhCZhNjln9DA
aNxJJBO/eCzdGaT6yC0PutDhNu+g5+8FYxN+Lellu5WH3keoBpH21x37/W0o/lo5NKcs3i5jOI/x
MdFLOxPEU7t+qvpNYdn9HrtwqrZ5W3g4lUCw9GWJm83/nnOZGSvmZ9UGcdGSvUhx6vNVxK/IbPZC
e9I2ABwWW8FHbe/JKmNxZ5M8Rh7tY+471cMIm4i1Vkm1sZM9m4eKCwKYGa+zpfYwWUrP0OF2Vmot
c0z3eU1KXA5KhJIDWNtOVwN6ScvlKVouPvpvzo9hlsMnNL+biJP9COMaq3LmjMVN1chWiFBwAmEu
aX4CLKSY6QY32Lv37wR/drl1CegBpcN1vWQPH/sOcbb3NF5mnW3uBXl/3Nb+GGkJ0vpBVAPzsww+
CZ4cUolZSulF6BVZV3hErZ3qM2N7Car9pHyb/0J5pZm/CwrGGcrB9WTGEE3hptAfDmyLzzc6zrUZ
JAncHgiUeLpud7Ck2g28NBKVDtyA24bT1S5mS9ZR3ZScn7OIcHakE6HZRvqHJsbqIuzCD1UpPqxH
ANaRuWUgxN03ra2nSejVM7dD9WTjdyupLdix72A0MORVxCdgHktWjlNeOfiWECGe8sPqMzvwRaL1
V04B2S+zZlnIhDjNEH4Tv5FvGUzTEKiCuSin1lZN+W8yaRS5GiCSC/8JMux4F5fRlNP/Z+IbdPPO
f1OS8iqvbRr/s2NXOpDmgdjJl45WcY4O2jp+tn7MFKBA/UiALF318jg1ywd8hHo8LhLMT3fniw1E
Z+Fc5tLNgj/RvNoQQXCcznIbo33oRcFYDlISyH0aUUSHP/JrECD1gMc9W5K6BOK7kvJodpwrHJXO
s1KgIsD7Yr0R4tDv3ef3vWS79mrgKU3i+mztrIZrqN9sSPfnAK86P1iNX+k+6YpCK01Jgca/VYSG
qV0leZ1j9a0+OXaOUwYmp7avY1l8aNQRPcrjisCUXW7r+yNjc21LqnuDEJj/rb6ahWAwddpPXv06
y5U4uR3yddI+Zbh2WJX9vmgaKOUk4M1dkbM1Q+hdEuN+cGQqtW6T8jco/2mFr2FpdmbSN+9lsic5
emYFsEyuu/Uh8jgUu7IXkFiXPjwpYMrhxxA/a5lnMvw7gyFQ0JWlUhJKI5EvPvKwBYOdaTY7dHUc
ib237AskhNQ1RygCT3ifs9Ekej0cgzlGwmxd1hZmGvijmZ10fFPLkregL7vg4fHZ0D/8yWhsLd1d
/2kTeh3CFUKkQsxFdZ9PCDRgafdAPLMQ6Ywkhh86GSXgZOUXQbWIrVrduzKMN9pbamXWHwbYT4IN
0Vw2nNgKGe9SaQVSXVlpSw0535QDg8GIICYG7qjcJ3RH/BGiTu5NgAFNU45t6t3sYH/8CfcYaRjt
hpYfhSZPIMCCwJ9DcnZ/O+rKAdhOm9ZXId6xAtM7+/ghw4meRIJt5COFHo5YxRvIavHR+m3xWTOS
ZI7vqgv2o8rgeoZQLCmuF6VDg8FzGAFaR3G94V+7FVzTDBbhWYaK5uIdHIEwk/J4uj3AEd4oKLL6
tnpFOxWFkUMomGJXIDV9/RPlx6EQodKQOENpsOsEjIvvsFHTmq0KTcYt1vOY0gOjIcGJcxFqUeBX
2yLTanS6GA1YJ4WLw6LKgG/tWylYSzt3GdMY5ENs6NjiuhCTs1lb5jpWX53cXBap6hX9WIewhPIX
6qpgVZC6FMafR64sZzipYtQ0bkRnys+GaI+JHf5egnXYpggQDn6qx9dNeZIEELE3o62yag+SDwSx
u+7eZs2GgBNCiJ0GfZzrqkHPaN5a+9BsTBY1dVKMjL9Esygskx7tqn+nxzwKIfJmI339Tc/xCAZQ
+y+2gW0AUq8lQ1OpmhK1qMM9j0yWTMklGjRHWzL3WNhGQEhwFiBpe6z9QyuxO7VhA1gVyixRzc5W
63m56MFtQca/cigx3ZN4eeWhuV7zzEJB5t90jvGeed4ivgcEkG52FPFQ57R1vMc9UAdvBdT3iOJ0
06aozLlogaGNl4lpKOTd5OPWkrjq3QZhAZwPGPNpFVtX+KnSGNO3GAQAv8Wsc3u4JkIwEc9UmC8o
wN8DgnWh8geZvVVfhq2Esq29hUH6EMvxsemU6EODA20GrmdMGuBYqWm7ZWSyLEmehn6CU3pJsZlX
9lVOHzNN+c1QNyZMCd8iONlk2eVIXaiKcjDzfKATmHM5uUpFMJKencJvyniRojGp+YywCqFBKTBM
Fi6Z44ifVDWqjZHiVdsEj1MgrksMdqNYqfuUqFBiNnN+nlw5vfvfsUtp2KhCLxH2KtN2r8Z/Efcu
7uoJXr8oQ8zPop89RlJQodgTymJLbEsScVNAF9YAgQrKOIoqlVSfmBsK8Z4nnXZHEBv12qj7vZ1O
uxagigNBMkVOh547rYBpWk9j/hDAICmxFeSXjrBYskV1pOM0jaNlQ5emoefPbvajg9GhBjQN364t
jZ0gzBeIKkWKQuYp6uhmG8TtXOZIfIILAga3gRRxr9UToD/+Zth/OTQ0w6A5Z7Trwptq1TgjBmK/
ps4zYa+MBfmYjakdObCj/IOodBHs1Ly66FWjupfpW4qmDTuXJO+7mx5JlljuDp1BioYkIGFi51yE
Ah4Yihgs0FGOEHCs39oRGreAkwHUe3L4S4saAnlIpjz18XkpTM1a9DxsWpw6YES7fIut5lNtruZ2
aQqakBFVYa2R8taCiud0GNS+LOfnqLikbgdCqW3TBDx04bv2i75pp7HMSuhgUwTFVwE9UqIVH3S7
sQoU/UQjq8AFRmE34ZrekXXzv3lV4Xdu265fSTGkq6i3b7J2UrV492SB/twSkdWGC6Ugkh0iHonA
mg8nwBm+UU1/cd3FZaIg8laKKd8b9z/nql7ejWs4j4yQl1aoy0up2MAXvnvPxvGWf5GjckRHOwdb
m1IqRxU3Z6nskYT4i0Ibt9zaFya/OFfadGjwFytuvDrJybdHYiiGCsNMxaCNMY+QmAuNN26Qs8b8
5ww+SBJ9s6wlbI55NGSquQOqcOPlez6AIiwGoplg1eivWUgdEFnclR9JwZpALM0bqCDZAWb1R7HM
LjU6Me8WeFj3Y6h2i0TRMUE3bYGbtrJinz77eVRWBDy22POxgXJ+cgeY1MUku7lye4WPYSiGtkWo
YdAd8EUo15mUyEZe7OggiZ4pYIzlFnZx9wlAefKg/qh2HmM5fSO/WoOLjcLWb40bZmjN/KHxmMi9
YKX/zb3aTyhmILETIojxME6VyRWRN9tmCgHPrhjwnREkGRexQEq0LTTTwaenSR1hZg6Vrfn3dKpd
4SyIIzkEZkx0y0Xe8CeIIZbryxNvcdOrLszDWTJyldEHNbD7gICjL3kqnRG6G9ADBIIZ4rpfl0jl
KItwuFFmTOFY/YD0Mh72nK+PShwowSxJwe1U7V78rwMT3Rw3EBgtwBqsLswqf8SsYCADzEK0m4gQ
Xm1iZnMWfG0CzrhU9gzSsXGjHe0vHzl4bmKkHNbVKS9UcrIi6Nxk8K2ZLdeMH/IxVVVmKycbdEgu
B2iy0QB9M7aUjnWgZzoMO26NmtMLyYGztOpFLBSHa83rOhpQsqlVJVIScP3cXOrgPZhOgvkPMfEO
QBY4z4WFrDn1ipCt37f5g5uqtLHF8Q/9QYIWjx4IMTvkMwtBs1BQiETqcRZgBv//qrQMbCrhgt83
7LPo4Dw3XKxTNN4U92Dk4sLInUCU0JkVYBHTaroISP9q4UqnfVYbBL0FSjPMwpleTKJhofrVrXG5
mjHHfd/w1ppyys7AZ47uVsGgN38jqv9x7YGbUg3eSPZidOejFxuXbtZKmk5Hv/no1g3bIcCAaao5
97vBT7t0PymDRIz2p7OKpG/gCB9Vu8pWHyTy4314aDt6b9ThJxeoAKcO7O0B5/znlOuEXEszn1s+
34EHLocGq7Ep305zOMZrv4Qyb+FRPdSTCxeY8Dlz9oWbN0PCPXSVyxUwXVLHYy5rLDiiN2TXyxSz
Efz9Z11YBIK3c6AlIdnTtUzQwB88f1XFNqS/JcQrygvjYm/Snm9c/e2n6dl/bdPm8SpVDnv2DEmD
afLM4XoxFQg1MtKrIzqWdal18axKhVr3eDKOS8BMHQi7dhPuEGo7PGXpJ0CHlujVYy/lWGOIiI10
qcmJxCrNjVRqmSkBMlAqZq+lp+k3bE7+u6n507/x9qpkeSF7L3lJwf79PJcU2yugKhhq5dq+wZeO
IrCgIRuHoh3eWlKrM5GxYL4MxYr2tV9jenjR+CmE3Zx80Bns67k5X1f6zHUROqAulGFDeW+kqbQN
ie35OnvsCApHFnTJEKMO79DtGnw8NbP0/OW5ojW3gxMdyHPxuxz1yT/9xrab6ufKYJUC1VQ8u5PK
9q6WxGzIWRjqkU/6Qpllc3rCoUtfbtXcki+4qKNZtkrSLMdVAnyjlxnENEzO1dPJk7SQ7Az97yJq
saDRpS07uRoQ9E3lt/vEipHfaYVJtlBtAyfud144s74Yjr3ReGqQbM1B2JmMfQjh/7aHpeWOSiNs
ct/Py1issp3v/uutjZfNRRutS3QTH8DMd739+Ij1wHhVdSlPnExabzatYVLSBth4jqFyuRt1yoT0
lBZ9sCdToLzf5tXs1PpbRspkPBxyOVPPmCmI1M25T3h6rHsn3gAqAf+KQnLmXwc8KKBJuLm7LgQM
t6UHgWdkA5GwL4k1adgum1rq0+G4qwFtAXMq0IrdsBhm/YmViQ8TG7Xu5Zw29SGK2+OEmnm49HqR
aFroorwe8zPgMYzQ7Fpn8IeeeNf98hiIGda/z+6H09VaRkq5XYSz0EnFA2z3sIdno33YDE1Sljn2
8d6ntgN7xHoHof2pQzdLTEpHtq452Z10wCsoc/EhiV8TNd+gkLIqevIqwwPdh343VCacSul/yWIo
7Qg1JJ8gnXKCGD89I64HHANRNEdKh3Ir4O74cqiMFDmCMw3WhNN6wMFXhQ10DevaETvq1x9H36Jm
V/Tiezp7km8lAd3sfNrcnjlTb17xaUa6wRaGzp+eAkZB/VYLRuHhOWkDu+Sk4H/20aPyvk0DNVUG
BuUmCzKFKb8jgKYQ1yCce5oo+7vbnrvkms65Ty3TrKDBeXzcEpT7Bfm0pRjPbWxWOSqgSqTIoaef
mQVjhEM63BbSVxzp8RNkmo378FnzUqB7c6o+a7zs+wUVtatR/qOMNWHkNXjSH5CPO6djSKKQll8l
pIPwkcW4jNV2bYdRjjghDe0JvZUnexfIaON3x8WuWo3PcvpR+DF96sB964+6lFWfG/OaVBGEXIhn
+SQ8CLY/r4eWu36AsvJ+x8ThgchpCGA0hnpi0d+OXb83zZpaNFsTHJJ4zcs0T3zhS16DDOkO4IMo
hX3yFxbNULT7TUheEbKjQ3cl6PxS2BYz+MBxTZfk5um5y2P7skmk3mBtOmsd3zEgrChjxT/VulaO
zy5SLB7XX2YbRNzgBdzgtlHK7KFEH5acMKrkBpjJA5YcFOhMjEouhe11NEJn2l2KPJRvBXQr8lHi
7ULPD8XUUa1afoRRSH260Xw/EEGDOL4rZQ4ObKJEHsqdwh0OBxrIPnRj0chOO9W5uLx3g1nxQnYM
sO3ZB2m48iVf2AJoYaU8HSSPsXU3Vqbf+8e9Du7VKdeyUPD1c24dLL1MwratVnAE8t/RI7cPtdg6
0e5OS8c/dOSsO7AJbXxlev7mDpX7Efr3tv8bB5af/5MmgxJdzr7eKO2Z7fr2+vyLo5V7RBJk9d79
2Hx0GUD+p6Mrxe7N3A8dXqZoWYlzcbz650JntqBq2pL2vxmPQH/GA18ZJwyOqOfJXY4aIiiVUtx5
7ON2zT9YF1iiHdGKwjGZffpurFZOFdsEnzoAJafxbmY8L9kyO74lGH0ula/SI1y4dvt0rAFMBNKb
En6np+5fvuU1Gg8yYhBQQG2F2Z+O04m2E3xNlQXArf1od2VdnwV0gBoKuP7Dm4uOxNGz2ZPh3WA9
Eike9wtW0iXUnQYQpELysdWWIHn56nUa8LFypE2NvlscVOK5PYiR8XccZf7sPGqv68sF2Vcn0szq
/TydID8wBqet5WptglczVW+vnuhGi1cywf8EAgTYZsPwqJfPZQB7vvD7tMd9A0GsFmriB2VhPTwx
RcsiB3KjTSp+30y6W/frmj1toOdJCBVDH5/KWUefCG0SbLT7T7CAo9nHfEATPNEJ3XQ8m5KmllZB
z+uerrIQyaiu8n9NCNw+kCFK2rVpGVz/3vHTCA9DoLcvqjUAEucUnRbFgU5NIUhy2k2Aj6yib6R/
wgRuPjbmeVwuJBxEuY8pnmXHRLdN89bLtFK9vM31EPmqJbvfhctTmHJAuwDofkc/W++T/QdnNacs
mODrrOnhjAkdbuv4cmr+sTE7i+7uNLjATpbGAmXxUuu+dGO0G21NC2bJMJiCU8PSq6lmsm88vcIv
JBUiiyQx2Tjb2wKh2eNGtLOPjKD1Rjd4TG1zIU9/hjXybIvbmM8QMLNpMio/LztOzOrcxwjn4eNN
63qaO33vaElkECpPiuvEaOTIxQ/WS9HvyAQiPANsZPDNRbZai7GSXIry8i7wX6w3y5diFjLl7izt
ySy/EOt5hBUto/+Fw7nZRxxqdoW/Ixn/PpScoO36q9NVGp7QUve+NlFw446j3WOFHGq3Jxtsokn8
mJiP7LNC3g8LXgBrcjtE6OcPkn7sMfoQkZctQLzZr4kmCDNZlb/XMqHUktTEKREuniMJ5F0nHiAH
3sX8kChZ/JtAR9MDdYWO5gAevZN62T2r9I1fa7pnmsBMCuEjVv5MTRpJSocqrO21RMTyKW2A0MKh
cVYAYUZoytCKHa3yRr/kdp9lrUYf6J03LzGZKubVvyw7ahDND4Uf1jlDBFuhN2YK5O2OWfkW9+wU
08X4KqiTgUdxs8CxLDTpzDLozZunEle3wnfAyIs+FXV+bocunAILcsDs1rnP6rhJE7mkE4Lyuf6N
VurFahVQZxBZ0KKxS7QZvVbP+dsW5rndp223oBeSBIy5r06hB7AdEwO7gJH8+Fv6q6RxZd/eqNeO
taslW0NRhl3xFVU31MgpbIOMPVkcnZzMGjBQi6Kkmf7JAijlPntQXwxNLZbGKY5tEfVq7ACx8Yoc
/FulT6JFBOJrEDLttFFMtZ6FtoKERDOZExvKoeIJGgAYx5PezTeI1RRp8SJxHQlzkG4GE5Bq0Q/k
GToiBz2H9Df9OuxqaSu6PjjZUWbnxnzvBMZzocc/UcS+IkFQmb/4uGdS2lXofdJMl64Ljs+38Byw
NK87PeCS7G3mqv8Ej2DkGofTDTxQbNJ5DfjU5JunbnsIEC287Fp832dqfTlpVuubPkgJZEMcsuZK
hs0EmdD0b4qq6QfnkkCdKOC8tVgxYE5CHIndFAEo9+1GudNEDdItVC7MvN1zn5kK21W/AME0QEjy
c4ztwFFdZHCx0E08wlq7tq1L14VrwhRmvH6Z3R/7H1l97/A9OJCPEI45duKYk+4SpfVTOl2VXam+
7zaL9kp7NShEwkcwZhixIYCqLa40Uz/3cFXBIKa/fv9m57FD8AntT1D0dwTsdkYqUVLUwsSVEBka
u0mJPK/VBu4K+7iMV59YjBz+trMrH04NCKkrwsitw2eBRUqKXuuXeY578q5SODeLgRwZA8OR4Svn
Au0Kmg5OC1nCfCHXysc5V+4tPOqvR+evCqbJ8Dtn505FYbzc/JcPYSPhioNE2hBUdz8GTbFIM7S1
nU+dQFD0G25Rqd2YEeP8LU6vXAJ56scsVZdTo0QzgFXCLJGvYDR5snvtKrp/xQ4OzU3tEoOZQYqK
jfgX7YfpwDs42nQ7Xx8g0KX60krAJHze4AxEbEIJH+XnW6LtOC50AysKmrrB7DTE7htgvuzlhDf5
bQyG55Tn+uQrDYIbObh0/8HBRcuT/ppU2n29UhfDm7krx4GMMF4L7MaPuLib2Ldy2Au8DBA6ol1z
TJbL2RQU0rLSeUFQAg+M5v207cGySdJHLG56zBQ4ycBKtmSbPusXjIDe/0LKnah9a+hd9em/Bcni
zhi9Iyx3m0QGRo8u7GBfNdVlls/MFp3SwzRfwBtI8ILMqV/uPjR8NTrJNMpMd2Sctw9ZDaQkUzvs
++sdhC8tHw6JeEH2djxOrbo1WQWNTxPa/LLrPfkUClKvOvCyYhRHfhVP6UMwtQtV8/xnBaXDqzHW
nUC8LPsy47+s6RyrSYvUUICZZKYNTTXGTYnBDw1wO0SDQC99rIXqMhB1Rop3it4Ojl0BMtR7zrdT
I/amgh4dJqVcTVAFyilur/p7mkshspZYQ+VBVYkShuMYl71IGcrX4tXcT7O1i60XsMM8v/su7Xme
YWY1Lot7VDPQMOaOSowFRngEn3JKIrBXqlN2A+QFdq9o+SqA6G/0XFm3pYRup8fwuO5n4U5KtexL
di0y+19sGZlLThcX+9slIbw5NtpMbsB4Jh4D3WuW6LjdLVyJgq61i8rFLmNgv8hArtYgZdHqryJh
5meuwnfB30+o58rXOrqno6YZiKEzBSUb6K25l8tneJDI7wJE4M7UpZAFnLOeacWEkdT4kURuEP/P
C1vzxYlBku3KdmWanjp1q8WA3AoL3XneODTlDE/pB4rFwNCo/laKYFaxv+YNl9ol4MJwOBDtIT8s
WVH1QABSP/dg5apQvzrzCABtEfbsFN7PIQSr93MTAgAlopxZPGQzVC+mkpJ7XAdA1q0vJF8J5Pu6
evG7gx0qJ2cIms1uQPOHdqf2rICeMpK6fDrYqT63a6J6eOZHPiFx8Md+SMIRPIdw4PpzCUfG88CA
AkZv6q1mSg1682vwklbvS0gcGuzq4DxyvxWKxxayuueTWd0U3OtG23Y0C0CuRxi0OrWI9XcwuwG/
JKpU2SqAK4ZVeQisiKKc73v6d8VtOdph3asA5wKv/qOJPJqWVhtpmgxH1Wotj3re0woC3ntmdHzb
ZcDYdqm17n3/UX9k0ytsbFJJveKAjVJjSTo7XDAmO9v+50Plrxix3Qt0PJO1Rl0bwfbpN2fv3TkN
G9Dd30hA/ab/tEAj3Sfbz3no75JqeKH7/QgJO49biKwUoo5anu3W0C9EldhQU2v8wMuUCCTdELAj
TPeE5foZ5emkJgV4HeJAhiHwf1ftMHKgOSfLaqm90aJOVW/76T/8+6DH848WyoSv5dp+c5xJH76Q
PymuPY0VaGKNW+LADtc/d+2CMsVnL6ipLpijOScjVBKvrRJfBZJOcbn9958LWOQVDn7PckeDfftu
liaxrs7UrW6ZNADEaqgsYWfFt6zOfKeSxYEPCKENIei5Aw9cFdobX+7gHqU0toIGF9+L4uWrreUY
gajTWIebNmM/FAD/+Ax9L6pX7xR6UeUGHXOeecoBcZbpPRmlvywu09vwqnuou0UKSoQ/bQ5kFAJx
6jizwc/To004dPmAL76GkDD6M+0LFYcc0s/t7IcmdgiX+E0bW/k/v+lPNlRcP+8/lY6w9gIzLkIc
QIHWSK3DL8TZe+ncCjthQJequVWpwCk7FMSQPjTtgKc4yd5EQIxgAz6jmehoplntqMYipO4RRPK4
QSyYAlvWTFhDwLMWqXiMhgD6nmUDKmjNfs2CT7KzMzfzzbPorWHu6nq34SOQ6EEUcDAwoda22CTz
m7u/bc8A1LARoPjTe0GzXz6cT5PJ4HpKUKOeFLsdW98LGj0DJGC281/1qCuHzAtDS6l/q5jfEWez
vWaS8gr1DOMPDZJ7bxlk/wu3XjsQv33RcncjfXXre1PL/3jwsADdSIyPDKAbIZpsQeWtXV12Gzkw
+bsG8oaZujOa4/jGq6XdQDjRp+2ucnl9SXkWiq1349txWGHChno3hhYg5MUjMMU1eLVO5cYo81wQ
4IGbK95iRwWwD7XHGj7SlpU/OZo6NS+ge8q63caC+RVkbut/GiQoiulsbDiV+6GINS1amNYLJOqp
nfdObRat8IiSgcDxe61BttBmrzBdHKDG6prZwYvJlceQXCKsThXnCKlxNl/XDlt0jRH/eivbz1Ro
1vGzxZHLaThG0UQo/XhfMn5M9+Dq+o3gitq82H0DdB9Abi6ligB8e/lYnST/I+0DK0E4ptAdXlD2
RFJpDGKfJ/+veM5wqtMpZ4qiwZpQGTU2OKqcYG7+YquWAiAEs7YSddUj/E8YabpUzPk7Oe3PJ3QL
m4jlwGFtTVKqb6199OAfadPQmzYglLHCqEZ0tijC0fVqpZqzZh83fcYw48z+qYpQrrekb54iasz4
yV+nuAlz+xX02wvDdO7cNfeOx/ecwR9AxVZeqoJDA1F1RsLu1do+3cWu7moklk7qFCjsMYiybXVc
82VuD30w9dduhHE1XPSFncIfoSw6geAlGkcvESora4z+aYgloE7fN7UhqJzaoiY6/njafWApvCg2
4QlykiEhFM5o/86aCxaOQYSu6vnCge3bvQ5jE8hV1UeGsyAGv4NiCpvZsGqzu9fmkRGve9kOGQcr
im3JhXbKE2NADUomlrCJkBNFlC4nnjGQzTtBWiuivYRYqxqrvNA5yAiqCyUwghVPwcLBVn7+3l8W
5rbIyCIxgD72HnzVczx6+llhwx2y39dHmqCWrSjSB4pkuEjX6ZmXG4A86woVB7AVF2l1hTAceZSD
IcfhJJ/9DqdAfUnFJCEnxXcjLUg50dsM9NPoM6USKs8/Z9xkQ9o7Ftz6D6v3yabyYPI+6R0M+Ofp
a9AZglVVJ3rTSrnEJ2HOsR00aWKg6DQ6yjeMYxztlhuz+oLta1Cse/F6AQXRh3qYePem9K2IyPI5
435ybUm2bLFeqDw75sIYe5A4KjZjBgJPFttkxTwzBpf01lyk8kIJ583uXbo0IncatBLWvNg9QyH5
ljjBlZCHxO/WEVpD/uyuhg8g+6IyyAd/tUCNxZjuGJa0BBfVsqxu5DnqUo7Kabs+WJGXJHfvJ5eJ
O5+rjNnEkVbZ/Ikux/TRTqX9GtJhElyQtLlvwPP/a+bIYyuNF7fDexWDmjwmZmxNr7QbkQ9m/HR/
IJrswtqOFkDmi+ksW2q+EDB1q3DDhVyscFTfMNx69f88O46rIcZUgE7ClhLZ5FPIPGsvLSg7XVz5
iMv23lqSnowpIePa74H2mfAyvmRn8dy01UPHPmv8z5vkpkApsRCGzacId24CnunyF4Pk4sg0X8Al
bb8MBTkHC3YeF+RakaHFc/Q4oC9vUisO01VdmYBPtXcFCfSXeYxwbEhT7it1Y+CgO1OGkCgYwlVH
mPtOUjwjyXFXmWQMg3cwt84vp8p54u9RV6TRDQRxupJdKolR7R8bHtWOj/+9uL1RRlonaffKItIB
rjfJUsG+I/RQivaZTQRA4i03GSqceimdOoXRH601CLVPPbIDnof5mLiBhuGvMyC/P8I7avsXs6Cj
qHbh8DRnnlibclqCSrZ02aaTYVvP2BlL/ClhQANAOIZM/t9r/ukBqHS5M2IdW79Q//z4JDFIaoTP
ZEBmkboGj4XPVzDG4iViCKmpntfeV52di/GvojWuSVmpxvOvEakGzBRHWJRlxmgjHqb0entbooSV
tyrzvEvSf7JftnOcuLq6B4qE1g3cx4Q4WWWBkJk5hENcZvWG9oEnQ4+iG6GvAuIUoRKOS0KDW7Ne
S+bpSjJ1IdVWd1k5zpE5LXoa6dlGrcmNnBG2aXTwlfxqTW+crFcbCUU1l/Olfc/uJLhZpjksUkxO
9bts9dhw7EuL4gAT5S7ECPXFqSM+kFIGlT+AuSMLp1h5a6JZSyIFFwLjJxRSgkrzd5vwD9TXjdFS
olEsLNWTZQfpEg55XPpsIPwGjaM8Tf14lOGDlhE16y6T88iK90SeR7YsS0axnbmhFA9Ccq0RJuOn
FWjU5qO7VFj0qWB9qrUMWCWZ5tpiyyP/4JOzPAs7eHVghsuV2cENZHn/jUdCy9yMg5T6MWf0jp26
IEC4VGah4Yb8qhzE9u5fxVQcKOYUxTU5I0IdXfPkk04JqS00yINxLNcOceqVwC041CjR500HwcKw
jaCo6gEtsFbs8jru4zzbupDYuKzqFdcJI6v+2R5PHnqyk9Cm0JTE5F+ndHcOInB7jfMxZBXMgqIo
X/2u5Hr/Ux7qyfw+HsPQdwk5b0G1E+StUsPfgBCwCrseBefO93p0RCyP2WJuYf/ZPxp5Htbae3yh
s+ZATGzsNxxKeaQq8d6v3u2IZBL8cAODXh0JHOsbV0L9jZrLJVc/l4H9qphrWVXSqwrjCbDR61AT
tH2JeUjHvAuInvY7DT1ael4U5Dgn878r/ztDNciWIDVs7nNAtHKeyh5I6UZgrxaU0J1ZzFg6G1KH
NuWRoTfILnnilgDNoCIDlS0qf3BF8oBWlVdF4UcAmPpO2Z58ZW4fjaXqieuFRNCKy6Ba0MPUt6v8
MCayAXaMrhXhGN5LPvHofx4oes4aGIWzHgVdFKOK+Vy6ABHIuNgpjOA9rioBWfpIhM8UL6bsM9SC
Z0nTfonCWUt9r/dWEQXaGeuT2wucb5OhbwqTVKuQt7YW/xkMQjuCKXj+ZSX8UI3bDKxzA9187p3b
Twtj6cVmQl4asA45tpu2122w2TRt6uDLEbw2aBJSE1pr1EidyRTiuyNY1WTlSk5KS4MaVDd9+rxq
OINWfgI/DJaAlVvpyivvjX4j/eQZDqdi9RcJWg7mEfcqo8nkSf7sSndt3KSsW+GaWAnQgwDxbVvh
Z0tZw3M3fWbXphHi0Kp2lWRqCIn9LLWUp19vfW7w/tM/GfSJPvRC7iOL8W02gW60uYN97rfPrDCj
tFyeO0ac7dkFKEBChYYO+5Qg8IqY3NcqMoL1azPFK6OT8Tcswzgiv5m9dHKnzrk7QSxSw9cpd6Ud
J5yCN0t4oV/EN1a1m/yOVgiduJABhnf9gg/wa6mek+socRFsRU/iPHrhUbNhuggHS2v8xnoA7FFH
GQ3wy7vmrGtcI/JAxKPZnKOxKvTXMRyV3D4SIQxah2DBYec3lHOmeOCRrPwkgLI669LXL1rOGYsd
4yBtdsv9PbQfDTLZJauoLzsUUHBPZ6fvfc8s6xndahlK7FgrV15dLrFu9Aa4Be9ANck5gqFLlQj1
/JPVTQPyDEc1EnqCLVc2dio6rA2rFMydmtEUlrjlzDbUrkqY3yaZQA5CDKxbJ1Oz1pL9mnCej+ut
P6GlHuBzK68MqRW+RUQUrhDMfO9zFacDG0qsN95H7B+1M+BWV6wlHBApzZM8wzjo5RxtvWiyryG7
GcnwJdnsUnD4ynbAYBjYXrqKViGgj9COWucFblnQV2NkUQfmKj4dRpdaIsy1j6slmdKgnw80mov8
LFChYGYZgDC2d3mt16OT8Q/uhfq/ycyXqlw0s6DaN9pjXHlK4vMpaX6BC8BK59bYDxAX1Xko/YQm
4DQmAZPznHe+ER+Ff9hkl6cJn8hg7PlZf3sv8yUbHUjPMHsQfSZzd9QIBXwRspOGtK41OzUJUrIl
fvtMPkiRori014fyEQ2pi20+cYLnLo6pwqk7zc1AZpbsyYyPK8Xtez2UokTFpL9mQh0Y1+ciVtJi
Bs6A8lj0mHmDutzksj4q6JJOkE7jRjO/WrWqz8vl05fjvG2nkOpzbYOpYRX3xr6rSTR4Olr78DP0
UdbuDhuW0y5XdJxwXz8FtyLZZML7Xq/dijUzvkVH/aYspHXj9zJ6JVKAWVGN6ET2QYoHRwQx3XBT
9X8xOm4jk2TpcrzLhCM7v9V2NxJhvhYbjVn3e/E51xDus0Wlp8sJNS89xTL5D6mr0OziIpupbrAM
N6zcRJRvzD+3odNXDezivs1INg9JKx1zMR/EXFtitVWzn9W/KcLMfjfXJZfXA6reqbrcDY+hWAhg
/045FV2P4+zZ3QbTNul5W8l6ofh7UjSPDGpP7Ilg5N51kEFkSugKQRCsFVv9fw3ZkrZtP/CdTxLz
9VRtPpxRhIniZbEjsK/nwODX2Xy5/g8Htq4BzHlHf77KkHDVE/YIh/yGYc8pVt9Zko9eMOy6kzMT
bZIm3snJgtO4bj9om2/R1wspUFubrxVx7yyf6Oqki30pkO7uo/TxW3d2eiSfLX53SguJWgYO8CFS
y3gLl3nCkto3nNLejTjYGjA9WyprcyuanMmTNie2Yrho+aBnHe7e8y5p0+P+2/SuHoV+K2+iK+iI
kcOhaWiXWLqBwfmYxJwOMEXcXkIO7Ldd9Yp2GkDJ9vHyFWeyUy2j+bF80epG4IbZKjaUdiXcP0pD
M34Xzf91dEtftWjUy/0Q4zsRveDbSqO8gphTB3xr+UBD03Dy0sA5AXWRdzxwHSpyA1xkxpTnf5hI
sVSO352xB/tsxlNWjmEo7fo6g1YEQwNXntHT2SJFrwijEJXJjkqHf1tzdh/43djbg0Gk76duzt18
oFMfXEAVXXM1bCjXfz7sBuzWtMEtZKf46E0NBtxlwBycLtU8V3zgWV3SlEDkW1N+tYl+KDcUwnIT
V7Eb9xoP8RjKjV4JGZehuSP9TL1ne0hq0HN66APzaagfpFl4QlzcFD5cZh43py9gB16spTPpJYuE
jjnrgyXX0BdsVwRpFQLfpBjIUhA6CjNbnmyqEZJA2JnTPEB1u9MV1AZgDcFZj4A6KzIFNzMmh1Pq
m1ZDe49nlneI5uKiI88YWajb3TzOYMhS8W57o0k6HOBt9WBUPBNtiNOiTajKmSz1arv7qeJGXL6J
3VY3mMu7vD0fzAis/LEN3wj+qBNQ/W3hiziA+Fz0+TmCNgpyFKoiOLaodZMDZTsHrirA0AaYVLKk
oqvosF+PSeFRDbWz+kjBW56TYsEwX9gQFy6Gu1XhzUfu0F125aHA46rdwnRcITTznENq1luQqcSD
cKujxPEb3dGja6l+GjSkEsN4Fz3THABITumcL8xn+/6rKkdu0cLgI3vGSBYGf2bYEY/PMludSvmG
L08ZGWUv1VW0gkYxtGPEbcCzXmBBOBv+vpj6OxQPixshv8/869SSNem741KuRKLJZeQ0y7xCyGpI
930u21yTDIsGHZSVQ0oc6uMdgqiql/LfjGHfXbK/jmdCfQNldgttgmJG743tkMaziMzRIsM08u3Y
CXw/kPX8wYjAepLWAEpuCMJu3+j6blVzq5qr+Y1hlVosy4bRQ7yNcZa3jTkKtHHsiILN2NkrfzCK
1PAfTQSNA+LYZNGStP+XdUwD6zBHqcLBQMnI0kIZeem40lmj7wuBzOQHfPPKq8vZbklogIECgvLn
n7h1LH+xVsXOf8q3c6ZBVjFEx6dRrLdxkRhourgxrXJpL0l4CG9cHvoIqq7JE0q2kg3pECxbObok
ommH+qb0ITsSY6zOdt0U/cSddJdDlrP7dX+MHClIDNRC8uiCx5xhYTeKGQ1QoL34MCj1HFqDaclQ
551yzdvApGvoxltdbClcoyTBvK8ua+jic/14k/vR2I6VGmkmDpt2r2gVAdCkvUMu+iBK0EgNsiYK
6D6LFgqzg81BQVg/R1k8hatvWD53sRNI5+Kfemf01Gkqm7z6WdGo7SmGThmKwivhNfoAdSiAtvcH
EQSA03ZTsNJVX796wdgpKX9f8wWkEe0Sx88Q8ZCO1cIHvqYWE6V3ysGcdfBFFMyXKJXN+Kf5lc+O
pczxN15CtLoSqu9GVKjosUGCL6GKdI3zuSyUIHsH9383wAvx7nr8u0uVdzVa2IDLZc6w1lbfz6JW
H3mNsz0lzAicJrvg0+6xvuMDhP4yxr9D+ieDYbphW+JFzfCgL4oKV6cJhBETCco0QY8j55FB1uu9
WEk5ose6v2jhPswe/IOcnHcucZbgUReq6ObM7JemsYMfRCPtNs4bO/l2aKQM9rDwMVfxxOOi07t8
MfmU1ORIv6FKqqOSPiKQOntIJ9oEaoKVrvLWdbPLfup2MYaMuoNYy6TvY8ZH7rVLykA+pJwAys2y
osl94lTOoCQlVDzp7d8EbZG2Q38cH+2nMs6uluNrpdA62V+Zqo/cYVad2DBU6RSIzwmSqbQC9ztA
YsE0Tmik81nad02hgT3OG9kzOvucadKfI/2t+804F1IIxLFGdjh8Au8FZyyxcPVCd22vqYkB9LGN
PcZGJLvUr1h16aR15TFEN140ataz1tuNcun9napWGOnqTvTPwoN99o1TbGpF/hwCXMoOpLnHLRT2
eJg2sXHo6WgGgRtplwQnFtHBmWoOcxtBywEfvOl+xfQ2WnMW3OZO4oOAD/XiRrsAe1b9jiKoNsnB
NfgUGL0csZ5197v73bVRBST1YJ0xsxyZ8TACBPp7uD5j+0Q71ImCHLhpyy2+hLagLx/a3piH2R0M
VUZ42I5dlfciPC5H8OEftw1zOqupIYGaOaoZZ2KKYSpqYCWqgzwF0HOdbG9mYTSY3BPQnqOsHuEw
be/CUkXmWdYkjD2NYop4W2mJKINW9GwtOEd3uRTDX31gsuy0ii5ENcyIcXe4/3mNCRfzWdmvCoee
Pgfqo8cK9gDnlrJY0CSY8ijWsdHR4mczsZ0jHwIKbeom5scbaBEbRJ9OGxG8hK/haNrfQnc0WvIh
O00muLXgh2r7MIOri9kPAcGOv+OIO7cnXxJ+bIahoDZCMZ4oA35XxDS6EEthRUfNrKVeEOCUGng4
IInNBvt6OgIHECs3dkz2d9aAqzT7bXlM49zeBQSxAXqA5W48Lt1VpI25BXAAoUqW+LKWVzy/1VrJ
BBsfmlAmkXxnq1OjKB7oCfDeln2wTZAoR72pTf6G322CaJA7z0y74/sWBLB17XvzQit4VEXhuDq8
JpP1yMdevM5BGgqdepKD5cNgQccKKaEI+lnzBjuF0Bx9lHYfhI19YnhK60F2TCXElw9Qz9LfPyz+
rskhzTgMeH7EEy+6tpubfk2F+12g5VGwwS33AfRF1cBGcZ84BKoeyR0gEMOOjdOhYMCUnRNQYwFl
PnEokKfXkaMhmXdPcMDU8sl+6eV8lWZNe0nueWPBsfzuwoXpC6xtQ1ehgF+0PVTjGxM+AfhkjP2I
0EL3JKMs9/T4zMKNjfM4hAnbG1U4+UQoJMN9z4o0fCOy7Y7oREp2t6Kx2SP7gP/RbI5aARAG3+vg
9ZdnxVikhtjyRNUoO4v3f2veFe5Mk+GWKU2T+S1yVm55HYKqFADGLNF1L51qxGkRwlmYFV79F/dc
s51KmvjCHCy7Z2fcba8T+gthPD7Nsfk0j7UeK7f3Ss/7wt6bnn+SDSafcljzxLHr9Sq1/HmyVpBA
eQ6qvPCAmfs/zC1CreGakzgh+UmqBXpSxKOU6qTznGuYUMof8LuFo1yGT9FHMIVYLuwQAyv3k+7i
uzObm0njdyf67fyJ0YHHq+5pwJVQotRTOjjkGMRrvIM4yuXPq1MdTPgIHZZwzmCijzO5GQwa4m0e
jL2uonIWYpqY0N4RIe2Q0SR70pcl7IBsM+JrYnt6/QA8XRX3aNRyX3THDbJtpC9C3p+SsfhtL3TZ
HjTwSCvZPouipguU8fj8xKpurTzkIO47ODXlW61NNZkSoj0HLEght3XX9Bp9qBeYcJQz6JuPA99h
ep6QVUHOVLgvc+iCyF2BnY4Midex8rxy4PBW1OLWakTc/icxFp/gQgCWYJBcrGwpKccSS0rTS6cg
5BHbpxZqohrPHNypajJlA56dmKw0KF6vm11Jtf4qkC2E3r/9TSShTqQJ/WiVuunTOA23HNY+mlfJ
IPMTXGEQOR7hBKtIOe/X20oWmYjIpB+ofqJLYW+TrODweFKiBzBZPRHv8wFbzVVLv6fm3jCrcOGt
C5FncfC44WrvgPs0tFyeeY2Oc8tNBfKZdmBnSsa7F6S4+P/x+JhHeWsEf+1f06jyqbr3nYqhmtj7
UpXBfjvJLESjfiOyBCPqVG4idynwz5XdciVonfSvlhm9eZE3X57e9GsB22bxp2INVVcBEotcYnPs
TOi8KyiGcq2Rr/ySNNhmctQGbGer26i+WuNhlRU+R3601Is0zsl8V0gyq5nvKcOBPGoNMgeuOPv3
vWnkThHXaVuNBgISw+t+8pFq6DTLIs6TPvfKkniGdcVB8PIr4sbWzGZkzqQBPLpZvcLeA9GwKS4C
bDP9cShSHqf5O8PXyZ7QCYE0PRCeIFNi2qEW4GRlq9JMqAhiUc87U+q9XG9VQV+4bP0vuE2qYtOe
XVsvbO3Tcf5EMAMsKv2UUSBPfcpE7shk3mVHm4447mXHe0w0j0l0DyprEHouWn14VzRYG/pr53tn
0k5r2wKwO720/yHCQz0XcM3KTveAvNX2M1pp5hePp6WGkO9nNcf34nENOR6IrwhRx5gGuCys60gU
cChnXwyOFqFIpZnqwfPn4GLSQeXpgAOh1TGdFQ0Z+2odRDs2mIehnJ8rXcyZj2i/hjDKQJfK4xhw
OOTDx8Wtj9A3AFiNZfGfik4PEnziaXodoWL9pYmoEhO+yqGrF07kf++wdC/abtftvfQe1awaRAaf
DVEfwHSMKBO/CXBu/l8QwfiqcYTbJRpDpD9RaVXoLInJdXyHlgzWkWtB2E5ZbxIaWN1Y2n4TFBow
Xo0QEEr4RI9edeA9wCpmEwXlIzxuuYzgiFhZTqJgUpd6P+i55G1QunfuCeBOCibm2nlGaB3InmRK
tCGUrdcfZRpwjaFTwI/mGqdMOV1QkdUsyLhUzqW37vYVBilfC23LI21Fm0k/kpssOrdf3u3pZKbY
Ub6tPPHL+grv4p5TZ5e9AjfELu4e0zM1pT7cjr8tieMTn5Lzd82+cqWernspY2ytYE+6i28EcK/V
Wp/S+0AZb8hJ4xpDe8TpB8u0hZzZYp9WMZUPR/a+0zKiGqWNeWE/e5gsBm7nzRf3vyTp4xbM6WhA
LK1QTS+mkpA8My7CyLxbRlZoq4w3gdcMlL8suXuMZrvQamId4VcbQ0GknqWC4BaSEePcoQUU1Zym
kdqx7H6nHkyX+tgjIc2Cr2XVmylrbz4dpC/SuP0ZxvHQk96hAcVydbdnA1/LVIhQZ6YERUzi2Oha
17RzGBeHeSVx1Zzz/pgAveH5Z07emejcsBDKaJ+pJYh+wB1tVFrcYQfCqezlfhSlUKz6gx8s/ZGG
7ITGfjz27bXig0wDGm0X5vsoOtO3iHHoL3agQLWE3RvDGIl1c0GDijN+4U3+N0eTVOgopOHJJpd9
9ac9PKCddxkhaSgmgruArvrQLPSomHLV5KA7lJFjXdXsyKKYiwYkiBC+IN0rvDmiWB8ESHNvFFzu
4gBYUxlkJ9z5F8CO6oKrNmt//BK8O4TIEmLHXAks26KevHkzvzkCpztwM+8/4/BqQVYizW5GLOLe
ajyihyLDuKB53xo57597P06rIx4mj9T1HglK2eDOurijsnLoBgqEzi1Cfqh4Bqrf1p3OGXx1W3iP
W2uHB5P0p/68OFmblPbKZkODtn4nwxQFBm4WsViOjTOtcgoZHjiKbcB0xeiO37LyigepE/LcZqha
kgxbZ0LeeAw4zM1nGmLiXeBgL5Cw0rYFtwPDAFAzC/mL1WgqIuuJYdYut1DJHso3WKIXLaGQE6Jz
6cn2FU7l8/LqMfkBNFp33PXr4ljYxJhfiezFmMZtVgb+pYHO8ntviTvHc8vF9g0urdEURyf8czsV
ktEn1p2BrREK6O9Lzd4tqEltl3N2T4RCR2nNvv8Oi0cZjwAOlQW8y/ls/fantJ1QJdr77g1zy48V
5ZFmx38yoWzBSF2+drRFCek64oljJqVkP3vw4b/2HtV41/jAo3P+Nk6z9Lleo0BK9eiwl+MVcwb/
LKHbW/bbiJFieMA3GVrqe3KvWuidcfM95evqi7dVl56+f12XgdMrvjzSD0Ysim4POrIJW87Uxd8h
zF1fA09Qtn3m5loeRvisYC8XupugrGmkVlSJkpBWLDj35xx33OcDdJ8qHoGf5DM8D5zKQtGg9wq7
9k7cllrqtDHhHmiXypEGn1r4+bfrwAGUwBmVZrNgg75rca2WUP2kK+DMFllpLpYe/EbYWLIY7/nV
j4WJgZYYPptRWG9rHpAIKhzxq31YlJT36G4NXxMuWi1xqdW/7Pd1oKT++0AL7zXQBOtZ253/L/HP
1TEWhbSyGdV6tswr05b/Sb9pBKx03WLHZdxakEvUnWGtYhSxMljHK1uLhN6JuWJW3xGmYjBDLSeW
xVvW03SWjDm4/TALjzKKLuNiBOYBU8j2Lcgbh9ExPWBf+16MYbznazZYG3iy61G6ectbRa2hsUSV
enleiWRJgVDUDxHCxoJas20Y0vGDhr33lEFamwdm6wvEYLM2QLI8mr9ZduojbRDAAzWOers+D5HJ
9S+rFSKADyOYhz0bWYH3oekNGJGUogZ6MT+QJhmPaCmbS11lXmAFiRKY8/uMlCv43u+ubekpKC4z
gc4j4hppMkNS0FkM0x/3LgSVQIYtgajEppahSEnAigv1seRlY91xlDMuTk4U289RYXJO/zNZj1TK
31ExU6bQnoj/qtHSqEZl9jGwRHUBB5q2g1H41d5UnGkTbGOlqKA5PHIvFhGlP7ymfZFKMVqRkow3
y9YrXFnzpG3joUqsmvSCM+dSra+T1hZ8Y+yDTG/o8xe2ljeOwf1zg01XfI3hbeQAxG5nnHkyXMSp
WHrSklQlFqJcTsiC5xxaKxh7mwYiOe/9dqwm+EOmLYru6wCjGUt1Vh1lzg4qKBG9rc062o9nbvTl
vffRqGDCMkLuBt1EmuT9dX9QEDqrw058RgPc+DKcdH3xaVe+/keZgwhqemJ+FrH2rAwTduD1gbEg
ng9j2n3lbYZwzJl8U0c0t/eGt3iNQ63ZhbxFCzFwuU4ZBrzYLVvmh24ipUKWU1NYeca/xRTzSdOO
6XzFRH1DRIaQAxSbyzVwvqqfKpuJyNk5ek6CE4Y+Y/CH9o1zAK0eFPPIO8IEoevdsWo7o2ZPMn8z
WAwWOZJ4Pasn6T3zK+CNZjWdff+Ok7KnNZ/y0KRsTAX2I5bcqs0eRh2J+4VplnxIFnOJ6lHYAaVw
Waec+4h/wp6tA7rwAgzHICg7SPsA23SSP+YunMDVchbXKc2Lm90sLy5YcrVCazbZfRVD1hUR+RiX
mIxp9W6K5aj3wdgf71DmGRwiNYSdw1m+0NMlJ7T0LwnWHPfYmCb9X/btsDyZaK2nSIuUFO/E29X9
4+mrxlY41FhDdf8xrYi0hKKwMfxs+1W17C0T8JNaIpuFB6v+ID50DG2cM/bo5SMPTCpONjLlM1RU
7oFuxsGXfuF+lroIP1Zouc4Kq+OrFfDQOId5McKwSuBJFiU9VgooJuwOjIfj+zUQCgvEiq6eWkQi
5NxGQihpNf5CChgG0In2aXyWgZQjn5mY8SA1Bvf1iHZyLjFhLkgATyoTSUz/55a4/DyvcBuPIP9f
NRpNZ+YTRuAVWP+JoPQQ95LSSO7MGG3SA6BgbWLGtkQSHI5h2Dsddevshwr90FNfmr9cPYQULVGN
07tiku+JA5gytN364o2xrhm/IH8tOYZf+bAFnewaQobeT2+XsaKGFlhA/1oxS2kRtgxzriFDbofh
jcTTDHkBbHwk2YNXmD4VfPhWf073gUYWlk7Yehh3ztbus+KRwZUpEQ1MlDwOz7U14jwlREcAfi7W
rMOAH8nWLf7MjANy5uzV9hjFMIzW3wcHzxG7efw7fZQBx9vQuJGDqs+otV7KbiIWfukeAbDkJcKz
85hx8OPWKCeCw6YEVec1kK0sV0OKppYoJAsx4SePGxgMuLOCFkgv4Cbf8MjLoPlwTIi8XCoWruft
CyHak6xgwzO8A1ujZFkfntVqR4nV8izvAw5fqDma2rIr+MACNqDKDzSCIrhE310ted+izXqrqojT
8IdCVpd0JXNnzsn0xi8jQnp08yVQFRGb4cmJ0cjvqC/5lptsFuuCnIFg/5/CS6uPYrM00Sj+PmQF
Znpc7T2vJQAbZZ+qFoQFXTjMynJ/3b2G/gnIAmEH6t6npbt055TnthFBG/drlFAWGjOfyHD0bzar
5BLpm3E3gX1eu5JWWyYBCuKgLz4kJyqVW3yoNYW6CbLk6l+BRcURNuGnEqZCAP41PRI9lz++wALS
IBcLlavOrJtn2vLrfW5Zv6HwgXuixn2838gI7YmOhJeXa20G5TwXcJBDetcerXeyd8LQCI1z0PH3
IXP28YqSn6WzVPveQuGG40bs6/JElteURWBi1KS8uhj/2tfOcYShM6MB62tghA9YHyLMHvab82d9
aFlAB0f0Sl9g3EdoKASFRVn9FsYyEW5XbzGbRRWlWTgCJvbNWL7nOjio7OrRm1CDPRxWefD4LmIZ
q/ZGcziPmWUGxi9x5JC9MVQHmShzhxxfmXSDxP37gJNxpj6i2vCh9L1gO3z/nNOOUbHaAVjQ3FQ+
ayo5my0+1ENr0buRS4uLPgMOq5TIHgmWWiz71/VLt6jKix9jRvk9PQ1zOsaJTL5Ji7tfENItdP02
dpU3Bp7tBiITzFtYrWsUqDKMs/qV0JdTL6XUewt/y8Jlq4emsqTIpGaZ6r/MQGYpOT39nzZBoA0D
h19gN/yyiyYc3bnFo5WinIYSvmm2X0Y+Bucly+hYxVhRb3iMbkv63NC4Zr5XtoUJNJwaNsCNw1Ya
V5kEk94m24NWHLlZ76EUcr1Ux4vUzM+BLBUovwJfVGlars/8GJjrQSJzfnzWX4J1N1fuy3uuJ4XE
1AU1dCvRdJmbwRBYJJpYzgZqnXGc/EbCKfDP/CFJ+V/3whFtxotYRVlLbuxAGZ+Ba1sOVtum7/83
HjiWBTPmnO2p9cGDQHoQ1vVl8UyHtYjj5t+qS4EPcyD6zZlUp5IQw3O6oJUTGw8tlCO0wKJXgsUP
ryHC6bYSqcjgAtOJPutsI6uJliuW8TOp/IVaenqnT+VkjyPRqi20HZf0s460Sb38uEkfJI3Ez793
+HNRmOko5E382+FpETUJsZ3U5gqpSRmKNf1jHjPXcEYWFeaHwNKuZ5xn3orjNzwq9O9giUaIQe5K
rdlOhtIWqqE3kwwcx/U4HP6hrU/XTeRnLpN7WG+MrUaL9fC3Ww8hu3hhxx4hCzvH/Xuo1zuvdLyH
6R3JUT/p8bExxVYp1r3bBxswRYnxwoRaPrhIinL3+PisHg629iJQvr8CSknixIlDcit2RmKPYuzw
MRNvARNMzI4eeeCGPXomhFBP8vAsOZYlma+IRSsEL7qEYJdMb1CH++32t96SqPe7uHwevZFj3ifT
25P6P06ZO4L9DBG9HwMdxsqzWjSca4jSmZ1nGlN+bmZLabYEHNzuDl/fVyb3fV6pXO6fJA7hGyOU
GXrNnMMmtg6Rr2oDXhzXxvk/feb5722ai0LoV4i75Xdq0WHeTK2MppXZTvnDfqwPqtE8n3eLf8GP
ytpMG5/RB52dIEES2I0uLIA/6UG4n5Q12VlihDeEamrKqx3QwohpmNRW/4VgusDdC6L8azvpWkMw
xHlxOaU+//eiITYdG0wXY4n9rgD8eMRugvVZ1buvc7dEcOiGEuV6sG/RJMb0xelv0LSWXBht+74V
YrL9JJJkfaprk9Xo0T4ZKTNeje0F2VWxq3OAaVy6cHHfhHXzdc0/ZDqIbTudsWmRL3L5SfWO1+P3
M3fw6pSyHrULRzNCSapeUitTobnI+KHmZm+1CYygtmRIwNEyAW1cnnF3hqbCWSDWpF8I+qgzrVx/
g9eRSQbxyroGCJ6jiPh+RzK4RYWo5HlrX0ib0Erd9UkVqaApfgCwO/jgDy+eJiGwVkAcpcZBWEBd
8fzNOEX79pOj5mSkBMMdsapWzp58ng04U0lYJ8OFftoQ1/GBX38u+P8sbcaRo449FKC43tuDo0/c
VdCiV7YyLI4NXw+XTk5Qxa3zRb1++MshjQdMuivBEh1/eHYhKXE2wNBChkq3Gp8617IUAkf3EIZU
5poWSceOyTQdV7z6pg1tknJMxUn77UggImzgg8Z1Yu+XFlpfyxVVnD+L9cdpn/UHcC40fJqdz1TC
aSeczNVGjS+dpGnm2jRZQsRC5AJMwi6b+mOMgq/dcUqHLY0mB+o42lUln6l+KTmRe1jfXyBwszEO
XkC09Q83kuCFldN7W3+KXWjFnhloCV2gtJtIP1X57KlpCs8CzolcVo2JxIlXqOCuT9Fjs6iXQJ9g
W7Mm3zL/aQzEww0GkYs2AmbS/tnXXQs+oJhlHzrKc5z/JwCfxkbIhhi5AfwfLzNxUBAXBlk+OJBC
VP+1pIRPmr1jq2TBX6YIAIAlzK4KRJFxHW7+HsI086dJLqU/6RRLqpgf8L8RQl6xr4KT5PF/2ZMP
pPaUQFj5PWtVbVrCm4WtCwHl++exeIdB9iJhQVod1+WJvRePdFHhdbi5UdSNaP5CgeVTVmJdAoBs
U0NDmTEwyJ9ZqGkAv20RI2tht8newkrO/FFp9Rq4bQhsCZ/AQ6xu2dBR+XoLKW28cN+4FUy1u/qG
kDNDWYmUimfyuoYNrP6NJdEl5FvoR7SLwLv48NkBjex6R/p1HXoJUBZ+egEUqDYADu+TpWprk1bC
BkwY/1Pya/UQ/xpdqrpYNhFOEqC2rqp1IqX8NK0fIWunmXmb/2NkDYHLx53ALzA5yPDajAT87Tdk
1xW4151Pc7TbZuFhRcCMnHjZ0TfYymi9q2DscdcEKAvc7tv0UkChFNWsis3hPRssajFRbbIo825y
ZybAA/sOUjaQjZsjpR5CiTEoC/G9WqWdUMh/DxA4Oltqe38w1Lbag6qYfEyTtK7ushN2eSnFgm1g
+Tv8qvwQP+EoFNuQhKvYjt7fQjZhU7QMZQVIhXtbkCfHyP+VwVxeWmT6/oTSMtLflBxIkxlbwx9f
EOyCZ6Rr7+nT5F7awnDY/3mPyZsGFUXDEJHRzmxDepvEtkq643hfo4C8331GC/A9S4Ked0RLzvq0
0F8zthn1sOof2PhUYgj3mrWVtFP8AxvyZK83sVXCR7y2cSlcOg7uDP/XnGo7043Nr7Yk/vk8FNDA
fBqUFPIIzKTIGrAJSXFjshICzLjwCi1vUKobRVRpODm4b0144NXo1bEhKwUKlSkPNwiBtJ2OZPQz
+JM3cWxK6OLDtpRqkSHL5biXJPedwMXs/Bw/zjdWpNaZe0buBK6RuIwRZkSwyQkXQYGyYGhXgmsH
rxosMZJFi8qKt2WQMUHbYeYsXb4oA+CzKfQeFEvBofn+QSjDivS6EV+SZgdLfIZ+ghTIFXdGbxMD
dvqbPgxEOLW/m0e+0TpmPH7t7bhLsKI5apF71+NL2ks7rGOl5Ya9+vBqgTQBQqnv0VvDe2fjA5I2
mSWTt/hYIZvK1NZ/VFH4wR2TAZ/Q6wMXVWoDOA8MTN+6u+vVduoVSGqCiDKLEb7O7n6wA2lThvh3
CHDEGhpTv9XN+hBY+uP0yB5ymFjxwen24uhWJ27ggZJJY65RQSA5me643H0ajgSAvVUCQsiv6l4c
bNSzcla4LNrXZCCW4ZO2lKF8LdRH6EiXI+Y9gi6VxaB/u7DAIRQPlP/0wmnP6CTKTgTHlIfqLsHk
jHTS4o1txR/6ZQcpi3q7RmgxhuS76g3I4XRA2rkWFOxzr4W+Rtgx6PFXqDm/w48gDoLPYmRq1Mk7
XwDjZrb7rpHI7FSeubWPc79KWeOFs1/uSAyZ6oyZQntBP78JYfovfIpMeDs7Y6EHbM4E6cqmWtgQ
s+QLxATwg7R20NtOWJX//mjBddycJ4Fvb5V+x42zgbsyYFKeMacViR5duMdXmEWfVdm3Bet1Z17B
5ctxK1PpwXBOQZfAvd+beNHmumzSzu9LoxD91Kg7gg36sij1RTooYS2o5W4tEYW0dU6w/IOBJIH4
G5UZpfAqf5TwTXDnwa61sa4I1jf25RmBLCDbhRaPOua51dNgoeWhYczNSRL8IQH1tsJGVr+CQ2pq
dMOVGwXQ/HMedSXJXB0ixOdu5lVfBFH+SXO9UfzXpChaYBLKgu+0zMbf9tJy23UH7ZX9yU3sYA+0
McEn9rbV+dFfC/v3BATHjNbCrGtRLat8lRuTXwfFuW0Xn0/3LRWZ0XbucH1ZudY5S5Gv/zckb/gH
e6gbGQsAo7mF74/42sdSC0Eb+gKNoWoZEjFSlylljRLLJMJFIz9m1WKBwxIGkyJ0AvyJhFZzamJn
fbJcwbqZ1KRau60RYdvOUyXwXtHL6/Mnl6ZC1i2DOTeTEDk+EXb6/Ds0txOaM06MPO2Q2nF2zSRu
q+H76xIQPgS9Hf/6woZ0EZz89vBC7cMCwCLv0OqEOXhiYgHA84HCY34T3++PRoNRwn/qrCTk8i0z
9TppGP/ffQDAA0PVwTxLTChviSLT5dEVceQr4k3RYTG+1HloLmvhJdqy45aMZuN6ZVKF4Go4TBmP
h3uBAJMOuHtHBS9vE8rpYsZdn5ai+/IhadoFPyo4JiFxBQxBm1GJvKqVmFheR6SBaASkQ97npwLh
kz/tlShjESVNq7kt9AgjPX7iTBlkg2+GVcU16GWu+OYnPvJRUsyiP25IPyNsLOfYsUKRQf6nWe6I
5HBIEGJ5Y9xxhnCd4jGquyOBIo0nqK5VkOlAffWaOkfu8jh2UbLMLvhGrekMXjtZck51I+cECm2l
Oa6AuRcyPq5BuSKYmIepwHNdD85XMajF68TD9POucA4DQ2KHf6XCaNA2g+PeKEcHgmP5qtfLQ7Wq
KYLdWh5lCKUiHIARspV+wZGDYN3inEduw/BI0rjxb3BjJlgJaDdmD1CUy3mDX0XCJWaZ2ms6Ftxw
1WgLKhwdC3HNRlIm83rNCzh8MMQ4iWjmKFCtSYq2S/2/fJgpw2qGJiCohGCOhNrsVuw9+pXccd2R
Zgw+cw0gze8hmRRhk/5ISXXyS3qc2hcexYzp9u4Tg0edqD/3vxbQBu/yyOGhFH+m3kh3QfskUb7l
0WO2kP76IHw+oq97tplXocJDRkQ/B6NlZc8QjgUJYkRdg+f+f+W+4ME4zVqfNQX9T9xrJ2UJbaD6
vAR4YHepZfPuPI7ziF4TNOje4S9Z3TAQD03mqkFHqxezDPVKZmF5sO5SXkj/w1bLGouBSdEeVmkx
xeKgJVc0YO4aGyDXSxHts4jGsd0dHONr68eLYfN7NKA770JQkBKvL1n8JoMgCjJiYCNJGPFGkL+g
vAsYSgLZ/XfXg+GkE+ClOblc7HbrqdP86ELPm90srtgKasnThO/OWQ9t2brxduK37Zp1XMzCnPQK
5mvHIzp0Anzv+yvzI/ymdOUov1eElyLPOYVV+6Cs+fhpHUq8t9Y06YGcZ4sUQywOoxt4nbF3ZZXg
LjagYR4z52X7ozyIipLZJKwEEJfjNKJYD1jC23EqpukD+WvbJ37+hMBoD+qoLArUoNstd788FCFh
G6bdxZvwdNHCuhJ6f0jxXPO+bPoMpQUPxcJ2QIca6s7SUdk/9ruVK2mgWrW7gjsZT4XRZurvq1zk
tvsBvErFxYFwnCxDXqkHPmcmlqmGotpDA40hACecWpU5UQkZItnpdt9qRDV+t4Nf2Z3P8XbyRT60
iz3+acZ062P9cyCZsHlW//96ucWfawj0/eLwDu/Q9TVVTDaQffWx44JHeEJw55M+wVLwueIsywy6
LkuGHY85ofbL7vhCVoTPEtTDqdYAuxuLqooRflkyQb3dKeG0PiUDVPO21jgreAfFvaM+vxQu7vtb
TbjtFNFey+NzJPohoFTocahesdD8lLackFY3EkRABVSdxiaQw6UY8qLqPzUJ61qaqQl8lBte+Wxv
VzmlKoU0G1/4l2HO1M4Hxemh5NN5SRs4cDs46Gy0/c20GqRSZWB8iSipGP3UUrjJPnCkp6sxpsvv
vJQC943ORPOSq3v0f5UHMqAHELSWtdXH4o5+WOsBaspjVKHJV8X8/O8wAsZvLCDLjwKbhkvYGPRe
ekITpE3BQimKnnfg27p8pq8K2BiQz3DBU6Y75HXF9OOG8nxAkpBWbgmq7Oi16Re0T0fCJk0x2qVM
PcUwLjrnvN1KKnM5KhTFhPVbtDuU0i3eJJyDHWbMmUExC7VjQbnfjOu8Jj0YzTmufxZvT0OyopYZ
8x6AbkwJvNKEWzF7pmSD2cihF9OAMECOoPyBOeaRUjdbTyGnb1WTS6vuIfNHRFm4yW4L+lATI1FO
MeX4YyHViG5FpU37mXL0asA0F8dj9Sv3QjstbhapX/pzJiV03LN7zm97gCQoH9xYnILde47Iu/Pm
crkNNWBgzBa4Rg+triuy/aV8QEauCzfg+ru6pXxHCj9WGL4g5G1dFubN65CogfJQz3BEgomjs66D
hKiZCt5TcXR0n6EA7oSnCRa2KQFP0q7nVF2TvNn173/3wxTdDBjuZtOw1ZnXyCmmmPrBg0AEVBsV
M3i628Zr1be8XNCLhK+w8AHRSU5tjs1ca67f5cRZVCle6fpGwcvQ0Xd6OU3wH9rh8hlYpPB9MFBh
lMvQe/bIFkLXsddsFihzy0ErLeGLiWClj+jM71eIclwjSRaU27GCsC+SFjeltX9yskJ9ZTRcuBYJ
fZKzkND3g6VRB8lYcEyBAxLALuLhlxYNVDbKF8gHKWwRO4ajfjoFeO4cbOdER8KXCUfHd9jDnzK6
5fi9fKWXFIZv5Wxeu7hJyMBWP5oI1MRjw7SlyrgUzgzDND/s+838japMHFtikyalM2XCY8/h9Ir7
W588ywNLIWEETJ4M52OlU3mYjpH5jE4mQWy5yHxK3qBQZ+f7x0OB2YwDr3CAvubAHXVzMJbjeJ2T
XPI0XDYbX7I5x1ejTvEmfe6p4mpDS0dnfM2+KAWMTA6L8msxBsvj0YNgEUzJDLHFzzyZieHYyQ4Q
7162+9gyf7I2CJd7ONhq3LTpVJ0SajBWFg0dC2CWy9yIQXAqbjvApCIsIflfvDTID4ur6N2a0MGD
curMrO5dwZ/MloasLvG34vAasi3XFHwwfqMJMwgnKPhemjNAPsjDkNV8rxoJspIsvPdpuA0VfU6h
JTu4xcLljnoXEn51QEpjqSRKzwhQbxmCl4iHZTLdo7klGwCr07Hprk+zu0qPdtXJhm2hZ5+o9Aib
BqkFgmKyO6UwL1m2uwx21oe7twaNlZSE0jxOVOV9dlpfSGBTknVcpg9LZgram8JqCKXd//RmUqs2
xwFZNDLryul4b36R9HwZ+IwsZFjmNeK8cGh3M6momTfCmcnTErtFUXc0VIjK3gB/TwX20fQSIEiK
k1yFewRMivjYaYyS3qLmZ9tvm7++v+euGBfUR4QTTxtfK9x13sFJNNZ8cS/iXAgShtuL8PnJTF+B
x8PauFV1ngHHob90qD0LhhZ+TkgYzsiUM7YFXsZ84lkFr3mtqDtR67bSXFZ9oBFVY8GaeKRzh34c
PkHI8tRSNL5L8CqJLcq++LmDDqYyiB4gwZthkrKfMCtaSl+AMYQ4KZz5F798d/NmRc/ZxNib7S9o
CBIe0m0N+bLz4KKMFdIxM/cgxERf2OkwDudu1uqr62E2gbf9mThrFqzqtH8zojQaCnd/uv+ActrH
zfvmD1CjxCcl2fy+7fN3LJzyf/F8iV4ZX6u21TWnYaYiVnXLbNs1K3DQJhFA9yfTjQK1KlPr8yv8
CdYPG4zAiNaqJx26scOtpI5ZaqMHlVCeu64Gj2YWabbC8nNSq3C1lu4x4LNWcsjosr4FdE6fEKOW
8ryxid8Hbai0q0Im0Y6EfuNrnV6VdRv7HmVJs+8XAJH8SByX8N0TUpDWRS7QY7ODZWNDZn1Jlrc9
qn8lf7URrZYCpQcBpf3fn9LwjNvVQ4q+Hf86dV00ZbV/FAcb1UqpQdsafbMclsYllpiv5tHZCFBP
skT3r3QQ2FCVNGqiPNwA5nK9HQif5bn/uLO5sDTUn00jtQj/QqnjlqC4zzvicBbEON3PxGbodhrX
6hSNkTHbh7YjeBAsEUJSnX6YLXFjME+ooiZhxai39M1zBlTxjxx2H+sBxSQvTyfDmMlQwTM0B7xD
makbJMT8Yb8N2UXO+rjAu4Tdw/o1tRIRhVfnLeMj1zQNy528VSqbuJnXM7zLHktYfE5eV7g7XaYQ
XZ4nahGdwZhzzOUKCrL7W1AoSOmhu17ATBbADW9I+35iN0IeL1M01sU0r3bNWyeOvUVvjoQpX1CQ
THa4iGYSRaWiIPFgzjVYa1+oDU/iZ8F2wUGLbkupEjKicgcZAJtoSKRgUXAj9ubGMsDv+w4Jtpug
/xMFvV0x+JOOts6FthMS0l3YQI3uIo4iby0SPRa89Diccoorj5iYM9PpFC5ScOK+fd6cvaDanBbi
dvf5KG4W7r8IL5xyhW4z45zc2aGSqHmzS2FudWhuWY89pect7vhtPy/Y3kZwKoGs20uY1ODWuWFP
gtM3tHW1AyJH6FSZnChcLI2ZMlQ9piYB/UXhWziH0u5l9OTIH+NPU/4E5qibcam44OuGF+ANYPx5
0eK9gKsQdgJyXGM4I80DP17sD8Nwmepf18mJZatsgynxjFkUNhA4wNy3xJIvkdE2q9bDN6VXJRbW
BJHGESsvaF4bCeU1t8xlaJllCbJ8EGES4Is/MmnMVMJR+iW/8TzMZspAatYe1oECZ04qTeM6B8ar
kGzRA/umOMlsemQfOVr7BfCqJOjEWkZHNYP5t1bn9TBQYgCBKNALPIRVBMc516zX/wJR5VH+HM5i
Gk1Sf5kpl+EUptbYeQDgYxuN1E5eymReZFbvsw4GDqKOyNhMC+LGRUmwFDzTQZGKPknDWlYdUaaV
LEV8fjgL9K1l1oURq8xWNMRHXB17vVev3k5Am15Vkod9QFIXPJts2LpYP2OaBHkpdtEHXx2lsETU
yjGzH3daFWCKXtMAgkJaaak+FxMJ06T+3+p91+NTEn/MDEmG8XuxnoXG4hxrUZL61NMkY/F4AiCg
Bp1wVDis03qOOlU8KVjQpb3gnS/xlVT8+olHAlsqAOWo3IJAwdlQ83ScV5tzgqJiY6/xAN7km2bb
IyerBbkjHKgTTXoY4ptR/xro/43A6bYrsePu9Vz6bnFei7ODvqoovzTWvkiQ2Xt8HFigTYx6ZYXS
elP/X77iOkVvICsYXGt4MbczNJASya1zPWU5YAzSsxTE0GfHy720jolIYheMHragx7gBgW4taeK3
54OR2+3+IbXAV29SuwiRfna4NIaI3C8fHM18mA/J4RX3I7IYratKMFrt6aAvl0hoZTrP9gKkB2eh
OP03ATUQ2Q/l4ymQKyMXsI8rJV0PEUEs0DBo8vzrage/jBYro4lk4CNQdLC9+ecs2OEIY4ga5JYB
zk745hwBeDDsX9+fNiAaGEOlj3B+J7aeMHENZbOD2d78Ian4xiEBexA5eessR68VMsV/kP9vQ5Vk
f04k2P4LLoPQsJz8r/YMHuvZBjTWJtSjXa/V/9mSxrouZDCCHIIROpwsUK9W//ZdxShNrlbiK5ni
lFPesw3MxQEZLuJaeOL3faH2qNE1fwgEAG+kjC6mBtSnj8FdEXohE+Dm3r7PSp26Q+OxhYa2hiHY
v2bSbDs9QNb6B55mCUTJE3f5bZm+9lNY4EWJeGVJzEe420m0/6rY3kgiDQF6Z9pK7ky2u9j29lqk
8R5wkMezEcx0OnYWgthfsrH3qyG2H7ueWnL2EQtldbEsPGqUtTq2E70qdqdO8T29SgPNUE37I+9x
oaEbMczYioHRsHg/OTcCP4zxx6XuzFe2BUuh5NexOK4rhYCR8DsnLHeAiiyWAzEL1bZovg1p3pOS
4UE0zGGwckYtPd36Db1NoMOFVxPgWQ7KGZcQiVHM3ICKRSZGLsRklb+crGxcm+edhDArZBeinwQp
C5CxHfCh42KcC44Vdw17NpyX5OAjU6Ts/t8IYbuUPsjN9Cz/6TWFDkg1c9JpMFWK7ZNT/Z93LIiR
A0OLzaH1XHvGijg2NCL+xcuMreTzncCRDsj6Jd9nFsMWb03bxrjGDIy06Zyfkf0gVxnpVPgwnc1T
wlKYWFD+MlCZR/lEzzwRJwpBNvvaRgUDCaAebHxgaD9MG6l9uhUJtkHxeOWSisj/ztGPtI55nx02
QoIPB6W7c4WXBqrE+mjcDlxds3KdxZgi7zrdB3gcAMDci1SsllFx7cGEc9T5UKdxtH+eHuTZ9e7P
NCl1ON4dzB+z+1g2TJaT3BirGWNEkGw9pBD32i1iBIw5ybKnbF7QkMyMrI549FqL+BLR+csRSsUI
t61SIT3COWmdo0EgsdZNQiCcZazsSJmBZKBG4DKwqfX6jnXam7iUXx5GIJLcv3un+uK4kLNR09Rc
FwSQa6C73mRU5wwTBNZN4KiOXZXAq2Pm2XRGva2CeotlhWfrEK7oJ6HBeWildZStzmmJKbU8jLTU
bf1BBPlG36rA4v6lwpdPVppMdlIszLsme56+5ZmNC174Gp3SVvlc1UWdqGz8XR1OGdZP1Mk86Uta
266s9DdiBmCGv3ppvWIfSh5m77qfBtk/J5pVuHuDfdHrlmBLNmUTNHXvHoTmopISKFAXNAPZZPDY
pXxXQ/VGAnid3B9SC4bfwDYn2JWQB7xGdk/6BnqdvcTj69n1tVyoL3GUUT+IT26912iLSycn8epw
bsA6ZXH9rKBQhdnUE5Zjr2Q6Q80N7P+mv+XviuOWUzGdc0xky1Ccw6fSMFK8tI9sI/CSxOP+bHPr
Oh0JvlR5j/oeAuaVb77Sa3c/zuYCbxfmFYML8Fco0Uu3thBlpmh/NMpe5TAbLpRUbphBm4OrrYjZ
I/SMDCWc8/aOTw1PpGNhuyRBgrvmssDjT8wtkzz6aZm2tQ3URyd4tMoE9Rqx62vmRO/2BWL1t0ab
WAjpS5ad+Ix7CfL3lY0uadyEgCa3Zi8bagIDOdGTk/SphFEws0e9C2IOYO1H7lSOE6NsidTbjW6H
Ne4E99QerNXxHD7vcdeQR88nCR+FAmbsyoAQiQBTtxEYFzBzOezQmGznpdGDlhgt4X8gCwjXSKLk
Tmz1iWf0ZKxkh+qi4lvTsbBuI1u6UP4JoKxK6jG+wpyFWo0IbsMrWERblmZWIKoV/A+HGkTfsSgT
55Gp+aa032KLUKsxwyissBduN/k5m6Ee3iaxg8EWmZ4/8WabWkhnMmXDweBOSXRjeJps0z4Z+dUs
RlueRYulAjZrKwFcw5ViAWeR4FdMqxY5McOnhU86SXOQAj0nFEnvAr/HAIORheFxbDWUwDiQzHmU
tIBNwZPrE4F081TLZZIVwqqbWceWmnmURtjiuStM6cJj5iI+1M+T8t3fhFM7xzbll5W3xhuSzAOQ
WvJ/vsJ/ekXJcHIvfTTCd/G3JRChC60rRaWkBML91UMMjPxF4zSdnwmFu+i9SfB7ZGX5eZLCDies
cWMb361olPPWNCrBDeIJlV3lK3Joyy3GdMW0MqNGRc+3H+SvYNhPeiA2R1ZBAkg2RygdcA8peNnL
h2+Vn3agapSDiIOySFk3Dw/OUOy2vvNCV9Lk4eJVhxz+EsSMZm4bq2n4KSSmVavBz0gjHlajk3q6
gtnmScEOxyekm899HqTkitkHcbsSwyQvT/q4xguRZpCqXqaMp+ScTWW0ofAdrn/WRiUq+81yuuM4
bdDj6cq1R4u8+9wXHBVXQEnT470YLsL7lC3IaQnXbwNRh87wojgaGTuYn5ULI9tv0DoC459u53dO
tSnYtj6BsxQupwp65uZb1x4x8EMHVMJnhA+PH7JMkW63Dsqj/HHhpja4ivKJDltQbvkUd5Kv2wY9
dyFhLIZvkV48aViXfxqWAzwkf+dr7ZKaN0QiHXwMbIGRDlYwkgCcFpCYsNd+scf6JdTO1TpV+zCR
wN5CmTMly6YVv3N8Nh8ojvy45asXutYFXmg5fG19yCgYGWLU7PMy746VBHtIz9jLZCmBAdolnxbf
KjcA4CUMxDqoMHCJpX5wYaZBctyVoVEvR9Lcs/KxXP9y0vL/BfQlvcE56MPUOhvFVfeHdnOmrgy/
AMxLOjrhXf37w6LOu0sx81FvhstJ1Cv2sHk+gpaxFUlF+qpRkfX9VgC9aFDB7heoxTDwsKHVzRki
+gyb92UrPBM+KIrQ1YfluGPPVf462N5uVKQTZOnrylR0ncpyeWgA84J1TjmZ5cjoLAqoUnt8OFeX
5AsoBZ9Sr0RwcwpMU+gvxVO5c7ta/5qSnybz8yeJeGEOmA0VQItC2Ib6H9UNd70pUCrFex0HXwdp
DjOnua6FogbaZPbAsh0iLJFGGfy5hpbP7R48KmoWKf2NGA1Qn7nl/4rYTx4l6wYcfLl2/DFrhmAL
Lw8k9ntKxvMvYrbDDTriI8xjkcHdj0sBkaHJEpDc0VCyIZlntolLMhOrHtVbLAqQxcRLAAn9xTFe
3A1ywvSYKCRI1s8WSis8dHCXCYbtOqmQfV89iK4JDCT+8shqUewuBbHwYIenXHJC2tkFpRf8ShMa
kOgKG4fCT8sZejY3v08uQnKOkeoj/XSRctA29PKwk8NNs3qC2wlqHe9STozUSEk8Tq2jy2eJomXY
efC2eVATHkRJLyJPPKgs4/a0msVWn7l20tClxpbmpgja7rdB79L4SDxTpzC/xD105WishUDsM+uS
gtCdxAy+6KjTFw8Q+9rofiEWj3jnuiran+X70aU0wtZcQjFlHPos7nB1+9Ko17iEt7s0RhxLvGwN
YNZjJZIDKUMc5KymI4MVHO1UE3RZuofJurLaziFLoSQxs+4Z+7LAUiwIElHs0FwWgKrdD35WQJD5
IcexzolTtAUDnXGqlKV/WujYtbutfSzQq/G5a1JLHaFIfbzYbBtGwTyxHU1jeuAPx6y0+NKCNUu8
Yx/lA0iQIBNd29Rb57joZigYpYvqYZ8AbaimpsxXM04mwgxfGXMjqWXiQyJmpL34ampNdcBgPBQO
0xyi7d4Q+/RFIygCeSWrw4pZqUhTe+VS3GNa0DcRsWOgGVC5yl8/PaNdp8IwEBPEAOoJACoyAaew
FhIc+55IXYEEJlO3YuxHevcchgBZrjQV47a3ezWWDp36B5IBLQsuwQOz2aJoE/chx/pTjIEME6FR
i7YIBXDhRBWdBE9sqAO6EJNrsV+m/vFFO7KF71MuVRv6GpTpYd37GFXyQ4pbDAKKOd/3BLrUNuQA
f+xmtmOUl/CMZxvmKJvkDUfibMSuozJfQWlmVo9yLIwjsmoI7YxLtWvXm+uzMtSz9n9pvF+7Bkuo
BjcoU3bLDuFvAZQFD45dh3kVxe0qrCAelg6be6tmmUJ0ERcmHBKvXegtqUO92kB1RK8THwt6aRE1
l3iKsprFKrufHNzyLCDJVL9Vfr4s3LGbz6TifZQw4nfQe2PdIxnwUF8D1N+C78xY08ekcqQT7dBO
FBNw6ipGpT6mC+DrYzNeoue0VQExGz0YILeBiJRt94O/NxcJOKk5QMeTlRuum/wuI2numwTYbSa5
Ov0dWXIgjF0UV3IFrU/s01XXzXmI9w8sOY/L1KGeQXLWyvWFzyqBsK6z2p1T5acaD3GQMPg0s6le
Nt3GXA86vPPjudTD2JIcK2TxUAQJXkAWKh6sNzsWPHJ036kF75t2rMHRg9B2pbTAElQ2hHkdB6Sm
PAvRH2bHvpqwQU0KgGxzgeW68zu9npvH64wR2gqrffV5wn0o/9dSuhs8+6PtuufYge5Z9NiTu3j+
rtxipr3NUPvOGh+op3pCtEgohF1HRzx/onMJX/tvK4fjzzsY2alhOqVbkZOwzHPhZooSMJ82anOZ
/FhfYIDre3WW27vYzMjXMZ336T/SjHQcaME8UMkK7BcB0VPggWD23JArGrPcsamVTY7AQ6CmTlb7
2lR/84vvt6Gzy49QnGyRQwPCv9oqE+Y4HFjvTIxljQHk5bHj+tmnpnKt0NdVIsPRVLQNMYNhFgkp
0jHg5FvIRY7Avd4XZ8PXcz9wKtwNZ4nVw8Asarj1zZbVRdhd4b1e6HuRxQu1wab94je8bvXJ2bBu
yRk9ikh6XfP3rA/vxvcVjjRf05k9IJEu9Bxtyht0UD1kgRo2E2lNhuVASmmSPt88dKqqlEN/Bmmj
AmlIokiitw/ygJF0uAWE4BQOuGyj9oHBgkZLJd59rWXtLfGOyDRUl2KERj5V7SXBQc6JjQgbwxDb
/hEGhHGBQS6/2h4kAbsmizuxH/RLHzk3c10zrWRLgJEvCk9qy4DKszhnMsJ1HypIKyJkjxx/B4Kd
h27VkNCC0pL/fX2gRBUJkGialCBJdC2PdTbSodTGX/GSbToNbVys2Zbmd/VVtJqdH+vM0rv0jd0P
XlvA+/dgExaWdUqYdHX/AlWqzMvonK8G0KJGq9LNC31P92DL7A+lfb6thcXabzA4U29GHn/G+AEd
f0Q83yEPH6p4fhwhskS/cz/417MfjeTOP1bwaXH9fJWX9NFmVe9tJLHj84ldaJU6NELqQXidXtPS
IeIzz5ccN/GbDvGzIJjzNbvzBoQkte1mgKCn2T7sU9RXOxNdDcVQ79lkx2kGKf7jyutL82y/IYyh
YcYOIQPoS77/fCOJ0N/W0fYaz2+FIpzflbO3+SbOvzr10CmRj3f8ooZkp7C5iJ2RpQUsoarmYpVz
Cq7xcx/zUj2YRNNIFPhbVaXYkd2T62DoN2/phay1Gk3udXi3xWVNaJmovFvmEwV6Gn2cZ/gSpk9c
oblt9zzoRUACsJfjrEnugjPl7Js+NXSMp7YZI1I/6j97FHqBYcMg96lKJrrXHY+Z6C3O3WP1pJWT
kKoqaCJxTP3wiAy1LLyP8ZCsxTjn4qSrIHhkuf1WaWbPj9MnzqdXtNZmnsObFfuyRrzHqYuLhncl
hL7atgdysRwehwxvR5gb1xINmta7iPCEiFgtXM71m7gg224YedZB43P5VxiVkyK4MvoODQWi7bD5
26u9QS1ZfIPTO8+EYc9boNG9tC2UkX4ANiex8RLRII/kCcPHrUultyomU2ZW8siO48zY4KkOfH7z
9S/WhRtEH4rh+LmecgubO8Y9MPUnbMfs0AHgYzAUwL4EltvUHT9NK+LX1RdR16BzPQU7GhjO3nwK
WmKKeoPqFjkGW4gCGgB7qyf8lpyvcQ2LvxPnxm2wkMWZB9yZrxsddcNZ2ANEMrft51AOfoxYp6+Z
u7L/wx2chmxKhDaiavNA2FJ1dLbnaEGiadQITx5PGxVRl73aqlNz0OgCuF2DjMvQglAdp/vIa0mS
BZs6vrsn6ZSa6IYWijgQLTCH658+jAXwGZPIHnEey1HPtQ9uotzbNA7N4Gf+izZg3/EtnlZABNtl
reU905aMfZDj6I+sxeJhSfKkBrk9lbPqxLp8/B8i8p9YKAxtPGQEgWmBuO2FS8sUTzyxvlZt3qs2
tN5N2Cv9ogeIEaFIrfco5rMlm8YR2P9eXtbBKt8NYuLUi0e2Erscds2MlM4a8RNl5XOePg+KzFvl
igXxoNk8V/IVKq+fdurunmV2KJVoyIzPyfw0qY+YJA46KJ6iTvmgglRhdunGtCKjGoxFZG2CJGZ+
raF9JUe973N2wC3YHduFov/4L/I8gJggBDK75x6e12lLtAkmFxo8elTMnpY9tusTfDOAiistJDyC
P/blpJ6TKbhH4j3OdzsiQ1ZHQ2gnoaREbiWGhy3BKn5qKHMjOAYiQptM35skCJh0PgeMFT7k1DT7
ctvr4I7iexXcj4d65VRmNxX+fiF7yCvxPY6SCN1iVaUmCa52KmbnYocJrEf+d+80oq+hbtszC3p4
eIxqPfQjWrYQ/LFRyWYcDaU0VLj7PWa9K45ptsBO0oypWbyhX+hjlqhg5uDxJBq7hIbWwS53B4VC
Mrdx77QNcWUQPU5szu+x5wBxiR1DTDo13wXsplQIS8mOaqJcOgT5kRPLgT6C7fPrGijDN4EX/iQc
ghizV22nOFQ3mVc1Zv9p4rIAnuwPn7F0YN0Nxt4JNeQQ9tTUj2MoPc9bXztOiU53x28bNugBb+hZ
tQakLL2LzftSOG5YVYwBEAQUQ8AlSRnIm1wiZ+yMxU0A8vXaFaFHNdNXDWvHiNgLm5YItx9eFmBY
33z+xJ3KAC0HlEiVlMc3A6YMlOyvhvkTuAOKSSG9tLFJz9j5Jl4GFHutJVwNse3qjLA/y8JWH0I9
8HNvw9FKY8XVMg/95WaVqoXnglYK1PrDOSkBwgs0txd+bUxlBUeq0EQfwoJXr+fGoTVlcio6CiAr
DD0Alj3+PYs/A0SesB6Abw/UyhzwMJHHFdSUnw8WEwJUe8ljUG7VS13V3HSDLgLB8CrCabFhcElf
fmqveZuUprsTf0aGazrOgCekoDGam7b7lY/cfbtV22l3tfv7jl1O0nL8EPNk0mgV5c4eppV+OHH9
uPin9fUnV74JtPiaCSF1KvOid9QhVseiAmX6y4ytbYT+PHx1Dck+460OxDCx4VwDQ75YJ+h6vWvJ
EBX+Y0mfwpBdEm6tQKYJKL15kDoEreq1E2ufwME2i5NAsB5N4hN0/Tx2omsVdWmg7a2nVwqEGGBp
bgsaKrVvIuDT261h39y7UKC+h37Uns0aj8U4B37+KZbPZpkDGjFRfQnDrzbFDZFX+WjK9kgPW6mO
r44OaDv+njAQqRo96ZrFRaxvNRwM+hXPYPQ3qGQ9mfgiUUlKFcmJ6M1Xa5cbj0HpzTqOwTDY07hK
8oGNG8DYmBwGqrANc8vpEsxwX2yGzkn4yRhqchpD1HHBQiRYJSAKuOkDbHKJxNsjZaBXMhE+ieva
FcAejWsK9I4sr6GN+FRDJwIuupW1cbDhrJkpBcBnBs7Ol2RALo/c3qhgYjiB7BflpYoNVz8F5Fzu
TTNBfMZGZ7E9S6JhbMlolxxbM2m44HfjXKcT/J3ZWYvNv+tPZ2nKM1y7yBx2wudHImadseiudrYm
9Cqb7TnQWGNKNWGK4DZ+aBIxNEPELmW4qNoPJCtsHPLBcr0za5jVCfHxpoAKPvXzmL8fYnvoFf+J
LZJ8u3Op2l/ARLNG4uG2/fMdRcFLMuO7xQuvReKlMiY7VV2OsaodIJ8rfwELWR6+4Cy1higFNBe6
oQ3bokE6a3QOMp5mNDfMJ1vqvqptZu2nk05zvM+SGRlNa7XvILHbsA7TegOS6/z6Zyak4VATWvr8
m+El/4cUGcqmIsSCaqx0UUgCsj1kuDe6qfTvFbDCNnlej9Su2UNNnw1ROh0DdfNLoCpEAJhLXQab
eayYcFZo0GNZBNVafqzyKR3WzLYm9RgYwHI2kvw3GPwR1SMY71Qi6hIhe/V1pbkrzEIenEyLHkSJ
SLOACI6BIpa95hrNH67NkWQ+ov5etj3UXFytwB2oVn8e31KN5/BKVNMoYL5yw809VbUyrZJKE5CG
/jHY8rTFXDbxQfMTMuKGX5JYtPC2X6Gdssxbfzi5wv8NV2R3K04MjH4PSmyWdxpEnC4Eb7tKaPG0
lemsi3Doits+DtlliiWBGL9XhIN1j7KYB2wBorIgjppIpzRtYO1T3C4aERA7eh9omv9dcLKzny42
6BToE3PZ8n+5QJkwHMuRfv3dZ39wjwIvksFS8IvaqqXSj6WGDk2nQG3sd5voTW09j3yW2awfMD29
Q/u8vzTddTdbm74GiUk0s3jddCwjseNvcBrv5+GSz+Fg+SbW+muVntZ6SoLiJNf0Hkoc/+JMan2I
m0GUt6rQUmMEU0HoLAvw8kDE+fuQZx9m4bs0HGmjug4rlT94K9ow22sUT2ymEAYC0gTR6HqBNyre
2zmz0DMnqhM4/13YzJ/x3J8xV6JFMC38XMfY04BccQK4tQn/cw7AUi+b+KreMJ7e3pDX+L/8xZqs
OAr75kvIbi6rioKLCx5JLGXMLC2xrdFqVEseDvWnJNeq/QEDT80KphO+ZnqCIYV9mmzq0MiBMIPn
bI8snbgn5cL3Og+W6IGDqskcUX1fhpLYNDhmuKCzgMDMDD+PRymnWkQt/ZRR3yIcE/xsLKlshRtU
htmuzcEQ6yJoMmtI2ERHToVV7CAVgBjmxKR2/Q6wuvE89PHgf8aA9hYce9WVxWPf+lD6LnMgEdDr
zUw+N4WKBPI+QpasB/VlRnvt5fRN+14kcAZgucJF9RYedJLCM6nfSGFa/VnoewG5K3AZn9Nlgja9
qE1r2CLnHbxPlDSHM/gbgQlXiMVUrHuZAAStsFpnmJquOJE32IAB86szXr99ontTcxrOp9tdtL/J
k0/E4TvBVqlad964/AlnTzNWvmTwWa8zP1Lw+ZSsXsd5/Db7Y/CFfWuqDMWxfKtIEEoSOWc9E/uG
1Upmv5/iC2XU4fHAPZnSTDkL++a/OUdOnbo89KQwx43pzdqtaEodoVDSJp361Q4xiF5+7eDKC4lg
5e5y2OF7/2XOJE3L2js3bt9NR4ZYXDQ9VU5rsJN/XErkZFYenxEjODBql+jWzX2rg5Zsy1o4JG7N
keY9GVqCdbqGJyY9OxdpkxnTLWoGavM0bGK8njgKJuRgwn2kU5gOXts5PS6qPSQ7GyOpYu3q8NVN
4VdkO53XAe/Gg5qKfqn92bVhoVgr8n0lmz5LYuODybBv5ummB+GcHZfuQuEjk+AbGf2c8wq02Y2Z
hPyK9Rwgf7Tql3dYHSbHmi72VU9EP6J45LuQRglGJPy4kBWVcim+5cvGJrZQUN15Cp49J/jpvYiv
gA8TajVA8WH2a5EZnbdbd3uHXy3fsium1HZon5t31ueCTWkU9DrIXgEL+3e75KfSl8SZGXECQiWX
wFtvNJK2VdDaY0ATmUurt0qOygkCqD3NjMzGyt2Lm0iKO1BU+DCkljKYdYjM/4vNpwwJDMBnpnHk
qyA596Axw80FsVHvZAWWPOpJd4dLjC2XW2vIC4Yc3cbNRiE1Sp7pqH4FN7OXEP2FxL4yBgEAUlgc
7Ba5fgUaoFtlM4gifyZy0qt+b5OWAwVhF45QRsi+oI7TG47K3tKdbnuO9QhII10QGqV/KA51MsPl
tn3kGgGQK5j1B5HR2GS/Y4/XtrRmrL09JJm7EXOufu6DAqN0vFa8JHZZ3IyLxdx3JoZmkVoRsb3Q
jESl9iZzGnUUm9nAY1tX/Qp5anaC9jrW18/iIKDQxmpxQBKUl5oFhXfkZR1yCkDBsPvMihBRlWw5
PZ7iH1i3wj+oizP5si3hfCrXR8Wu56IxkNdraZ9QC7LhpwHUwS3H9/oFO86A9AK5zibRftbKdKmi
8W9JHLjDQfYjwfU04NxJHDaERm/ASvvAJRLI7dxypRrBz82fXj8ABPb95bdHw9qH2mZTV9s2D8E1
R3hKCJCKUOqUG+CNDyg9R2N4RnvjHBVoSpEDcJ44/3O2TEjaBxxwX5XiB4BqVzpcBudk3oyiBb0f
r3cjbKgWCJpAG/BppoMeq1IsaELkldefJpJ+pJ1CDStRfIJX0bemGLK+a7UXvJFSSxggEnyci8sg
eMCj8bBCKlKt6k6+X48maPnJyREe7/pKT3kG6hqNmlCoyq2Bzq9WEPpuocBybg8y7DVDI8EHX0Mj
XamMK2c1e9QlRiT04w4kBrMx8lzf+4joGOEU0GoNm94IJLM33uj/Gqu57qn1Dy0lz6RBmfi5ZA/U
rv83Oi6td5aKR4kMxJw4xKPT00K6KmHffrL6X61K2PG3dETNQ3zHG/63RUsVhxUlg84VV1XlEkki
9G0+k/L39PN9RP7glJ4OOLwxFb8MbB6wLSMgurqAi3kTw1WR6ePz1E1vocepat/zlu0bzAaDbXLR
3Ph/2MT3clIhq4pvJ9CVcPMyTjLby3gr/B/JKftfkmxrk4N53hTO+sNLULfCwfmN/RRWdsqo9/2D
EMWSoAzPgQ9hh8ROseCZnntIIwCKnGTCme+3/jBJSeJ46jdcSXUKQzqDsgdj99wPko4g3XzwRuqs
I+Jmc3wUxGiJvU5Y/x57B8GTHlPZ/Dr0rxK+Wrf32nYUUTKxhAk3v66NZ0wAcZuFGHaylCjpavPZ
ad58ZP5zTyCv+54M9uu0lFAeexg2H8MvQS5tcVs25LQjtBW+hTymFnZrrvY6f354OqkjC425tzoN
ut/s8jxhpG0Tsn16P7XIjx/JrOe1HLjIG3YiJIvOPfbAKhJX5rs2N+M7KOpbcv08K1c7rlkV79Bk
skI3k1KqIgHIazXe2SAQdqhJC+CwVlPYFik+faBQX2GAvlt5XD6FEsD8QiPtAokHzRGU5c06h0Xx
QTKDA7sBhUn2bsBHAMxN/adaSxrl7YuLmoJzadqqp53U6wmJpkb+DTFgQCoUHAj7jIBbb7blfB5Y
BAIL8lIE/kduthEmsVPwMQZICraOIfdh3DfwM5PhqH7xYVp3WeRLbgr022WsVGLq7kU0UXjS8rnd
jt94cCo/SUR8OEzz5dnI3EACcsXkV9IMDV3E8+USPILuSGOTgNwFBE9BIyXK2wnOevPSXK6yA7Ak
Vt83cFllpvuipl30R1ycOmItd3PmKtdzISxDgLfylG9Vl7+bMRCuuAD3ak94W1l+4spkr/iQx5kg
Jw5rN5szsw54mReCSAgFY6SoWeVr+ylDRIHHfJod770StZSfOnEZLkOfyc67A9vcnPp89SOD1Vdp
ozr4eHk+c+dFczMM4h/pb/gt52eJ2zIL9nYDi1gBoY2UgW5C5htG5joLXhUoNqT8Bcqn5RLXaOZV
E/Vu2FsanXxIjKQClYFQtYYQT1IYjDLehq+LEZEuiVg+7+DMGoX2SOy5ri6u3Nh7LuUXpeUw9Xzn
9m05G4T8coeSHoA2zQggm8dEyg9ABqi1WcxoDubmgntbx0bqcZpEUlN1OZwbo68hnwaAxn0hAJGX
yZ9GmGg7inR2x7jWKwPHKdmnLEh/oM+NZQtO4WSlvWGcrqUKP6Hu3chcB00YyqKBmuY8OuvQTkqf
UQzdHOR0yczwD7P7jD26lY/KTpQyUmcxptuOe4DqOzk5FsSMqNISS3PyJewaQOoeTOznQuJHARQh
JkKzuFT+KF9ZrobOLg+VG6E9evbhFnys7gK2tQ/VAav9tt85SOjyFZatVjFmmtuXidbH6rkTP5xu
uUK50NCTNDRHWCN26z8r5Q0d+VFZU3cX8kwzrG5+WkBC9MwZUC/hmcYT+nemto5IzYB9VbQAUeES
4pLdQN0CC6L+tzXaw0ogAPtf16B5doIc7x9h0LivFvAttQqz1xMFt0qNiMciZxDGr5u2w4lDRC4/
eheFh6h2htYqwk5kHUxXjpSMTXZXiIOqJq/IDQRXYTWilzZlQ+cNGyPc9nbKOdc823xd/0FJV+Qf
EYfLOtdpN+wWTUX6aThNr2v03DfVafA8AVXX0AAbEiZ3W7ftQ0F7XYOfdIEqcxQUKSZs1IaSNm3A
t8mqMtX6hp3NYlfz3aPykjT/u3OKfC8NoC7lcSOGYf5pLBaqjBxDtsTGGOrWFufnldh12i6tUawJ
ub1Y1gUjXtDVhiw+cJrnbx7GbOvnAUp+8pR8AT9HK5s0h2Nwh/X0YFTv9BRnhAa1EmvPydK/j3sY
tZrRMFc6HJJEVZFPRX7t/6iaAGhH9nEaJYYo358D5ZCYHVHkiUokwHZPQGgZuVEXYoOY/3sOX4lb
KG53ckNappttIiU5UCbOe2Thstyoe7YXcJ/NDWh7qKTxvvEVXhmd6UDL76uKCj/T0FDOYUkey3o8
BMCZlm1teJZIwkO/FxU0zkO7FUaWtrudDZhYznQdzl7a7BbEedBg6SG8AcYouG9rhrEKTALLfVYB
3mt8dPBkWHSMi0fdcVyCBKZI2iqpv0yAEFPJB0TlUrv7OttO+yQHaqjJRTGETPFC4h57PEYED6gg
mG1Byc7OE53s+t8VdKxO2y+Wq6RAcNmpp2S6/LhBBKpQgXpmIMPJ8MmWHgXMn2NC0AfK8POX1/pl
SlbRECsarxQic/GN8NjebBtHcmAOT+K8IHj3JQL+2JuwwFkgqh6Oi1z7Qyortk1bHepLM5qyhfYw
kOVGxUpRRk7ZnRHPExSKQH1v7HCJZX+ALxI1y/hwQz0zKuD3jatnYtyWJ0tqXyj9UWcEUXZ/o/BM
5dqbAHESeyoZ9bp46e0KwTerIkhOm0MQJTKe5ipkBL7Pz9wjLmkheQ3YGP4xwfGd7/ieaEuJUMCt
dry0QskvU7YOKYQtW10SN8jz+c3uuz9UKI1sJ4P9CFLL9NdTjGdfkmLFchtOc9n1E0Z8A1BZLp+E
sVuZ2ZW9F8XkfGT7ivYhVyzIuxsyTEb/vOGSkhnrMYbN35wI2FKIM7swiVPD9Oo3mtl9JJSYoxIN
9ttGA9YlnYbspUpg2m6rSFh8yDDSfYuKehkkxYR4+gqwSG29VqqSHGt5EPW0li4uRTzGcZUtGiit
Z86AZ6q4BPFJkOawxOabrCg8MjOLNE+btfd5dPccIBVyUdsLs4vEcVt73aUlW7gWWNARwxdL+5Zd
iCU+UNznwhdDWikV8zbgtZlMyzZ9/3ey3wEdCKkfDZoF+shJeOipPKRgbHjYLN3FsZpPf6pYKKuU
LLJCgfD9BEcEEyAWC9U91xHa26CztSCd7cy2xA5KBJxv8znN2Qfy6pOco2GVcrgJVdkOH3jPNGwq
4n1A50CbC9+HPHt102k1uGhZXN9OiuIGrtB1Mw8acScHlG6j6jeqELMpfvmxBs++4sDY9C98FBc8
NVP99BwHz2+eaK+1Ko0vKQ2AZXSD+L4/XOJYViM4Ft/+jMXZ65pOewQL1Bp5rC/NIq+p1YHR9ZJs
jk+JnWri2SZg9VgbqQV6GjOXZBNMdbC/vII6pqU4IB5TCvMbXFWd5OCnRqqqCOJKrFBL5SYiL6oQ
JZJTqagbhO++IgT+EhhaeoETNO4epgOQ+eu/l7jBGv+QWLcbjbV2OZzyTU2XGkfJJWM7zJAUB1Ym
Wk/n0E1WZviE3veT8vJLpzkBKkTiCBZe4QNjLnEd4gVNgM43tae2mtnnpvvs1qmx0Kt6UnyZVZ8t
VOU98xaYjrxxx0HBzMp8nM5uZHaonkSikjNY5y+Pz9/Pi3FIoAhlZJlEWnfItvdAFDtfDtFoJCyu
s/INzgwAOI8yDNJyeAq/SjGVTLb1nzz/8hz/YDjwaKcndTuwlNaYiZXqHaA7YnJ6YdkvA9Xz62EG
jNrNC2jJP3zx3kyhFw8E6F052SXuIH/GDNNM1+JeSXHMtNSdS48KeW75/XQ71tQxM9nq3nw/Aj0s
Y+VaqSgWKnIS5qqmO2Odk+iZOQRoQeNrDed6vQTME3gkgw8MXimy+SoCF3irTWQx9yG2lgYpIZW/
pCHvGEPrS5UtIQeJNW8qy4Z/7hSle5Vi4+a3NLgYwXS1o73Sw7vW03GodQHUsoKlkRzC5e8As5fL
L6/S8kvW2Tl78iVR8J0Pkig6o42z1W4MIllSmj0D98UK67cIE4TgmT8HP/mK8FxmZ+bxLF2kPEQi
p8teuDjNwG92H4sRr1nPVLJLVAtC4YulPmiW80uAPy8u1PVg1GHFl8pTZMxzTX3BMgul1aR6vj9k
Q11eXVnkp/PVT/c7/w9jkSwBeggGvAV3Lsxf+wwj9AqkjWFbc+JgsaFETC9GJCCnglKfj2v6LQgp
T+ormF4VTsSdTEg6LKoPK3/hhMgkzzgurkQwqMa8IEFJDr8oWfs1Bg3vq0+lFRUOJo32usItIfri
CyuZCDTM4CW5yFdajsbt0VQevOBUSMNgnVbGMw41GkPXNOzxgpz4TRTqKz+nMo6ZTFeOXwp1kBBM
7VoFOS7Zls7BT9F1wlY+caouJf0MVGLLAXBoEIMOxcM1SDTg2eVvvlia+72ME7ogD60Gor8iXjNn
DAmpvWqWUxPk9p5WshaAyC05QLKM1V0qRbq1fLoLWZ9iRoyWpCiZDOq7/b3s7KTEwaOcgLkLr54j
jkogT0PKDTG2wdKKx2HO8Hn6YjceZY5kTMFG/z18vHjQivZSot+c8T85GxrVMtzR+T95BWp/Be43
07NR15qepmMMfGzA4C75jtnYNngdt4LNO7/EydLd8fFn1CvBh0vFnv+i9W4Ulr2RAKvGQJAE1roy
5np6lrLYpeDEUjUAx7/LdztqCzi3NSKzhSik5ip/IMd7Of16evbRfv1SEkFDkdzBgcqaF9cBOgsg
/o8/xN7kilBI+v7/VYbcOeCx7sJt7mmRFbR1zbd2nXYDc61RRnFbcsbHweY7IXYEAEe52rgAw2jn
3wRHDPdqtAhxpF8aTJjiLQis/k9iiAn8ut8VOHJSy3Hq+c8AgJlQ6Vi/xaP1A3Q/uZVoVjkHSU7w
ZDJzN5yMiBdtZZI0ICCAmb7QdVC4B+s5T4gfEm4spKq9xfZdTuTusdi5adV4LNjSNDXBcE/wSOf5
n3lsOjQrYc13KvFXxyiUOuL6UPK3j9R2hqxxCjE1yCjPoiSX5ZJ7L5Z/jAZvG1lbcU6VHZKlWUSU
ARwXdHWokOASw2V5DhFwpasYbhceUsUgqbU0PFfBAIpZ3cR8D1Is7Uu7cltHgWvefIYlxHB45o31
TxNBrSXpid7QxMsdALxsdbNlcjvZmI1w+9icsXWh26yCaCVxyZ9/z7g1cy1bE6GvH3h0F59cMZlq
9OgWiTAQWtV4HpPsqf75RbWXyTLgeca7Y3Fnc+F14QWXqzqudLqSO5Re2F1iQ/7w8h9vGZcyP7IC
J/+yO9Y/WfxX/jpbMyNtU6lV6HoiwEaGql/Pshu2DuOVog5GDVcjUy+iQ49s1awpRo/o1VCAZCp3
Vp68paZCV8+aliVB+nbgcIEAd4UUr27cvYiM+Skb6/B16fhKwc8sWFwcdOIlyiCEH6pdvbcH0OfF
12r6PxfzuxWPIZpoIbifGEFHwnWUwzNVWolbdKdnxbH1VGfgjGkLxEwTUZIaoxNkHO3IyRx8ca2K
zY+fUjNIyVvfC1Tt31HAg6xRr8cFFx8CHjoYjcc1P6xlo7vWYPKFU6+Qh/V0SMP6zH06Mqm+NG20
iU1OfyIgOqfxUcXTVxiDH2+PXCaGqBp9Q3JXlf7K03k9KVChL5MH+FMM979ajta8pDa4kCgdvGIf
0ORIadtchHHUL7Nnki9pEsZJCuhoGe/nCHRcRyAYphV28HPx1AT15V8ogedzY+IpFTAqvSlrHLFo
9cSLdUh2m8aL4ZZBXfg3gd1QHvjojtlgoCrdH1tanQ3oWmAZnibSLLmFtz61fp6yXVoHbq9fjdHD
qCTKXU/m1Kp3Ck9UuUX/azyRn7MseN4yTY3bZYgHMtrtkNy0MX+MTjZSgIWT2A4U5fvr2wKRZT1l
mG+magSdaPvicbG8ytqAGStVuACU2vJ8YDdrfYvkaRuvuKqvSBIn6Zls7PlQdCBPOON7k8FRdonq
eGpLw9fGznaVcXIAO6qX+SEW/A+PztfEHhNYOZldvH39edl+/mPw2vLn+r6Lp7alKSf58EFgdBrH
mm1y/x9F3Q5FcOv1kZQA9xuHMI27xh8FbOSNKgItFZ+i3y4iy7El8ubSAdfMjwJaJB8xTvGJbDaC
05DpIpCyg+Trf+dIKGCOULFKFQ1nSzXuCbDXsRHUxXQxte+0Ss34sKDvNWTH3oUfIoIIJqK2gOQy
g1lo0GcoUhZlUANd20LaC41WYpNHS5yJhXpkDh0+UiAmfw0uiFFIMV4I6nz2jpbNMhjdU67VUQRI
a2eKoFk9svlQ3sKRWIlRfvPdMh+eXdcxI7faPrnikb9ao5Gz0Vzz2tcrXPD9qmS9NmthzZgsLwtR
+06r48BoMkLuH6FG1ykuDkq+psbrUduQzmAzz7Nwz2FNA2CovYEF8Bve+TR7jxvfi+qd3VSZAZuG
/srEVPbAz4mYHB1vWbHW6Wdk+DAFGGmC4DUx58nb9C7q04UykxRagYgdyIgonUSc7+QLwC0gSmgO
62P5L5TGNwGZQJmAtiCfB/csfMskA5fEL32iPSle6nlJ/st9nEERzyzjc4dTs+SToxE9ENBkX8XK
CvXuVvjvnRBI8dzucD5RCOc9Pdp/L+NRw4tPN4KqE3C2Oml3VcW8J2DKIGaBaUB+BLJvjlmUJckv
RK35K90d5GOuwbVwj0eImeLL/XUVbaBeA5/K6VyA//E6R2hy5KFSc9Mapv86X5lb7hwkmrPCxcwC
DHo6vhoS/S+j56PjeEIf7BwTF1HF6dOHkRL/T1O4/n2eo1MNkGkV+dI3xkV6rT7ofaw6zvjJrWnL
FQlw0mPQWmPKxF2B9JY61+ZrLV1QQDsHqYG+nRXm61EwxRkX7QDOTanhdoE6GPNl/apt1gn+NHT0
xXGE5wobLcEzRj6/zGI7KgoEbWeYzSZXlk06G4uNsIfpJ0Vk0W3fdFegVzHPr4vIYpGVk1Q4aJbz
Y22bHzPi41kyd5KBic8huX/6kZk8mVBWKiptOoKQCLVWwf4Kj7FcWW4BRqmhTn6zDea86So0oEC3
+PeQl7W/aOXQb7Rl0uKPPO1yBz9v377+QTLro8Fy1OsGiBVwSUSFgWn5e2d1AuFXaU0GjRzZLpi2
vuHtLBiPiqsjOseypXUTnoPskUvJ2WnF+J/MkJ61iseTekSKTtqybdC9tBd7OlGAEqFRJWdg0SA1
PDb+TWMGYNp552cnu8SDoyqKoQRJecsp3z5sTLcFgZFgrKdNnXV6ehC/osHj3wCrveB6m4UUM2Tp
gATNLSXXaV1uxi6sv6K7qbOt0LApAIQ8hETuGYLr6QoJ48nLoevxA5QcXu2AFZMxohFZms+FjQze
QA/E/1jQAIv5e7+vpKw852pGsPj6zghnSPnMZAAmW6KZ8t6onYwocSb0uaDZgXC0pfon/vPEubZB
KmOtEBJwpLoKzt/YyZBJKS2v5RijxksTLeGn01HKwS9lnvs9iiqaNtMTpE/LnQZ504opzDnDT2Lg
+IZc+1Zx+AQxfL2M5RX2igFRML4OwsUcf9RFjEjvFjKZ68CuHd0EC2N71IVYgfMIvmMBS1grq1S0
9f0CMiCiYyoA0l3s+VFn6JKsiWRnVzT9uwc0NxDpqwE0O+XcBwi1TZtFh7oCWaqCXC1EZcd/K63+
tmrl+GpuGwFx7mnXtTfNXHREp9Fyx11CsPy7L1UeqSfxqQtcCysUDFuYj04Z5soWTTGzsJ45vy5m
VGS2mtk23h9rP1OpQN22ZTCfdGCtcqLr3YDm3v2lXtAdyxGxBm1QdtV1XcP5yZtzs4Orcp2L/x7e
0KD/L5+gZMFAZ25Qt3luyaXZCF5j5jjuyCoyC5SnWK4crN1dcoM2w5W3rNIdz6vMJbYCmqqooXEh
5sNbVP0KUPXFi+QzHHL5TqCFDbROW/jHIti4s6iSjtXAMjuYvZwY7KK5qV0YhckhAlEXKUMLVg+k
k9oxfAqHLusrM1+ldOMmP2iobIVCKs7LVY08vxGyXlLFqA9YgkhRRcQtPauDYo1kqvlYel6uEE4p
k0+Wamb/Te0jduAmR/GkkcAyp8LXg+N/IayOZ0S5/D05HrGxXPswoDabxLkw9u3XgPyt3sp57TNE
Ytbp9hubAvu7Nbm79sBA4lP8AMwx2ZUxTPpNA2emcdQ5LnwXahP/esWQWmDpTa7Hc/k/M8IlOzPq
DCONy/+Ak/zcVQYNO/xHBoSf4cYjlJJtsgm2F78Z/C46w/ipBA0CSrwpKKoL74ak5fDi8+IkKoBe
ye3I8OckxRFpiytbiQ5epgrATg+9QJI0aO1rXgRoN77u53c4lDNP/d3MqJt+Lxc8oJLfpDJTKKsz
U04QKasmU4ddtDNjrMHfjHEnsp/a/UzT+hR6LWPLmSou2GkeUltiDH/WHXx4ixaaaYYX1gno0ojT
3RWzkskiav8HtOmNbJRV39QmdDfpYauUxXVSz6O78csqClsDUgMixDvraQVmUzZU6BQuEsTCNDcI
Di+aJR6yJq7h3NdKwZaP3F859c9SWDU/Pk5hqw+3xeQw3taHDT7CVZEziBqGX4rwf6XI/eDm/Txo
SHD7F5IKz6TRiiiWpvo01HN+6UEHODsOqtCom7roQwhFiYBdeCaMLgoIfWuLeK9D/Sli+GKUDp+0
xQLiHXIty5puFfCvYmQvA7GL6g+cEb2/tSMyCIfuyuAyV0WbNqDS5hF4+LjmfSEgFP8IzTlcfR32
Qrn8LdqWop/pkrUfa5fauOqnyOGMJA3hzqHaynkYD8v5jSp9TGA29ANocx+iSU2SbuduiYwK/a8/
MvGvUi2mwwtaXu1LqS+L52NQGPWMDjW1zEN508tCAmXZOp0itqOStUaeYzRq/ozPC39FvAVNQCVc
XR/zwH+YLu7mLCYS2pmgleQotgLq5ilHaEZ/oREz5u4YqvlEyZXVYtMB5KyTqUpB50N2gIeGfMay
3rgAYKVuhSIhusA3y4JKGrx/q/cUKe7lPgJ1B3kjTABGQUL06VcQIZh/jVq14bXPn4E2Pv100LeU
Qg/s2bqPXBvQVzBDAI4/TFFf30k8BGbVABAmCfN+AkQUA/qNKzjVhauSo8cb4/C0BbkS8Yg2HEr0
tkxv9fske63tBShzhp1em+mTuTxCWq6Da7JkVZrDJgtDCEmn/3cANUb9qL/Oe3Nf3+ZbOotc9HXU
dhC7523GMZzzen3OxAHr5/3M9gnAMhDD8SuE0Q4rrS4futeeYE6HzyVWt/VumQrxL+9JJCLs9nTl
HWKq55/4QANfnTTkXKPnSRa3Ei+We+Pp5GBz6+WH1rZHqYB/KCO8stXyOinYOvjE3UM8gFMcbbUf
Zk3mufEaa4I6+kuEVaTuRupqBZv2dUCg3KeNcs9TjV65ZTWpZktu7EEwO5BLCQKeIDPrYBbRquNt
kOp4Q6TmutcZKFxk912UBKWQO1bP5Ei5Uco2Z7/IQjll6dR/WxWwBYtrzwCTeWTptXJjEzEuAlam
xH+QTacmjPPXrLJGCGUKxisSxCISJk9prdm7N8eGcDCwd+5hIZbZEL3ZqZ9F6VcTaa83uXt8MbrJ
COpYq0/yZy++7neZx8fsYCEnGRb8GrA0udF0+Am1bwo72fr9e3SXWanbbXdfuq36wwsImtC1RD9W
OZdMP8TQ8M7YwDQGKrgpdBt0EK+YgkTxUYKYeydqCiL4I0OPx0+YY+YFZOT/8mr6xLUVIFTDYEXU
K7nrwAAH46w56FO+0s+/ta+FF99Cuee3hkYbYfiGhwMlHYG0W9O/LpLBERrk1fFN9pmDFenVdIo4
PJadDqV0O10OaT/6mgwzi1HA7q4ak1257TzVRlSZzxcg8Lgnk/d90OY0rUh4lpxnibvw52ltPkn2
tjnCwMouPHuWsrhEtRwIcBBWyAPg/+kJJ19uaycluiCxS9FeWPEMPVnaW/y61bxqARV/4ppeYFuF
y0eUuXCLXmzpyUmRofltK5csK2zCn99Geo0Xo26FY15YCX+hujdLsEAPmIb0xWozU6o9eFWXdqBg
mDNYPxIt7gFtgoFJ6hFAw3V3yDVP8rntFhSM2yuQBv+HRLfnAy2oU+IkOYEb+GkJthOZ4r87VA2M
3NsMAPOLPjfJ2VBEcBQ8vWptkFUJ6D6g+1O5sK+TS7uX4aUmw0v2hp85d1Sn6KE9QARswT6VgOqV
5nKNokyvZJila3lmXiY9iq74ATaJ1MONUAWmQJOys2vWzqi6E+DFkb8djAxsGKJjIJ9ExkL5CpwA
p9B2O25vNW1vi4SMuWMj3GJM9uLPipvIfrwJNNXCiBXXmiIWb3cKTqv8R+CUgkLm4GKybK2cksJt
OJNDYS1EQGvt6hPeefPpjIdFXY/l9EDbByQ3/oSmJw9SBhrj8id5KOOeWviPQylGGKo0sW6K/DYp
35rVxsnGjO++kkM74KOOjjJpgpqc+JAcJtjnwTKRTT5XaHfrQZkcGmwQl8w7V7Li1wZP5Z1L6+D8
S7JTOIqZxLnDu2m/1ZqzjcULQfl3FcOcG82QWeflMOgXVvmoXMV1vUJO1MXTdjEWgMM5uts41tIb
djG6q+DkMRoGPk+Q4vkR2ZgLNNKV58BY0khwKVST791vk5OnM9lrIgrXZjNBr9+F8fXluO0Xhxvm
LmBskUjH5gYqJUX4kTjQzx1yxocvlDfhsIA2e7HKArYBuhMdhZx9LXxDW6tXHSRzLNJFSqqU4R6S
q9XQbTyFPrh2UHpvbxzDE5a0KgPeLzIiZr7f7w5tnSgrd3mpxJUfrxtKT6wPi+hjc3gF3Kw6uO41
zEHDZclsBQLGO0UEo1eZFgZugtwva3lsQe74KYNjQtAu/sxfqfqUT9xl8/hQBEiNf3eT5l4cNAfg
0QGLSW+iJZyGqVFqu8twIMAmILTxJQMZDDe8oZMn3jqJX+iVVAWv7SE6SDjchjfiNwVBQzyMmJ9g
5iUsXNw13boXyoPvzvy5I8FmInJDn0T78fsgG7zUU7mPosfNDpoYrxl2RRLN6XAoN4JNydDPQ9mX
sxvz7kprCCh02YQZdr8MvWWSQ8ymjnkK4dypq4XSQYK7vTuPplSLl2XMALbBrTkyrG4X4okgOUty
csyCdbH497IGgk68B3dHn6LiRcG06KD8q+Ujb3y5ja+sndmO/9rpgywwAD5J9V/iNDM9I7GQgEsv
TT8N2ZsMlICqOYuIHUhxehssXaecYi91PGggsVoTwWudCYuwi6abw63BmafaRuEARMN8KUVpLcE0
ZoIN6IOMZvZAfov73LdaBNcv3j+dnMEF7Z7chyYkNZeNxZSMjwa5wMnYO5236DNiuz+32jf2SJfM
s0+7cV4MZ8wbwkFeVe6B9DsVQ3G1yK8qJDX/GFq1gpZWwgrCPtYqiYDltk5K7+zvvfFBYJXsB8po
MfExmxaUL7QoDvEET8QskDvHBlwYtobmmMnLeT1ioHsEhMwQs/SF279B11eZpxYl1kB85DhNCX6U
TVQQKEWfPyJVxK3KRaKOx3T68mGPdGEaXe7w1emWu1RFiNIg2b8xL9YU92dSFK1DEuWRL2RGLJns
3BE/sq43Eq6s+3WtO0Zbu++uo23DQbMNnLnvNXUm6Mez1/1vD88yqdnLM0J7gicbYKyo/nHE8cn3
ZdYLfLyQoKmZXkPgad1NhHl0SDLouVg2yhrk1HjarhET/0IkmxDG1Pdt1iXzsR2Iiz/N9GkC+064
cEk4u+y5dJyaEOK4RodH45uFUvFxJZ6aHth89ucf44xMZPoM21FRQiFNKPTsimRxSwCAlPsCg9Fd
vKTWdTUsPeVwWNzQcZPMA+mdblX7re2LCR9L34NKBHdeO0LNlqZZqRxk/1LEQlVJAS5nNCU6/2O4
WWQsB7DTJa5OtLzTG6MpWQoafvdEcHFc76SQsRYHCNlPd5iD8ybUnZwmPbgOYZtXs+S/ObZmGJmB
Kx4oLH4ta507fqx+l2YDZJfNoYKe0D/Cx2TbzQbGMKNrtBtLB9uWzQH2Bpcs1/hET8vJYMzCEVrV
rbsWwDAaJNyc2HomWqci8Q8Edh/KqX/m/4h1xZyJcczeyWzc7jm5UCKjlm5uqnW/cIHTHFX/alti
2GHreKpSioAlquxCVT2N0Brt79bioh5sR5LAC8xbqSj4ktrLr6Nhe0Gr67PlMKfjSp+3bBHxMbBy
d0/NORxhR5T8CGB86dWC9rr4tIjsVMtDKGEk79NrPG7urR9ABd7lPmMkn7VZ13ZnbFjAB1Yv6xG3
SN7J4UykaWDj4tEVC1jNCECxwQzqzgmXFXEL30p3ooh7DM4eDD4ff5L01WPST46HTESWVN14L8oi
4QZ4ue1GIUgFZdPzU950Jb5q7+x/qcKDjKEVICsKBfP7qjjqpwdmfCwM6IX2ppXw3Y8eA1llrbtK
43zuKBTU9Qc48HRPjBUoL07jpe5bEkR/fwzjNeQjSosOU1xSkcZtb8V5piym43b+Vr6jtAhbR0+8
6kxVS0gps44sCoe3WUBWrNjXQu4ByfreU11Jh4sSXLFitF0A9BTuHF0iWEIGXCfNW84UesWMoB2Z
wEEpCxEohrn3z95FnfrxpkUp8O8JiCCjx1kZVBvk7rIRD2H+IlO6gblh7TybNJ/I+P3QISORCe8i
r9rdlye8JorUWXgEOdRbctBDo3EyXisTAN0q910iqQSVZQkQEZduizTpSemSjCekois9M/1rubWe
9AeBRrBVTvMODUwIzMVh6U2X5wnL/zvEuvWXy5XiHJRAmyvdJrhxodEP7bMS/FJGecioH+OhHzqB
wfgzyr7Kyf/nfi0NSSFVQ7fjT96VyrFkBo+pJbY9z3jxZXr6cK9KDVlyThM4OORZIl7uesnmKlLP
JYG4TGcmj9t8uB7QnKV/iWGziUeY/K+B2fbyvNb4Z79fIW08x3awaJ7sMJMO2YpDFDuzKsFhlipF
QmYI7+KVfdHoePmwWxRVm53FjTHdikbNRGVZ+BGmFcZ8KlHK/l0lwcpTgz/ryAV9/615CR2Ao8M6
AXjFYoMuMpNCNkIt/gqt3MVbgAogF5XakJKmyXpmOInrSWnhrf1pKHghhdARt8412dkh7AipDke9
gi8QN1vEU4PmELVzb3tMCDR88yPW1WeETVXYyOwVtJxERoJdmCwFc1sMFlvCR+K3tTvaSAlhmss9
oJ19bEvAuo3dhowIr+EmtJOjU4Su33NtSf7GRfYsk0lz1veA1vyj2/haGzVQukQJ6wn3qcqk52Mv
BU4nJGZPN1DAkNjBm16PvkRT2WC/1t5hi5Yq2QhuOs+560ddNLF5V9z8pc8j0r3q1AsMeEvUXaPI
wKyU5ptexgO888O1bQSQ0P3QXx4mi5rPel1Xe/bbxnOZhBwXvYasZvQHaCcec+ZbtHuLEEWO9sZh
YhAEgBOVWnwCTJzTHT8NV2MOw1g3CmvnqntdlOIXsfEbEfkrvUgA8jfg8ylMn+1fwdKeRmMSyoV+
Vthf4x3xLIwYaTBNdgozYdRJTemMQ/caFBPBV5HMpHglzroIcdSVHafDWYME6GeJqiwvxrGgDB9s
+KU4mkQJogvXxr/e++rFAULqj4jR/mLeLTYpjnH0pXDy6zer6v8S3dbNBBSo0G2dk3/hyGL9P7X/
KE8wWrUUml8A77ozso4Ukt/lH2WuA6MSgSEhQo7EkSQvNN4BfVIOdsjhFs5oQ8ENxkmB0teuOyXT
fvk0P1azfLi27j1eJzRBIsLZFfe/aS0+mNzL5l8ge1Cm+niXm9kfpLR9xUgBduBZ51A1FFh2s2cA
dCzLotBvLuJynGVcRZ2x622DDefdr+bFa0Q1sw/L9Hn51wtIkge73dUKuJ4A3FKQrG8Y7KoWEZzn
VviU6FwBzcbH2+zsjzRhfFaIngduTnRI3abO9YR6UzdGAPjjH8eaKrAInL6qsNhpidk19QDOn2xd
oydb0twBCB1uI6V5b0NRxeSrOympCjFZTJTJIJRjmRGHsP1sOuYhLYq3k5VAGtrG3MA2H9vThWXM
kHc3JCd1jbuLeJx2x1cbNwxSufTSLeNi+Ai8Cy1VuR5TgZkzniiZkXBXAmgM1KZinlXkEh9Xik92
tFvu/ZWqbExIrn60Ymi9cKFpTYGVIxvKQKpA99zuhNx4I1YCpl1mIoAOPPieLQkaH5GveQxbgKSy
f8d8sDKxVQTx7dvTjupUXvPk1sowsV8c6sLys3M8386dyIhDUpBo9AlDPZgZNygGjUTFJrchPSmB
PiPyLPpA0LHH+V1as53qBpdz4/GsY4MdlmeTf229Gf8AES+tUn0GPge6+/giRjv2Ac+NeGqiDyIf
w4Z906ZvuWzC9u4B3HoxZp8MOTx0IS0XKl0W9XsDCu34Z+dykriVe+hwSYJv7q6U9STRXWVuhXVC
eTXeQ41EyzvYeLb3DVQub+tX2hfnE6Oi0pqFoefEkQH+qigY9Jwn42IaaAmgOX3gNsQq4OenQ3BC
PH/MA5agki1QSuZdOGUsWESREG9YoIZ4Ky6ynZi94W8AlTx/Jo2k9Cd4lTmx1laWMDrIcp7CVSRp
ZEmSVhSeee/EHpFD3w5Fsud+6y712LmSTige0L3KsCxQSPsdkbbL+zsOmKPmaNSjX7/QrO7UE8w2
eJVmHNbeHxjmJ5kJmvmmUxmSvkqYuQNHYbvlnJDZlbphFKSPcbuBAcC77fDkAcHPjX+6uQBTtQTL
m08Bpt5WGHeOuD2crZ6+QjXjpfY/z64CO4XoyOyQ5lNtdcoxnP9rYQyl3ey59pLR/UnhGVM1ESe5
EhysFQ5knO4ICGVVFUtlrh/reB/w55cTHpNU3nmpoSz4QMxvybpbHd46IJrJ78ugEpcp2bwAtSLz
6uMcTMfuO19mAc7sb5IGLfviN8u7rwzzaILpYZBf+qr2x9fVgydYaGinv4AyWAibWX86WlAHVuln
Q/ewcaTjz76FgwbDPXFaxAhWOKKAuUj/UenQDIEe/pW0vGjDVFESRNZdvaMcQw/gjKcR7yMDlNXT
kISbETLHZTa2eEMJ439qPCOA2SyPbwa0pl8aJTL/gQ0H68iq3cRSKiTnOcFdJ507jU7fUV6XpGrF
Zgfa83Re/9OL0PNQSO4uIDI2NGOoVuQLOwnLL2kihvPAyrodlTrpbnTWmIZD26jmNKlcRWoiOQ2A
Wvle6IRTj/7XDARb+lCQFyHOMAL/QmlcrLqitWC7NmPKQmG5aoVmktL/Xf72/n6H1u+GVhRbykNn
I50mqHLC9/BEYb2rXJQK4xD+Qmg69oOe/QSnTJONMML4OQvXetO1VhqQj+Aweh1LoOIxB8e0dpzB
te8zgzNSzv7RTrKE6sWSADVimyfP59SAwILbzRsqIsmImNrdUuHLyFUaTq4f32E7IQPvBW7ydTG9
ITeDO8v8H/Rz0WO+6zUSt1wL0Uwl9SRayIUmRqio0M1gI7xUKvQHRoBf28awveGkWQuWMCCBx86q
MB7RZcIc658Rty4FlcxHyaz1yJ/Ozg8UB4fGJ9k3K0HkLBBoK4vSyHtO1nhHzp+w29kMHA86Al2h
kO8GAHXrpnXa/5lnFUnroFh/07KuhiSY5/nZrfVssPnrI9XRLHVSBwmC2osPtnsxIWOmsgbOpqgF
hFA5jpsbjoHhFmj5Bd+dO+SnvZYHa9DvyX06SQsZDzYcJmII0q59q1Zy66h879aKwzR7+uBHuI6u
d5nhbICWNXzV41lR/7OZgQao2/V5swLsi6MRaNgyFguPuLvRawGk9v/78XyZ+J4/LfdLKHqot4co
fVGhDxzaX6qJRliNUDWuLvQ1TS89+g+UsovxVWqrolZa0Ubn4UvZLU6huIEEFouN5arCeLP34oSS
+x3ckZ/CFJJ4VivBak+CuZh6Q5Ckn4etX4mXDj5xY7BNOIz52WEhS1lA/MqhXbGCn4Ot+GTn+UTy
McjcBCXDkDTplxuQVlvkm5RkJkJiI4WCUfXhzV/JHsnZHDm8qZcdaUfWb/DGOV0/9YHqbG37aZZC
bzu2/pbskwaQt7UIdNkHBmTt7SXGg3mZ1C6AUMG7Xp+qSS1wMrHI3xHSYEre2lTNIi/NVMe0qzGp
CvfjiMPQzluHUlBoTXEdIqw/6Lac+0ygGUF7s2RCLCcMZUcCMH1yuFTSgDANKJc96+EWtdBzbB0M
vfvEmVgybTirc811PgoRiktN7Fn46BLuqGR4isMgVWrLf2YR2anDNI4ntJp73q556JYOWn/vCl+b
Hu468SNLRiR8NF09SXrXr01pjwEOVDmV8Zu/LdSO4OeaU0WEJQa0hQeSYRY/uUJDu7WzqpNopfa2
EgipibIP946yOFq7BgenP0IMjF0tLtHDWsdu9zXty1gRYpSbDUmjNazEwBnJI7oAnsLSzv0Lux5T
/t+DeQ6kEk70IqCEfF5syx8mYJavmyeiK/uKe9gpR08G+HywOktyfex7dxsxIMDA4BlEYkKmWG7B
IOvpxp7/DG5nlfrz7dpDkEDblWQc/kaTEn661wWEna6wiwj7gle4eZiV4GNebPw5QuHA2XBMxDYe
DTYKmbhA25rXs46PDJrTVyV0JbWbvJuGNxDKKOTyieZeop8UeK6Y8tnjdQjIs46W9YtASpqX6BKu
5gguwz0FsuMDWs9ir+lKy38RLzgfTmglUQK4oqSf2chXyn4PoYG3qlFIzYjKYLQo6J4wsHpPkkyl
rkUuvOw3bQvtsmjL/yXgiMSnP8yb0U+09CDhHP6bbkiC52iuehZ+4QwQqC96FOKBIfTqy9KlSRXp
TuoBW6gQ27jPoK2Jak2yB9DATVc9/bboDe9mfgRO5wy+y7PiiQ9QnOLcvfiqmfmT3R1rz36X/W22
80TDKPLbQCKlhIbBXC6K78YY8AjCP/dAK+3wAFaZb4rryDQpihg2mPHD1UWb8U51JMF4ZkPW6P5a
HUPHST/vx9MOfX94a3/QqGjsp1lLI76NnvvF0jj2UWJwXJNGvQsEtTwU+jR6O+sW9fYw7Qp5iH6L
ubJ43VXul4ZwWVAbAlMzLZ/O67A0ya2Tkm9AH9jkQEpCU7Nyacf50pwJX1LaEzSc4UkNDQWlvkRW
18aAawK/P6LHqFu5PwAYebEms1xfVhU/ttlOPRNFbbO2Xv1SYVKxqldLwXvUHKDebzjeDwhP8sZ8
ecKGMFtd0sUxFsLlNDLOh/R9ddc9TVdwK4veswGSPa3lf4+6ojme0aMQdIcget+r+03XAaKj+Ggn
QJElyoeMRznQHXqbCS7XkLHBWZPpszduyjaUd8h7Fu9irpv4hEz/CydFTJYoOB0/4qpISp1JeRlS
exHfE5Tall9HiZnPtK4LTRdooxjpQx1hrxMPJNNYxKHOZDXn9rH4QAeAREzNXcZMepX1Kn3EZ6BL
DkXkdadlY8/v3nXxzHrY7X8gUqhCKswnbWnaE5SSq4/wc6sYZVSSWWm9/nwnF3twxIiofTEkBHtF
+XLA49ROwdniRHUhXur2fSl369IqW+Q9+BucyVdS0jA7M5GXeaD4UjAi/DxXI5JqsSeFKelzqIIl
FUS2/8D9OOr2byZSi8BF4FNpk6A/fx1cwREQUNyYB8J32wM9ra3vr8OOO2/AZI73a7069SPVw788
s6VdBqXM+SwWNQUrHQ9zRZ4197Q2gYvZsP9vjTBJSlwK6bW6hqT4ayUwCd9OuYfDgCsHpNO6OTss
UsB+Bx0qYqBLevG424MClqF2mhPq7ygDq369D3wxnvOcbHQmPZRwieqiiWVcbmJpoeqNROBtAYEF
Vmq36MvOyT1M36mCQuO0L/e7Ad8Qbn3TsQUxaEUlYp9pan4+J/bzGtZHctq++t/UQKZ/XVYdc+Zf
GG5j3Hs7q93rN/EqWV3/3Ui330gyoPntJT2WZ/0mkRPVDfh1g8GpnW9EQnq1vvsoRELZVzS28E4f
hl9fAD5UPExX4RootrBCxKPS8NTvyMTrbaRAEbgYZM+Su6L0dU0qgldYVnRgf8CrsTRVB5l3Ot4c
T+myBo9Q1o2iY156/IRaRUd1nd0p/9VGnNsH7w8tV0Ew1B06vh7lha7FkOmVB3dYhhC6k+pghv6J
oVmpZ9fe9v+zBhPmPlvhDjO/1ujJCuhosvNQ0S0+E11KzV5H8TFbPCMUEhZ4x2qX7QwtZffjgAhP
pyhoE98IoH0Dpi3bkjE+/PxY81aecl5QqSbJL59QhWgB0A5zBBWvTZHCciTA8u9Jn3Aj9YE+ldjd
X8O9xrtU55oWmPEK87d8jhXHyJmVedwk7tdTVTWJN81huEtrwQDqovUS/Q9XD9oTVcPcEFy0Zvlf
KEzNBE9Ts5a1jHGa3wgeH3dIPwOZZ2GfDlmvpmHYrRdFH6fd9jAGgCNxoCcPZ6lzRpLfA/f/aqNW
CO3BzZYr2XnbVH2gzFR33IVY/bjnHJP9BXMGW+aKqZb2XkK7PWcboaoL+3yq7kskpmOG99tDvmIb
MznFrwKXJI5oEWRw2Fk7cfGKLi2er7k5I/gTWdk5k/ku0VCtNBR924lYbtwRM6WC2NU8AeoT8Vi3
/HnzvYRyJAj6t2HzL9Um0eZPRgOCe5OF9cuCCsFA+aD9z0/olRZk5o1lwGCuZvgnc8VWdEiSH//+
RszITvd/h9A+ZLhuXDJlpkTzanSeBIRXNCEzwOBcoVZkBXiJA0lx8CqvHrm9mjHl6qmqk+G+Kdd3
T5LSuLAYheOhs7VC4aNVrqLhWAQARQJo7ldfO99ZXjvYaBH9/mrmtkCqmWUIJKuGqAT97wfiLrh9
Lrn6V1dWDCmDUFo4CTlZn2w6GdOwsNMBc7JyLrJMqOlqE5WehDyXkf5emrmzxv0GbzJjP3zn13/o
RDLpnn9cLXvbBXKBUyJ3661suXR+i0jACOfAJhqOa9bK15pUS7o4a6BJpGXuO6Slkr5k+2FvDTuo
fKouQSPjRSajZsg5EfYKLKkCnenGFLRs9y2BsM6MHRP0o32fm7LgoQ/H35Rooz+25/a8WCVx3t3v
klWPqz90s6ztuw0jc13fLlPtK1Tjp/XKpPTdKqWosQ4NXOxGelVdPKpTCQXNPZCo6HGL6fsRB0ZH
EMmSQbeBUVX260Qmckef2/sEQrdSVh2RYA1v8etpL+QMILbLh5EL0DwUh/5YGSyRPwJSnYXyZkHx
3vkz+4AknU+3zVfagNrTkyOqiVLsKNh4qBZEUttmUfujFNLCKfO9H9+aAJazojiK5bbF9FyBHRew
1BfUfs6T2LRoOUtr7dBiLoBAIvR6P694PCfCRjVmHcNXR46fpOZCnBGlOuX6FWGhHO+adLduLjbL
EQS/k7YsPdyrFMW2o0zMIc8tBjCbS0m7octldWaL/KCEzTHCLfcvkFa0r7j5+ahGJSFBBKdoLZV0
zD9ui15LsBhH7aB1HPW5c9cISe2wzDltoRRcwF9TuCtaKrU+34RkbleH5cDdYQrPe96viWEYUglu
aAgoY9JdEo1fIGf5XYzuGU2NuRC08mymUI/wn3oHtUF/v1oObWjHFYgDyPGPMmoQp24x7wtwMzFW
dbCDLpUwqrj/gZMDzYed7qTIRQDlvNxf9OWDDOL7O/WB6ncCJwExraKzSaVrQ2L1vPIWWJrILEcS
WBOG4Obzaj07CjKgMr+yLCnJP/4a3X/tT3yirUX7ws9D1KyukqYP5FkCChrOyIVrgCbjHc26R8+R
lXSrKZnjr5wo0KPxK8ShsUAFQNWkQ+mVeey5iy4bsoALufSzOWpKHTFKWoAjuKhu96uzI9HntbhS
vBhY8Ia8G7wCarEGF8WktPPC8dWwahNXmmEWXzhbEyjLXYkRqweMgYej3uEDsusBWGAiRwCWATbA
VPJQS8aQDz8IHbslQGR/TWPhLbWhY1ZUcj+4qRkzetHCvbqqm+w6Q7/UEBQq5KxqdX1ymuw3cJYX
d0e+I7NYBh8B4qUZwjTGYSxBKph8x1NTfK/4gqJjjxhAN1anD2G33CZtiuY67yoVNdwTesGdquNR
cuO3h7Vr4sA7eAn2kdZvrDMAl71aNlPiuZhD/zdoH4medqyUsDQhq7qPMkUze9+7nfyo+kRH0ftL
2+BMXPWBnMQ4Ps45q2F+hWHemAw5byg7+bk/pZ6UbjN9fGnRgoJI5o00fcjSfhLPeP2+N4rPTlXT
pGym0dymwjZoDFILgK/S/Hx6fOM/ShytGWNyX7vVLPxy6Kf+oEUMOzA1VwE2Bvc8d3aokvocHqoT
cBp9mxenDrMi1S7TZ0Gqsom6mguYHLdll533CEGlkwl2iqBFbkUAO70zoCLVD+EWGpc3xRMqDrS9
kaMMF+5aUuYloST1iw8VACE0brUhGhtgqCPx6o5X4vMsY6x/W/72hSYiQK8EtkyoieiDAMU9/Kg7
cqWcelJ0yLUkCl4KmYfD2JcGZ3Lk87OUYuFU3omxqiav1SOOZNS4foyReb+qwabdTd+Q5bByUbV0
unVNsTQeaTTmoz8Wyr6nyJsgQIfzMJLw1zezlxAr+uxyJSq8ccBHP00Ab0p3E6VcdvJlD5YoZk5V
QdAPBMhhBxndstXWE8UlUc3xUiNPPWuD41EBFxEi2qGAL3aC5RAU8++rvwDvZKlKIuN6Tw6bqMtQ
bUFpY5XUBXVMRpteNKDORi7aTWvbRZq3N+lOc370UE5RFvn9Ttx92dIzmZOmZtee5PrjGZYSMWSX
tcbQXwpc/hRr1Fpp3+pevqdGWkw1Qbmqw7GJwWOtv2a8Hn9bFyQJdujwRhULGWBKfSpBK5VS7qZB
Kmh9qicBsXeh26x4kIcZ0zhM5Ubxs1qZbI9hRlBets4Ub5dfJSPiRuq+eID7aekE5SZzBUwsLUQ6
kHnUu3U9z75Cfih6KMH3iOhUbUjK8sWEOCloF4q1FJBwEYT08UJxx3pnaTQjbWVvwxje1FpGDrKA
QaKW5FV3aNyrbcKDeIYxONNtkjsRMwDdS2eA90MsXw/XCW2yeWvPxLPucU5vnfFrKJDR14gI3Iz8
/FzpUrvjwHUcoAy8LhAdsdOqvlGdHvXpPP/ecimDVUgMSI27doJP5YCQf3rzSMbhoXu6XI2b4eqC
5BkE+JBzP8AseNHEYCWoUwqvflQsiu0cWRKXvqPtVj3OxHxZWtT9gfXXxbVGb9RVbT3EQaix4WtH
jVF/peuZWmZXhOwBoF2EbFMKoCsnOMAC7WSBi6sr7oUQE0B8qQAXmhWvfDA0AWv0Gie2cCsy2NLo
9xErWQKDB7YNA+1s2qtW4O5WvKhP8AV+W9tw1+OTVroD4ipi7Eoy7BSVAWVVr7AY6ea+24wVt0CU
I6p614CtOk55G2s4/fXSVHKEqBUVDb6SO++2VSDtqdpS56ay18F74QCExpfNJ60LhIiGfUNYGUHL
LNFy2ZdngW6N0hxVwdSsKCUfql4lg1I7HZatLO7pRadIMVz41u/R8o7VC5DpCyrwBVjtitBQL/Cz
3PfslU9j+2h+cXz6lejz8rRDU37m88NRnkGZ3v2Qy52P2vddcSxE9nTg96GvIJjB+Oqw6Uf2F08s
ZMTOj9V0+CF+hMyHAOQP+8qvSVXAj9tyiXi2PNg4+v4ncUxADyhXPmNHrkA8JXhm5U/jE3pyz/Tk
9WWu38M/ZffZvhwtWC8nC+RlnAjO5v9E8uCiNZUnxKSb/i33lsla/QApzXpkqe2L4zXVh5tO4LA0
2f5f7e1kIuXGnjElxrYqyXY8qIqAgnJiGH9z66QNZ1UhLHJyBpHo5ORRtfElVSg7GMlhzu/h1l/6
njB7uQ/qmWwv73zNirWvwTrdXeMcW8NyOV5oPCLKiHWT35Ub3f9XeLmdhG3TMh8anRL59iXW7gom
FfrfPTydyPW8VHksS6vkMBt5oZRm2lBC40opZEx1rXBgemu3rWTjAoZa66yxj+d8ycSJdJqce2br
dRLJ4rFCMsbibMQx9TnP5U2b6sUHGW8+X5Qbfu6Ac3kc49oAoDRLCY8cmYO2vxdq9bEtctBZuEc0
BA9HloPkVoKVm0sMjOPjR9DUfdtcFj3Ix/7xENniHyvVesli2O6w5GE2C8b9vTWNDLAG6scrA4Gc
+Gs0yRaholJhrJrkHTNVaDu2omfnP4Ex+YQILgAkGXKJXeu6+vMgmKYeQ5CztmcSoJ6ibmlgSOTv
807id43jE5Yo1DdsQR3SEPsufB6f9/iHum+AugFL4xeLBPA7d4B43NMZWZ/buUlv32BkYUt2B+wr
AqfpFhcUlRcaXES9LMv3UUB3fxEbiWTgFDVJRGFvfqbjGe8ugyT/6Ni8EdXQo+bdqpPamF+xoMoo
vOTZRADQoHHW/plXwQDt5lxd59vUNY/1LzwQGaU+QmedU5yktrQpyNNiyjy2u46dTEGmedtBuKMv
7tmrXcm3w9rk5WcNjmYBSX+MC+JirZ4zK1IxmosX9pgdfhbdK4opKHWGbgiy6AepDkdJHK9ENz08
XiC+tTcpVP0M+/XAJ0MrVxWVArrXyHLONrAeuJYzo71ARw2mQACuN3h3MBnJuu1y7Q7bdHTu+TeT
lUcb7d8QSag4JhLOdVq5NxUXp80baYg5hFc/1PJFORF2tyPd+rzht6D8Ro8t7yId3naqWzW2lBgw
3VnbTqn1Qz2lnOVftI/PGoS1Vxdd1HDouSEZWPE13gT20kdjz3Srv53bGcQT3SnHM5sRbamEBrqa
ub1Gax+xzFmezfe4sQPqLkmrq9OgsueEKSeZzRzABG/ghfrD8IV532z2xY8V9C19pYzcqeFCp+sI
zDMKm/daUP6yM8IHooyX4BurjvwW54WEDRJIrYijDlWXsCWPbN/DOeav5jAIBhhLdlqRGYBd5ipI
yYPe2615TsvsebJWc4+Rbo8uKu8tf98V6JOvvRPYl44sqNBwPFrKGmSW5ifdpObMokYw6HNS9kn7
FOVAG/9uKh+yskhWMwW42gJUCbmvQasOH6osSln/aq/DaUz+i1AwG3tsAzFD6xyWerCCGOwbimzv
ApFpvUucIzBrq9X/K+UQJB6ycdWP2Pu+CdAybFdNoggEEJruox2g+6kEoLyXicIPkn+g9H7IQqZk
iek0crxq5FXENda8EGPUT0Sbm5nS9fz/AFv9oIKc1eVFygeoSCJF5gSVhlmxXmWHa/SpcFmTSJf/
dDUjH7tZMb8e5lXd5EBbC/Hv8/YxOKlMgSymzGR3XT9z+1jia6M7b16yhwI63tjbm4Nt7cs7mlpL
i9qOjtH6O8E8Sz8zDXQOvmV4ISiyoZXqduFQbaiqh7rfDAkdzo+O00d0aXo0cb7QEYexdKs0bVLw
wLvID6b0fga1wfpLmNeDNEls7TeGu0+ARl9AUZusYdXAexGLjK5EpDbYQ0ohvgFWIvae5OSXDpQk
75jTPhK4HV8ALj/2mFUiY0nqNcxMIox5DIn0L/eHsRuyTP0qXQ4G2WhTOvCiary1s9dHPVhqVgZd
C96wZEw0mN3Aidy5Yo+9hM28IRsNmkgNmQ+Vwq9R5m64sC7/tMbUE+W2q4RkLcqO92HE4ox0OzwU
XIX0n05D8iM60Eetw2KiJ/p/7U9RVVWBo2F00g2mltkzRVl0W8hOiK/KCE2SdvXh+r0KlriI/dA6
YU5JwcCflQsfWnIwdjTcchotMX136TJkADwxyzfXNI2LXu5aNDc6WN4c4nI/COguw0CzTPSR08xY
QYCZQ96dzWdU7GVVEWAaQW+wBgyx2Fy5yQxQayW+UT1oZBk8aWSmMf12YH6Kard6P4oLEO5FEQC3
obYI78AURX2JFbNSDJFl2wIVsuqLt7fTDTrsaTSOXMSP+YZC/5f/kFuAJrImjh7elxdGq9F9ex7Y
fyVBdUIb8sB3SkVtPCOtbIh0qbbhQ2qsnGQ7adjx0c0EiarEoDC8xLL1yDrszdV6pjApnNlC/poI
AXEXIwnPdYU+a+ukHBu64h0Tojwg0FBC2/Lq5zy2WmcJ1KQQMzUSL/R8gIPlrfmxnOQTAg0L4wjq
6RcmL/xrcL3x6gmKmce6TjLkvCNkY+gGYrd4ZBmXYw2gZkEL8Empu+I9/tU8OKdgcmi9bwEmCzzA
oq/qbrsFBWKPnc0MN7YzirBTTv5gLHIVN284Omch5uOXcqyYHN02w1cMq3wB1e+hCsUS/Raoqox/
1RH5DKfjxuW2b1keX/7rXLR5qt0k1HUsHxM+mqIPORWnEof0QoMoQvEQ3uIpDBBdP/VHkvkC61HO
0s5pOBNV0mkdtxJSr/cwWfjSz4/B2xiwFMVqrzhfFrwe18WIr2lqPL5RqbMWgaq82EIB2o7WnWbK
1aAI+gNYjXNPAezI0ZLmq6z1yKG8UFeb8DHc6qOItZAIKF4E1tmE8d9xK6TDaPK49rcO+sgbQUC3
cQO+5Na3zA/FzQt80YaSJDX/LKwIpQD1VSJ70VrLQOlRu650TB74MBVIsDPYhADGVNHTL4Qb5OKF
nzIyG/drkcWX5WS9kxjBsKgqtbipvF9rc/t8TTbRamnMQQtuyA7XxiG3dfxkO7f7iIfIbY7D3ptc
NPWq5S5oLs173YKxPbNA/MaZ8Jl9PGGHkPqbjgwNDzhNlLSPCLyvFVfBtMQ78ywKgh21R/uRgpmM
U7apZ56CxXG0/kpg80mE2oJ0opAIGVWlNJ1oYCe3QazKNin6HKNnCjBLSIOkQx2WpsW+cRH8G/dH
BF17wuDl5kWFKxHKsMQZr9ThW2WSWXxBFgqVzHAFgyje9CzOZvw3CWDuywkCEcLlEwvxv5ShRVir
UN2qadvVKC8i0LLDtpcGh4bL9FaIj6UugerYxMtd76KyfEG821yeJK0jdOgIQRWu7mzz90FnEklo
YKjFE3oPoEfUoUNFu3yY2mzTeX47TmemkwIL1TwDMKuef3sD3zjLSL25bQ9pikPz2T0d8cvZbAMK
6IICwzW0T7nwUFotRipXGX8TlbaPyEDF3CW9Vxa6rni8JYP+tpaOKAL7AlD9ME6hS2sStr0Ot4Tj
j73KqzF4SgLySWEo3TKl9uoVJ6JQBmHIjfw1VYQdZTvW0yB2TJyP8YkrdcPNVJT6Q8+z1LymbO0E
EFwgzS35ce1IsAk3YS4v4frqVKCH20xO4T140w8VGC113XACFCB51K4Li//DqQlizxlVMkgQPxvO
LQlijGTxa6rwQLyGFUI73N1hiteJkd1EqC5A3xZFlApEaIjAb5ZgqTXndtkV1rhXXZKmT+vgJ6m/
wtg3HI0UmknjMXRMJJ01M74mgnsM+cR8L9Bo9H4nrKiU0drtdEmi1uWtv4X3iUrlMcVFwB3bdYsT
Wf4rwQY+X9NQsu0dVMxGKJ5oWxUUlV+NaalsIRvZP/wDirLnUXZXboYFEdRaEzI0uo+ybYAe8cYy
scHFeVCNG7v5KM20AqqkjbHTP//rQ6+OHU16PdT8+i5ZGe/bTuDWrCjvfkeddjvSj6yEQLms5Brj
pNrjQpnhUl3EaY64ChAPS462hWDnA4cvy0HalC8K7GRwtdszzUp59xzUmrLq2k67qjcuQMPjCSys
oPZPRiZSNsT5JQlS5+Y66ghXpxPKSYv3esfL+qy9ccGh+pCNbEdS1YHjrPMRHTNbkTnSC0bdxSxh
AhbfjYqUFrHEeyg2IbP2M7DvrmEhUrYFhkKO/nFrPJ+fmPldXIN8dtSyVA3WeKtNTj9l/dBu09SZ
EzF9/YJ/hiRLTXSFi2Eyd3sHQ600papLIiXUENYs2dLJ8e3r8+drm4IU096eZXxMDcvA8eV6AgBu
iTZrgOQGwr/Y09QG/rxmiJrJHgfBEYENPoqIWU9biMuEdYuEkGLbOdA2eSmTEpT0TfYIZkxCP75p
6QgDVnRKp/0VzQGWiuByfMkCtBtA/nSInriR9Hd2evLI8Iwuy1r1JFbOioEhwY5yOez2xnL4E4gB
mNPGTLejYPYmk05gEqCrR2AySH6ywcWAwytldErfXvECxoDFMPdJBWmV0LewL/AqnzDyulkgRRc5
VfnpMvzd+fVYRhZWqniLycvBDiRlMlPoT3t+0sTSs17c3yqsbEAPVuwqgveditucvs2Oj40Z5AEB
SK7DprUDGF6Ad/00hk81/L0zVaH5VGOnUJgFb5+2UhT08KLFeU5Ngu8nTrtsNhidVpgrWa8HlrX7
x3IS4BxRCZgElE+hOdofEU0VBvBzxF2TDxpkUS6wn9ADp2yG3LQ43O3luTene1NVJX7CP2W2OiBP
pkve6cxkMODZXDpRdhpbh3WgJHmuAhLbpeHPYtjh4idWdAELSA29vZJ0vKE8oTHS2601pX6XtEEX
D+1fGk+Le2N6kLnc4tGUqIFHoeGiAC7DAJsYg8Gs5pmDAVggJjzQT8926tPoBbVd6A07Kui9S7lO
KnznWAVBA895FI2dSgn9F6jqJk1tNSxys8jiTYrS/NueL5wCxi1gea0ElbnWSsYCmApjjUTDY8vh
Gg4lz4EqyfbMnBOBsDkyEvq0iq+ycSqEgnLMf9926Kpb4IVskY0fgv2nHqKLcm6RCAaDrtVOVSNd
LS8A0Nk8zA9bHYCNVsFOi36PdBBIcnrb7ZX0Hzhcnn+HEGkawcYIAs6BnxV+Uh2N1NZGo2dBe6ZO
IB7bsvjOIMu5kpfHCb6XFIu6XOIqZevFoIjja7BMN1OMEYb1G2T0JoCWNpBch62ElCu4WQz1cObG
FZ9GkTy9L7nLgX3/VB43881zNb/PYvuYsRukJX6dUIE3cwnEZqnFtYPLyyRB7NzRrKkOkIvlpEdm
V3v9YwaT6RpUxVDBYdUsefhiZU/HGn3oEJ5fWg8pNHO3FiDbatRyslgF5iDmw0iAS3mQC6mPzHZN
V4Irdfy8VmZ28yK8ieEPv0kDtx8D6CGnz1SeZrnlln9EKIxtMXsGS6PggTpCmjW40ijHAQjjHJk1
dmBWf1crczZaqsyiQA1Rmy1/NQ+VoZlqcVY87gw7mWw2WSsevzOcKadSxlHSUGocQysut29ghKRA
a0bCaO1WbZp4+gRNOy7nggWuF2MgsuY5xPsZfW/JXo7FdFNFc0jlwyXfzGfp6jHFIWlBHLfAVm9j
sjBCEyy4Bhf4HvfQAkZEyXDoQ1JuinUU9QGy1kso3p/QakvV5SdqiUcN9lyZ4YXhf7wKiVT5tzlX
ZE3S9p4xVXebVD2kPdxoZHCOWMEPhRVVGNhgZv1pNiwxVSDwHJWFrqNbYxgAKro4wVxNP6Dca2Vw
mirrN0ciUZP6nwpF4NJYcLqyXbTg1Igy+0IRJpJQYklMXFs8KdH5oLAHGROpXiiqIDw0NewOeSex
jZPZV5oK5Cj+GMtP9P2sMX8tgl3sheIJDbmv4sam6k9qB6LXFEsZAmDRrJYeZN7febe72AjJ9JVU
VhGw29XF9+QP7hUZSb907jcQAK8jvCD7djcBTmYUe85pjnybVfghxZ0ipyBo+xFbu3RnMe2+oS0+
55eyCvaGQy5QHNItmS4TTBqTIK8ZZISeN4v9xuVeZ2HNgZfCxEyMvflWPJj8YHCHFTX04oj8lTqx
RDa/kjuDvP5xkwsMqkG4pNetbcQ6z8S1lwfTQEF27hP0ot0nqzDRu1sWpBfYrLlvcwTj1ycnGnEy
5CiFtsV2RF/Yt8A3c051rMU2c0+cFqlHpXPLs/3cjopa33CK/MKEWu6R+hQKujtMa6s/fuoh4EHK
Xe/lZRN++GWega/y/jicPF2fRDBxym3Ma1hD3cVL47denoTcF7/sGc0XlP3WMKcpQpaVG626Ey/p
mkq6JPcfTgVWEDpB+Kc0WzFpBAsiIssyw0WukVSYwLGWpixKjRzS1O0eykLLU3WSyoG4Su6CjZXh
07yrljmKWcHd466xg+ihmva4FesmFWBURIx10N9dL2Acz3aEret58oasdYSNMvOojVQzEGvtcjs1
fFaCEK1M0jEqy5FoqJgLgt1esSdRAPjNJyaGq/OXrj/rA0KAFtreJ3eKTtOIRNdEcTLXMC74jOmT
dCMYGF0DVaYtgWPKwRC5s7aodG9PuV0iEL+9Kz3V83IttaY7k3xeHeSIQwAebiVSbL0Qac4RFJnk
FIffLDnrDwporFXmgFX9L+LbQU9yi0RrM/J/YCbZYgWDFTbBv1sQX13sv6zwcucS3xb3DYZfEaYT
o/cgKxHb3AWtV34npf2FXRhrWfzES7cHNQfsDQPjqzDwjDUh5JrVr53eLr5HRKEQzaofauz53cDV
LNjThXJWndlGsNv+iUbR+6fnA2bLLs2AEBD6dd31TJIofRS1wPUtQ/Jn85u5Wxyh33R91mYwNIVl
8dmrET+j8dODa5lV7lmFxj2Vadh9qjULsD86jl2au9J6ZBWP1O4SxTESaGzcp/2+EJMBDvOHzZLu
z6uBxEawGCbfZyyCGGFFHQ8KUCkKnlBjvTYkE4Vp0BFjOF3bpHVbdtpS56c6Bep6TKBTQhfIUBVt
gbGZeeCMK+00QLNyhLmLvHOM3lEC1kvSXyN+u5q4wD8GkJV0MYcG/pRf+OdsbqrDaO0VBSocYxgr
xmpynspdDA7pckNpPALKt/frAOml9FgbPgcK119SsJQzGDU40Qf9Q23NsoelEdFnviRErCXO7g+J
zqFjJrzPUCbG/84Xx1agksRTBl/sLunUasbVnLJxpdIhOw2baDEshUrOSwpXWl73km61lKtTcErs
sPxwbVwWSsXdmuI1l6EwVYVqfbS2JFRUSAeonGkAXWfYL+82E2AdrOHgur/sPKffBfPSqEzPedux
xIpWETCMKwwqEz4v+q3Mb/etHHzRXKXRoimLC2H5XYDzfDCb/7Z2C5eoySsybp552YHCnjE8JzLm
ijWoMnGW5ew15bJfu0CsRj8MJZ5kE/BWFQ1H2k6fmGF9MDQT5hMcMOYlVK0A2UMRuVbX4imPPw2B
2qrMkSVDONeS9wJagqfTFV1rABJDfRLc56N1MhzWpZh9rhQFyqpS/8hKaVzbOHFnpM6eR57ptAfb
fyjWk8/M/MEVf8HxBZoRyyrOWDAvOS3HOJEhSEsuxTH6mD4H6E02lot9gAtnOt6v1kiWj2Rkfipe
di47+4UAF+JZgFq0iylmZ39eQERAfoABPSTjY0U4CK8ZDEk/M9ixSjKeNHr78GNm5Ajn1YM43oQN
H3Q+eliIsFmdr/qUs7Z8mSWYQbd2YcyzeNxrIH5bv6jLDpD/3PyYphzBu33CK1PQaRKc/R/2IBgA
B2j9HH9fNN0sBQNcKLts4Nqx7I/2o69o7Y0h0d3hZ8j148Vx6C+RCLBBH4Odh58r/sNq+bX1IWMg
3+mgxhXEmP7Y9m97CRVCOftUIFIfaJ/Bg8nGaEWoeY0jq8sGzC1cjU+dYVOe+CZt8GTVeZ5+EA2P
OuXOTUeut5TEcPxWeB+IC9Qm0zh1X2hwusJcNxvbv7d5MS65uWNULYnsU+TRREfZ9xFqmAZ89IbW
JXI/BQ1XutDz/8mQj2GsJGb483YipxrQ1WnC7FSjTSBB2VwMpWC5SdN1AqSDsfgn49G8OWj80lkL
TGixPn2ebLu+6wFzwY9R9t7Ik3StlryoRJurFpfS/TqZ7PNtjbE32RHIeGM5/DxvYfQGTNHXq+EX
4/4YJGLHllm7/wdpcfkvYrwHhdZYk+6KnsfGLKtjoosHw/wWByWuaGnY65TqwJ2H2bsLSNZsGDKQ
VLlUe5WAR8ZXNUQfJekKm61btRUWgeB1vmm+3pAryZ85fu+wNPo2dSd+62o8B0OKZVBMdFR3z/BA
nqYsRQ/bPC5hdLMn6EodQZsOtSgO5gmCttwS67V7xPSwlik4PfJekTcdZpQtnWmr5RI2mFDm+AN1
B3WiLq06pzeZDiOktX5DH0xNl/SRtI370ijkIbmlBhlYz88a6lMUWpz3tVHTIHmx6qAGqey75qak
SX1KyjmqMLvenyOEM4X8ygsU//w3MdtU6Ez6+Y7xcvpODmrZDx9M1NAX8Xp9tH+kv7y4Bkfbgv0H
RgdwaAlYfiax9Nql+V2O8tj8NBqtGvELmGL0YbqqISxjlOaemRVNPGiK+X9cWq50ArhxbWGaUsgS
4+Fr9fXhJSErNhvcN7ILHbCd50l221JP6uzsebRJH6rBECSeInCH38NOuaiSB6bhWWk27EPng6UD
hrZAQcFVao+/X6759uC5UH3L+glC/gWI01sWKsQmF7qpn2tyixZsxlETwYkI895AcLW5GebSMPeq
Y89uPflaSkydZTjTyy/+rBxjl4dfpM/aGOj2Eb/oWh83p7GCpJoJPYMc6UMsC5F2DiYNU0tITDQX
frzM7MDf+n3ujO2rtCOl384npwcb0Qz80Ob+QN/R2k+lh/VasK/Z+7eD3Xede2CPEI7H0w7zVuQV
Cibm8q+kXWxp5vdddetvXve2sdRzf5ORVcEWoTC/JSLhr3sX1t0CfimFw1qh+p51mDnwf1MUJ33B
2b7RM0MNiKB8BeCZnmJpwbvivr4c0aqCSf8l+UPfwYwnBkAyf9vB82yop4Fu+fKez9tqCAk3VKeZ
ksVwZ8P2O4cJPoKeD1ppdk5Zuf8/udmKhY6trQxvdRKfDOxBvdKWjIIANjwl/lxpuDSkgQc8THII
mitoTl0XParCPDdo5OiEdPRZaBY3bG7pGzgA3HnIlstdG1dDos7Vr8RoLyVbFUeL5upWI8Z8omkT
EWFsH4VS0RMKrBqJL0WG7dgTkT9GL3xfIL0SP5v4HuVRDKfA+o8sRA4hKWhpCc6Y3tA2FMT2XOIk
CvSr5wUg2B2hqgkYpwmoR8tyhEW+YZxZ78oveA0wOi933+uupWTQMSJzJfzBJjYitJ+9be47rQAa
6z2KVhVnsXHDQNHCbCQ41JZxlbmrkMNG7aBGTwlaOfIGdWhGy71CSKQ+y3VlyVpxJ0Dj7x2XG5i3
m+tjxKH/pMiKQKqOgcXCI6QUxNSb8csR0POCXLT9/+bRYfu1Nj7GG0KzMuqzOPOYuBRxCYympXM0
JMDzV87Idj7/QAmLp3ra2VlOmCM4n7L3FUGAUV8XdnYzwdqf+dhdZtbBC5DsohZ1OIcE61Ul8gNU
/WIR25eYfDPWmA/QSYI9WBYluUhQh1ZTcKR5NDYNfoMdLkF4Kgx2FSjIFpLzHaO9IIt5ZfNiSQb1
tVvBz0S/RytCJBGbbQQKF/ic5X1xRkovhITW1qNnVWC/8UX6My/5OlXMIDs2kxHbsfiDsFgjTZ2B
YbI1NyWCz2rOcW7lskDiUGykc2XcjohfCREhK4XHRKhDbkwE0kQO/c6www6pfuwYkN5FJUHwNdTb
Zt9Eq9k3Anl6c2T5dPmp/WAXT50o6fveK71ORg5htypSDXOHViozQRgwj6f5Gg78JdP86LPhUKNI
1uegpCiC7UPYpS72CZTyyrpGh+PYXDuurBu7tBY/WmqtOtnP5xQSps5U7hnGqCuPBl2s545f8581
dLYMVZOa5rCsTqBM3eyfaP03VT9KqCXDXrQ0K9BYNGdKWk2XInBaPj/dZIgb0o2hNiqfT/nL7fRb
QU4YbavfQAbaQpIusP3HA56JJDO8ZaCUGz+nODHIqa+VRSe79cL0ei9qtvn0R8/l/4AEcty/i11n
8ukj5Q7+OdCCT95BOyG+4ELOYSDSD3OqvrRBPpJdZfiJ6d0YwCla+2sR18pjtJ2idb6EPU5Ist0G
Wz1c8sX8LknaBOrjTQVPz5yV6An6+u7Gzf9rB0t/sM6PrzMZg5gBcaW/3UOHCVNsbYJNKO8l7iPZ
WZuRk3ZHGwQiDWqMRqoNYkUyeIwCk/+9bch67oOKyHH5ce6fXZFrFT6Jb1S8JiQGWYmSmYxYExTP
AI7jxrKt4VEsLIXD2+zkLpbQnExjTqeuE2oT/luBxvjm9oib6TfqAQZLF77DFEhuy99D+NkKJsoC
WnmAaNkjJEzE2WkHD3/H+MYgDYeRhPJieSOyADmEk8NU5BjZIw9Nl6f+jJqftecIJr69IIRepdpT
/Psni4ILwUaAaQ4OmvOdql/TygNqKf1M4mj1l4XJsR/ZJt1uPIwkX/qDKL4lfj+5WIVSmEoyjAIh
29c0WwRMQ6u9uN6buuIRPJpjOVzyYfHxJNs5nmvaeePTPo275dmr1Dw6InyFgcd6fLfoojJwJgQ0
1VP0aL/DbfZ9d3tpOJNOWnDgFzr67BAroq4MjvoHK9AyOsBCc+Ym2NiPK5hZwLT7w/7tF5M7lGz4
W9grJKIYw0epsTmFMmYee5GrBvf2SiIXTsMhI99otf18zYHyoVJZpxKAR+vh6+XHHoQDUXv339Y3
g8yfeO4LfFxR7cUu3o7yFumvkZK1tFLAQ0uQ81IzUJernCMhOuCwVOH7h0rzszYkJn5w/OVxHXu8
eD+p82fkgZdaCVkJBzQP1PAA4WcAn7b5sUFTPzIFgIhcZ2slf2RhAR88PSIOYTvRtC46qq8Ydgus
+UEdkGV8tinol4pltOEy0J6kKhi0CrnZYBlyFFmTq0f2kHdAdiJlwlSAu0bgFi2oxtwPvLRkN+4a
BIyD+Ooh9mMwtcyswAgTH0GUjR+ARr1iGAsQYO96NYNmdFG3Xbx8mfF8unjDegzIkPt/CJXVm00L
IcYX0ZLmPtEUFCtKjRargtLPvUoVrdPcjFOII/O9JheTZkeRBRcsW2fXoqJmPFhumWEhqwR/iQbH
xWmRLdK/ayT3ls5Wz64I+hGN3dgY6uIKeZ4OBqyo6kp8DKPSWMA5L5I2sMuHcoXyIK3btva2Mo96
Kd0UN0E+oIEq3Ni40pTRS4MfG5ExUJEYm35JCm81tM6YKpT2aSnp27VREUmPQKp0VYzGBHpVR/UB
dzuQw6VBlrxGt3RMnZXt2KlSby5Lo4pl1UlZNVFCke7WyabzX7gqVts/eKyq2hw9+vmqNms/m92U
fxredkMjdfuAFMfGuj+gma2Cj/ylxWg19DwcZkSLDLm399BdkMMaRsNYyifoN2ksMlc3Gp+sn9Em
F7FOuBsTWi5+oSeB0WepzQe1hKEvsf3Adtr2lV5Ftv2rNnj4EtlnLqSfugxAlm5Ovu4kA2LNHSpe
MX0dRu68RV3SvNc39rwNt+D+/dVkxr1Xsk/C0y63sV6HofytrJNiXgCpXFS0Q0o3KXcgakamw0WH
lhZa6mhi6jtAPeMws9gxdYQ01WH6Z3HE2WAJQeY13U+lm3ekm7bEVWsYWInYnlTJ73svAVyzRalh
gJtE/ruJ0gORR64F5Ola0AhiaS0i1bB4jGWXk85L8xo9x60N9OBv6DqyjpBolu3+JPqBqzg+HW3U
01p0AXCvDYPR06zXPpzlrMFH5IoRtyJDBN9xCdSbJMTx2lFluLBanOGVc/NqdArAuLhEvyQy5Ean
qQx8P0gKo0l1v2yF/w4w10SRmk9YWGNNGRJvyUOZQy830ortqXKVFdUWr8enhR7y2gRdqf44gTTt
y2eQS7D/gL4EKtgZT4Rwuc1XelwY3E+2sln/9qRrm5QD7k2wAXwPi8dhUHvUIgyqLNLDR88FdsHs
/4F3GBEuRRtXb0oPwFDo21Z9ZeH/S/NLySQ3ZQ1B+5/xa/k1mpdQH3y+LSbfMDxYAXG1IFSCZntI
9TKI77TzFp/ULWj+QWIqqzsJa6BqOoPaeIZYFWJvqJNBom6xXTBWBjAsVKMSIKrGlzCmis+jUFwD
a8wGwFy1G5YYN+hMwKnAsDsitx3VxG3e1lh/8otydM6WwLLlKmF9BhWDnjj5aUy7rcTSFkZM5GI2
R80olw+AjbMZwAKNLfEnyl9YcL5Sx5ikdD/7gnK7ZwxuSX2qLmQYgItqTgjSnK17DS5bjMM0xPMr
Y2qWdX52rJ+mJSCW0TcUG+1RkqvGh7UovKzU4V6pVEspOYc7jL7+hHwDG89YHoLzmyCO7RsvpIrV
IItdwEsfR1PEUD+4Hv1CObwIyVF0R0YAw4cRvkmVVAwgFVSSx+rKljHjjfoYAbFN/fSFfCONtOt+
JgJ1O+A01bKqkbL2RCVFrmK/20wAuAbkMmvdx0qJ9Xhuk97Izgn1fuyPzfhJdHMrBy+AYuIA3a+3
kZmee8gaLvU1dVnOwMeLBHbRUpwJAZmCrG1RmU+uCm1BR6/zOOqsLyOt4+SaZUXS+vOfO5nEC6dx
wkYzj82nG176U3N88W04p3k+AbtnDlf7gC/uD4eF1z2raItYAMaGqwtVwWnbpfnzWfFfyFEvY4IP
wipw9v21N14JLXKreaZWAkZld2rCJyv7Sr5fNopEYJDAS+J+P9fmD1BhmzwjBM25pzI2XSjPTE9j
iL/FoWOBTygkPPtUGq6YQR7b3dAVVPhpST+xWbg15j2KxynKUZe48sM6vi/+G3aaXHg07mhF9dX6
KsurSFTm3LdJznDkWX+scqbmIKNrSVeSCgAyIr7PK061w0flnNFxd/5UiY80wqwYot1BGEXZ2/JP
QBxrnUpacjMkomxQAyPPz18QJ4w0qo8gIqgHL/+h0r3/z8z/N9DTqVWUf0v3YdLnf9wS9HlUCjeK
4bOs0Ablt3hEQtl0HKfiH8zPKkOxUe09pl7La4tvKNCqRZ/qZdbHq3fTD8c2riWrJK6GRb4K5fKv
yVEffJgHdVE32Mr9+/74jhsZJmAAQxzqcHaaLWZKVEgV/gKQ4KqiUv7hsNyY5tRSDhZOAdXsd7MM
s+KQWp7KXQYQjl7+nvdblYXWuPp+gOV/xo791sV5Xd5aWsoaGL1XU//fgrWzHETvOfYEIR8XDCzY
l5RHPxhTZFAV7ZNCxRM7xR7S+1zjKYoLupTdDtg+rlqwCFBdtX9H7P+7EG9+hGrmRyfOoAhTOF1Y
QxAiu4xVoP5uZxorgbaNH3TvYzoYA2DjvrBIpGGvGHZZmuDeHx517qzbnLynW/1ww/6CcVdDNRSF
56SJIDKPSf9sMrKoK6N5agrcUtOWPpB0e81+w+Be9HOQasbAK/Y1phUVd0sUfqkXFmrmOYe/4Vx5
tWQE4flt7g6CwXAubG58ya4jHTdIIgO1f0qtgUZc9KhEE1qaJ7CDxWRTAa3BI642LBVltBeXIssY
o2Xe7ZjEm/kG/UItMA7pW0YxugmYE7nm3IGD7Wxl2C7JT1img608uig2KxMZTSUgKCAA+i14j4Wg
UUZzMiNYh9GhS87Joxc58KJCC+2J5AsmIitkrjy4ehpOdbKFjbpNjt+Mrhq5cpNFEWnDvEzbyRAN
5cFVNC85ehNbxapTkoTWK2fVswMpGzYxgQUNoLQl/Uq91Fw/NZQhoI5SToJ2c0HHXuulPYPkuhjG
hjXDEwAHLek25Yvtmq6vORrOetf+cTYUhCoX3sL/dhV4APWKLAoTsm8KQOOl/yopSvgfeNBBYROT
PD5WEce+gSJx1dpn6N1i8OnDxev8jqHriJfnRxdUfzhIadWOp7cQNU3rHZ0MVsKRE8Dws9oXEh2j
ZcGNubfXCTwuu507yEdi+2OtpzGtH+vWR/BpaoJEkK3V9HxG4SIzBfgrsKCd1lAqWz4xWU7jteib
d2gjW3FXZs5/x0e8Xrb1XFqGtOnXqoKJBsVcKfeM51fxsR7fWhTTVwm0h2g8uUTt4LNEzrQ3Vez4
bG7hyfBMTZ/zTl/AKS9ZvumfYSHM6rGPONqS4GXnWV9Rp9FDkkb248Nd7WLFvYy4Avl+ZuOFb7U9
Pt0mIRiDJBhaQoV5rrXYm89Yj8D+DkuY1GUh1lD20fbck0o2tfSNSlzRd9eAGzZZ8jGuBy/XHUbV
VusKydAi9XFPRLtEdWK2+sPKSq36ThQxRFnr8jF+h+XT9XHpuKmNP20V/Ozy8izSxcWZHo9ISSHm
w4Z09gTe+RRb51XjhYrr9HnsBg07dyppgSVrYe91vadXmMDQJWKG4MaJuELsTpGdXQV1QilPXpHi
IAKDiyw1c9uCv3x53h69h+myWoDJ6PP52MVAqHZSzbxlYt+EkleR15tx87s+iGQaeIRi6fvZNZp5
YiKOLGzlHwhFT/5jKCTrGwja9LXZTSmNEugUiQ1xRuwXD95x2rE6lWzfhnlrVhyjfwWsmSo6OnoU
evAQwO4m9r59vTWr4PtUd+H5IURTrgumVcW93eeaQRjHUVZSbG2sUcuPnVypAPH1WccRgl1PYc6o
TDXiMAJst/5wrP1Gb4VDRybComsp11MQXXfAY8kpJE5VUwwl8jKjsNyuPd6QvBQz+Ix3skYNvkH9
LrWCIJ66RIMQT7vVhuZkn05cRMfnIW80UjerFH6gyY7dk02ubvX8sqIJooojX1mnrYklpt4gMDmS
Mc8t1IJJDqhBJym9M+SbhFNmQYjpzhUoe8hZk9EqZjoCHQmKShc7EZRqgTgaIBSKTGYi3zo1zPIN
RWgm4w1BGYuZdxoATkfpbLmoX3xHebn/Vn4ixjcYvpNJ64njgpj+WYU53opjkxnQRMvGGG5G6dK8
exWSOsjiZmJPCb9ow/Rk5CcuCyfMMVSQjreIqrd4gRJ9zywkk444aDJxfOSgbpcbVZD8shCEDNLL
0y6lPoI6QQ1TGASwlBek97rFwPKvNhP38ZYN74z4dixujPR+zgzpXE37ZgiKNF49JdWIPjdCJrll
P5nhzAazo3qUJs9j0aT9aiC2QDPtaLjPukx9d48HptjL+UGxb9un1v03e36sgekJ0FCs9VMXGafM
RZHtbnGNVaMZdDGhu/X5MwMSOuT5G/yo8YA6d+q2XnczVHGxkVyHp+6P+2xMp7IIRELGV1jXcqKr
3FEWvwPFUVXSF3U4MbCNw6rE2B1pCiMNDOYDfaVpIImwRfTj++/w+9bhgT2XYriLVEB5eqAlqPnZ
YpRQCH20IXHo5aAeW7SrM9+yXqu1s7uq4BPmzL9Vker9rmgvDLYtSUPxMYgAv5ZJYcDLlLNd+xJO
COWcgiyBzp65X5Kg2hI/A9dRCyAuHllQg99gSU/gODlMnodQuLHoroiksUF8ADPbLg+vI369Apsf
9DVpuT4uFyR7xmWJWUXoZlUSpUQup8OBzddOFWGSp2PzPw84TAD+W08tMV3ER/tE4SzrRA42wxWO
fuJaYy7FylgY70gsH7V/2CtlrE4A3kFGo4eduH1FcRZX1tZX/OenL/hZ9i0dOC4NSMu7A2NQUXnO
JZ28pMAMG+xeeXkD0S5P4pUXx5lrClM+n5rB6k3ve5Jp3vPfKsD2br+3K91uNvw+0dBKyBzN5dv4
B18PrOHbzWU/UHJMj1Ci04McPVdDZb57zz/3HZshwSla9X+CfrfyH6G7PxtbA8Ani57iV0smUgY7
OZLKlT7veWQOK76dRt8JHdQ19Q4Waz87GbAqfSv5jF8ZpAJHt8+pt/Hyr/o5PP9Y+iy8BEfbqqc3
nIzt0mEO1Ic+DnzOU6Kqt+5NKQi5ylh1HuJ/1Y0uTGfZu88HC11QGe/p7fzGmVt9TeYZzKbCMwRL
FeXYwDMR5Iifhx88wCpzUv/Pie/3hi6gd/dUcCc2458A37KmWU/9qg7xAUktQHGDDYNahJDbc8Yq
0YySy1eyhtPcEs4veHV+3WP44y+1yWhe3m6jaGvILjO2orN2NclAOpgN3zcCS9pxaqhUyPlEyp+/
hax4WW9AcjSLUKLbi83DE6kGhHJRTwPFKHGwBTJxiY0g2zvg4tn5OvntqFAblJ3829hI0NKs27W8
NFMUIL1AaX11GQ5obKIs5kjQpJuCUAnBLa45/4oF+P7pSQGRI1Nn3Ir1S7JswtkEbuAJkn/49bKy
rs1zf+WLh/JziiBLonzX2IetqpaZ+92kK42pegQPCSFjjYDMfaCHJF6RB0eR1MdG68uH7jfVQFLL
k0uVJGO3J+gChElqBVs2+2lXs9NDgar1uiGrP2BYqcLjSt/wKOOqofxukJPxRj6NJOjKfj0wA3rJ
ZjYmtNdfeuMAtzKcoLE/ILUr/ZIW/NDeEc7PTnQDnzwwHgw2ncsY1BsQIHfARXf2k5eWaOdIni6A
kp/Q/nKaDcfmdnIBa2ViyqZNx6S+1Kq0Kq/B4MYyMur8ekLjGFODZDMnde1Yj7VBGCyOaUDkWmk1
MZnNv1oqqVKgaDtgmAh/S96ECpMkniqGQJ0Bz111WuirGNCWih1fgAC3uJN/C7fgUaP2YWXoh2np
QkAwapop/9jORVe2ntWgGkMmqyA2MPt/5VKkC5x35XKB3Akw3PkXi3tO2NilVJWIhomowAN5v434
rC/gyhjJnvPNiWeHZh6dffZyuCuFZwPiVaL2B3Ck7HXuk8nbw3Z48htpju5BuhgMAAdV3WzU5Nv1
qEIAozdKhpDiCCuWthRFJgUDC9VamkCJbae03t2Od+KteRo1j2PY2atMi9YY60fCm9Hep0GNz1/Z
EW+DcHqN+glrbNTWYDiVlbYV3B+QqAFfP+ep7+cjgPNXzdGOhhOV1XPBX6LN0EjCCRY0whbhkvNp
tiYlQAr93vpFpk9sXFGFcMCYIfhivpd83vffDVN5kLETyZgHnHNomcg/bSXNBmIODkrBpWIlaYXT
fDwhB+G+CUbBF0B9NUI+GmIq3q485LMDELh/955CzAbgXtjgwNB2TxQbon9YEQwl9jDzZRsk86w3
+glh+MwLgRZHCmYQHCFqZH6vnea328H6BwXM1TZSXBCCbFsouqORuTlg5UqR2SN628GcjdYYej9b
PVkI6WGtx473NTv1mTZzCW+9mwD2gBe9q4ezjouTPO/xFVa4R7OvgszElYwuLD2XGDJgBPmmLoBY
KvhB1byM4/BkO6eFX2sTg5HZu2hzIIF9M1Zw3KLhPOxkKhj1lxxrFrHSJBuRwVc/M0PPiunQBj/7
fPufKFHTiuUKtU8kunyALnBBjA2NRP+g0gZNTUpv5RvjjZYyN0XakcUYFNaKZAAHGVhvuitVjhLp
DbbFHjAwWt9bvl9Cjlnljol4eFxADVX6xYTzo7ncKZkcuh9LTqUblaCIE4uoa9O2X/Eh5Yp+RMfo
ez1kfhSvAsWxClJ55wqAsjmJTHBoSDfRJuFy9EvRHcO+/pb2Ip1EVz6ZKQnImklvoG5DXZ1HCfyF
Zpx+jRH3e82nMuuaKKUQSTVuSgTNX5zCHNmR8KAcRjgpcdQPNV1tqEGHCsdypNg0kZbzRJYG2Dwn
c1wKg+Py4X4p0mo4OU2ZkIq2Ne2zIyI3E7LL/+kLTMHdb+ip806Ws4Xje9lZmVFqYjU8saNdZ7la
2KhHg0l8tVDwVuftiiFURsfvGAFOyd5nARa+e+pFv0AB+w6spnArdQAbMC1JIRv6a48lWfmcGSxe
R1aZ1P4CYhduKwGsdtscxTd9YafW6Ynsu0zzsQ0dXDVeizEE0pDZy1NrkkPdsQaqW3mZbwAdvtlN
GgHvazo2f+hQ4V0Uo+dkU/JtrKQoaOyMq6pZv5Lehgkihi59OAMzruuYuPmRUSPPp1u1X/ai7nDx
WZe56MUX/rOORUiwAPgglcrmaep8WVSjULmA82+z/qpX/Y5tP6H+dd5d2KuOxjGzz5BBx3FfD9vO
R4GobL6yRuN7sGwxUfmViXlbf1aLBJlFQuZ/MaiP4TYPBvKfvbj2CjdEsl3rY2N58S/olNeWMU8U
TIz/i4MjlA7J4TpTM6hQt+gmi51RdTTtMuLEXoyjTwGvqJr9RVzb8d6mGTYKYaVgnbOVL4cF3xBY
srL9ADqa8b8IVvwwJL1CIdby0dyNFGm6UPI6bIAnCrrGWVuyPDYhDDyDzj65S0t+nNFyksOxtf1p
J34zloO4yv+wlETeG7BlEpXRBbMLHWdRRdtp9+GL8Kx1kk42ljB1CZQQ5iK7BEBhr0xWR6/8Uo/G
hXWiCiEiy90cUvtCtm/DpVZWKQZot/tHOtpcO5n44wv8QID6Zam+iCboX4wxw6lnjxebGeGJs/oG
E7xBDxFMWd+CMZGm1Q20s8hr5jYbFLpHCfWCNjJsCsDjIOLVjitSsD+BK8USWpKSaDWc4xnAIAWh
vuxLC5S//fd/VGJjVCDYFq9lPIlsqZ8YCXY2jpaBWQTPiT3/5EejFv13LaMDNoG+1tl8IGh7Lx3I
Ye/eFMP2KxWryvLxwcNrN64RnNMSYQNh5aOQLCt1tgqt+GVWyHyX4v0MoHvZZVTt6ylW93Y2Z3sU
V6gyze101GUfzl3nxlytuc/IwEMxCXE2Jsd06/0nQxAUBKUQ36QC+bIq5ePLiwo3EMNk96BIycwq
L1q0YItMPZFsj8yXrQlRG9/cDmsTevGhhAgsDQ5PENVtio4giA5vH3u46geCeCDkOHlgjyXn0soZ
YHG9mMarSVodcz2KkN8rcdNDSGlhiFia9saqwF0mUpTi9bJ6X67JV/guQ1Woj4hRywopNrSzXQV5
BgHQPMpAIq4NUxo/v4KxYbprg5k10MhQ1AWLopTRkluy9s0qP9SRpYH20CzghkeskuE55ThLzzPr
mZ4zW3HGYg4ZZ7IB9ZGU/gg1g8Fs+K6PXsuLq3JtbHeTqKaHxFmQduBCqLzZBVzazk4w1ZsohcQW
isNIlgDsxYsrH8AnhrMsjozopLOFPQ3D4ZKnALgQMauNxMYqiYpPyMYJD3JxpjVVydrm9Lo0LP8c
LENKNx3qIiciGlHyjmKG9CqKAv0tM7tAqc0nouazgSseMZXBY8X3tEef+D7jwB5uMHzhlEUVesDA
EdULvsdPwPlDnWSL/u32tbky6hNa2glRakms9badO1jTI/rrG5bt0MDK3Vp53E2mghN8fCGoZgcL
ujxTksDm+yptmIKSMSLwXLVNPMwl9FulT6cIPMEWyV9I7yiEwBNVebwB8LEM2yBaR4otL980yU3s
DRNDdqPTfXEgzL4aapUDXjGkLgKwOYLLNpBvgqIsgNYEwmAz9+gFyoDjVDmoLE8WL/ubTX8ZbPLE
YeaD19dtpAE9uqZkbDREhEFPlRhL4lvFGU+hnAuHkQ/KSivHDE5szfUMFDsHYjO4O+mPGqVLVavs
PYrbUsrBFl8BH6ik0QyuZ9BkpIUI7zvPNBrwPe21KjOIHVGPhJGYA6rVNhVZQ9Y44+Y0dETxHai1
QZIwqnemcQzHJgQ2i1LCgcbdooKIjLsVIM3Cz3Cj8ymAc0Pn3Vhtn538lUIA7sD3URaV+7ti5zI0
zt6A1fS3l8nOdw/5x3XaftVDtauHpzdhhAlOO0lMZ82LE8qQ0a/z8YGVRc623AfOGHk0YqDgKAh6
BRbZZty0Ul+27Xx7yGqV+uEK0hzVCykeFcomcwG9awYqUAI/u55bIaAMrG6U8Z4UIgdoANnDkGQN
BpQZyD3DbdU3InY1/S1rOuOnUJ6CcpNAXrMWcq/qUR99v4BjMFqmilAfM0XgbVHzF48+esa/inqI
fPlGtGMFvJB+r7exSUA1zRWTi+PSK6cNS1jB1FeS9UnLOFN5GTH0ff5EtX2aJWFJiDirEUYFh1Ho
YNBgfjy5Dww0LhAgVYVg+oMMd3OGfhnQ7oHEyt0ca68EqAy/t+6tC7LjchgtO8yZtnXee3eVMLIm
PTYLAvOBYo5VSmxxjVhbjDeUlEEBGHAlJBL6o63vtPus1Um1F9dXftymCDI71BS+Sr+HRkaOszyd
dK/ucGfz5CU/4dfvsZXqYb/S4GgRBOaeNDSGBSFhsQ94loGeURDMAaYXNertNUUyHX9QspNfe0go
njgb6FcviYJoxOkbdWqhg33fzT6YpQyj5H8V0z7u/IBMqY6KDdBPKMjyN6HzCEpySk4LAgSl/TBh
WxE4hSHKMRckICyYeWYlmMjOjrqiY9v8JwhYV1LvV2nd9PPp1DX6L5sSoi0174EoIaPXTZpeoWzF
VaY4eeBKgkksqHdRF+5QDYX++BUF+zApg19DYEKoZvjGTpJiA5+I6VaS7k6IPdoIyiD+Yxu0U25+
5G8HRooHg1Lcctija0Hv7+yuAcnXZjteGyhyGp8EcK0uUZ7EOa0MKS02W9Vbkh+1bwqneAZbQkyI
9+8h/07HS3KYj6A1OSD8e2e8FNvYxMwBsqWqd2vF1pUobQxK038NKuviUy8PDDckc3eNCt0NPkTu
kXUVdqqroAc+aKKnCfihdoVJtxaTraiZ1V/zY8pgzA6wxUYqab810k4JCVI6F7o7iN16fBrfJivL
FFT5jvJLqzkK71ef1ypBasUA+4WbtYzdZ1Ytdcd9f+KozDr4QdKCczPJIsMCaiFpr0pB8hu2eYYw
5l/zB+8vBIVsuHhMBe9DLNe6HVWwI+JL3NpFG0ndACdWhNd5W/zq4n0HkfWM+z05VpNMciEgDX/P
PnIe38EFvDwE0f515nfeW3F3sH3GsDETvkB+WJuIVB6vuy3C9lO7WutcbHRRbHIMiCJlKpdDB10R
BCq5hhVEKbMOLTfEt99jV6FoTDY3l+vjb/kbbl+S4AivEhRZb70kRTVU/U4fAQD8YV0d0QzsjWxm
5eBWcu0I3j7k35ofONPSQw+cTfSXISxExVDy1sBDjHjaF0S/eXN0LMrm1J7xoaisHYDIbMf4ei39
fYwvqRRSTySNt4d02PeXqunwiWn/TjvofPORa037oHcbt5w8zcxzRPNTUX68+Tb2eYkYp1WhVGxM
qhWeqoUMU/rMXFxIm07my3ZsWxVxK+zYqna7vF/1SWtWTz71dm3x4qdVn/6e89xVlaSsRb2HmT0T
OS7Zg+upFrgu2A4NzLrFOUqkye1CbBE4EpHZBw8plV1wM6IGlb3lBvppCG6cd7FrOvNp6HGpzjH/
6SlygJni+7g08wbRFhL8hdjVBhmIFux7bTMOGbmOCwr5KIPsTLyik/M3zv++ZW/CqTRUvo6TuSmn
ZF9es9GWQPkKhFpUdPyc73sdSfJn9z2aIwdc7gMIE8yObf9JHYAiUS09z2/2bFaXIquwY6+D+tIB
E65cqaNtY5w5L19Ig+eAFnW02Tr/HGkP79VxRXRFfhZArZoRW75AWTXsasERuUX+mMVrEgy5WSiZ
/DDfpzEWNZlUP7D3OI8SwtcybWbfR6a4Zkcn4yKrTSZB5WSpBBG20qNwAhkAVafQ/LVKvllnB5VX
VT0QfMtroz9AbQ3crks3Hc19qnKSsIeaL9Xcf3T7UhDSNbV+6uEO21MpMMA0Gf/msgU8CnKrOuYo
V0GalQPbIlxoTOocsLIUkL98sj5hR4AEXHSqhYl9RtzKF2aco+2gZhrhOQiiJ71PIe6Z4ex9/J1B
HWnvG6dj9OJ2GNwtMh0vaR3D4UwhM/sB3F/jRjXTlM9diVB+Ig+8qIC0LdOcHSLEF5rtJvbdnwdh
OWilw6eTPZjcZVFeK0huDYJv35x6zSlCjPcO7NJU0HRfxjIum7wRPT9cdm2TP6xM/kQLe5459brt
LZgZAtt5CyvkrBXzIhJHLpna35zZqw0tvGDCWdoy/J1lzICOnnu1xdqQ9YYbYmoJ2YUoppKqA61e
Vs1RvqWingoiOPG8j4mIVXs+QovViyULmq1T+mo5B5feghfW/urBNihG8kb11BLlae1ySGmsZeaR
xPv0cwPdxgys2csVe4HrAPmgASYway58i2TszWY+fwjgIBQQPc2708jvtry26sxk3DDZELwCVijJ
94viIaugdoehWJ7/vzkDuNeVptXmUBklj3vHOBuwJ03dFlywnHKHjC4fIufJb93qVKQ2NYvS36db
xuk2USy0mVgfSYDuNvYvLuVmjADtTRl3cKSE/5QIwbEu0cjUacOP7Xe3llN8bijn0iKGl5TwNO9h
RRN4K97r6/Tyr7Pn+mcZ8feGeCMHXSPLUXhKXKDcx6si1EJIg76nDHVJv3yUCEmoHfjSKPXdQcGr
aF2p/HLmpP4997aE9qJz4b44aCScsLEwGApGYFcQls/1s0Y06U25DfK9CRg/YRQjvf5bEeBv01Fb
Azse3Q8345PylHupTqN16Y6AtuyrjKoRVa5OlLj1l7DNXuLpeE7xwa2AAxXQoPGH4e+KeKx+9Uhb
n44LwLQBbW+pt7fQWjXgaIENwaarNpeB8fnQW6w78j80BfY0CgPuHI3HZ+5qPeLLNCluRfIFNT09
q42fVUWg/a4ORnNDAlNLeeaJ0yvByZA/OC++UJMtcJIaYLsIA5u3/4gYoyaxy+2Zvs92rFQCMgFX
hSPvrcJnE06Ag/kd3U85Lo7biqk8lrTqOOW7HkV3QfwGurNIf+gBmfCidPXhRMvf5bLivqJg23VH
rORnk3WLNpcnGyJYXkXYJWz6RY+eFA0I4ah3WiA2C1/Vk5PdqbIsRIu3PJ2NUxE7egaI5l5esJ5C
KXeNaYkyI8CR+2sk7G/Yqo0GYJWOIit0beDkNqp2Q823bA56X4WfD6Q3vka8q3Ad9gGw/FoRdKSe
/CvKL401xWPBx+3cdHqKV2QnrzBZBitpu//2x6R0BKP68On180dACoCpwaNNHLyWBlJhEg3cD6Uo
ey/0HRQo0/oS9O49LuQbLqU30GAjXk+6FK0SLTKioLig+cV23eVbgbt+Yk2QgwBzHT5incZYppAi
RXDi8XCinAqR44TWIv5CS8c0CruRyfpIGQ+uBl/SSc8RjHWf0OoyaxvBUAGew+yBR/x9rcN+pYh9
qxzASHvUvcO2HMrQ8JFz3dIGWYADdWpBgxtSpkSCCiSN8AtiEPrpZZdFI4vBeLU6B7rOsfAkUy8T
CjqhGyWeAsvcP5Vlo9Kj0RUWprS0sw75mLZTbXggALx+1WAluakBIdpT/+ursGEi2vi6ogL8w/ex
oAUTse/Q3++Q0t2HsvfMEMr5c+t4vgWi+HiuUea3XRmOmE8L6vW2KU6IWbCzjL4jck1LviqCmtLc
pj9CIZQd5J+BnsCBwTERtyktoemN5OxpnTxh0rFUj9ynqL8verTJvvQxqKpHSh0BCQcqjKPS2tYQ
q9siM6xDd29FvxDPrEYWaD5IRRGRNubPb/rjEd0BUExioQCBTM79YCMCNG9PJ722hHFViBTP3Az1
pvjy1ZeW0BoF1Fx+sjkK2jELPWs3L9hPh/ibUfSbiIAhcnxM3YTatCjwVzohyWsxzEHfM+PfBH71
7RFJR7xZhqQA9PtaUL9nmeTPlgXpkTQMCoQ/pQE0BBEIxK7ITMINB5Yc0GOmJ2usLHL49ZlWkdbz
clSiwtqwiQ+buIGnYMLXDh8v0Vsq9DhQDebdwrYA3OwkSY5BMJxuslt8ZFfjh2Uai6C/aRJWPUzN
wPgLeQzU/PBgpQOBL7j7RtG9NZAm7OP5qpeGG+ivGW13fjYvVZZrsjnJFdhBMv27k4QlH/Uaxha7
cddbOHBc4F8zafiE7QtA+757Vm4dDVUdI37BOFglUvIPn/djO5S5KpW1WgNBwDgQdZ5SxD0xTD+q
oI61hRNoQOd0saLvif42cPt2b5pxuYq68iXY8xryBK0a5WnHUJGB2cbn093oZfRpsdS6/Ey6sArU
UBIbfC8G2ZXf+hQRSZePpOviLfnjS/RBDrDcc8gtcN6yCRViEDohvngLe9LWtYvQx47DU45ZhPa8
vZqH7W4KS7rzGn5PI8c0u3dB4qZ04DaNaS0eKsbE728RrSP7+e1tM0iO07QUHFdXUwTujaRmhoft
6qGqAB4/DcFhA8aaZWdUX/WJ9W4cNGoTqrD8F+DqniS1moSeRFnYr7ElA5UX17QDOmuQkh495DM2
KAdShVopPTnLkMugASbnoGeyVB8RIyA5iQqnu9JbR5WUoMnKvDUtPm0rr3/htO3sEwG8xsAg0SNe
H6c1QqTE7d6wbbCtmBFkFQ52xCEgXDplT+GzHWuz0hJHF6nGqhnjvdFW6cW6IWrmV6Zi/CgERDTf
93q2gI4Fbp8OuzcJ4b2mXJeozrsCWB6DFYp02L137tanbTlOvI174SDlP3h/3olw3DZieOxGpE+J
vFFEUMjiT9vv9UB2qDtmgwss79BHrZSkHuHLYmp3ooYAVA/KUJcMB/eSGlVtJT6OcxlerhRdr+Z6
+6ZFFNAxaR1Pv1sBybqWVvHEBh2J6F3QHM/KWz+edYsy4RKvTFNJGpzSphmGCpZvnc+WOexp/OCT
FtkH2sMstjoD8oUUZGoM0GWrfJjoMT0csLBPio6lSo/nmBli+nMIM2tetlSpjbp4appMW5OpSdau
wBHclDlJ6rGo3MU8pMSIoImTlRLiZWXFgcZsh6tXOpjZqeKc8hN39jHFmw4DVsrDHoZbbc57N6hf
Cd1tZvBOdkEgdTG/5Eyb0I190/l/5WbCrDmjmQFWf4OHJNKt2unnEDMD5t4TvHKmDhcoaxndXLfL
dIyEhuRoZ4LyTjht34L4iAEUyjGBTLV4UL9S2Y9vI9y632ZzlzJzqoZHXLEAyVYfSgSbnKTwQiTG
W4wQc4Kzhp4/O3hRyH15vhpjipEcJCpuov2jfmWUU8ych3Db72a9GNc0zlsJ+iQLFTd9iKdSB/C4
4UEvTODKgc4pCEpKB0QbSUsOnuiU9gXPVQ9qGTbDlBpNDXpAU6TbVWm1Pn4zaWHRKDaBrMDGpag1
42Ul5D0SovA0ojvi6cBfvuhltbQXB96vvuG6UbGxTA4PrIwXp4SVYGpI1hrJWZnoIW7Eb4hPFed3
qqxY5WSMTrmzMby+QLyMkJjz9NNlifo05ytucnPus2/ZvbuaRWnmn0Xi3aG+R4QK0OEYGaxL7n30
PUJ1YblPqxmGv2/ngtjCCmVv+fZ/O2WwuTj/ksPsdzZQt/bHEOgFSh2cF0Bxrs5lshjaq3dflIWA
zCCw+F+wahQeIHwQLDgRGW8phRAMAd+jMWienmvLE86IwpEr0yOpOrZ6LjwDGAS6tSdajp/c10U6
rFXhX7+iKiwokBxWUvV6evDJzo+zonnjgpww3Hl/P6mEJ7UJhtitePMNwevrZcg1NndPmN647Mf+
cs/aFkbuxMBO0U58xeKFkTkypADzXcx3Oupznlbm0WhC9eabrcYRg9KKVQ5pJrG0cOOUvvWJdJ39
citSS5iPsKoPpExs3H55C1YgqniQ00w920DKB1eJW87MgOkkK7JHpt+C3809p7a0hDar9wmcl+gt
hgFHrE4M94w6IfVavSGBsiX6EMheYb58IKBe92Tzbr5Nb1KL+B/R9beqKENQDjy/rgDtrW+pibjH
eue9BCvDARg+WMSkExXYr15ZzknZlg2OFzF9iocet+zQjyVc1YEGGU26iysvn0TJJcUJyaqfpuRv
AHRrifmg742b5YiU+JXqmNT/Xeg9sJteCADjNdGj7bFoV8mzNm6rml/8dwRlTZ2jdP7fL1wwwjGC
nLdgz8576HikeD6woqjXH/Hhr5zKl+cJxCRkw7ISA4whZTatyfOMEEt5vi01icTNvoXz2IwZSWCU
wLmnx21cl82vGhYLtEcNUcx5KoK2xYOnWNglrMyzLTf/6/KFlwtsAJ+nFRpDtw5Q1RmFZ4OfMJk/
rS0Q0jHdyRceoW6ko5aXdG/hi8KjYEI0Cqh+uBzj2flDrIzvOTSJWeBIt2cfbgCLRU2afx1ewmDS
8sH7OM3He9tytLPw9+YOjRfgBex7U+XGRlz/Xt18fh701arL5SKVYchB2uCQE/PGsYQPiUU3W3i8
09XOLzJ0NRmAyr/KLaVamg2eDtS+gmJsOG+2nEz0vbZVimu0fxmh2aipWS/6mpJMzOgPb5Dp4Dsh
ogCmWsiCXrrPyPqfpXP046kSNB8SNvg8EKXLWtw3XBwp8wXw6k7kB5mA1ke4J6LaallMpEqkzsIm
4f7Ry45vjXpvjAxHu47AB0x81Ui04P+GiCE7QZhwTDoLWzmIhzYOLAhq9NgKdiSq2hTHlbSVVy48
U5ppfkKP8HLuGqZSfjK9dbWemV3vZWonjEtmdj+BmQ3I+y42XYMJ0MyrD/BkEz2fVFNCsw3Rv6Os
FPzj5EkzEJULPwsTVPeaNbZpvRuFLv5F5QVP5YInCsBTTt3xr8j0rbE3JimLhP1t4bq+wT7TH4hO
o1RUMlSI9ZJapu/5zhCT/+lFZahtXWL3wo+UatWgSKUN8fB3+3edWtVu/YKR8uQNedtYITXkiLvE
s5nUMW7KWra5y+EqbtFlWubnElADMqMXv9v8sxn28dKcgSaYdAnwHuBwgYrfTnfvhYsnZWO5Siqd
zazAazqGPEbCxDSwGsz6BxIq0xKEAO17SoSiCn4LzWnpBqEqnlMO5atJvY7ruxLZ2+IIAY/QLps3
a9VeloC4w/A6sS5xhWSgwBIV1MLMR1wSaEGLkHAenn72K4LeeN74aNR+23l08yqz2UmUOy2TSBs5
iSUdDnHS/eQFbvICa/bFUqn01ZXTxPe5dnspUTDcqx/PoFv9NNkATU0larAa6fflkzOeERIJdPUV
tqfRMrjW5J3xr/wUPtA9UFlJoAHaNy5YGlryNCQMaP4fLLi2w3k1swa9lqZhgaX3/u7wJwrhmoG0
0FeDbzbWhzHJlYHKzxgD6KZjs5YjVrjEYHcLPzq4/zeDwZrHxt+08Lvw3o0u95b0KQeRkWUlie/a
w7oVLs94wJn5zKIphoDjORSpNW56cYWhGv8UqJu9yZxQKMr5vz5rlNoa8jFUOuWg3dFuBRaFsWpO
5eumF8aOVtvkEcViXlkx7/sSTG4VzlJQsXgZFzEnTwdCMm4PbhuaS6l9z5i59SyTLS7ivEWnTc79
u7zuMHRvDxyoP7SQi1UR3SKVUScKmQNJaBQT+ndIT2s6q6IYyOXMuT0O/CKHm84QtKVdFzxiJTMV
uWWQsgJX3CsK2l2XppV1j00GsKfMj6ErdJTuSZzDVBVdQtBbBT1nrRl92DP/XbqZw3QHiQwb80ga
SWFEC4/p0wrfZucFem04Qrt7+08Vkz8UdTOiB9uI3DL41otuwLJ6eUg9i/YCSX+tTiWN/j2g0c3Z
Ke0IbjTMdZpRmYhPPIkxE845m5sZc0guz7YLr7wv1SgB8r70ov+i6jA1iFnL9U54ttcTc0CxA3Hs
57fH7j5mXaUnmK3lZ+c1qnojbIgv6kyodoDm9kT1PdMWx6mL7ZZs8OjB9bw2W/xqK2fvoKxwZrXU
bOk5keA92CB/ro6U/KLSIYWlMjAwHH204t+Kbx9Bow/Now5fK9K4z6yddxsvEr6NjE9rWWy2+KX3
2Zy/mRw/ggj6ocLt4DSsI2kFpp2fIvZBF42Lj8MqD0j6fT2ZeJYO5juerTB0z3ag8mU3ni2jqMG2
hkFbBMmEzP5XHa+hHfCPa5AZQFsEBipdFfoVLoGkp1VXmC84PhIqIoF13y72c4hI/V6a4+2AVfhL
+2zgu+2trW0TkmZyPeY8dYYztb/eJBc8prnM1liCw3ATEc8AC3yKfQYeKuabfuGps/Ht/hwYFnH+
MoYU9iwqUjzwaB1Nv9GEUVoFhT9CN2GVvzAw6mNwBbheYsSwaU106quoQhqSy+7NW9FG83SooGKo
rxCQg5uIgZmuIGbwp/51RsPDo89SuOPcXkpu3Gw+oY8RawwIduQacoyJpoNZmNx7ZOTZzgceV8HC
+1heekR4QyuitRcfLIXWzLNyBI0wCjt5jAlTkaMJWfLsUCCwfuR33QDCZES87PUFqhx6C5ti4Kyw
/gTVNClx8VGnzx58hF8fUoftDeierwl35KePR6dB2kkE3X+iGMn0wTgsf/RtlBCfR3GmwIqrtjFr
Ws2ayxwoOL77ueib2PAmrlKa4Ugiqfi/v2RiZTvYIQkkuOpPyRW++WWzAxSbARmnrlgwNpw7viyk
hJgBR3yW5r36E9JWsYWZMthxIV2OBBTfCRLZBljaDOayZcztYKbNx05Spg8TVdqH8hnsrUjVl1K8
6Tpy3qxdAgYTRXeAhN03tNYWN3meNpgBisGVXSx1uYr97c0iPHFSsOcU4Dn65tp2C+gGiWuFa4YI
gQ751psh3UafQbaoP9ST8UkfY9eWpokzYmE4NZ1EPTFQFZLRgeaqYSszqBGQm66iXjcFk7g3X72U
WESj6zJFboiaZk2AlifMyt5aQDSwfFyfkJKU3bGkz27vI0jJ66IXkSUjye1yEDklr+3uNS/S9SSp
x8pirYinAY4lJvPjHOT+ZqB7sOm2AgN89/HRK/tg2RAH4CWBccU4ur+bt3X7T5rZxzSxm/TWSI0q
HcD37nhkTDFhlebuM5bI5MTcgZlXv5tcqQLyWFEPVZrdM8AieaaOtLJSE+TYYz5URnlVddVO8wPF
UwDAlVPFIsiqg1OU5g/QjWrIBGKC5MAWJBno0I0Pc4v5Vm8MMb0CQGW8804SW2oWWDMizY1E0LVu
38Vn/9JOTv/p0lDCWuoJV84frtim+UAxNIcQQmHueRhgktLm4PB1OQ2s9Ifjq5fKjxQeGj9lI5Xm
HW7VlmPZHxG7lXyv9EdInqicsT2ILw0UnXEsOpiL5aMaCittifBA4vANk9vHthiKMFzkus0KEz/I
mX/+hKPl8VjLcbynRTf7Kr1HcWQWOGzVW9sgFsTm6AnGTpErh2N/Xw+rcG8HsQ5rdW1X38IY+DeQ
G+dmw6vLn2R38jPi4K9HbwBRyuVmuGNW5HbjxQ1L/rusEKFmCCETiOP46Tk3fsJnaMvjd0qcfrSd
s/+LiNGhvoJcSvK4dKNyafzu53S8wjRhx3nV1Xg/S5Nf4X3bU+eDoUjfxNbEAVJmzckZZJUVCnx+
4JRs8x21JZRSa77zkpjZYKo8yiWqb3bP0+qGyk96qAqQfl8PZ8RUqQRdu6qtAuyMg4J8fyWz8/H3
oDFSU3ltjTLK+MLV1O7ppkST52VOhYWWN0/jMQaE1MFkSgmmL5YStfmb+lSmzW3JvJGIhlFb9KUh
1sY+d3b5cwFgwgusjF3nW1EEUJ/KhF2jdLuN++Y+MiSsliF7S+Io2RJ94vw0P+6lMGqXBl3s2MLC
hEz8JI5XDK1QL+DmuoXya0Z+vQHX8xeOZJKO+OdL73N+yJpi7BVM+tz2siEwQm42WA0kSgsygWJQ
QWO7F88RECbnPHtrWEfZDOKNPwACApcfAsASSujgM1daRi2BYUfkEKxtl2MZW7WKeWB61UTEVA3W
uiU2QjIfyvwnyygPFSyUR0vGQoYo4xNwaR+W/317AmYoTXNYNjGSmmYx8sBIBAfEz6oTiimU6VM/
Fz1TpJeL3E3riLMekgyjd3WQtkO26M8T1dkV60Dv7zZQxNwWohtw3Ehsg0XQW8skylTdNaFZBck6
Zq3ih+aRH/JCW7OoTtvkZin/Watk2+EUPHvhA78KAUJGkh/1SyTe0YXW+sO12EAVqAnJDTWy4iP1
yDwZtIXZZRjmTelLhK5lvUQDe9djtBf8buHiXj/f+dniqS/+wWUL2p2XjC9Xx1VHElijjiyJQOro
feY6AS2tpthhbSd6ExJ3M9Fo9rQ68xr5pxOytEa/snia3hRbg6hqzidsvdZXaxfVCdj2IKizeM9j
Gs/tzpUsN8gpjT1VIfn5irx2IuegJBfafMSMgxoqpcJBQd77D1B+wzvGd4assg/dkTSUJTHCmhtx
XJEfSSJCMqWLHedBfzoTV3Y8faz3L+dbC6IL4m9uVXRXElwvQrElRwCPlJyyQdELYf3HYVvmSxYJ
38LYZTkLHwv43aqWZbCrSt0tU0sIakn8O3AfQNpAX6FqZL9kWspODJ1FocD3f9bxfykVCGJQHSZ6
Wu0wM/DB9a9oxheRLv0X3skRm42pTDXRRny+cUQZaz6NZyJBwfRo1cVQjjNdKfpygu8TD/bk+ufi
ox/t8/aCkaDjDHfeNryqK/K88JEF/jmoSaI++le1cPoLXIqJMxBfuq/CRAiTJGMxrzRqZnsMZd5g
ZkgfPi4xpGZ9avZKYzg9r7qC6IM83Zfmdt5CDitHdmUM3k8O4pGxRmp11WeVyxxPo4jmI9eJW4n8
INFC9CD0kbrxdgXgyLVII2PJ2MXhCuOHU4Qkqo2CKEE6wAVXxdqxiutyFlnsyNJCb9AKZFYEdHK9
PCiDAuaUYLO//c3Gz3uzMZk8djVEqKUfN9u4mHSXz16GoT2pIILnIuPQk7bg4CCDgxTxIYk949zB
o1++WU8R3FqzEIJV8JlNhkuPj7oQSamrpO/S7IBKSGzZWCD1M/lPW/0bwVGDk+/xbw9yKJNkZpwK
0n1DVgFJN0YfHaCvpZ0FaccBpWycE3YKXKQ8r6m+1OgBjfhnGJetx8F/8yGoOGm522fgt0EBb9Gx
hMqGr5GzsFM9B6X6Z7nNlAgXxOF0XtpqjwWn7sngMMj9fs6cURWJZWmBfUzXB+MDLDWM7WpwbODp
xgA7t3O2vjazjz1QWYb7wYrdCBRBNZD87gcwclMWIQ4D7pgBnqjoduwJy5OwM8d8RdJr8nzoDOdw
UzMpMj1jOOinOi25PL7DUZlfo+Uc0I08kqo5Z6WpVBRrWqOZdm6Dc/JUA/SW+VV+EL71Xhef8pTb
+nbzl8iUFkcur8ZIQvYzVU076iqjpp4oyyaHCI3kDgxR2KZl2tvvXEKbttUGpMJYHOGfCKgmb+Io
Sj7GK563XBQqGjtH2uAOj48oNQJoBri4L0Eg3FnYpntCA/VU0lOKHvVJb2L/2OO31u5ruX0B2l92
KuqbL7/XFg/eqegUKGPv9vtSvvDWAqH6HkAmwVEJWb4itJ/NwOb51G8AVJZtlTJj22oii4yPEuTH
1kWGKKM1Jxdt4piCuziMfSUpwBl0sD0Udcff8PpUeGy/aoZfC3lTYw8LtSKOGm7MsMnfMoqf6LN2
9NY96FOSTrzsQfdgqFK6UWOUgnAj5/u4qux+wmqUd7VrzaYBOYcXTIp9IhX2X6T3fc4I5IElWdZ/
O7xm/wShHzH4n+Mb9Tll/tmqDKIWwYgW2OdkmgG5I6di6MgvelJ/28Vy+8Os+iL1aeKyG2QKjQog
VW6bSa8RwBUM5qtBG7igkcAmkcUh+M/nn5c+zgynwt/3SjDMQHRjDGo/WlD1MFUTJayRojnCzcim
erBVrD1UVN2jJ9iKhTyP08skqxH/LOSls/YJrkBSmfcI756yPXh6ro8mdTKV125MaIADZeeze5Oy
/20kwEyBzhr05fU5n+tbj+v0rG9TVFCLeUFAoTCO8Oo6dKzQu4E2DMhP6zdEWHBG1ts+OTaOxmYY
RsrS6E6npnn9/sIipDADHmFVRT3BqJm7w5HnqA9rLpZJ6HTPOC8c+YnpYWVszBWyk97o3b78c8+y
20lTVPWr8jzZhDYp8ERdz/KfL9nbDqeFcrbebNRpRprtnbYnvNGsyvOlXadBhmapxk/q3eJRuYtS
q8+pJagdjRm/w4mo/QQwEQnMIqv43ihx702V5tKs01IfFo6Gm7jVHdKDDP7L4Tohppo3irztKC8X
Pa4TeoOUHJMwxzS/kdUdD15JvaySQS52J6dK4cGUXcD60lacqpmUGsgG0E/EaqBtqvJCjU+UZ7Wq
AnB3EBPdlTjPgQE8NX1PMYEp+epM4bX6SL6M7GyVh5nsYjs4eXK8z5t8aQZliBBHDLbM7Y6ck8kT
L7/XGgLoQ9IUbzg8x8VOu7IxoxzLsezAGWZgw5VVPLCAYIKTFFygYBPGUKvFkTfHEYlgg7FrAQcj
94m8eW5chAi+vElj5wY/44V1CoOh5InqyLLFL4JYUcRsx5VLb9Wg5VpOESfRvYJAbdQed5z2dbnw
bkTnDYzSiO6dDdKBlVFAbr1lRGEkqMNBctA57g9Pv6T8YqjF68G5kkvdrHFFmirr9eD304daKptb
iPNfcCG2DJp5Yc+h94XG9ucAmyfRTb15zekxmOimjVGZb2tOtorInVAFrPGecaGbPI1aEcbPVxc5
q3booVvTRjS9Usn+NyKTkeV1P00XhaEz/FpAlSDvxiyR0qC1c/3OSRH04HqITM6Xy8ee5LBTpFIO
Ih1k2FlDmfvY5okVyc40h5llpDq48gdwoRcyxg8edsc28KukltUHes77UvsqG8V1TKrJF/6Qbti5
u25lcHAsB+l1DFfrRfV16ijrrEXhet4/y5cWU1w7h/OzklPrHqxDbq41xOTBUrmUDt0EDF7DGaEt
CCrYWyx5ZlOi0uwZHvpiQT2jSX6WqzcLsbuRpxt2XXXr00bTye4YCQ21JxAm/7tMFRyyBisHZHHY
65QLv/XDhVViPRrgGZ6DEkFU5UmSIs4amnJbswyK/8Z2XHzxNld3OXVmtA6tuSx8tN6mrTbOvFcD
xUfJ6n7hM+DfBHnjrHpEAlXNRV3ulm9+HVxG0050uhNqPhevMme34BKOIq0xHwNDAOJV5vBkI0sM
nBD+uNBouFZGVgEQ7KogQMse75WOoAqKzY1FLYEyM9q7at0V3hOFLtwO2LZYRQ74k3X7kfpTm2eD
H914GFBdWIfwNUS6Ey6BXqCGEK20VhGV9e0Kgy+fTQRkF0ingDX8d10uh4ZS4/sIHRKrHPufStGl
crWaTYFocbN8aG61fDfCt8b+oMOcwbGiJpAeuSeLYKKJhaKTFmWJsiOxsDvhbaa8pF4LEUyssu6I
1PUDogZwMnHRIsGVnQPgGa9XiBQnc7k8Hx14ihgrAPUjZmsnYEK9ZbSIG0nWhJfdVx20wn29W+rL
nOn8XBaxaGI3dAk2bjgyJ1zcx0QVMG8gEU8bLPjwmmghAbO4UkEPLAiFsk5AWUMrgF4xdooUhNMP
umVe3WrAuXKylOqpUfP4iug4rTt8wSEAEheqmMJmsVr2/neKMWOfZO98m06dyZh5egAwrYRuUg56
OUNBh0O4O+8LVndXUVvAhZ8YfBs2Fzp83Wr6POXDvCMzOFFf8NtQj1Wpv13tr6lF/IfcsRWP10sv
HF6uKJ6xhMEikv/c36umBM+QY2wuwnbg93OIJ68flgwn7Df+Er0P6r7RPD8xajtB9udx6zUNu0Zq
ASF9X1gpoiuzd4l7dzE9MAqT2Lhy97HiFiwwjXdcJvImA94uqSyyjEvYnaDYo6Xs5762x4jZh/T8
4wFghPzf7X83rpKbxeWRFncNQbJ6rQ+YD/1poJi6XRrAsvK62EOxFuPMWh7FvS13lSO73yAVSGLl
IKXwBSKs9yfM/zi0H8839scNnC0coU9wEIuOZ6lbPspuaFFu4F3XRPQKtuEUnYPXwtak2FehTeuZ
X3igHZufb/No3qhncl2mw5AdeAx5CndOXgzu+07Ih1+Kjz3l5c+QgKkw6/ZDeXunJhL9AV8hcNL9
17lSqzGEzYc093EylUBtfCiGfan2LmVvlWe/cmTFRLOGllkAfGqm33IPOEF2AyIZw3FW2oQdJbGt
9KbmHPahkhggJ00hUu9Cd0eLxN/VaRrUfarvTQhAAC5UIuSU8nLmCn85b/8ICUBnyqbhTeYpNwU9
5j0O5TL4sf9rNNIdcMkIVatu1dv8jT7JmERo1TI4RSZyZurhzNnVM3s7hRC+bMYu3uXjzXpwwBHH
pevvUrboyUPGejk3Qc09abXzVF3cUIADEH2dfK2oCIqhrmcfB+1JlaQ+nPFqEdYVOzzk/2LN/ZSY
7j6hsYlz0hJXmzBdzmbHqLiUvABxH7jEfHl9Tl1+bruat2DUeI8OTC+rq7YXGMEpXkGQYpB2X6oP
+KrUz7yZDfZjQotZmpLpT4g5asEscrNTP5yEFe5gg+/wj43e/ZDJQi12IRc53XHxfDLsAToD2FAN
T+vTKmKpxZzJZeapJ3a1BojEmCtDvI04N5FOmi+GHAAp5+eW/Z/HnCeDzJ8shk1z5F1WbLiohqHJ
t5rFgvSsWwvnuqb7iYjFJxeZelvu6ntaOIgXFNTL0IjzpKMTS2W8jIA1YGPWQGWVN9sPwCAF11M5
PgoHsLVwmX/ldEC3pa83L/iJ5nH3vai0oTr5BePHwIK6HHarXtJRQeydNJSRxqoz5EU34YU0hKPh
iSScjTE/jJSwUNAZE/8EN2Yo08gbAvkC6gcMEonHRK8m7t5VY7CS6WMl0vJSV3SL4e8NMsRvZ4oA
nGLSXt0omfZ7Hd5BQZBAFb99MYUaUXYc48XukVNBnpQwsHDcA/yhi4tHm7zx7H1dlH4DfqfxiAUR
4uo7xwDNFD2bPqiHjYuF+Ms+/CNcUSr6L07PY0gGzllClcXTh6hv9i0+HFAA1YAJi4l0GZeUxhLs
BxUNLDz7YRENxj7axhZHee+D5e8OXt+r3xQCSHZxYmnmxxiJJS0qhbw4wvWLoDrRoJg2RcgE6jDG
z1ZOrzxA5uZ+NW//tnounSAFl9rJbZGAJqlz6Id/RJAWmBQ6gBDW+Dk9wTOiNONs/SIrXvnAO/NX
0UKzsE7wqKtgQVqAh98Vsv3Ctg4/wCtBuUYC8GUUpDoFmjLrxVZxzziOjqMofOtKwV035UDlgADT
gMMVcugU0udZIJz8/7bJZ6QWqn89SNMGrcBVAAyCSVFj6QM6Hlb/SgBSvGgnkGJhvAxH6v1cKGLP
qNDVxhP38FHA4PXLgxD6z+djykxVzW2BDrN4huU+GiUOTU8UFTwLwysSm9BD0PDejt2HBhPBJ/xm
4RMO4UmSLrwHysuFLunYwM+Q6deJK8L1RE8/zcfBPB2OQzJ1lrpsrrSGO34B61BnKQLexC+SXl9D
WUoLoT3KY6hKIxkAduAUTsZrsDLdhWEUzOLVdB30zhQmw70JKrj84Y+qABFuxHwpYbA+PKSmDtSw
gbhDZ9etoWdgkcBMGBCxg1Zb84ck6Feki9U/4aL1zuGiPMYIGXBn4FcUMdB0Cu9CUJmlV0eIlBFB
KZE5sxQHxOLWit1ptTJjudv2anTaYA0jyJeUkfBtbfoomVzqO93b6tm9Zik3o0HtC4oR8B8isRPt
RUFsGwc/IjkTwCw6bl8CMhNWZbURaRyIbkFUkXYSV6q2ltI0RWtbWOS5Pm1mQYq32CmNg1SLUdAC
0dSe1hvk2SuVin/yBddvMkteouCDSPwTKgbG58GMHMtb8qd7sVr23egNjgRPy4uoP2QTKkldmxUy
/pLyi/cKRHjE4Xl13yISyA4OTw96yGsTaVR6YUSb5Odxf1aOVZs4McbqULdzq+ARjsnYcOZ0d1uR
UQy7idikYC9wzmWM7U0GdISacCKoVNtWQzf8TtgQtcZ2xD9qqNZFQD+MTLmQRzXhCXiNUQmsqia5
66FWByj3SKUtgCBg+KP+2zoKxnJiySUoWeeva+rntTQizZayYZySvlFOPEQLqVdDxXE+ynklrLeq
4VB/kKmXUNqb70fHsh/z/x1WnnBxFW6IqLjUKiSLF0E5c4Tb8yEF3yWlJA/9BeJVE7vgC9yRCjIJ
LftmGRt/UIsx+Z5A9xhCxL3ihVwMi2+fSXSTrrI3mRY55YrjKkJVsiQ0N8R1WWp6ZtpWa9jFcIPc
0UP2Z+OWkWYPtpcGYzfeQGhzvjzHIPWxjbnY2vpq64BKAnCVPhfUw7FDVuqjc7schHUiVpPgyIkj
qqXUbHBTd/jrK9stVHCSYZ7yAhRrWX4ymspiiim3ieVGfMi2lxKBAX75hWQZ7wzmkQBweNvcfR8N
CIeQHWAbt3hGeSniq/tB5TZqpbGWqZu2cX6tlah8IqwWGsJWwzCOMJ5snJfsbfflctgTttX5gZMq
be0fdGZjyuBpYNHShY8tqRHaYhrVPY3bJo8PJJNwnJSvtmPAYEQP6jGGGvmtXmcgh18QBi1hi6Y9
xroJz69wnLSvc7gp7flvH/C8nW9V9cp95uPLehgPn06zXb3aokSqkF6z3RuzhiysBqFxu1xx4rK/
KpH5oeJw88evV/rE2n+5iQNJZidiaQGLSMzB6RjaXGKdzany97gB57iLcQkT+VbA14FC4mcHXYbK
xr/nSIePtkUmdTmVjHe0aWAIP5COYS6ZsG3/ZbLqEva81VCqBemu3uOpprNqeb7bwAg2cnuc207c
/NgEapVwbHq85AP5AlZKs/2+3TOs6luDi4QNrBQP/d9jGHaFZe71T284iOszTjWkYREN3jrHUuQO
DM2TEsJIY0Id8e0oMCLHdXA+Seua+Pvcuo9CIKyq7fgu30VkpIRY08NR3wMqw9wqioCPpPpS7N/w
FTKt11c/2OKfI/uNDUX5EbGm1VBRRpnNmJ3V/hcZniFIABYIlrLQL8O2sBfOFHarijBy1aZm56rU
5JxfAoI0TTMQDw+MaFAD9T7lW51vS4hHw5PiQjzkRgF/EqtnI2Y6N37UflKOgAo5nRUHT357oT4b
kviauni27kf9/UqYKUBUvFkxfAfTjxrncPmLJSaTwNwEztRHki8URSvw/7vhhRxGQ7CvUB9wja3a
uhwIUJCSZLrTGnMiqwOnkL7tANs9BxuXCiZouwciQVe5kMTjc7zFC2IP3y64bArwdiD6OBd/g3aE
7w0mClXUCBPvRvC3q15H0kVQaZ+5AnTlFDuss0lkMX4fR83yn0Ju8oZ4J3n6HoXKnNFAKBQG4bTR
j0rTIIiFlAGo2A6FhuviHxMmRzuekqH8EpS9dP2hcO2f5ZErAyVX03er1X4b86OkkguDB/9E6D59
FN31qfbeiodSRyYacKgquOut03/E8qutAKZF2qjbYH4G2mFVfMuoQnPbkC3d/6xgF8TkBDUi76W6
HkZzsCFxyrSHpH3CoWux75yTdOAsiJtVXUQj5jM4DQvuuJUtm5XrKVWleaSVcr3NGHlq/HJrUADQ
+VvvJE/S6+yjnYwbATD5DI7dHURlb/A2sjKf1KM9W25u9FydgBzgsP7/LEFGuvL5DPSmp+KvXwh5
LMH0Z4Wjp5dtGYGbXvrufLNN7FzBjScLq8B0lb3SE5kwLdZWx6BKvwNNosZKo5imdcJk/+3F0233
KJBiCwf0TPtatbitesGxem9RclnvK8Jdw64HsZVvbiCgLUKqKZTZIRMpVKlSN8xq/kro33lr4GVf
0egaA20JlASDzCCSDLd8ix8si1BVEDzY0vXG3ntiDwXUkCTTGeYfpZLSvQHf8AZwizjvpGHZLidP
unDpSvLoDYjheoytNg/A4ZzKvwW4odjFRHQBNB34TqY9Da+qGCu7EdlrZNRZBtjsraYOQFu7TdV3
iXf8GUljfOjcaUXSyoUTREjmXgEMs+A7XRmjqEFxLCKvzJTF9DO0ha2cAiYZnTUHw3B6AGx7oUb0
Xw9Ib8BJMc4ezV+FuGYCpnPILGCLhCYBZCS4n2LuTPeVsXy9pQDn6NB7e42xW8uI4nJQ0qED0t6n
WnpldAK+JKydLM7Rcu1p+0E9PAAbB9mfbKMsE6ueK1kJZ5IUVwLa133lF2TgenzTzRo6WvNg4+ok
Ycd9B9A1z9uqOml3z+CblComdOAq9c/Z50v5/DZr3R/4KqlQl/VX0obKn86yHPyYhRZ20w5K8kwU
re4341/7WEF09F2dLhC2ar4Yq/JqYangHNweY39CQ0WtBlITHIJC1f/c530RyyLVH60eascnjvTI
UYK1XSCiWScm0nYsdN+LTCNH5aQpzhidtWcVn6qRzJ/2G4vtsCc44cObxEZMSLtzdrKS8+o4gODi
/oKfalMdSJTFyThgCIt84Rye72mpebEAvi9c9E2/ebw7a/wiybs2rYfWLfvhaN/VIiZlIn4iBMUC
bf8aWyOIniFXoB1Zfni9GOcH6Ej9h9WXLdh4PnjdcOP5e3/1Eh97iJ6wnkGTEoUXNIx59LhGY/ve
2C2F/kGOjFkd4VRILiNEaLK27CJrCIgWl2w98OoafEnx520bmWn60tBa6xCf0tjcUkx1AEv56VD+
qXjEsRG71eUU8PxJ4bIx1yTBxsUKwMnI745X1NPkXjRuJyZleeao8Vz2VvvWKhOUMxm2L/HEh34g
euqSvofm4XFPriIIipYmpnNJqzqmmWHxwPHl874oEYq2UGllMwYBjlDul6ygfPIdC3GBBviSh+0r
1XTO2ULPjNWYwXPKJaSfSNzZRn3Vq2vP2DonqzYquAdbDkk7XmJAoQ5WfIc2rofBpjw57kLY76u2
ZjwqSHCjwseWAbDyPE/radu8IT8fHXyureCeQxCv2fEJzAYd5XajgZx/Vdi02D8DY1d51DAl6LnB
MZ8jZfVTbpQ/yFO3VVIjjS9pg2Lja7e6yLOiFb5vXgBFVCik7Chzz4pDU/rI0nIMQ/K2NxTEr2l9
cNW5t3RGc69cDDy1/AqgrvJmRnkzcJIzHJw+/Q+xeiv+oLbhyINEFxT77O/nZR8RGnemdpW74pyn
maSaF95wsSpF/bUNRZodgoq/XI4SCjXmM5NG3Dynrx/Sh/LKOJVZNrOKBYH0M+AOQ3DNBvUccg6J
4a8fQonF5jcaTJEAaOOcMxnt+aSWrbQHM2IfAKK9mm11stU3FCx2uRqisw+Ig9iJAfMQElxA6MJp
Dd9ylW4IoAwPv5eCjC5MaZpg5UMIAT8BXsuZ90q5O2Xw74+VNjqltDI5MxMepdUfYCZQD+mdbnLD
TNay642Co3l1tIpHHHNOFDYyTMNDUgUJFkC37B+KQ7vuYgk6T2sjr7zxDmE8cJqvogL7Kwd5dTtA
832L323webkW+cZMkJNDQyp9D8wS91fNtpIFPasvy3U/q7VEZqIhzv4lTApaDt0HaVXEUqx4zCX9
C5mdbdrVwvt1JGiP+sS/j5D7ebGJfQOxTHMBdJITLbkylZ2YVFRDRcyAdDYjpCBh5LKYsqCiIoXB
4HJYU5PEXrAJz6/5vxgAdJxUT7PdhOXg2nzY1uX0B4L4FJKIFmXaL+xu58T1/X15+f49c4aZ8xYj
dmbIfHx4fjR+DQbwc3uwsQSvr4z7P9SZVG0TNVTDNCu0D3AuVYVl7Hq1D4GV5ORNu0GPsotg13Bt
9QYtOI236wzClojqNclKUdoFFTbaF0xZVkjwgSUeDXIE6U6oMCICPAeZH3RfCoQimPtBwqdEBUjh
D2Ik0l1DpFKu4stnaevtGIH7eLCl8bnbP3RvXji08v2SlI9ScGpU6A1j7DhRWNU6pIxyXN3AbYOt
AF8GQ0kum731eKBs+xV9TCUwF8WGiEgY4BluPkp6OxtgtWviddMcikDzuSqKqEAxrC0yZoG0/BkZ
Y0IJIcIGy/bL7eKhZhuwMNpXsTiyzPYKuCZRxcdxL3Ol62ef7nW3F5OMpPIqn8Jtj+Bhz6sw8d76
Bet3Rk34HFyk0y9QogC8YcDzgVs2oRjN3XHxvgxbnYNAFbynB/kn9UrxrH0CTqEROuEM8d/48Zyr
p4yA1cCEV913trB4y3pbCpqCtmMHhCfNTiFec807dJrZcYumiCf3rKlqLkV9Xn5gU2BuL+pPBBRe
i3kk9hEVwmLoqzJMHRrq2vFIoXeG68MoiRwdFWzf2WgxujD1hhZTTABBPUd3pqnifv2H9tB44mvP
r9kpE/qhyi9YQjB7Th2sCO0kw+atA/uMZ0G2PK9EwRnr5N/YF5NDjckgWWm5fvFHrRnnSCKaep0u
QZ0SmKYjOL19KP/o75VSacYRI3Y+LGqyVIQNruvlCrOPd1OkVZR38gdNCzdnOgW7DAL2k+CbuDJa
FgGy1jPHyLXSnY8bsJU0EIpBstMU5IogxCnvv4OzPVHCo8LGnyWJrsFfc4/NS3H0F2fbjbRBJIzC
YNli2tBylq6JY9f9885A2FGiMy5pBpIcO5MUt3d6Sa37Xe7lWrXA4HUZoEr4G/4Xm5dBqsjZXJW4
D69Vzf86dCBrUq4Xf0rFLAZRzjzHuEVxdakcIyL3VapMPsTlMTKhPFY4segbwlp/DhTGAmla4qw4
umbLWuFydwAwW537sP6qbn5l4+PA9HV/RREG3eOvg9i4g6wsuHz78NDVXLwymi3lWilb63hPZ/hq
/nzrwJf85HCpx+OrSiA8CpjwONFTD+8n7XC2egZd7HnJepIoxtHZkBzrQo9EgAg3NA/rv92DdyMJ
4I3IHUng1BqEZ3lcbPHpxUd4z3R4yvcig2zAvH64e1JcKaEhJO+CNNQZilkhuaSGMlhk6Y0wP9zF
gMZnDBYtIsIWjmr+E34D8e4iMNlfzPYbA9ErL9hPvw/enKOXpldTSKAPRTGZrUmiLM/N9GvSoe5p
b0BZLuL0wBZD/9VEF+ITe243awkSmElwGs4G8MnuJFZ4WVHtHxgdDAWKv4FyqB1VBF8VOy5xu3St
kSSWWBWLn8LLiwwDBvpyPCWF7ROqB2nzz0NHhIHgxDwL3kS1qxThKNWxxflbtp8+bRu5/kymG0sD
PfbOI1HZ8cHhgN1jhljX6hSpCgV680yBb2iESoK4oLijALIqmZXchenrdUb++5Eh64ObWgTDOeGx
cCMX7nCF9pEsmSnySFMR/0r9Xr92mcA7FDl5VD7xQ9A/uSMLjxSlnIRvNJQDPQFM3WRXKNEqRQIf
uTXbSQvw4t1Op1h+CepmJfyXoAXGqxInX604LmNg2Tq2lkR02AKp8527BQyK9MPWpggdGbXOcI8n
cjC1HvLP09UXbOTwpK2JvBmcUfypg5mbJG8CS7HMfWMfVT4JMXPWJo1TdcZnDGstOy8xmHsK7jY5
3ZDH5XMrMEzy7/VhuWUejzpqCnLTnl19t8g9HQCU9AnlwvwG0zCBapvXNiX+hJCxtbL6Ul9BgWFO
/sNmdM/0+CwJJpH+MzUf8Dz+aaYiuQZBPt56rloYVoajXVGJvpDh2IwqWNCEfChs1wYMuVuplm43
ICyG3dWyQIkO7nRbouWv2pbRMeD9+JywRwoBKKmwvhGqXtP/Pggo8iggVm7bkIo6x00KtZ6o/3CH
/fG6074Op31QzrLrt0GcfjGgGXg9UrEzLZNwyCuAq7rHVaJ/vAl/khskSGTfGhDeg7pPqoBQ7BKB
gQC+rskFqrpFwBwAfVFJRUbluD9E1KEJvG7f8JTxSwYTredGEioOV8RzawPPiH4pGMgd+MtXbpAc
TvZ1O5UXc7HMVtERVt90gGkv0cGFIgslSlHERq2MB+dqSk9/XwLK8J8oOaPT0XA3vN5VNJQUOTHo
6za0znLygcuBnVq2P+Fu/6DVC20LHI7jNWwmBlpNw3bcVTQfVnrGkdY8jv9JQRRXuSW8aNHzxCIJ
e8XVSRQUy/SVXEdFLTe30vfTqJ/XkFqd1JadEYVUPrIoO0h9klUFut0+UHaZrNgcDe4r4Qic5Vv6
1JPxK9F1pq25wRosYbiPY/n09J/oriumzxd3rNLeHzPWAZu20QMLrRWbbgysV9LKF5EFSE0ppqtz
LkEhNckWmP4ialDbxfloOL8L+wtdiGfmQo7yR2iTY2Sib+3Y+UbLbWYru0FTBz1z9BUfDnRS5FRP
+9hbsd1DWWBltmrAwec19VliyYH+uIgFp7WhSF1o/z9ZhMpOa328ewrueBB41THGQPAD3WPi0Xab
GoQ5sCl30Y5WGkygonCncBAN0fHq06Gv8l0OR3bKDhTx/D7zf2mtUuIfL8JbJr7SBNq+TDjv50lz
fBZdQ/zcCLytX3gsX/BGf8nhDEd/7vG8zawcByzplyIa97UJ3cgowogESGW/tdtgq1OqupFRr7tB
ASg22ws2nGoyokDOEkXlvSMMZdlv6rUO0dLHSPBmHWBqad9kC9aQpp+PzuK1gaPwcXhHyqSWIdjt
hA2R+TKggvChW7d22fd52yzUc2m6sSwoyDrINcbSkJZwuYgGSum9OLOYSV6lLdTlNAhrUpihFi6P
0+qbmiCX4I++d3hnZs8HptIRm24aCbTIjX4z+n4NmN4AchuB9QMuMModFLA3TR8gvjw+cr04uaak
rfUE2yV4AXnwu84btGgYO5JwUWtusAWkGVEZMTGsHoF7hSjvckNXhkxPuc5AIScRqUMsmlFB14Uc
EIS4RTnVz6kMh2U5INzxK2TW69+vaoT1yk2BlCpDYXux6aLJblhgDZtN+BaOg1egepx/5QQRFq01
FoOsxYwZJ84Uu4ViKVHmoN+jl2kBcPxLP6kERjPlcjcXYod3F0YO6c3R5IyFE6SSUIrnW2JIrmTQ
2epnCvRxryo/GtA29iOzsGcmBfyibW9E+RwkeeGgoP6r4YsoLVD/T3GbmikRHxh24UKVrhwgnIAt
MkttzfgLcXCzVSrJhh88Hdo+yjbLxrAFOy0yXVhAfqopaAZzdLvhsQji1iOl/E/2ad3ciMcRDM88
ap1jqdNrN3pgo4Smbc55kJr338QRwNDScExQN8fzg1ddbeisRnoU3y5O/k7LS/YlXAdz6beR397z
5J4ALVpM6Twi1MUBNHf4P3tBvaevGTPGYoOOQlH3cMAMag9tFSUhvJDPXBZhiPXiUOLKzIUy5GmF
3eWr63t87MpmZRvMZfSe2PV/uvy8j+vN9o8MF3zsqdGsnYfJvBZZlfZUelYmQtwSoFif7UZzx2VP
MWCgLY8+uFU1A0HN15u+QhveYUnYEIsCMmWoysDfmgFrsMvG0xkZh742uPEW1UhfrMwhNTWaAgFg
6N2dW6Saqp5ohrZtbNVydQRCUuDUG3XRbMCT+3mE7oECfXn64pdxq+028heF3/N0VMEm0OxPlzi8
SieWn/qYgrtG1GiyDgaxO0IYmIiLu8Kr5fhgtJb+G31A1EFysKXZ+tf82nvzOsjiGFGh2GMqM827
RFkkE1tb/i7nYciFCb56bxgtu2Z72BDV/8hOrA6VFOvbPmEUGX9ZPx10EjlDfw2d3Iw+O0Ig6P82
DI/yr0VO7RsRlQSkIvkHqlg6zr/wVRkuXAiuZEL/shak/GlUoiP+frrG2422BbOfDADOb396yTou
hyswZPjmM5Zyuf2ETJU7z8bgVZbQpk/VSQrFaLV3ONQE6ECv7ZQVtLpSyNJyWstOtujUJnyY2Z71
GKlO7OP7aHPyopS0uF0KT/iOHJ44zRse21zh+DTS0OLxsNzrYP5Bd+A0huoPGrqnTNi9b/qL2Tj0
heHStguLKerj7ZQQUCFpYzuMLH535G5dMCEYixSbQFTHLQoI+ZwGWFbJxNTo9dCpSqQGx1ZB5PEw
AF+jQGy7uFcX+klF0DEhckyF1OSQrTZp7jhvq8jmFNIdq94uxZ2j+OUCU4lkaiMZqEpZvixRmGQd
g8sYEOfQ0WXYBuQEHXKKSrSLmf2ZDr/xvGWuu1OLNS48336SHr8TCaNDNnUcKigh4HtcNTrN2EEH
0ks6BKh8gxIdqYjkd+M+9E78uoCWxmIqIbmIOwmoDKeabYlgpml6uAaT9quVIC4tWwIS62JjuUen
OUtchqlBk4ryZ05NmNM5pf7/apfZ01P/lgi0UavaRUSBeAGAurZsfxo1s6b/1Trjj2m7TQ/v9T9Y
oedYIwVIuy8rqoqCdZkkcU+4QhCrH/RGd4rpuyzrxnsNHYgqCPgg8hESWmdrNQZHg31E7FZogbTC
hvHgqiokKQySOjo1ugxfRYau0stjEk1o3ZTiIQkVpGOcDOitUCB0J5suAakBaV97AjDjmazXAFj5
13oyzoXk1N1wI9WNGpKioJL6tcFzzJPzvDNn6qfqbeFBHkqerQqT72r2qx0yOgiErFcZGNms3R6h
GYsFAkmbTtlCbynW2H6knufoBJekPtl8/0sy/lkP5Wo+2uzjLVljYx/CwD4OEq/Ta3WXkufyXbwc
uXgR0f7fOWMUxqwSA0lVzh3JoLxecKqqWuLtxjC6/3Ld9Yg8bv8VKq+lSzAImc88/UZZBa0E9TWy
t26uC7tew4WV/QT+V+yJ5bJthWXrIxaSsBsiRCt53WRk8O/bDZbC68ZCLcRlfoDzv86kSziJzpAn
YbCwAlvJe1NY1MHeTr+5tHU4zLk71yNfYWxemqyx0SrU0JMVXtdhjEmxiaVFDQsCLpeEjmuETuGx
pGEwR2toE8Fuy5WZef1uQdRyseA3mf6lbQGyzyCN9m3FwF7SuBP4AsPRMhlGADz74v1gRKDjk9L4
1+h6cwhsK4YsTAC5uHRVCrHBGhtHLPUDmMY6aArGNu/oBleTu4r7lACo8mBlX9qbvhPQAS7pfmIC
HZj8qxBZVIlbKl9+Bjk4dbx6mm9sL0eD1WQYmN+8O9J964r48+7EU9aYa/z/TPhPLolMNPTh4WDJ
beIPQpUbZW8QVFCeXFuxGDOuhgdj89xumjC7CMxheUmcUa8Y8gSxyeYOp0i5/InIhsOJIox51bQ/
+jiz5qdiakJKFCwmwQTJqQeG+WclpgmSjvJBCFvuhuxeGr6OUtSgODvfr1MtA8SvRQ4I2rEXmQOs
M9l7yXFR8x/TuwbQOtyAWvHyRgonUqWqLS+jNn0lKIUI3cWvzJatqP926U5f0TJUongkG3Ivbw34
vYGg7iYU+cP9WcCImF3nl7fIYflz9o/v4Z0e/dtkCHsdlnXPegTImNsyzBZ87XUYpiQB5zdL3kyO
d4gK+u8FTcEuVpkXXkG2mfwSivYrfDJvqhJKdvS++n8ffrRNfOUdk59vEh67LLSuq8aBMK30URgk
3+xQpLlsjhubLGwg47RRUWmyuBd0c/b0UCPW3KQR65aqORuf8+J7kxBWfgmqX9HHeQUEWDk6LtK9
rti5LiDbMCgK3VmQTbWX/8vRFbGlyTXyMzljaUWY2/+7xDWpLKC0HVj57L1ojY3MNhNclu8HaRyV
Aiob89ldB5zjfPfwejF8Sit8pyG67ivFSh+Ncb3vwT81ZZaZOT38KbQdEv3uD0uXmAMR/yBft6OK
ajVijc7WFQSYiLjS/YiadeZwhc2rgTELYr+RAN+FFHM6rhv3tgnWYBKQczwnL8gfn4XVzU5SqeQQ
01zhmW1pM4gQvwh7ixSD5v2+RGtm7lP18W52Uw6PAtV7PcFOltinQsvie6atEDfVoiG3fRuZnPmE
QJZ2SOsiqoGcvYVUxmqXg+C6tEslRmycRnGmta6wq+V3uqnfjpt1svr1VK8AhGjojpMXQuHZPOGt
RtDtXGbv/Izkq87Oi/H6bfpqESDHgyl3cjgWloj8KdyPod8BQtPoX31nOwa5EnI8zfuAfmzDetpF
etug7wDKy+DUigGdnQrx2Z0S9DP94kX2QwyvzKmru7jSOrjgZdqrVOJQq0sFkTHpP5X+iv05H3Zc
XiS/nJQ+f4O2oUptTIpA53q9gBSIulEYVk0W00DuYQLcOasrCDD0QOq4SOxrPBVHOgFw2z59AEea
wrMYvljZbK841sf/99NvDF5mDVjRSIM7UT8puteX3imq7QLlY+Cmgcm//HeHKqBgiQedyHJPdIRz
CV4GrViGeGMaSc46jNui6wSJ7u3au8ZV06apFNjxZHEy1lSeaCcLHHaR9m9RD4tUERQ5wvbAkYFI
N1Zx9chimMaqrzUnR1ckFW12O56vze7oJMCuC6DAKGVMkkYGCG3dlthQrW1JGvI1tanA4QE9v5xb
OSN5wOm1IjR1lbrMhdRDkeSXoKneqZa+ZooxIbFrrVdDtAwCxHuIcP8tIlcUNBuEy6Zd5/u+DFjn
fMo/GwurSobZDjFiLn0i5bbfsz32K6QQVXKpPuuK3xs0SQz8ScAS0EJdtdFBhqFeYN3TvTInHC+b
tb1K7jF8Xh0juU442DjMSOlQHupkSNZntcz8ZDYhO1s+LSnf57Wrkl6mX1+uH8PbtMUexovYzRu/
fv3jeAAXlmy2Hd7+mGvW+ye7dHjJyeWet/amJ161C3/T53vPYISaLwhqTYiAvxwAyjM+gog4uMUA
q5BT0xN6KyGj0OCSDX3ldyRxtCMvbZOrNTyVv9wqOv/qtFdFtooF8XnDnEvmEyLJdlsWNGY59yj+
ngz4VMdeV1jQC6xek7M5Gd3hU21w4+qlQkbmRgRJjCRm4NKzPTlYmhCKPyuuIRUXQhWcj9E4Bm1i
rt12H+h/qtE7P2l1WNA/INBIMDLURCAVcIl//Stkmqf3Mfea8B63tuVe1I6l+VPP1ZgdT419+PCK
xNJK7L9dd9O9YAjZIA3bu0OymiizGQklWlbb02NhKMGPoVn3Lk4X+pScapGHuDozhpLcDYYAVjQZ
Ne1jWrzMrY66pbAbj3R+tlJ/G6zLT5oFWS9d5016ZbyHSpUTynNXcLXDFiPGphKRP3rpG24XiGUp
sxn3PpV0zZDCb637RJ0DkfVKKAe8GdEZHDXOuEMgNi31TxSGo0IND7Tr4YNd5Jf4Mx6vuAfS0S7l
3uN/bCiCfzyq8zsBL3NkVYhbctKoESrzHpzpR0JujhTgHih65l5BtuWVOYlizarl29B5tj0d9MyY
6RKRfW3wmd8p+F8nJYcZehiNFeYLs9XnykTCCkdVVSKFfNnSPQB9iHuXN0iVzka15SpaS68gdz41
fG5Oqs9Eoi/bwpad/sSBI09h6pqXjU7mVwSFOL4Xq6IUrfq7AJ32af2TkvL1uiu4NrSafEt7d2gf
ISCNMmSvNDz71N5nu6+nYBWPlVjzWbU7RKhYNnAE4CSvsPozpqpqNdVIg2ZrZwIzD/DZ2e1KdeNT
o1nc2LFDzoiQJfg4swMfA6jJLzGCSbaNOFEmz3mGClqPD8Y7oCnhqOwz62ZPSATbkTHvwVGyYA6j
Tv213VuHvKC8JHR8cIqXwn94WN+JScWYeMEndZ8h9OWdWEzJBVZFPBkag6JGPJxlgTELv9KeqttR
a8Kac6IxirOA2ekxGU2wQoMt++xsyhzkIuY92VwZ8p0wIPAauqHmyULTHXtelvb9Gd6jjBkHg2eb
mZOwuHnYfTwVUW3RTLEC54t+niXvG9v4d+dVZMbOI7j9Q4S3stcsvszqpW7PLddvk8EqwGynruUZ
xEAGK314mg+qkyYHeW2qX/Xxv+4lhXOO+ESgxAY/76EpIqcyfBRW1HDoB6UDMdIKW7y0DsinGKfm
EQNduCO4qXZ/SGjdskNxtpFjKP2dXelioUokEpRU9sTzsgm9q+MKBH9lWcdp2+LsduIU0m6QmEOD
dgNDvCbENBGw36kuCa0lo7rygmYFifPjWXVqK87tSc2lSV0qVMmyK+RqEawhMEFOu7Ub4ZW5whrs
1eTQIG7m0+NJsCGP0erGhRBU/enN2uG0mum8jMBThYl9HFGLRSmckwkLYVOT0e7+u42WFtxDZmfz
bJZX3bQTGSfc/wCeV7PPEOvRTpmZyZe5EoDdMM6F2nX1P4PgD3mlplzbbh1Un7ds6yYcDhh/ssbD
EX/orKjsPCCRCxqLW/Q/nl9vgRgDUfC5lffCtn5bQ/YCjcDOSZ2ck3L6JpRCEKa5T4xaR1cYQB63
pF26kxvA8clHEixc+lMDsOasWI8Ot/WMFjWcevugIAfHpV/qwCvpoqoW0LBtLGtPXFQ75XiU/T0+
7rsGXq26D+qGQb/XLmXeImXAj7q8ZDzb6op5uRx96DlO2iRe4Kflz5O1/4R+IzzciW79IoBnREEL
w6atk+io4SErr11dIc9q80fExzH7ZdOyIzqSHgMombE+OJFU4FJ98+kLSWk8QodRkqf5pScaNwfM
AO4ngJKb756ys1bzNw6XUECXIMe/bvMIhiQ/zmlPKIwrTV1LWlcO8rhlnFKNDm3qX7tOQPDnwhxJ
VDDDjA7O6UmCf9LojvwrB7q78+K5isCGByiI5/jxY00Il9A6jxaSl08I3AeqyeLuVcVIFQwveXsZ
uFRsaNwhcfl7ONcy/mA0d3KEImNHPG/O9hruiKds9XM+K3VAXS3/Ze35t6eQcAPFnELWRkCbT712
d/MdiQStXyqGyaEzhdVOHfdlw0ATljtPTlNkjb0J9q3OmPHWgAS74oE7z/qYgeIbjTDleuAVck5p
FO01FZaJoUIVXkILiUwAdKyXKcI/w4Jl6xdjNySnF+Q3zXIoJ43iLYMcXnCph8/vpiJxpa8Gr99D
2IcmerUfBtMJPqOQgg5SLi8eUbjc55eblMej7++FE3z24E7XDw3NrH9pDA2BRm4eAPpSbK8jTwpH
n0A1UGok6Asa13F8Ms5CNqPZedLIVgr6gpOxNxCk/DOP2mJc9rqzZL0dk3nRYfWedueR08G5tivG
iDGx5OV1I6LIDn6B6MRPsrJdc9nkRSD8MXBNlC4mX5aQFO9gxm10anumZY1J
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rm_design_dfx_axi_shutdown_man_0_0 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    shutdown_requested : out STD_LOGIC;
    in_shutdown : out STD_LOGIC;
    irq : out STD_LOGIC;
    wr_irq : out STD_LOGIC;
    rd_irq : out STD_LOGIC;
    wr_in_shutdown : out STD_LOGIC;
    rd_in_shutdown : out STD_LOGIC;
    request_shutdown : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 30 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC;
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 30 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC;
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rm_design_dfx_axi_shutdown_man_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rm_design_dfx_axi_shutdown_man_0_0 : entity is "rm_design_dfx_axi_shutdown_man_0_0,dfx_axi_shutdown_manager_v1_0_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rm_design_dfx_axi_shutdown_man_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rm_design_dfx_axi_shutdown_man_0_0 : entity is "dfx_axi_shutdown_manager_v1_0_0,Vivado 2020.2";
end rm_design_dfx_axi_shutdown_man_0_0;

architecture STRUCTURE of rm_design_dfx_axi_shutdown_man_0_0 is
  signal NLW_U0_s_axi_ctrl_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_ctrl_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ctrl_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_ctrl_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CTRL_ADDR_WIDTH : integer;
  attribute C_CTRL_ADDR_WIDTH of U0 : label is 32;
  attribute C_CTRL_DATA_WIDTH : integer;
  attribute C_CTRL_DATA_WIDTH of U0 : label is 32;
  attribute C_CTRL_INTERFACE_TYPE : integer;
  attribute C_CTRL_INTERFACE_TYPE of U0 : label is 0;
  attribute C_DP_AXI_ADDR_WIDTH : integer;
  attribute C_DP_AXI_ADDR_WIDTH of U0 : label is 31;
  attribute C_DP_AXI_ARUSER_WIDTH : integer;
  attribute C_DP_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_AWUSER_WIDTH : integer;
  attribute C_DP_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_BUSER_WIDTH : integer;
  attribute C_DP_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_DATA_WIDTH : integer;
  attribute C_DP_AXI_DATA_WIDTH of U0 : label is 128;
  attribute C_DP_AXI_ID_WIDTH : integer;
  attribute C_DP_AXI_ID_WIDTH of U0 : label is 6;
  attribute C_DP_AXI_RESP : integer;
  attribute C_DP_AXI_RESP of U0 : label is 0;
  attribute C_DP_AXI_RUSER_WIDTH : integer;
  attribute C_DP_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_WUSER_WIDTH : integer;
  attribute C_DP_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_DP_PROTOCOL : string;
  attribute C_DP_PROTOCOL of U0 : label is "AXI4MM";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_RESET_ACTIVE_LEVEL : string;
  attribute C_RESET_ACTIVE_LEVEL of U0 : label is "1'b0";
  attribute C_RP_IS_MASTER : string;
  attribute C_RP_IS_MASTER of U0 : label is "1'b1";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF M_AXI:S_AXI:S_AXI_CTRL, ASSOCIATED_RESET resetn:reset, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN rm_design_clk_240MHz, INSERT_VIP 0";
  attribute x_interface_info of irq : signal is "xilinx.com:signal:interrupt:1.0 irq_intf INTERRUPT";
  attribute x_interface_parameter of irq : signal is "XIL_INTERFACENAME irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of rd_irq : signal is "xilinx.com:signal:interrupt:1.0 rd_irq_intf INTERRUPT";
  attribute x_interface_parameter of rd_irq : signal is "XIL_INTERFACENAME rd_irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of resetn : signal is "xilinx.com:signal:reset:1.0 resetn_intf RST";
  attribute x_interface_parameter of resetn : signal is "XIL_INTERFACENAME resetn_intf, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of wr_irq : signal is "xilinx.com:signal:interrupt:1.0 wr_irq_intf INTERRUPT";
  attribute x_interface_parameter of wr_irq : signal is "XIL_INTERFACENAME wr_irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute x_interface_info of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARUSER";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute x_interface_parameter of m_axi_awid : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 200000000, ID_WIDTH 6, ADDR_WIDTH 31, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN rm_design_clk_240MHz, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute x_interface_info of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWUSER";
  attribute x_interface_info of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute x_interface_info of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute x_interface_info of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute x_interface_info of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute x_interface_info of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute x_interface_info of s_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARQOS";
  attribute x_interface_info of s_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREGION";
  attribute x_interface_info of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute x_interface_info of s_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARUSER";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_info of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute x_interface_info of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute x_interface_info of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute x_interface_parameter of s_axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 200000000, ID_WIDTH 6, ADDR_WIDTH 31, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 4, PHASE 0.000, CLK_DOMAIN rm_design_clk_240MHz, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute x_interface_info of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute x_interface_info of s_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWQOS";
  attribute x_interface_info of s_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREGION";
  attribute x_interface_info of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute x_interface_info of s_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWUSER";
  attribute x_interface_info of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
U0: entity work.rm_design_dfx_axi_shutdown_man_0_0_dfx_axi_shutdown_manager_v1_0_0
     port map (
      clk => clk,
      in_shutdown => in_shutdown,
      irq => irq,
      m_axi_araddr(30 downto 0) => m_axi_araddr(30 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(5 downto 0) => m_axi_arid(5 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock => m_axi_arlock,
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_aruser(0) => m_axi_aruser(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(30 downto 0) => m_axi_awaddr(30 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(5 downto 0) => m_axi_awid(5 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock => m_axi_awlock,
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awuser(0) => m_axi_awuser(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(5 downto 0) => m_axi_bid(5 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rid(5 downto 0) => m_axi_rid(5 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      rd_in_shutdown => rd_in_shutdown,
      rd_irq => rd_irq,
      request_shutdown => request_shutdown,
      reset => '0',
      resetn => resetn,
      s_axi_araddr(30 downto 0) => s_axi_araddr(30 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(5 downto 0) => s_axi_arid(5 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock => s_axi_arlock,
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_aruser(0) => s_axi_aruser(0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(30 downto 0) => s_axi_awaddr(30 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(5 downto 0) => s_axi_awid(5 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock => s_axi_awlock,
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => s_axi_awregion(3 downto 0),
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awuser(0) => s_axi_awuser(0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(5 downto 0) => s_axi_bid(5 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_ctrl_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_arready => NLW_U0_s_axi_ctrl_arready_UNCONNECTED,
      s_axi_ctrl_arvalid => '0',
      s_axi_ctrl_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_awready => NLW_U0_s_axi_ctrl_awready_UNCONNECTED,
      s_axi_ctrl_awvalid => '0',
      s_axi_ctrl_bready => '0',
      s_axi_ctrl_bresp(1 downto 0) => NLW_U0_s_axi_ctrl_bresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_bvalid => NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED,
      s_axi_ctrl_rdata(31 downto 0) => NLW_U0_s_axi_ctrl_rdata_UNCONNECTED(31 downto 0),
      s_axi_ctrl_rready => '0',
      s_axi_ctrl_rresp(1 downto 0) => NLW_U0_s_axi_ctrl_rresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_rvalid => NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED,
      s_axi_ctrl_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_wready => NLW_U0_s_axi_ctrl_wready_UNCONNECTED,
      s_axi_ctrl_wvalid => '0',
      s_axi_rdata(127 downto 0) => s_axi_rdata(127 downto 0),
      s_axi_rid(5 downto 0) => s_axi_rid(5 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(127 downto 0) => s_axi_wdata(127 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(15 downto 0) => s_axi_wstrb(15 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid,
      shutdown_requested => shutdown_requested,
      wr_in_shutdown => wr_in_shutdown,
      wr_irq => wr_irq
    );
end STRUCTURE;
