
*** Running vivado
    with args -log up_counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source up_counter.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source up_counter.tcl -notrace
Command: synth_design -top up_counter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31371 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1952.602 ; gain = 202.715 ; free physical = 206 ; free virtual = 2252
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'up_counter' [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/up_counter_post_synthesis.v:2]
INFO: [Synth 8-6157] synthesizing module 'fpga_interconnect' [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:171]
INFO: [Synth 8-6155] done synthesizing module 'fpga_interconnect' (1#1) [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:171]
INFO: [Synth 8-6157] synthesizing module 'LUT_K' [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:126]
	Parameter K bound to: 3 - type: integer 
	Parameter LUT_MASK bound to: 8'b00010010 
INFO: [Synth 8-6155] done synthesizing module 'LUT_K' (2#1) [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:126]
INFO: [Synth 8-6157] synthesizing module 'DFF' [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:147]
	Parameter INITIAL_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'DFF' (3#1) [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:147]
INFO: [Synth 8-6157] synthesizing module 'LUT_K__parameterized0' [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:126]
	Parameter K bound to: 4 - type: integer 
	Parameter LUT_MASK bound to: 16'b1000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT_K__parameterized0' (3#1) [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:126]
INFO: [Synth 8-6157] synthesizing module 'LUT_K__parameterized1' [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:126]
	Parameter K bound to: 3 - type: integer 
	Parameter LUT_MASK bound to: 8'b00010100 
INFO: [Synth 8-6155] done synthesizing module 'LUT_K__parameterized1' (3#1) [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:126]
INFO: [Synth 8-6157] synthesizing module 'LUT_K__parameterized2' [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:126]
	Parameter K bound to: 3 - type: integer 
	Parameter LUT_MASK bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT_K__parameterized2' (3#1) [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:126]
INFO: [Synth 8-6157] synthesizing module 'LUT_K__parameterized3' [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:126]
	Parameter K bound to: 4 - type: integer 
	Parameter LUT_MASK bound to: 16'b0001010001000100 
INFO: [Synth 8-6155] done synthesizing module 'LUT_K__parameterized3' (3#1) [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v:126]
INFO: [Synth 8-6155] done synthesizing module 'up_counter' (4#1) [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/up_counter_post_synthesis.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.352 ; gain = 264.465 ; free physical = 327 ; free virtual = 2286
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2017.320 ; gain = 267.434 ; free physical = 321 ; free virtual = 2281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2017.320 ; gain = 267.434 ; free physical = 321 ; free virtual = 2281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.320 ; gain = 0.000 ; free physical = 316 ; free virtual = 2276
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/constrs_1/imports/vtr_flow/counter.sdc]
Finished Parsing XDC File [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/constrs_1/imports/vtr_flow/counter.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.133 ; gain = 0.000 ; free physical = 223 ; free virtual = 2193
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.133 ; gain = 0.000 ; free physical = 223 ; free virtual = 2193
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 274 ; free virtual = 2244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 274 ; free virtual = 2244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 274 ; free virtual = 2244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 274 ; free virtual = 2245
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'routing_segment_enable_output_0_0_to_lut_$abc$159$new_n13__input_0_0' (fpga_interconnect) to 'routing_segment_enable_output_0_0_to_lut_$abc$159$new_n17__input_0_0'
INFO: [Synth 8-223] decloning instance 'routing_segment_enable_output_0_0_to_lut_$abc$159$new_n13__input_0_0' (fpga_interconnect) to 'routing_segment_enable_output_0_0_to_lut_n16_input_0_1'
INFO: [Synth 8-223] decloning instance 'routing_segment_enable_output_0_0_to_lut_$abc$159$new_n13__input_0_0' (fpga_interconnect) to 'routing_segment_enable_output_0_0_to_lut_n20_input_0_3'
INFO: [Synth 8-223] decloning instance 'routing_segment_clk_output_0_0_to_latch_out[3]_clock_0_0' (fpga_interconnect) to 'routing_segment_clk_output_0_0_to_latch_out[2]_clock_0_0'
INFO: [Synth 8-223] decloning instance 'routing_segment_clk_output_0_0_to_latch_out[3]_clock_0_0' (fpga_interconnect) to 'routing_segment_clk_output_0_0_to_latch_out[0]_clock_0_0'
INFO: [Synth 8-223] decloning instance 'routing_segment_clk_output_0_0_to_latch_out[3]_clock_0_0' (fpga_interconnect) to 'routing_segment_clk_output_0_0_to_latch_out[1]_clock_0_0'
INFO: [Synth 8-223] decloning instance 'routing_segment_reset_output_0_0_to_lut_n28_input_0_1' (fpga_interconnect) to 'routing_segment_reset_output_0_0_to_lut_n24_input_0_0'
INFO: [Synth 8-223] decloning instance 'routing_segment_reset_output_0_0_to_lut_n28_input_0_1' (fpga_interconnect) to 'routing_segment_reset_output_0_0_to_lut_n16_input_0_0'
INFO: [Synth 8-223] decloning instance 'routing_segment_reset_output_0_0_to_lut_n28_input_0_1' (fpga_interconnect) to 'routing_segment_reset_output_0_0_to_lut_n20_input_0_0'
INFO: [Synth 8-223] decloning instance 'routing_segment_latch_out[0]_output_0_0_to_lut_$abc$159$new_n13__input_0_3' (fpga_interconnect) to 'routing_segment_latch_out[0]_output_0_0_to_lut_$abc$159$new_n17__input_0_2'
INFO: [Synth 8-223] decloning instance 'routing_segment_latch_out[0]_output_0_0_to_lut_$abc$159$new_n13__input_0_3' (fpga_interconnect) to 'routing_segment_latch_out[0]_output_0_0_to_lut_n16_input_0_2'
INFO: [Synth 8-223] decloning instance 'routing_segment_latch_out[0]_output_0_0_to_lut_$abc$159$new_n13__input_0_3' (fpga_interconnect) to 'routing_segment_latch_out[0]_output_0_0_to_lut_n20_input_0_2'
INFO: [Synth 8-223] decloning instance 'routing_segment_latch_out[0]_output_0_0_to_lut_$abc$159$new_n13__input_0_3' (fpga_interconnect) to 'routing_segment_latch_out[0]_output_0_0_to_out[0]_input_0_0'
INFO: [Synth 8-223] decloning instance 'routing_segment_latch_out[1]_output_0_0_to_lut_$abc$159$new_n13__input_0_1' (fpga_interconnect) to 'routing_segment_latch_out[1]_output_0_0_to_lut_$abc$159$new_n17__input_0_1'
INFO: [Synth 8-223] decloning instance 'routing_segment_latch_out[1]_output_0_0_to_lut_$abc$159$new_n13__input_0_1' (fpga_interconnect) to 'routing_segment_latch_out[1]_output_0_0_to_lut_n20_input_0_1'
INFO: [Synth 8-223] decloning instance 'routing_segment_latch_out[1]_output_0_0_to_lut_$abc$159$new_n13__input_0_1' (fpga_interconnect) to 'routing_segment_latch_out[1]_output_0_0_to_out[1]_input_0_0'
INFO: [Synth 8-223] decloning instance 'routing_segment_latch_out[2]_output_0_0_to_lut_$abc$159$new_n13__input_0_2' (fpga_interconnect) to 'routing_segment_latch_out[2]_output_0_0_to_lut_n24_input_0_2'
INFO: [Synth 8-223] decloning instance 'routing_segment_latch_out[2]_output_0_0_to_lut_$abc$159$new_n13__input_0_2' (fpga_interconnect) to 'routing_segment_latch_out[2]_output_0_0_to_out[2]_input_0_0'
INFO: [Synth 8-223] decloning instance 'routing_segment_latch_out[3]_output_0_0_to_lut_n28_input_0_0' (fpga_interconnect) to 'routing_segment_latch_out[3]_output_0_0_to_out[3]_input_0_0'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 253 ; free virtual = 2226
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 158 ; free virtual = 2098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 160 ; free virtual = 2097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 165 ; free virtual = 2098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 164 ; free virtual = 2097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 164 ; free virtual = 2097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 164 ; free virtual = 2097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 164 ; free virtual = 2097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 164 ; free virtual = 2097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 164 ; free virtual = 2097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |LUT5 |     1|
|5     |LUT6 |     1|
|6     |FDRE |     4|
|7     |IBUF |     3|
|8     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+----------------------+------+
|      |Instance         |Module                |Cells |
+------+-----------------+----------------------+------+
|1     |top              |                      |    16|
|2     |  \latch_out[0]  |DFF                   |     3|
|3     |  \latch_out[1]  |DFF_0                 |     1|
|4     |  \latch_out[2]  |DFF_1                 |     2|
|5     |  \latch_out[3]  |DFF_2                 |     1|
|6     |  lut_n20        |LUT_K__parameterized3 |     1|
+------+-----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 164 ; free virtual = 2097
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2133.133 ; gain = 267.434 ; free physical = 214 ; free virtual = 2146
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2133.133 ; gain = 383.246 ; free physical = 214 ; free virtual = 2146
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.133 ; gain = 0.000 ; free physical = 280 ; free virtual = 2213
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.133 ; gain = 0.000 ; free physical = 228 ; free virtual = 2161
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2133.133 ; gain = 634.195 ; free physical = 362 ; free virtual = 2294
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.133 ; gain = 0.000 ; free physical = 362 ; free virtual = 2294
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/synth_1/up_counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file up_counter_utilization_synth.rpt -pb up_counter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 13:57:47 2022...
