#ifndef _SERCOM_TXN_H_
#define _SERCOM_TXN_H_

#include <stddef.h>
#include <stdint.h>

// SercomTxn represents a single bus transaction that occupies one queue slot.
// For multi-phase operations (e.g., TMC2130 read phase1 then phase2, or is31fl3733
// multi-frame sequences), callbacks can set chainNext=true to hold the queue slot
// across phases without dequeuing. This provides bus atomicity: the transaction
// remains active, preventing other queued transactions from interleaving.
//
// Example multi-phase flow:
//   1. allocateTxn() -> sets chainNext=false
//   2. Phase1: enqueueSPI(txn) -> txn occupies queue slot
//   3. Phase1 DMA completes -> onComplete() callback runs
//   4. Callback updates txPtr/rxPtr/length for phase2, sets chainNext=true
//   5. stopTransmissionSPI() sees chainNext, calls startTransmissionSPI() without dequeue
//   6. Phase2 DMA completes -> onComplete() callback runs
//   7. Callback clears chainNext (or callback already cleared it)
//   8. stopTransmissionSPI() dequeues txn, starts next queued transaction
//
// This design:
//   - Avoids explicit claim/release calls (no NVIC priority dance)
//   - Keeps atomicity logic in one place (the callback)
//   - Allows other devices on different queue slots to proceed normally
//   - Prevents queue-full failure during multi-phase chains (slot remains reserved)

struct SercomTxn {
  uint16_t config;     // common + protocol-specific flags/fields
  uint16_t address;    // I2C addr, SPI CS/baud, UART RTS/CTS
  size_t length;
  const uint8_t* txPtr;
  uint8_t* rxPtr;
  void (*onComplete)(void* user, int status);
  void* user;
  bool chainNext;      // callback sets true to continue transaction with updated context
};

// Mirrors WireDMA I2CError values for SERCOM-level reporting.
enum class SercomWireError : uint8_t
{
  SUCCESS = 0,           // No error/operation successful/ACK received
  DATA_TOO_LONG = 1,     // Payload exceeds DMA buffer or queue slot
  NACK_ON_ADDRESS = 2,   // Target NACKed during address phase
  NACK_ON_DATA = 3,      // Target NACKed during data phase
  OTHER = 4,             // Generic catch-all
  BUS_CONFLICT = 5,      // Local transaction blocked by active bus use
  QUEUE_FULL = 6,        // No room in transaction queue
  ARBITRATION_LOST = 7,  // Lost multi-master arbitration (STATUS.ARBLOST)
  BUS_ERROR = 8,         // Misplaced START/STOP or illegal bus condition (STATUS.BUSERR)
  BUS_STATE_UNKNOWN = 9, // BUSSTATE = 0b00 (unknown/idle state reported)
  MASTER_TIMEOUT = 10,   // Master timeout (STATUS.MEXTTOUT)
  SLAVE_TIMEOUT = 11,    // Slave timeout (STATUS.SEXTTOUT)
  LENGTH_ERROR = 12,     // LENERR when LEN/LENEN mismatch (STATUS.LENERR)
  UNKNOWN_ERROR = 13,    // Error flag set but no specific bit matched
  DMA_ERROR = 14,        // DMAC transfer/descriptor bus error
  BUS_RELEASE_TIMEOUT = 15 // STOP issued but BUSSTATE did not return to IDLE
};

enum class SercomWireRole : uint8_t {
  Master,
  Slave,
};

enum class SercomWireBusDisposition : uint8_t {
  Released,
  LocalOwner,
  OtherOwner,
  Unknown,
};

enum class SercomWireDelivery : uint8_t {
  None,
  Partial,
  Complete,
  Ambiguous,
};

struct SercomWireCompletionReport {
  SercomWireError error = SercomWireError::SUCCESS;
  uint16_t address = 0;
  uint16_t requestedLength = 0;
  uint16_t transferredLength = 0;
  SercomWireRole role = SercomWireRole::Master;
  SercomWireBusDisposition bus = SercomWireBusDisposition::Unknown;
  SercomWireDelivery delivery = SercomWireDelivery::Ambiguous;
  bool read = false;
};

// SPI error reporting (async callbacks)
enum class SercomSpiError : uint8_t
{
  SUCCESS = 0,
  BUF_OVERFLOW = 1,
  UNKNOWN_ERROR = 2
};

// UART error reporting (async callbacks)
enum class SercomUartError : uint8_t
{
  SUCCESS = 0,
  UNKNOWN_ERROR = 1
};

// I2C config flags and helpers
enum : uint16_t {
  I2C_CFG_READ    = 1u << 0,
  I2C_CFG_STOP    = 1u << 1,
  I2C_CFG_CRC     = 1u << 2,
  I2C_CFG_10BIT   = 1u << 3,
  I2C_CFG_NODMA   = 1u << 4,
  I2C_CFG_REPLAY_SAFE = 1u << 5,
};

// I2C STATUS register error-clear masks (write to I2CM.STATUS or I2CS.STATUS)
// Master: LENERR|SEXTTOUT|MEXTTOUT|LOWTOUT|BUSSTATE_IDLE|ARBLOST|BUSERR
static constexpr uint16_t I2CM_STATUS_ERR_CLEAR = 0x753u;
// Slave: SEXTTOUT|LOWTOUT|COLL|BUSERR (preserves HS high-speed detection)
static constexpr uint16_t I2CS_STATUS_ERR_CLEAR = 0x243u;

static inline uint16_t I2C_ADDR(uint16_t addr10) { return addr10 & 0x03FFu; }
static inline uint8_t I2C_ADDR7(uint16_t addr) { return (uint8_t)(addr & 0x7Fu); }

// SPI config flags and helpers
enum : uint16_t {
  SPI_CFG_READ    = 1u << 0,
  SPI_CFG_STOP    = 1u << 1,
  SPI_CFG_CRC     = 1u << 2,
  SPI_CFG_CPOL    = 1u << 3,
  SPI_CFG_CPHA    = 1u << 4,
  SPI_CFG_DORD    = 1u << 5,
  SPI_CFG_CHAR9   = 1u << 6,
  SPI_CFG_CS_HOLD = 1u << 7,
  SPI_CFG_DUMMY   = 1u << 8,
  SPI_CFG_TX_ONLY = 1u << 9,
};

static inline uint16_t SPI_ADDR_CS(uint8_t cs) { return (uint16_t)cs; }
static inline uint16_t SPI_ADDR_BAUD(uint8_t baud) { return (uint16_t)baud << 8; }
static inline uint8_t SPI_ADDR_GET_CS(uint16_t addr) { return (uint8_t)(addr & 0x00FFu); }
static inline uint8_t SPI_ADDR_GET_BAUD(uint16_t addr) { return (uint8_t)(addr >> 8); }

// UART config flags and helpers
enum : uint16_t {
  UART_CFG_READ    = 1u << 0,
  UART_CFG_STOP    = 1u << 1,
  UART_CFG_CRC     = 1u << 2,
  UART_CFG_BREAK   = 1u << 3,
  UART_CFG_MARK    = 1u << 4,
  UART_CFG_TX_ONLY = 1u << 5,
  UART_CFG_RX_ONLY = 1u << 6,
};

static inline uint16_t UART_ADDR_RTS(uint8_t pin) { return (uint16_t)pin; }
static inline uint16_t UART_ADDR_CTS(uint8_t pin) { return (uint16_t)pin << 8; }
static inline uint8_t UART_ADDR_GET_RTS(uint16_t addr) { return (uint8_t)(addr & 0x00FFu); }
static inline uint8_t UART_ADDR_GET_CTS(uint16_t addr) { return (uint8_t)(addr >> 8); }

static constexpr uint8_t SERCOM_PIN_NONE = 0xFFu;

#endif
