$date
	Sat Oct 22 23:20:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#938637
b101 !
1"
#938638
b101 &
b101 %
1$
#938639
0"
#938642
b10000 &
b10000 %
#938646
b1000 &
b1000 %
#938650
b100 &
b100 %
#938654
b10 &
b10 %
#938658
b1 &
b1 %
1#
#938662
b0 &
0#
b0 %
0$
#2030848
b1010 !
1"
#2030850
b1010 &
b1010 %
1$
#2030851
0"
#2030854
b101 &
b101 %
#2030858
b10000 &
b10000 %
#2030862
b1000 &
b1000 %
#2030866
b100 &
b100 %
#2030870
b10 &
b10 %
#2030874
b1 &
b1 %
1#
#2030878
b0 &
0#
b0 %
0$
#2961757
b100 !
1"
#2961758
b100 &
b100 %
1$
#2961759
0"
#2961762
b10 &
b10 %
#2961766
b1 &
1#
b1 %
#2961770
b0 &
b0 %
0#
0$
#4500012
