# software workflow

[reference1](https://vvviy.github.io/2018/09/17/nv_small-FPGA-Mapping-Workflow-II/)  
[reference2](https://zhuanlan.zhihu.com/p/378202360)  
[reference3](https://github.com/LStrying/nvdla_notes/blob/main/nvdla_small_fpga_prj/nvdla_small%20FPGA%20mapping%20workflow/software%20workflow/ALINX_ZYNQ(AX7Z035_AX7Z100)%E5%BC%80%E5%8F%91%E5%B9%B3%E5%8F%B0Linux%E5%BA%94%E7%94%A8%E6%95%99%E7%A8%8B.pdf)  

These are excellent references. Here, I will provide just a few details:  
1: Combine all the references to correct problems in the mapping process.  