# -------------------------------------------------------------------------- #
#
# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
# Date created = 21:27:19  December 27, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_s_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE75F23I7
set_global_assignment -name TOP_LEVEL_ENTITY top_s
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:27:19  DECEMBER 27, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_top.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_reg.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_buf.v
set_global_assignment -name VERILOG_FILE ../src/commu_top/commu_base.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_top.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_tail.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_reg.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_mux.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_main.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_load.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_head.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_crc.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_buf.v
set_global_assignment -name VERILOG_FILE ../src/pack_top/pack_base.v
set_global_assignment -name VERILOG_FILE ../src/syn_top/syn_top.v
set_global_assignment -name VERILOG_FILE ../src/syn_top/syn_reg.v
set_global_assignment -name VERILOG_FILE ../src/syn_top/syn_dec.v
set_global_assignment -name VERILOG_FILE ../src/syn_top/rx_syn_phy.v
set_global_assignment -name VERILOG_FILE ../src/dsp_top/dsp_top.v
set_global_assignment -name VERILOG_FILE ../src/dsp_top/dsp_reg.v
set_global_assignment -name VERILOG_FILE ../src/dsp_top/dsp_p1.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_tp.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_top.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_reg.v
set_global_assignment -name VERILOG_FILE ../src/ad_top/ad_mux.v
set_global_assignment -name VERILOG_FILE ../src/control_top/rx_ctrl/rx_ctrl_top.v
set_global_assignment -name VERILOG_FILE ../src/control_top/rx_ctrl/rx_ctrl_phy.v
set_global_assignment -name VERILOG_FILE ../src/control_top/rx_ctrl/rx_ctrl_dec.v
set_global_assignment -name VERILOG_FILE ../src/control_top/tx_ctrl/tx_ctrl_top.v
set_global_assignment -name VERILOG_FILE ../src/control_top/tx_ctrl/tx_ctrl_phy.v
set_global_assignment -name VERILOG_FILE ../src/control_top/tx_ctrl/tx_ctrl_enc.v
set_global_assignment -name VERILOG_FILE ../src/control_top/fx_bm.v
set_global_assignment -name VERILOG_FILE ../src/control_top/fx_bc.v
set_global_assignment -name VERILOG_FILE ../src/control_top/factory_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/control_top/control_top.v
set_global_assignment -name VERILOG_FILE ../src/control_top/cfg_reg.v
set_global_assignment -name VERILOG_FILE ../src/clk_rst_top/pluse_us_gen.v
set_global_assignment -name VERILOG_FILE ../src/clk_rst_top/clk_rst_top.v
set_global_assignment -name VERILOG_FILE ../ip/pll/sgpll.v
set_global_assignment -name VERILOG_FILE ../src/top_s.v
set_global_assignment -name VERILOG_FILE ../src/fx_bus.v
set_global_assignment -name QIP_FILE ../ip/ram/ram32x4k.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name QIP_FILE ../ip/ram/ram8x32k.qip