; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused_add_convolution_div_sqrt_25(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %8 = shl i32 %7, 8, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 127, !dbg !12
  %11 = or disjoint i32 %10, 128, !dbg !12
  %12 = or disjoint i32 %8, %10, !dbg !13
  %13 = or disjoint i32 %8, %11, !dbg !13
  %14 = icmp slt i32 %12, 1536, !dbg !14
  %15 = icmp slt i32 %13, 1536, !dbg !14
  %16 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %17 = icmp slt i32 %16, 9, !dbg !16
  %18 = sdiv i32 %12, 384, !dbg !17
  %19 = sdiv i32 %13, 384, !dbg !17
  %20 = mul i32 %12, 9, !dbg !18
  %21 = mul i32 %13, 9, !dbg !18
  %22 = add i32 %20, %16, !dbg !19
  %23 = add i32 %21, %16, !dbg !19
  %24 = sext i32 %22 to i64, !dbg !20
  %25 = getelementptr float, ptr addrspace(1) %0, i64 %24, !dbg !20
  %26 = sext i32 %23 to i64, !dbg !20
  %27 = getelementptr float, ptr addrspace(1) %0, i64 %26, !dbg !20
  %28 = and i1 %17, %14, !dbg !21
  %29 = and i1 %17, %15, !dbg !21
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %25, i1 %28) #4, !dbg !22
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 %29) #4, !dbg !22
  %32 = mul nsw i32 %18, 9, !dbg !23
  %33 = mul nsw i32 %19, 9, !dbg !23
  %34 = add i32 %32, %16, !dbg !24
  %35 = add i32 %33, %16, !dbg !24
  %36 = sext i32 %34 to i64, !dbg !25
  %37 = getelementptr float, ptr addrspace(1) %1, i64 %36, !dbg !25
  %38 = sext i32 %35 to i64, !dbg !25
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !25
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 %28) #4, !dbg !26
  %41 = bitcast i32 %40 to float, !dbg !26
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %29) #4, !dbg !26
  %43 = bitcast i32 %42 to float, !dbg !26
  %44 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not.i = icmp eq i32 %44, 0, !dbg !27
  %45 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !27
  %.not1.i = icmp eq i32 %45, 0, !dbg !27
  br i1 %.not.i, label %51, label %46, !dbg !27

46:                                               ; preds = %6
  br i1 %.not1.i, label %49, label %47, !dbg !27

47:                                               ; preds = %46
  %48 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %41) #4, !dbg !27
  br label %__nv_sqrtf.exit, !dbg !27

49:                                               ; preds = %46
  %50 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %41) #4, !dbg !27
  br label %__nv_sqrtf.exit, !dbg !27

51:                                               ; preds = %6
  br i1 %.not1.i, label %54, label %52, !dbg !27

52:                                               ; preds = %51
  %53 = tail call float @llvm.nvvm.sqrt.rn.f(float %41) #4, !dbg !27
  br label %__nv_sqrtf.exit, !dbg !27

54:                                               ; preds = %51
  %55 = tail call float @llvm.nvvm.sqrt.approx.f(float %41) #4, !dbg !27
  br label %__nv_sqrtf.exit, !dbg !27

__nv_sqrtf.exit:                                  ; preds = %47, %49, %52, %54
  %.0.i = phi float [ %48, %47 ], [ %50, %49 ], [ %53, %52 ], [ %55, %54 ], !dbg !27
  %56 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not.i3 = icmp eq i32 %56, 0, !dbg !27
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !27
  %.not1.i6 = icmp eq i32 %57, 0, !dbg !27
  br i1 %.not.i3, label %63, label %58, !dbg !27

58:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %61, label %59, !dbg !27

59:                                               ; preds = %58
  %60 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %43) #4, !dbg !27
  br label %__nv_sqrtf.exit7, !dbg !27

61:                                               ; preds = %58
  %62 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %43) #4, !dbg !27
  br label %__nv_sqrtf.exit7, !dbg !27

63:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %66, label %64, !dbg !27

64:                                               ; preds = %63
  %65 = tail call float @llvm.nvvm.sqrt.rn.f(float %43) #4, !dbg !27
  br label %__nv_sqrtf.exit7, !dbg !27

66:                                               ; preds = %63
  %67 = tail call float @llvm.nvvm.sqrt.approx.f(float %43) #4, !dbg !27
  br label %__nv_sqrtf.exit7, !dbg !27

__nv_sqrtf.exit7:                                 ; preds = %59, %61, %64, %66
  %.0.i5 = phi float [ %60, %59 ], [ %62, %61 ], [ %65, %64 ], [ %67, %66 ], !dbg !27
  %68 = bitcast i32 %31 to float, !dbg !22
  %69 = bitcast i32 %30 to float, !dbg !22
  %70 = shl i32 %9, 1, !dbg !12
  %71 = and i32 %70, 254, !dbg !12
  %72 = or disjoint i32 %8, %71, !dbg !13
  %73 = icmp slt i32 %72, 1536, !dbg !14
  %74 = and i1 %17, %73, !dbg !21
  %.frozen = freeze i32 %72, !dbg !17
  %75 = sdiv i32 %.frozen, 384, !dbg !17
  %76 = mul i32 %75, 384, !dbg !28
  %.decomposed = sub i32 %.frozen, %76, !dbg !28
  %77 = fadd float %.0.i, 0x3DDB7CDFE0000000, !dbg !29
  %78 = fadd float %.0.i5, 0x3DDB7CDFE0000000, !dbg !29
  %79 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %69, float %77) #4, !dbg !30
  %80 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %68, float %78) #4, !dbg !30
  %81 = getelementptr float, ptr addrspace(1) %2, i64 %24, !dbg !31
  %82 = getelementptr float, ptr addrspace(1) %2, i64 %26, !dbg !31
  %83 = bitcast float %79 to i32, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %83, ptr addrspace(1) %81, i1 %28) #4, !dbg !32
  %84 = bitcast float %80 to i32, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %84, ptr addrspace(1) %82, i1 %29) #4, !dbg !32
  %85 = mul i32 %16, 384, !dbg !33
  %86 = add i32 %.decomposed, %85, !dbg !34
  %87 = mul i32 %75, 3456, !dbg !35
  %88 = add i32 %86, %87, !dbg !36
  %89 = sext i32 %88 to i64, !dbg !37
  %90 = getelementptr float, ptr addrspace(1) %3, i64 %89, !dbg !37
  %91 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %10, !dbg !38
  %92 = insertelement <1 x i32> poison, i32 %30, i64 0, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %91, <1 x i32> %92, i1 true) #4, !dbg !38
  %93 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %11, !dbg !38
  %94 = insertelement <1 x i32> poison, i32 %31, i64 0, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %93, <1 x i32> %94, i1 true) #4, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !38
  %95 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %71, !dbg !38
  %.extract = load i32, ptr addrspace(3) %95, align 8, !dbg !38
  %96 = getelementptr inbounds i8, ptr addrspace(3) %95, i32 4, !dbg !38
  %.extract2 = load i32, ptr addrspace(3) %96, align 4, !dbg !38
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.extract, i32 %.extract2, ptr addrspace(1) %90, i1 %74) #4, !dbg !38
  ret void, !dbg !39
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c64pks6ob33pe2zjcaufj7p5xqt7yfuc47vtf6ndy3mcxe7kq3qm.py", directory: "inductor_cache/64")
!4 = !{ptr @triton_poi_fused_add_convolution_div_sqrt_25, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_convolution_div_sqrt_25, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_convolution_div_sqrt_25", linkageName: "triton_poi_fused_add_convolution_div_sqrt_25", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 27, column: 21, scope: !7)
!17 = !DILocation(line: 30, column: 19, scope: !7)
!18 = !DILocation(line: 32, column: 37, scope: !7)
!19 = !DILocation(line: 32, column: 35, scope: !7)
!20 = !DILocation(line: 32, column: 30, scope: !7)
!21 = !DILocation(line: 32, column: 50, scope: !7)
!22 = !DILocation(line: 32, column: 42, scope: !7)
!23 = !DILocation(line: 33, column: 37, scope: !7)
!24 = !DILocation(line: 33, column: 35, scope: !7)
!25 = !DILocation(line: 33, column: 30, scope: !7)
!26 = !DILocation(line: 33, column: 42, scope: !7)
!27 = !DILocation(line: 34, column: 26, scope: !7)
!28 = !DILocation(line: 31, column: 19, scope: !7)
!29 = !DILocation(line: 36, column: 18, scope: !7)
!30 = !DILocation(line: 37, column: 18, scope: !7)
!31 = !DILocation(line: 38, column: 25, scope: !7)
!32 = !DILocation(line: 38, column: 43, scope: !7)
!33 = !DILocation(line: 39, column: 34, scope: !7)
!34 = !DILocation(line: 39, column: 30, scope: !7)
!35 = !DILocation(line: 39, column: 44, scope: !7)
!36 = !DILocation(line: 39, column: 39, scope: !7)
!37 = !DILocation(line: 39, column: 25, scope: !7)
!38 = !DILocation(line: 39, column: 55, scope: !7)
!39 = !DILocation(line: 39, column: 4, scope: !7)
