// Seed: 131367828
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output wand id_2,
    input wor id_3
    , id_13,
    input wor id_4,
    output uwire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    input wire id_11
);
  parameter id_14 = 1;
  wire [1 : -1] id_15;
  wire id_16;
  wire id_17;
  wire id_18 = 1;
endmodule
module module_1 (
    input tri id_0
    , id_7,
    input wand id_1,
    output logic id_2,
    input tri0 id_3,
    output tri0 id_4,
    output supply0 id_5
);
  assign id_7 = id_0;
  supply0 id_8;
  ;
  assign id_8 = id_8 == id_8;
  always @(*) begin : LABEL_0
    id_2 <= id_3;
  end
  wire id_9;
  ;
  logic [7:0] id_10, id_11;
  wire id_12 = id_11;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_1,
      id_1,
      id_4,
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign id_11[-1] = id_7 == 1;
endmodule
