
Parsing finished:  216.227 s

Initialization finished
==================================
Stats for each phase, time, used memory, implicit main GC time percentage:
Total                 :  216.296 s,	  712 MB, gc:  0.000 %
  Parsing             :  216.227 s,	  694 MB, gc:  0.000 %
  Init                :    0.069 s,	  712 MB, gc:  0.000 %

Init+Execution time:       0.069 s

  Time and top-level event counts:
  resolveFunctionAndAnywhere time  :    0.002 s,      #         11
    applyAnywhereRules time          :    0.000 s,      #         11
      no anywhere rules                :           ,      #         11
    remaining time & # cached        :    0.002 s,      #          0

  Recursive event counts:
  resolveFunctionAndAnywhere time  :           ,      #          0
    applyAnywhereRules time          :           ,      #          0
      no anywhere rules                :           ,      #          0
    # cached                         :           ,      #          0
==================================

vpmovmskb_X86-SYNTAX (v_2317 : Xmm) (v_2316 : R64)
  v_3840 <- getRegister (v_2317 : Xmm)
  v_3841 <- eval (extract v_3840 0 1)
  v_3842 <- eval (extract v_3840 8 9)
  v_3843 <- eval (extract v_3840 16 17)
  v_3844 <- eval (extract v_3840 24 25)
  v_3845 <- eval (extract v_3840 32 33)
  v_3846 <- eval (extract v_3840 40 41)
  v_3847 <- eval (extract v_3840 48 49)
  v_3848 <- eval (extract v_3840 56 57)
  v_3849 <- eval (extract v_3840 64 65)
  v_3850 <- eval (extract v_3840 72 73)
  v_3851 <- eval (extract v_3840 80 81)
  v_3852 <- eval (extract v_3840 88 89)
  v_3853 <- eval (extract v_3840 96 97)
  v_3854 <- eval (extract v_3840 104 105)
  v_3855 <- eval (extract v_3840 112 113)
  v_3856 <- eval (extract v_3840 120 121)
  v_3857 <- eval (concat v_3855 v_3856)
  v_3858 <- eval (concat v_3854 v_3857)
  v_3859 <- eval (concat v_3853 v_3858)
  v_3860 <- eval (concat v_3852 v_3859)
  v_3861 <- eval (concat v_3851 v_3860)
  v_3862 <- eval (concat v_3850 v_3861)
  v_3863 <- eval (concat v_3849 v_3862)
  v_3864 <- eval (concat v_3848 v_3863)
  v_3865 <- eval (concat v_3847 v_3864)
  v_3866 <- eval (concat v_3846 v_3865)
  v_3867 <- eval (concat v_3845 v_3866)
  v_3868 <- eval (concat v_3844 v_3867)
  v_3869 <- eval (concat v_3843 v_3868)
  v_3870 <- eval (concat v_3842 v_3869)
  v_3871 <- eval (concat v_3841 v_3870)
  v_3872 <- eval (concat (bv_nat 48 0) v_3871)
  setRegister (v_2316 : R64) v_3872
==========================================
vpmovmskb_X86-SYNTAX (v_2323 : Ymm) (v_2321 : R64)
  v_3874 <- getRegister (v_2323 : Ymm)
  v_3875 <- eval (extract v_3874 0 1)
  v_3876 <- eval (extract v_3874 8 9)
  v_3877 <- eval (extract v_3874 16 17)
  v_3878 <- eval (extract v_3874 24 25)
  v_3879 <- eval (extract v_3874 32 33)
  v_3880 <- eval (extract v_3874 40 41)
  v_3881 <- eval (extract v_3874 48 49)
  v_3882 <- eval (extract v_3874 56 57)
  v_3883 <- eval (extract v_3874 64 65)
  v_3884 <- eval (extract v_3874 72 73)
  v_3885 <- eval (extract v_3874 80 81)
  v_3886 <- eval (extract v_3874 88 89)
  v_3887 <- eval (extract v_3874 96 97)
  v_3888 <- eval (extract v_3874 104 105)
  v_3889 <- eval (extract v_3874 112 113)
  v_3890 <- eval (extract v_3874 120 121)
  v_3891 <- eval (extract v_3874 128 129)
  v_3892 <- eval (extract v_3874 136 137)
  v_3893 <- eval (extract v_3874 144 145)
  v_3894 <- eval (extract v_3874 152 153)
  v_3895 <- eval (extract v_3874 160 161)
  v_3896 <- eval (extract v_3874 168 169)
  v_3897 <- eval (extract v_3874 176 177)
  v_3898 <- eval (extract v_3874 184 185)
  v_3899 <- eval (extract v_3874 192 193)
  v_3900 <- eval (extract v_3874 200 201)
  v_3901 <- eval (extract v_3874 208 209)
  v_3902 <- eval (extract v_3874 216 217)
  v_3903 <- eval (extract v_3874 224 225)
  v_3904 <- eval (extract v_3874 232 233)
  v_3905 <- eval (extract v_3874 240 241)
  v_3906 <- eval (extract v_3874 248 249)
  v_3907 <- eval (concat v_3905 v_3906)
  v_3908 <- eval (concat v_3904 v_3907)
  v_3909 <- eval (concat v_3903 v_3908)
  v_3910 <- eval (concat v_3902 v_3909)
  v_3911 <- eval (concat v_3901 v_3910)
  v_3912 <- eval (concat v_3900 v_3911)
  v_3913 <- eval (concat v_3899 v_3912)
  v_3914 <- eval (concat v_3898 v_3913)
  v_3915 <- eval (concat v_3897 v_3914)
  v_3916 <- eval (concat v_3896 v_3915)
  v_3917 <- eval (concat v_3895 v_3916)
  v_3918 <- eval (concat v_3894 v_3917)
  v_3919 <- eval (concat v_3893 v_3918)
  v_3920 <- eval (concat v_3892 v_3919)
  v_3921 <- eval (concat v_3891 v_3920)
  v_3922 <- eval (concat v_3890 v_3921)
  v_3923 <- eval (concat v_3889 v_3922)
  v_3924 <- eval (concat v_3888 v_3923)
  v_3925 <- eval (concat v_3887 v_3924)
  v_3926 <- eval (concat v_3886 v_3925)
  v_3927 <- eval (concat v_3885 v_3926)
  v_3928 <- eval (concat v_3884 v_3927)
  v_3929 <- eval (concat v_3883 v_3928)
  v_3930 <- eval (concat v_3882 v_3929)
  v_3931 <- eval (concat v_3881 v_3930)
  v_3932 <- eval (concat v_3880 v_3931)
  v_3933 <- eval (concat v_3879 v_3932)
  v_3934 <- eval (concat v_3878 v_3933)
  v_3935 <- eval (concat v_3877 v_3934)
  v_3936 <- eval (concat v_3876 v_3935)
  v_3937 <- eval (concat v_3875 v_3936)
  v_3938 <- eval (concat (bv_nat 32 0) v_3937)
  setRegister (v_2321 : R64) v_3938
==========================================
vpmovsxbd_X86-SYNTAX (v_2330 : Xmm) (v_2331 : Xmm)
  v_3944 <- getRegister (v_2330 : Xmm)
  v_3945 <- eval (extract v_3944 96 104)
  v_3946 <- eval (svalueMInt v_3945)
  v_3947 <- eval (mi 32 v_3946)
  v_3948 <- eval (extract v_3944 104 112)
  v_3949 <- eval (svalueMInt v_3948)
  v_3950 <- eval (mi 32 v_3949)
  v_3951 <- eval (extract v_3944 112 120)
  v_3952 <- eval (svalueMInt v_3951)
  v_3953 <- eval (mi 32 v_3952)
  v_3954 <- eval (extract v_3944 120 128)
  v_3955 <- eval (svalueMInt v_3954)
  v_3956 <- eval (mi 32 v_3955)
  v_3957 <- eval (concat v_3953 v_3956)
  v_3958 <- eval (concat v_3950 v_3957)
  v_3959 <- eval (concat v_3947 v_3958)
  setRegister (v_2331 : Xmm) v_3959
==========================================
vpmovsxbd_X86-SYNTAX (v_2339 : Xmm) (v_2341 : Ymm)
  v_3965 <- getRegister (v_2339 : Xmm)
  v_3966 <- eval (extract v_3965 64 72)
  v_3967 <- eval (svalueMInt v_3966)
  v_3968 <- eval (mi 32 v_3967)
  v_3969 <- eval (extract v_3965 72 80)
  v_3970 <- eval (svalueMInt v_3969)
  v_3971 <- eval (mi 32 v_3970)
  v_3972 <- eval (extract v_3965 80 88)
  v_3973 <- eval (svalueMInt v_3972)
  v_3974 <- eval (mi 32 v_3973)
  v_3975 <- eval (extract v_3965 88 96)
  v_3976 <- eval (svalueMInt v_3975)
  v_3977 <- eval (mi 32 v_3976)
  v_3978 <- eval (extract v_3965 96 104)
  v_3979 <- eval (svalueMInt v_3978)
  v_3980 <- eval (mi 32 v_3979)
  v_3981 <- eval (extract v_3965 104 112)
  v_3982 <- eval (svalueMInt v_3981)
  v_3983 <- eval (mi 32 v_3982)
  v_3984 <- eval (extract v_3965 112 120)
  v_3985 <- eval (svalueMInt v_3984)
  v_3986 <- eval (mi 32 v_3985)
  v_3987 <- eval (extract v_3965 120 128)
  v_3988 <- eval (svalueMInt v_3987)
  v_3989 <- eval (mi 32 v_3988)
  v_3990 <- eval (concat v_3986 v_3989)
  v_3991 <- eval (concat v_3983 v_3990)
  v_3992 <- eval (concat v_3980 v_3991)
  v_3993 <- eval (concat v_3977 v_3992)
  v_3994 <- eval (concat v_3974 v_3993)
  v_3995 <- eval (concat v_3971 v_3994)
  v_3996 <- eval (concat v_3968 v_3995)
  setRegister (v_2341 : Ymm) v_3996
==========================================
vpmovsxbq_X86-SYNTAX (v_2348 : Xmm) (v_2349 : Xmm)
  v_4002 <- getRegister (v_2348 : Xmm)
  v_4003 <- eval (extract v_4002 112 120)
  v_4004 <- eval (svalueMInt v_4003)
  v_4005 <- eval (mi 64 v_4004)
  v_4006 <- eval (extract v_4002 120 128)
  v_4007 <- eval (svalueMInt v_4006)
  v_4008 <- eval (mi 64 v_4007)
  v_4009 <- eval (concat v_4005 v_4008)
  setRegister (v_2349 : Xmm) v_4009
==========================================
vpmovsxbq_X86-SYNTAX (v_2357 : Xmm) (v_2359 : Ymm)
  v_4015 <- getRegister (v_2357 : Xmm)
  v_4016 <- eval (extract v_4015 96 104)
  v_4017 <- eval (svalueMInt v_4016)
  v_4018 <- eval (mi 64 v_4017)
  v_4019 <- eval (extract v_4015 104 112)
  v_4020 <- eval (svalueMInt v_4019)
  v_4021 <- eval (mi 64 v_4020)
  v_4022 <- eval (extract v_4015 112 120)
  v_4023 <- eval (svalueMInt v_4022)
  v_4024 <- eval (mi 64 v_4023)
  v_4025 <- eval (extract v_4015 120 128)
  v_4026 <- eval (svalueMInt v_4025)
  v_4027 <- eval (mi 64 v_4026)
  v_4028 <- eval (concat v_4024 v_4027)
  v_4029 <- eval (concat v_4021 v_4028)
  v_4030 <- eval (concat v_4018 v_4029)
  setRegister (v_2359 : Ymm) v_4030
==========================================
vpmovsxbw_X86-SYNTAX (v_2366 : Xmm) (v_2367 : Xmm)
  v_4036 <- getRegister (v_2366 : Xmm)
  v_4037 <- eval (extract v_4036 64 72)
  v_4038 <- eval (svalueMInt v_4037)
  v_4039 <- eval (mi 16 v_4038)
  v_4040 <- eval (extract v_4036 72 80)
  v_4041 <- eval (svalueMInt v_4040)
  v_4042 <- eval (mi 16 v_4041)
  v_4043 <- eval (extract v_4036 80 88)
  v_4044 <- eval (svalueMInt v_4043)
  v_4045 <- eval (mi 16 v_4044)
  v_4046 <- eval (extract v_4036 88 96)
  v_4047 <- eval (svalueMInt v_4046)
  v_4048 <- eval (mi 16 v_4047)
  v_4049 <- eval (extract v_4036 96 104)
  v_4050 <- eval (svalueMInt v_4049)
  v_4051 <- eval (mi 16 v_4050)
  v_4052 <- eval (extract v_4036 104 112)
  v_4053 <- eval (svalueMInt v_4052)
  v_4054 <- eval (mi 16 v_4053)
  v_4055 <- eval (extract v_4036 112 120)
  v_4056 <- eval (svalueMInt v_4055)
  v_4057 <- eval (mi 16 v_4056)
  v_4058 <- eval (extract v_4036 120 128)
  v_4059 <- eval (svalueMInt v_4058)
  v_4060 <- eval (mi 16 v_4059)
  v_4061 <- eval (concat v_4057 v_4060)
  v_4062 <- eval (concat v_4054 v_4061)
  v_4063 <- eval (concat v_4051 v_4062)
  v_4064 <- eval (concat v_4048 v_4063)
  v_4065 <- eval (concat v_4045 v_4064)
  v_4066 <- eval (concat v_4042 v_4065)
  v_4067 <- eval (concat v_4039 v_4066)
  setRegister (v_2367 : Xmm) v_4067
==========================================
vpmovsxbw_X86-SYNTAX (v_2375 : Xmm) (v_2377 : Ymm)
  v_4073 <- getRegister (v_2375 : Xmm)
  v_4074 <- eval (extract v_4073 0 8)
  v_4075 <- eval (svalueMInt v_4074)
  v_4076 <- eval (mi 16 v_4075)
  v_4077 <- eval (extract v_4073 8 16)
  v_4078 <- eval (svalueMInt v_4077)
  v_4079 <- eval (mi 16 v_4078)
  v_4080 <- eval (extract v_4073 16 24)
  v_4081 <- eval (svalueMInt v_4080)
  v_4082 <- eval (mi 16 v_4081)
  v_4083 <- eval (extract v_4073 24 32)
  v_4084 <- eval (svalueMInt v_4083)
  v_4085 <- eval (mi 16 v_4084)
  v_4086 <- eval (extract v_4073 32 40)
  v_4087 <- eval (svalueMInt v_4086)
  v_4088 <- eval (mi 16 v_4087)
  v_4089 <- eval (extract v_4073 40 48)
  v_4090 <- eval (svalueMInt v_4089)
  v_4091 <- eval (mi 16 v_4090)
  v_4092 <- eval (extract v_4073 48 56)
  v_4093 <- eval (svalueMInt v_4092)
  v_4094 <- eval (mi 16 v_4093)
  v_4095 <- eval (extract v_4073 56 64)
  v_4096 <- eval (svalueMInt v_4095)
  v_4097 <- eval (mi 16 v_4096)
  v_4098 <- eval (extract v_4073 64 72)
  v_4099 <- eval (svalueMInt v_4098)
  v_4100 <- eval (mi 16 v_4099)
  v_4101 <- eval (extract v_4073 72 80)
  v_4102 <- eval (svalueMInt v_4101)
  v_4103 <- eval (mi 16 v_4102)
  v_4104 <- eval (extract v_4073 80 88)
  v_4105 <- eval (svalueMInt v_4104)
  v_4106 <- eval (mi 16 v_4105)
  v_4107 <- eval (extract v_4073 88 96)
  v_4108 <- eval (svalueMInt v_4107)
  v_4109 <- eval (mi 16 v_4108)
  v_4110 <- eval (extract v_4073 96 104)
  v_4111 <- eval (svalueMInt v_4110)
  v_4112 <- eval (mi 16 v_4111)
  v_4113 <- eval (extract v_4073 104 112)
  v_4114 <- eval (svalueMInt v_4113)
  v_4115 <- eval (mi 16 v_4114)
  v_4116 <- eval (extract v_4073 112 120)
  v_4117 <- eval (svalueMInt v_4116)
  v_4118 <- eval (mi 16 v_4117)
  v_4119 <- eval (extract v_4073 120 128)
  v_4120 <- eval (svalueMInt v_4119)
  v_4121 <- eval (mi 16 v_4120)
  v_4122 <- eval (concat v_4118 v_4121)
  v_4123 <- eval (concat v_4115 v_4122)
  v_4124 <- eval (concat v_4112 v_4123)
  v_4125 <- eval (concat v_4109 v_4124)
  v_4126 <- eval (concat v_4106 v_4125)
  v_4127 <- eval (concat v_4103 v_4126)
  v_4128 <- eval (concat v_4100 v_4127)
  v_4129 <- eval (concat v_4097 v_4128)
  v_4130 <- eval (concat v_4094 v_4129)
  v_4131 <- eval (concat v_4091 v_4130)
  v_4132 <- eval (concat v_4088 v_4131)
  v_4133 <- eval (concat v_4085 v_4132)
  v_4134 <- eval (concat v_4082 v_4133)
  v_4135 <- eval (concat v_4079 v_4134)
  v_4136 <- eval (concat v_4076 v_4135)
  setRegister (v_2377 : Ymm) v_4136
==========================================
vpmovsxdq_X86-SYNTAX (v_2384 : Xmm) (v_2385 : Xmm)
  v_4142 <- getRegister (v_2384 : Xmm)
  v_4143 <- eval (extract v_4142 64 96)
  v_4144 <- eval (svalueMInt v_4143)
  v_4145 <- eval (mi 64 v_4144)
  v_4146 <- eval (extract v_4142 96 128)
  v_4147 <- eval (svalueMInt v_4146)
  v_4148 <- eval (mi 64 v_4147)
  v_4149 <- eval (concat v_4145 v_4148)
  setRegister (v_2385 : Xmm) v_4149
==========================================
vpmovsxdq_X86-SYNTAX (v_2393 : Xmm) (v_2395 : Ymm)
  v_4155 <- getRegister (v_2393 : Xmm)
  v_4156 <- eval (extract v_4155 0 32)
  v_4157 <- eval (svalueMInt v_4156)
  v_4158 <- eval (mi 64 v_4157)
  v_4159 <- eval (extract v_4155 32 64)
  v_4160 <- eval (svalueMInt v_4159)
  v_4161 <- eval (mi 64 v_4160)
  v_4162 <- eval (extract v_4155 64 96)
  v_4163 <- eval (svalueMInt v_4162)
  v_4164 <- eval (mi 64 v_4163)
  v_4165 <- eval (extract v_4155 96 128)
  v_4166 <- eval (svalueMInt v_4165)
  v_4167 <- eval (mi 64 v_4166)
  v_4168 <- eval (concat v_4164 v_4167)
  v_4169 <- eval (concat v_4161 v_4168)
  v_4170 <- eval (concat v_4158 v_4169)
  setRegister (v_2395 : Ymm) v_4170
==========================================
vpmovsxwd_X86-SYNTAX (v_2402 : Xmm) (v_2403 : Xmm)
  v_4176 <- getRegister (v_2402 : Xmm)
  v_4177 <- eval (extract v_4176 64 80)
  v_4178 <- eval (svalueMInt v_4177)
  v_4179 <- eval (mi 32 v_4178)
  v_4180 <- eval (extract v_4176 80 96)
  v_4181 <- eval (svalueMInt v_4180)
  v_4182 <- eval (mi 32 v_4181)
  v_4183 <- eval (extract v_4176 96 112)
  v_4184 <- eval (svalueMInt v_4183)
  v_4185 <- eval (mi 32 v_4184)
  v_4186 <- eval (extract v_4176 112 128)
  v_4187 <- eval (svalueMInt v_4186)
  v_4188 <- eval (mi 32 v_4187)
  v_4189 <- eval (concat v_4185 v_4188)
  v_4190 <- eval (concat v_4182 v_4189)
  v_4191 <- eval (concat v_4179 v_4190)
  setRegister (v_2403 : Xmm) v_4191
==========================================
vpmovsxwd_X86-SYNTAX (v_2411 : Xmm) (v_2413 : Ymm)
  v_4197 <- getRegister (v_2411 : Xmm)
  v_4198 <- eval (extract v_4197 0 16)
  v_4199 <- eval (svalueMInt v_4198)
  v_4200 <- eval (mi 32 v_4199)
  v_4201 <- eval (extract v_4197 16 32)
  v_4202 <- eval (svalueMInt v_4201)
  v_4203 <- eval (mi 32 v_4202)
  v_4204 <- eval (extract v_4197 32 48)
  v_4205 <- eval (svalueMInt v_4204)
  v_4206 <- eval (mi 32 v_4205)
  v_4207 <- eval (extract v_4197 48 64)
  v_4208 <- eval (svalueMInt v_4207)
  v_4209 <- eval (mi 32 v_4208)
  v_4210 <- eval (extract v_4197 64 80)
  v_4211 <- eval (svalueMInt v_4210)
  v_4212 <- eval (mi 32 v_4211)
  v_4213 <- eval (extract v_4197 80 96)
  v_4214 <- eval (svalueMInt v_4213)
  v_4215 <- eval (mi 32 v_4214)
  v_4216 <- eval (extract v_4197 96 112)
  v_4217 <- eval (svalueMInt v_4216)
  v_4218 <- eval (mi 32 v_4217)
  v_4219 <- eval (extract v_4197 112 128)
  v_4220 <- eval (svalueMInt v_4219)
  v_4221 <- eval (mi 32 v_4220)
  v_4222 <- eval (concat v_4218 v_4221)
  v_4223 <- eval (concat v_4215 v_4222)
  v_4224 <- eval (concat v_4212 v_4223)
  v_4225 <- eval (concat v_4209 v_4224)
  v_4226 <- eval (concat v_4206 v_4225)
  v_4227 <- eval (concat v_4203 v_4226)
  v_4228 <- eval (concat v_4200 v_4227)
  setRegister (v_2413 : Ymm) v_4228
==========================================
vpmovsxwq_X86-SYNTAX (v_2420 : Xmm) (v_2421 : Xmm)
  v_4234 <- getRegister (v_2420 : Xmm)
  v_4235 <- eval (extract v_4234 96 112)
  v_4236 <- eval (svalueMInt v_4235)
  v_4237 <- eval (mi 64 v_4236)
  v_4238 <- eval (extract v_4234 112 128)
  v_4239 <- eval (svalueMInt v_4238)
  v_4240 <- eval (mi 64 v_4239)
  v_4241 <- eval (concat v_4237 v_4240)
  setRegister (v_2421 : Xmm) v_4241
==========================================
vpmovsxwq_X86-SYNTAX (v_2429 : Xmm) (v_2431 : Ymm)
  v_4247 <- getRegister (v_2429 : Xmm)
  v_4248 <- eval (extract v_4247 64 80)
  v_4249 <- eval (svalueMInt v_4248)
  v_4250 <- eval (mi 64 v_4249)
  v_4251 <- eval (extract v_4247 80 96)
  v_4252 <- eval (svalueMInt v_4251)
  v_4253 <- eval (mi 64 v_4252)
  v_4254 <- eval (extract v_4247 96 112)
  v_4255 <- eval (svalueMInt v_4254)
  v_4256 <- eval (mi 64 v_4255)
  v_4257 <- eval (extract v_4247 112 128)
  v_4258 <- eval (svalueMInt v_4257)
  v_4259 <- eval (mi 64 v_4258)
  v_4260 <- eval (concat v_4256 v_4259)
  v_4261 <- eval (concat v_4253 v_4260)
  v_4262 <- eval (concat v_4250 v_4261)
  setRegister (v_2431 : Ymm) v_4262
==========================================
vpmovzxbd_X86-SYNTAX (v_2438 : Xmm) (v_2439 : Xmm)
  v_4268 <- getRegister (v_2438 : Xmm)
  v_4269 <- eval (extract v_4268 96 104)
  v_4270 <- eval (extract v_4268 104 112)
  v_4271 <- eval (extract v_4268 112 120)
  v_4272 <- eval (extract v_4268 120 128)
  v_4273 <- eval (concat (bv_nat 24 0) v_4272)
  v_4274 <- eval (concat v_4271 v_4273)
  v_4275 <- eval (concat (bv_nat 24 0) v_4274)
  v_4276 <- eval (concat v_4270 v_4275)
  v_4277 <- eval (concat (bv_nat 24 0) v_4276)
  v_4278 <- eval (concat v_4269 v_4277)
  v_4279 <- eval (concat (bv_nat 24 0) v_4278)
  setRegister (v_2439 : Xmm) v_4279
==========================================
vpmovzxbd_X86-SYNTAX (v_2447 : Xmm) (v_2449 : Ymm)
  v_4285 <- getRegister (v_2447 : Xmm)
  v_4286 <- eval (extract v_4285 64 72)
  v_4287 <- eval (extract v_4285 72 80)
  v_4288 <- eval (extract v_4285 80 88)
  v_4289 <- eval (extract v_4285 88 96)
  v_4290 <- eval (extract v_4285 96 104)
  v_4291 <- eval (extract v_4285 104 112)
  v_4292 <- eval (extract v_4285 112 120)
  v_4293 <- eval (extract v_4285 120 128)
  v_4294 <- eval (concat (bv_nat 24 0) v_4293)
  v_4295 <- eval (concat v_4292 v_4294)
  v_4296 <- eval (concat (bv_nat 24 0) v_4295)
  v_4297 <- eval (concat v_4291 v_4296)
  v_4298 <- eval (concat (bv_nat 24 0) v_4297)
  v_4299 <- eval (concat v_4290 v_4298)
  v_4300 <- eval (concat (bv_nat 24 0) v_4299)
  v_4301 <- eval (concat v_4289 v_4300)
  v_4302 <- eval (concat (bv_nat 24 0) v_4301)
  v_4303 <- eval (concat v_4288 v_4302)
  v_4304 <- eval (concat (bv_nat 24 0) v_4303)
  v_4305 <- eval (concat v_4287 v_4304)
  v_4306 <- eval (concat (bv_nat 24 0) v_4305)
  v_4307 <- eval (concat v_4286 v_4306)
  v_4308 <- eval (concat (bv_nat 24 0) v_4307)
  setRegister (v_2449 : Ymm) v_4308
==========================================
vpmovzxbq_X86-SYNTAX (v_2456 : Xmm) (v_2457 : Xmm)
  v_4314 <- getRegister (v_2456 : Xmm)
  v_4315 <- eval (extract v_4314 112 120)
  v_4316 <- eval (extract v_4314 120 128)
  v_4317 <- eval (concat (bv_nat 56 0) v_4316)
  v_4318 <- eval (concat v_4315 v_4317)
  v_4319 <- eval (concat (bv_nat 56 0) v_4318)
  setRegister (v_2457 : Xmm) v_4319
==========================================
vpmovzxbq_X86-SYNTAX (v_2465 : Xmm) (v_2467 : Ymm)
  v_4325 <- getRegister (v_2465 : Xmm)
  v_4326 <- eval (extract v_4325 96 104)
  v_4327 <- eval (extract v_4325 104 112)
  v_4328 <- eval (extract v_4325 112 120)
  v_4329 <- eval (extract v_4325 120 128)
  v_4330 <- eval (concat (bv_nat 56 0) v_4329)
  v_4331 <- eval (concat v_4328 v_4330)
  v_4332 <- eval (concat (bv_nat 56 0) v_4331)
  v_4333 <- eval (concat v_4327 v_4332)
  v_4334 <- eval (concat (bv_nat 56 0) v_4333)
  v_4335 <- eval (concat v_4326 v_4334)
  v_4336 <- eval (concat (bv_nat 56 0) v_4335)
  setRegister (v_2467 : Ymm) v_4336
==========================================
vpmovzxbw_X86-SYNTAX (v_2474 : Xmm) (v_2475 : Xmm)
  v_4342 <- getRegister (v_2474 : Xmm)
  v_4343 <- eval (extract v_4342 64 72)
  v_4344 <- eval (extract v_4342 72 80)
  v_4345 <- eval (extract v_4342 80 88)
  v_4346 <- eval (extract v_4342 88 96)
  v_4347 <- eval (extract v_4342 96 104)
  v_4348 <- eval (extract v_4342 104 112)
  v_4349 <- eval (extract v_4342 112 120)
  v_4350 <- eval (extract v_4342 120 128)
  v_4351 <- eval (concat (bv_nat 8 0) v_4350)
  v_4352 <- eval (concat v_4349 v_4351)
  v_4353 <- eval (concat (bv_nat 8 0) v_4352)
  v_4354 <- eval (concat v_4348 v_4353)
  v_4355 <- eval (concat (bv_nat 8 0) v_4354)
  v_4356 <- eval (concat v_4347 v_4355)
  v_4357 <- eval (concat (bv_nat 8 0) v_4356)
  v_4358 <- eval (concat v_4346 v_4357)
  v_4359 <- eval (concat (bv_nat 8 0) v_4358)
  v_4360 <- eval (concat v_4345 v_4359)
  v_4361 <- eval (concat (bv_nat 8 0) v_4360)
  v_4362 <- eval (concat v_4344 v_4361)
  v_4363 <- eval (concat (bv_nat 8 0) v_4362)
  v_4364 <- eval (concat v_4343 v_4363)
  v_4365 <- eval (concat (bv_nat 8 0) v_4364)
  setRegister (v_2475 : Xmm) v_4365
==========================================
vpmovzxbw_X86-SYNTAX (v_2483 : Xmm) (v_2485 : Ymm)
  v_4371 <- getRegister (v_2483 : Xmm)
  v_4372 <- eval (extract v_4371 0 8)
  v_4373 <- eval (extract v_4371 8 16)
  v_4374 <- eval (extract v_4371 16 24)
  v_4375 <- eval (extract v_4371 24 32)
  v_4376 <- eval (extract v_4371 32 40)
  v_4377 <- eval (extract v_4371 40 48)
  v_4378 <- eval (extract v_4371 48 56)
  v_4379 <- eval (extract v_4371 56 64)
  v_4380 <- eval (extract v_4371 64 72)
  v_4381 <- eval (extract v_4371 72 80)
  v_4382 <- eval (extract v_4371 80 88)
  v_4383 <- eval (extract v_4371 88 96)
  v_4384 <- eval (extract v_4371 96 104)
  v_4385 <- eval (extract v_4371 104 112)
  v_4386 <- eval (extract v_4371 112 120)
  v_4387 <- eval (extract v_4371 120 128)
  v_4388 <- eval (concat (bv_nat 8 0) v_4387)
  v_4389 <- eval (concat v_4386 v_4388)
  v_4390 <- eval (concat (bv_nat 8 0) v_4389)
  v_4391 <- eval (concat v_4385 v_4390)
  v_4392 <- eval (concat (bv_nat 8 0) v_4391)
  v_4393 <- eval (concat v_4384 v_4392)
  v_4394 <- eval (concat (bv_nat 8 0) v_4393)
  v_4395 <- eval (concat v_4383 v_4394)
  v_4396 <- eval (concat (bv_nat 8 0) v_4395)
  v_4397 <- eval (concat v_4382 v_4396)
  v_4398 <- eval (concat (bv_nat 8 0) v_4397)
  v_4399 <- eval (concat v_4381 v_4398)
  v_4400 <- eval (concat (bv_nat 8 0) v_4399)
  v_4401 <- eval (concat v_4380 v_4400)
  v_4402 <- eval (concat (bv_nat 8 0) v_4401)
  v_4403 <- eval (concat v_4379 v_4402)
  v_4404 <- eval (concat (bv_nat 8 0) v_4403)
  v_4405 <- eval (concat v_4378 v_4404)
  v_4406 <- eval (concat (bv_nat 8 0) v_4405)
  v_4407 <- eval (concat v_4377 v_4406)
  v_4408 <- eval (concat (bv_nat 8 0) v_4407)
  v_4409 <- eval (concat v_4376 v_4408)
  v_4410 <- eval (concat (bv_nat 8 0) v_4409)
  v_4411 <- eval (concat v_4375 v_4410)
  v_4412 <- eval (concat (bv_nat 8 0) v_4411)
  v_4413 <- eval (concat v_4374 v_4412)
  v_4414 <- eval (concat (bv_nat 8 0) v_4413)
  v_4415 <- eval (concat v_4373 v_4414)
  v_4416 <- eval (concat (bv_nat 8 0) v_4415)
  v_4417 <- eval (concat v_4372 v_4416)
  v_4418 <- eval (concat (bv_nat 8 0) v_4417)
  setRegister (v_2485 : Ymm) v_4418
==========================================
vpmovzxdq_X86-SYNTAX (v_2492 : Xmm) (v_2493 : Xmm)
  v_4424 <- getRegister (v_2492 : Xmm)
  v_4425 <- eval (extract v_4424 64 96)
  v_4426 <- eval (extract v_4424 96 128)
  v_4427 <- eval (concat (bv_nat 32 0) v_4426)
  v_4428 <- eval (concat v_4425 v_4427)
  v_4429 <- eval (concat (bv_nat 32 0) v_4428)
  setRegister (v_2493 : Xmm) v_4429
==========================================
vpmovzxdq_X86-SYNTAX (v_2501 : Xmm) (v_2503 : Ymm)
  v_4435 <- getRegister (v_2501 : Xmm)
  v_4436 <- eval (extract v_4435 0 32)
  v_4437 <- eval (extract v_4435 32 64)
  v_4438 <- eval (extract v_4435 64 96)
  v_4439 <- eval (extract v_4435 96 128)
  v_4440 <- eval (concat (bv_nat 32 0) v_4439)
  v_4441 <- eval (concat v_4438 v_4440)
  v_4442 <- eval (concat (bv_nat 32 0) v_4441)
  v_4443 <- eval (concat v_4437 v_4442)
  v_4444 <- eval (concat (bv_nat 32 0) v_4443)
  v_4445 <- eval (concat v_4436 v_4444)
  v_4446 <- eval (concat (bv_nat 32 0) v_4445)
  setRegister (v_2503 : Ymm) v_4446
==========================================
vpmovzxwd_X86-SYNTAX (v_2510 : Xmm) (v_2511 : Xmm)
  v_4452 <- getRegister (v_2510 : Xmm)
  v_4453 <- eval (extract v_4452 64 80)
  v_4454 <- eval (extract v_4452 80 96)
  v_4455 <- eval (extract v_4452 96 112)
  v_4456 <- eval (extract v_4452 112 128)
  v_4457 <- eval (concat (bv_nat 16 0) v_4456)
  v_4458 <- eval (concat v_4455 v_4457)
  v_4459 <- eval (concat (bv_nat 16 0) v_4458)
  v_4460 <- eval (concat v_4454 v_4459)
  v_4461 <- eval (concat (bv_nat 16 0) v_4460)
  v_4462 <- eval (concat v_4453 v_4461)
  v_4463 <- eval (concat (bv_nat 16 0) v_4462)
  setRegister (v_2511 : Xmm) v_4463
==========================================
vpmovzxwd_X86-SYNTAX (v_2519 : Xmm) (v_2521 : Ymm)
  v_4469 <- getRegister (v_2519 : Xmm)
  v_4470 <- eval (extract v_4469 0 16)
  v_4471 <- eval (extract v_4469 16 32)
  v_4472 <- eval (extract v_4469 32 48)
  v_4473 <- eval (extract v_4469 48 64)
  v_4474 <- eval (extract v_4469 64 80)
  v_4475 <- eval (extract v_4469 80 96)
  v_4476 <- eval (extract v_4469 96 112)
  v_4477 <- eval (extract v_4469 112 128)
  v_4478 <- eval (concat (bv_nat 16 0) v_4477)
  v_4479 <- eval (concat v_4476 v_4478)
  v_4480 <- eval (concat (bv_nat 16 0) v_4479)
  v_4481 <- eval (concat v_4475 v_4480)
  v_4482 <- eval (concat (bv_nat 16 0) v_4481)
  v_4483 <- eval (concat v_4474 v_4482)
  v_4484 <- eval (concat (bv_nat 16 0) v_4483)
  v_4485 <- eval (concat v_4473 v_4484)
  v_4486 <- eval (concat (bv_nat 16 0) v_4485)
  v_4487 <- eval (concat v_4472 v_4486)
  v_4488 <- eval (concat (bv_nat 16 0) v_4487)
  v_4489 <- eval (concat v_4471 v_4488)
  v_4490 <- eval (concat (bv_nat 16 0) v_4489)
  v_4491 <- eval (concat v_4470 v_4490)
  v_4492 <- eval (concat (bv_nat 16 0) v_4491)
  setRegister (v_2521 : Ymm) v_4492
==========================================
vpmovzxwq_X86-SYNTAX (v_2528 : Xmm) (v_2529 : Xmm)
  v_4498 <- getRegister (v_2528 : Xmm)
  v_4499 <- eval (extract v_4498 96 112)
  v_4500 <- eval (extract v_4498 112 128)
  v_4501 <- eval (concat (bv_nat 48 0) v_4500)
  v_4502 <- eval (concat v_4499 v_4501)
  v_4503 <- eval (concat (bv_nat 48 0) v_4502)
  setRegister (v_2529 : Xmm) v_4503
==========================================
vpmovzxwq_X86-SYNTAX (v_2537 : Xmm) (v_2539 : Ymm)
  v_4509 <- getRegister (v_2537 : Xmm)
  v_4510 <- eval (extract v_4509 64 80)
  v_4511 <- eval (extract v_4509 80 96)
  v_4512 <- eval (extract v_4509 96 112)
  v_4513 <- eval (extract v_4509 112 128)
  v_4514 <- eval (concat (bv_nat 48 0) v_4513)
  v_4515 <- eval (concat v_4512 v_4514)
  v_4516 <- eval (concat (bv_nat 48 0) v_4515)
  v_4517 <- eval (concat v_4511 v_4516)
  v_4518 <- eval (concat (bv_nat 48 0) v_4517)
  v_4519 <- eval (concat v_4510 v_4518)
  v_4520 <- eval (concat (bv_nat 48 0) v_4519)
  setRegister (v_2539 : Ymm) v_4520
==========================================
vpmuldq_X86-SYNTAX (v_2547 : Xmm) (v_2548 : Xmm) (v_2549 : Xmm)
  v_4527 <- getRegister (v_2548 : Xmm)
  v_4528 <- eval (extract v_4527 32 64)
  v_4529 <- eval (svalueMInt v_4528)
  v_4530 <- eval (mi 64 v_4529)
  v_4531 <- getRegister (v_2547 : Xmm)
  v_4532 <- eval (extract v_4531 32 64)
  v_4533 <- eval (svalueMInt v_4532)
  v_4534 <- eval (mi 64 v_4533)
  v_4535 <- eval (mul v_4530 v_4534)
  v_4536 <- eval (extract v_4527 96 128)
  v_4537 <- eval (svalueMInt v_4536)
  v_4538 <- eval (mi 64 v_4537)
  v_4539 <- eval (extract v_4531 96 128)
  v_4540 <- eval (svalueMInt v_4539)
  v_4541 <- eval (mi 64 v_4540)
  v_4542 <- eval (mul v_4538 v_4541)
  v_4543 <- eval (concat v_4535 v_4542)
  setRegister (v_2549 : Xmm) v_4543
==========================================
vpmuldq_X86-SYNTAX (v_2559 : Ymm) (v_2560 : Ymm) (v_2561 : Ymm)
  v_4550 <- getRegister (v_2560 : Ymm)
  v_4551 <- eval (extract v_4550 32 64)
  v_4552 <- eval (svalueMInt v_4551)
  v_4553 <- eval (mi 64 v_4552)
  v_4554 <- getRegister (v_2559 : Ymm)
  v_4555 <- eval (extract v_4554 32 64)
  v_4556 <- eval (svalueMInt v_4555)
  v_4557 <- eval (mi 64 v_4556)
  v_4558 <- eval (mul v_4553 v_4557)
  v_4559 <- eval (extract v_4550 96 128)
  v_4560 <- eval (svalueMInt v_4559)
  v_4561 <- eval (mi 64 v_4560)
  v_4562 <- eval (extract v_4554 96 128)
  v_4563 <- eval (svalueMInt v_4562)
  v_4564 <- eval (mi 64 v_4563)
  v_4565 <- eval (mul v_4561 v_4564)
  v_4566 <- eval (extract v_4550 160 192)
  v_4567 <- eval (svalueMInt v_4566)
  v_4568 <- eval (mi 64 v_4567)
  v_4569 <- eval (extract v_4554 160 192)
  v_4570 <- eval (svalueMInt v_4569)
  v_4571 <- eval (mi 64 v_4570)
  v_4572 <- eval (mul v_4568 v_4571)
  v_4573 <- eval (extract v_4550 224 256)
  v_4574 <- eval (svalueMInt v_4573)
  v_4575 <- eval (mi 64 v_4574)
  v_4576 <- eval (extract v_4554 224 256)
  v_4577 <- eval (svalueMInt v_4576)
  v_4578 <- eval (mi 64 v_4577)
  v_4579 <- eval (mul v_4575 v_4578)
  v_4580 <- eval (concat v_4572 v_4579)
  v_4581 <- eval (concat v_4565 v_4580)
  v_4582 <- eval (concat v_4558 v_4581)
  setRegister (v_2561 : Ymm) v_4582
==========================================
vpmulhrsw_X86-SYNTAX (v_2569 : Xmm) (v_2570 : Xmm) (v_2571 : Xmm)
  v_4589 <- getRegister (v_2570 : Xmm)
  v_4590 <- eval (extract v_4589 0 16)
  v_4591 <- eval (svalueMInt v_4590)
  v_4592 <- eval (mi 32 v_4591)
  v_4593 <- getRegister (v_2569 : Xmm)
  v_4594 <- eval (extract v_4593 0 16)
  v_4595 <- eval (svalueMInt v_4594)
  v_4596 <- eval (mi 32 v_4595)
  v_4597 <- eval (mul v_4592 v_4596)
  v_4598 <- eval (lshr v_4597 14)
  v_4599 <- eval (add v_4598 (bv_nat 32 1))
  v_4600 <- eval (extract v_4599 15 31)
  v_4601 <- eval (extract v_4589 16 32)
  v_4602 <- eval (svalueMInt v_4601)
  v_4603 <- eval (mi 32 v_4602)
  v_4604 <- eval (extract v_4593 16 32)
  v_4605 <- eval (svalueMInt v_4604)
  v_4606 <- eval (mi 32 v_4605)
  v_4607 <- eval (mul v_4603 v_4606)
  v_4608 <- eval (lshr v_4607 14)
  v_4609 <- eval (add v_4608 (bv_nat 32 1))
  v_4610 <- eval (extract v_4609 15 31)
  v_4611 <- eval (extract v_4589 32 48)
  v_4612 <- eval (svalueMInt v_4611)
  v_4613 <- eval (mi 32 v_4612)
  v_4614 <- eval (extract v_4593 32 48)
  v_4615 <- eval (svalueMInt v_4614)
  v_4616 <- eval (mi 32 v_4615)
  v_4617 <- eval (mul v_4613 v_4616)
  v_4618 <- eval (lshr v_4617 14)
  v_4619 <- eval (add v_4618 (bv_nat 32 1))
  v_4620 <- eval (extract v_4619 15 31)
  v_4621 <- eval (extract v_4589 48 64)
  v_4622 <- eval (svalueMInt v_4621)
  v_4623 <- eval (mi 32 v_4622)
  v_4624 <- eval (extract v_4593 48 64)
  v_4625 <- eval (svalueMInt v_4624)
  v_4626 <- eval (mi 32 v_4625)
  v_4627 <- eval (mul v_4623 v_4626)
  v_4628 <- eval (lshr v_4627 14)
  v_4629 <- eval (add v_4628 (bv_nat 32 1))
  v_4630 <- eval (extract v_4629 15 31)
  v_4631 <- eval (extract v_4589 64 80)
  v_4632 <- eval (svalueMInt v_4631)
  v_4633 <- eval (mi 32 v_4632)
  v_4634 <- eval (extract v_4593 64 80)
  v_4635 <- eval (svalueMInt v_4634)
  v_4636 <- eval (mi 32 v_4635)
  v_4637 <- eval (mul v_4633 v_4636)
  v_4638 <- eval (lshr v_4637 14)
  v_4639 <- eval (add v_4638 (bv_nat 32 1))
  v_4640 <- eval (extract v_4639 15 31)
  v_4641 <- eval (extract v_4589 80 96)
  v_4642 <- eval (svalueMInt v_4641)
  v_4643 <- eval (mi 32 v_4642)
  v_4644 <- eval (extract v_4593 80 96)
  v_4645 <- eval (svalueMInt v_4644)
  v_4646 <- eval (mi 32 v_4645)
  v_4647 <- eval (mul v_4643 v_4646)
  v_4648 <- eval (lshr v_4647 14)
  v_4649 <- eval (add v_4648 (bv_nat 32 1))
  v_4650 <- eval (extract v_4649 15 31)
  v_4651 <- eval (extract v_4589 96 112)
  v_4652 <- eval (svalueMInt v_4651)
  v_4653 <- eval (mi 32 v_4652)
  v_4654 <- eval (extract v_4593 96 112)
  v_4655 <- eval (svalueMInt v_4654)
  v_4656 <- eval (mi 32 v_4655)
  v_4657 <- eval (mul v_4653 v_4656)
  v_4658 <- eval (lshr v_4657 14)
  v_4659 <- eval (add v_4658 (bv_nat 32 1))
  v_4660 <- eval (extract v_4659 15 31)
  v_4661 <- eval (extract v_4589 112 128)
  v_4662 <- eval (svalueMInt v_4661)
  v_4663 <- eval (mi 32 v_4662)
  v_4664 <- eval (extract v_4593 112 128)
  v_4665 <- eval (svalueMInt v_4664)
  v_4666 <- eval (mi 32 v_4665)
  v_4667 <- eval (mul v_4663 v_4666)
  v_4668 <- eval (lshr v_4667 14)
  v_4669 <- eval (add v_4668 (bv_nat 32 1))
  v_4670 <- eval (extract v_4669 15 31)
  v_4671 <- eval (concat v_4660 v_4670)
  v_4672 <- eval (concat v_4650 v_4671)
  v_4673 <- eval (concat v_4640 v_4672)
  v_4674 <- eval (concat v_4630 v_4673)
  v_4675 <- eval (concat v_4620 v_4674)
  v_4676 <- eval (concat v_4610 v_4675)
  v_4677 <- eval (concat v_4600 v_4676)
  setRegister (v_2571 : Xmm) v_4677
==========================================
vpmulhrsw_X86-SYNTAX (v_2581 : Ymm) (v_2582 : Ymm) (v_2583 : Ymm)
  v_4684 <- getRegister (v_2582 : Ymm)
  v_4685 <- eval (extract v_4684 0 16)
  v_4686 <- eval (svalueMInt v_4685)
  v_4687 <- eval (mi 32 v_4686)
  v_4688 <- getRegister (v_2581 : Ymm)
  v_4689 <- eval (extract v_4688 0 16)
  v_4690 <- eval (svalueMInt v_4689)
  v_4691 <- eval (mi 32 v_4690)
  v_4692 <- eval (mul v_4687 v_4691)
  v_4693 <- eval (lshr v_4692 14)
  v_4694 <- eval (add v_4693 (bv_nat 32 1))
  v_4695 <- eval (extract v_4694 15 31)
  v_4696 <- eval (extract v_4684 16 32)
  v_4697 <- eval (svalueMInt v_4696)
  v_4698 <- eval (mi 32 v_4697)
  v_4699 <- eval (extract v_4688 16 32)
  v_4700 <- eval (svalueMInt v_4699)
  v_4701 <- eval (mi 32 v_4700)
  v_4702 <- eval (mul v_4698 v_4701)
  v_4703 <- eval (lshr v_4702 14)
  v_4704 <- eval (add v_4703 (bv_nat 32 1))
  v_4705 <- eval (extract v_4704 15 31)
  v_4706 <- eval (extract v_4684 32 48)
  v_4707 <- eval (svalueMInt v_4706)
  v_4708 <- eval (mi 32 v_4707)
  v_4709 <- eval (extract v_4688 32 48)
  v_4710 <- eval (svalueMInt v_4709)
  v_4711 <- eval (mi 32 v_4710)
  v_4712 <- eval (mul v_4708 v_4711)
  v_4713 <- eval (lshr v_4712 14)
  v_4714 <- eval (add v_4713 (bv_nat 32 1))
  v_4715 <- eval (extract v_4714 15 31)
  v_4716 <- eval (extract v_4684 48 64)
  v_4717 <- eval (svalueMInt v_4716)
  v_4718 <- eval (mi 32 v_4717)
  v_4719 <- eval (extract v_4688 48 64)
  v_4720 <- eval (svalueMInt v_4719)
  v_4721 <- eval (mi 32 v_4720)
  v_4722 <- eval (mul v_4718 v_4721)
  v_4723 <- eval (lshr v_4722 14)
  v_4724 <- eval (add v_4723 (bv_nat 32 1))
  v_4725 <- eval (extract v_4724 15 31)
  v_4726 <- eval (extract v_4684 64 80)
  v_4727 <- eval (svalueMInt v_4726)
  v_4728 <- eval (mi 32 v_4727)
  v_4729 <- eval (extract v_4688 64 80)
  v_4730 <- eval (svalueMInt v_4729)
  v_4731 <- eval (mi 32 v_4730)
  v_4732 <- eval (mul v_4728 v_4731)
  v_4733 <- eval (lshr v_4732 14)
  v_4734 <- eval (add v_4733 (bv_nat 32 1))
  v_4735 <- eval (extract v_4734 15 31)
  v_4736 <- eval (extract v_4684 80 96)
  v_4737 <- eval (svalueMInt v_4736)
  v_4738 <- eval (mi 32 v_4737)
  v_4739 <- eval (extract v_4688 80 96)
  v_4740 <- eval (svalueMInt v_4739)
  v_4741 <- eval (mi 32 v_4740)
  v_4742 <- eval (mul v_4738 v_4741)
  v_4743 <- eval (lshr v_4742 14)
  v_4744 <- eval (add v_4743 (bv_nat 32 1))
  v_4745 <- eval (extract v_4744 15 31)
  v_4746 <- eval (extract v_4684 96 112)
  v_4747 <- eval (svalueMInt v_4746)
  v_4748 <- eval (mi 32 v_4747)
  v_4749 <- eval (extract v_4688 96 112)
  v_4750 <- eval (svalueMInt v_4749)
  v_4751 <- eval (mi 32 v_4750)
  v_4752 <- eval (mul v_4748 v_4751)
  v_4753 <- eval (lshr v_4752 14)
  v_4754 <- eval (add v_4753 (bv_nat 32 1))
  v_4755 <- eval (extract v_4754 15 31)
  v_4756 <- eval (extract v_4684 112 128)
  v_4757 <- eval (svalueMInt v_4756)
  v_4758 <- eval (mi 32 v_4757)
  v_4759 <- eval (extract v_4688 112 128)
  v_4760 <- eval (svalueMInt v_4759)
  v_4761 <- eval (mi 32 v_4760)
  v_4762 <- eval (mul v_4758 v_4761)
  v_4763 <- eval (lshr v_4762 14)
  v_4764 <- eval (add v_4763 (bv_nat 32 1))
  v_4765 <- eval (extract v_4764 15 31)
  v_4766 <- eval (extract v_4684 128 144)
  v_4767 <- eval (svalueMInt v_4766)
  v_4768 <- eval (mi 32 v_4767)
  v_4769 <- eval (extract v_4688 128 144)
  v_4770 <- eval (svalueMInt v_4769)
  v_4771 <- eval (mi 32 v_4770)
  v_4772 <- eval (mul v_4768 v_4771)
  v_4773 <- eval (lshr v_4772 14)
  v_4774 <- eval (add v_4773 (bv_nat 32 1))
  v_4775 <- eval (extract v_4774 15 31)
  v_4776 <- eval (extract v_4684 144 160)
  v_4777 <- eval (svalueMInt v_4776)
  v_4778 <- eval (mi 32 v_4777)
  v_4779 <- eval (extract v_4688 144 160)
  v_4780 <- eval (svalueMInt v_4779)
  v_4781 <- eval (mi 32 v_4780)
  v_4782 <- eval (mul v_4778 v_4781)
  v_4783 <- eval (lshr v_4782 14)
  v_4784 <- eval (add v_4783 (bv_nat 32 1))
  v_4785 <- eval (extract v_4784 15 31)
  v_4786 <- eval (extract v_4684 160 176)
  v_4787 <- eval (svalueMInt v_4786)
  v_4788 <- eval (mi 32 v_4787)
  v_4789 <- eval (extract v_4688 160 176)
  v_4790 <- eval (svalueMInt v_4789)
  v_4791 <- eval (mi 32 v_4790)
  v_4792 <- eval (mul v_4788 v_4791)
  v_4793 <- eval (lshr v_4792 14)
  v_4794 <- eval (add v_4793 (bv_nat 32 1))
  v_4795 <- eval (extract v_4794 15 31)
  v_4796 <- eval (extract v_4684 176 192)
  v_4797 <- eval (svalueMInt v_4796)
  v_4798 <- eval (mi 32 v_4797)
  v_4799 <- eval (extract v_4688 176 192)
  v_4800 <- eval (svalueMInt v_4799)
  v_4801 <- eval (mi 32 v_4800)
  v_4802 <- eval (mul v_4798 v_4801)
  v_4803 <- eval (lshr v_4802 14)
  v_4804 <- eval (add v_4803 (bv_nat 32 1))
  v_4805 <- eval (extract v_4804 15 31)
  v_4806 <- eval (extract v_4684 192 208)
  v_4807 <- eval (svalueMInt v_4806)
  v_4808 <- eval (mi 32 v_4807)
  v_4809 <- eval (extract v_4688 192 208)
  v_4810 <- eval (svalueMInt v_4809)
  v_4811 <- eval (mi 32 v_4810)
  v_4812 <- eval (mul v_4808 v_4811)
  v_4813 <- eval (lshr v_4812 14)
  v_4814 <- eval (add v_4813 (bv_nat 32 1))
  v_4815 <- eval (extract v_4814 15 31)
  v_4816 <- eval (extract v_4684 208 224)
  v_4817 <- eval (svalueMInt v_4816)
  v_4818 <- eval (mi 32 v_4817)
  v_4819 <- eval (extract v_4688 208 224)
  v_4820 <- eval (svalueMInt v_4819)
  v_4821 <- eval (mi 32 v_4820)
  v_4822 <- eval (mul v_4818 v_4821)
  v_4823 <- eval (lshr v_4822 14)
  v_4824 <- eval (add v_4823 (bv_nat 32 1))
  v_4825 <- eval (extract v_4824 15 31)
  v_4826 <- eval (extract v_4684 224 240)
  v_4827 <- eval (svalueMInt v_4826)
  v_4828 <- eval (mi 32 v_4827)
  v_4829 <- eval (extract v_4688 224 240)
  v_4830 <- eval (svalueMInt v_4829)
  v_4831 <- eval (mi 32 v_4830)
  v_4832 <- eval (mul v_4828 v_4831)
  v_4833 <- eval (lshr v_4832 14)
  v_4834 <- eval (add v_4833 (bv_nat 32 1))
  v_4835 <- eval (extract v_4834 15 31)
  v_4836 <- eval (extract v_4684 240 256)
  v_4837 <- eval (svalueMInt v_4836)
  v_4838 <- eval (mi 32 v_4837)
  v_4839 <- eval (extract v_4688 240 256)
  v_4840 <- eval (svalueMInt v_4839)
  v_4841 <- eval (mi 32 v_4840)
  v_4842 <- eval (mul v_4838 v_4841)
  v_4843 <- eval (lshr v_4842 14)
  v_4844 <- eval (add v_4843 (bv_nat 32 1))
  v_4845 <- eval (extract v_4844 15 31)
  v_4846 <- eval (concat v_4835 v_4845)
  v_4847 <- eval (concat v_4825 v_4846)
  v_4848 <- eval (concat v_4815 v_4847)
  v_4849 <- eval (concat v_4805 v_4848)
  v_4850 <- eval (concat v_4795 v_4849)
  v_4851 <- eval (concat v_4785 v_4850)
  v_4852 <- eval (concat v_4775 v_4851)
  v_4853 <- eval (concat v_4765 v_4852)
  v_4854 <- eval (concat v_4755 v_4853)
  v_4855 <- eval (concat v_4745 v_4854)
  v_4856 <- eval (concat v_4735 v_4855)
  v_4857 <- eval (concat v_4725 v_4856)
  v_4858 <- eval (concat v_4715 v_4857)
  v_4859 <- eval (concat v_4705 v_4858)
  v_4860 <- eval (concat v_4695 v_4859)
  setRegister (v_2583 : Ymm) v_4860
==========================================
vpmulhuw_X86-SYNTAX (v_2591 : Xmm) (v_2592 : Xmm) (v_2593 : Xmm)
  v_4867 <- getRegister (v_2592 : Xmm)
  v_4868 <- eval (extract v_4867 0 16)
  v_4869 <- eval (concat (bv_nat 16 0) v_4868)
  v_4870 <- getRegister (v_2591 : Xmm)
  v_4871 <- eval (extract v_4870 0 16)
  v_4872 <- eval (concat (bv_nat 16 0) v_4871)
  v_4873 <- eval (mul v_4869 v_4872)
  v_4874 <- eval (extract v_4873 0 16)
  v_4875 <- eval (extract v_4867 16 32)
  v_4876 <- eval (concat (bv_nat 16 0) v_4875)
  v_4877 <- eval (extract v_4870 16 32)
  v_4878 <- eval (concat (bv_nat 16 0) v_4877)
  v_4879 <- eval (mul v_4876 v_4878)
  v_4880 <- eval (extract v_4879 0 16)
  v_4881 <- eval (extract v_4867 32 48)
  v_4882 <- eval (concat (bv_nat 16 0) v_4881)
  v_4883 <- eval (extract v_4870 32 48)
  v_4884 <- eval (concat (bv_nat 16 0) v_4883)
  v_4885 <- eval (mul v_4882 v_4884)
  v_4886 <- eval (extract v_4885 0 16)
  v_4887 <- eval (extract v_4867 48 64)
  v_4888 <- eval (concat (bv_nat 16 0) v_4887)
  v_4889 <- eval (extract v_4870 48 64)
  v_4890 <- eval (concat (bv_nat 16 0) v_4889)
  v_4891 <- eval (mul v_4888 v_4890)
  v_4892 <- eval (extract v_4891 0 16)
  v_4893 <- eval (extract v_4867 64 80)
  v_4894 <- eval (concat (bv_nat 16 0) v_4893)
  v_4895 <- eval (extract v_4870 64 80)
  v_4896 <- eval (concat (bv_nat 16 0) v_4895)
  v_4897 <- eval (mul v_4894 v_4896)
  v_4898 <- eval (extract v_4897 0 16)
  v_4899 <- eval (extract v_4867 80 96)
  v_4900 <- eval (concat (bv_nat 16 0) v_4899)
  v_4901 <- eval (extract v_4870 80 96)
  v_4902 <- eval (concat (bv_nat 16 0) v_4901)
  v_4903 <- eval (mul v_4900 v_4902)
  v_4904 <- eval (extract v_4903 0 16)
  v_4905 <- eval (extract v_4867 96 112)
  v_4906 <- eval (concat (bv_nat 16 0) v_4905)
  v_4907 <- eval (extract v_4870 96 112)
  v_4908 <- eval (concat (bv_nat 16 0) v_4907)
  v_4909 <- eval (mul v_4906 v_4908)
  v_4910 <- eval (extract v_4909 0 16)
  v_4911 <- eval (extract v_4867 112 128)
  v_4912 <- eval (concat (bv_nat 16 0) v_4911)
  v_4913 <- eval (extract v_4870 112 128)
  v_4914 <- eval (concat (bv_nat 16 0) v_4913)
  v_4915 <- eval (mul v_4912 v_4914)
  v_4916 <- eval (extract v_4915 0 16)
  v_4917 <- eval (concat v_4910 v_4916)
  v_4918 <- eval (concat v_4904 v_4917)
  v_4919 <- eval (concat v_4898 v_4918)
  v_4920 <- eval (concat v_4892 v_4919)
  v_4921 <- eval (concat v_4886 v_4920)
  v_4922 <- eval (concat v_4880 v_4921)
  v_4923 <- eval (concat v_4874 v_4922)
  setRegister (v_2593 : Xmm) v_4923
==========================================
vpmulhuw_X86-SYNTAX (v_2603 : Ymm) (v_2604 : Ymm) (v_2605 : Ymm)
  v_4930 <- getRegister (v_2604 : Ymm)
  v_4931 <- eval (extract v_4930 0 16)
  v_4932 <- eval (concat (bv_nat 16 0) v_4931)
  v_4933 <- getRegister (v_2603 : Ymm)
  v_4934 <- eval (extract v_4933 0 16)
  v_4935 <- eval (concat (bv_nat 16 0) v_4934)
  v_4936 <- eval (mul v_4932 v_4935)
  v_4937 <- eval (extract v_4936 0 16)
  v_4938 <- eval (extract v_4930 16 32)
  v_4939 <- eval (concat (bv_nat 16 0) v_4938)
  v_4940 <- eval (extract v_4933 16 32)
  v_4941 <- eval (concat (bv_nat 16 0) v_4940)
  v_4942 <- eval (mul v_4939 v_4941)
  v_4943 <- eval (extract v_4942 0 16)
  v_4944 <- eval (extract v_4930 32 48)
  v_4945 <- eval (concat (bv_nat 16 0) v_4944)
  v_4946 <- eval (extract v_4933 32 48)
  v_4947 <- eval (concat (bv_nat 16 0) v_4946)
  v_4948 <- eval (mul v_4945 v_4947)
  v_4949 <- eval (extract v_4948 0 16)
  v_4950 <- eval (extract v_4930 48 64)
  v_4951 <- eval (concat (bv_nat 16 0) v_4950)
  v_4952 <- eval (extract v_4933 48 64)
  v_4953 <- eval (concat (bv_nat 16 0) v_4952)
  v_4954 <- eval (mul v_4951 v_4953)
  v_4955 <- eval (extract v_4954 0 16)
  v_4956 <- eval (extract v_4930 64 80)
  v_4957 <- eval (concat (bv_nat 16 0) v_4956)
  v_4958 <- eval (extract v_4933 64 80)
  v_4959 <- eval (concat (bv_nat 16 0) v_4958)
  v_4960 <- eval (mul v_4957 v_4959)
  v_4961 <- eval (extract v_4960 0 16)
  v_4962 <- eval (extract v_4930 80 96)
  v_4963 <- eval (concat (bv_nat 16 0) v_4962)
  v_4964 <- eval (extract v_4933 80 96)
  v_4965 <- eval (concat (bv_nat 16 0) v_4964)
  v_4966 <- eval (mul v_4963 v_4965)
  v_4967 <- eval (extract v_4966 0 16)
  v_4968 <- eval (extract v_4930 96 112)
  v_4969 <- eval (concat (bv_nat 16 0) v_4968)
  v_4970 <- eval (extract v_4933 96 112)
  v_4971 <- eval (concat (bv_nat 16 0) v_4970)
  v_4972 <- eval (mul v_4969 v_4971)
  v_4973 <- eval (extract v_4972 0 16)
  v_4974 <- eval (extract v_4930 112 128)
  v_4975 <- eval (concat (bv_nat 16 0) v_4974)
  v_4976 <- eval (extract v_4933 112 128)
  v_4977 <- eval (concat (bv_nat 16 0) v_4976)
  v_4978 <- eval (mul v_4975 v_4977)
  v_4979 <- eval (extract v_4978 0 16)
  v_4980 <- eval (extract v_4930 128 144)
  v_4981 <- eval (concat (bv_nat 16 0) v_4980)
  v_4982 <- eval (extract v_4933 128 144)
  v_4983 <- eval (concat (bv_nat 16 0) v_4982)
  v_4984 <- eval (mul v_4981 v_4983)
  v_4985 <- eval (extract v_4984 0 16)
  v_4986 <- eval (extract v_4930 144 160)
  v_4987 <- eval (concat (bv_nat 16 0) v_4986)
  v_4988 <- eval (extract v_4933 144 160)
  v_4989 <- eval (concat (bv_nat 16 0) v_4988)
  v_4990 <- eval (mul v_4987 v_4989)
  v_4991 <- eval (extract v_4990 0 16)
  v_4992 <- eval (extract v_4930 160 176)
  v_4993 <- eval (concat (bv_nat 16 0) v_4992)
  v_4994 <- eval (extract v_4933 160 176)
  v_4995 <- eval (concat (bv_nat 16 0) v_4994)
  v_4996 <- eval (mul v_4993 v_4995)
  v_4997 <- eval (extract v_4996 0 16)
  v_4998 <- eval (extract v_4930 176 192)
  v_4999 <- eval (concat (bv_nat 16 0) v_4998)
  v_5000 <- eval (extract v_4933 176 192)
  v_5001 <- eval (concat (bv_nat 16 0) v_5000)
  v_5002 <- eval (mul v_4999 v_5001)
  v_5003 <- eval (extract v_5002 0 16)
  v_5004 <- eval (extract v_4930 192 208)
  v_5005 <- eval (concat (bv_nat 16 0) v_5004)
  v_5006 <- eval (extract v_4933 192 208)
  v_5007 <- eval (concat (bv_nat 16 0) v_5006)
  v_5008 <- eval (mul v_5005 v_5007)
  v_5009 <- eval (extract v_5008 0 16)
  v_5010 <- eval (extract v_4930 208 224)
  v_5011 <- eval (concat (bv_nat 16 0) v_5010)
  v_5012 <- eval (extract v_4933 208 224)
  v_5013 <- eval (concat (bv_nat 16 0) v_5012)
  v_5014 <- eval (mul v_5011 v_5013)
  v_5015 <- eval (extract v_5014 0 16)
  v_5016 <- eval (extract v_4930 224 240)
  v_5017 <- eval (concat (bv_nat 16 0) v_5016)
  v_5018 <- eval (extract v_4933 224 240)
  v_5019 <- eval (concat (bv_nat 16 0) v_5018)
  v_5020 <- eval (mul v_5017 v_5019)
  v_5021 <- eval (extract v_5020 0 16)
  v_5022 <- eval (extract v_4930 240 256)
  v_5023 <- eval (concat (bv_nat 16 0) v_5022)
  v_5024 <- eval (extract v_4933 240 256)
  v_5025 <- eval (concat (bv_nat 16 0) v_5024)
  v_5026 <- eval (mul v_5023 v_5025)
  v_5027 <- eval (extract v_5026 0 16)
  v_5028 <- eval (concat v_5021 v_5027)
  v_5029 <- eval (concat v_5015 v_5028)
  v_5030 <- eval (concat v_5009 v_5029)
  v_5031 <- eval (concat v_5003 v_5030)
  v_5032 <- eval (concat v_4997 v_5031)
  v_5033 <- eval (concat v_4991 v_5032)
  v_5034 <- eval (concat v_4985 v_5033)
  v_5035 <- eval (concat v_4979 v_5034)
  v_5036 <- eval (concat v_4973 v_5035)
  v_5037 <- eval (concat v_4967 v_5036)
  v_5038 <- eval (concat v_4961 v_5037)
  v_5039 <- eval (concat v_4955 v_5038)
  v_5040 <- eval (concat v_4949 v_5039)
  v_5041 <- eval (concat v_4943 v_5040)
  v_5042 <- eval (concat v_4937 v_5041)
  setRegister (v_2605 : Ymm) v_5042
==========================================
vpmulhw_X86-SYNTAX (v_2613 : Xmm) (v_2614 : Xmm) (v_2615 : Xmm)
  v_5049 <- getRegister (v_2614 : Xmm)
  v_5050 <- eval (extract v_5049 0 16)
  v_5051 <- eval (svalueMInt v_5050)
  v_5052 <- eval (mi 32 v_5051)
  v_5053 <- getRegister (v_2613 : Xmm)
  v_5054 <- eval (extract v_5053 0 16)
  v_5055 <- eval (svalueMInt v_5054)
  v_5056 <- eval (mi 32 v_5055)
  v_5057 <- eval (mul v_5052 v_5056)
  v_5058 <- eval (extract v_5057 0 16)
  v_5059 <- eval (extract v_5049 16 32)
  v_5060 <- eval (svalueMInt v_5059)
  v_5061 <- eval (mi 32 v_5060)
  v_5062 <- eval (extract v_5053 16 32)
  v_5063 <- eval (svalueMInt v_5062)
  v_5064 <- eval (mi 32 v_5063)
  v_5065 <- eval (mul v_5061 v_5064)
  v_5066 <- eval (extract v_5065 0 16)
  v_5067 <- eval (extract v_5049 32 48)
  v_5068 <- eval (svalueMInt v_5067)
  v_5069 <- eval (mi 32 v_5068)
  v_5070 <- eval (extract v_5053 32 48)
  v_5071 <- eval (svalueMInt v_5070)
  v_5072 <- eval (mi 32 v_5071)
  v_5073 <- eval (mul v_5069 v_5072)
  v_5074 <- eval (extract v_5073 0 16)
  v_5075 <- eval (extract v_5049 48 64)
  v_5076 <- eval (svalueMInt v_5075)
  v_5077 <- eval (mi 32 v_5076)
  v_5078 <- eval (extract v_5053 48 64)
  v_5079 <- eval (svalueMInt v_5078)
  v_5080 <- eval (mi 32 v_5079)
  v_5081 <- eval (mul v_5077 v_5080)
  v_5082 <- eval (extract v_5081 0 16)
  v_5083 <- eval (extract v_5049 64 80)
  v_5084 <- eval (svalueMInt v_5083)
  v_5085 <- eval (mi 32 v_5084)
  v_5086 <- eval (extract v_5053 64 80)
  v_5087 <- eval (svalueMInt v_5086)
  v_5088 <- eval (mi 32 v_5087)
  v_5089 <- eval (mul v_5085 v_5088)
  v_5090 <- eval (extract v_5089 0 16)
  v_5091 <- eval (extract v_5049 80 96)
  v_5092 <- eval (svalueMInt v_5091)
  v_5093 <- eval (mi 32 v_5092)
  v_5094 <- eval (extract v_5053 80 96)
  v_5095 <- eval (svalueMInt v_5094)
  v_5096 <- eval (mi 32 v_5095)
  v_5097 <- eval (mul v_5093 v_5096)
  v_5098 <- eval (extract v_5097 0 16)
  v_5099 <- eval (extract v_5049 96 112)
  v_5100 <- eval (svalueMInt v_5099)
  v_5101 <- eval (mi 32 v_5100)
  v_5102 <- eval (extract v_5053 96 112)
  v_5103 <- eval (svalueMInt v_5102)
  v_5104 <- eval (mi 32 v_5103)
  v_5105 <- eval (mul v_5101 v_5104)
  v_5106 <- eval (extract v_5105 0 16)
  v_5107 <- eval (extract v_5049 112 128)
  v_5108 <- eval (svalueMInt v_5107)
  v_5109 <- eval (mi 32 v_5108)
  v_5110 <- eval (extract v_5053 112 128)
  v_5111 <- eval (svalueMInt v_5110)
  v_5112 <- eval (mi 32 v_5111)
  v_5113 <- eval (mul v_5109 v_5112)
  v_5114 <- eval (extract v_5113 0 16)
  v_5115 <- eval (concat v_5106 v_5114)
  v_5116 <- eval (concat v_5098 v_5115)
  v_5117 <- eval (concat v_5090 v_5116)
  v_5118 <- eval (concat v_5082 v_5117)
  v_5119 <- eval (concat v_5074 v_5118)
  v_5120 <- eval (concat v_5066 v_5119)
  v_5121 <- eval (concat v_5058 v_5120)
  setRegister (v_2615 : Xmm) v_5121
==========================================
vpmulhw_X86-SYNTAX (v_2625 : Ymm) (v_2626 : Ymm) (v_2627 : Ymm)
  v_5128 <- getRegister (v_2626 : Ymm)
  v_5129 <- eval (extract v_5128 0 16)
  v_5130 <- eval (svalueMInt v_5129)
  v_5131 <- eval (mi 32 v_5130)
  v_5132 <- getRegister (v_2625 : Ymm)
  v_5133 <- eval (extract v_5132 0 16)
  v_5134 <- eval (svalueMInt v_5133)
  v_5135 <- eval (mi 32 v_5134)
  v_5136 <- eval (mul v_5131 v_5135)
  v_5137 <- eval (extract v_5136 0 16)
  v_5138 <- eval (extract v_5128 16 32)
  v_5139 <- eval (svalueMInt v_5138)
  v_5140 <- eval (mi 32 v_5139)
  v_5141 <- eval (extract v_5132 16 32)
  v_5142 <- eval (svalueMInt v_5141)
  v_5143 <- eval (mi 32 v_5142)
  v_5144 <- eval (mul v_5140 v_5143)
  v_5145 <- eval (extract v_5144 0 16)
  v_5146 <- eval (extract v_5128 32 48)
  v_5147 <- eval (svalueMInt v_5146)
  v_5148 <- eval (mi 32 v_5147)
  v_5149 <- eval (extract v_5132 32 48)
  v_5150 <- eval (svalueMInt v_5149)
  v_5151 <- eval (mi 32 v_5150)
  v_5152 <- eval (mul v_5148 v_5151)
  v_5153 <- eval (extract v_5152 0 16)
  v_5154 <- eval (extract v_5128 48 64)
  v_5155 <- eval (svalueMInt v_5154)
  v_5156 <- eval (mi 32 v_5155)
  v_5157 <- eval (extract v_5132 48 64)
  v_5158 <- eval (svalueMInt v_5157)
  v_5159 <- eval (mi 32 v_5158)
  v_5160 <- eval (mul v_5156 v_5159)
  v_5161 <- eval (extract v_5160 0 16)
  v_5162 <- eval (extract v_5128 64 80)
  v_5163 <- eval (svalueMInt v_5162)
  v_5164 <- eval (mi 32 v_5163)
  v_5165 <- eval (extract v_5132 64 80)
  v_5166 <- eval (svalueMInt v_5165)
  v_5167 <- eval (mi 32 v_5166)
  v_5168 <- eval (mul v_5164 v_5167)
  v_5169 <- eval (extract v_5168 0 16)
  v_5170 <- eval (extract v_5128 80 96)
  v_5171 <- eval (svalueMInt v_5170)
  v_5172 <- eval (mi 32 v_5171)
  v_5173 <- eval (extract v_5132 80 96)
  v_5174 <- eval (svalueMInt v_5173)
  v_5175 <- eval (mi 32 v_5174)
  v_5176 <- eval (mul v_5172 v_5175)
  v_5177 <- eval (extract v_5176 0 16)
  v_5178 <- eval (extract v_5128 96 112)
  v_5179 <- eval (svalueMInt v_5178)
  v_5180 <- eval (mi 32 v_5179)
  v_5181 <- eval (extract v_5132 96 112)
  v_5182 <- eval (svalueMInt v_5181)
  v_5183 <- eval (mi 32 v_5182)
  v_5184 <- eval (mul v_5180 v_5183)
  v_5185 <- eval (extract v_5184 0 16)
  v_5186 <- eval (extract v_5128 112 128)
  v_5187 <- eval (svalueMInt v_5186)
  v_5188 <- eval (mi 32 v_5187)
  v_5189 <- eval (extract v_5132 112 128)
  v_5190 <- eval (svalueMInt v_5189)
  v_5191 <- eval (mi 32 v_5190)
  v_5192 <- eval (mul v_5188 v_5191)
  v_5193 <- eval (extract v_5192 0 16)
  v_5194 <- eval (extract v_5128 128 144)
  v_5195 <- eval (svalueMInt v_5194)
  v_5196 <- eval (mi 32 v_5195)
  v_5197 <- eval (extract v_5132 128 144)
  v_5198 <- eval (svalueMInt v_5197)
  v_5199 <- eval (mi 32 v_5198)
  v_5200 <- eval (mul v_5196 v_5199)
  v_5201 <- eval (extract v_5200 0 16)
  v_5202 <- eval (extract v_5128 144 160)
  v_5203 <- eval (svalueMInt v_5202)
  v_5204 <- eval (mi 32 v_5203)
  v_5205 <- eval (extract v_5132 144 160)
  v_5206 <- eval (svalueMInt v_5205)
  v_5207 <- eval (mi 32 v_5206)
  v_5208 <- eval (mul v_5204 v_5207)
  v_5209 <- eval (extract v_5208 0 16)
  v_5210 <- eval (extract v_5128 160 176)
  v_5211 <- eval (svalueMInt v_5210)
  v_5212 <- eval (mi 32 v_5211)
  v_5213 <- eval (extract v_5132 160 176)
  v_5214 <- eval (svalueMInt v_5213)
  v_5215 <- eval (mi 32 v_5214)
  v_5216 <- eval (mul v_5212 v_5215)
  v_5217 <- eval (extract v_5216 0 16)
  v_5218 <- eval (extract v_5128 176 192)
  v_5219 <- eval (svalueMInt v_5218)
  v_5220 <- eval (mi 32 v_5219)
  v_5221 <- eval (extract v_5132 176 192)
  v_5222 <- eval (svalueMInt v_5221)
  v_5223 <- eval (mi 32 v_5222)
  v_5224 <- eval (mul v_5220 v_5223)
  v_5225 <- eval (extract v_5224 0 16)
  v_5226 <- eval (extract v_5128 192 208)
  v_5227 <- eval (svalueMInt v_5226)
  v_5228 <- eval (mi 32 v_5227)
  v_5229 <- eval (extract v_5132 192 208)
  v_5230 <- eval (svalueMInt v_5229)
  v_5231 <- eval (mi 32 v_5230)
  v_5232 <- eval (mul v_5228 v_5231)
  v_5233 <- eval (extract v_5232 0 16)
  v_5234 <- eval (extract v_5128 208 224)
  v_5235 <- eval (svalueMInt v_5234)
  v_5236 <- eval (mi 32 v_5235)
  v_5237 <- eval (extract v_5132 208 224)
  v_5238 <- eval (svalueMInt v_5237)
  v_5239 <- eval (mi 32 v_5238)
  v_5240 <- eval (mul v_5236 v_5239)
  v_5241 <- eval (extract v_5240 0 16)
  v_5242 <- eval (extract v_5128 224 240)
  v_5243 <- eval (svalueMInt v_5242)
  v_5244 <- eval (mi 32 v_5243)
  v_5245 <- eval (extract v_5132 224 240)
  v_5246 <- eval (svalueMInt v_5245)
  v_5247 <- eval (mi 32 v_5246)
  v_5248 <- eval (mul v_5244 v_5247)
  v_5249 <- eval (extract v_5248 0 16)
  v_5250 <- eval (extract v_5128 240 256)
  v_5251 <- eval (svalueMInt v_5250)
  v_5252 <- eval (mi 32 v_5251)
  v_5253 <- eval (extract v_5132 240 256)
  v_5254 <- eval (svalueMInt v_5253)
  v_5255 <- eval (mi 32 v_5254)
  v_5256 <- eval (mul v_5252 v_5255)
  v_5257 <- eval (extract v_5256 0 16)
  v_5258 <- eval (concat v_5249 v_5257)
  v_5259 <- eval (concat v_5241 v_5258)
  v_5260 <- eval (concat v_5233 v_5259)
  v_5261 <- eval (concat v_5225 v_5260)
  v_5262 <- eval (concat v_5217 v_5261)
  v_5263 <- eval (concat v_5209 v_5262)
  v_5264 <- eval (concat v_5201 v_5263)
  v_5265 <- eval (concat v_5193 v_5264)
  v_5266 <- eval (concat v_5185 v_5265)
  v_5267 <- eval (concat v_5177 v_5266)
  v_5268 <- eval (concat v_5169 v_5267)
  v_5269 <- eval (concat v_5161 v_5268)
  v_5270 <- eval (concat v_5153 v_5269)
  v_5271 <- eval (concat v_5145 v_5270)
  v_5272 <- eval (concat v_5137 v_5271)
  setRegister (v_2627 : Ymm) v_5272
==========================================
vpmulld_X86-SYNTAX (v_2635 : Xmm) (v_2636 : Xmm) (v_2637 : Xmm)
  v_5279 <- getRegister (v_2636 : Xmm)
  v_5280 <- eval (extract v_5279 0 32)
  v_5281 <- eval (svalueMInt v_5280)
  v_5282 <- eval (mi 64 v_5281)
  v_5283 <- getRegister (v_2635 : Xmm)
  v_5284 <- eval (extract v_5283 0 32)
  v_5285 <- eval (svalueMInt v_5284)
  v_5286 <- eval (mi 64 v_5285)
  v_5287 <- eval (mul v_5282 v_5286)
  v_5288 <- eval (extract v_5287 32 64)
  v_5289 <- eval (extract v_5279 32 64)
  v_5290 <- eval (svalueMInt v_5289)
  v_5291 <- eval (mi 64 v_5290)
  v_5292 <- eval (extract v_5283 32 64)
  v_5293 <- eval (svalueMInt v_5292)
  v_5294 <- eval (mi 64 v_5293)
  v_5295 <- eval (mul v_5291 v_5294)
  v_5296 <- eval (extract v_5295 32 64)
  v_5297 <- eval (extract v_5279 64 96)
  v_5298 <- eval (svalueMInt v_5297)
  v_5299 <- eval (mi 64 v_5298)
  v_5300 <- eval (extract v_5283 64 96)
  v_5301 <- eval (svalueMInt v_5300)
  v_5302 <- eval (mi 64 v_5301)
  v_5303 <- eval (mul v_5299 v_5302)
  v_5304 <- eval (extract v_5303 32 64)
  v_5305 <- eval (extract v_5279 96 128)
  v_5306 <- eval (svalueMInt v_5305)
  v_5307 <- eval (mi 64 v_5306)
  v_5308 <- eval (extract v_5283 96 128)
  v_5309 <- eval (svalueMInt v_5308)
  v_5310 <- eval (mi 64 v_5309)
  v_5311 <- eval (mul v_5307 v_5310)
  v_5312 <- eval (extract v_5311 32 64)
  v_5313 <- eval (concat v_5304 v_5312)
  v_5314 <- eval (concat v_5296 v_5313)
  v_5315 <- eval (concat v_5288 v_5314)
  setRegister (v_2637 : Xmm) v_5315
==========================================
vpmulld_X86-SYNTAX (v_2647 : Ymm) (v_2648 : Ymm) (v_2649 : Ymm)
  v_5322 <- getRegister (v_2648 : Ymm)
  v_5323 <- eval (extract v_5322 0 32)
  v_5324 <- eval (svalueMInt v_5323)
  v_5325 <- eval (mi 64 v_5324)
  v_5326 <- getRegister (v_2647 : Ymm)
  v_5327 <- eval (extract v_5326 0 32)
  v_5328 <- eval (svalueMInt v_5327)
  v_5329 <- eval (mi 64 v_5328)
  v_5330 <- eval (mul v_5325 v_5329)
  v_5331 <- eval (extract v_5330 32 64)
  v_5332 <- eval (extract v_5322 32 64)
  v_5333 <- eval (svalueMInt v_5332)
  v_5334 <- eval (mi 64 v_5333)
  v_5335 <- eval (extract v_5326 32 64)
  v_5336 <- eval (svalueMInt v_5335)
  v_5337 <- eval (mi 64 v_5336)
  v_5338 <- eval (mul v_5334 v_5337)
  v_5339 <- eval (extract v_5338 32 64)
  v_5340 <- eval (extract v_5322 64 96)
  v_5341 <- eval (svalueMInt v_5340)
  v_5342 <- eval (mi 64 v_5341)
  v_5343 <- eval (extract v_5326 64 96)
  v_5344 <- eval (svalueMInt v_5343)
  v_5345 <- eval (mi 64 v_5344)
  v_5346 <- eval (mul v_5342 v_5345)
  v_5347 <- eval (extract v_5346 32 64)
  v_5348 <- eval (extract v_5322 96 128)
  v_5349 <- eval (svalueMInt v_5348)
  v_5350 <- eval (mi 64 v_5349)
  v_5351 <- eval (extract v_5326 96 128)
  v_5352 <- eval (svalueMInt v_5351)
  v_5353 <- eval (mi 64 v_5352)
  v_5354 <- eval (mul v_5350 v_5353)
  v_5355 <- eval (extract v_5354 32 64)
  v_5356 <- eval (extract v_5322 128 160)
  v_5357 <- eval (svalueMInt v_5356)
  v_5358 <- eval (mi 64 v_5357)
  v_5359 <- eval (extract v_5326 128 160)
  v_5360 <- eval (svalueMInt v_5359)
  v_5361 <- eval (mi 64 v_5360)
  v_5362 <- eval (mul v_5358 v_5361)
  v_5363 <- eval (extract v_5362 32 64)
  v_5364 <- eval (extract v_5322 160 192)
  v_5365 <- eval (svalueMInt v_5364)
  v_5366 <- eval (mi 64 v_5365)
  v_5367 <- eval (extract v_5326 160 192)
  v_5368 <- eval (svalueMInt v_5367)
  v_5369 <- eval (mi 64 v_5368)
  v_5370 <- eval (mul v_5366 v_5369)
  v_5371 <- eval (extract v_5370 32 64)
  v_5372 <- eval (extract v_5322 192 224)
  v_5373 <- eval (svalueMInt v_5372)
  v_5374 <- eval (mi 64 v_5373)
  v_5375 <- eval (extract v_5326 192 224)
  v_5376 <- eval (svalueMInt v_5375)
  v_5377 <- eval (mi 64 v_5376)
  v_5378 <- eval (mul v_5374 v_5377)
  v_5379 <- eval (extract v_5378 32 64)
  v_5380 <- eval (extract v_5322 224 256)
  v_5381 <- eval (svalueMInt v_5380)
  v_5382 <- eval (mi 64 v_5381)
  v_5383 <- eval (extract v_5326 224 256)
  v_5384 <- eval (svalueMInt v_5383)
  v_5385 <- eval (mi 64 v_5384)
  v_5386 <- eval (mul v_5382 v_5385)
  v_5387 <- eval (extract v_5386 32 64)
  v_5388 <- eval (concat v_5379 v_5387)
  v_5389 <- eval (concat v_5371 v_5388)
  v_5390 <- eval (concat v_5363 v_5389)
  v_5391 <- eval (concat v_5355 v_5390)
  v_5392 <- eval (concat v_5347 v_5391)
  v_5393 <- eval (concat v_5339 v_5392)
  v_5394 <- eval (concat v_5331 v_5393)
  setRegister (v_2649 : Ymm) v_5394
==========================================
vpmullw_X86-SYNTAX (v_2657 : Xmm) (v_2658 : Xmm) (v_2659 : Xmm)
  v_5401 <- getRegister (v_2658 : Xmm)
  v_5402 <- eval (extract v_5401 0 16)
  v_5403 <- eval (svalueMInt v_5402)
  v_5404 <- eval (mi 32 v_5403)
  v_5405 <- getRegister (v_2657 : Xmm)
  v_5406 <- eval (extract v_5405 0 16)
  v_5407 <- eval (svalueMInt v_5406)
  v_5408 <- eval (mi 32 v_5407)
  v_5409 <- eval (mul v_5404 v_5408)
  v_5410 <- eval (extract v_5409 16 32)
  v_5411 <- eval (extract v_5401 16 32)
  v_5412 <- eval (svalueMInt v_5411)
  v_5413 <- eval (mi 32 v_5412)
  v_5414 <- eval (extract v_5405 16 32)
  v_5415 <- eval (svalueMInt v_5414)
  v_5416 <- eval (mi 32 v_5415)
  v_5417 <- eval (mul v_5413 v_5416)
  v_5418 <- eval (extract v_5417 16 32)
  v_5419 <- eval (extract v_5401 32 48)
  v_5420 <- eval (svalueMInt v_5419)
  v_5421 <- eval (mi 32 v_5420)
  v_5422 <- eval (extract v_5405 32 48)
  v_5423 <- eval (svalueMInt v_5422)
  v_5424 <- eval (mi 32 v_5423)
  v_5425 <- eval (mul v_5421 v_5424)
  v_5426 <- eval (extract v_5425 16 32)
  v_5427 <- eval (extract v_5401 48 64)
  v_5428 <- eval (svalueMInt v_5427)
  v_5429 <- eval (mi 32 v_5428)
  v_5430 <- eval (extract v_5405 48 64)
  v_5431 <- eval (svalueMInt v_5430)
  v_5432 <- eval (mi 32 v_5431)
  v_5433 <- eval (mul v_5429 v_5432)
  v_5434 <- eval (extract v_5433 16 32)
  v_5435 <- eval (extract v_5401 64 80)
  v_5436 <- eval (svalueMInt v_5435)
  v_5437 <- eval (mi 32 v_5436)
  v_5438 <- eval (extract v_5405 64 80)
  v_5439 <- eval (svalueMInt v_5438)
  v_5440 <- eval (mi 32 v_5439)
  v_5441 <- eval (mul v_5437 v_5440)
  v_5442 <- eval (extract v_5441 16 32)
  v_5443 <- eval (extract v_5401 80 96)
  v_5444 <- eval (svalueMInt v_5443)
  v_5445 <- eval (mi 32 v_5444)
  v_5446 <- eval (extract v_5405 80 96)
  v_5447 <- eval (svalueMInt v_5446)
  v_5448 <- eval (mi 32 v_5447)
  v_5449 <- eval (mul v_5445 v_5448)
  v_5450 <- eval (extract v_5449 16 32)
  v_5451 <- eval (extract v_5401 96 112)
  v_5452 <- eval (svalueMInt v_5451)
  v_5453 <- eval (mi 32 v_5452)
  v_5454 <- eval (extract v_5405 96 112)
  v_5455 <- eval (svalueMInt v_5454)
  v_5456 <- eval (mi 32 v_5455)
  v_5457 <- eval (mul v_5453 v_5456)
  v_5458 <- eval (extract v_5457 16 32)
  v_5459 <- eval (extract v_5401 112 128)
  v_5460 <- eval (svalueMInt v_5459)
  v_5461 <- eval (mi 32 v_5460)
  v_5462 <- eval (extract v_5405 112 128)
  v_5463 <- eval (svalueMInt v_5462)
  v_5464 <- eval (mi 32 v_5463)
  v_5465 <- eval (mul v_5461 v_5464)
  v_5466 <- eval (extract v_5465 16 32)
  v_5467 <- eval (concat v_5458 v_5466)
  v_5468 <- eval (concat v_5450 v_5467)
  v_5469 <- eval (concat v_5442 v_5468)
  v_5470 <- eval (concat v_5434 v_5469)
  v_5471 <- eval (concat v_5426 v_5470)
  v_5472 <- eval (concat v_5418 v_5471)
  v_5473 <- eval (concat v_5410 v_5472)
  setRegister (v_2659 : Xmm) v_5473
==========================================
vpmullw_X86-SYNTAX (v_2669 : Ymm) (v_2670 : Ymm) (v_2671 : Ymm)
  v_5480 <- getRegister (v_2670 : Ymm)
  v_5481 <- eval (extract v_5480 0 16)
  v_5482 <- eval (svalueMInt v_5481)
  v_5483 <- eval (mi 32 v_5482)
  v_5484 <- getRegister (v_2669 : Ymm)
  v_5485 <- eval (extract v_5484 0 16)
  v_5486 <- eval (svalueMInt v_5485)
  v_5487 <- eval (mi 32 v_5486)
  v_5488 <- eval (mul v_5483 v_5487)
  v_5489 <- eval (extract v_5488 16 32)
  v_5490 <- eval (extract v_5480 16 32)
  v_5491 <- eval (svalueMInt v_5490)
  v_5492 <- eval (mi 32 v_5491)
  v_5493 <- eval (extract v_5484 16 32)
  v_5494 <- eval (svalueMInt v_5493)
  v_5495 <- eval (mi 32 v_5494)
  v_5496 <- eval (mul v_5492 v_5495)
  v_5497 <- eval (extract v_5496 16 32)
  v_5498 <- eval (extract v_5480 32 48)
  v_5499 <- eval (svalueMInt v_5498)
  v_5500 <- eval (mi 32 v_5499)
  v_5501 <- eval (extract v_5484 32 48)
  v_5502 <- eval (svalueMInt v_5501)
  v_5503 <- eval (mi 32 v_5502)
  v_5504 <- eval (mul v_5500 v_5503)
  v_5505 <- eval (extract v_5504 16 32)
  v_5506 <- eval (extract v_5480 48 64)
  v_5507 <- eval (svalueMInt v_5506)
  v_5508 <- eval (mi 32 v_5507)
  v_5509 <- eval (extract v_5484 48 64)
  v_5510 <- eval (svalueMInt v_5509)
  v_5511 <- eval (mi 32 v_5510)
  v_5512 <- eval (mul v_5508 v_5511)
  v_5513 <- eval (extract v_5512 16 32)
  v_5514 <- eval (extract v_5480 64 80)
  v_5515 <- eval (svalueMInt v_5514)
  v_5516 <- eval (mi 32 v_5515)
  v_5517 <- eval (extract v_5484 64 80)
  v_5518 <- eval (svalueMInt v_5517)
  v_5519 <- eval (mi 32 v_5518)
  v_5520 <- eval (mul v_5516 v_5519)
  v_5521 <- eval (extract v_5520 16 32)
  v_5522 <- eval (extract v_5480 80 96)
  v_5523 <- eval (svalueMInt v_5522)
  v_5524 <- eval (mi 32 v_5523)
  v_5525 <- eval (extract v_5484 80 96)
  v_5526 <- eval (svalueMInt v_5525)
  v_5527 <- eval (mi 32 v_5526)
  v_5528 <- eval (mul v_5524 v_5527)
  v_5529 <- eval (extract v_5528 16 32)
  v_5530 <- eval (extract v_5480 96 112)
  v_5531 <- eval (svalueMInt v_5530)
  v_5532 <- eval (mi 32 v_5531)
  v_5533 <- eval (extract v_5484 96 112)
  v_5534 <- eval (svalueMInt v_5533)
  v_5535 <- eval (mi 32 v_5534)
  v_5536 <- eval (mul v_5532 v_5535)
  v_5537 <- eval (extract v_5536 16 32)
  v_5538 <- eval (extract v_5480 112 128)
  v_5539 <- eval (svalueMInt v_5538)
  v_5540 <- eval (mi 32 v_5539)
  v_5541 <- eval (extract v_5484 112 128)
  v_5542 <- eval (svalueMInt v_5541)
  v_5543 <- eval (mi 32 v_5542)
  v_5544 <- eval (mul v_5540 v_5543)
  v_5545 <- eval (extract v_5544 16 32)
  v_5546 <- eval (extract v_5480 128 144)
  v_5547 <- eval (svalueMInt v_5546)
  v_5548 <- eval (mi 32 v_5547)
  v_5549 <- eval (extract v_5484 128 144)
  v_5550 <- eval (svalueMInt v_5549)
  v_5551 <- eval (mi 32 v_5550)
  v_5552 <- eval (mul v_5548 v_5551)
  v_5553 <- eval (extract v_5552 16 32)
  v_5554 <- eval (extract v_5480 144 160)
  v_5555 <- eval (svalueMInt v_5554)
  v_5556 <- eval (mi 32 v_5555)
  v_5557 <- eval (extract v_5484 144 160)
  v_5558 <- eval (svalueMInt v_5557)
  v_5559 <- eval (mi 32 v_5558)
  v_5560 <- eval (mul v_5556 v_5559)
  v_5561 <- eval (extract v_5560 16 32)
  v_5562 <- eval (extract v_5480 160 176)
  v_5563 <- eval (svalueMInt v_5562)
  v_5564 <- eval (mi 32 v_5563)
  v_5565 <- eval (extract v_5484 160 176)
  v_5566 <- eval (svalueMInt v_5565)
  v_5567 <- eval (mi 32 v_5566)
  v_5568 <- eval (mul v_5564 v_5567)
  v_5569 <- eval (extract v_5568 16 32)
  v_5570 <- eval (extract v_5480 176 192)
  v_5571 <- eval (svalueMInt v_5570)
  v_5572 <- eval (mi 32 v_5571)
  v_5573 <- eval (extract v_5484 176 192)
  v_5574 <- eval (svalueMInt v_5573)
  v_5575 <- eval (mi 32 v_5574)
  v_5576 <- eval (mul v_5572 v_5575)
  v_5577 <- eval (extract v_5576 16 32)
  v_5578 <- eval (extract v_5480 192 208)
  v_5579 <- eval (svalueMInt v_5578)
  v_5580 <- eval (mi 32 v_5579)
  v_5581 <- eval (extract v_5484 192 208)
  v_5582 <- eval (svalueMInt v_5581)
  v_5583 <- eval (mi 32 v_5582)
  v_5584 <- eval (mul v_5580 v_5583)
  v_5585 <- eval (extract v_5584 16 32)
  v_5586 <- eval (extract v_5480 208 224)
  v_5587 <- eval (svalueMInt v_5586)
  v_5588 <- eval (mi 32 v_5587)
  v_5589 <- eval (extract v_5484 208 224)
  v_5590 <- eval (svalueMInt v_5589)
  v_5591 <- eval (mi 32 v_5590)
  v_5592 <- eval (mul v_5588 v_5591)
  v_5593 <- eval (extract v_5592 16 32)
  v_5594 <- eval (extract v_5480 224 240)
  v_5595 <- eval (svalueMInt v_5594)
  v_5596 <- eval (mi 32 v_5595)
  v_5597 <- eval (extract v_5484 224 240)
  v_5598 <- eval (svalueMInt v_5597)
  v_5599 <- eval (mi 32 v_5598)
  v_5600 <- eval (mul v_5596 v_5599)
  v_5601 <- eval (extract v_5600 16 32)
  v_5602 <- eval (extract v_5480 240 256)
  v_5603 <- eval (svalueMInt v_5602)
  v_5604 <- eval (mi 32 v_5603)
  v_5605 <- eval (extract v_5484 240 256)
  v_5606 <- eval (svalueMInt v_5605)
  v_5607 <- eval (mi 32 v_5606)
  v_5608 <- eval (mul v_5604 v_5607)
  v_5609 <- eval (extract v_5608 16 32)
  v_5610 <- eval (concat v_5601 v_5609)
  v_5611 <- eval (concat v_5593 v_5610)
  v_5612 <- eval (concat v_5585 v_5611)
  v_5613 <- eval (concat v_5577 v_5612)
  v_5614 <- eval (concat v_5569 v_5613)
  v_5615 <- eval (concat v_5561 v_5614)
  v_5616 <- eval (concat v_5553 v_5615)
  v_5617 <- eval (concat v_5545 v_5616)
  v_5618 <- eval (concat v_5537 v_5617)
  v_5619 <- eval (concat v_5529 v_5618)
  v_5620 <- eval (concat v_5521 v_5619)
  v_5621 <- eval (concat v_5513 v_5620)
  v_5622 <- eval (concat v_5505 v_5621)
  v_5623 <- eval (concat v_5497 v_5622)
  v_5624 <- eval (concat v_5489 v_5623)
  setRegister (v_2671 : Ymm) v_5624
==========================================
vpmuludq_X86-SYNTAX (v_2679 : Xmm) (v_2680 : Xmm) (v_2681 : Xmm)
  v_5631 <- getRegister (v_2680 : Xmm)
  v_5632 <- eval (extract v_5631 32 64)
  v_5633 <- eval (concat (bv_nat 32 0) v_5632)
  v_5634 <- getRegister (v_2679 : Xmm)
  v_5635 <- eval (extract v_5634 32 64)
  v_5636 <- eval (concat (bv_nat 32 0) v_5635)
  v_5637 <- eval (mul v_5633 v_5636)
  v_5638 <- eval (extract v_5631 96 128)
  v_5639 <- eval (concat (bv_nat 32 0) v_5638)
  v_5640 <- eval (extract v_5634 96 128)
  v_5641 <- eval (concat (bv_nat 32 0) v_5640)
  v_5642 <- eval (mul v_5639 v_5641)
  v_5643 <- eval (concat v_5637 v_5642)
  setRegister (v_2681 : Xmm) v_5643
==========================================
vpmuludq_X86-SYNTAX (v_2691 : Ymm) (v_2692 : Ymm) (v_2693 : Ymm)
  v_5650 <- getRegister (v_2692 : Ymm)
  v_5651 <- eval (extract v_5650 32 64)
  v_5652 <- eval (concat (bv_nat 32 0) v_5651)
  v_5653 <- getRegister (v_2691 : Ymm)
  v_5654 <- eval (extract v_5653 32 64)
  v_5655 <- eval (concat (bv_nat 32 0) v_5654)
  v_5656 <- eval (mul v_5652 v_5655)
  v_5657 <- eval (extract v_5650 96 128)
  v_5658 <- eval (concat (bv_nat 32 0) v_5657)
  v_5659 <- eval (extract v_5653 96 128)
  v_5660 <- eval (concat (bv_nat 32 0) v_5659)
  v_5661 <- eval (mul v_5658 v_5660)
  v_5662 <- eval (extract v_5650 160 192)
  v_5663 <- eval (concat (bv_nat 32 0) v_5662)
  v_5664 <- eval (extract v_5653 160 192)
  v_5665 <- eval (concat (bv_nat 32 0) v_5664)
  v_5666 <- eval (mul v_5663 v_5665)
  v_5667 <- eval (extract v_5650 224 256)
  v_5668 <- eval (concat (bv_nat 32 0) v_5667)
  v_5669 <- eval (extract v_5653 224 256)
  v_5670 <- eval (concat (bv_nat 32 0) v_5669)
  v_5671 <- eval (mul v_5668 v_5670)
  v_5672 <- eval (concat v_5666 v_5671)
  v_5673 <- eval (concat v_5661 v_5672)
  v_5674 <- eval (concat v_5656 v_5673)
  setRegister (v_2693 : Ymm) v_5674
==========================================
vpor_X86-SYNTAX (v_2701 : Xmm) (v_2702 : Xmm) (v_2703 : Xmm)
  v_5681 <- getRegister (v_2702 : Xmm)
  v_5682 <- getRegister (v_2701 : Xmm)
  v_5683 <- eval (bv_or v_5681 v_5682)
  setRegister (v_2703 : Xmm) v_5683
==========================================
vpor_X86-SYNTAX (v_2713 : Ymm) (v_2714 : Ymm) (v_2715 : Ymm)
  v_5690 <- getRegister (v_2714 : Ymm)
  v_5691 <- getRegister (v_2713 : Ymm)
  v_5692 <- eval (bv_or v_5690 v_5691)
  setRegister (v_2715 : Ymm) v_5692
==========================================
vpsadbw_X86-SYNTAX (v_2723 : Xmm) (v_2724 : Xmm) (v_2725 : Xmm)
  v_5699 <- getRegister (v_2724 : Xmm)
  v_5700 <- eval (extract v_5699 0 8)
  v_5701 <- getRegister (v_2723 : Xmm)
  v_5702 <- eval (extract v_5701 0 8)
  v_5703 <- eval (ugt v_5700 v_5702)
  v_5704 <- eval (sub v_5700 v_5702)
  v_5705 <- eval (sub v_5702 v_5700)
  v_5706 <- eval (mux v_5703 v_5704 v_5705)
  v_5707 <- eval (concat (bv_nat 8 0) v_5706)
  v_5708 <- eval (extract v_5699 8 16)
  v_5709 <- eval (extract v_5701 8 16)
  v_5710 <- eval (ugt v_5708 v_5709)
  v_5711 <- eval (sub v_5708 v_5709)
  v_5712 <- eval (sub v_5709 v_5708)
  v_5713 <- eval (mux v_5710 v_5711 v_5712)
  v_5714 <- eval (concat (bv_nat 8 0) v_5713)
  v_5715 <- eval (extract v_5699 16 24)
  v_5716 <- eval (extract v_5701 16 24)
  v_5717 <- eval (ugt v_5715 v_5716)
  v_5718 <- eval (sub v_5715 v_5716)
  v_5719 <- eval (sub v_5716 v_5715)
  v_5720 <- eval (mux v_5717 v_5718 v_5719)
  v_5721 <- eval (concat (bv_nat 8 0) v_5720)
  v_5722 <- eval (extract v_5699 24 32)
  v_5723 <- eval (extract v_5701 24 32)
  v_5724 <- eval (ugt v_5722 v_5723)
  v_5725 <- eval (sub v_5722 v_5723)
  v_5726 <- eval (sub v_5723 v_5722)
  v_5727 <- eval (mux v_5724 v_5725 v_5726)
  v_5728 <- eval (concat (bv_nat 8 0) v_5727)
  v_5729 <- eval (extract v_5699 32 40)
  v_5730 <- eval (extract v_5701 32 40)
  v_5731 <- eval (ugt v_5729 v_5730)
  v_5732 <- eval (sub v_5729 v_5730)
  v_5733 <- eval (sub v_5730 v_5729)
  v_5734 <- eval (mux v_5731 v_5732 v_5733)
  v_5735 <- eval (concat (bv_nat 8 0) v_5734)
  v_5736 <- eval (extract v_5699 40 48)
  v_5737 <- eval (extract v_5701 40 48)
  v_5738 <- eval (ugt v_5736 v_5737)
  v_5739 <- eval (sub v_5736 v_5737)
  v_5740 <- eval (sub v_5737 v_5736)
  v_5741 <- eval (mux v_5738 v_5739 v_5740)
  v_5742 <- eval (concat (bv_nat 8 0) v_5741)
  v_5743 <- eval (extract v_5699 48 56)
  v_5744 <- eval (extract v_5701 48 56)
  v_5745 <- eval (ugt v_5743 v_5744)
  v_5746 <- eval (sub v_5743 v_5744)
  v_5747 <- eval (sub v_5744 v_5743)
  v_5748 <- eval (mux v_5745 v_5746 v_5747)
  v_5749 <- eval (concat (bv_nat 8 0) v_5748)
  v_5750 <- eval (extract v_5699 56 64)
  v_5751 <- eval (extract v_5701 56 64)
  v_5752 <- eval (ugt v_5750 v_5751)
  v_5753 <- eval (sub v_5750 v_5751)
  v_5754 <- eval (sub v_5751 v_5750)
  v_5755 <- eval (mux v_5752 v_5753 v_5754)
  v_5756 <- eval (concat (bv_nat 8 0) v_5755)
  v_5757 <- eval (add v_5749 v_5756)
  v_5758 <- eval (add v_5742 v_5757)
  v_5759 <- eval (add v_5735 v_5758)
  v_5760 <- eval (add v_5728 v_5759)
  v_5761 <- eval (add v_5721 v_5760)
  v_5762 <- eval (add v_5714 v_5761)
  v_5763 <- eval (add v_5707 v_5762)
  v_5764 <- eval (extract v_5699 64 72)
  v_5765 <- eval (extract v_5701 64 72)
  v_5766 <- eval (ugt v_5764 v_5765)
  v_5767 <- eval (sub v_5764 v_5765)
  v_5768 <- eval (sub v_5765 v_5764)
  v_5769 <- eval (mux v_5766 v_5767 v_5768)
  v_5770 <- eval (concat (bv_nat 8 0) v_5769)
  v_5771 <- eval (extract v_5699 72 80)
  v_5772 <- eval (extract v_5701 72 80)
  v_5773 <- eval (ugt v_5771 v_5772)
  v_5774 <- eval (sub v_5771 v_5772)
  v_5775 <- eval (sub v_5772 v_5771)
  v_5776 <- eval (mux v_5773 v_5774 v_5775)
  v_5777 <- eval (concat (bv_nat 8 0) v_5776)
  v_5778 <- eval (extract v_5699 80 88)
  v_5779 <- eval (extract v_5701 80 88)
  v_5780 <- eval (ugt v_5778 v_5779)
  v_5781 <- eval (sub v_5778 v_5779)
  v_5782 <- eval (sub v_5779 v_5778)
  v_5783 <- eval (mux v_5780 v_5781 v_5782)
  v_5784 <- eval (concat (bv_nat 8 0) v_5783)
  v_5785 <- eval (extract v_5699 88 96)
  v_5786 <- eval (extract v_5701 88 96)
  v_5787 <- eval (ugt v_5785 v_5786)
  v_5788 <- eval (sub v_5785 v_5786)
  v_5789 <- eval (sub v_5786 v_5785)
  v_5790 <- eval (mux v_5787 v_5788 v_5789)
  v_5791 <- eval (concat (bv_nat 8 0) v_5790)
  v_5792 <- eval (extract v_5699 96 104)
  v_5793 <- eval (extract v_5701 96 104)
  v_5794 <- eval (ugt v_5792 v_5793)
  v_5795 <- eval (sub v_5792 v_5793)
  v_5796 <- eval (sub v_5793 v_5792)
  v_5797 <- eval (mux v_5794 v_5795 v_5796)
  v_5798 <- eval (concat (bv_nat 8 0) v_5797)
  v_5799 <- eval (extract v_5699 104 112)
  v_5800 <- eval (extract v_5701 104 112)
  v_5801 <- eval (ugt v_5799 v_5800)
  v_5802 <- eval (sub v_5799 v_5800)
  v_5803 <- eval (sub v_5800 v_5799)
  v_5804 <- eval (mux v_5801 v_5802 v_5803)
  v_5805 <- eval (concat (bv_nat 8 0) v_5804)
  v_5806 <- eval (extract v_5699 112 120)
  v_5807 <- eval (extract v_5701 112 120)
  v_5808 <- eval (ugt v_5806 v_5807)
  v_5809 <- eval (sub v_5806 v_5807)
  v_5810 <- eval (sub v_5807 v_5806)
  v_5811 <- eval (mux v_5808 v_5809 v_5810)
  v_5812 <- eval (concat (bv_nat 8 0) v_5811)
  v_5813 <- eval (extract v_5699 120 128)
  v_5814 <- eval (extract v_5701 120 128)
  v_5815 <- eval (ugt v_5813 v_5814)
  v_5816 <- eval (sub v_5813 v_5814)
  v_5817 <- eval (sub v_5814 v_5813)
  v_5818 <- eval (mux v_5815 v_5816 v_5817)
  v_5819 <- eval (concat (bv_nat 8 0) v_5818)
  v_5820 <- eval (add v_5812 v_5819)
  v_5821 <- eval (add v_5805 v_5820)
  v_5822 <- eval (add v_5798 v_5821)
  v_5823 <- eval (add v_5791 v_5822)
  v_5824 <- eval (add v_5784 v_5823)
  v_5825 <- eval (add v_5777 v_5824)
  v_5826 <- eval (add v_5770 v_5825)
  v_5827 <- eval (concat (bv_nat 48 0) v_5826)
  v_5828 <- eval (concat v_5763 v_5827)
  v_5829 <- eval (concat (bv_nat 48 0) v_5828)
  setRegister (v_2725 : Xmm) v_5829
==========================================
vpsadbw_X86-SYNTAX (v_2735 : Ymm) (v_2736 : Ymm) (v_2737 : Ymm)
  v_5836 <- getRegister (v_2736 : Ymm)
  v_5837 <- eval (extract v_5836 0 8)
  v_5838 <- getRegister (v_2735 : Ymm)
  v_5839 <- eval (extract v_5838 0 8)
  v_5840 <- eval (ugt v_5837 v_5839)
  v_5841 <- eval (sub v_5837 v_5839)
  v_5842 <- eval (sub v_5839 v_5837)
  v_5843 <- eval (mux v_5840 v_5841 v_5842)
  v_5844 <- eval (concat (bv_nat 8 0) v_5843)
  v_5845 <- eval (extract v_5836 8 16)
  v_5846 <- eval (extract v_5838 8 16)
  v_5847 <- eval (ugt v_5845 v_5846)
  v_5848 <- eval (sub v_5845 v_5846)
  v_5849 <- eval (sub v_5846 v_5845)
  v_5850 <- eval (mux v_5847 v_5848 v_5849)
  v_5851 <- eval (concat (bv_nat 8 0) v_5850)
  v_5852 <- eval (extract v_5836 16 24)
  v_5853 <- eval (extract v_5838 16 24)
  v_5854 <- eval (ugt v_5852 v_5853)
  v_5855 <- eval (sub v_5852 v_5853)
  v_5856 <- eval (sub v_5853 v_5852)
  v_5857 <- eval (mux v_5854 v_5855 v_5856)
  v_5858 <- eval (concat (bv_nat 8 0) v_5857)
  v_5859 <- eval (extract v_5836 24 32)
  v_5860 <- eval (extract v_5838 24 32)
  v_5861 <- eval (ugt v_5859 v_5860)
  v_5862 <- eval (sub v_5859 v_5860)
  v_5863 <- eval (sub v_5860 v_5859)
  v_5864 <- eval (mux v_5861 v_5862 v_5863)
  v_5865 <- eval (concat (bv_nat 8 0) v_5864)
  v_5866 <- eval (extract v_5836 32 40)
  v_5867 <- eval (extract v_5838 32 40)
  v_5868 <- eval (ugt v_5866 v_5867)
  v_5869 <- eval (sub v_5866 v_5867)
  v_5870 <- eval (sub v_5867 v_5866)
  v_5871 <- eval (mux v_5868 v_5869 v_5870)
  v_5872 <- eval (concat (bv_nat 8 0) v_5871)
  v_5873 <- eval (extract v_5836 40 48)
  v_5874 <- eval (extract v_5838 40 48)
  v_5875 <- eval (ugt v_5873 v_5874)
  v_5876 <- eval (sub v_5873 v_5874)
  v_5877 <- eval (sub v_5874 v_5873)
  v_5878 <- eval (mux v_5875 v_5876 v_5877)
  v_5879 <- eval (concat (bv_nat 8 0) v_5878)
  v_5880 <- eval (extract v_5836 48 56)
  v_5881 <- eval (extract v_5838 48 56)
  v_5882 <- eval (ugt v_5880 v_5881)
  v_5883 <- eval (sub v_5880 v_5881)
  v_5884 <- eval (sub v_5881 v_5880)
  v_5885 <- eval (mux v_5882 v_5883 v_5884)
  v_5886 <- eval (concat (bv_nat 8 0) v_5885)
  v_5887 <- eval (extract v_5836 56 64)
  v_5888 <- eval (extract v_5838 56 64)
  v_5889 <- eval (ugt v_5887 v_5888)
  v_5890 <- eval (sub v_5887 v_5888)
  v_5891 <- eval (sub v_5888 v_5887)
  v_5892 <- eval (mux v_5889 v_5890 v_5891)
  v_5893 <- eval (concat (bv_nat 8 0) v_5892)
  v_5894 <- eval (add v_5886 v_5893)
  v_5895 <- eval (add v_5879 v_5894)
  v_5896 <- eval (add v_5872 v_5895)
  v_5897 <- eval (add v_5865 v_5896)
  v_5898 <- eval (add v_5858 v_5897)
  v_5899 <- eval (add v_5851 v_5898)
  v_5900 <- eval (add v_5844 v_5899)
  v_5901 <- eval (extract v_5836 64 72)
  v_5902 <- eval (extract v_5838 64 72)
  v_5903 <- eval (ugt v_5901 v_5902)
  v_5904 <- eval (sub v_5901 v_5902)
  v_5905 <- eval (sub v_5902 v_5901)
  v_5906 <- eval (mux v_5903 v_5904 v_5905)
  v_5907 <- eval (concat (bv_nat 8 0) v_5906)
  v_5908 <- eval (extract v_5836 72 80)
  v_5909 <- eval (extract v_5838 72 80)
  v_5910 <- eval (ugt v_5908 v_5909)
  v_5911 <- eval (sub v_5908 v_5909)
  v_5912 <- eval (sub v_5909 v_5908)
  v_5913 <- eval (mux v_5910 v_5911 v_5912)
  v_5914 <- eval (concat (bv_nat 8 0) v_5913)
  v_5915 <- eval (extract v_5836 80 88)
  v_5916 <- eval (extract v_5838 80 88)
  v_5917 <- eval (ugt v_5915 v_5916)
  v_5918 <- eval (sub v_5915 v_5916)
  v_5919 <- eval (sub v_5916 v_5915)
  v_5920 <- eval (mux v_5917 v_5918 v_5919)
  v_5921 <- eval (concat (bv_nat 8 0) v_5920)
  v_5922 <- eval (extract v_5836 88 96)
  v_5923 <- eval (extract v_5838 88 96)
  v_5924 <- eval (ugt v_5922 v_5923)
  v_5925 <- eval (sub v_5922 v_5923)
  v_5926 <- eval (sub v_5923 v_5922)
  v_5927 <- eval (mux v_5924 v_5925 v_5926)
  v_5928 <- eval (concat (bv_nat 8 0) v_5927)
  v_5929 <- eval (extract v_5836 96 104)
  v_5930 <- eval (extract v_5838 96 104)
  v_5931 <- eval (ugt v_5929 v_5930)
  v_5932 <- eval (sub v_5929 v_5930)
  v_5933 <- eval (sub v_5930 v_5929)
  v_5934 <- eval (mux v_5931 v_5932 v_5933)
  v_5935 <- eval (concat (bv_nat 8 0) v_5934)
  v_5936 <- eval (extract v_5836 104 112)
  v_5937 <- eval (extract v_5838 104 112)
  v_5938 <- eval (ugt v_5936 v_5937)
  v_5939 <- eval (sub v_5936 v_5937)
  v_5940 <- eval (sub v_5937 v_5936)
  v_5941 <- eval (mux v_5938 v_5939 v_5940)
  v_5942 <- eval (concat (bv_nat 8 0) v_5941)
  v_5943 <- eval (extract v_5836 112 120)
  v_5944 <- eval (extract v_5838 112 120)
  v_5945 <- eval (ugt v_5943 v_5944)
  v_5946 <- eval (sub v_5943 v_5944)
  v_5947 <- eval (sub v_5944 v_5943)
  v_5948 <- eval (mux v_5945 v_5946 v_5947)
  v_5949 <- eval (concat (bv_nat 8 0) v_5948)
  v_5950 <- eval (extract v_5836 120 128)
  v_5951 <- eval (extract v_5838 120 128)
  v_5952 <- eval (ugt v_5950 v_5951)
  v_5953 <- eval (sub v_5950 v_5951)
  v_5954 <- eval (sub v_5951 v_5950)
  v_5955 <- eval (mux v_5952 v_5953 v_5954)
  v_5956 <- eval (concat (bv_nat 8 0) v_5955)
  v_5957 <- eval (add v_5949 v_5956)
  v_5958 <- eval (add v_5942 v_5957)
  v_5959 <- eval (add v_5935 v_5958)
  v_5960 <- eval (add v_5928 v_5959)
  v_5961 <- eval (add v_5921 v_5960)
  v_5962 <- eval (add v_5914 v_5961)
  v_5963 <- eval (add v_5907 v_5962)
  v_5964 <- eval (extract v_5836 128 136)
  v_5965 <- eval (extract v_5838 128 136)
  v_5966 <- eval (ugt v_5964 v_5965)
  v_5967 <- eval (sub v_5964 v_5965)
  v_5968 <- eval (sub v_5965 v_5964)
  v_5969 <- eval (mux v_5966 v_5967 v_5968)
  v_5970 <- eval (concat (bv_nat 8 0) v_5969)
  v_5971 <- eval (extract v_5836 136 144)
  v_5972 <- eval (extract v_5838 136 144)
  v_5973 <- eval (ugt v_5971 v_5972)
  v_5974 <- eval (sub v_5971 v_5972)
  v_5975 <- eval (sub v_5972 v_5971)
  v_5976 <- eval (mux v_5973 v_5974 v_5975)
  v_5977 <- eval (concat (bv_nat 8 0) v_5976)
  v_5978 <- eval (extract v_5836 144 152)
  v_5979 <- eval (extract v_5838 144 152)
  v_5980 <- eval (ugt v_5978 v_5979)
  v_5981 <- eval (sub v_5978 v_5979)
  v_5982 <- eval (sub v_5979 v_5978)
  v_5983 <- eval (mux v_5980 v_5981 v_5982)
  v_5984 <- eval (concat (bv_nat 8 0) v_5983)
  v_5985 <- eval (extract v_5836 152 160)
  v_5986 <- eval (extract v_5838 152 160)
  v_5987 <- eval (ugt v_5985 v_5986)
  v_5988 <- eval (sub v_5985 v_5986)
  v_5989 <- eval (sub v_5986 v_5985)
  v_5990 <- eval (mux v_5987 v_5988 v_5989)
  v_5991 <- eval (concat (bv_nat 8 0) v_5990)
  v_5992 <- eval (extract v_5836 160 168)
  v_5993 <- eval (extract v_5838 160 168)
  v_5994 <- eval (ugt v_5992 v_5993)
  v_5995 <- eval (sub v_5992 v_5993)
  v_5996 <- eval (sub v_5993 v_5992)
  v_5997 <- eval (mux v_5994 v_5995 v_5996)
  v_5998 <- eval (concat (bv_nat 8 0) v_5997)
  v_5999 <- eval (extract v_5836 168 176)
  v_6000 <- eval (extract v_5838 168 176)
  v_6001 <- eval (ugt v_5999 v_6000)
  v_6002 <- eval (sub v_5999 v_6000)
  v_6003 <- eval (sub v_6000 v_5999)
  v_6004 <- eval (mux v_6001 v_6002 v_6003)
  v_6005 <- eval (concat (bv_nat 8 0) v_6004)
  v_6006 <- eval (extract v_5836 176 184)
  v_6007 <- eval (extract v_5838 176 184)
  v_6008 <- eval (ugt v_6006 v_6007)
  v_6009 <- eval (sub v_6006 v_6007)
  v_6010 <- eval (sub v_6007 v_6006)
  v_6011 <- eval (mux v_6008 v_6009 v_6010)
  v_6012 <- eval (concat (bv_nat 8 0) v_6011)
  v_6013 <- eval (extract v_5836 184 192)
  v_6014 <- eval (extract v_5838 184 192)
  v_6015 <- eval (ugt v_6013 v_6014)
  v_6016 <- eval (sub v_6013 v_6014)
  v_6017 <- eval (sub v_6014 v_6013)
  v_6018 <- eval (mux v_6015 v_6016 v_6017)
  v_6019 <- eval (concat (bv_nat 8 0) v_6018)
  v_6020 <- eval (add v_6012 v_6019)
  v_6021 <- eval (add v_6005 v_6020)
  v_6022 <- eval (add v_5998 v_6021)
  v_6023 <- eval (add v_5991 v_6022)
  v_6024 <- eval (add v_5984 v_6023)
  v_6025 <- eval (add v_5977 v_6024)
  v_6026 <- eval (add v_5970 v_6025)
  v_6027 <- eval (extract v_5836 192 200)
  v_6028 <- eval (extract v_5838 192 200)
  v_6029 <- eval (ugt v_6027 v_6028)
  v_6030 <- eval (sub v_6027 v_6028)
  v_6031 <- eval (sub v_6028 v_6027)
  v_6032 <- eval (mux v_6029 v_6030 v_6031)
  v_6033 <- eval (concat (bv_nat 8 0) v_6032)
  v_6034 <- eval (extract v_5836 200 208)
  v_6035 <- eval (extract v_5838 200 208)
  v_6036 <- eval (ugt v_6034 v_6035)
  v_6037 <- eval (sub v_6034 v_6035)
  v_6038 <- eval (sub v_6035 v_6034)
  v_6039 <- eval (mux v_6036 v_6037 v_6038)
  v_6040 <- eval (concat (bv_nat 8 0) v_6039)
  v_6041 <- eval (extract v_5836 208 216)
  v_6042 <- eval (extract v_5838 208 216)
  v_6043 <- eval (ugt v_6041 v_6042)
  v_6044 <- eval (sub v_6041 v_6042)
  v_6045 <- eval (sub v_6042 v_6041)
  v_6046 <- eval (mux v_6043 v_6044 v_6045)
  v_6047 <- eval (concat (bv_nat 8 0) v_6046)
  v_6048 <- eval (extract v_5836 216 224)
  v_6049 <- eval (extract v_5838 216 224)
  v_6050 <- eval (ugt v_6048 v_6049)
  v_6051 <- eval (sub v_6048 v_6049)
  v_6052 <- eval (sub v_6049 v_6048)
  v_6053 <- eval (mux v_6050 v_6051 v_6052)
  v_6054 <- eval (concat (bv_nat 8 0) v_6053)
  v_6055 <- eval (extract v_5836 224 232)
  v_6056 <- eval (extract v_5838 224 232)
  v_6057 <- eval (ugt v_6055 v_6056)
  v_6058 <- eval (sub v_6055 v_6056)
  v_6059 <- eval (sub v_6056 v_6055)
  v_6060 <- eval (mux v_6057 v_6058 v_6059)
  v_6061 <- eval (concat (bv_nat 8 0) v_6060)
  v_6062 <- eval (extract v_5836 232 240)
  v_6063 <- eval (extract v_5838 232 240)
  v_6064 <- eval (ugt v_6062 v_6063)
  v_6065 <- eval (sub v_6062 v_6063)
  v_6066 <- eval (sub v_6063 v_6062)
  v_6067 <- eval (mux v_6064 v_6065 v_6066)
  v_6068 <- eval (concat (bv_nat 8 0) v_6067)
  v_6069 <- eval (extract v_5836 240 248)
  v_6070 <- eval (extract v_5838 240 248)
  v_6071 <- eval (ugt v_6069 v_6070)
  v_6072 <- eval (sub v_6069 v_6070)
  v_6073 <- eval (sub v_6070 v_6069)
  v_6074 <- eval (mux v_6071 v_6072 v_6073)
  v_6075 <- eval (concat (bv_nat 8 0) v_6074)
  v_6076 <- eval (extract v_5836 248 256)
  v_6077 <- eval (extract v_5838 248 256)
  v_6078 <- eval (ugt v_6076 v_6077)
  v_6079 <- eval (sub v_6076 v_6077)
  v_6080 <- eval (sub v_6077 v_6076)
  v_6081 <- eval (mux v_6078 v_6079 v_6080)
  v_6082 <- eval (concat (bv_nat 8 0) v_6081)
  v_6083 <- eval (add v_6075 v_6082)
  v_6084 <- eval (add v_6068 v_6083)
  v_6085 <- eval (add v_6061 v_6084)
  v_6086 <- eval (add v_6054 v_6085)
  v_6087 <- eval (add v_6047 v_6086)
  v_6088 <- eval (add v_6040 v_6087)
  v_6089 <- eval (add v_6033 v_6088)
  v_6090 <- eval (concat (bv_nat 48 0) v_6089)
  v_6091 <- eval (concat v_6026 v_6090)
  v_6092 <- eval (concat (bv_nat 48 0) v_6091)
  v_6093 <- eval (concat v_5963 v_6092)
  v_6094 <- eval (concat (bv_nat 48 0) v_6093)
  v_6095 <- eval (concat v_5900 v_6094)
  v_6096 <- eval (concat (bv_nat 48 0) v_6095)
  setRegister (v_2737 : Ymm) v_6096
==========================================
vpsignb_X86-SYNTAX (v_2745 : Xmm) (v_2746 : Xmm) (v_2747 : Xmm)
  v_6103 <- getRegister (v_2745 : Xmm)
  v_6104 <- eval (extract v_6103 0 8)
  v_6105 <- eval (sgt v_6104 (bv_nat 8 0))
  v_6106 <- getRegister (v_2746 : Xmm)
  v_6107 <- eval (extract v_6106 0 8)
  v_6108 <- eval (eq v_6104 (bv_nat 8 0))
  v_6109 <- eval (bitwidthMInt v_6107)
  v_6110 <- eval (mi v_6109 -1)
  v_6111 <- eval (bv_xor v_6107 v_6110)
  v_6112 <- eval (add (bv_nat 8 1) v_6111)
  v_6113 <- eval (mux v_6108 (bv_nat 8 0) v_6112)
  v_6114 <- eval (mux v_6105 v_6107 v_6113)
  v_6115 <- eval (extract v_6103 8 16)
  v_6116 <- eval (sgt v_6115 (bv_nat 8 0))
  v_6117 <- eval (extract v_6106 8 16)
  v_6118 <- eval (eq v_6115 (bv_nat 8 0))
  v_6119 <- eval (bitwidthMInt v_6117)
  v_6120 <- eval (mi v_6119 -1)
  v_6121 <- eval (bv_xor v_6117 v_6120)
  v_6122 <- eval (add (bv_nat 8 1) v_6121)
  v_6123 <- eval (mux v_6118 (bv_nat 8 0) v_6122)
  v_6124 <- eval (mux v_6116 v_6117 v_6123)
  v_6125 <- eval (extract v_6103 16 24)
  v_6126 <- eval (sgt v_6125 (bv_nat 8 0))
  v_6127 <- eval (extract v_6106 16 24)
  v_6128 <- eval (eq v_6125 (bv_nat 8 0))
  v_6129 <- eval (bitwidthMInt v_6127)
  v_6130 <- eval (mi v_6129 -1)
  v_6131 <- eval (bv_xor v_6127 v_6130)
  v_6132 <- eval (add (bv_nat 8 1) v_6131)
  v_6133 <- eval (mux v_6128 (bv_nat 8 0) v_6132)
  v_6134 <- eval (mux v_6126 v_6127 v_6133)
  v_6135 <- eval (extract v_6103 24 32)
  v_6136 <- eval (sgt v_6135 (bv_nat 8 0))
  v_6137 <- eval (extract v_6106 24 32)
  v_6138 <- eval (eq v_6135 (bv_nat 8 0))
  v_6139 <- eval (bitwidthMInt v_6137)
  v_6140 <- eval (mi v_6139 -1)
  v_6141 <- eval (bv_xor v_6137 v_6140)
  v_6142 <- eval (add (bv_nat 8 1) v_6141)
  v_6143 <- eval (mux v_6138 (bv_nat 8 0) v_6142)
  v_6144 <- eval (mux v_6136 v_6137 v_6143)
  v_6145 <- eval (extract v_6103 32 40)
  v_6146 <- eval (sgt v_6145 (bv_nat 8 0))
  v_6147 <- eval (extract v_6106 32 40)
  v_6148 <- eval (eq v_6145 (bv_nat 8 0))
  v_6149 <- eval (bitwidthMInt v_6147)
  v_6150 <- eval (mi v_6149 -1)
  v_6151 <- eval (bv_xor v_6147 v_6150)
  v_6152 <- eval (add (bv_nat 8 1) v_6151)
  v_6153 <- eval (mux v_6148 (bv_nat 8 0) v_6152)
  v_6154 <- eval (mux v_6146 v_6147 v_6153)
  v_6155 <- eval (extract v_6103 40 48)
  v_6156 <- eval (sgt v_6155 (bv_nat 8 0))
  v_6157 <- eval (extract v_6106 40 48)
  v_6158 <- eval (eq v_6155 (bv_nat 8 0))
  v_6159 <- eval (bitwidthMInt v_6157)
  v_6160 <- eval (mi v_6159 -1)
  v_6161 <- eval (bv_xor v_6157 v_6160)
  v_6162 <- eval (add (bv_nat 8 1) v_6161)
  v_6163 <- eval (mux v_6158 (bv_nat 8 0) v_6162)
  v_6164 <- eval (mux v_6156 v_6157 v_6163)
  v_6165 <- eval (extract v_6103 48 56)
  v_6166 <- eval (sgt v_6165 (bv_nat 8 0))
  v_6167 <- eval (extract v_6106 48 56)
  v_6168 <- eval (eq v_6165 (bv_nat 8 0))
  v_6169 <- eval (bitwidthMInt v_6167)
  v_6170 <- eval (mi v_6169 -1)
  v_6171 <- eval (bv_xor v_6167 v_6170)
  v_6172 <- eval (add (bv_nat 8 1) v_6171)
  v_6173 <- eval (mux v_6168 (bv_nat 8 0) v_6172)
  v_6174 <- eval (mux v_6166 v_6167 v_6173)
  v_6175 <- eval (extract v_6103 56 64)
  v_6176 <- eval (sgt v_6175 (bv_nat 8 0))
  v_6177 <- eval (extract v_6106 56 64)
  v_6178 <- eval (eq v_6175 (bv_nat 8 0))
  v_6179 <- eval (bitwidthMInt v_6177)
  v_6180 <- eval (mi v_6179 -1)
  v_6181 <- eval (bv_xor v_6177 v_6180)
  v_6182 <- eval (add (bv_nat 8 1) v_6181)
  v_6183 <- eval (mux v_6178 (bv_nat 8 0) v_6182)
  v_6184 <- eval (mux v_6176 v_6177 v_6183)
  v_6185 <- eval (extract v_6103 64 72)
  v_6186 <- eval (sgt v_6185 (bv_nat 8 0))
  v_6187 <- eval (extract v_6106 64 72)
  v_6188 <- eval (eq v_6185 (bv_nat 8 0))
  v_6189 <- eval (bitwidthMInt v_6187)
  v_6190 <- eval (mi v_6189 -1)
  v_6191 <- eval (bv_xor v_6187 v_6190)
  v_6192 <- eval (add (bv_nat 8 1) v_6191)
  v_6193 <- eval (mux v_6188 (bv_nat 8 0) v_6192)
  v_6194 <- eval (mux v_6186 v_6187 v_6193)
  v_6195 <- eval (extract v_6103 72 80)
  v_6196 <- eval (sgt v_6195 (bv_nat 8 0))
  v_6197 <- eval (extract v_6106 72 80)
  v_6198 <- eval (eq v_6195 (bv_nat 8 0))
  v_6199 <- eval (bitwidthMInt v_6197)
  v_6200 <- eval (mi v_6199 -1)
  v_6201 <- eval (bv_xor v_6197 v_6200)
  v_6202 <- eval (add (bv_nat 8 1) v_6201)
  v_6203 <- eval (mux v_6198 (bv_nat 8 0) v_6202)
  v_6204 <- eval (mux v_6196 v_6197 v_6203)
  v_6205 <- eval (extract v_6103 80 88)
  v_6206 <- eval (sgt v_6205 (bv_nat 8 0))
  v_6207 <- eval (extract v_6106 80 88)
  v_6208 <- eval (eq v_6205 (bv_nat 8 0))
  v_6209 <- eval (bitwidthMInt v_6207)
  v_6210 <- eval (mi v_6209 -1)
  v_6211 <- eval (bv_xor v_6207 v_6210)
  v_6212 <- eval (add (bv_nat 8 1) v_6211)
  v_6213 <- eval (mux v_6208 (bv_nat 8 0) v_6212)
  v_6214 <- eval (mux v_6206 v_6207 v_6213)
  v_6215 <- eval (extract v_6103 88 96)
  v_6216 <- eval (sgt v_6215 (bv_nat 8 0))
  v_6217 <- eval (extract v_6106 88 96)
  v_6218 <- eval (eq v_6215 (bv_nat 8 0))
  v_6219 <- eval (bitwidthMInt v_6217)
  v_6220 <- eval (mi v_6219 -1)
  v_6221 <- eval (bv_xor v_6217 v_6220)
  v_6222 <- eval (add (bv_nat 8 1) v_6221)
  v_6223 <- eval (mux v_6218 (bv_nat 8 0) v_6222)
  v_6224 <- eval (mux v_6216 v_6217 v_6223)
  v_6225 <- eval (extract v_6103 96 104)
  v_6226 <- eval (sgt v_6225 (bv_nat 8 0))
  v_6227 <- eval (extract v_6106 96 104)
  v_6228 <- eval (eq v_6225 (bv_nat 8 0))
  v_6229 <- eval (bitwidthMInt v_6227)
  v_6230 <- eval (mi v_6229 -1)
  v_6231 <- eval (bv_xor v_6227 v_6230)
  v_6232 <- eval (add (bv_nat 8 1) v_6231)
  v_6233 <- eval (mux v_6228 (bv_nat 8 0) v_6232)
  v_6234 <- eval (mux v_6226 v_6227 v_6233)
  v_6235 <- eval (extract v_6103 104 112)
  v_6236 <- eval (sgt v_6235 (bv_nat 8 0))
  v_6237 <- eval (extract v_6106 104 112)
  v_6238 <- eval (eq v_6235 (bv_nat 8 0))
  v_6239 <- eval (bitwidthMInt v_6237)
  v_6240 <- eval (mi v_6239 -1)
  v_6241 <- eval (bv_xor v_6237 v_6240)
  v_6242 <- eval (add (bv_nat 8 1) v_6241)
  v_6243 <- eval (mux v_6238 (bv_nat 8 0) v_6242)
  v_6244 <- eval (mux v_6236 v_6237 v_6243)
  v_6245 <- eval (extract v_6103 112 120)
  v_6246 <- eval (sgt v_6245 (bv_nat 8 0))
  v_6247 <- eval (extract v_6106 112 120)
  v_6248 <- eval (eq v_6245 (bv_nat 8 0))
  v_6249 <- eval (bitwidthMInt v_6247)
  v_6250 <- eval (mi v_6249 -1)
  v_6251 <- eval (bv_xor v_6247 v_6250)
  v_6252 <- eval (add (bv_nat 8 1) v_6251)
  v_6253 <- eval (mux v_6248 (bv_nat 8 0) v_6252)
  v_6254 <- eval (mux v_6246 v_6247 v_6253)
  v_6255 <- eval (extract v_6103 120 128)
  v_6256 <- eval (sgt v_6255 (bv_nat 8 0))
  v_6257 <- eval (extract v_6106 120 128)
  v_6258 <- eval (eq v_6255 (bv_nat 8 0))
  v_6259 <- eval (bitwidthMInt v_6257)
  v_6260 <- eval (mi v_6259 -1)
  v_6261 <- eval (bv_xor v_6257 v_6260)
  v_6262 <- eval (add (bv_nat 8 1) v_6261)
  v_6263 <- eval (mux v_6258 (bv_nat 8 0) v_6262)
  v_6264 <- eval (mux v_6256 v_6257 v_6263)
  v_6265 <- eval (concat v_6254 v_6264)
  v_6266 <- eval (concat v_6244 v_6265)
  v_6267 <- eval (concat v_6234 v_6266)
  v_6268 <- eval (concat v_6224 v_6267)
  v_6269 <- eval (concat v_6214 v_6268)
  v_6270 <- eval (concat v_6204 v_6269)
  v_6271 <- eval (concat v_6194 v_6270)
  v_6272 <- eval (concat v_6184 v_6271)
  v_6273 <- eval (concat v_6174 v_6272)
  v_6274 <- eval (concat v_6164 v_6273)
  v_6275 <- eval (concat v_6154 v_6274)
  v_6276 <- eval (concat v_6144 v_6275)
  v_6277 <- eval (concat v_6134 v_6276)
  v_6278 <- eval (concat v_6124 v_6277)
  v_6279 <- eval (concat v_6114 v_6278)
  setRegister (v_2747 : Xmm) v_6279
==========================================
vpsignd_X86-SYNTAX (v_2756 : Xmm) (v_2757 : Xmm) (v_2758 : Xmm)
  v_6286 <- getRegister (v_2756 : Xmm)
  v_6287 <- eval (extract v_6286 0 32)
  v_6288 <- eval (sgt v_6287 (bv_nat 32 0))
  v_6289 <- getRegister (v_2757 : Xmm)
  v_6290 <- eval (extract v_6289 0 32)
  v_6291 <- eval (eq v_6287 (bv_nat 32 0))
  v_6292 <- eval (bitwidthMInt v_6290)
  v_6293 <- eval (mi v_6292 -1)
  v_6294 <- eval (bv_xor v_6290 v_6293)
  v_6295 <- eval (add (bv_nat 32 1) v_6294)
  v_6296 <- eval (mux v_6291 (bv_nat 32 0) v_6295)
  v_6297 <- eval (mux v_6288 v_6290 v_6296)
  v_6298 <- eval (extract v_6286 32 64)
  v_6299 <- eval (sgt v_6298 (bv_nat 32 0))
  v_6300 <- eval (extract v_6289 32 64)
  v_6301 <- eval (eq v_6298 (bv_nat 32 0))
  v_6302 <- eval (bitwidthMInt v_6300)
  v_6303 <- eval (mi v_6302 -1)
  v_6304 <- eval (bv_xor v_6300 v_6303)
  v_6305 <- eval (add (bv_nat 32 1) v_6304)
  v_6306 <- eval (mux v_6301 (bv_nat 32 0) v_6305)
  v_6307 <- eval (mux v_6299 v_6300 v_6306)
  v_6308 <- eval (extract v_6286 64 96)
  v_6309 <- eval (sgt v_6308 (bv_nat 32 0))
  v_6310 <- eval (extract v_6289 64 96)
  v_6311 <- eval (eq v_6308 (bv_nat 32 0))
  v_6312 <- eval (bitwidthMInt v_6310)
  v_6313 <- eval (mi v_6312 -1)
  v_6314 <- eval (bv_xor v_6310 v_6313)
  v_6315 <- eval (add (bv_nat 32 1) v_6314)
  v_6316 <- eval (mux v_6311 (bv_nat 32 0) v_6315)
  v_6317 <- eval (mux v_6309 v_6310 v_6316)
  v_6318 <- eval (extract v_6286 96 128)
  v_6319 <- eval (sgt v_6318 (bv_nat 32 0))
  v_6320 <- eval (extract v_6289 96 128)
  v_6321 <- eval (eq v_6318 (bv_nat 32 0))
  v_6322 <- eval (bitwidthMInt v_6320)
  v_6323 <- eval (mi v_6322 -1)
  v_6324 <- eval (bv_xor v_6320 v_6323)
  v_6325 <- eval (add (bv_nat 32 1) v_6324)
  v_6326 <- eval (mux v_6321 (bv_nat 32 0) v_6325)
  v_6327 <- eval (mux v_6319 v_6320 v_6326)
  v_6328 <- eval (concat v_6317 v_6327)
  v_6329 <- eval (concat v_6307 v_6328)
  v_6330 <- eval (concat v_6297 v_6329)
  setRegister (v_2758 : Xmm) v_6330
==========================================
vpsignw_X86-SYNTAX (v_2767 : Xmm) (v_2768 : Xmm) (v_2769 : Xmm)
  v_6337 <- getRegister (v_2767 : Xmm)
  v_6338 <- eval (extract v_6337 0 16)
  v_6339 <- eval (sgt v_6338 (bv_nat 16 0))
  v_6340 <- getRegister (v_2768 : Xmm)
  v_6341 <- eval (extract v_6340 0 16)
  v_6342 <- eval (eq v_6338 (bv_nat 16 0))
  v_6343 <- eval (bitwidthMInt v_6341)
  v_6344 <- eval (mi v_6343 -1)
  v_6345 <- eval (bv_xor v_6341 v_6344)
  v_6346 <- eval (add (bv_nat 16 1) v_6345)
  v_6347 <- eval (mux v_6342 (bv_nat 16 0) v_6346)
  v_6348 <- eval (mux v_6339 v_6341 v_6347)
  v_6349 <- eval (extract v_6337 16 32)
  v_6350 <- eval (sgt v_6349 (bv_nat 16 0))
  v_6351 <- eval (extract v_6340 16 32)
  v_6352 <- eval (eq v_6349 (bv_nat 16 0))
  v_6353 <- eval (bitwidthMInt v_6351)
  v_6354 <- eval (mi v_6353 -1)
  v_6355 <- eval (bv_xor v_6351 v_6354)
  v_6356 <- eval (add (bv_nat 16 1) v_6355)
  v_6357 <- eval (mux v_6352 (bv_nat 16 0) v_6356)
  v_6358 <- eval (mux v_6350 v_6351 v_6357)
  v_6359 <- eval (extract v_6337 32 48)
  v_6360 <- eval (sgt v_6359 (bv_nat 16 0))
  v_6361 <- eval (extract v_6340 32 48)
  v_6362 <- eval (eq v_6359 (bv_nat 16 0))
  v_6363 <- eval (bitwidthMInt v_6361)
  v_6364 <- eval (mi v_6363 -1)
  v_6365 <- eval (bv_xor v_6361 v_6364)
  v_6366 <- eval (add (bv_nat 16 1) v_6365)
  v_6367 <- eval (mux v_6362 (bv_nat 16 0) v_6366)
  v_6368 <- eval (mux v_6360 v_6361 v_6367)
  v_6369 <- eval (extract v_6337 48 64)
  v_6370 <- eval (sgt v_6369 (bv_nat 16 0))
  v_6371 <- eval (extract v_6340 48 64)
  v_6372 <- eval (eq v_6369 (bv_nat 16 0))
  v_6373 <- eval (bitwidthMInt v_6371)
  v_6374 <- eval (mi v_6373 -1)
  v_6375 <- eval (bv_xor v_6371 v_6374)
  v_6376 <- eval (add (bv_nat 16 1) v_6375)
  v_6377 <- eval (mux v_6372 (bv_nat 16 0) v_6376)
  v_6378 <- eval (mux v_6370 v_6371 v_6377)
  v_6379 <- eval (extract v_6337 64 80)
  v_6380 <- eval (sgt v_6379 (bv_nat 16 0))
  v_6381 <- eval (extract v_6340 64 80)
  v_6382 <- eval (eq v_6379 (bv_nat 16 0))
  v_6383 <- eval (bitwidthMInt v_6381)
  v_6384 <- eval (mi v_6383 -1)
  v_6385 <- eval (bv_xor v_6381 v_6384)
  v_6386 <- eval (add (bv_nat 16 1) v_6385)
  v_6387 <- eval (mux v_6382 (bv_nat 16 0) v_6386)
  v_6388 <- eval (mux v_6380 v_6381 v_6387)
  v_6389 <- eval (extract v_6337 80 96)
  v_6390 <- eval (sgt v_6389 (bv_nat 16 0))
  v_6391 <- eval (extract v_6340 80 96)
  v_6392 <- eval (eq v_6389 (bv_nat 16 0))
  v_6393 <- eval (bitwidthMInt v_6391)
  v_6394 <- eval (mi v_6393 -1)
  v_6395 <- eval (bv_xor v_6391 v_6394)
  v_6396 <- eval (add (bv_nat 16 1) v_6395)
  v_6397 <- eval (mux v_6392 (bv_nat 16 0) v_6396)
  v_6398 <- eval (mux v_6390 v_6391 v_6397)
  v_6399 <- eval (extract v_6337 96 112)
  v_6400 <- eval (sgt v_6399 (bv_nat 16 0))
  v_6401 <- eval (extract v_6340 96 112)
  v_6402 <- eval (eq v_6399 (bv_nat 16 0))
  v_6403 <- eval (bitwidthMInt v_6401)
  v_6404 <- eval (mi v_6403 -1)
  v_6405 <- eval (bv_xor v_6401 v_6404)
  v_6406 <- eval (add (bv_nat 16 1) v_6405)
  v_6407 <- eval (mux v_6402 (bv_nat 16 0) v_6406)
  v_6408 <- eval (mux v_6400 v_6401 v_6407)
  v_6409 <- eval (extract v_6337 112 128)
  v_6410 <- eval (sgt v_6409 (bv_nat 16 0))
  v_6411 <- eval (extract v_6340 112 128)
  v_6412 <- eval (eq v_6409 (bv_nat 16 0))
  v_6413 <- eval (bitwidthMInt v_6411)
  v_6414 <- eval (mi v_6413 -1)
  v_6415 <- eval (bv_xor v_6411 v_6414)
  v_6416 <- eval (add (bv_nat 16 1) v_6415)
  v_6417 <- eval (mux v_6412 (bv_nat 16 0) v_6416)
  v_6418 <- eval (mux v_6410 v_6411 v_6417)
  v_6419 <- eval (concat v_6408 v_6418)
  v_6420 <- eval (concat v_6398 v_6419)
  v_6421 <- eval (concat v_6388 v_6420)
  v_6422 <- eval (concat v_6378 v_6421)
  v_6423 <- eval (concat v_6368 v_6422)
  v_6424 <- eval (concat v_6358 v_6423)
  v_6425 <- eval (concat v_6348 v_6424)
  setRegister (v_2769 : Xmm) v_6425
==========================================
vpslld_X86-SYNTAX (v_2773 : Imm) (v_2774 : Xmm) (v_2775 : Xmm)
  v_6427 <- eval (handleImmediateWithSignExtend (v_2773 : Imm) 8 8)
  v_6428 <- eval (concat (bv_nat 56 0) v_6427)
  v_6429 <- eval (ugt v_6428 (bv_nat 64 31))
  v_6430 <- getRegister (v_2774 : Xmm)
  v_6431 <- eval (extract v_6430 0 32)
  v_6432 <- eval (concat (bv_nat 24 0) v_6427)
  v_6433 <- eval (uvalueMInt v_6432)
  v_6434 <- eval (shl v_6431 v_6433)
  v_6435 <- eval (bitwidthMInt v_6431)
  v_6436 <- eval (extract v_6434 0 v_6435)
  v_6437 <- eval (extract v_6430 32 64)
  v_6438 <- eval (shl v_6437 v_6433)
  v_6439 <- eval (bitwidthMInt v_6437)
  v_6440 <- eval (extract v_6438 0 v_6439)
  v_6441 <- eval (extract v_6430 64 96)
  v_6442 <- eval (shl v_6441 v_6433)
  v_6443 <- eval (bitwidthMInt v_6441)
  v_6444 <- eval (extract v_6442 0 v_6443)
  v_6445 <- eval (extract v_6430 96 128)
  v_6446 <- eval (shl v_6445 v_6433)
  v_6447 <- eval (bitwidthMInt v_6445)
  v_6448 <- eval (extract v_6446 0 v_6447)
  v_6449 <- eval (concat v_6444 v_6448)
  v_6450 <- eval (concat v_6440 v_6449)
  v_6451 <- eval (concat v_6436 v_6450)
  v_6452 <- eval (mux v_6429 (bv_nat 128 0) v_6451)
  setRegister (v_2775 : Xmm) v_6452
==========================================
vpslld_X86-SYNTAX (v_2784 : Xmm) (v_2785 : Xmm) (v_2786 : Xmm)
  v_6459 <- getRegister (v_2784 : Xmm)
  v_6460 <- eval (extract v_6459 64 128)
  v_6461 <- eval (ugt v_6460 (bv_nat 64 31))
  v_6462 <- getRegister (v_2785 : Xmm)
  v_6463 <- eval (extract v_6462 0 32)
  v_6464 <- eval (extract v_6459 96 128)
  v_6465 <- eval (uvalueMInt v_6464)
  v_6466 <- eval (shl v_6463 v_6465)
  v_6467 <- eval (bitwidthMInt v_6463)
  v_6468 <- eval (extract v_6466 0 v_6467)
  v_6469 <- eval (extract v_6462 32 64)
  v_6470 <- eval (shl v_6469 v_6465)
  v_6471 <- eval (bitwidthMInt v_6469)
  v_6472 <- eval (extract v_6470 0 v_6471)
  v_6473 <- eval (extract v_6462 64 96)
  v_6474 <- eval (shl v_6473 v_6465)
  v_6475 <- eval (bitwidthMInt v_6473)
  v_6476 <- eval (extract v_6474 0 v_6475)
  v_6477 <- eval (extract v_6462 96 128)
  v_6478 <- eval (shl v_6477 v_6465)
  v_6479 <- eval (bitwidthMInt v_6477)
  v_6480 <- eval (extract v_6478 0 v_6479)
  v_6481 <- eval (concat v_6476 v_6480)
  v_6482 <- eval (concat v_6472 v_6481)
  v_6483 <- eval (concat v_6468 v_6482)
  v_6484 <- eval (mux v_6461 (bv_nat 128 0) v_6483)
  setRegister (v_2786 : Xmm) v_6484
==========================================
vpslld_X86-SYNTAX (v_2790 : Imm) (v_2792 : Ymm) (v_2793 : Ymm)
  v_6486 <- eval (handleImmediateWithSignExtend (v_2790 : Imm) 8 8)
  v_6487 <- eval (concat (bv_nat 56 0) v_6486)
  v_6488 <- eval (ugt v_6487 (bv_nat 64 31))
  v_6489 <- getRegister (v_2792 : Ymm)
  v_6490 <- eval (extract v_6489 0 32)
  v_6491 <- eval (concat (bv_nat 24 0) v_6486)
  v_6492 <- eval (uvalueMInt v_6491)
  v_6493 <- eval (shl v_6490 v_6492)
  v_6494 <- eval (bitwidthMInt v_6490)
  v_6495 <- eval (extract v_6493 0 v_6494)
  v_6496 <- eval (extract v_6489 32 64)
  v_6497 <- eval (shl v_6496 v_6492)
  v_6498 <- eval (bitwidthMInt v_6496)
  v_6499 <- eval (extract v_6497 0 v_6498)
  v_6500 <- eval (extract v_6489 64 96)
  v_6501 <- eval (shl v_6500 v_6492)
  v_6502 <- eval (bitwidthMInt v_6500)
  v_6503 <- eval (extract v_6501 0 v_6502)
  v_6504 <- eval (extract v_6489 96 128)
  v_6505 <- eval (shl v_6504 v_6492)
  v_6506 <- eval (bitwidthMInt v_6504)
  v_6507 <- eval (extract v_6505 0 v_6506)
  v_6508 <- eval (extract v_6489 128 160)
  v_6509 <- eval (shl v_6508 v_6492)
  v_6510 <- eval (bitwidthMInt v_6508)
  v_6511 <- eval (extract v_6509 0 v_6510)
  v_6512 <- eval (extract v_6489 160 192)
  v_6513 <- eval (shl v_6512 v_6492)
  v_6514 <- eval (bitwidthMInt v_6512)
  v_6515 <- eval (extract v_6513 0 v_6514)
  v_6516 <- eval (extract v_6489 192 224)
  v_6517 <- eval (shl v_6516 v_6492)
  v_6518 <- eval (bitwidthMInt v_6516)
  v_6519 <- eval (extract v_6517 0 v_6518)
  v_6520 <- eval (extract v_6489 224 256)
  v_6521 <- eval (shl v_6520 v_6492)
  v_6522 <- eval (bitwidthMInt v_6520)
  v_6523 <- eval (extract v_6521 0 v_6522)
  v_6524 <- eval (concat v_6519 v_6523)
  v_6525 <- eval (concat v_6515 v_6524)
  v_6526 <- eval (concat v_6511 v_6525)
  v_6527 <- eval (concat v_6507 v_6526)
  v_6528 <- eval (concat v_6503 v_6527)
  v_6529 <- eval (concat v_6499 v_6528)
  v_6530 <- eval (concat v_6495 v_6529)
  v_6531 <- eval (mux v_6488 (bv_nat 256 0) v_6530)
  setRegister (v_2793 : Ymm) v_6531
==========================================
vpslld_X86-SYNTAX (v_2801 : Xmm) (v_2803 : Ymm) (v_2804 : Ymm)
  v_6538 <- getRegister (v_2801 : Xmm)
  v_6539 <- eval (extract v_6538 64 128)
  v_6540 <- eval (ugt v_6539 (bv_nat 64 31))
  v_6541 <- getRegister (v_2803 : Ymm)
  v_6542 <- eval (extract v_6541 0 32)
  v_6543 <- eval (extract v_6538 96 128)
  v_6544 <- eval (uvalueMInt v_6543)
  v_6545 <- eval (shl v_6542 v_6544)
  v_6546 <- eval (bitwidthMInt v_6542)
  v_6547 <- eval (extract v_6545 0 v_6546)
  v_6548 <- eval (extract v_6541 32 64)
  v_6549 <- eval (shl v_6548 v_6544)
  v_6550 <- eval (bitwidthMInt v_6548)
  v_6551 <- eval (extract v_6549 0 v_6550)
  v_6552 <- eval (extract v_6541 64 96)
  v_6553 <- eval (shl v_6552 v_6544)
  v_6554 <- eval (bitwidthMInt v_6552)
  v_6555 <- eval (extract v_6553 0 v_6554)
  v_6556 <- eval (extract v_6541 96 128)
  v_6557 <- eval (shl v_6556 v_6544)
  v_6558 <- eval (bitwidthMInt v_6556)
  v_6559 <- eval (extract v_6557 0 v_6558)
  v_6560 <- eval (extract v_6541 128 160)
  v_6561 <- eval (shl v_6560 v_6544)
  v_6562 <- eval (bitwidthMInt v_6560)
  v_6563 <- eval (extract v_6561 0 v_6562)
  v_6564 <- eval (extract v_6541 160 192)
  v_6565 <- eval (shl v_6564 v_6544)
  v_6566 <- eval (bitwidthMInt v_6564)
  v_6567 <- eval (extract v_6565 0 v_6566)
  v_6568 <- eval (extract v_6541 192 224)
  v_6569 <- eval (shl v_6568 v_6544)
  v_6570 <- eval (bitwidthMInt v_6568)
  v_6571 <- eval (extract v_6569 0 v_6570)
  v_6572 <- eval (extract v_6541 224 256)
  v_6573 <- eval (shl v_6572 v_6544)
  v_6574 <- eval (bitwidthMInt v_6572)
  v_6575 <- eval (extract v_6573 0 v_6574)
  v_6576 <- eval (concat v_6571 v_6575)
  v_6577 <- eval (concat v_6567 v_6576)
  v_6578 <- eval (concat v_6563 v_6577)
  v_6579 <- eval (concat v_6559 v_6578)
  v_6580 <- eval (concat v_6555 v_6579)
  v_6581 <- eval (concat v_6551 v_6580)
  v_6582 <- eval (concat v_6547 v_6581)
  v_6583 <- eval (mux v_6540 (bv_nat 256 0) v_6582)
  setRegister (v_2804 : Ymm) v_6583
==========================================
vpslldq_X86-SYNTAX (v_2807 : Imm) (v_2808 : Xmm) (v_2809 : Xmm)
  v_6585 <- getRegister (v_2808 : Xmm)
  v_6586 <- eval (handleImmediateWithSignExtend (v_2807 : Imm) 8 8)
  v_6587 <- eval (ugt v_6586 (bv_nat 8 15))
  v_6588 <- eval (concat (bv_nat 120 0) v_6586)
  v_6589 <- eval (mux v_6587 (bv_nat 128 16) v_6588)
  v_6590 <- eval (shl v_6589 3)
  v_6591 <- eval (bitwidthMInt v_6589)
  v_6592 <- eval (extract v_6590 0 v_6591)
  v_6593 <- eval (uvalueMInt v_6592)
  v_6594 <- eval (shl v_6585 v_6593)
  v_6595 <- eval (bitwidthMInt v_6585)
  v_6596 <- eval (extract v_6594 0 v_6595)
  setRegister (v_2809 : Xmm) v_6596
==========================================
vpslldq_X86-SYNTAX (v_2813 : Imm) (v_2815 : Ymm) (v_2816 : Ymm)
  v_6598 <- getRegister (v_2815 : Ymm)
  v_6599 <- eval (extract v_6598 0 128)
  v_6600 <- eval (handleImmediateWithSignExtend (v_2813 : Imm) 8 8)
  v_6601 <- eval (ugt v_6600 (bv_nat 8 15))
  v_6602 <- eval (concat (bv_nat 120 0) v_6600)
  v_6603 <- eval (mux v_6601 (bv_nat 128 16) v_6602)
  v_6604 <- eval (shl v_6603 3)
  v_6605 <- eval (bitwidthMInt v_6603)
  v_6606 <- eval (extract v_6604 0 v_6605)
  v_6607 <- eval (uvalueMInt v_6606)
  v_6608 <- eval (shl v_6599 v_6607)
  v_6609 <- eval (bitwidthMInt v_6599)
  v_6610 <- eval (extract v_6608 0 v_6609)
  v_6611 <- eval (extract v_6598 128 256)
  v_6612 <- eval (shl v_6611 v_6607)
  v_6613 <- eval (bitwidthMInt v_6611)
  v_6614 <- eval (extract v_6612 0 v_6613)
  v_6615 <- eval (concat v_6610 v_6614)
  setRegister (v_2816 : Ymm) v_6615
==========================================
vpsllq_X86-SYNTAX (v_2819 : Imm) (v_2820 : Xmm) (v_2821 : Xmm)
  v_6617 <- eval (handleImmediateWithSignExtend (v_2819 : Imm) 8 8)
  v_6618 <- eval (concat (bv_nat 56 0) v_6617)
  v_6619 <- eval (ugt v_6618 (bv_nat 64 63))
  v_6620 <- getRegister (v_2820 : Xmm)
  v_6621 <- eval (extract v_6620 0 64)
  v_6622 <- eval (uvalueMInt v_6618)
  v_6623 <- eval (shl v_6621 v_6622)
  v_6624 <- eval (bitwidthMInt v_6621)
  v_6625 <- eval (extract v_6623 0 v_6624)
  v_6626 <- eval (extract v_6620 64 128)
  v_6627 <- eval (shl v_6626 v_6622)
  v_6628 <- eval (bitwidthMInt v_6626)
  v_6629 <- eval (extract v_6627 0 v_6628)
  v_6630 <- eval (concat v_6625 v_6629)
  v_6631 <- eval (mux v_6619 (bv_nat 128 0) v_6630)
  setRegister (v_2821 : Xmm) v_6631
==========================================
vpsllq_X86-SYNTAX (v_2830 : Xmm) (v_2831 : Xmm) (v_2832 : Xmm)
  v_6638 <- getRegister (v_2830 : Xmm)
  v_6639 <- eval (extract v_6638 64 128)
  v_6640 <- eval (ugt v_6639 (bv_nat 64 63))
  v_6641 <- getRegister (v_2831 : Xmm)
  v_6642 <- eval (extract v_6641 0 64)
  v_6643 <- eval (uvalueMInt v_6639)
  v_6644 <- eval (shl v_6642 v_6643)
  v_6645 <- eval (bitwidthMInt v_6642)
  v_6646 <- eval (extract v_6644 0 v_6645)
  v_6647 <- eval (extract v_6641 64 128)
  v_6648 <- eval (shl v_6647 v_6643)
  v_6649 <- eval (bitwidthMInt v_6647)
  v_6650 <- eval (extract v_6648 0 v_6649)
  v_6651 <- eval (concat v_6646 v_6650)
  v_6652 <- eval (mux v_6640 (bv_nat 128 0) v_6651)
  setRegister (v_2832 : Xmm) v_6652
==========================================
vpsllq_X86-SYNTAX (v_2836 : Imm) (v_2838 : Ymm) (v_2839 : Ymm)
  v_6654 <- eval (handleImmediateWithSignExtend (v_2836 : Imm) 8 8)
  v_6655 <- eval (concat (bv_nat 56 0) v_6654)
  v_6656 <- eval (ugt v_6655 (bv_nat 64 63))
  v_6657 <- getRegister (v_2838 : Ymm)
  v_6658 <- eval (extract v_6657 0 64)
  v_6659 <- eval (uvalueMInt v_6655)
  v_6660 <- eval (shl v_6658 v_6659)
  v_6661 <- eval (bitwidthMInt v_6658)
  v_6662 <- eval (extract v_6660 0 v_6661)
  v_6663 <- eval (extract v_6657 64 128)
  v_6664 <- eval (shl v_6663 v_6659)
  v_6665 <- eval (bitwidthMInt v_6663)
  v_6666 <- eval (extract v_6664 0 v_6665)
  v_6667 <- eval (extract v_6657 128 192)
  v_6668 <- eval (shl v_6667 v_6659)
  v_6669 <- eval (bitwidthMInt v_6667)
  v_6670 <- eval (extract v_6668 0 v_6669)
  v_6671 <- eval (extract v_6657 192 256)
  v_6672 <- eval (shl v_6671 v_6659)
  v_6673 <- eval (bitwidthMInt v_6671)
  v_6674 <- eval (extract v_6672 0 v_6673)
  v_6675 <- eval (concat v_6670 v_6674)
  v_6676 <- eval (concat v_6666 v_6675)
  v_6677 <- eval (concat v_6662 v_6676)
  v_6678 <- eval (mux v_6656 (bv_nat 256 0) v_6677)
  setRegister (v_2839 : Ymm) v_6678
==========================================
vpsllq_X86-SYNTAX (v_2847 : Xmm) (v_2849 : Ymm) (v_2850 : Ymm)
  v_6685 <- getRegister (v_2847 : Xmm)
  v_6686 <- eval (extract v_6685 64 128)
  v_6687 <- eval (ugt v_6686 (bv_nat 64 63))
  v_6688 <- getRegister (v_2849 : Ymm)
  v_6689 <- eval (extract v_6688 0 64)
  v_6690 <- eval (uvalueMInt v_6686)
  v_6691 <- eval (shl v_6689 v_6690)
  v_6692 <- eval (bitwidthMInt v_6689)
  v_6693 <- eval (extract v_6691 0 v_6692)
  v_6694 <- eval (extract v_6688 64 128)
  v_6695 <- eval (shl v_6694 v_6690)
  v_6696 <- eval (bitwidthMInt v_6694)
  v_6697 <- eval (extract v_6695 0 v_6696)
  v_6698 <- eval (extract v_6688 128 192)
  v_6699 <- eval (shl v_6698 v_6690)
  v_6700 <- eval (bitwidthMInt v_6698)
  v_6701 <- eval (extract v_6699 0 v_6700)
  v_6702 <- eval (extract v_6688 192 256)
  v_6703 <- eval (shl v_6702 v_6690)
  v_6704 <- eval (bitwidthMInt v_6702)
  v_6705 <- eval (extract v_6703 0 v_6704)
  v_6706 <- eval (concat v_6701 v_6705)
  v_6707 <- eval (concat v_6697 v_6706)
  v_6708 <- eval (concat v_6693 v_6707)
  v_6709 <- eval (mux v_6687 (bv_nat 256 0) v_6708)
  setRegister (v_2850 : Ymm) v_6709
==========================================
vpsllvd_X86-SYNTAX (v_2858 : Xmm) (v_2859 : Xmm) (v_2860 : Xmm)
  v_6716 <- getRegister (v_2859 : Xmm)
  v_6717 <- eval (extract v_6716 0 32)
  v_6718 <- getRegister (v_2858 : Xmm)
  v_6719 <- eval (extract v_6718 0 32)
  v_6720 <- eval (uvalueMInt v_6719)
  v_6721 <- eval (shl v_6717 v_6720)
  v_6722 <- eval (bitwidthMInt v_6717)
  v_6723 <- eval (extract v_6721 0 v_6722)
  v_6724 <- eval (extract v_6716 32 64)
  v_6725 <- eval (extract v_6718 32 64)
  v_6726 <- eval (uvalueMInt v_6725)
  v_6727 <- eval (shl v_6724 v_6726)
  v_6728 <- eval (bitwidthMInt v_6724)
  v_6729 <- eval (extract v_6727 0 v_6728)
  v_6730 <- eval (extract v_6716 64 96)
  v_6731 <- eval (extract v_6718 64 96)
  v_6732 <- eval (uvalueMInt v_6731)
  v_6733 <- eval (shl v_6730 v_6732)
  v_6734 <- eval (bitwidthMInt v_6730)
  v_6735 <- eval (extract v_6733 0 v_6734)
  v_6736 <- eval (extract v_6716 96 128)
  v_6737 <- eval (extract v_6718 96 128)
  v_6738 <- eval (uvalueMInt v_6737)
  v_6739 <- eval (shl v_6736 v_6738)
  v_6740 <- eval (bitwidthMInt v_6736)
  v_6741 <- eval (extract v_6739 0 v_6740)
  v_6742 <- eval (concat v_6735 v_6741)
  v_6743 <- eval (concat v_6729 v_6742)
  v_6744 <- eval (concat v_6723 v_6743)
  setRegister (v_2860 : Xmm) v_6744
==========================================
vpsllvd_X86-SYNTAX (v_2870 : Ymm) (v_2871 : Ymm) (v_2872 : Ymm)
  v_6751 <- getRegister (v_2871 : Ymm)
  v_6752 <- eval (extract v_6751 0 32)
  v_6753 <- getRegister (v_2870 : Ymm)
  v_6754 <- eval (extract v_6753 0 32)
  v_6755 <- eval (uvalueMInt v_6754)
  v_6756 <- eval (shl v_6752 v_6755)
  v_6757 <- eval (bitwidthMInt v_6752)
  v_6758 <- eval (extract v_6756 0 v_6757)
  v_6759 <- eval (extract v_6751 32 64)
  v_6760 <- eval (extract v_6753 32 64)
  v_6761 <- eval (uvalueMInt v_6760)
  v_6762 <- eval (shl v_6759 v_6761)
  v_6763 <- eval (bitwidthMInt v_6759)
  v_6764 <- eval (extract v_6762 0 v_6763)
  v_6765 <- eval (extract v_6751 64 96)
  v_6766 <- eval (extract v_6753 64 96)
  v_6767 <- eval (uvalueMInt v_6766)
  v_6768 <- eval (shl v_6765 v_6767)
  v_6769 <- eval (bitwidthMInt v_6765)
  v_6770 <- eval (extract v_6768 0 v_6769)
  v_6771 <- eval (extract v_6751 96 128)
  v_6772 <- eval (extract v_6753 96 128)
  v_6773 <- eval (uvalueMInt v_6772)
  v_6774 <- eval (shl v_6771 v_6773)
  v_6775 <- eval (bitwidthMInt v_6771)
  v_6776 <- eval (extract v_6774 0 v_6775)
  v_6777 <- eval (extract v_6751 128 160)
  v_6778 <- eval (extract v_6753 128 160)
  v_6779 <- eval (uvalueMInt v_6778)
  v_6780 <- eval (shl v_6777 v_6779)
  v_6781 <- eval (bitwidthMInt v_6777)
  v_6782 <- eval (extract v_6780 0 v_6781)
  v_6783 <- eval (extract v_6751 160 192)
  v_6784 <- eval (extract v_6753 160 192)
  v_6785 <- eval (uvalueMInt v_6784)
  v_6786 <- eval (shl v_6783 v_6785)
  v_6787 <- eval (bitwidthMInt v_6783)
  v_6788 <- eval (extract v_6786 0 v_6787)
  v_6789 <- eval (extract v_6751 192 224)
  v_6790 <- eval (extract v_6753 192 224)
  v_6791 <- eval (uvalueMInt v_6790)
  v_6792 <- eval (shl v_6789 v_6791)
  v_6793 <- eval (bitwidthMInt v_6789)
  v_6794 <- eval (extract v_6792 0 v_6793)
  v_6795 <- eval (extract v_6751 224 256)
  v_6796 <- eval (extract v_6753 224 256)
  v_6797 <- eval (uvalueMInt v_6796)
  v_6798 <- eval (shl v_6795 v_6797)
  v_6799 <- eval (bitwidthMInt v_6795)
  v_6800 <- eval (extract v_6798 0 v_6799)
  v_6801 <- eval (concat v_6794 v_6800)
  v_6802 <- eval (concat v_6788 v_6801)
  v_6803 <- eval (concat v_6782 v_6802)
  v_6804 <- eval (concat v_6776 v_6803)
  v_6805 <- eval (concat v_6770 v_6804)
  v_6806 <- eval (concat v_6764 v_6805)
  v_6807 <- eval (concat v_6758 v_6806)
  setRegister (v_2872 : Ymm) v_6807
==========================================
vpsllvq_X86-SYNTAX (v_2880 : Xmm) (v_2881 : Xmm) (v_2882 : Xmm)
  v_6814 <- getRegister (v_2881 : Xmm)
  v_6815 <- eval (extract v_6814 0 64)
  v_6816 <- getRegister (v_2880 : Xmm)
  v_6817 <- eval (extract v_6816 0 64)
  v_6818 <- eval (uvalueMInt v_6817)
  v_6819 <- eval (shl v_6815 v_6818)
  v_6820 <- eval (bitwidthMInt v_6815)
  v_6821 <- eval (extract v_6819 0 v_6820)
  v_6822 <- eval (extract v_6814 64 128)
  v_6823 <- eval (extract v_6816 64 128)
  v_6824 <- eval (uvalueMInt v_6823)
  v_6825 <- eval (shl v_6822 v_6824)
  v_6826 <- eval (bitwidthMInt v_6822)
  v_6827 <- eval (extract v_6825 0 v_6826)
  v_6828 <- eval (concat v_6821 v_6827)
  setRegister (v_2882 : Xmm) v_6828
==========================================
vpsllvq_X86-SYNTAX (v_2892 : Ymm) (v_2893 : Ymm) (v_2894 : Ymm)
  v_6835 <- getRegister (v_2893 : Ymm)
  v_6836 <- eval (extract v_6835 0 64)
  v_6837 <- getRegister (v_2892 : Ymm)
  v_6838 <- eval (extract v_6837 0 64)
  v_6839 <- eval (uvalueMInt v_6838)
  v_6840 <- eval (shl v_6836 v_6839)
  v_6841 <- eval (bitwidthMInt v_6836)
  v_6842 <- eval (extract v_6840 0 v_6841)
  v_6843 <- eval (extract v_6835 64 128)
  v_6844 <- eval (extract v_6837 64 128)
  v_6845 <- eval (uvalueMInt v_6844)
  v_6846 <- eval (shl v_6843 v_6845)
  v_6847 <- eval (bitwidthMInt v_6843)
  v_6848 <- eval (extract v_6846 0 v_6847)
  v_6849 <- eval (extract v_6835 128 192)
  v_6850 <- eval (extract v_6837 128 192)
  v_6851 <- eval (uvalueMInt v_6850)
  v_6852 <- eval (shl v_6849 v_6851)
  v_6853 <- eval (bitwidthMInt v_6849)
  v_6854 <- eval (extract v_6852 0 v_6853)
  v_6855 <- eval (extract v_6835 192 256)
  v_6856 <- eval (extract v_6837 192 256)
  v_6857 <- eval (uvalueMInt v_6856)
  v_6858 <- eval (shl v_6855 v_6857)
  v_6859 <- eval (bitwidthMInt v_6855)
  v_6860 <- eval (extract v_6858 0 v_6859)
  v_6861 <- eval (concat v_6854 v_6860)
  v_6862 <- eval (concat v_6848 v_6861)
  v_6863 <- eval (concat v_6842 v_6862)
  setRegister (v_2894 : Ymm) v_6863
==========================================
vpsllw_X86-SYNTAX (v_2897 : Imm) (v_2898 : Xmm) (v_2899 : Xmm)
  v_6865 <- eval (handleImmediateWithSignExtend (v_2897 : Imm) 8 8)
  v_6866 <- eval (concat (bv_nat 56 0) v_6865)
  v_6867 <- eval (ugt v_6866 (bv_nat 64 15))
  v_6868 <- getRegister (v_2898 : Xmm)
  v_6869 <- eval (extract v_6868 0 16)
  v_6870 <- eval (concat (bv_nat 8 0) v_6865)
  v_6871 <- eval (uvalueMInt v_6870)
  v_6872 <- eval (shl v_6869 v_6871)
  v_6873 <- eval (bitwidthMInt v_6869)
  v_6874 <- eval (extract v_6872 0 v_6873)
  v_6875 <- eval (extract v_6868 16 32)
  v_6876 <- eval (shl v_6875 v_6871)
  v_6877 <- eval (bitwidthMInt v_6875)
  v_6878 <- eval (extract v_6876 0 v_6877)
  v_6879 <- eval (extract v_6868 32 48)
  v_6880 <- eval (shl v_6879 v_6871)
  v_6881 <- eval (bitwidthMInt v_6879)
  v_6882 <- eval (extract v_6880 0 v_6881)
  v_6883 <- eval (extract v_6868 48 64)
  v_6884 <- eval (shl v_6883 v_6871)
  v_6885 <- eval (bitwidthMInt v_6883)
  v_6886 <- eval (extract v_6884 0 v_6885)
  v_6887 <- eval (extract v_6868 64 80)
  v_6888 <- eval (shl v_6887 v_6871)
  v_6889 <- eval (bitwidthMInt v_6887)
  v_6890 <- eval (extract v_6888 0 v_6889)
  v_6891 <- eval (extract v_6868 80 96)
  v_6892 <- eval (shl v_6891 v_6871)
  v_6893 <- eval (bitwidthMInt v_6891)
  v_6894 <- eval (extract v_6892 0 v_6893)
  v_6895 <- eval (extract v_6868 96 112)
  v_6896 <- eval (shl v_6895 v_6871)
  v_6897 <- eval (bitwidthMInt v_6895)
  v_6898 <- eval (extract v_6896 0 v_6897)
  v_6899 <- eval (extract v_6868 112 128)
  v_6900 <- eval (shl v_6899 v_6871)
  v_6901 <- eval (bitwidthMInt v_6899)
  v_6902 <- eval (extract v_6900 0 v_6901)
  v_6903 <- eval (concat v_6898 v_6902)
  v_6904 <- eval (concat v_6894 v_6903)
  v_6905 <- eval (concat v_6890 v_6904)
  v_6906 <- eval (concat v_6886 v_6905)
  v_6907 <- eval (concat v_6882 v_6906)
  v_6908 <- eval (concat v_6878 v_6907)
  v_6909 <- eval (concat v_6874 v_6908)
  v_6910 <- eval (mux v_6867 (bv_nat 128 0) v_6909)
  setRegister (v_2899 : Xmm) v_6910
==========================================
vpsllw_X86-SYNTAX (v_2908 : Xmm) (v_2909 : Xmm) (v_2910 : Xmm)
  v_6917 <- getRegister (v_2908 : Xmm)
  v_6918 <- eval (extract v_6917 64 128)
  v_6919 <- eval (ugt v_6918 (bv_nat 64 15))
  v_6920 <- getRegister (v_2909 : Xmm)
  v_6921 <- eval (extract v_6920 0 16)
  v_6922 <- eval (extract v_6917 112 128)
  v_6923 <- eval (uvalueMInt v_6922)
  v_6924 <- eval (shl v_6921 v_6923)
  v_6925 <- eval (bitwidthMInt v_6921)
  v_6926 <- eval (extract v_6924 0 v_6925)
  v_6927 <- eval (extract v_6920 16 32)
  v_6928 <- eval (shl v_6927 v_6923)
  v_6929 <- eval (bitwidthMInt v_6927)
  v_6930 <- eval (extract v_6928 0 v_6929)
  v_6931 <- eval (extract v_6920 32 48)
  v_6932 <- eval (shl v_6931 v_6923)
  v_6933 <- eval (bitwidthMInt v_6931)
  v_6934 <- eval (extract v_6932 0 v_6933)
  v_6935 <- eval (extract v_6920 48 64)
  v_6936 <- eval (shl v_6935 v_6923)
  v_6937 <- eval (bitwidthMInt v_6935)
  v_6938 <- eval (extract v_6936 0 v_6937)
  v_6939 <- eval (extract v_6920 64 80)
  v_6940 <- eval (shl v_6939 v_6923)
  v_6941 <- eval (bitwidthMInt v_6939)
  v_6942 <- eval (extract v_6940 0 v_6941)
  v_6943 <- eval (extract v_6920 80 96)
  v_6944 <- eval (shl v_6943 v_6923)
  v_6945 <- eval (bitwidthMInt v_6943)
  v_6946 <- eval (extract v_6944 0 v_6945)
  v_6947 <- eval (extract v_6920 96 112)
  v_6948 <- eval (shl v_6947 v_6923)
  v_6949 <- eval (bitwidthMInt v_6947)
  v_6950 <- eval (extract v_6948 0 v_6949)
  v_6951 <- eval (extract v_6920 112 128)
  v_6952 <- eval (shl v_6951 v_6923)
  v_6953 <- eval (bitwidthMInt v_6951)
  v_6954 <- eval (extract v_6952 0 v_6953)
  v_6955 <- eval (concat v_6950 v_6954)
  v_6956 <- eval (concat v_6946 v_6955)
  v_6957 <- eval (concat v_6942 v_6956)
  v_6958 <- eval (concat v_6938 v_6957)
  v_6959 <- eval (concat v_6934 v_6958)
  v_6960 <- eval (concat v_6930 v_6959)
  v_6961 <- eval (concat v_6926 v_6960)
  v_6962 <- eval (mux v_6919 (bv_nat 128 0) v_6961)
  setRegister (v_2910 : Xmm) v_6962
==========================================
vpsllw_X86-SYNTAX (v_2914 : Imm) (v_2916 : Ymm) (v_2917 : Ymm)
  v_6964 <- eval (handleImmediateWithSignExtend (v_2914 : Imm) 8 8)
  v_6965 <- eval (concat (bv_nat 56 0) v_6964)
  v_6966 <- eval (ugt v_6965 (bv_nat 64 15))
  v_6967 <- getRegister (v_2916 : Ymm)
  v_6968 <- eval (extract v_6967 0 16)
  v_6969 <- eval (concat (bv_nat 8 0) v_6964)
  v_6970 <- eval (uvalueMInt v_6969)
  v_6971 <- eval (shl v_6968 v_6970)
  v_6972 <- eval (bitwidthMInt v_6968)
  v_6973 <- eval (extract v_6971 0 v_6972)
  v_6974 <- eval (extract v_6967 16 32)
  v_6975 <- eval (shl v_6974 v_6970)
  v_6976 <- eval (bitwidthMInt v_6974)
  v_6977 <- eval (extract v_6975 0 v_6976)
  v_6978 <- eval (extract v_6967 32 48)
  v_6979 <- eval (shl v_6978 v_6970)
  v_6980 <- eval (bitwidthMInt v_6978)
  v_6981 <- eval (extract v_6979 0 v_6980)
  v_6982 <- eval (extract v_6967 48 64)
  v_6983 <- eval (shl v_6982 v_6970)
  v_6984 <- eval (bitwidthMInt v_6982)
  v_6985 <- eval (extract v_6983 0 v_6984)
  v_6986 <- eval (extract v_6967 64 80)
  v_6987 <- eval (shl v_6986 v_6970)
  v_6988 <- eval (bitwidthMInt v_6986)
  v_6989 <- eval (extract v_6987 0 v_6988)
  v_6990 <- eval (extract v_6967 80 96)
  v_6991 <- eval (shl v_6990 v_6970)
  v_6992 <- eval (bitwidthMInt v_6990)
  v_6993 <- eval (extract v_6991 0 v_6992)
  v_6994 <- eval (extract v_6967 96 112)
  v_6995 <- eval (shl v_6994 v_6970)
  v_6996 <- eval (bitwidthMInt v_6994)
  v_6997 <- eval (extract v_6995 0 v_6996)
  v_6998 <- eval (extract v_6967 112 128)
  v_6999 <- eval (shl v_6998 v_6970)
  v_7000 <- eval (bitwidthMInt v_6998)
  v_7001 <- eval (extract v_6999 0 v_7000)
  v_7002 <- eval (extract v_6967 128 144)
  v_7003 <- eval (shl v_7002 v_6970)
  v_7004 <- eval (bitwidthMInt v_7002)
  v_7005 <- eval (extract v_7003 0 v_7004)
  v_7006 <- eval (extract v_6967 144 160)
  v_7007 <- eval (shl v_7006 v_6970)
  v_7008 <- eval (bitwidthMInt v_7006)
  v_7009 <- eval (extract v_7007 0 v_7008)
  v_7010 <- eval (extract v_6967 160 176)
  v_7011 <- eval (shl v_7010 v_6970)
  v_7012 <- eval (bitwidthMInt v_7010)
  v_7013 <- eval (extract v_7011 0 v_7012)
  v_7014 <- eval (extract v_6967 176 192)
  v_7015 <- eval (shl v_7014 v_6970)
  v_7016 <- eval (bitwidthMInt v_7014)
  v_7017 <- eval (extract v_7015 0 v_7016)
  v_7018 <- eval (extract v_6967 192 208)
  v_7019 <- eval (shl v_7018 v_6970)
  v_7020 <- eval (bitwidthMInt v_7018)
  v_7021 <- eval (extract v_7019 0 v_7020)
  v_7022 <- eval (extract v_6967 208 224)
  v_7023 <- eval (shl v_7022 v_6970)
  v_7024 <- eval (bitwidthMInt v_7022)
  v_7025 <- eval (extract v_7023 0 v_7024)
  v_7026 <- eval (extract v_6967 224 240)
  v_7027 <- eval (shl v_7026 v_6970)
  v_7028 <- eval (bitwidthMInt v_7026)
  v_7029 <- eval (extract v_7027 0 v_7028)
  v_7030 <- eval (extract v_6967 240 256)
  v_7031 <- eval (shl v_7030 v_6970)
  v_7032 <- eval (bitwidthMInt v_7030)
  v_7033 <- eval (extract v_7031 0 v_7032)
  v_7034 <- eval (concat v_7029 v_7033)
  v_7035 <- eval (concat v_7025 v_7034)
  v_7036 <- eval (concat v_7021 v_7035)
  v_7037 <- eval (concat v_7017 v_7036)
  v_7038 <- eval (concat v_7013 v_7037)
  v_7039 <- eval (concat v_7009 v_7038)
  v_7040 <- eval (concat v_7005 v_7039)
  v_7041 <- eval (concat v_7001 v_7040)
  v_7042 <- eval (concat v_6997 v_7041)
  v_7043 <- eval (concat v_6993 v_7042)
  v_7044 <- eval (concat v_6989 v_7043)
  v_7045 <- eval (concat v_6985 v_7044)
  v_7046 <- eval (concat v_6981 v_7045)
  v_7047 <- eval (concat v_6977 v_7046)
  v_7048 <- eval (concat v_6973 v_7047)
  v_7049 <- eval (mux v_6966 (bv_nat 256 0) v_7048)
  setRegister (v_2917 : Ymm) v_7049
==========================================
vpsllw_X86-SYNTAX (v_2925 : Xmm) (v_2927 : Ymm) (v_2928 : Ymm)
  v_7056 <- getRegister (v_2925 : Xmm)
  v_7057 <- eval (extract v_7056 64 128)
  v_7058 <- eval (ugt v_7057 (bv_nat 64 15))
  v_7059 <- getRegister (v_2927 : Ymm)
  v_7060 <- eval (extract v_7059 0 16)
  v_7061 <- eval (extract v_7056 112 128)
  v_7062 <- eval (uvalueMInt v_7061)
  v_7063 <- eval (shl v_7060 v_7062)
  v_7064 <- eval (bitwidthMInt v_7060)
  v_7065 <- eval (extract v_7063 0 v_7064)
  v_7066 <- eval (extract v_7059 16 32)
  v_7067 <- eval (shl v_7066 v_7062)
  v_7068 <- eval (bitwidthMInt v_7066)
  v_7069 <- eval (extract v_7067 0 v_7068)
  v_7070 <- eval (extract v_7059 32 48)
  v_7071 <- eval (shl v_7070 v_7062)
  v_7072 <- eval (bitwidthMInt v_7070)
  v_7073 <- eval (extract v_7071 0 v_7072)
  v_7074 <- eval (extract v_7059 48 64)
  v_7075 <- eval (shl v_7074 v_7062)
  v_7076 <- eval (bitwidthMInt v_7074)
  v_7077 <- eval (extract v_7075 0 v_7076)
  v_7078 <- eval (extract v_7059 64 80)
  v_7079 <- eval (shl v_7078 v_7062)
  v_7080 <- eval (bitwidthMInt v_7078)
  v_7081 <- eval (extract v_7079 0 v_7080)
  v_7082 <- eval (extract v_7059 80 96)
  v_7083 <- eval (shl v_7082 v_7062)
  v_7084 <- eval (bitwidthMInt v_7082)
  v_7085 <- eval (extract v_7083 0 v_7084)
  v_7086 <- eval (extract v_7059 96 112)
  v_7087 <- eval (shl v_7086 v_7062)
  v_7088 <- eval (bitwidthMInt v_7086)
  v_7089 <- eval (extract v_7087 0 v_7088)
  v_7090 <- eval (extract v_7059 112 128)
  v_7091 <- eval (shl v_7090 v_7062)
  v_7092 <- eval (bitwidthMInt v_7090)
  v_7093 <- eval (extract v_7091 0 v_7092)
  v_7094 <- eval (extract v_7059 128 144)
  v_7095 <- eval (shl v_7094 v_7062)
  v_7096 <- eval (bitwidthMInt v_7094)
  v_7097 <- eval (extract v_7095 0 v_7096)
  v_7098 <- eval (extract v_7059 144 160)
  v_7099 <- eval (shl v_7098 v_7062)
  v_7100 <- eval (bitwidthMInt v_7098)
  v_7101 <- eval (extract v_7099 0 v_7100)
  v_7102 <- eval (extract v_7059 160 176)
  v_7103 <- eval (shl v_7102 v_7062)
  v_7104 <- eval (bitwidthMInt v_7102)
  v_7105 <- eval (extract v_7103 0 v_7104)
  v_7106 <- eval (extract v_7059 176 192)
  v_7107 <- eval (shl v_7106 v_7062)
  v_7108 <- eval (bitwidthMInt v_7106)
  v_7109 <- eval (extract v_7107 0 v_7108)
  v_7110 <- eval (extract v_7059 192 208)
  v_7111 <- eval (shl v_7110 v_7062)
  v_7112 <- eval (bitwidthMInt v_7110)
  v_7113 <- eval (extract v_7111 0 v_7112)
  v_7114 <- eval (extract v_7059 208 224)
  v_7115 <- eval (shl v_7114 v_7062)
  v_7116 <- eval (bitwidthMInt v_7114)
  v_7117 <- eval (extract v_7115 0 v_7116)
  v_7118 <- eval (extract v_7059 224 240)
  v_7119 <- eval (shl v_7118 v_7062)
  v_7120 <- eval (bitwidthMInt v_7118)
  v_7121 <- eval (extract v_7119 0 v_7120)
  v_7122 <- eval (extract v_7059 240 256)
  v_7123 <- eval (shl v_7122 v_7062)
  v_7124 <- eval (bitwidthMInt v_7122)
  v_7125 <- eval (extract v_7123 0 v_7124)
  v_7126 <- eval (concat v_7121 v_7125)
  v_7127 <- eval (concat v_7117 v_7126)
  v_7128 <- eval (concat v_7113 v_7127)
  v_7129 <- eval (concat v_7109 v_7128)
  v_7130 <- eval (concat v_7105 v_7129)
  v_7131 <- eval (concat v_7101 v_7130)
  v_7132 <- eval (concat v_7097 v_7131)
  v_7133 <- eval (concat v_7093 v_7132)
  v_7134 <- eval (concat v_7089 v_7133)
  v_7135 <- eval (concat v_7085 v_7134)
  v_7136 <- eval (concat v_7081 v_7135)
  v_7137 <- eval (concat v_7077 v_7136)
  v_7138 <- eval (concat v_7073 v_7137)
  v_7139 <- eval (concat v_7069 v_7138)
  v_7140 <- eval (concat v_7065 v_7139)
  v_7141 <- eval (mux v_7058 (bv_nat 256 0) v_7140)
  setRegister (v_2928 : Ymm) v_7141
==========================================
vpsrad_X86-SYNTAX (v_2931 : Imm) (v_2932 : Xmm) (v_2933 : Xmm)
  v_7143 <- getRegister (v_2932 : Xmm)
  v_7144 <- eval (extract v_7143 0 32)
  v_7145 <- eval (bitwidthMInt v_7144)
  v_7146 <- eval (svalueMInt v_7144)
  v_7147 <- eval (mi v_7145 v_7146)
  v_7148 <- eval (handleImmediateWithSignExtend (v_2931 : Imm) 8 8)
  v_7149 <- eval (concat (bv_nat 56 0) v_7148)
  v_7150 <- eval (ugt v_7149 (bv_nat 64 31))
  v_7151 <- eval (concat (bv_nat 24 0) v_7148)
  v_7152 <- eval (mux v_7150 (bv_nat 32 32) v_7151)
  v_7153 <- eval (uvalueMInt v_7152)
  v_7154 <- eval (ashr v_7147 v_7153)
  v_7155 <- eval (extract v_7143 32 64)
  v_7156 <- eval (bitwidthMInt v_7155)
  v_7157 <- eval (svalueMInt v_7155)
  v_7158 <- eval (mi v_7156 v_7157)
  v_7159 <- eval (ashr v_7158 v_7153)
  v_7160 <- eval (extract v_7143 64 96)
  v_7161 <- eval (bitwidthMInt v_7160)
  v_7162 <- eval (svalueMInt v_7160)
  v_7163 <- eval (mi v_7161 v_7162)
  v_7164 <- eval (ashr v_7163 v_7153)
  v_7165 <- eval (extract v_7143 96 128)
  v_7166 <- eval (bitwidthMInt v_7165)
  v_7167 <- eval (svalueMInt v_7165)
  v_7168 <- eval (mi v_7166 v_7167)
  v_7169 <- eval (ashr v_7168 v_7153)
  v_7170 <- eval (concat v_7164 v_7169)
  v_7171 <- eval (concat v_7159 v_7170)
  v_7172 <- eval (concat v_7154 v_7171)
  setRegister (v_2933 : Xmm) v_7172
==========================================
vpsrad_X86-SYNTAX (v_2942 : Xmm) (v_2943 : Xmm) (v_2944 : Xmm)
  v_7179 <- getRegister (v_2943 : Xmm)
  v_7180 <- eval (extract v_7179 0 32)
  v_7181 <- eval (bitwidthMInt v_7180)
  v_7182 <- eval (svalueMInt v_7180)
  v_7183 <- eval (mi v_7181 v_7182)
  v_7184 <- getRegister (v_2942 : Xmm)
  v_7185 <- eval (extract v_7184 64 128)
  v_7186 <- eval (ugt v_7185 (bv_nat 64 31))
  v_7187 <- eval (extract v_7184 96 128)
  v_7188 <- eval (mux v_7186 (bv_nat 32 32) v_7187)
  v_7189 <- eval (uvalueMInt v_7188)
  v_7190 <- eval (ashr v_7183 v_7189)
  v_7191 <- eval (extract v_7179 32 64)
  v_7192 <- eval (bitwidthMInt v_7191)
  v_7193 <- eval (svalueMInt v_7191)
  v_7194 <- eval (mi v_7192 v_7193)
  v_7195 <- eval (ashr v_7194 v_7189)
  v_7196 <- eval (extract v_7179 64 96)
  v_7197 <- eval (bitwidthMInt v_7196)
  v_7198 <- eval (svalueMInt v_7196)
  v_7199 <- eval (mi v_7197 v_7198)
  v_7200 <- eval (ashr v_7199 v_7189)
  v_7201 <- eval (extract v_7179 96 128)
  v_7202 <- eval (bitwidthMInt v_7201)
  v_7203 <- eval (svalueMInt v_7201)
  v_7204 <- eval (mi v_7202 v_7203)
  v_7205 <- eval (ashr v_7204 v_7189)
  v_7206 <- eval (concat v_7200 v_7205)
  v_7207 <- eval (concat v_7195 v_7206)
  v_7208 <- eval (concat v_7190 v_7207)
  setRegister (v_2944 : Xmm) v_7208
==========================================
vpsrad_X86-SYNTAX (v_2948 : Imm) (v_2950 : Ymm) (v_2951 : Ymm)
  v_7210 <- getRegister (v_2950 : Ymm)
  v_7211 <- eval (extract v_7210 0 32)
  v_7212 <- eval (bitwidthMInt v_7211)
  v_7213 <- eval (svalueMInt v_7211)
  v_7214 <- eval (mi v_7212 v_7213)
  v_7215 <- eval (handleImmediateWithSignExtend (v_2948 : Imm) 8 8)
  v_7216 <- eval (concat (bv_nat 56 0) v_7215)
  v_7217 <- eval (ugt v_7216 (bv_nat 64 31))
  v_7218 <- eval (concat (bv_nat 24 0) v_7215)
  v_7219 <- eval (mux v_7217 (bv_nat 32 32) v_7218)
  v_7220 <- eval (uvalueMInt v_7219)
  v_7221 <- eval (ashr v_7214 v_7220)
  v_7222 <- eval (extract v_7210 32 64)
  v_7223 <- eval (bitwidthMInt v_7222)
  v_7224 <- eval (svalueMInt v_7222)
  v_7225 <- eval (mi v_7223 v_7224)
  v_7226 <- eval (ashr v_7225 v_7220)
  v_7227 <- eval (extract v_7210 64 96)
  v_7228 <- eval (bitwidthMInt v_7227)
  v_7229 <- eval (svalueMInt v_7227)
  v_7230 <- eval (mi v_7228 v_7229)
  v_7231 <- eval (ashr v_7230 v_7220)
  v_7232 <- eval (extract v_7210 96 128)
  v_7233 <- eval (bitwidthMInt v_7232)
  v_7234 <- eval (svalueMInt v_7232)
  v_7235 <- eval (mi v_7233 v_7234)
  v_7236 <- eval (ashr v_7235 v_7220)
  v_7237 <- eval (extract v_7210 128 160)
  v_7238 <- eval (bitwidthMInt v_7237)
  v_7239 <- eval (svalueMInt v_7237)
  v_7240 <- eval (mi v_7238 v_7239)
  v_7241 <- eval (ashr v_7240 v_7220)
  v_7242 <- eval (extract v_7210 160 192)
  v_7243 <- eval (bitwidthMInt v_7242)
  v_7244 <- eval (svalueMInt v_7242)
  v_7245 <- eval (mi v_7243 v_7244)
  v_7246 <- eval (ashr v_7245 v_7220)
  v_7247 <- eval (extract v_7210 192 224)
  v_7248 <- eval (bitwidthMInt v_7247)
  v_7249 <- eval (svalueMInt v_7247)
  v_7250 <- eval (mi v_7248 v_7249)
  v_7251 <- eval (ashr v_7250 v_7220)
  v_7252 <- eval (extract v_7210 224 256)
  v_7253 <- eval (bitwidthMInt v_7252)
  v_7254 <- eval (svalueMInt v_7252)
  v_7255 <- eval (mi v_7253 v_7254)
  v_7256 <- eval (ashr v_7255 v_7220)
  v_7257 <- eval (concat v_7251 v_7256)
  v_7258 <- eval (concat v_7246 v_7257)
  v_7259 <- eval (concat v_7241 v_7258)
  v_7260 <- eval (concat v_7236 v_7259)
  v_7261 <- eval (concat v_7231 v_7260)
  v_7262 <- eval (concat v_7226 v_7261)
  v_7263 <- eval (concat v_7221 v_7262)
  setRegister (v_2951 : Ymm) v_7263
==========================================
vpsrad_X86-SYNTAX (v_2959 : Xmm) (v_2961 : Ymm) (v_2962 : Ymm)
  v_7270 <- getRegister (v_2961 : Ymm)
  v_7271 <- eval (extract v_7270 0 32)
  v_7272 <- eval (bitwidthMInt v_7271)
  v_7273 <- eval (svalueMInt v_7271)
  v_7274 <- eval (mi v_7272 v_7273)
  v_7275 <- getRegister (v_2959 : Xmm)
  v_7276 <- eval (extract v_7275 64 128)
  v_7277 <- eval (ugt v_7276 (bv_nat 64 31))
  v_7278 <- eval (extract v_7275 96 128)
  v_7279 <- eval (mux v_7277 (bv_nat 32 32) v_7278)
  v_7280 <- eval (uvalueMInt v_7279)
  v_7281 <- eval (ashr v_7274 v_7280)
  v_7282 <- eval (extract v_7270 32 64)
  v_7283 <- eval (bitwidthMInt v_7282)
  v_7284 <- eval (svalueMInt v_7282)
  v_7285 <- eval (mi v_7283 v_7284)
  v_7286 <- eval (ashr v_7285 v_7280)
  v_7287 <- eval (extract v_7270 64 96)
  v_7288 <- eval (bitwidthMInt v_7287)
  v_7289 <- eval (svalueMInt v_7287)
  v_7290 <- eval (mi v_7288 v_7289)
  v_7291 <- eval (ashr v_7290 v_7280)
  v_7292 <- eval (extract v_7270 96 128)
  v_7293 <- eval (bitwidthMInt v_7292)
  v_7294 <- eval (svalueMInt v_7292)
  v_7295 <- eval (mi v_7293 v_7294)
  v_7296 <- eval (ashr v_7295 v_7280)
  v_7297 <- eval (extract v_7270 128 160)
  v_7298 <- eval (bitwidthMInt v_7297)
  v_7299 <- eval (svalueMInt v_7297)
  v_7300 <- eval (mi v_7298 v_7299)
  v_7301 <- eval (ashr v_7300 v_7280)
  v_7302 <- eval (extract v_7270 160 192)
  v_7303 <- eval (bitwidthMInt v_7302)
  v_7304 <- eval (svalueMInt v_7302)
  v_7305 <- eval (mi v_7303 v_7304)
  v_7306 <- eval (ashr v_7305 v_7280)
  v_7307 <- eval (extract v_7270 192 224)
  v_7308 <- eval (bitwidthMInt v_7307)
  v_7309 <- eval (svalueMInt v_7307)
  v_7310 <- eval (mi v_7308 v_7309)
  v_7311 <- eval (ashr v_7310 v_7280)
  v_7312 <- eval (extract v_7270 224 256)
  v_7313 <- eval (bitwidthMInt v_7312)
  v_7314 <- eval (svalueMInt v_7312)
  v_7315 <- eval (mi v_7313 v_7314)
  v_7316 <- eval (ashr v_7315 v_7280)
  v_7317 <- eval (concat v_7311 v_7316)
  v_7318 <- eval (concat v_7306 v_7317)
  v_7319 <- eval (concat v_7301 v_7318)
  v_7320 <- eval (concat v_7296 v_7319)
  v_7321 <- eval (concat v_7291 v_7320)
  v_7322 <- eval (concat v_7286 v_7321)
  v_7323 <- eval (concat v_7281 v_7322)
  setRegister (v_2962 : Ymm) v_7323
==========================================
vpsravd_X86-SYNTAX (v_2970 : Xmm) (v_2971 : Xmm) (v_2972 : Xmm)
  v_7330 <- getRegister (v_2971 : Xmm)
  v_7331 <- eval (extract v_7330 0 32)
  v_7332 <- eval (bitwidthMInt v_7331)
  v_7333 <- eval (svalueMInt v_7331)
  v_7334 <- eval (mi v_7332 v_7333)
  v_7335 <- getRegister (v_2970 : Xmm)
  v_7336 <- eval (extract v_7335 0 32)
  v_7337 <- eval (uvalueMInt v_7336)
  v_7338 <- eval (ashr v_7334 v_7337)
  v_7339 <- eval (extract v_7330 32 64)
  v_7340 <- eval (bitwidthMInt v_7339)
  v_7341 <- eval (svalueMInt v_7339)
  v_7342 <- eval (mi v_7340 v_7341)
  v_7343 <- eval (extract v_7335 32 64)
  v_7344 <- eval (uvalueMInt v_7343)
  v_7345 <- eval (ashr v_7342 v_7344)
  v_7346 <- eval (extract v_7330 64 96)
  v_7347 <- eval (bitwidthMInt v_7346)
  v_7348 <- eval (svalueMInt v_7346)
  v_7349 <- eval (mi v_7347 v_7348)
  v_7350 <- eval (extract v_7335 64 96)
  v_7351 <- eval (uvalueMInt v_7350)
  v_7352 <- eval (ashr v_7349 v_7351)
  v_7353 <- eval (extract v_7330 96 128)
  v_7354 <- eval (bitwidthMInt v_7353)
  v_7355 <- eval (svalueMInt v_7353)
  v_7356 <- eval (mi v_7354 v_7355)
  v_7357 <- eval (extract v_7335 96 128)
  v_7358 <- eval (uvalueMInt v_7357)
  v_7359 <- eval (ashr v_7356 v_7358)
  v_7360 <- eval (concat v_7352 v_7359)
  v_7361 <- eval (concat v_7345 v_7360)
  v_7362 <- eval (concat v_7338 v_7361)
  setRegister (v_2972 : Xmm) v_7362
==========================================
vpsravd_X86-SYNTAX (v_2982 : Ymm) (v_2983 : Ymm) (v_2984 : Ymm)
  v_7369 <- getRegister (v_2983 : Ymm)
  v_7370 <- eval (extract v_7369 0 32)
  v_7371 <- eval (bitwidthMInt v_7370)
  v_7372 <- eval (svalueMInt v_7370)
  v_7373 <- eval (mi v_7371 v_7372)
  v_7374 <- getRegister (v_2982 : Ymm)
  v_7375 <- eval (extract v_7374 0 32)
  v_7376 <- eval (uvalueMInt v_7375)
  v_7377 <- eval (ashr v_7373 v_7376)
  v_7378 <- eval (extract v_7369 32 64)
  v_7379 <- eval (bitwidthMInt v_7378)
  v_7380 <- eval (svalueMInt v_7378)
  v_7381 <- eval (mi v_7379 v_7380)
  v_7382 <- eval (extract v_7374 32 64)
  v_7383 <- eval (uvalueMInt v_7382)
  v_7384 <- eval (ashr v_7381 v_7383)
  v_7385 <- eval (extract v_7369 64 96)
  v_7386 <- eval (bitwidthMInt v_7385)
  v_7387 <- eval (svalueMInt v_7385)
  v_7388 <- eval (mi v_7386 v_7387)
  v_7389 <- eval (extract v_7374 64 96)
  v_7390 <- eval (uvalueMInt v_7389)
  v_7391 <- eval (ashr v_7388 v_7390)
  v_7392 <- eval (extract v_7369 96 128)
  v_7393 <- eval (bitwidthMInt v_7392)
  v_7394 <- eval (svalueMInt v_7392)
  v_7395 <- eval (mi v_7393 v_7394)
  v_7396 <- eval (extract v_7374 96 128)
  v_7397 <- eval (uvalueMInt v_7396)
  v_7398 <- eval (ashr v_7395 v_7397)
  v_7399 <- eval (extract v_7369 128 160)
  v_7400 <- eval (bitwidthMInt v_7399)
  v_7401 <- eval (svalueMInt v_7399)
  v_7402 <- eval (mi v_7400 v_7401)
  v_7403 <- eval (extract v_7374 128 160)
  v_7404 <- eval (uvalueMInt v_7403)
  v_7405 <- eval (ashr v_7402 v_7404)
  v_7406 <- eval (extract v_7369 160 192)
  v_7407 <- eval (bitwidthMInt v_7406)
  v_7408 <- eval (svalueMInt v_7406)
  v_7409 <- eval (mi v_7407 v_7408)
  v_7410 <- eval (extract v_7374 160 192)
  v_7411 <- eval (uvalueMInt v_7410)
  v_7412 <- eval (ashr v_7409 v_7411)
  v_7413 <- eval (extract v_7369 192 224)
  v_7414 <- eval (bitwidthMInt v_7413)
  v_7415 <- eval (svalueMInt v_7413)
  v_7416 <- eval (mi v_7414 v_7415)
  v_7417 <- eval (extract v_7374 192 224)
  v_7418 <- eval (uvalueMInt v_7417)
  v_7419 <- eval (ashr v_7416 v_7418)
  v_7420 <- eval (extract v_7369 224 256)
  v_7421 <- eval (bitwidthMInt v_7420)
  v_7422 <- eval (svalueMInt v_7420)
  v_7423 <- eval (mi v_7421 v_7422)
  v_7424 <- eval (extract v_7374 224 256)
  v_7425 <- eval (uvalueMInt v_7424)
  v_7426 <- eval (ashr v_7423 v_7425)
  v_7427 <- eval (concat v_7419 v_7426)
  v_7428 <- eval (concat v_7412 v_7427)
  v_7429 <- eval (concat v_7405 v_7428)
  v_7430 <- eval (concat v_7398 v_7429)
  v_7431 <- eval (concat v_7391 v_7430)
  v_7432 <- eval (concat v_7384 v_7431)
  v_7433 <- eval (concat v_7377 v_7432)
  setRegister (v_2984 : Ymm) v_7433
==========================================
vpsraw_X86-SYNTAX (v_2987 : Imm) (v_2988 : Xmm) (v_2989 : Xmm)
  v_7435 <- getRegister (v_2988 : Xmm)
  v_7436 <- eval (extract v_7435 0 16)
  v_7437 <- eval (bitwidthMInt v_7436)
  v_7438 <- eval (svalueMInt v_7436)
  v_7439 <- eval (mi v_7437 v_7438)
  v_7440 <- eval (handleImmediateWithSignExtend (v_2987 : Imm) 8 8)
  v_7441 <- eval (concat (bv_nat 56 0) v_7440)
  v_7442 <- eval (ugt v_7441 (bv_nat 64 15))
  v_7443 <- eval (concat (bv_nat 8 0) v_7440)
  v_7444 <- eval (mux v_7442 (bv_nat 16 16) v_7443)
  v_7445 <- eval (uvalueMInt v_7444)
  v_7446 <- eval (ashr v_7439 v_7445)
  v_7447 <- eval (extract v_7435 16 32)
  v_7448 <- eval (bitwidthMInt v_7447)
  v_7449 <- eval (svalueMInt v_7447)
  v_7450 <- eval (mi v_7448 v_7449)
  v_7451 <- eval (ashr v_7450 v_7445)
  v_7452 <- eval (extract v_7435 32 48)
  v_7453 <- eval (bitwidthMInt v_7452)
  v_7454 <- eval (svalueMInt v_7452)
  v_7455 <- eval (mi v_7453 v_7454)
  v_7456 <- eval (ashr v_7455 v_7445)
  v_7457 <- eval (extract v_7435 48 64)
  v_7458 <- eval (bitwidthMInt v_7457)
  v_7459 <- eval (svalueMInt v_7457)
  v_7460 <- eval (mi v_7458 v_7459)
  v_7461 <- eval (ashr v_7460 v_7445)
  v_7462 <- eval (extract v_7435 64 80)
  v_7463 <- eval (bitwidthMInt v_7462)
  v_7464 <- eval (svalueMInt v_7462)
  v_7465 <- eval (mi v_7463 v_7464)
  v_7466 <- eval (ashr v_7465 v_7445)
  v_7467 <- eval (extract v_7435 80 96)
  v_7468 <- eval (bitwidthMInt v_7467)
  v_7469 <- eval (svalueMInt v_7467)
  v_7470 <- eval (mi v_7468 v_7469)
  v_7471 <- eval (ashr v_7470 v_7445)
  v_7472 <- eval (extract v_7435 96 112)
  v_7473 <- eval (bitwidthMInt v_7472)
  v_7474 <- eval (svalueMInt v_7472)
  v_7475 <- eval (mi v_7473 v_7474)
  v_7476 <- eval (ashr v_7475 v_7445)
  v_7477 <- eval (extract v_7435 112 128)
  v_7478 <- eval (bitwidthMInt v_7477)
  v_7479 <- eval (svalueMInt v_7477)
  v_7480 <- eval (mi v_7478 v_7479)
  v_7481 <- eval (ashr v_7480 v_7445)
  v_7482 <- eval (concat v_7476 v_7481)
  v_7483 <- eval (concat v_7471 v_7482)
  v_7484 <- eval (concat v_7466 v_7483)
  v_7485 <- eval (concat v_7461 v_7484)
  v_7486 <- eval (concat v_7456 v_7485)
  v_7487 <- eval (concat v_7451 v_7486)
  v_7488 <- eval (concat v_7446 v_7487)
  setRegister (v_2989 : Xmm) v_7488
==========================================
vpsraw_X86-SYNTAX (v_2998 : Xmm) (v_2999 : Xmm) (v_3000 : Xmm)
  v_7495 <- getRegister (v_2999 : Xmm)
  v_7496 <- eval (extract v_7495 0 16)
  v_7497 <- eval (bitwidthMInt v_7496)
  v_7498 <- eval (svalueMInt v_7496)
  v_7499 <- eval (mi v_7497 v_7498)
  v_7500 <- getRegister (v_2998 : Xmm)
  v_7501 <- eval (extract v_7500 64 128)
  v_7502 <- eval (ugt v_7501 (bv_nat 64 15))
  v_7503 <- eval (extract v_7500 112 128)
  v_7504 <- eval (mux v_7502 (bv_nat 16 16) v_7503)
  v_7505 <- eval (uvalueMInt v_7504)
  v_7506 <- eval (ashr v_7499 v_7505)
  v_7507 <- eval (extract v_7495 16 32)
  v_7508 <- eval (bitwidthMInt v_7507)
  v_7509 <- eval (svalueMInt v_7507)
  v_7510 <- eval (mi v_7508 v_7509)
  v_7511 <- eval (ashr v_7510 v_7505)
  v_7512 <- eval (extract v_7495 32 48)
  v_7513 <- eval (bitwidthMInt v_7512)
  v_7514 <- eval (svalueMInt v_7512)
  v_7515 <- eval (mi v_7513 v_7514)
  v_7516 <- eval (ashr v_7515 v_7505)
  v_7517 <- eval (extract v_7495 48 64)
  v_7518 <- eval (bitwidthMInt v_7517)
  v_7519 <- eval (svalueMInt v_7517)
  v_7520 <- eval (mi v_7518 v_7519)
  v_7521 <- eval (ashr v_7520 v_7505)
  v_7522 <- eval (extract v_7495 64 80)
  v_7523 <- eval (bitwidthMInt v_7522)
  v_7524 <- eval (svalueMInt v_7522)
  v_7525 <- eval (mi v_7523 v_7524)
  v_7526 <- eval (ashr v_7525 v_7505)
  v_7527 <- eval (extract v_7495 80 96)
  v_7528 <- eval (bitwidthMInt v_7527)
  v_7529 <- eval (svalueMInt v_7527)
  v_7530 <- eval (mi v_7528 v_7529)
  v_7531 <- eval (ashr v_7530 v_7505)
  v_7532 <- eval (extract v_7495 96 112)
  v_7533 <- eval (bitwidthMInt v_7532)
  v_7534 <- eval (svalueMInt v_7532)
  v_7535 <- eval (mi v_7533 v_7534)
  v_7536 <- eval (ashr v_7535 v_7505)
  v_7537 <- eval (extract v_7495 112 128)
  v_7538 <- eval (bitwidthMInt v_7537)
  v_7539 <- eval (svalueMInt v_7537)
  v_7540 <- eval (mi v_7538 v_7539)
  v_7541 <- eval (ashr v_7540 v_7505)
  v_7542 <- eval (concat v_7536 v_7541)
  v_7543 <- eval (concat v_7531 v_7542)
  v_7544 <- eval (concat v_7526 v_7543)
  v_7545 <- eval (concat v_7521 v_7544)
  v_7546 <- eval (concat v_7516 v_7545)
  v_7547 <- eval (concat v_7511 v_7546)
  v_7548 <- eval (concat v_7506 v_7547)
  setRegister (v_3000 : Xmm) v_7548
==========================================
vpsraw_X86-SYNTAX (v_3004 : Imm) (v_3006 : Ymm) (v_3007 : Ymm)
  v_7550 <- getRegister (v_3006 : Ymm)
  v_7551 <- eval (extract v_7550 0 16)
  v_7552 <- eval (bitwidthMInt v_7551)
  v_7553 <- eval (svalueMInt v_7551)
  v_7554 <- eval (mi v_7552 v_7553)
  v_7555 <- eval (handleImmediateWithSignExtend (v_3004 : Imm) 8 8)
  v_7556 <- eval (concat (bv_nat 56 0) v_7555)
  v_7557 <- eval (ugt v_7556 (bv_nat 64 15))
  v_7558 <- eval (concat (bv_nat 8 0) v_7555)
  v_7559 <- eval (mux v_7557 (bv_nat 16 16) v_7558)
  v_7560 <- eval (uvalueMInt v_7559)
  v_7561 <- eval (ashr v_7554 v_7560)
  v_7562 <- eval (extract v_7550 16 32)
  v_7563 <- eval (bitwidthMInt v_7562)
  v_7564 <- eval (svalueMInt v_7562)
  v_7565 <- eval (mi v_7563 v_7564)
  v_7566 <- eval (ashr v_7565 v_7560)
  v_7567 <- eval (extract v_7550 32 48)
  v_7568 <- eval (bitwidthMInt v_7567)
  v_7569 <- eval (svalueMInt v_7567)
  v_7570 <- eval (mi v_7568 v_7569)
  v_7571 <- eval (ashr v_7570 v_7560)
  v_7572 <- eval (extract v_7550 48 64)
  v_7573 <- eval (bitwidthMInt v_7572)
  v_7574 <- eval (svalueMInt v_7572)
  v_7575 <- eval (mi v_7573 v_7574)
  v_7576 <- eval (ashr v_7575 v_7560)
  v_7577 <- eval (extract v_7550 64 80)
  v_7578 <- eval (bitwidthMInt v_7577)
  v_7579 <- eval (svalueMInt v_7577)
  v_7580 <- eval (mi v_7578 v_7579)
  v_7581 <- eval (ashr v_7580 v_7560)
  v_7582 <- eval (extract v_7550 80 96)
  v_7583 <- eval (bitwidthMInt v_7582)
  v_7584 <- eval (svalueMInt v_7582)
  v_7585 <- eval (mi v_7583 v_7584)
  v_7586 <- eval (ashr v_7585 v_7560)
  v_7587 <- eval (extract v_7550 96 112)
  v_7588 <- eval (bitwidthMInt v_7587)
  v_7589 <- eval (svalueMInt v_7587)
  v_7590 <- eval (mi v_7588 v_7589)
  v_7591 <- eval (ashr v_7590 v_7560)
  v_7592 <- eval (extract v_7550 112 128)
  v_7593 <- eval (bitwidthMInt v_7592)
  v_7594 <- eval (svalueMInt v_7592)
  v_7595 <- eval (mi v_7593 v_7594)
  v_7596 <- eval (ashr v_7595 v_7560)
  v_7597 <- eval (extract v_7550 128 144)
  v_7598 <- eval (bitwidthMInt v_7597)
  v_7599 <- eval (svalueMInt v_7597)
  v_7600 <- eval (mi v_7598 v_7599)
  v_7601 <- eval (ashr v_7600 v_7560)
  v_7602 <- eval (extract v_7550 144 160)
  v_7603 <- eval (bitwidthMInt v_7602)
  v_7604 <- eval (svalueMInt v_7602)
  v_7605 <- eval (mi v_7603 v_7604)
  v_7606 <- eval (ashr v_7605 v_7560)
  v_7607 <- eval (extract v_7550 160 176)
  v_7608 <- eval (bitwidthMInt v_7607)
  v_7609 <- eval (svalueMInt v_7607)
  v_7610 <- eval (mi v_7608 v_7609)
  v_7611 <- eval (ashr v_7610 v_7560)
  v_7612 <- eval (extract v_7550 176 192)
  v_7613 <- eval (bitwidthMInt v_7612)
  v_7614 <- eval (svalueMInt v_7612)
  v_7615 <- eval (mi v_7613 v_7614)
  v_7616 <- eval (ashr v_7615 v_7560)
  v_7617 <- eval (extract v_7550 192 208)
  v_7618 <- eval (bitwidthMInt v_7617)
  v_7619 <- eval (svalueMInt v_7617)
  v_7620 <- eval (mi v_7618 v_7619)
  v_7621 <- eval (ashr v_7620 v_7560)
  v_7622 <- eval (extract v_7550 208 224)
  v_7623 <- eval (bitwidthMInt v_7622)
  v_7624 <- eval (svalueMInt v_7622)
  v_7625 <- eval (mi v_7623 v_7624)
  v_7626 <- eval (ashr v_7625 v_7560)
  v_7627 <- eval (extract v_7550 224 240)
  v_7628 <- eval (bitwidthMInt v_7627)
  v_7629 <- eval (svalueMInt v_7627)
  v_7630 <- eval (mi v_7628 v_7629)
  v_7631 <- eval (ashr v_7630 v_7560)
  v_7632 <- eval (extract v_7550 240 256)
  v_7633 <- eval (bitwidthMInt v_7632)
  v_7634 <- eval (svalueMInt v_7632)
  v_7635 <- eval (mi v_7633 v_7634)
  v_7636 <- eval (ashr v_7635 v_7560)
  v_7637 <- eval (concat v_7631 v_7636)
  v_7638 <- eval (concat v_7626 v_7637)
  v_7639 <- eval (concat v_7621 v_7638)
  v_7640 <- eval (concat v_7616 v_7639)
  v_7641 <- eval (concat v_7611 v_7640)
  v_7642 <- eval (concat v_7606 v_7641)
  v_7643 <- eval (concat v_7601 v_7642)
  v_7644 <- eval (concat v_7596 v_7643)
  v_7645 <- eval (concat v_7591 v_7644)
  v_7646 <- eval (concat v_7586 v_7645)
  v_7647 <- eval (concat v_7581 v_7646)
  v_7648 <- eval (concat v_7576 v_7647)
  v_7649 <- eval (concat v_7571 v_7648)
  v_7650 <- eval (concat v_7566 v_7649)
  v_7651 <- eval (concat v_7561 v_7650)
  setRegister (v_3007 : Ymm) v_7651
==========================================
vpsraw_X86-SYNTAX (v_3015 : Xmm) (v_3017 : Ymm) (v_3018 : Ymm)
  v_7658 <- getRegister (v_3017 : Ymm)
  v_7659 <- eval (extract v_7658 0 16)
  v_7660 <- eval (bitwidthMInt v_7659)
  v_7661 <- eval (svalueMInt v_7659)
  v_7662 <- eval (mi v_7660 v_7661)
  v_7663 <- getRegister (v_3015 : Xmm)
  v_7664 <- eval (extract v_7663 64 128)
  v_7665 <- eval (ugt v_7664 (bv_nat 64 15))
  v_7666 <- eval (extract v_7663 112 128)
  v_7667 <- eval (mux v_7665 (bv_nat 16 16) v_7666)
  v_7668 <- eval (uvalueMInt v_7667)
  v_7669 <- eval (ashr v_7662 v_7668)
  v_7670 <- eval (extract v_7658 16 32)
  v_7671 <- eval (bitwidthMInt v_7670)
  v_7672 <- eval (svalueMInt v_7670)
  v_7673 <- eval (mi v_7671 v_7672)
  v_7674 <- eval (ashr v_7673 v_7668)
  v_7675 <- eval (extract v_7658 32 48)
  v_7676 <- eval (bitwidthMInt v_7675)
  v_7677 <- eval (svalueMInt v_7675)
  v_7678 <- eval (mi v_7676 v_7677)
  v_7679 <- eval (ashr v_7678 v_7668)
  v_7680 <- eval (extract v_7658 48 64)
  v_7681 <- eval (bitwidthMInt v_7680)
  v_7682 <- eval (svalueMInt v_7680)
  v_7683 <- eval (mi v_7681 v_7682)
  v_7684 <- eval (ashr v_7683 v_7668)
  v_7685 <- eval (extract v_7658 64 80)
  v_7686 <- eval (bitwidthMInt v_7685)
  v_7687 <- eval (svalueMInt v_7685)
  v_7688 <- eval (mi v_7686 v_7687)
  v_7689 <- eval (ashr v_7688 v_7668)
  v_7690 <- eval (extract v_7658 80 96)
  v_7691 <- eval (bitwidthMInt v_7690)
  v_7692 <- eval (svalueMInt v_7690)
  v_7693 <- eval (mi v_7691 v_7692)
  v_7694 <- eval (ashr v_7693 v_7668)
  v_7695 <- eval (extract v_7658 96 112)
  v_7696 <- eval (bitwidthMInt v_7695)
  v_7697 <- eval (svalueMInt v_7695)
  v_7698 <- eval (mi v_7696 v_7697)
  v_7699 <- eval (ashr v_7698 v_7668)
  v_7700 <- eval (extract v_7658 112 128)
  v_7701 <- eval (bitwidthMInt v_7700)
  v_7702 <- eval (svalueMInt v_7700)
  v_7703 <- eval (mi v_7701 v_7702)
  v_7704 <- eval (ashr v_7703 v_7668)
  v_7705 <- eval (extract v_7658 128 144)
  v_7706 <- eval (bitwidthMInt v_7705)
  v_7707 <- eval (svalueMInt v_7705)
  v_7708 <- eval (mi v_7706 v_7707)
  v_7709 <- eval (ashr v_7708 v_7668)
  v_7710 <- eval (extract v_7658 144 160)
  v_7711 <- eval (bitwidthMInt v_7710)
  v_7712 <- eval (svalueMInt v_7710)
  v_7713 <- eval (mi v_7711 v_7712)
  v_7714 <- eval (ashr v_7713 v_7668)
  v_7715 <- eval (extract v_7658 160 176)
  v_7716 <- eval (bitwidthMInt v_7715)
  v_7717 <- eval (svalueMInt v_7715)
  v_7718 <- eval (mi v_7716 v_7717)
  v_7719 <- eval (ashr v_7718 v_7668)
  v_7720 <- eval (extract v_7658 176 192)
  v_7721 <- eval (bitwidthMInt v_7720)
  v_7722 <- eval (svalueMInt v_7720)
  v_7723 <- eval (mi v_7721 v_7722)
  v_7724 <- eval (ashr v_7723 v_7668)
  v_7725 <- eval (extract v_7658 192 208)
  v_7726 <- eval (bitwidthMInt v_7725)
  v_7727 <- eval (svalueMInt v_7725)
  v_7728 <- eval (mi v_7726 v_7727)
  v_7729 <- eval (ashr v_7728 v_7668)
  v_7730 <- eval (extract v_7658 208 224)
  v_7731 <- eval (bitwidthMInt v_7730)
  v_7732 <- eval (svalueMInt v_7730)
  v_7733 <- eval (mi v_7731 v_7732)
  v_7734 <- eval (ashr v_7733 v_7668)
  v_7735 <- eval (extract v_7658 224 240)
  v_7736 <- eval (bitwidthMInt v_7735)
  v_7737 <- eval (svalueMInt v_7735)
  v_7738 <- eval (mi v_7736 v_7737)
  v_7739 <- eval (ashr v_7738 v_7668)
  v_7740 <- eval (extract v_7658 240 256)
  v_7741 <- eval (bitwidthMInt v_7740)
  v_7742 <- eval (svalueMInt v_7740)
  v_7743 <- eval (mi v_7741 v_7742)
  v_7744 <- eval (ashr v_7743 v_7668)
  v_7745 <- eval (concat v_7739 v_7744)
  v_7746 <- eval (concat v_7734 v_7745)
  v_7747 <- eval (concat v_7729 v_7746)
  v_7748 <- eval (concat v_7724 v_7747)
  v_7749 <- eval (concat v_7719 v_7748)
  v_7750 <- eval (concat v_7714 v_7749)
  v_7751 <- eval (concat v_7709 v_7750)
  v_7752 <- eval (concat v_7704 v_7751)
  v_7753 <- eval (concat v_7699 v_7752)
  v_7754 <- eval (concat v_7694 v_7753)
  v_7755 <- eval (concat v_7689 v_7754)
  v_7756 <- eval (concat v_7684 v_7755)
  v_7757 <- eval (concat v_7679 v_7756)
  v_7758 <- eval (concat v_7674 v_7757)
  v_7759 <- eval (concat v_7669 v_7758)
  setRegister (v_3018 : Ymm) v_7759
==========================================
vpsrld_X86-SYNTAX (v_3021 : Imm) (v_3022 : Xmm) (v_3023 : Xmm)
  v_7761 <- eval (handleImmediateWithSignExtend (v_3021 : Imm) 8 8)
  v_7762 <- eval (concat (bv_nat 56 0) v_7761)
  v_7763 <- eval (ugt v_7762 (bv_nat 64 31))
  v_7764 <- getRegister (v_3022 : Xmm)
  v_7765 <- eval (extract v_7764 0 32)
  v_7766 <- eval (concat (bv_nat 24 0) v_7761)
  v_7767 <- eval (uvalueMInt v_7766)
  v_7768 <- eval (lshr v_7765 v_7767)
  v_7769 <- eval (extract v_7764 32 64)
  v_7770 <- eval (lshr v_7769 v_7767)
  v_7771 <- eval (extract v_7764 64 96)
  v_7772 <- eval (lshr v_7771 v_7767)
  v_7773 <- eval (extract v_7764 96 128)
  v_7774 <- eval (lshr v_7773 v_7767)
  v_7775 <- eval (concat v_7772 v_7774)
  v_7776 <- eval (concat v_7770 v_7775)
  v_7777 <- eval (concat v_7768 v_7776)
  v_7778 <- eval (mux v_7763 (bv_nat 128 0) v_7777)
  setRegister (v_3023 : Xmm) v_7778
==========================================
vpsrld_X86-SYNTAX (v_3032 : Xmm) (v_3033 : Xmm) (v_3034 : Xmm)
  v_7785 <- getRegister (v_3032 : Xmm)
  v_7786 <- eval (extract v_7785 64 128)
  v_7787 <- eval (ugt v_7786 (bv_nat 64 31))
  v_7788 <- getRegister (v_3033 : Xmm)
  v_7789 <- eval (extract v_7788 0 32)
  v_7790 <- eval (extract v_7785 96 128)
  v_7791 <- eval (uvalueMInt v_7790)
  v_7792 <- eval (lshr v_7789 v_7791)
  v_7793 <- eval (extract v_7788 32 64)
  v_7794 <- eval (lshr v_7793 v_7791)
  v_7795 <- eval (extract v_7788 64 96)
  v_7796 <- eval (lshr v_7795 v_7791)
  v_7797 <- eval (extract v_7788 96 128)
  v_7798 <- eval (lshr v_7797 v_7791)
  v_7799 <- eval (concat v_7796 v_7798)
  v_7800 <- eval (concat v_7794 v_7799)
  v_7801 <- eval (concat v_7792 v_7800)
  v_7802 <- eval (mux v_7787 (bv_nat 128 0) v_7801)
  setRegister (v_3034 : Xmm) v_7802
==========================================
vpsrld_X86-SYNTAX (v_3038 : Imm) (v_3040 : Ymm) (v_3041 : Ymm)
  v_7804 <- eval (handleImmediateWithSignExtend (v_3038 : Imm) 8 8)
  v_7805 <- eval (concat (bv_nat 56 0) v_7804)
  v_7806 <- eval (ugt v_7805 (bv_nat 64 31))
  v_7807 <- getRegister (v_3040 : Ymm)
  v_7808 <- eval (extract v_7807 0 32)
  v_7809 <- eval (concat (bv_nat 24 0) v_7804)
  v_7810 <- eval (uvalueMInt v_7809)
  v_7811 <- eval (lshr v_7808 v_7810)
  v_7812 <- eval (extract v_7807 32 64)
  v_7813 <- eval (lshr v_7812 v_7810)
  v_7814 <- eval (extract v_7807 64 96)
  v_7815 <- eval (lshr v_7814 v_7810)
  v_7816 <- eval (extract v_7807 96 128)
  v_7817 <- eval (lshr v_7816 v_7810)
  v_7818 <- eval (extract v_7807 128 160)
  v_7819 <- eval (lshr v_7818 v_7810)
  v_7820 <- eval (extract v_7807 160 192)
  v_7821 <- eval (lshr v_7820 v_7810)
  v_7822 <- eval (extract v_7807 192 224)
  v_7823 <- eval (lshr v_7822 v_7810)
  v_7824 <- eval (extract v_7807 224 256)
  v_7825 <- eval (lshr v_7824 v_7810)
  v_7826 <- eval (concat v_7823 v_7825)
  v_7827 <- eval (concat v_7821 v_7826)
  v_7828 <- eval (concat v_7819 v_7827)
  v_7829 <- eval (concat v_7817 v_7828)
  v_7830 <- eval (concat v_7815 v_7829)
  v_7831 <- eval (concat v_7813 v_7830)
  v_7832 <- eval (concat v_7811 v_7831)
  v_7833 <- eval (mux v_7806 (bv_nat 256 0) v_7832)
  setRegister (v_3041 : Ymm) v_7833
==========================================
vpsrld_X86-SYNTAX (v_3049 : Xmm) (v_3051 : Ymm) (v_3052 : Ymm)
  v_7840 <- getRegister (v_3049 : Xmm)
  v_7841 <- eval (extract v_7840 64 128)
  v_7842 <- eval (ugt v_7841 (bv_nat 64 31))
  v_7843 <- getRegister (v_3051 : Ymm)
  v_7844 <- eval (extract v_7843 0 32)
  v_7845 <- eval (extract v_7840 96 128)
  v_7846 <- eval (uvalueMInt v_7845)
  v_7847 <- eval (lshr v_7844 v_7846)
  v_7848 <- eval (extract v_7843 32 64)
  v_7849 <- eval (lshr v_7848 v_7846)
  v_7850 <- eval (extract v_7843 64 96)
  v_7851 <- eval (lshr v_7850 v_7846)
  v_7852 <- eval (extract v_7843 96 128)
  v_7853 <- eval (lshr v_7852 v_7846)
  v_7854 <- eval (extract v_7843 128 160)
  v_7855 <- eval (lshr v_7854 v_7846)
  v_7856 <- eval (extract v_7843 160 192)
  v_7857 <- eval (lshr v_7856 v_7846)
  v_7858 <- eval (extract v_7843 192 224)
  v_7859 <- eval (lshr v_7858 v_7846)
  v_7860 <- eval (extract v_7843 224 256)
  v_7861 <- eval (lshr v_7860 v_7846)
  v_7862 <- eval (concat v_7859 v_7861)
  v_7863 <- eval (concat v_7857 v_7862)
  v_7864 <- eval (concat v_7855 v_7863)
  v_7865 <- eval (concat v_7853 v_7864)
  v_7866 <- eval (concat v_7851 v_7865)
  v_7867 <- eval (concat v_7849 v_7866)
  v_7868 <- eval (concat v_7847 v_7867)
  v_7869 <- eval (mux v_7842 (bv_nat 256 0) v_7868)
  setRegister (v_3052 : Ymm) v_7869
==========================================
vpsrldq_X86-SYNTAX (v_3055 : Imm) (v_3056 : Xmm) (v_3057 : Xmm)
  v_7871 <- getRegister (v_3056 : Xmm)
  v_7872 <- eval (handleImmediateWithSignExtend (v_3055 : Imm) 8 8)
  v_7873 <- eval (ugt v_7872 (bv_nat 8 15))
  v_7874 <- eval (concat (bv_nat 120 0) v_7872)
  v_7875 <- eval (mux v_7873 (bv_nat 128 16) v_7874)
  v_7876 <- eval (shl v_7875 3)
  v_7877 <- eval (bitwidthMInt v_7875)
  v_7878 <- eval (extract v_7876 0 v_7877)
  v_7879 <- eval (uvalueMInt v_7878)
  v_7880 <- eval (lshr v_7871 v_7879)
  setRegister (v_3057 : Xmm) v_7880
==========================================
vpsrldq_X86-SYNTAX (v_3061 : Imm) (v_3063 : Ymm) (v_3064 : Ymm)
  v_7882 <- getRegister (v_3063 : Ymm)
  v_7883 <- eval (extract v_7882 0 128)
  v_7884 <- eval (handleImmediateWithSignExtend (v_3061 : Imm) 8 8)
  v_7885 <- eval (ugt v_7884 (bv_nat 8 15))
  v_7886 <- eval (concat (bv_nat 120 0) v_7884)
  v_7887 <- eval (mux v_7885 (bv_nat 128 16) v_7886)
  v_7888 <- eval (shl v_7887 3)
  v_7889 <- eval (bitwidthMInt v_7887)
  v_7890 <- eval (extract v_7888 0 v_7889)
  v_7891 <- eval (uvalueMInt v_7890)
  v_7892 <- eval (lshr v_7883 v_7891)
  v_7893 <- eval (extract v_7882 128 256)
  v_7894 <- eval (lshr v_7893 v_7891)
  v_7895 <- eval (concat v_7892 v_7894)
  setRegister (v_3064 : Ymm) v_7895
==========================================
vpsrlq_X86-SYNTAX (v_3067 : Imm) (v_3068 : Xmm) (v_3069 : Xmm)
  v_7897 <- eval (handleImmediateWithSignExtend (v_3067 : Imm) 8 8)
  v_7898 <- eval (concat (bv_nat 56 0) v_7897)
  v_7899 <- eval (ugt v_7898 (bv_nat 64 63))
  v_7900 <- getRegister (v_3068 : Xmm)
  v_7901 <- eval (extract v_7900 0 64)
  v_7902 <- eval (uvalueMInt v_7898)
  v_7903 <- eval (lshr v_7901 v_7902)
  v_7904 <- eval (extract v_7900 64 128)
  v_7905 <- eval (lshr v_7904 v_7902)
  v_7906 <- eval (concat v_7903 v_7905)
  v_7907 <- eval (mux v_7899 (bv_nat 128 0) v_7906)
  setRegister (v_3069 : Xmm) v_7907
==========================================
vpsrlq_X86-SYNTAX (v_3078 : Xmm) (v_3079 : Xmm) (v_3080 : Xmm)
  v_7914 <- getRegister (v_3078 : Xmm)
  v_7915 <- eval (extract v_7914 64 128)
  v_7916 <- eval (ugt v_7915 (bv_nat 64 63))
  v_7917 <- getRegister (v_3079 : Xmm)
  v_7918 <- eval (extract v_7917 0 64)
  v_7919 <- eval (uvalueMInt v_7915)
  v_7920 <- eval (lshr v_7918 v_7919)
  v_7921 <- eval (extract v_7917 64 128)
  v_7922 <- eval (lshr v_7921 v_7919)
  v_7923 <- eval (concat v_7920 v_7922)
  v_7924 <- eval (mux v_7916 (bv_nat 128 0) v_7923)
  setRegister (v_3080 : Xmm) v_7924
==========================================
vpsrlq_X86-SYNTAX (v_3084 : Imm) (v_3086 : Ymm) (v_3087 : Ymm)
  v_7926 <- eval (handleImmediateWithSignExtend (v_3084 : Imm) 8 8)
  v_7927 <- eval (concat (bv_nat 56 0) v_7926)
  v_7928 <- eval (ugt v_7927 (bv_nat 64 63))
  v_7929 <- getRegister (v_3086 : Ymm)
  v_7930 <- eval (extract v_7929 0 64)
  v_7931 <- eval (uvalueMInt v_7927)
  v_7932 <- eval (lshr v_7930 v_7931)
  v_7933 <- eval (extract v_7929 64 128)
  v_7934 <- eval (lshr v_7933 v_7931)
  v_7935 <- eval (extract v_7929 128 192)
  v_7936 <- eval (lshr v_7935 v_7931)
  v_7937 <- eval (extract v_7929 192 256)
  v_7938 <- eval (lshr v_7937 v_7931)
  v_7939 <- eval (concat v_7936 v_7938)
  v_7940 <- eval (concat v_7934 v_7939)
  v_7941 <- eval (concat v_7932 v_7940)
  v_7942 <- eval (mux v_7928 (bv_nat 256 0) v_7941)
  setRegister (v_3087 : Ymm) v_7942
==========================================
vpsrlq_X86-SYNTAX (v_3095 : Xmm) (v_3097 : Ymm) (v_3098 : Ymm)
  v_7949 <- getRegister (v_3095 : Xmm)
  v_7950 <- eval (extract v_7949 64 128)
  v_7951 <- eval (ugt v_7950 (bv_nat 64 63))
  v_7952 <- getRegister (v_3097 : Ymm)
  v_7953 <- eval (extract v_7952 0 64)
  v_7954 <- eval (uvalueMInt v_7950)
  v_7955 <- eval (lshr v_7953 v_7954)
  v_7956 <- eval (extract v_7952 64 128)
  v_7957 <- eval (lshr v_7956 v_7954)
  v_7958 <- eval (extract v_7952 128 192)
  v_7959 <- eval (lshr v_7958 v_7954)
  v_7960 <- eval (extract v_7952 192 256)
  v_7961 <- eval (lshr v_7960 v_7954)
  v_7962 <- eval (concat v_7959 v_7961)
  v_7963 <- eval (concat v_7957 v_7962)
  v_7964 <- eval (concat v_7955 v_7963)
  v_7965 <- eval (mux v_7951 (bv_nat 256 0) v_7964)
  setRegister (v_3098 : Ymm) v_7965
==========================================
vpsrlvd_X86-SYNTAX (v_3106 : Xmm) (v_3107 : Xmm) (v_3108 : Xmm)
  v_7972 <- getRegister (v_3107 : Xmm)
  v_7973 <- eval (extract v_7972 0 32)
  v_7974 <- getRegister (v_3106 : Xmm)
  v_7975 <- eval (extract v_7974 0 32)
  v_7976 <- eval (uvalueMInt v_7975)
  v_7977 <- eval (lshr v_7973 v_7976)
  v_7978 <- eval (extract v_7972 32 64)
  v_7979 <- eval (extract v_7974 32 64)
  v_7980 <- eval (uvalueMInt v_7979)
  v_7981 <- eval (lshr v_7978 v_7980)
  v_7982 <- eval (extract v_7972 64 96)
  v_7983 <- eval (extract v_7974 64 96)
  v_7984 <- eval (uvalueMInt v_7983)
  v_7985 <- eval (lshr v_7982 v_7984)
  v_7986 <- eval (extract v_7972 96 128)
  v_7987 <- eval (extract v_7974 96 128)
  v_7988 <- eval (uvalueMInt v_7987)
  v_7989 <- eval (lshr v_7986 v_7988)
  v_7990 <- eval (concat v_7985 v_7989)
  v_7991 <- eval (concat v_7981 v_7990)
  v_7992 <- eval (concat v_7977 v_7991)
  setRegister (v_3108 : Xmm) v_7992
==========================================
vpsrlvd_X86-SYNTAX (v_3118 : Ymm) (v_3119 : Ymm) (v_3120 : Ymm)
  v_7999 <- getRegister (v_3119 : Ymm)
  v_8000 <- eval (extract v_7999 0 32)
  v_8001 <- getRegister (v_3118 : Ymm)
  v_8002 <- eval (extract v_8001 0 32)
  v_8003 <- eval (uvalueMInt v_8002)
  v_8004 <- eval (lshr v_8000 v_8003)
  v_8005 <- eval (extract v_7999 32 64)
  v_8006 <- eval (extract v_8001 32 64)
  v_8007 <- eval (uvalueMInt v_8006)
  v_8008 <- eval (lshr v_8005 v_8007)
  v_8009 <- eval (extract v_7999 64 96)
  v_8010 <- eval (extract v_8001 64 96)
  v_8011 <- eval (uvalueMInt v_8010)
  v_8012 <- eval (lshr v_8009 v_8011)
  v_8013 <- eval (extract v_7999 96 128)
  v_8014 <- eval (extract v_8001 96 128)
  v_8015 <- eval (uvalueMInt v_8014)
  v_8016 <- eval (lshr v_8013 v_8015)
  v_8017 <- eval (extract v_7999 128 160)
  v_8018 <- eval (extract v_8001 128 160)
  v_8019 <- eval (uvalueMInt v_8018)
  v_8020 <- eval (lshr v_8017 v_8019)
  v_8021 <- eval (extract v_7999 160 192)
  v_8022 <- eval (extract v_8001 160 192)
  v_8023 <- eval (uvalueMInt v_8022)
  v_8024 <- eval (lshr v_8021 v_8023)
  v_8025 <- eval (extract v_7999 192 224)
  v_8026 <- eval (extract v_8001 192 224)
  v_8027 <- eval (uvalueMInt v_8026)
  v_8028 <- eval (lshr v_8025 v_8027)
  v_8029 <- eval (extract v_7999 224 256)
  v_8030 <- eval (extract v_8001 224 256)
  v_8031 <- eval (uvalueMInt v_8030)
  v_8032 <- eval (lshr v_8029 v_8031)
  v_8033 <- eval (concat v_8028 v_8032)
  v_8034 <- eval (concat v_8024 v_8033)
  v_8035 <- eval (concat v_8020 v_8034)
  v_8036 <- eval (concat v_8016 v_8035)
  v_8037 <- eval (concat v_8012 v_8036)
  v_8038 <- eval (concat v_8008 v_8037)
  v_8039 <- eval (concat v_8004 v_8038)
  setRegister (v_3120 : Ymm) v_8039
==========================================
vpsrlvq_X86-SYNTAX (v_3128 : Xmm) (v_3129 : Xmm) (v_3130 : Xmm)
  v_8046 <- getRegister (v_3129 : Xmm)
  v_8047 <- eval (extract v_8046 0 64)
  v_8048 <- getRegister (v_3128 : Xmm)
  v_8049 <- eval (extract v_8048 0 64)
  v_8050 <- eval (uvalueMInt v_8049)
  v_8051 <- eval (lshr v_8047 v_8050)
  v_8052 <- eval (extract v_8046 64 128)
  v_8053 <- eval (extract v_8048 64 128)
  v_8054 <- eval (uvalueMInt v_8053)
  v_8055 <- eval (lshr v_8052 v_8054)
  v_8056 <- eval (concat v_8051 v_8055)
  setRegister (v_3130 : Xmm) v_8056
==========================================
vpsrlvq_X86-SYNTAX (v_3140 : Ymm) (v_3141 : Ymm) (v_3142 : Ymm)
  v_8063 <- getRegister (v_3141 : Ymm)
  v_8064 <- eval (extract v_8063 0 64)
  v_8065 <- getRegister (v_3140 : Ymm)
  v_8066 <- eval (extract v_8065 0 64)
  v_8067 <- eval (uvalueMInt v_8066)
  v_8068 <- eval (lshr v_8064 v_8067)
  v_8069 <- eval (extract v_8063 64 128)
  v_8070 <- eval (extract v_8065 64 128)
  v_8071 <- eval (uvalueMInt v_8070)
  v_8072 <- eval (lshr v_8069 v_8071)
  v_8073 <- eval (extract v_8063 128 192)
  v_8074 <- eval (extract v_8065 128 192)
  v_8075 <- eval (uvalueMInt v_8074)
  v_8076 <- eval (lshr v_8073 v_8075)
  v_8077 <- eval (extract v_8063 192 256)
  v_8078 <- eval (extract v_8065 192 256)
  v_8079 <- eval (uvalueMInt v_8078)
  v_8080 <- eval (lshr v_8077 v_8079)
  v_8081 <- eval (concat v_8076 v_8080)
  v_8082 <- eval (concat v_8072 v_8081)
  v_8083 <- eval (concat v_8068 v_8082)
  setRegister (v_3142 : Ymm) v_8083
==========================================
vpsrlw_X86-SYNTAX (v_3145 : Imm) (v_3146 : Xmm) (v_3147 : Xmm)
  v_8085 <- eval (handleImmediateWithSignExtend (v_3145 : Imm) 8 8)
  v_8086 <- eval (concat (bv_nat 56 0) v_8085)
  v_8087 <- eval (ugt v_8086 (bv_nat 64 15))
  v_8088 <- getRegister (v_3146 : Xmm)
  v_8089 <- eval (extract v_8088 0 16)
  v_8090 <- eval (concat (bv_nat 8 0) v_8085)
  v_8091 <- eval (uvalueMInt v_8090)
  v_8092 <- eval (lshr v_8089 v_8091)
  v_8093 <- eval (extract v_8088 16 32)
  v_8094 <- eval (lshr v_8093 v_8091)
  v_8095 <- eval (extract v_8088 32 48)
  v_8096 <- eval (lshr v_8095 v_8091)
  v_8097 <- eval (extract v_8088 48 64)
  v_8098 <- eval (lshr v_8097 v_8091)
  v_8099 <- eval (extract v_8088 64 80)
  v_8100 <- eval (lshr v_8099 v_8091)
  v_8101 <- eval (extract v_8088 80 96)
  v_8102 <- eval (lshr v_8101 v_8091)
  v_8103 <- eval (extract v_8088 96 112)
  v_8104 <- eval (lshr v_8103 v_8091)
  v_8105 <- eval (extract v_8088 112 128)
  v_8106 <- eval (lshr v_8105 v_8091)
  v_8107 <- eval (concat v_8104 v_8106)
  v_8108 <- eval (concat v_8102 v_8107)
  v_8109 <- eval (concat v_8100 v_8108)
  v_8110 <- eval (concat v_8098 v_8109)
  v_8111 <- eval (concat v_8096 v_8110)
  v_8112 <- eval (concat v_8094 v_8111)
  v_8113 <- eval (concat v_8092 v_8112)
  v_8114 <- eval (mux v_8087 (bv_nat 128 0) v_8113)
  setRegister (v_3147 : Xmm) v_8114
==========================================
vpsrlw_X86-SYNTAX (v_3156 : Xmm) (v_3157 : Xmm) (v_3158 : Xmm)
  v_8121 <- getRegister (v_3156 : Xmm)
  v_8122 <- eval (extract v_8121 64 128)
  v_8123 <- eval (ugt v_8122 (bv_nat 64 15))
  v_8124 <- getRegister (v_3157 : Xmm)
  v_8125 <- eval (extract v_8124 0 16)
  v_8126 <- eval (extract v_8121 112 128)
  v_8127 <- eval (uvalueMInt v_8126)
  v_8128 <- eval (lshr v_8125 v_8127)
  v_8129 <- eval (extract v_8124 16 32)
  v_8130 <- eval (lshr v_8129 v_8127)
  v_8131 <- eval (extract v_8124 32 48)
  v_8132 <- eval (lshr v_8131 v_8127)
  v_8133 <- eval (extract v_8124 48 64)
  v_8134 <- eval (lshr v_8133 v_8127)
  v_8135 <- eval (extract v_8124 64 80)
  v_8136 <- eval (lshr v_8135 v_8127)
  v_8137 <- eval (extract v_8124 80 96)
  v_8138 <- eval (lshr v_8137 v_8127)
  v_8139 <- eval (extract v_8124 96 112)
  v_8140 <- eval (lshr v_8139 v_8127)
  v_8141 <- eval (extract v_8124 112 128)
  v_8142 <- eval (lshr v_8141 v_8127)
  v_8143 <- eval (concat v_8140 v_8142)
  v_8144 <- eval (concat v_8138 v_8143)
  v_8145 <- eval (concat v_8136 v_8144)
  v_8146 <- eval (concat v_8134 v_8145)
  v_8147 <- eval (concat v_8132 v_8146)
  v_8148 <- eval (concat v_8130 v_8147)
  v_8149 <- eval (concat v_8128 v_8148)
  v_8150 <- eval (mux v_8123 (bv_nat 128 0) v_8149)
  setRegister (v_3158 : Xmm) v_8150
==========================================
vpsrlw_X86-SYNTAX (v_3162 : Imm) (v_3164 : Ymm) (v_3165 : Ymm)
  v_8152 <- eval (handleImmediateWithSignExtend (v_3162 : Imm) 8 8)
  v_8153 <- eval (concat (bv_nat 56 0) v_8152)
  v_8154 <- eval (ugt v_8153 (bv_nat 64 15))
  v_8155 <- getRegister (v_3164 : Ymm)
  v_8156 <- eval (extract v_8155 0 16)
  v_8157 <- eval (concat (bv_nat 8 0) v_8152)
  v_8158 <- eval (uvalueMInt v_8157)
  v_8159 <- eval (lshr v_8156 v_8158)
  v_8160 <- eval (extract v_8155 16 32)
  v_8161 <- eval (lshr v_8160 v_8158)
  v_8162 <- eval (extract v_8155 32 48)
  v_8163 <- eval (lshr v_8162 v_8158)
  v_8164 <- eval (extract v_8155 48 64)
  v_8165 <- eval (lshr v_8164 v_8158)
  v_8166 <- eval (extract v_8155 64 80)
  v_8167 <- eval (lshr v_8166 v_8158)
  v_8168 <- eval (extract v_8155 80 96)
  v_8169 <- eval (lshr v_8168 v_8158)
  v_8170 <- eval (extract v_8155 96 112)
  v_8171 <- eval (lshr v_8170 v_8158)
  v_8172 <- eval (extract v_8155 112 128)
  v_8173 <- eval (lshr v_8172 v_8158)
  v_8174 <- eval (extract v_8155 128 144)
  v_8175 <- eval (lshr v_8174 v_8158)
  v_8176 <- eval (extract v_8155 144 160)
  v_8177 <- eval (lshr v_8176 v_8158)
  v_8178 <- eval (extract v_8155 160 176)
  v_8179 <- eval (lshr v_8178 v_8158)
  v_8180 <- eval (extract v_8155 176 192)
  v_8181 <- eval (lshr v_8180 v_8158)
  v_8182 <- eval (extract v_8155 192 208)
  v_8183 <- eval (lshr v_8182 v_8158)
  v_8184 <- eval (extract v_8155 208 224)
  v_8185 <- eval (lshr v_8184 v_8158)
  v_8186 <- eval (extract v_8155 224 240)
  v_8187 <- eval (lshr v_8186 v_8158)
  v_8188 <- eval (extract v_8155 240 256)
  v_8189 <- eval (lshr v_8188 v_8158)
  v_8190 <- eval (concat v_8187 v_8189)
  v_8191 <- eval (concat v_8185 v_8190)
  v_8192 <- eval (concat v_8183 v_8191)
  v_8193 <- eval (concat v_8181 v_8192)
  v_8194 <- eval (concat v_8179 v_8193)
  v_8195 <- eval (concat v_8177 v_8194)
  v_8196 <- eval (concat v_8175 v_8195)
  v_8197 <- eval (concat v_8173 v_8196)
  v_8198 <- eval (concat v_8171 v_8197)
  v_8199 <- eval (concat v_8169 v_8198)
  v_8200 <- eval (concat v_8167 v_8199)
  v_8201 <- eval (concat v_8165 v_8200)
  v_8202 <- eval (concat v_8163 v_8201)
  v_8203 <- eval (concat v_8161 v_8202)
  v_8204 <- eval (concat v_8159 v_8203)
  v_8205 <- eval (mux v_8154 (bv_nat 256 0) v_8204)
  setRegister (v_3165 : Ymm) v_8205
==========================================
vpsrlw_X86-SYNTAX (v_3173 : Xmm) (v_3175 : Ymm) (v_3176 : Ymm)
  v_8212 <- getRegister (v_3173 : Xmm)
  v_8213 <- eval (extract v_8212 64 128)
  v_8214 <- eval (ugt v_8213 (bv_nat 64 15))
  v_8215 <- getRegister (v_3175 : Ymm)
  v_8216 <- eval (extract v_8215 0 16)
  v_8217 <- eval (extract v_8212 112 128)
  v_8218 <- eval (uvalueMInt v_8217)
  v_8219 <- eval (lshr v_8216 v_8218)
  v_8220 <- eval (extract v_8215 16 32)
  v_8221 <- eval (lshr v_8220 v_8218)
  v_8222 <- eval (extract v_8215 32 48)
  v_8223 <- eval (lshr v_8222 v_8218)
  v_8224 <- eval (extract v_8215 48 64)
  v_8225 <- eval (lshr v_8224 v_8218)
  v_8226 <- eval (extract v_8215 64 80)
  v_8227 <- eval (lshr v_8226 v_8218)
  v_8228 <- eval (extract v_8215 80 96)
  v_8229 <- eval (lshr v_8228 v_8218)
  v_8230 <- eval (extract v_8215 96 112)
  v_8231 <- eval (lshr v_8230 v_8218)
  v_8232 <- eval (extract v_8215 112 128)
  v_8233 <- eval (lshr v_8232 v_8218)
  v_8234 <- eval (extract v_8215 128 144)
  v_8235 <- eval (lshr v_8234 v_8218)
  v_8236 <- eval (extract v_8215 144 160)
  v_8237 <- eval (lshr v_8236 v_8218)
  v_8238 <- eval (extract v_8215 160 176)
  v_8239 <- eval (lshr v_8238 v_8218)
  v_8240 <- eval (extract v_8215 176 192)
  v_8241 <- eval (lshr v_8240 v_8218)
  v_8242 <- eval (extract v_8215 192 208)
  v_8243 <- eval (lshr v_8242 v_8218)
  v_8244 <- eval (extract v_8215 208 224)
  v_8245 <- eval (lshr v_8244 v_8218)
  v_8246 <- eval (extract v_8215 224 240)
  v_8247 <- eval (lshr v_8246 v_8218)
  v_8248 <- eval (extract v_8215 240 256)
  v_8249 <- eval (lshr v_8248 v_8218)
  v_8250 <- eval (concat v_8247 v_8249)
  v_8251 <- eval (concat v_8245 v_8250)
  v_8252 <- eval (concat v_8243 v_8251)
  v_8253 <- eval (concat v_8241 v_8252)
  v_8254 <- eval (concat v_8239 v_8253)
  v_8255 <- eval (concat v_8237 v_8254)
  v_8256 <- eval (concat v_8235 v_8255)
  v_8257 <- eval (concat v_8233 v_8256)
  v_8258 <- eval (concat v_8231 v_8257)
  v_8259 <- eval (concat v_8229 v_8258)
  v_8260 <- eval (concat v_8227 v_8259)
  v_8261 <- eval (concat v_8225 v_8260)
  v_8262 <- eval (concat v_8223 v_8261)
  v_8263 <- eval (concat v_8221 v_8262)
  v_8264 <- eval (concat v_8219 v_8263)
  v_8265 <- eval (mux v_8214 (bv_nat 256 0) v_8264)
  setRegister (v_3176 : Ymm) v_8265
==========================================
vpsubb_X86-SYNTAX (v_3184 : Xmm) (v_3185 : Xmm) (v_3186 : Xmm)
  v_8272 <- getRegister (v_3185 : Xmm)
  v_8273 <- eval (extract v_8272 0 8)
  v_8274 <- getRegister (v_3184 : Xmm)
  v_8275 <- eval (extract v_8274 0 8)
  v_8276 <- eval (sub v_8273 v_8275)
  v_8277 <- eval (extract v_8272 8 16)
  v_8278 <- eval (extract v_8274 8 16)
  v_8279 <- eval (sub v_8277 v_8278)
  v_8280 <- eval (extract v_8272 16 24)
  v_8281 <- eval (extract v_8274 16 24)
  v_8282 <- eval (sub v_8280 v_8281)
  v_8283 <- eval (extract v_8272 24 32)
  v_8284 <- eval (extract v_8274 24 32)
  v_8285 <- eval (sub v_8283 v_8284)
  v_8286 <- eval (extract v_8272 32 40)
  v_8287 <- eval (extract v_8274 32 40)
  v_8288 <- eval (sub v_8286 v_8287)
  v_8289 <- eval (extract v_8272 40 48)
  v_8290 <- eval (extract v_8274 40 48)
  v_8291 <- eval (sub v_8289 v_8290)
  v_8292 <- eval (extract v_8272 48 56)
  v_8293 <- eval (extract v_8274 48 56)
  v_8294 <- eval (sub v_8292 v_8293)
  v_8295 <- eval (extract v_8272 56 64)
  v_8296 <- eval (extract v_8274 56 64)
  v_8297 <- eval (sub v_8295 v_8296)
  v_8298 <- eval (extract v_8272 64 72)
  v_8299 <- eval (extract v_8274 64 72)
  v_8300 <- eval (sub v_8298 v_8299)
  v_8301 <- eval (extract v_8272 72 80)
  v_8302 <- eval (extract v_8274 72 80)
  v_8303 <- eval (sub v_8301 v_8302)
  v_8304 <- eval (extract v_8272 80 88)
  v_8305 <- eval (extract v_8274 80 88)
  v_8306 <- eval (sub v_8304 v_8305)
  v_8307 <- eval (extract v_8272 88 96)
  v_8308 <- eval (extract v_8274 88 96)
  v_8309 <- eval (sub v_8307 v_8308)
  v_8310 <- eval (extract v_8272 96 104)
  v_8311 <- eval (extract v_8274 96 104)
  v_8312 <- eval (sub v_8310 v_8311)
  v_8313 <- eval (extract v_8272 104 112)
  v_8314 <- eval (extract v_8274 104 112)
  v_8315 <- eval (sub v_8313 v_8314)
  v_8316 <- eval (extract v_8272 112 120)
  v_8317 <- eval (extract v_8274 112 120)
  v_8318 <- eval (sub v_8316 v_8317)
  v_8319 <- eval (extract v_8272 120 128)
  v_8320 <- eval (extract v_8274 120 128)
  v_8321 <- eval (sub v_8319 v_8320)
  v_8322 <- eval (concat v_8318 v_8321)
  v_8323 <- eval (concat v_8315 v_8322)
  v_8324 <- eval (concat v_8312 v_8323)
  v_8325 <- eval (concat v_8309 v_8324)
  v_8326 <- eval (concat v_8306 v_8325)
  v_8327 <- eval (concat v_8303 v_8326)
  v_8328 <- eval (concat v_8300 v_8327)
  v_8329 <- eval (concat v_8297 v_8328)
  v_8330 <- eval (concat v_8294 v_8329)
  v_8331 <- eval (concat v_8291 v_8330)
  v_8332 <- eval (concat v_8288 v_8331)
  v_8333 <- eval (concat v_8285 v_8332)
  v_8334 <- eval (concat v_8282 v_8333)
  v_8335 <- eval (concat v_8279 v_8334)
  v_8336 <- eval (concat v_8276 v_8335)
  setRegister (v_3186 : Xmm) v_8336
==========================================
vpsubb_X86-SYNTAX (v_3196 : Ymm) (v_3197 : Ymm) (v_3198 : Ymm)
  v_8343 <- getRegister (v_3197 : Ymm)
  v_8344 <- eval (extract v_8343 0 8)
  v_8345 <- getRegister (v_3196 : Ymm)
  v_8346 <- eval (extract v_8345 0 8)
  v_8347 <- eval (sub v_8344 v_8346)
  v_8348 <- eval (extract v_8343 8 16)
  v_8349 <- eval (extract v_8345 8 16)
  v_8350 <- eval (sub v_8348 v_8349)
  v_8351 <- eval (extract v_8343 16 24)
  v_8352 <- eval (extract v_8345 16 24)
  v_8353 <- eval (sub v_8351 v_8352)
  v_8354 <- eval (extract v_8343 24 32)
  v_8355 <- eval (extract v_8345 24 32)
  v_8356 <- eval (sub v_8354 v_8355)
  v_8357 <- eval (extract v_8343 32 40)
  v_8358 <- eval (extract v_8345 32 40)
  v_8359 <- eval (sub v_8357 v_8358)
  v_8360 <- eval (extract v_8343 40 48)
  v_8361 <- eval (extract v_8345 40 48)
  v_8362 <- eval (sub v_8360 v_8361)
  v_8363 <- eval (extract v_8343 48 56)
  v_8364 <- eval (extract v_8345 48 56)
  v_8365 <- eval (sub v_8363 v_8364)
  v_8366 <- eval (extract v_8343 56 64)
  v_8367 <- eval (extract v_8345 56 64)
  v_8368 <- eval (sub v_8366 v_8367)
  v_8369 <- eval (extract v_8343 64 72)
  v_8370 <- eval (extract v_8345 64 72)
  v_8371 <- eval (sub v_8369 v_8370)
  v_8372 <- eval (extract v_8343 72 80)
  v_8373 <- eval (extract v_8345 72 80)
  v_8374 <- eval (sub v_8372 v_8373)
  v_8375 <- eval (extract v_8343 80 88)
  v_8376 <- eval (extract v_8345 80 88)
  v_8377 <- eval (sub v_8375 v_8376)
  v_8378 <- eval (extract v_8343 88 96)
  v_8379 <- eval (extract v_8345 88 96)
  v_8380 <- eval (sub v_8378 v_8379)
  v_8381 <- eval (extract v_8343 96 104)
  v_8382 <- eval (extract v_8345 96 104)
  v_8383 <- eval (sub v_8381 v_8382)
  v_8384 <- eval (extract v_8343 104 112)
  v_8385 <- eval (extract v_8345 104 112)
  v_8386 <- eval (sub v_8384 v_8385)
  v_8387 <- eval (extract v_8343 112 120)
  v_8388 <- eval (extract v_8345 112 120)
  v_8389 <- eval (sub v_8387 v_8388)
  v_8390 <- eval (extract v_8343 120 128)
  v_8391 <- eval (extract v_8345 120 128)
  v_8392 <- eval (sub v_8390 v_8391)
  v_8393 <- eval (extract v_8343 128 136)
  v_8394 <- eval (extract v_8345 128 136)
  v_8395 <- eval (sub v_8393 v_8394)
  v_8396 <- eval (extract v_8343 136 144)
  v_8397 <- eval (extract v_8345 136 144)
  v_8398 <- eval (sub v_8396 v_8397)
  v_8399 <- eval (extract v_8343 144 152)
  v_8400 <- eval (extract v_8345 144 152)
  v_8401 <- eval (sub v_8399 v_8400)
  v_8402 <- eval (extract v_8343 152 160)
  v_8403 <- eval (extract v_8345 152 160)
  v_8404 <- eval (sub v_8402 v_8403)
  v_8405 <- eval (extract v_8343 160 168)
  v_8406 <- eval (extract v_8345 160 168)
  v_8407 <- eval (sub v_8405 v_8406)
  v_8408 <- eval (extract v_8343 168 176)
  v_8409 <- eval (extract v_8345 168 176)
  v_8410 <- eval (sub v_8408 v_8409)
  v_8411 <- eval (extract v_8343 176 184)
  v_8412 <- eval (extract v_8345 176 184)
  v_8413 <- eval (sub v_8411 v_8412)
  v_8414 <- eval (extract v_8343 184 192)
  v_8415 <- eval (extract v_8345 184 192)
  v_8416 <- eval (sub v_8414 v_8415)
  v_8417 <- eval (extract v_8343 192 200)
  v_8418 <- eval (extract v_8345 192 200)
  v_8419 <- eval (sub v_8417 v_8418)
  v_8420 <- eval (extract v_8343 200 208)
  v_8421 <- eval (extract v_8345 200 208)
  v_8422 <- eval (sub v_8420 v_8421)
  v_8423 <- eval (extract v_8343 208 216)
  v_8424 <- eval (extract v_8345 208 216)
  v_8425 <- eval (sub v_8423 v_8424)
  v_8426 <- eval (extract v_8343 216 224)
  v_8427 <- eval (extract v_8345 216 224)
  v_8428 <- eval (sub v_8426 v_8427)
  v_8429 <- eval (extract v_8343 224 232)
  v_8430 <- eval (extract v_8345 224 232)
  v_8431 <- eval (sub v_8429 v_8430)
  v_8432 <- eval (extract v_8343 232 240)
  v_8433 <- eval (extract v_8345 232 240)
  v_8434 <- eval (sub v_8432 v_8433)
  v_8435 <- eval (extract v_8343 240 248)
  v_8436 <- eval (extract v_8345 240 248)
  v_8437 <- eval (sub v_8435 v_8436)
  v_8438 <- eval (extract v_8343 248 256)
  v_8439 <- eval (extract v_8345 248 256)
  v_8440 <- eval (sub v_8438 v_8439)
  v_8441 <- eval (concat v_8437 v_8440)
  v_8442 <- eval (concat v_8434 v_8441)
  v_8443 <- eval (concat v_8431 v_8442)
  v_8444 <- eval (concat v_8428 v_8443)
  v_8445 <- eval (concat v_8425 v_8444)
  v_8446 <- eval (concat v_8422 v_8445)
  v_8447 <- eval (concat v_8419 v_8446)
  v_8448 <- eval (concat v_8416 v_8447)
  v_8449 <- eval (concat v_8413 v_8448)
  v_8450 <- eval (concat v_8410 v_8449)
  v_8451 <- eval (concat v_8407 v_8450)
  v_8452 <- eval (concat v_8404 v_8451)
  v_8453 <- eval (concat v_8401 v_8452)
  v_8454 <- eval (concat v_8398 v_8453)
  v_8455 <- eval (concat v_8395 v_8454)
  v_8456 <- eval (concat v_8392 v_8455)
  v_8457 <- eval (concat v_8389 v_8456)
  v_8458 <- eval (concat v_8386 v_8457)
  v_8459 <- eval (concat v_8383 v_8458)
  v_8460 <- eval (concat v_8380 v_8459)
  v_8461 <- eval (concat v_8377 v_8460)
  v_8462 <- eval (concat v_8374 v_8461)
  v_8463 <- eval (concat v_8371 v_8462)
  v_8464 <- eval (concat v_8368 v_8463)
  v_8465 <- eval (concat v_8365 v_8464)
  v_8466 <- eval (concat v_8362 v_8465)
  v_8467 <- eval (concat v_8359 v_8466)
  v_8468 <- eval (concat v_8356 v_8467)
  v_8469 <- eval (concat v_8353 v_8468)
  v_8470 <- eval (concat v_8350 v_8469)
  v_8471 <- eval (concat v_8347 v_8470)
  setRegister (v_3198 : Ymm) v_8471
==========================================
vpsubd_X86-SYNTAX (v_3206 : Xmm) (v_3207 : Xmm) (v_3208 : Xmm)
  v_8478 <- getRegister (v_3207 : Xmm)
  v_8479 <- eval (extract v_8478 0 32)
  v_8480 <- getRegister (v_3206 : Xmm)
  v_8481 <- eval (extract v_8480 0 32)
  v_8482 <- eval (sub v_8479 v_8481)
  v_8483 <- eval (extract v_8478 32 64)
  v_8484 <- eval (extract v_8480 32 64)
  v_8485 <- eval (sub v_8483 v_8484)
  v_8486 <- eval (extract v_8478 64 96)
  v_8487 <- eval (extract v_8480 64 96)
  v_8488 <- eval (sub v_8486 v_8487)
  v_8489 <- eval (extract v_8478 96 128)
  v_8490 <- eval (extract v_8480 96 128)
  v_8491 <- eval (sub v_8489 v_8490)
  v_8492 <- eval (concat v_8488 v_8491)
  v_8493 <- eval (concat v_8485 v_8492)
  v_8494 <- eval (concat v_8482 v_8493)
  setRegister (v_3208 : Xmm) v_8494
==========================================
vpsubd_X86-SYNTAX (v_3218 : Ymm) (v_3219 : Ymm) (v_3220 : Ymm)
  v_8501 <- getRegister (v_3219 : Ymm)
  v_8502 <- eval (extract v_8501 0 32)
  v_8503 <- getRegister (v_3218 : Ymm)
  v_8504 <- eval (extract v_8503 0 32)
  v_8505 <- eval (sub v_8502 v_8504)
  v_8506 <- eval (extract v_8501 32 64)
  v_8507 <- eval (extract v_8503 32 64)
  v_8508 <- eval (sub v_8506 v_8507)
  v_8509 <- eval (extract v_8501 64 96)
  v_8510 <- eval (extract v_8503 64 96)
  v_8511 <- eval (sub v_8509 v_8510)
  v_8512 <- eval (extract v_8501 96 128)
  v_8513 <- eval (extract v_8503 96 128)
  v_8514 <- eval (sub v_8512 v_8513)
  v_8515 <- eval (extract v_8501 128 160)
  v_8516 <- eval (extract v_8503 128 160)
  v_8517 <- eval (sub v_8515 v_8516)
  v_8518 <- eval (extract v_8501 160 192)
  v_8519 <- eval (extract v_8503 160 192)
  v_8520 <- eval (sub v_8518 v_8519)
  v_8521 <- eval (extract v_8501 192 224)
  v_8522 <- eval (extract v_8503 192 224)
  v_8523 <- eval (sub v_8521 v_8522)
  v_8524 <- eval (extract v_8501 224 256)
  v_8525 <- eval (extract v_8503 224 256)
  v_8526 <- eval (sub v_8524 v_8525)
  v_8527 <- eval (concat v_8523 v_8526)
  v_8528 <- eval (concat v_8520 v_8527)
  v_8529 <- eval (concat v_8517 v_8528)
  v_8530 <- eval (concat v_8514 v_8529)
  v_8531 <- eval (concat v_8511 v_8530)
  v_8532 <- eval (concat v_8508 v_8531)
  v_8533 <- eval (concat v_8505 v_8532)
  setRegister (v_3220 : Ymm) v_8533
==========================================
vpsubq_X86-SYNTAX (v_3228 : Xmm) (v_3229 : Xmm) (v_3230 : Xmm)
  v_8540 <- getRegister (v_3229 : Xmm)
  v_8541 <- eval (extract v_8540 0 64)
  v_8542 <- getRegister (v_3228 : Xmm)
  v_8543 <- eval (extract v_8542 0 64)
  v_8544 <- eval (sub v_8541 v_8543)
  v_8545 <- eval (extract v_8540 64 128)
  v_8546 <- eval (extract v_8542 64 128)
  v_8547 <- eval (sub v_8545 v_8546)
  v_8548 <- eval (concat v_8544 v_8547)
  setRegister (v_3230 : Xmm) v_8548
==========================================
vpsubq_X86-SYNTAX (v_3240 : Ymm) (v_3241 : Ymm) (v_3242 : Ymm)
  v_8555 <- getRegister (v_3241 : Ymm)
  v_8556 <- eval (extract v_8555 0 64)
  v_8557 <- getRegister (v_3240 : Ymm)
  v_8558 <- eval (extract v_8557 0 64)
  v_8559 <- eval (sub v_8556 v_8558)
  v_8560 <- eval (extract v_8555 64 128)
  v_8561 <- eval (extract v_8557 64 128)
  v_8562 <- eval (sub v_8560 v_8561)
  v_8563 <- eval (extract v_8555 128 192)
  v_8564 <- eval (extract v_8557 128 192)
  v_8565 <- eval (sub v_8563 v_8564)
  v_8566 <- eval (extract v_8555 192 256)
  v_8567 <- eval (extract v_8557 192 256)
  v_8568 <- eval (sub v_8566 v_8567)
  v_8569 <- eval (concat v_8565 v_8568)
  v_8570 <- eval (concat v_8562 v_8569)
  v_8571 <- eval (concat v_8559 v_8570)
  setRegister (v_3242 : Ymm) v_8571
==========================================
vpsubsb_X86-SYNTAX (v_3250 : Xmm) (v_3251 : Xmm) (v_3252 : Xmm)
  v_8578 <- getRegister (v_3251 : Xmm)
  v_8579 <- eval (extract v_8578 0 8)
  v_8580 <- eval (svalueMInt v_8579)
  v_8581 <- eval (mi 10 v_8580)
  v_8582 <- getRegister (v_3250 : Xmm)
  v_8583 <- eval (extract v_8582 0 8)
  v_8584 <- eval (svalueMInt v_8583)
  v_8585 <- eval (mi 10 v_8584)
  v_8586 <- eval (sub v_8581 v_8585)
  v_8587 <- eval (sgt v_8586 (bv_nat 10 127))
  v_8588 <- eval (slt v_8586 (bv_nat 10 896))
  v_8589 <- eval (extract v_8586 2 10)
  v_8590 <- eval (mux v_8588 (bv_nat 8 128) v_8589)
  v_8591 <- eval (mux v_8587 (bv_nat 8 127) v_8590)
  v_8592 <- eval (extract v_8578 8 16)
  v_8593 <- eval (svalueMInt v_8592)
  v_8594 <- eval (mi 10 v_8593)
  v_8595 <- eval (extract v_8582 8 16)
  v_8596 <- eval (svalueMInt v_8595)
  v_8597 <- eval (mi 10 v_8596)
  v_8598 <- eval (sub v_8594 v_8597)
  v_8599 <- eval (sgt v_8598 (bv_nat 10 127))
  v_8600 <- eval (slt v_8598 (bv_nat 10 896))
  v_8601 <- eval (extract v_8598 2 10)
  v_8602 <- eval (mux v_8600 (bv_nat 8 128) v_8601)
  v_8603 <- eval (mux v_8599 (bv_nat 8 127) v_8602)
  v_8604 <- eval (extract v_8578 16 24)
  v_8605 <- eval (svalueMInt v_8604)
  v_8606 <- eval (mi 10 v_8605)
  v_8607 <- eval (extract v_8582 16 24)
  v_8608 <- eval (svalueMInt v_8607)
  v_8609 <- eval (mi 10 v_8608)
  v_8610 <- eval (sub v_8606 v_8609)
  v_8611 <- eval (sgt v_8610 (bv_nat 10 127))
  v_8612 <- eval (slt v_8610 (bv_nat 10 896))
  v_8613 <- eval (extract v_8610 2 10)
  v_8614 <- eval (mux v_8612 (bv_nat 8 128) v_8613)
  v_8615 <- eval (mux v_8611 (bv_nat 8 127) v_8614)
  v_8616 <- eval (extract v_8578 24 32)
  v_8617 <- eval (svalueMInt v_8616)
  v_8618 <- eval (mi 10 v_8617)
  v_8619 <- eval (extract v_8582 24 32)
  v_8620 <- eval (svalueMInt v_8619)
  v_8621 <- eval (mi 10 v_8620)
  v_8622 <- eval (sub v_8618 v_8621)
  v_8623 <- eval (sgt v_8622 (bv_nat 10 127))
  v_8624 <- eval (slt v_8622 (bv_nat 10 896))
  v_8625 <- eval (extract v_8622 2 10)
  v_8626 <- eval (mux v_8624 (bv_nat 8 128) v_8625)
  v_8627 <- eval (mux v_8623 (bv_nat 8 127) v_8626)
  v_8628 <- eval (extract v_8578 32 40)
  v_8629 <- eval (svalueMInt v_8628)
  v_8630 <- eval (mi 10 v_8629)
  v_8631 <- eval (extract v_8582 32 40)
  v_8632 <- eval (svalueMInt v_8631)
  v_8633 <- eval (mi 10 v_8632)
  v_8634 <- eval (sub v_8630 v_8633)
  v_8635 <- eval (sgt v_8634 (bv_nat 10 127))
  v_8636 <- eval (slt v_8634 (bv_nat 10 896))
  v_8637 <- eval (extract v_8634 2 10)
  v_8638 <- eval (mux v_8636 (bv_nat 8 128) v_8637)
  v_8639 <- eval (mux v_8635 (bv_nat 8 127) v_8638)
  v_8640 <- eval (extract v_8578 40 48)
  v_8641 <- eval (svalueMInt v_8640)
  v_8642 <- eval (mi 10 v_8641)
  v_8643 <- eval (extract v_8582 40 48)
  v_8644 <- eval (svalueMInt v_8643)
  v_8645 <- eval (mi 10 v_8644)
  v_8646 <- eval (sub v_8642 v_8645)
  v_8647 <- eval (sgt v_8646 (bv_nat 10 127))
  v_8648 <- eval (slt v_8646 (bv_nat 10 896))
  v_8649 <- eval (extract v_8646 2 10)
  v_8650 <- eval (mux v_8648 (bv_nat 8 128) v_8649)
  v_8651 <- eval (mux v_8647 (bv_nat 8 127) v_8650)
  v_8652 <- eval (extract v_8578 48 56)
  v_8653 <- eval (svalueMInt v_8652)
  v_8654 <- eval (mi 10 v_8653)
  v_8655 <- eval (extract v_8582 48 56)
  v_8656 <- eval (svalueMInt v_8655)
  v_8657 <- eval (mi 10 v_8656)
  v_8658 <- eval (sub v_8654 v_8657)
  v_8659 <- eval (sgt v_8658 (bv_nat 10 127))
  v_8660 <- eval (slt v_8658 (bv_nat 10 896))
  v_8661 <- eval (extract v_8658 2 10)
  v_8662 <- eval (mux v_8660 (bv_nat 8 128) v_8661)
  v_8663 <- eval (mux v_8659 (bv_nat 8 127) v_8662)
  v_8664 <- eval (extract v_8578 56 64)
  v_8665 <- eval (svalueMInt v_8664)
  v_8666 <- eval (mi 10 v_8665)
  v_8667 <- eval (extract v_8582 56 64)
  v_8668 <- eval (svalueMInt v_8667)
  v_8669 <- eval (mi 10 v_8668)
  v_8670 <- eval (sub v_8666 v_8669)
  v_8671 <- eval (sgt v_8670 (bv_nat 10 127))
  v_8672 <- eval (slt v_8670 (bv_nat 10 896))
  v_8673 <- eval (extract v_8670 2 10)
  v_8674 <- eval (mux v_8672 (bv_nat 8 128) v_8673)
  v_8675 <- eval (mux v_8671 (bv_nat 8 127) v_8674)
  v_8676 <- eval (extract v_8578 64 72)
  v_8677 <- eval (svalueMInt v_8676)
  v_8678 <- eval (mi 10 v_8677)
  v_8679 <- eval (extract v_8582 64 72)
  v_8680 <- eval (svalueMInt v_8679)
  v_8681 <- eval (mi 10 v_8680)
  v_8682 <- eval (sub v_8678 v_8681)
  v_8683 <- eval (sgt v_8682 (bv_nat 10 127))
  v_8684 <- eval (slt v_8682 (bv_nat 10 896))
  v_8685 <- eval (extract v_8682 2 10)
  v_8686 <- eval (mux v_8684 (bv_nat 8 128) v_8685)
  v_8687 <- eval (mux v_8683 (bv_nat 8 127) v_8686)
  v_8688 <- eval (extract v_8578 72 80)
  v_8689 <- eval (svalueMInt v_8688)
  v_8690 <- eval (mi 10 v_8689)
  v_8691 <- eval (extract v_8582 72 80)
  v_8692 <- eval (svalueMInt v_8691)
  v_8693 <- eval (mi 10 v_8692)
  v_8694 <- eval (sub v_8690 v_8693)
  v_8695 <- eval (sgt v_8694 (bv_nat 10 127))
  v_8696 <- eval (slt v_8694 (bv_nat 10 896))
  v_8697 <- eval (extract v_8694 2 10)
  v_8698 <- eval (mux v_8696 (bv_nat 8 128) v_8697)
  v_8699 <- eval (mux v_8695 (bv_nat 8 127) v_8698)
  v_8700 <- eval (extract v_8578 80 88)
  v_8701 <- eval (svalueMInt v_8700)
  v_8702 <- eval (mi 10 v_8701)
  v_8703 <- eval (extract v_8582 80 88)
  v_8704 <- eval (svalueMInt v_8703)
  v_8705 <- eval (mi 10 v_8704)
  v_8706 <- eval (sub v_8702 v_8705)
  v_8707 <- eval (sgt v_8706 (bv_nat 10 127))
  v_8708 <- eval (slt v_8706 (bv_nat 10 896))
  v_8709 <- eval (extract v_8706 2 10)
  v_8710 <- eval (mux v_8708 (bv_nat 8 128) v_8709)
  v_8711 <- eval (mux v_8707 (bv_nat 8 127) v_8710)
  v_8712 <- eval (extract v_8578 88 96)
  v_8713 <- eval (svalueMInt v_8712)
  v_8714 <- eval (mi 10 v_8713)
  v_8715 <- eval (extract v_8582 88 96)
  v_8716 <- eval (svalueMInt v_8715)
  v_8717 <- eval (mi 10 v_8716)
  v_8718 <- eval (sub v_8714 v_8717)
  v_8719 <- eval (sgt v_8718 (bv_nat 10 127))
  v_8720 <- eval (slt v_8718 (bv_nat 10 896))
  v_8721 <- eval (extract v_8718 2 10)
  v_8722 <- eval (mux v_8720 (bv_nat 8 128) v_8721)
  v_8723 <- eval (mux v_8719 (bv_nat 8 127) v_8722)
  v_8724 <- eval (extract v_8578 96 104)
  v_8725 <- eval (svalueMInt v_8724)
  v_8726 <- eval (mi 10 v_8725)
  v_8727 <- eval (extract v_8582 96 104)
  v_8728 <- eval (svalueMInt v_8727)
  v_8729 <- eval (mi 10 v_8728)
  v_8730 <- eval (sub v_8726 v_8729)
  v_8731 <- eval (sgt v_8730 (bv_nat 10 127))
  v_8732 <- eval (slt v_8730 (bv_nat 10 896))
  v_8733 <- eval (extract v_8730 2 10)
  v_8734 <- eval (mux v_8732 (bv_nat 8 128) v_8733)
  v_8735 <- eval (mux v_8731 (bv_nat 8 127) v_8734)
  v_8736 <- eval (extract v_8578 104 112)
  v_8737 <- eval (svalueMInt v_8736)
  v_8738 <- eval (mi 10 v_8737)
  v_8739 <- eval (extract v_8582 104 112)
  v_8740 <- eval (svalueMInt v_8739)
  v_8741 <- eval (mi 10 v_8740)
  v_8742 <- eval (sub v_8738 v_8741)
  v_8743 <- eval (sgt v_8742 (bv_nat 10 127))
  v_8744 <- eval (slt v_8742 (bv_nat 10 896))
  v_8745 <- eval (extract v_8742 2 10)
  v_8746 <- eval (mux v_8744 (bv_nat 8 128) v_8745)
  v_8747 <- eval (mux v_8743 (bv_nat 8 127) v_8746)
  v_8748 <- eval (extract v_8578 112 120)
  v_8749 <- eval (svalueMInt v_8748)
  v_8750 <- eval (mi 10 v_8749)
  v_8751 <- eval (extract v_8582 112 120)
  v_8752 <- eval (svalueMInt v_8751)
  v_8753 <- eval (mi 10 v_8752)
  v_8754 <- eval (sub v_8750 v_8753)
  v_8755 <- eval (sgt v_8754 (bv_nat 10 127))
  v_8756 <- eval (slt v_8754 (bv_nat 10 896))
  v_8757 <- eval (extract v_8754 2 10)
  v_8758 <- eval (mux v_8756 (bv_nat 8 128) v_8757)
  v_8759 <- eval (mux v_8755 (bv_nat 8 127) v_8758)
  v_8760 <- eval (extract v_8578 120 128)
  v_8761 <- eval (svalueMInt v_8760)
  v_8762 <- eval (mi 10 v_8761)
  v_8763 <- eval (extract v_8582 120 128)
  v_8764 <- eval (svalueMInt v_8763)
  v_8765 <- eval (mi 10 v_8764)
  v_8766 <- eval (sub v_8762 v_8765)
  v_8767 <- eval (sgt v_8766 (bv_nat 10 127))
  v_8768 <- eval (slt v_8766 (bv_nat 10 896))
  v_8769 <- eval (extract v_8766 2 10)
  v_8770 <- eval (mux v_8768 (bv_nat 8 128) v_8769)
  v_8771 <- eval (mux v_8767 (bv_nat 8 127) v_8770)
  v_8772 <- eval (concat v_8759 v_8771)
  v_8773 <- eval (concat v_8747 v_8772)
  v_8774 <- eval (concat v_8735 v_8773)
  v_8775 <- eval (concat v_8723 v_8774)
  v_8776 <- eval (concat v_8711 v_8775)
  v_8777 <- eval (concat v_8699 v_8776)
  v_8778 <- eval (concat v_8687 v_8777)
  v_8779 <- eval (concat v_8675 v_8778)
  v_8780 <- eval (concat v_8663 v_8779)
  v_8781 <- eval (concat v_8651 v_8780)
  v_8782 <- eval (concat v_8639 v_8781)
  v_8783 <- eval (concat v_8627 v_8782)
  v_8784 <- eval (concat v_8615 v_8783)
  v_8785 <- eval (concat v_8603 v_8784)
  v_8786 <- eval (concat v_8591 v_8785)
  setRegister (v_3252 : Xmm) v_8786
==========================================
vpsubsb_X86-SYNTAX (v_3262 : Ymm) (v_3263 : Ymm) (v_3264 : Ymm)
  v_8793 <- getRegister (v_3263 : Ymm)
  v_8794 <- eval (extract v_8793 0 8)
  v_8795 <- eval (svalueMInt v_8794)
  v_8796 <- eval (mi 10 v_8795)
  v_8797 <- getRegister (v_3262 : Ymm)
  v_8798 <- eval (extract v_8797 0 8)
  v_8799 <- eval (svalueMInt v_8798)
  v_8800 <- eval (mi 10 v_8799)
  v_8801 <- eval (sub v_8796 v_8800)
  v_8802 <- eval (sgt v_8801 (bv_nat 10 127))
  v_8803 <- eval (slt v_8801 (bv_nat 10 896))
  v_8804 <- eval (extract v_8801 2 10)
  v_8805 <- eval (mux v_8803 (bv_nat 8 128) v_8804)
  v_8806 <- eval (mux v_8802 (bv_nat 8 127) v_8805)
  v_8807 <- eval (extract v_8793 8 16)
  v_8808 <- eval (svalueMInt v_8807)
  v_8809 <- eval (mi 10 v_8808)
  v_8810 <- eval (extract v_8797 8 16)
  v_8811 <- eval (svalueMInt v_8810)
  v_8812 <- eval (mi 10 v_8811)
  v_8813 <- eval (sub v_8809 v_8812)
  v_8814 <- eval (sgt v_8813 (bv_nat 10 127))
  v_8815 <- eval (slt v_8813 (bv_nat 10 896))
  v_8816 <- eval (extract v_8813 2 10)
  v_8817 <- eval (mux v_8815 (bv_nat 8 128) v_8816)
  v_8818 <- eval (mux v_8814 (bv_nat 8 127) v_8817)
  v_8819 <- eval (extract v_8793 16 24)
  v_8820 <- eval (svalueMInt v_8819)
  v_8821 <- eval (mi 10 v_8820)
  v_8822 <- eval (extract v_8797 16 24)
  v_8823 <- eval (svalueMInt v_8822)
  v_8824 <- eval (mi 10 v_8823)
  v_8825 <- eval (sub v_8821 v_8824)
  v_8826 <- eval (sgt v_8825 (bv_nat 10 127))
  v_8827 <- eval (slt v_8825 (bv_nat 10 896))
  v_8828 <- eval (extract v_8825 2 10)
  v_8829 <- eval (mux v_8827 (bv_nat 8 128) v_8828)
  v_8830 <- eval (mux v_8826 (bv_nat 8 127) v_8829)
  v_8831 <- eval (extract v_8793 24 32)
  v_8832 <- eval (svalueMInt v_8831)
  v_8833 <- eval (mi 10 v_8832)
  v_8834 <- eval (extract v_8797 24 32)
  v_8835 <- eval (svalueMInt v_8834)
  v_8836 <- eval (mi 10 v_8835)
  v_8837 <- eval (sub v_8833 v_8836)
  v_8838 <- eval (sgt v_8837 (bv_nat 10 127))
  v_8839 <- eval (slt v_8837 (bv_nat 10 896))
  v_8840 <- eval (extract v_8837 2 10)
  v_8841 <- eval (mux v_8839 (bv_nat 8 128) v_8840)
  v_8842 <- eval (mux v_8838 (bv_nat 8 127) v_8841)
  v_8843 <- eval (extract v_8793 32 40)
  v_8844 <- eval (svalueMInt v_8843)
  v_8845 <- eval (mi 10 v_8844)
  v_8846 <- eval (extract v_8797 32 40)
  v_8847 <- eval (svalueMInt v_8846)
  v_8848 <- eval (mi 10 v_8847)
  v_8849 <- eval (sub v_8845 v_8848)
  v_8850 <- eval (sgt v_8849 (bv_nat 10 127))
  v_8851 <- eval (slt v_8849 (bv_nat 10 896))
  v_8852 <- eval (extract v_8849 2 10)
  v_8853 <- eval (mux v_8851 (bv_nat 8 128) v_8852)
  v_8854 <- eval (mux v_8850 (bv_nat 8 127) v_8853)
  v_8855 <- eval (extract v_8793 40 48)
  v_8856 <- eval (svalueMInt v_8855)
  v_8857 <- eval (mi 10 v_8856)
  v_8858 <- eval (extract v_8797 40 48)
  v_8859 <- eval (svalueMInt v_8858)
  v_8860 <- eval (mi 10 v_8859)
  v_8861 <- eval (sub v_8857 v_8860)
  v_8862 <- eval (sgt v_8861 (bv_nat 10 127))
  v_8863 <- eval (slt v_8861 (bv_nat 10 896))
  v_8864 <- eval (extract v_8861 2 10)
  v_8865 <- eval (mux v_8863 (bv_nat 8 128) v_8864)
  v_8866 <- eval (mux v_8862 (bv_nat 8 127) v_8865)
  v_8867 <- eval (extract v_8793 48 56)
  v_8868 <- eval (svalueMInt v_8867)
  v_8869 <- eval (mi 10 v_8868)
  v_8870 <- eval (extract v_8797 48 56)
  v_8871 <- eval (svalueMInt v_8870)
  v_8872 <- eval (mi 10 v_8871)
  v_8873 <- eval (sub v_8869 v_8872)
  v_8874 <- eval (sgt v_8873 (bv_nat 10 127))
  v_8875 <- eval (slt v_8873 (bv_nat 10 896))
  v_8876 <- eval (extract v_8873 2 10)
  v_8877 <- eval (mux v_8875 (bv_nat 8 128) v_8876)
  v_8878 <- eval (mux v_8874 (bv_nat 8 127) v_8877)
  v_8879 <- eval (extract v_8793 56 64)
  v_8880 <- eval (svalueMInt v_8879)
  v_8881 <- eval (mi 10 v_8880)
  v_8882 <- eval (extract v_8797 56 64)
  v_8883 <- eval (svalueMInt v_8882)
  v_8884 <- eval (mi 10 v_8883)
  v_8885 <- eval (sub v_8881 v_8884)
  v_8886 <- eval (sgt v_8885 (bv_nat 10 127))
  v_8887 <- eval (slt v_8885 (bv_nat 10 896))
  v_8888 <- eval (extract v_8885 2 10)
  v_8889 <- eval (mux v_8887 (bv_nat 8 128) v_8888)
  v_8890 <- eval (mux v_8886 (bv_nat 8 127) v_8889)
  v_8891 <- eval (extract v_8793 64 72)
  v_8892 <- eval (svalueMInt v_8891)
  v_8893 <- eval (mi 10 v_8892)
  v_8894 <- eval (extract v_8797 64 72)
  v_8895 <- eval (svalueMInt v_8894)
  v_8896 <- eval (mi 10 v_8895)
  v_8897 <- eval (sub v_8893 v_8896)
  v_8898 <- eval (sgt v_8897 (bv_nat 10 127))
  v_8899 <- eval (slt v_8897 (bv_nat 10 896))
  v_8900 <- eval (extract v_8897 2 10)
  v_8901 <- eval (mux v_8899 (bv_nat 8 128) v_8900)
  v_8902 <- eval (mux v_8898 (bv_nat 8 127) v_8901)
  v_8903 <- eval (extract v_8793 72 80)
  v_8904 <- eval (svalueMInt v_8903)
  v_8905 <- eval (mi 10 v_8904)
  v_8906 <- eval (extract v_8797 72 80)
  v_8907 <- eval (svalueMInt v_8906)
  v_8908 <- eval (mi 10 v_8907)
  v_8909 <- eval (sub v_8905 v_8908)
  v_8910 <- eval (sgt v_8909 (bv_nat 10 127))
  v_8911 <- eval (slt v_8909 (bv_nat 10 896))
  v_8912 <- eval (extract v_8909 2 10)
  v_8913 <- eval (mux v_8911 (bv_nat 8 128) v_8912)
  v_8914 <- eval (mux v_8910 (bv_nat 8 127) v_8913)
  v_8915 <- eval (extract v_8793 80 88)
  v_8916 <- eval (svalueMInt v_8915)
  v_8917 <- eval (mi 10 v_8916)
  v_8918 <- eval (extract v_8797 80 88)
  v_8919 <- eval (svalueMInt v_8918)
  v_8920 <- eval (mi 10 v_8919)
  v_8921 <- eval (sub v_8917 v_8920)
  v_8922 <- eval (sgt v_8921 (bv_nat 10 127))
  v_8923 <- eval (slt v_8921 (bv_nat 10 896))
  v_8924 <- eval (extract v_8921 2 10)
  v_8925 <- eval (mux v_8923 (bv_nat 8 128) v_8924)
  v_8926 <- eval (mux v_8922 (bv_nat 8 127) v_8925)
  v_8927 <- eval (extract v_8793 88 96)
  v_8928 <- eval (svalueMInt v_8927)
  v_8929 <- eval (mi 10 v_8928)
  v_8930 <- eval (extract v_8797 88 96)
  v_8931 <- eval (svalueMInt v_8930)
  v_8932 <- eval (mi 10 v_8931)
  v_8933 <- eval (sub v_8929 v_8932)
  v_8934 <- eval (sgt v_8933 (bv_nat 10 127))
  v_8935 <- eval (slt v_8933 (bv_nat 10 896))
  v_8936 <- eval (extract v_8933 2 10)
  v_8937 <- eval (mux v_8935 (bv_nat 8 128) v_8936)
  v_8938 <- eval (mux v_8934 (bv_nat 8 127) v_8937)
  v_8939 <- eval (extract v_8793 96 104)
  v_8940 <- eval (svalueMInt v_8939)
  v_8941 <- eval (mi 10 v_8940)
  v_8942 <- eval (extract v_8797 96 104)
  v_8943 <- eval (svalueMInt v_8942)
  v_8944 <- eval (mi 10 v_8943)
  v_8945 <- eval (sub v_8941 v_8944)
  v_8946 <- eval (sgt v_8945 (bv_nat 10 127))
  v_8947 <- eval (slt v_8945 (bv_nat 10 896))
  v_8948 <- eval (extract v_8945 2 10)
  v_8949 <- eval (mux v_8947 (bv_nat 8 128) v_8948)
  v_8950 <- eval (mux v_8946 (bv_nat 8 127) v_8949)
  v_8951 <- eval (extract v_8793 104 112)
  v_8952 <- eval (svalueMInt v_8951)
  v_8953 <- eval (mi 10 v_8952)
  v_8954 <- eval (extract v_8797 104 112)
  v_8955 <- eval (svalueMInt v_8954)
  v_8956 <- eval (mi 10 v_8955)
  v_8957 <- eval (sub v_8953 v_8956)
  v_8958 <- eval (sgt v_8957 (bv_nat 10 127))
  v_8959 <- eval (slt v_8957 (bv_nat 10 896))
  v_8960 <- eval (extract v_8957 2 10)
  v_8961 <- eval (mux v_8959 (bv_nat 8 128) v_8960)
  v_8962 <- eval (mux v_8958 (bv_nat 8 127) v_8961)
  v_8963 <- eval (extract v_8793 112 120)
  v_8964 <- eval (svalueMInt v_8963)
  v_8965 <- eval (mi 10 v_8964)
  v_8966 <- eval (extract v_8797 112 120)
  v_8967 <- eval (svalueMInt v_8966)
  v_8968 <- eval (mi 10 v_8967)
  v_8969 <- eval (sub v_8965 v_8968)
  v_8970 <- eval (sgt v_8969 (bv_nat 10 127))
  v_8971 <- eval (slt v_8969 (bv_nat 10 896))
  v_8972 <- eval (extract v_8969 2 10)
  v_8973 <- eval (mux v_8971 (bv_nat 8 128) v_8972)
  v_8974 <- eval (mux v_8970 (bv_nat 8 127) v_8973)
  v_8975 <- eval (extract v_8793 120 128)
  v_8976 <- eval (svalueMInt v_8975)
  v_8977 <- eval (mi 10 v_8976)
  v_8978 <- eval (extract v_8797 120 128)
  v_8979 <- eval (svalueMInt v_8978)
  v_8980 <- eval (mi 10 v_8979)
  v_8981 <- eval (sub v_8977 v_8980)
  v_8982 <- eval (sgt v_8981 (bv_nat 10 127))
  v_8983 <- eval (slt v_8981 (bv_nat 10 896))
  v_8984 <- eval (extract v_8981 2 10)
  v_8985 <- eval (mux v_8983 (bv_nat 8 128) v_8984)
  v_8986 <- eval (mux v_8982 (bv_nat 8 127) v_8985)
  v_8987 <- eval (extract v_8793 128 136)
  v_8988 <- eval (svalueMInt v_8987)
  v_8989 <- eval (mi 10 v_8988)
  v_8990 <- eval (extract v_8797 128 136)
  v_8991 <- eval (svalueMInt v_8990)
  v_8992 <- eval (mi 10 v_8991)
  v_8993 <- eval (sub v_8989 v_8992)
  v_8994 <- eval (sgt v_8993 (bv_nat 10 127))
  v_8995 <- eval (slt v_8993 (bv_nat 10 896))
  v_8996 <- eval (extract v_8993 2 10)
  v_8997 <- eval (mux v_8995 (bv_nat 8 128) v_8996)
  v_8998 <- eval (mux v_8994 (bv_nat 8 127) v_8997)
  v_8999 <- eval (extract v_8793 136 144)
  v_9000 <- eval (svalueMInt v_8999)
  v_9001 <- eval (mi 10 v_9000)
  v_9002 <- eval (extract v_8797 136 144)
  v_9003 <- eval (svalueMInt v_9002)
  v_9004 <- eval (mi 10 v_9003)
  v_9005 <- eval (sub v_9001 v_9004)
  v_9006 <- eval (sgt v_9005 (bv_nat 10 127))
  v_9007 <- eval (slt v_9005 (bv_nat 10 896))
  v_9008 <- eval (extract v_9005 2 10)
  v_9009 <- eval (mux v_9007 (bv_nat 8 128) v_9008)
  v_9010 <- eval (mux v_9006 (bv_nat 8 127) v_9009)
  v_9011 <- eval (extract v_8793 144 152)
  v_9012 <- eval (svalueMInt v_9011)
  v_9013 <- eval (mi 10 v_9012)
  v_9014 <- eval (extract v_8797 144 152)
  v_9015 <- eval (svalueMInt v_9014)
  v_9016 <- eval (mi 10 v_9015)
  v_9017 <- eval (sub v_9013 v_9016)
  v_9018 <- eval (sgt v_9017 (bv_nat 10 127))
  v_9019 <- eval (slt v_9017 (bv_nat 10 896))
  v_9020 <- eval (extract v_9017 2 10)
  v_9021 <- eval (mux v_9019 (bv_nat 8 128) v_9020)
  v_9022 <- eval (mux v_9018 (bv_nat 8 127) v_9021)
  v_9023 <- eval (extract v_8793 152 160)
  v_9024 <- eval (svalueMInt v_9023)
  v_9025 <- eval (mi 10 v_9024)
  v_9026 <- eval (extract v_8797 152 160)
  v_9027 <- eval (svalueMInt v_9026)
  v_9028 <- eval (mi 10 v_9027)
  v_9029 <- eval (sub v_9025 v_9028)
  v_9030 <- eval (sgt v_9029 (bv_nat 10 127))
  v_9031 <- eval (slt v_9029 (bv_nat 10 896))
  v_9032 <- eval (extract v_9029 2 10)
  v_9033 <- eval (mux v_9031 (bv_nat 8 128) v_9032)
  v_9034 <- eval (mux v_9030 (bv_nat 8 127) v_9033)
  v_9035 <- eval (extract v_8793 160 168)
  v_9036 <- eval (svalueMInt v_9035)
  v_9037 <- eval (mi 10 v_9036)
  v_9038 <- eval (extract v_8797 160 168)
  v_9039 <- eval (svalueMInt v_9038)
  v_9040 <- eval (mi 10 v_9039)
  v_9041 <- eval (sub v_9037 v_9040)
  v_9042 <- eval (sgt v_9041 (bv_nat 10 127))
  v_9043 <- eval (slt v_9041 (bv_nat 10 896))
  v_9044 <- eval (extract v_9041 2 10)
  v_9045 <- eval (mux v_9043 (bv_nat 8 128) v_9044)
  v_9046 <- eval (mux v_9042 (bv_nat 8 127) v_9045)
  v_9047 <- eval (extract v_8793 168 176)
  v_9048 <- eval (svalueMInt v_9047)
  v_9049 <- eval (mi 10 v_9048)
  v_9050 <- eval (extract v_8797 168 176)
  v_9051 <- eval (svalueMInt v_9050)
  v_9052 <- eval (mi 10 v_9051)
  v_9053 <- eval (sub v_9049 v_9052)
  v_9054 <- eval (sgt v_9053 (bv_nat 10 127))
  v_9055 <- eval (slt v_9053 (bv_nat 10 896))
  v_9056 <- eval (extract v_9053 2 10)
  v_9057 <- eval (mux v_9055 (bv_nat 8 128) v_9056)
  v_9058 <- eval (mux v_9054 (bv_nat 8 127) v_9057)
  v_9059 <- eval (extract v_8793 176 184)
  v_9060 <- eval (svalueMInt v_9059)
  v_9061 <- eval (mi 10 v_9060)
  v_9062 <- eval (extract v_8797 176 184)
  v_9063 <- eval (svalueMInt v_9062)
  v_9064 <- eval (mi 10 v_9063)
  v_9065 <- eval (sub v_9061 v_9064)
  v_9066 <- eval (sgt v_9065 (bv_nat 10 127))
  v_9067 <- eval (slt v_9065 (bv_nat 10 896))
  v_9068 <- eval (extract v_9065 2 10)
  v_9069 <- eval (mux v_9067 (bv_nat 8 128) v_9068)
  v_9070 <- eval (mux v_9066 (bv_nat 8 127) v_9069)
  v_9071 <- eval (extract v_8793 184 192)
  v_9072 <- eval (svalueMInt v_9071)
  v_9073 <- eval (mi 10 v_9072)
  v_9074 <- eval (extract v_8797 184 192)
  v_9075 <- eval (svalueMInt v_9074)
  v_9076 <- eval (mi 10 v_9075)
  v_9077 <- eval (sub v_9073 v_9076)
  v_9078 <- eval (sgt v_9077 (bv_nat 10 127))
  v_9079 <- eval (slt v_9077 (bv_nat 10 896))
  v_9080 <- eval (extract v_9077 2 10)
  v_9081 <- eval (mux v_9079 (bv_nat 8 128) v_9080)
  v_9082 <- eval (mux v_9078 (bv_nat 8 127) v_9081)
  v_9083 <- eval (extract v_8793 192 200)
  v_9084 <- eval (svalueMInt v_9083)
  v_9085 <- eval (mi 10 v_9084)
  v_9086 <- eval (extract v_8797 192 200)
  v_9087 <- eval (svalueMInt v_9086)
  v_9088 <- eval (mi 10 v_9087)
  v_9089 <- eval (sub v_9085 v_9088)
  v_9090 <- eval (sgt v_9089 (bv_nat 10 127))
  v_9091 <- eval (slt v_9089 (bv_nat 10 896))
  v_9092 <- eval (extract v_9089 2 10)
  v_9093 <- eval (mux v_9091 (bv_nat 8 128) v_9092)
  v_9094 <- eval (mux v_9090 (bv_nat 8 127) v_9093)
  v_9095 <- eval (extract v_8793 200 208)
  v_9096 <- eval (svalueMInt v_9095)
  v_9097 <- eval (mi 10 v_9096)
  v_9098 <- eval (extract v_8797 200 208)
  v_9099 <- eval (svalueMInt v_9098)
  v_9100 <- eval (mi 10 v_9099)
  v_9101 <- eval (sub v_9097 v_9100)
  v_9102 <- eval (sgt v_9101 (bv_nat 10 127))
  v_9103 <- eval (slt v_9101 (bv_nat 10 896))
  v_9104 <- eval (extract v_9101 2 10)
  v_9105 <- eval (mux v_9103 (bv_nat 8 128) v_9104)
  v_9106 <- eval (mux v_9102 (bv_nat 8 127) v_9105)
  v_9107 <- eval (extract v_8793 208 216)
  v_9108 <- eval (svalueMInt v_9107)
  v_9109 <- eval (mi 10 v_9108)
  v_9110 <- eval (extract v_8797 208 216)
  v_9111 <- eval (svalueMInt v_9110)
  v_9112 <- eval (mi 10 v_9111)
  v_9113 <- eval (sub v_9109 v_9112)
  v_9114 <- eval (sgt v_9113 (bv_nat 10 127))
  v_9115 <- eval (slt v_9113 (bv_nat 10 896))
  v_9116 <- eval (extract v_9113 2 10)
  v_9117 <- eval (mux v_9115 (bv_nat 8 128) v_9116)
  v_9118 <- eval (mux v_9114 (bv_nat 8 127) v_9117)
  v_9119 <- eval (extract v_8793 216 224)
  v_9120 <- eval (svalueMInt v_9119)
  v_9121 <- eval (mi 10 v_9120)
  v_9122 <- eval (extract v_8797 216 224)
  v_9123 <- eval (svalueMInt v_9122)
  v_9124 <- eval (mi 10 v_9123)
  v_9125 <- eval (sub v_9121 v_9124)
  v_9126 <- eval (sgt v_9125 (bv_nat 10 127))
  v_9127 <- eval (slt v_9125 (bv_nat 10 896))
  v_9128 <- eval (extract v_9125 2 10)
  v_9129 <- eval (mux v_9127 (bv_nat 8 128) v_9128)
  v_9130 <- eval (mux v_9126 (bv_nat 8 127) v_9129)
  v_9131 <- eval (extract v_8793 224 232)
  v_9132 <- eval (svalueMInt v_9131)
  v_9133 <- eval (mi 10 v_9132)
  v_9134 <- eval (extract v_8797 224 232)
  v_9135 <- eval (svalueMInt v_9134)
  v_9136 <- eval (mi 10 v_9135)
  v_9137 <- eval (sub v_9133 v_9136)
  v_9138 <- eval (sgt v_9137 (bv_nat 10 127))
  v_9139 <- eval (slt v_9137 (bv_nat 10 896))
  v_9140 <- eval (extract v_9137 2 10)
  v_9141 <- eval (mux v_9139 (bv_nat 8 128) v_9140)
  v_9142 <- eval (mux v_9138 (bv_nat 8 127) v_9141)
  v_9143 <- eval (extract v_8793 232 240)
  v_9144 <- eval (svalueMInt v_9143)
  v_9145 <- eval (mi 10 v_9144)
  v_9146 <- eval (extract v_8797 232 240)
  v_9147 <- eval (svalueMInt v_9146)
  v_9148 <- eval (mi 10 v_9147)
  v_9149 <- eval (sub v_9145 v_9148)
  v_9150 <- eval (sgt v_9149 (bv_nat 10 127))
  v_9151 <- eval (slt v_9149 (bv_nat 10 896))
  v_9152 <- eval (extract v_9149 2 10)
  v_9153 <- eval (mux v_9151 (bv_nat 8 128) v_9152)
  v_9154 <- eval (mux v_9150 (bv_nat 8 127) v_9153)
  v_9155 <- eval (extract v_8793 240 248)
  v_9156 <- eval (svalueMInt v_9155)
  v_9157 <- eval (mi 10 v_9156)
  v_9158 <- eval (extract v_8797 240 248)
  v_9159 <- eval (svalueMInt v_9158)
  v_9160 <- eval (mi 10 v_9159)
  v_9161 <- eval (sub v_9157 v_9160)
  v_9162 <- eval (sgt v_9161 (bv_nat 10 127))
  v_9163 <- eval (slt v_9161 (bv_nat 10 896))
  v_9164 <- eval (extract v_9161 2 10)
  v_9165 <- eval (mux v_9163 (bv_nat 8 128) v_9164)
  v_9166 <- eval (mux v_9162 (bv_nat 8 127) v_9165)
  v_9167 <- eval (extract v_8793 248 256)
  v_9168 <- eval (svalueMInt v_9167)
  v_9169 <- eval (mi 10 v_9168)
  v_9170 <- eval (extract v_8797 248 256)
  v_9171 <- eval (svalueMInt v_9170)
  v_9172 <- eval (mi 10 v_9171)
  v_9173 <- eval (sub v_9169 v_9172)
  v_9174 <- eval (sgt v_9173 (bv_nat 10 127))
  v_9175 <- eval (slt v_9173 (bv_nat 10 896))
  v_9176 <- eval (extract v_9173 2 10)
  v_9177 <- eval (mux v_9175 (bv_nat 8 128) v_9176)
  v_9178 <- eval (mux v_9174 (bv_nat 8 127) v_9177)
  v_9179 <- eval (concat v_9166 v_9178)
  v_9180 <- eval (concat v_9154 v_9179)
  v_9181 <- eval (concat v_9142 v_9180)
  v_9182 <- eval (concat v_9130 v_9181)
  v_9183 <- eval (concat v_9118 v_9182)
  v_9184 <- eval (concat v_9106 v_9183)
  v_9185 <- eval (concat v_9094 v_9184)
  v_9186 <- eval (concat v_9082 v_9185)
  v_9187 <- eval (concat v_9070 v_9186)
  v_9188 <- eval (concat v_9058 v_9187)
  v_9189 <- eval (concat v_9046 v_9188)
  v_9190 <- eval (concat v_9034 v_9189)
  v_9191 <- eval (concat v_9022 v_9190)
  v_9192 <- eval (concat v_9010 v_9191)
  v_9193 <- eval (concat v_8998 v_9192)
  v_9194 <- eval (concat v_8986 v_9193)
  v_9195 <- eval (concat v_8974 v_9194)
  v_9196 <- eval (concat v_8962 v_9195)
  v_9197 <- eval (concat v_8950 v_9196)
  v_9198 <- eval (concat v_8938 v_9197)
  v_9199 <- eval (concat v_8926 v_9198)
  v_9200 <- eval (concat v_8914 v_9199)
  v_9201 <- eval (concat v_8902 v_9200)
  v_9202 <- eval (concat v_8890 v_9201)
  v_9203 <- eval (concat v_8878 v_9202)
  v_9204 <- eval (concat v_8866 v_9203)
  v_9205 <- eval (concat v_8854 v_9204)
  v_9206 <- eval (concat v_8842 v_9205)
  v_9207 <- eval (concat v_8830 v_9206)
  v_9208 <- eval (concat v_8818 v_9207)
  v_9209 <- eval (concat v_8806 v_9208)
  setRegister (v_3264 : Ymm) v_9209
==========================================
vpsubsw_X86-SYNTAX (v_3272 : Xmm) (v_3273 : Xmm) (v_3274 : Xmm)
  v_9216 <- getRegister (v_3273 : Xmm)
  v_9217 <- eval (extract v_9216 0 16)
  v_9218 <- eval (svalueMInt v_9217)
  v_9219 <- eval (mi 18 v_9218)
  v_9220 <- getRegister (v_3272 : Xmm)
  v_9221 <- eval (extract v_9220 0 16)
  v_9222 <- eval (svalueMInt v_9221)
  v_9223 <- eval (mi 18 v_9222)
  v_9224 <- eval (sub v_9219 v_9223)
  v_9225 <- eval (sgt v_9224 (bv_nat 18 32767))
  v_9226 <- eval (slt v_9224 (bv_nat 18 229376))
  v_9227 <- eval (extract v_9224 2 18)
  v_9228 <- eval (mux v_9226 (bv_nat 16 32768) v_9227)
  v_9229 <- eval (mux v_9225 (bv_nat 16 32767) v_9228)
  v_9230 <- eval (extract v_9216 16 32)
  v_9231 <- eval (svalueMInt v_9230)
  v_9232 <- eval (mi 18 v_9231)
  v_9233 <- eval (extract v_9220 16 32)
  v_9234 <- eval (svalueMInt v_9233)
  v_9235 <- eval (mi 18 v_9234)
  v_9236 <- eval (sub v_9232 v_9235)
  v_9237 <- eval (sgt v_9236 (bv_nat 18 32767))
  v_9238 <- eval (slt v_9236 (bv_nat 18 229376))
  v_9239 <- eval (extract v_9236 2 18)
  v_9240 <- eval (mux v_9238 (bv_nat 16 32768) v_9239)
  v_9241 <- eval (mux v_9237 (bv_nat 16 32767) v_9240)
  v_9242 <- eval (extract v_9216 32 48)
  v_9243 <- eval (svalueMInt v_9242)
  v_9244 <- eval (mi 18 v_9243)
  v_9245 <- eval (extract v_9220 32 48)
  v_9246 <- eval (svalueMInt v_9245)
  v_9247 <- eval (mi 18 v_9246)
  v_9248 <- eval (sub v_9244 v_9247)
  v_9249 <- eval (sgt v_9248 (bv_nat 18 32767))
  v_9250 <- eval (slt v_9248 (bv_nat 18 229376))
  v_9251 <- eval (extract v_9248 2 18)
  v_9252 <- eval (mux v_9250 (bv_nat 16 32768) v_9251)
  v_9253 <- eval (mux v_9249 (bv_nat 16 32767) v_9252)
  v_9254 <- eval (extract v_9216 48 64)
  v_9255 <- eval (svalueMInt v_9254)
  v_9256 <- eval (mi 18 v_9255)
  v_9257 <- eval (extract v_9220 48 64)
  v_9258 <- eval (svalueMInt v_9257)
  v_9259 <- eval (mi 18 v_9258)
  v_9260 <- eval (sub v_9256 v_9259)
  v_9261 <- eval (sgt v_9260 (bv_nat 18 32767))
  v_9262 <- eval (slt v_9260 (bv_nat 18 229376))
  v_9263 <- eval (extract v_9260 2 18)
  v_9264 <- eval (mux v_9262 (bv_nat 16 32768) v_9263)
  v_9265 <- eval (mux v_9261 (bv_nat 16 32767) v_9264)
  v_9266 <- eval (extract v_9216 64 80)
  v_9267 <- eval (svalueMInt v_9266)
  v_9268 <- eval (mi 18 v_9267)
  v_9269 <- eval (extract v_9220 64 80)
  v_9270 <- eval (svalueMInt v_9269)
  v_9271 <- eval (mi 18 v_9270)
  v_9272 <- eval (sub v_9268 v_9271)
  v_9273 <- eval (sgt v_9272 (bv_nat 18 32767))
  v_9274 <- eval (slt v_9272 (bv_nat 18 229376))
  v_9275 <- eval (extract v_9272 2 18)
  v_9276 <- eval (mux v_9274 (bv_nat 16 32768) v_9275)
  v_9277 <- eval (mux v_9273 (bv_nat 16 32767) v_9276)
  v_9278 <- eval (extract v_9216 80 96)
  v_9279 <- eval (svalueMInt v_9278)
  v_9280 <- eval (mi 18 v_9279)
  v_9281 <- eval (extract v_9220 80 96)
  v_9282 <- eval (svalueMInt v_9281)
  v_9283 <- eval (mi 18 v_9282)
  v_9284 <- eval (sub v_9280 v_9283)
  v_9285 <- eval (sgt v_9284 (bv_nat 18 32767))
  v_9286 <- eval (slt v_9284 (bv_nat 18 229376))
  v_9287 <- eval (extract v_9284 2 18)
  v_9288 <- eval (mux v_9286 (bv_nat 16 32768) v_9287)
  v_9289 <- eval (mux v_9285 (bv_nat 16 32767) v_9288)
  v_9290 <- eval (extract v_9216 96 112)
  v_9291 <- eval (svalueMInt v_9290)
  v_9292 <- eval (mi 18 v_9291)
  v_9293 <- eval (extract v_9220 96 112)
  v_9294 <- eval (svalueMInt v_9293)
  v_9295 <- eval (mi 18 v_9294)
  v_9296 <- eval (sub v_9292 v_9295)
  v_9297 <- eval (sgt v_9296 (bv_nat 18 32767))
  v_9298 <- eval (slt v_9296 (bv_nat 18 229376))
  v_9299 <- eval (extract v_9296 2 18)
  v_9300 <- eval (mux v_9298 (bv_nat 16 32768) v_9299)
  v_9301 <- eval (mux v_9297 (bv_nat 16 32767) v_9300)
  v_9302 <- eval (extract v_9216 112 128)
  v_9303 <- eval (svalueMInt v_9302)
  v_9304 <- eval (mi 18 v_9303)
  v_9305 <- eval (extract v_9220 112 128)
  v_9306 <- eval (svalueMInt v_9305)
  v_9307 <- eval (mi 18 v_9306)
  v_9308 <- eval (sub v_9304 v_9307)
  v_9309 <- eval (sgt v_9308 (bv_nat 18 32767))
  v_9310 <- eval (slt v_9308 (bv_nat 18 229376))
  v_9311 <- eval (extract v_9308 2 18)
  v_9312 <- eval (mux v_9310 (bv_nat 16 32768) v_9311)
  v_9313 <- eval (mux v_9309 (bv_nat 16 32767) v_9312)
  v_9314 <- eval (concat v_9301 v_9313)
  v_9315 <- eval (concat v_9289 v_9314)
  v_9316 <- eval (concat v_9277 v_9315)
  v_9317 <- eval (concat v_9265 v_9316)
  v_9318 <- eval (concat v_9253 v_9317)
  v_9319 <- eval (concat v_9241 v_9318)
  v_9320 <- eval (concat v_9229 v_9319)
  setRegister (v_3274 : Xmm) v_9320
==========================================
vpsubsw_X86-SYNTAX (v_3284 : Ymm) (v_3285 : Ymm) (v_3286 : Ymm)
  v_9327 <- getRegister (v_3285 : Ymm)
  v_9328 <- eval (extract v_9327 0 16)
  v_9329 <- eval (svalueMInt v_9328)
  v_9330 <- eval (mi 18 v_9329)
  v_9331 <- getRegister (v_3284 : Ymm)
  v_9332 <- eval (extract v_9331 0 16)
  v_9333 <- eval (svalueMInt v_9332)
  v_9334 <- eval (mi 18 v_9333)
  v_9335 <- eval (sub v_9330 v_9334)
  v_9336 <- eval (sgt v_9335 (bv_nat 18 32767))
  v_9337 <- eval (slt v_9335 (bv_nat 18 229376))
  v_9338 <- eval (extract v_9335 2 18)
  v_9339 <- eval (mux v_9337 (bv_nat 16 32768) v_9338)
  v_9340 <- eval (mux v_9336 (bv_nat 16 32767) v_9339)
  v_9341 <- eval (extract v_9327 16 32)
  v_9342 <- eval (svalueMInt v_9341)
  v_9343 <- eval (mi 18 v_9342)
  v_9344 <- eval (extract v_9331 16 32)
  v_9345 <- eval (svalueMInt v_9344)
  v_9346 <- eval (mi 18 v_9345)
  v_9347 <- eval (sub v_9343 v_9346)
  v_9348 <- eval (sgt v_9347 (bv_nat 18 32767))
  v_9349 <- eval (slt v_9347 (bv_nat 18 229376))
  v_9350 <- eval (extract v_9347 2 18)
  v_9351 <- eval (mux v_9349 (bv_nat 16 32768) v_9350)
  v_9352 <- eval (mux v_9348 (bv_nat 16 32767) v_9351)
  v_9353 <- eval (extract v_9327 32 48)
  v_9354 <- eval (svalueMInt v_9353)
  v_9355 <- eval (mi 18 v_9354)
  v_9356 <- eval (extract v_9331 32 48)
  v_9357 <- eval (svalueMInt v_9356)
  v_9358 <- eval (mi 18 v_9357)
  v_9359 <- eval (sub v_9355 v_9358)
  v_9360 <- eval (sgt v_9359 (bv_nat 18 32767))
  v_9361 <- eval (slt v_9359 (bv_nat 18 229376))
  v_9362 <- eval (extract v_9359 2 18)
  v_9363 <- eval (mux v_9361 (bv_nat 16 32768) v_9362)
  v_9364 <- eval (mux v_9360 (bv_nat 16 32767) v_9363)
  v_9365 <- eval (extract v_9327 48 64)
  v_9366 <- eval (svalueMInt v_9365)
  v_9367 <- eval (mi 18 v_9366)
  v_9368 <- eval (extract v_9331 48 64)
  v_9369 <- eval (svalueMInt v_9368)
  v_9370 <- eval (mi 18 v_9369)
  v_9371 <- eval (sub v_9367 v_9370)
  v_9372 <- eval (sgt v_9371 (bv_nat 18 32767))
  v_9373 <- eval (slt v_9371 (bv_nat 18 229376))
  v_9374 <- eval (extract v_9371 2 18)
  v_9375 <- eval (mux v_9373 (bv_nat 16 32768) v_9374)
  v_9376 <- eval (mux v_9372 (bv_nat 16 32767) v_9375)
  v_9377 <- eval (extract v_9327 64 80)
  v_9378 <- eval (svalueMInt v_9377)
  v_9379 <- eval (mi 18 v_9378)
  v_9380 <- eval (extract v_9331 64 80)
  v_9381 <- eval (svalueMInt v_9380)
  v_9382 <- eval (mi 18 v_9381)
  v_9383 <- eval (sub v_9379 v_9382)
  v_9384 <- eval (sgt v_9383 (bv_nat 18 32767))
  v_9385 <- eval (slt v_9383 (bv_nat 18 229376))
  v_9386 <- eval (extract v_9383 2 18)
  v_9387 <- eval (mux v_9385 (bv_nat 16 32768) v_9386)
  v_9388 <- eval (mux v_9384 (bv_nat 16 32767) v_9387)
  v_9389 <- eval (extract v_9327 80 96)
  v_9390 <- eval (svalueMInt v_9389)
  v_9391 <- eval (mi 18 v_9390)
  v_9392 <- eval (extract v_9331 80 96)
  v_9393 <- eval (svalueMInt v_9392)
  v_9394 <- eval (mi 18 v_9393)
  v_9395 <- eval (sub v_9391 v_9394)
  v_9396 <- eval (sgt v_9395 (bv_nat 18 32767))
  v_9397 <- eval (slt v_9395 (bv_nat 18 229376))
  v_9398 <- eval (extract v_9395 2 18)
  v_9399 <- eval (mux v_9397 (bv_nat 16 32768) v_9398)
  v_9400 <- eval (mux v_9396 (bv_nat 16 32767) v_9399)
  v_9401 <- eval (extract v_9327 96 112)
  v_9402 <- eval (svalueMInt v_9401)
  v_9403 <- eval (mi 18 v_9402)
  v_9404 <- eval (extract v_9331 96 112)
  v_9405 <- eval (svalueMInt v_9404)
  v_9406 <- eval (mi 18 v_9405)
  v_9407 <- eval (sub v_9403 v_9406)
  v_9408 <- eval (sgt v_9407 (bv_nat 18 32767))
  v_9409 <- eval (slt v_9407 (bv_nat 18 229376))
  v_9410 <- eval (extract v_9407 2 18)
  v_9411 <- eval (mux v_9409 (bv_nat 16 32768) v_9410)
  v_9412 <- eval (mux v_9408 (bv_nat 16 32767) v_9411)
  v_9413 <- eval (extract v_9327 112 128)
  v_9414 <- eval (svalueMInt v_9413)
  v_9415 <- eval (mi 18 v_9414)
  v_9416 <- eval (extract v_9331 112 128)
  v_9417 <- eval (svalueMInt v_9416)
  v_9418 <- eval (mi 18 v_9417)
  v_9419 <- eval (sub v_9415 v_9418)
  v_9420 <- eval (sgt v_9419 (bv_nat 18 32767))
  v_9421 <- eval (slt v_9419 (bv_nat 18 229376))
  v_9422 <- eval (extract v_9419 2 18)
  v_9423 <- eval (mux v_9421 (bv_nat 16 32768) v_9422)
  v_9424 <- eval (mux v_9420 (bv_nat 16 32767) v_9423)
  v_9425 <- eval (extract v_9327 128 144)
  v_9426 <- eval (svalueMInt v_9425)
  v_9427 <- eval (mi 18 v_9426)
  v_9428 <- eval (extract v_9331 128 144)
  v_9429 <- eval (svalueMInt v_9428)
  v_9430 <- eval (mi 18 v_9429)
  v_9431 <- eval (sub v_9427 v_9430)
  v_9432 <- eval (sgt v_9431 (bv_nat 18 32767))
  v_9433 <- eval (slt v_9431 (bv_nat 18 229376))
  v_9434 <- eval (extract v_9431 2 18)
  v_9435 <- eval (mux v_9433 (bv_nat 16 32768) v_9434)
  v_9436 <- eval (mux v_9432 (bv_nat 16 32767) v_9435)
  v_9437 <- eval (extract v_9327 144 160)
  v_9438 <- eval (svalueMInt v_9437)
  v_9439 <- eval (mi 18 v_9438)
  v_9440 <- eval (extract v_9331 144 160)
  v_9441 <- eval (svalueMInt v_9440)
  v_9442 <- eval (mi 18 v_9441)
  v_9443 <- eval (sub v_9439 v_9442)
  v_9444 <- eval (sgt v_9443 (bv_nat 18 32767))
  v_9445 <- eval (slt v_9443 (bv_nat 18 229376))
  v_9446 <- eval (extract v_9443 2 18)
  v_9447 <- eval (mux v_9445 (bv_nat 16 32768) v_9446)
  v_9448 <- eval (mux v_9444 (bv_nat 16 32767) v_9447)
  v_9449 <- eval (extract v_9327 160 176)
  v_9450 <- eval (svalueMInt v_9449)
  v_9451 <- eval (mi 18 v_9450)
  v_9452 <- eval (extract v_9331 160 176)
  v_9453 <- eval (svalueMInt v_9452)
  v_9454 <- eval (mi 18 v_9453)
  v_9455 <- eval (sub v_9451 v_9454)
  v_9456 <- eval (sgt v_9455 (bv_nat 18 32767))
  v_9457 <- eval (slt v_9455 (bv_nat 18 229376))
  v_9458 <- eval (extract v_9455 2 18)
  v_9459 <- eval (mux v_9457 (bv_nat 16 32768) v_9458)
  v_9460 <- eval (mux v_9456 (bv_nat 16 32767) v_9459)
  v_9461 <- eval (extract v_9327 176 192)
  v_9462 <- eval (svalueMInt v_9461)
  v_9463 <- eval (mi 18 v_9462)
  v_9464 <- eval (extract v_9331 176 192)
  v_9465 <- eval (svalueMInt v_9464)
  v_9466 <- eval (mi 18 v_9465)
  v_9467 <- eval (sub v_9463 v_9466)
  v_9468 <- eval (sgt v_9467 (bv_nat 18 32767))
  v_9469 <- eval (slt v_9467 (bv_nat 18 229376))
  v_9470 <- eval (extract v_9467 2 18)
  v_9471 <- eval (mux v_9469 (bv_nat 16 32768) v_9470)
  v_9472 <- eval (mux v_9468 (bv_nat 16 32767) v_9471)
  v_9473 <- eval (extract v_9327 192 208)
  v_9474 <- eval (svalueMInt v_9473)
  v_9475 <- eval (mi 18 v_9474)
  v_9476 <- eval (extract v_9331 192 208)
  v_9477 <- eval (svalueMInt v_9476)
  v_9478 <- eval (mi 18 v_9477)
  v_9479 <- eval (sub v_9475 v_9478)
  v_9480 <- eval (sgt v_9479 (bv_nat 18 32767))
  v_9481 <- eval (slt v_9479 (bv_nat 18 229376))
  v_9482 <- eval (extract v_9479 2 18)
  v_9483 <- eval (mux v_9481 (bv_nat 16 32768) v_9482)
  v_9484 <- eval (mux v_9480 (bv_nat 16 32767) v_9483)
  v_9485 <- eval (extract v_9327 208 224)
  v_9486 <- eval (svalueMInt v_9485)
  v_9487 <- eval (mi 18 v_9486)
  v_9488 <- eval (extract v_9331 208 224)
  v_9489 <- eval (svalueMInt v_9488)
  v_9490 <- eval (mi 18 v_9489)
  v_9491 <- eval (sub v_9487 v_9490)
  v_9492 <- eval (sgt v_9491 (bv_nat 18 32767))
  v_9493 <- eval (slt v_9491 (bv_nat 18 229376))
  v_9494 <- eval (extract v_9491 2 18)
  v_9495 <- eval (mux v_9493 (bv_nat 16 32768) v_9494)
  v_9496 <- eval (mux v_9492 (bv_nat 16 32767) v_9495)
  v_9497 <- eval (extract v_9327 224 240)
  v_9498 <- eval (svalueMInt v_9497)
  v_9499 <- eval (mi 18 v_9498)
  v_9500 <- eval (extract v_9331 224 240)
  v_9501 <- eval (svalueMInt v_9500)
  v_9502 <- eval (mi 18 v_9501)
  v_9503 <- eval (sub v_9499 v_9502)
  v_9504 <- eval (sgt v_9503 (bv_nat 18 32767))
  v_9505 <- eval (slt v_9503 (bv_nat 18 229376))
  v_9506 <- eval (extract v_9503 2 18)
  v_9507 <- eval (mux v_9505 (bv_nat 16 32768) v_9506)
  v_9508 <- eval (mux v_9504 (bv_nat 16 32767) v_9507)
  v_9509 <- eval (extract v_9327 240 256)
  v_9510 <- eval (svalueMInt v_9509)
  v_9511 <- eval (mi 18 v_9510)
  v_9512 <- eval (extract v_9331 240 256)
  v_9513 <- eval (svalueMInt v_9512)
  v_9514 <- eval (mi 18 v_9513)
  v_9515 <- eval (sub v_9511 v_9514)
  v_9516 <- eval (sgt v_9515 (bv_nat 18 32767))
  v_9517 <- eval (slt v_9515 (bv_nat 18 229376))
  v_9518 <- eval (extract v_9515 2 18)
  v_9519 <- eval (mux v_9517 (bv_nat 16 32768) v_9518)
  v_9520 <- eval (mux v_9516 (bv_nat 16 32767) v_9519)
  v_9521 <- eval (concat v_9508 v_9520)
  v_9522 <- eval (concat v_9496 v_9521)
  v_9523 <- eval (concat v_9484 v_9522)
  v_9524 <- eval (concat v_9472 v_9523)
  v_9525 <- eval (concat v_9460 v_9524)
  v_9526 <- eval (concat v_9448 v_9525)
  v_9527 <- eval (concat v_9436 v_9526)
  v_9528 <- eval (concat v_9424 v_9527)
  v_9529 <- eval (concat v_9412 v_9528)
  v_9530 <- eval (concat v_9400 v_9529)
  v_9531 <- eval (concat v_9388 v_9530)
  v_9532 <- eval (concat v_9376 v_9531)
  v_9533 <- eval (concat v_9364 v_9532)
  v_9534 <- eval (concat v_9352 v_9533)
  v_9535 <- eval (concat v_9340 v_9534)
  setRegister (v_3286 : Ymm) v_9535
==========================================
vpsubusb_X86-SYNTAX (v_3294 : Xmm) (v_3295 : Xmm) (v_3296 : Xmm)
  v_9542 <- getRegister (v_3295 : Xmm)
  v_9543 <- eval (extract v_9542 0 8)
  v_9544 <- eval (concat (bv_nat 2 0) v_9543)
  v_9545 <- getRegister (v_3294 : Xmm)
  v_9546 <- eval (extract v_9545 0 8)
  v_9547 <- eval (concat (bv_nat 2 0) v_9546)
  v_9548 <- eval (sub v_9544 v_9547)
  v_9549 <- eval (sgt v_9548 (bv_nat 10 255))
  v_9550 <- eval (slt v_9548 (bv_nat 10 0))
  v_9551 <- eval (extract v_9548 2 10)
  v_9552 <- eval (mux v_9550 (bv_nat 8 0) v_9551)
  v_9553 <- eval (mux v_9549 (bv_nat 8 255) v_9552)
  v_9554 <- eval (extract v_9542 8 16)
  v_9555 <- eval (concat (bv_nat 2 0) v_9554)
  v_9556 <- eval (extract v_9545 8 16)
  v_9557 <- eval (concat (bv_nat 2 0) v_9556)
  v_9558 <- eval (sub v_9555 v_9557)
  v_9559 <- eval (sgt v_9558 (bv_nat 10 255))
  v_9560 <- eval (slt v_9558 (bv_nat 10 0))
  v_9561 <- eval (extract v_9558 2 10)
  v_9562 <- eval (mux v_9560 (bv_nat 8 0) v_9561)
  v_9563 <- eval (mux v_9559 (bv_nat 8 255) v_9562)
  v_9564 <- eval (extract v_9542 16 24)
  v_9565 <- eval (concat (bv_nat 2 0) v_9564)
  v_9566 <- eval (extract v_9545 16 24)
  v_9567 <- eval (concat (bv_nat 2 0) v_9566)
  v_9568 <- eval (sub v_9565 v_9567)
  v_9569 <- eval (sgt v_9568 (bv_nat 10 255))
  v_9570 <- eval (slt v_9568 (bv_nat 10 0))
  v_9571 <- eval (extract v_9568 2 10)
  v_9572 <- eval (mux v_9570 (bv_nat 8 0) v_9571)
  v_9573 <- eval (mux v_9569 (bv_nat 8 255) v_9572)
  v_9574 <- eval (extract v_9542 24 32)
  v_9575 <- eval (concat (bv_nat 2 0) v_9574)
  v_9576 <- eval (extract v_9545 24 32)
  v_9577 <- eval (concat (bv_nat 2 0) v_9576)
  v_9578 <- eval (sub v_9575 v_9577)
  v_9579 <- eval (sgt v_9578 (bv_nat 10 255))
  v_9580 <- eval (slt v_9578 (bv_nat 10 0))
  v_9581 <- eval (extract v_9578 2 10)
  v_9582 <- eval (mux v_9580 (bv_nat 8 0) v_9581)
  v_9583 <- eval (mux v_9579 (bv_nat 8 255) v_9582)
  v_9584 <- eval (extract v_9542 32 40)
  v_9585 <- eval (concat (bv_nat 2 0) v_9584)
  v_9586 <- eval (extract v_9545 32 40)
  v_9587 <- eval (concat (bv_nat 2 0) v_9586)
  v_9588 <- eval (sub v_9585 v_9587)
  v_9589 <- eval (sgt v_9588 (bv_nat 10 255))
  v_9590 <- eval (slt v_9588 (bv_nat 10 0))
  v_9591 <- eval (extract v_9588 2 10)
  v_9592 <- eval (mux v_9590 (bv_nat 8 0) v_9591)
  v_9593 <- eval (mux v_9589 (bv_nat 8 255) v_9592)
  v_9594 <- eval (extract v_9542 40 48)
  v_9595 <- eval (concat (bv_nat 2 0) v_9594)
  v_9596 <- eval (extract v_9545 40 48)
  v_9597 <- eval (concat (bv_nat 2 0) v_9596)
  v_9598 <- eval (sub v_9595 v_9597)
  v_9599 <- eval (sgt v_9598 (bv_nat 10 255))
  v_9600 <- eval (slt v_9598 (bv_nat 10 0))
  v_9601 <- eval (extract v_9598 2 10)
  v_9602 <- eval (mux v_9600 (bv_nat 8 0) v_9601)
  v_9603 <- eval (mux v_9599 (bv_nat 8 255) v_9602)
  v_9604 <- eval (extract v_9542 48 56)
  v_9605 <- eval (concat (bv_nat 2 0) v_9604)
  v_9606 <- eval (extract v_9545 48 56)
  v_9607 <- eval (concat (bv_nat 2 0) v_9606)
  v_9608 <- eval (sub v_9605 v_9607)
  v_9609 <- eval (sgt v_9608 (bv_nat 10 255))
  v_9610 <- eval (slt v_9608 (bv_nat 10 0))
  v_9611 <- eval (extract v_9608 2 10)
  v_9612 <- eval (mux v_9610 (bv_nat 8 0) v_9611)
  v_9613 <- eval (mux v_9609 (bv_nat 8 255) v_9612)
  v_9614 <- eval (extract v_9542 56 64)
  v_9615 <- eval (concat (bv_nat 2 0) v_9614)
  v_9616 <- eval (extract v_9545 56 64)
  v_9617 <- eval (concat (bv_nat 2 0) v_9616)
  v_9618 <- eval (sub v_9615 v_9617)
  v_9619 <- eval (sgt v_9618 (bv_nat 10 255))
  v_9620 <- eval (slt v_9618 (bv_nat 10 0))
  v_9621 <- eval (extract v_9618 2 10)
  v_9622 <- eval (mux v_9620 (bv_nat 8 0) v_9621)
  v_9623 <- eval (mux v_9619 (bv_nat 8 255) v_9622)
  v_9624 <- eval (extract v_9542 64 72)
  v_9625 <- eval (concat (bv_nat 2 0) v_9624)
  v_9626 <- eval (extract v_9545 64 72)
  v_9627 <- eval (concat (bv_nat 2 0) v_9626)
  v_9628 <- eval (sub v_9625 v_9627)
  v_9629 <- eval (sgt v_9628 (bv_nat 10 255))
  v_9630 <- eval (slt v_9628 (bv_nat 10 0))
  v_9631 <- eval (extract v_9628 2 10)
  v_9632 <- eval (mux v_9630 (bv_nat 8 0) v_9631)
  v_9633 <- eval (mux v_9629 (bv_nat 8 255) v_9632)
  v_9634 <- eval (extract v_9542 72 80)
  v_9635 <- eval (concat (bv_nat 2 0) v_9634)
  v_9636 <- eval (extract v_9545 72 80)
  v_9637 <- eval (concat (bv_nat 2 0) v_9636)
  v_9638 <- eval (sub v_9635 v_9637)
  v_9639 <- eval (sgt v_9638 (bv_nat 10 255))
  v_9640 <- eval (slt v_9638 (bv_nat 10 0))
  v_9641 <- eval (extract v_9638 2 10)
  v_9642 <- eval (mux v_9640 (bv_nat 8 0) v_9641)
  v_9643 <- eval (mux v_9639 (bv_nat 8 255) v_9642)
  v_9644 <- eval (extract v_9542 80 88)
  v_9645 <- eval (concat (bv_nat 2 0) v_9644)
  v_9646 <- eval (extract v_9545 80 88)
  v_9647 <- eval (concat (bv_nat 2 0) v_9646)
  v_9648 <- eval (sub v_9645 v_9647)
  v_9649 <- eval (sgt v_9648 (bv_nat 10 255))
  v_9650 <- eval (slt v_9648 (bv_nat 10 0))
  v_9651 <- eval (extract v_9648 2 10)
  v_9652 <- eval (mux v_9650 (bv_nat 8 0) v_9651)
  v_9653 <- eval (mux v_9649 (bv_nat 8 255) v_9652)
  v_9654 <- eval (extract v_9542 88 96)
  v_9655 <- eval (concat (bv_nat 2 0) v_9654)
  v_9656 <- eval (extract v_9545 88 96)
  v_9657 <- eval (concat (bv_nat 2 0) v_9656)
  v_9658 <- eval (sub v_9655 v_9657)
  v_9659 <- eval (sgt v_9658 (bv_nat 10 255))
  v_9660 <- eval (slt v_9658 (bv_nat 10 0))
  v_9661 <- eval (extract v_9658 2 10)
  v_9662 <- eval (mux v_9660 (bv_nat 8 0) v_9661)
  v_9663 <- eval (mux v_9659 (bv_nat 8 255) v_9662)
  v_9664 <- eval (extract v_9542 96 104)
  v_9665 <- eval (concat (bv_nat 2 0) v_9664)
  v_9666 <- eval (extract v_9545 96 104)
  v_9667 <- eval (concat (bv_nat 2 0) v_9666)
  v_9668 <- eval (sub v_9665 v_9667)
  v_9669 <- eval (sgt v_9668 (bv_nat 10 255))
  v_9670 <- eval (slt v_9668 (bv_nat 10 0))
  v_9671 <- eval (extract v_9668 2 10)
  v_9672 <- eval (mux v_9670 (bv_nat 8 0) v_9671)
  v_9673 <- eval (mux v_9669 (bv_nat 8 255) v_9672)
  v_9674 <- eval (extract v_9542 104 112)
  v_9675 <- eval (concat (bv_nat 2 0) v_9674)
  v_9676 <- eval (extract v_9545 104 112)
  v_9677 <- eval (concat (bv_nat 2 0) v_9676)
  v_9678 <- eval (sub v_9675 v_9677)
  v_9679 <- eval (sgt v_9678 (bv_nat 10 255))
  v_9680 <- eval (slt v_9678 (bv_nat 10 0))
  v_9681 <- eval (extract v_9678 2 10)
  v_9682 <- eval (mux v_9680 (bv_nat 8 0) v_9681)
  v_9683 <- eval (mux v_9679 (bv_nat 8 255) v_9682)
  v_9684 <- eval (extract v_9542 112 120)
  v_9685 <- eval (concat (bv_nat 2 0) v_9684)
  v_9686 <- eval (extract v_9545 112 120)
  v_9687 <- eval (concat (bv_nat 2 0) v_9686)
  v_9688 <- eval (sub v_9685 v_9687)
  v_9689 <- eval (sgt v_9688 (bv_nat 10 255))
  v_9690 <- eval (slt v_9688 (bv_nat 10 0))
  v_9691 <- eval (extract v_9688 2 10)
  v_9692 <- eval (mux v_9690 (bv_nat 8 0) v_9691)
  v_9693 <- eval (mux v_9689 (bv_nat 8 255) v_9692)
  v_9694 <- eval (extract v_9542 120 128)
  v_9695 <- eval (concat (bv_nat 2 0) v_9694)
  v_9696 <- eval (extract v_9545 120 128)
  v_9697 <- eval (concat (bv_nat 2 0) v_9696)
  v_9698 <- eval (sub v_9695 v_9697)
  v_9699 <- eval (sgt v_9698 (bv_nat 10 255))
  v_9700 <- eval (slt v_9698 (bv_nat 10 0))
  v_9701 <- eval (extract v_9698 2 10)
  v_9702 <- eval (mux v_9700 (bv_nat 8 0) v_9701)
  v_9703 <- eval (mux v_9699 (bv_nat 8 255) v_9702)
  v_9704 <- eval (concat v_9693 v_9703)
  v_9705 <- eval (concat v_9683 v_9704)
  v_9706 <- eval (concat v_9673 v_9705)
  v_9707 <- eval (concat v_9663 v_9706)
  v_9708 <- eval (concat v_9653 v_9707)
  v_9709 <- eval (concat v_9643 v_9708)
  v_9710 <- eval (concat v_9633 v_9709)
  v_9711 <- eval (concat v_9623 v_9710)
  v_9712 <- eval (concat v_9613 v_9711)
  v_9713 <- eval (concat v_9603 v_9712)
  v_9714 <- eval (concat v_9593 v_9713)
  v_9715 <- eval (concat v_9583 v_9714)
  v_9716 <- eval (concat v_9573 v_9715)
  v_9717 <- eval (concat v_9563 v_9716)
  v_9718 <- eval (concat v_9553 v_9717)
  setRegister (v_3296 : Xmm) v_9718
==========================================
vpsubusb_X86-SYNTAX (v_3306 : Ymm) (v_3307 : Ymm) (v_3308 : Ymm)
  v_9725 <- getRegister (v_3307 : Ymm)
  v_9726 <- eval (extract v_9725 0 8)
  v_9727 <- eval (concat (bv_nat 2 0) v_9726)
  v_9728 <- getRegister (v_3306 : Ymm)
  v_9729 <- eval (extract v_9728 0 8)
  v_9730 <- eval (concat (bv_nat 2 0) v_9729)
  v_9731 <- eval (sub v_9727 v_9730)
  v_9732 <- eval (sgt v_9731 (bv_nat 10 255))
  v_9733 <- eval (slt v_9731 (bv_nat 10 0))
  v_9734 <- eval (extract v_9731 2 10)
  v_9735 <- eval (mux v_9733 (bv_nat 8 0) v_9734)
  v_9736 <- eval (mux v_9732 (bv_nat 8 255) v_9735)
  v_9737 <- eval (extract v_9725 8 16)
  v_9738 <- eval (concat (bv_nat 2 0) v_9737)
  v_9739 <- eval (extract v_9728 8 16)
  v_9740 <- eval (concat (bv_nat 2 0) v_9739)
  v_9741 <- eval (sub v_9738 v_9740)
  v_9742 <- eval (sgt v_9741 (bv_nat 10 255))
  v_9743 <- eval (slt v_9741 (bv_nat 10 0))
  v_9744 <- eval (extract v_9741 2 10)
  v_9745 <- eval (mux v_9743 (bv_nat 8 0) v_9744)
  v_9746 <- eval (mux v_9742 (bv_nat 8 255) v_9745)
  v_9747 <- eval (extract v_9725 16 24)
  v_9748 <- eval (concat (bv_nat 2 0) v_9747)
  v_9749 <- eval (extract v_9728 16 24)
  v_9750 <- eval (concat (bv_nat 2 0) v_9749)
  v_9751 <- eval (sub v_9748 v_9750)
  v_9752 <- eval (sgt v_9751 (bv_nat 10 255))
  v_9753 <- eval (slt v_9751 (bv_nat 10 0))
  v_9754 <- eval (extract v_9751 2 10)
  v_9755 <- eval (mux v_9753 (bv_nat 8 0) v_9754)
  v_9756 <- eval (mux v_9752 (bv_nat 8 255) v_9755)
  v_9757 <- eval (extract v_9725 24 32)
  v_9758 <- eval (concat (bv_nat 2 0) v_9757)
  v_9759 <- eval (extract v_9728 24 32)
  v_9760 <- eval (concat (bv_nat 2 0) v_9759)
  v_9761 <- eval (sub v_9758 v_9760)
  v_9762 <- eval (sgt v_9761 (bv_nat 10 255))
  v_9763 <- eval (slt v_9761 (bv_nat 10 0))
  v_9764 <- eval (extract v_9761 2 10)
  v_9765 <- eval (mux v_9763 (bv_nat 8 0) v_9764)
  v_9766 <- eval (mux v_9762 (bv_nat 8 255) v_9765)
  v_9767 <- eval (extract v_9725 32 40)
  v_9768 <- eval (concat (bv_nat 2 0) v_9767)
  v_9769 <- eval (extract v_9728 32 40)
  v_9770 <- eval (concat (bv_nat 2 0) v_9769)
  v_9771 <- eval (sub v_9768 v_9770)
  v_9772 <- eval (sgt v_9771 (bv_nat 10 255))
  v_9773 <- eval (slt v_9771 (bv_nat 10 0))
  v_9774 <- eval (extract v_9771 2 10)
  v_9775 <- eval (mux v_9773 (bv_nat 8 0) v_9774)
  v_9776 <- eval (mux v_9772 (bv_nat 8 255) v_9775)
  v_9777 <- eval (extract v_9725 40 48)
  v_9778 <- eval (concat (bv_nat 2 0) v_9777)
  v_9779 <- eval (extract v_9728 40 48)
  v_9780 <- eval (concat (bv_nat 2 0) v_9779)
  v_9781 <- eval (sub v_9778 v_9780)
  v_9782 <- eval (sgt v_9781 (bv_nat 10 255))
  v_9783 <- eval (slt v_9781 (bv_nat 10 0))
  v_9784 <- eval (extract v_9781 2 10)
  v_9785 <- eval (mux v_9783 (bv_nat 8 0) v_9784)
  v_9786 <- eval (mux v_9782 (bv_nat 8 255) v_9785)
  v_9787 <- eval (extract v_9725 48 56)
  v_9788 <- eval (concat (bv_nat 2 0) v_9787)
  v_9789 <- eval (extract v_9728 48 56)
  v_9790 <- eval (concat (bv_nat 2 0) v_9789)
  v_9791 <- eval (sub v_9788 v_9790)
  v_9792 <- eval (sgt v_9791 (bv_nat 10 255))
  v_9793 <- eval (slt v_9791 (bv_nat 10 0))
  v_9794 <- eval (extract v_9791 2 10)
  v_9795 <- eval (mux v_9793 (bv_nat 8 0) v_9794)
  v_9796 <- eval (mux v_9792 (bv_nat 8 255) v_9795)
  v_9797 <- eval (extract v_9725 56 64)
  v_9798 <- eval (concat (bv_nat 2 0) v_9797)
  v_9799 <- eval (extract v_9728 56 64)
  v_9800 <- eval (concat (bv_nat 2 0) v_9799)
  v_9801 <- eval (sub v_9798 v_9800)
  v_9802 <- eval (sgt v_9801 (bv_nat 10 255))
  v_9803 <- eval (slt v_9801 (bv_nat 10 0))
  v_9804 <- eval (extract v_9801 2 10)
  v_9805 <- eval (mux v_9803 (bv_nat 8 0) v_9804)
  v_9806 <- eval (mux v_9802 (bv_nat 8 255) v_9805)
  v_9807 <- eval (extract v_9725 64 72)
  v_9808 <- eval (concat (bv_nat 2 0) v_9807)
  v_9809 <- eval (extract v_9728 64 72)
  v_9810 <- eval (concat (bv_nat 2 0) v_9809)
  v_9811 <- eval (sub v_9808 v_9810)
  v_9812 <- eval (sgt v_9811 (bv_nat 10 255))
  v_9813 <- eval (slt v_9811 (bv_nat 10 0))
  v_9814 <- eval (extract v_9811 2 10)
  v_9815 <- eval (mux v_9813 (bv_nat 8 0) v_9814)
  v_9816 <- eval (mux v_9812 (bv_nat 8 255) v_9815)
  v_9817 <- eval (extract v_9725 72 80)
  v_9818 <- eval (concat (bv_nat 2 0) v_9817)
  v_9819 <- eval (extract v_9728 72 80)
  v_9820 <- eval (concat (bv_nat 2 0) v_9819)
  v_9821 <- eval (sub v_9818 v_9820)
  v_9822 <- eval (sgt v_9821 (bv_nat 10 255))
  v_9823 <- eval (slt v_9821 (bv_nat 10 0))
  v_9824 <- eval (extract v_9821 2 10)
  v_9825 <- eval (mux v_9823 (bv_nat 8 0) v_9824)
  v_9826 <- eval (mux v_9822 (bv_nat 8 255) v_9825)
  v_9827 <- eval (extract v_9725 80 88)
  v_9828 <- eval (concat (bv_nat 2 0) v_9827)
  v_9829 <- eval (extract v_9728 80 88)
  v_9830 <- eval (concat (bv_nat 2 0) v_9829)
  v_9831 <- eval (sub v_9828 v_9830)
  v_9832 <- eval (sgt v_9831 (bv_nat 10 255))
  v_9833 <- eval (slt v_9831 (bv_nat 10 0))
  v_9834 <- eval (extract v_9831 2 10)
  v_9835 <- eval (mux v_9833 (bv_nat 8 0) v_9834)
  v_9836 <- eval (mux v_9832 (bv_nat 8 255) v_9835)
  v_9837 <- eval (extract v_9725 88 96)
  v_9838 <- eval (concat (bv_nat 2 0) v_9837)
  v_9839 <- eval (extract v_9728 88 96)
  v_9840 <- eval (concat (bv_nat 2 0) v_9839)
  v_9841 <- eval (sub v_9838 v_9840)
  v_9842 <- eval (sgt v_9841 (bv_nat 10 255))
  v_9843 <- eval (slt v_9841 (bv_nat 10 0))
  v_9844 <- eval (extract v_9841 2 10)
  v_9845 <- eval (mux v_9843 (bv_nat 8 0) v_9844)
  v_9846 <- eval (mux v_9842 (bv_nat 8 255) v_9845)
  v_9847 <- eval (extract v_9725 96 104)
  v_9848 <- eval (concat (bv_nat 2 0) v_9847)
  v_9849 <- eval (extract v_9728 96 104)
  v_9850 <- eval (concat (bv_nat 2 0) v_9849)
  v_9851 <- eval (sub v_9848 v_9850)
  v_9852 <- eval (sgt v_9851 (bv_nat 10 255))
  v_9853 <- eval (slt v_9851 (bv_nat 10 0))
  v_9854 <- eval (extract v_9851 2 10)
  v_9855 <- eval (mux v_9853 (bv_nat 8 0) v_9854)
  v_9856 <- eval (mux v_9852 (bv_nat 8 255) v_9855)
  v_9857 <- eval (extract v_9725 104 112)
  v_9858 <- eval (concat (bv_nat 2 0) v_9857)
  v_9859 <- eval (extract v_9728 104 112)
  v_9860 <- eval (concat (bv_nat 2 0) v_9859)
  v_9861 <- eval (sub v_9858 v_9860)
  v_9862 <- eval (sgt v_9861 (bv_nat 10 255))
  v_9863 <- eval (slt v_9861 (bv_nat 10 0))
  v_9864 <- eval (extract v_9861 2 10)
  v_9865 <- eval (mux v_9863 (bv_nat 8 0) v_9864)
  v_9866 <- eval (mux v_9862 (bv_nat 8 255) v_9865)
  v_9867 <- eval (extract v_9725 112 120)
  v_9868 <- eval (concat (bv_nat 2 0) v_9867)
  v_9869 <- eval (extract v_9728 112 120)
  v_9870 <- eval (concat (bv_nat 2 0) v_9869)
  v_9871 <- eval (sub v_9868 v_9870)
  v_9872 <- eval (sgt v_9871 (bv_nat 10 255))
  v_9873 <- eval (slt v_9871 (bv_nat 10 0))
  v_9874 <- eval (extract v_9871 2 10)
  v_9875 <- eval (mux v_9873 (bv_nat 8 0) v_9874)
  v_9876 <- eval (mux v_9872 (bv_nat 8 255) v_9875)
  v_9877 <- eval (extract v_9725 120 128)
  v_9878 <- eval (concat (bv_nat 2 0) v_9877)
  v_9879 <- eval (extract v_9728 120 128)
  v_9880 <- eval (concat (bv_nat 2 0) v_9879)
  v_9881 <- eval (sub v_9878 v_9880)
  v_9882 <- eval (sgt v_9881 (bv_nat 10 255))
  v_9883 <- eval (slt v_9881 (bv_nat 10 0))
  v_9884 <- eval (extract v_9881 2 10)
  v_9885 <- eval (mux v_9883 (bv_nat 8 0) v_9884)
  v_9886 <- eval (mux v_9882 (bv_nat 8 255) v_9885)
  v_9887 <- eval (extract v_9725 128 136)
  v_9888 <- eval (concat (bv_nat 2 0) v_9887)
  v_9889 <- eval (extract v_9728 128 136)
  v_9890 <- eval (concat (bv_nat 2 0) v_9889)
  v_9891 <- eval (sub v_9888 v_9890)
  v_9892 <- eval (sgt v_9891 (bv_nat 10 255))
  v_9893 <- eval (slt v_9891 (bv_nat 10 0))
  v_9894 <- eval (extract v_9891 2 10)
  v_9895 <- eval (mux v_9893 (bv_nat 8 0) v_9894)
  v_9896 <- eval (mux v_9892 (bv_nat 8 255) v_9895)
  v_9897 <- eval (extract v_9725 136 144)
  v_9898 <- eval (concat (bv_nat 2 0) v_9897)
  v_9899 <- eval (extract v_9728 136 144)
  v_9900 <- eval (concat (bv_nat 2 0) v_9899)
  v_9901 <- eval (sub v_9898 v_9900)
  v_9902 <- eval (sgt v_9901 (bv_nat 10 255))
  v_9903 <- eval (slt v_9901 (bv_nat 10 0))
  v_9904 <- eval (extract v_9901 2 10)
  v_9905 <- eval (mux v_9903 (bv_nat 8 0) v_9904)
  v_9906 <- eval (mux v_9902 (bv_nat 8 255) v_9905)
  v_9907 <- eval (extract v_9725 144 152)
  v_9908 <- eval (concat (bv_nat 2 0) v_9907)
  v_9909 <- eval (extract v_9728 144 152)
  v_9910 <- eval (concat (bv_nat 2 0) v_9909)
  v_9911 <- eval (sub v_9908 v_9910)
  v_9912 <- eval (sgt v_9911 (bv_nat 10 255))
  v_9913 <- eval (slt v_9911 (bv_nat 10 0))
  v_9914 <- eval (extract v_9911 2 10)
  v_9915 <- eval (mux v_9913 (bv_nat 8 0) v_9914)
  v_9916 <- eval (mux v_9912 (bv_nat 8 255) v_9915)
  v_9917 <- eval (extract v_9725 152 160)
  v_9918 <- eval (concat (bv_nat 2 0) v_9917)
  v_9919 <- eval (extract v_9728 152 160)
  v_9920 <- eval (concat (bv_nat 2 0) v_9919)
  v_9921 <- eval (sub v_9918 v_9920)
  v_9922 <- eval (sgt v_9921 (bv_nat 10 255))
  v_9923 <- eval (slt v_9921 (bv_nat 10 0))
  v_9924 <- eval (extract v_9921 2 10)
  v_9925 <- eval (mux v_9923 (bv_nat 8 0) v_9924)
  v_9926 <- eval (mux v_9922 (bv_nat 8 255) v_9925)
  v_9927 <- eval (extract v_9725 160 168)
  v_9928 <- eval (concat (bv_nat 2 0) v_9927)
  v_9929 <- eval (extract v_9728 160 168)
  v_9930 <- eval (concat (bv_nat 2 0) v_9929)
  v_9931 <- eval (sub v_9928 v_9930)
  v_9932 <- eval (sgt v_9931 (bv_nat 10 255))
  v_9933 <- eval (slt v_9931 (bv_nat 10 0))
  v_9934 <- eval (extract v_9931 2 10)
  v_9935 <- eval (mux v_9933 (bv_nat 8 0) v_9934)
  v_9936 <- eval (mux v_9932 (bv_nat 8 255) v_9935)
  v_9937 <- eval (extract v_9725 168 176)
  v_9938 <- eval (concat (bv_nat 2 0) v_9937)
  v_9939 <- eval (extract v_9728 168 176)
  v_9940 <- eval (concat (bv_nat 2 0) v_9939)
  v_9941 <- eval (sub v_9938 v_9940)
  v_9942 <- eval (sgt v_9941 (bv_nat 10 255))
  v_9943 <- eval (slt v_9941 (bv_nat 10 0))
  v_9944 <- eval (extract v_9941 2 10)
  v_9945 <- eval (mux v_9943 (bv_nat 8 0) v_9944)
  v_9946 <- eval (mux v_9942 (bv_nat 8 255) v_9945)
  v_9947 <- eval (extract v_9725 176 184)
  v_9948 <- eval (concat (bv_nat 2 0) v_9947)
  v_9949 <- eval (extract v_9728 176 184)
  v_9950 <- eval (concat (bv_nat 2 0) v_9949)
  v_9951 <- eval (sub v_9948 v_9950)
  v_9952 <- eval (sgt v_9951 (bv_nat 10 255))
  v_9953 <- eval (slt v_9951 (bv_nat 10 0))
  v_9954 <- eval (extract v_9951 2 10)
  v_9955 <- eval (mux v_9953 (bv_nat 8 0) v_9954)
  v_9956 <- eval (mux v_9952 (bv_nat 8 255) v_9955)
  v_9957 <- eval (extract v_9725 184 192)
  v_9958 <- eval (concat (bv_nat 2 0) v_9957)
  v_9959 <- eval (extract v_9728 184 192)
  v_9960 <- eval (concat (bv_nat 2 0) v_9959)
  v_9961 <- eval (sub v_9958 v_9960)
  v_9962 <- eval (sgt v_9961 (bv_nat 10 255))
  v_9963 <- eval (slt v_9961 (bv_nat 10 0))
  v_9964 <- eval (extract v_9961 2 10)
  v_9965 <- eval (mux v_9963 (bv_nat 8 0) v_9964)
  v_9966 <- eval (mux v_9962 (bv_nat 8 255) v_9965)
  v_9967 <- eval (extract v_9725 192 200)
  v_9968 <- eval (concat (bv_nat 2 0) v_9967)
  v_9969 <- eval (extract v_9728 192 200)
  v_9970 <- eval (concat (bv_nat 2 0) v_9969)
  v_9971 <- eval (sub v_9968 v_9970)
  v_9972 <- eval (sgt v_9971 (bv_nat 10 255))
  v_9973 <- eval (slt v_9971 (bv_nat 10 0))
  v_9974 <- eval (extract v_9971 2 10)
  v_9975 <- eval (mux v_9973 (bv_nat 8 0) v_9974)
  v_9976 <- eval (mux v_9972 (bv_nat 8 255) v_9975)
  v_9977 <- eval (extract v_9725 200 208)
  v_9978 <- eval (concat (bv_nat 2 0) v_9977)
  v_9979 <- eval (extract v_9728 200 208)
  v_9980 <- eval (concat (bv_nat 2 0) v_9979)
  v_9981 <- eval (sub v_9978 v_9980)
  v_9982 <- eval (sgt v_9981 (bv_nat 10 255))
  v_9983 <- eval (slt v_9981 (bv_nat 10 0))
  v_9984 <- eval (extract v_9981 2 10)
  v_9985 <- eval (mux v_9983 (bv_nat 8 0) v_9984)
  v_9986 <- eval (mux v_9982 (bv_nat 8 255) v_9985)
  v_9987 <- eval (extract v_9725 208 216)
  v_9988 <- eval (concat (bv_nat 2 0) v_9987)
  v_9989 <- eval (extract v_9728 208 216)
  v_9990 <- eval (concat (bv_nat 2 0) v_9989)
  v_9991 <- eval (sub v_9988 v_9990)
  v_9992 <- eval (sgt v_9991 (bv_nat 10 255))
  v_9993 <- eval (slt v_9991 (bv_nat 10 0))
  v_9994 <- eval (extract v_9991 2 10)
  v_9995 <- eval (mux v_9993 (bv_nat 8 0) v_9994)
  v_9996 <- eval (mux v_9992 (bv_nat 8 255) v_9995)
  v_9997 <- eval (extract v_9725 216 224)
  v_9998 <- eval (concat (bv_nat 2 0) v_9997)
  v_9999 <- eval (extract v_9728 216 224)
  v_10000 <- eval (concat (bv_nat 2 0) v_9999)
  v_10001 <- eval (sub v_9998 v_10000)
  v_10002 <- eval (sgt v_10001 (bv_nat 10 255))
  v_10003 <- eval (slt v_10001 (bv_nat 10 0))
  v_10004 <- eval (extract v_10001 2 10)
  v_10005 <- eval (mux v_10003 (bv_nat 8 0) v_10004)
  v_10006 <- eval (mux v_10002 (bv_nat 8 255) v_10005)
  v_10007 <- eval (extract v_9725 224 232)
  v_10008 <- eval (concat (bv_nat 2 0) v_10007)
  v_10009 <- eval (extract v_9728 224 232)
  v_10010 <- eval (concat (bv_nat 2 0) v_10009)
  v_10011 <- eval (sub v_10008 v_10010)
  v_10012 <- eval (sgt v_10011 (bv_nat 10 255))
  v_10013 <- eval (slt v_10011 (bv_nat 10 0))
  v_10014 <- eval (extract v_10011 2 10)
  v_10015 <- eval (mux v_10013 (bv_nat 8 0) v_10014)
  v_10016 <- eval (mux v_10012 (bv_nat 8 255) v_10015)
  v_10017 <- eval (extract v_9725 232 240)
  v_10018 <- eval (concat (bv_nat 2 0) v_10017)
  v_10019 <- eval (extract v_9728 232 240)
  v_10020 <- eval (concat (bv_nat 2 0) v_10019)
  v_10021 <- eval (sub v_10018 v_10020)
  v_10022 <- eval (sgt v_10021 (bv_nat 10 255))
  v_10023 <- eval (slt v_10021 (bv_nat 10 0))
  v_10024 <- eval (extract v_10021 2 10)
  v_10025 <- eval (mux v_10023 (bv_nat 8 0) v_10024)
  v_10026 <- eval (mux v_10022 (bv_nat 8 255) v_10025)
  v_10027 <- eval (extract v_9725 240 248)
  v_10028 <- eval (concat (bv_nat 2 0) v_10027)
  v_10029 <- eval (extract v_9728 240 248)
  v_10030 <- eval (concat (bv_nat 2 0) v_10029)
  v_10031 <- eval (sub v_10028 v_10030)
  v_10032 <- eval (sgt v_10031 (bv_nat 10 255))
  v_10033 <- eval (slt v_10031 (bv_nat 10 0))
  v_10034 <- eval (extract v_10031 2 10)
  v_10035 <- eval (mux v_10033 (bv_nat 8 0) v_10034)
  v_10036 <- eval (mux v_10032 (bv_nat 8 255) v_10035)
  v_10037 <- eval (extract v_9725 248 256)
  v_10038 <- eval (concat (bv_nat 2 0) v_10037)
  v_10039 <- eval (extract v_9728 248 256)
  v_10040 <- eval (concat (bv_nat 2 0) v_10039)
  v_10041 <- eval (sub v_10038 v_10040)
  v_10042 <- eval (sgt v_10041 (bv_nat 10 255))
  v_10043 <- eval (slt v_10041 (bv_nat 10 0))
  v_10044 <- eval (extract v_10041 2 10)
  v_10045 <- eval (mux v_10043 (bv_nat 8 0) v_10044)
  v_10046 <- eval (mux v_10042 (bv_nat 8 255) v_10045)
  v_10047 <- eval (concat v_10036 v_10046)
  v_10048 <- eval (concat v_10026 v_10047)
  v_10049 <- eval (concat v_10016 v_10048)
  v_10050 <- eval (concat v_10006 v_10049)
  v_10051 <- eval (concat v_9996 v_10050)
  v_10052 <- eval (concat v_9986 v_10051)
  v_10053 <- eval (concat v_9976 v_10052)
  v_10054 <- eval (concat v_9966 v_10053)
  v_10055 <- eval (concat v_9956 v_10054)
  v_10056 <- eval (concat v_9946 v_10055)
  v_10057 <- eval (concat v_9936 v_10056)
  v_10058 <- eval (concat v_9926 v_10057)
  v_10059 <- eval (concat v_9916 v_10058)
  v_10060 <- eval (concat v_9906 v_10059)
  v_10061 <- eval (concat v_9896 v_10060)
  v_10062 <- eval (concat v_9886 v_10061)
  v_10063 <- eval (concat v_9876 v_10062)
  v_10064 <- eval (concat v_9866 v_10063)
  v_10065 <- eval (concat v_9856 v_10064)
  v_10066 <- eval (concat v_9846 v_10065)
  v_10067 <- eval (concat v_9836 v_10066)
  v_10068 <- eval (concat v_9826 v_10067)
  v_10069 <- eval (concat v_9816 v_10068)
  v_10070 <- eval (concat v_9806 v_10069)
  v_10071 <- eval (concat v_9796 v_10070)
  v_10072 <- eval (concat v_9786 v_10071)
  v_10073 <- eval (concat v_9776 v_10072)
  v_10074 <- eval (concat v_9766 v_10073)
  v_10075 <- eval (concat v_9756 v_10074)
  v_10076 <- eval (concat v_9746 v_10075)
  v_10077 <- eval (concat v_9736 v_10076)
  setRegister (v_3308 : Ymm) v_10077
==========================================
vpsubusw_X86-SYNTAX (v_3316 : Xmm) (v_3317 : Xmm) (v_3318 : Xmm)
  v_10084 <- getRegister (v_3317 : Xmm)
  v_10085 <- eval (extract v_10084 0 16)
  v_10086 <- eval (concat (bv_nat 2 0) v_10085)
  v_10087 <- getRegister (v_3316 : Xmm)
  v_10088 <- eval (extract v_10087 0 16)
  v_10089 <- eval (concat (bv_nat 2 0) v_10088)
  v_10090 <- eval (sub v_10086 v_10089)
  v_10091 <- eval (sgt v_10090 (bv_nat 18 65535))
  v_10092 <- eval (slt v_10090 (bv_nat 18 0))
  v_10093 <- eval (extract v_10090 2 18)
  v_10094 <- eval (mux v_10092 (bv_nat 16 0) v_10093)
  v_10095 <- eval (mux v_10091 (bv_nat 16 65535) v_10094)
  v_10096 <- eval (extract v_10084 16 32)
  v_10097 <- eval (concat (bv_nat 2 0) v_10096)
  v_10098 <- eval (extract v_10087 16 32)
  v_10099 <- eval (concat (bv_nat 2 0) v_10098)
  v_10100 <- eval (sub v_10097 v_10099)
  v_10101 <- eval (sgt v_10100 (bv_nat 18 65535))
  v_10102 <- eval (slt v_10100 (bv_nat 18 0))
  v_10103 <- eval (extract v_10100 2 18)
  v_10104 <- eval (mux v_10102 (bv_nat 16 0) v_10103)
  v_10105 <- eval (mux v_10101 (bv_nat 16 65535) v_10104)
  v_10106 <- eval (extract v_10084 32 48)
  v_10107 <- eval (concat (bv_nat 2 0) v_10106)
  v_10108 <- eval (extract v_10087 32 48)
  v_10109 <- eval (concat (bv_nat 2 0) v_10108)
  v_10110 <- eval (sub v_10107 v_10109)
  v_10111 <- eval (sgt v_10110 (bv_nat 18 65535))
  v_10112 <- eval (slt v_10110 (bv_nat 18 0))
  v_10113 <- eval (extract v_10110 2 18)
  v_10114 <- eval (mux v_10112 (bv_nat 16 0) v_10113)
  v_10115 <- eval (mux v_10111 (bv_nat 16 65535) v_10114)
  v_10116 <- eval (extract v_10084 48 64)
  v_10117 <- eval (concat (bv_nat 2 0) v_10116)
  v_10118 <- eval (extract v_10087 48 64)
  v_10119 <- eval (concat (bv_nat 2 0) v_10118)
  v_10120 <- eval (sub v_10117 v_10119)
  v_10121 <- eval (sgt v_10120 (bv_nat 18 65535))
  v_10122 <- eval (slt v_10120 (bv_nat 18 0))
  v_10123 <- eval (extract v_10120 2 18)
  v_10124 <- eval (mux v_10122 (bv_nat 16 0) v_10123)
  v_10125 <- eval (mux v_10121 (bv_nat 16 65535) v_10124)
  v_10126 <- eval (extract v_10084 64 80)
  v_10127 <- eval (concat (bv_nat 2 0) v_10126)
  v_10128 <- eval (extract v_10087 64 80)
  v_10129 <- eval (concat (bv_nat 2 0) v_10128)
  v_10130 <- eval (sub v_10127 v_10129)
  v_10131 <- eval (sgt v_10130 (bv_nat 18 65535))
  v_10132 <- eval (slt v_10130 (bv_nat 18 0))
  v_10133 <- eval (extract v_10130 2 18)
  v_10134 <- eval (mux v_10132 (bv_nat 16 0) v_10133)
  v_10135 <- eval (mux v_10131 (bv_nat 16 65535) v_10134)
  v_10136 <- eval (extract v_10084 80 96)
  v_10137 <- eval (concat (bv_nat 2 0) v_10136)
  v_10138 <- eval (extract v_10087 80 96)
  v_10139 <- eval (concat (bv_nat 2 0) v_10138)
  v_10140 <- eval (sub v_10137 v_10139)
  v_10141 <- eval (sgt v_10140 (bv_nat 18 65535))
  v_10142 <- eval (slt v_10140 (bv_nat 18 0))
  v_10143 <- eval (extract v_10140 2 18)
  v_10144 <- eval (mux v_10142 (bv_nat 16 0) v_10143)
  v_10145 <- eval (mux v_10141 (bv_nat 16 65535) v_10144)
  v_10146 <- eval (extract v_10084 96 112)
  v_10147 <- eval (concat (bv_nat 2 0) v_10146)
  v_10148 <- eval (extract v_10087 96 112)
  v_10149 <- eval (concat (bv_nat 2 0) v_10148)
  v_10150 <- eval (sub v_10147 v_10149)
  v_10151 <- eval (sgt v_10150 (bv_nat 18 65535))
  v_10152 <- eval (slt v_10150 (bv_nat 18 0))
  v_10153 <- eval (extract v_10150 2 18)
  v_10154 <- eval (mux v_10152 (bv_nat 16 0) v_10153)
  v_10155 <- eval (mux v_10151 (bv_nat 16 65535) v_10154)
  v_10156 <- eval (extract v_10084 112 128)
  v_10157 <- eval (concat (bv_nat 2 0) v_10156)
  v_10158 <- eval (extract v_10087 112 128)
  v_10159 <- eval (concat (bv_nat 2 0) v_10158)
  v_10160 <- eval (sub v_10157 v_10159)
  v_10161 <- eval (sgt v_10160 (bv_nat 18 65535))
  v_10162 <- eval (slt v_10160 (bv_nat 18 0))
  v_10163 <- eval (extract v_10160 2 18)
  v_10164 <- eval (mux v_10162 (bv_nat 16 0) v_10163)
  v_10165 <- eval (mux v_10161 (bv_nat 16 65535) v_10164)
  v_10166 <- eval (concat v_10155 v_10165)
  v_10167 <- eval (concat v_10145 v_10166)
  v_10168 <- eval (concat v_10135 v_10167)
  v_10169 <- eval (concat v_10125 v_10168)
  v_10170 <- eval (concat v_10115 v_10169)
  v_10171 <- eval (concat v_10105 v_10170)
  v_10172 <- eval (concat v_10095 v_10171)
  setRegister (v_3318 : Xmm) v_10172
==========================================
vpsubusw_X86-SYNTAX (v_3328 : Ymm) (v_3329 : Ymm) (v_3330 : Ymm)
  v_10179 <- getRegister (v_3329 : Ymm)
  v_10180 <- eval (extract v_10179 0 16)
  v_10181 <- eval (concat (bv_nat 2 0) v_10180)
  v_10182 <- getRegister (v_3328 : Ymm)
  v_10183 <- eval (extract v_10182 0 16)
  v_10184 <- eval (concat (bv_nat 2 0) v_10183)
  v_10185 <- eval (sub v_10181 v_10184)
  v_10186 <- eval (sgt v_10185 (bv_nat 18 65535))
  v_10187 <- eval (slt v_10185 (bv_nat 18 0))
  v_10188 <- eval (extract v_10185 2 18)
  v_10189 <- eval (mux v_10187 (bv_nat 16 0) v_10188)
  v_10190 <- eval (mux v_10186 (bv_nat 16 65535) v_10189)
  v_10191 <- eval (extract v_10179 16 32)
  v_10192 <- eval (concat (bv_nat 2 0) v_10191)
  v_10193 <- eval (extract v_10182 16 32)
  v_10194 <- eval (concat (bv_nat 2 0) v_10193)
  v_10195 <- eval (sub v_10192 v_10194)
  v_10196 <- eval (sgt v_10195 (bv_nat 18 65535))
  v_10197 <- eval (slt v_10195 (bv_nat 18 0))
  v_10198 <- eval (extract v_10195 2 18)
  v_10199 <- eval (mux v_10197 (bv_nat 16 0) v_10198)
  v_10200 <- eval (mux v_10196 (bv_nat 16 65535) v_10199)
  v_10201 <- eval (extract v_10179 32 48)
  v_10202 <- eval (concat (bv_nat 2 0) v_10201)
  v_10203 <- eval (extract v_10182 32 48)
  v_10204 <- eval (concat (bv_nat 2 0) v_10203)
  v_10205 <- eval (sub v_10202 v_10204)
  v_10206 <- eval (sgt v_10205 (bv_nat 18 65535))
  v_10207 <- eval (slt v_10205 (bv_nat 18 0))
  v_10208 <- eval (extract v_10205 2 18)
  v_10209 <- eval (mux v_10207 (bv_nat 16 0) v_10208)
  v_10210 <- eval (mux v_10206 (bv_nat 16 65535) v_10209)
  v_10211 <- eval (extract v_10179 48 64)
  v_10212 <- eval (concat (bv_nat 2 0) v_10211)
  v_10213 <- eval (extract v_10182 48 64)
  v_10214 <- eval (concat (bv_nat 2 0) v_10213)
  v_10215 <- eval (sub v_10212 v_10214)
  v_10216 <- eval (sgt v_10215 (bv_nat 18 65535))
  v_10217 <- eval (slt v_10215 (bv_nat 18 0))
  v_10218 <- eval (extract v_10215 2 18)
  v_10219 <- eval (mux v_10217 (bv_nat 16 0) v_10218)
  v_10220 <- eval (mux v_10216 (bv_nat 16 65535) v_10219)
  v_10221 <- eval (extract v_10179 64 80)
  v_10222 <- eval (concat (bv_nat 2 0) v_10221)
  v_10223 <- eval (extract v_10182 64 80)
  v_10224 <- eval (concat (bv_nat 2 0) v_10223)
  v_10225 <- eval (sub v_10222 v_10224)
  v_10226 <- eval (sgt v_10225 (bv_nat 18 65535))
  v_10227 <- eval (slt v_10225 (bv_nat 18 0))
  v_10228 <- eval (extract v_10225 2 18)
  v_10229 <- eval (mux v_10227 (bv_nat 16 0) v_10228)
  v_10230 <- eval (mux v_10226 (bv_nat 16 65535) v_10229)
  v_10231 <- eval (extract v_10179 80 96)
  v_10232 <- eval (concat (bv_nat 2 0) v_10231)
  v_10233 <- eval (extract v_10182 80 96)
  v_10234 <- eval (concat (bv_nat 2 0) v_10233)
  v_10235 <- eval (sub v_10232 v_10234)
  v_10236 <- eval (sgt v_10235 (bv_nat 18 65535))
  v_10237 <- eval (slt v_10235 (bv_nat 18 0))
  v_10238 <- eval (extract v_10235 2 18)
  v_10239 <- eval (mux v_10237 (bv_nat 16 0) v_10238)
  v_10240 <- eval (mux v_10236 (bv_nat 16 65535) v_10239)
  v_10241 <- eval (extract v_10179 96 112)
  v_10242 <- eval (concat (bv_nat 2 0) v_10241)
  v_10243 <- eval (extract v_10182 96 112)
  v_10244 <- eval (concat (bv_nat 2 0) v_10243)
  v_10245 <- eval (sub v_10242 v_10244)
  v_10246 <- eval (sgt v_10245 (bv_nat 18 65535))
  v_10247 <- eval (slt v_10245 (bv_nat 18 0))
  v_10248 <- eval (extract v_10245 2 18)
  v_10249 <- eval (mux v_10247 (bv_nat 16 0) v_10248)
  v_10250 <- eval (mux v_10246 (bv_nat 16 65535) v_10249)
  v_10251 <- eval (extract v_10179 112 128)
  v_10252 <- eval (concat (bv_nat 2 0) v_10251)
  v_10253 <- eval (extract v_10182 112 128)
  v_10254 <- eval (concat (bv_nat 2 0) v_10253)
  v_10255 <- eval (sub v_10252 v_10254)
  v_10256 <- eval (sgt v_10255 (bv_nat 18 65535))
  v_10257 <- eval (slt v_10255 (bv_nat 18 0))
  v_10258 <- eval (extract v_10255 2 18)
  v_10259 <- eval (mux v_10257 (bv_nat 16 0) v_10258)
  v_10260 <- eval (mux v_10256 (bv_nat 16 65535) v_10259)
  v_10261 <- eval (extract v_10179 128 144)
  v_10262 <- eval (concat (bv_nat 2 0) v_10261)
  v_10263 <- eval (extract v_10182 128 144)
  v_10264 <- eval (concat (bv_nat 2 0) v_10263)
  v_10265 <- eval (sub v_10262 v_10264)
  v_10266 <- eval (sgt v_10265 (bv_nat 18 65535))
  v_10267 <- eval (slt v_10265 (bv_nat 18 0))
  v_10268 <- eval (extract v_10265 2 18)
  v_10269 <- eval (mux v_10267 (bv_nat 16 0) v_10268)
  v_10270 <- eval (mux v_10266 (bv_nat 16 65535) v_10269)
  v_10271 <- eval (extract v_10179 144 160)
  v_10272 <- eval (concat (bv_nat 2 0) v_10271)
  v_10273 <- eval (extract v_10182 144 160)
  v_10274 <- eval (concat (bv_nat 2 0) v_10273)
  v_10275 <- eval (sub v_10272 v_10274)
  v_10276 <- eval (sgt v_10275 (bv_nat 18 65535))
  v_10277 <- eval (slt v_10275 (bv_nat 18 0))
  v_10278 <- eval (extract v_10275 2 18)
  v_10279 <- eval (mux v_10277 (bv_nat 16 0) v_10278)
  v_10280 <- eval (mux v_10276 (bv_nat 16 65535) v_10279)
  v_10281 <- eval (extract v_10179 160 176)
  v_10282 <- eval (concat (bv_nat 2 0) v_10281)
  v_10283 <- eval (extract v_10182 160 176)
  v_10284 <- eval (concat (bv_nat 2 0) v_10283)
  v_10285 <- eval (sub v_10282 v_10284)
  v_10286 <- eval (sgt v_10285 (bv_nat 18 65535))
  v_10287 <- eval (slt v_10285 (bv_nat 18 0))
  v_10288 <- eval (extract v_10285 2 18)
  v_10289 <- eval (mux v_10287 (bv_nat 16 0) v_10288)
  v_10290 <- eval (mux v_10286 (bv_nat 16 65535) v_10289)
  v_10291 <- eval (extract v_10179 176 192)
  v_10292 <- eval (concat (bv_nat 2 0) v_10291)
  v_10293 <- eval (extract v_10182 176 192)
  v_10294 <- eval (concat (bv_nat 2 0) v_10293)
  v_10295 <- eval (sub v_10292 v_10294)
  v_10296 <- eval (sgt v_10295 (bv_nat 18 65535))
  v_10297 <- eval (slt v_10295 (bv_nat 18 0))
  v_10298 <- eval (extract v_10295 2 18)
  v_10299 <- eval (mux v_10297 (bv_nat 16 0) v_10298)
  v_10300 <- eval (mux v_10296 (bv_nat 16 65535) v_10299)
  v_10301 <- eval (extract v_10179 192 208)
  v_10302 <- eval (concat (bv_nat 2 0) v_10301)
  v_10303 <- eval (extract v_10182 192 208)
  v_10304 <- eval (concat (bv_nat 2 0) v_10303)
  v_10305 <- eval (sub v_10302 v_10304)
  v_10306 <- eval (sgt v_10305 (bv_nat 18 65535))
  v_10307 <- eval (slt v_10305 (bv_nat 18 0))
  v_10308 <- eval (extract v_10305 2 18)
  v_10309 <- eval (mux v_10307 (bv_nat 16 0) v_10308)
  v_10310 <- eval (mux v_10306 (bv_nat 16 65535) v_10309)
  v_10311 <- eval (extract v_10179 208 224)
  v_10312 <- eval (concat (bv_nat 2 0) v_10311)
  v_10313 <- eval (extract v_10182 208 224)
  v_10314 <- eval (concat (bv_nat 2 0) v_10313)
  v_10315 <- eval (sub v_10312 v_10314)
  v_10316 <- eval (sgt v_10315 (bv_nat 18 65535))
  v_10317 <- eval (slt v_10315 (bv_nat 18 0))
  v_10318 <- eval (extract v_10315 2 18)
  v_10319 <- eval (mux v_10317 (bv_nat 16 0) v_10318)
  v_10320 <- eval (mux v_10316 (bv_nat 16 65535) v_10319)
  v_10321 <- eval (extract v_10179 224 240)
  v_10322 <- eval (concat (bv_nat 2 0) v_10321)
  v_10323 <- eval (extract v_10182 224 240)
  v_10324 <- eval (concat (bv_nat 2 0) v_10323)
  v_10325 <- eval (sub v_10322 v_10324)
  v_10326 <- eval (sgt v_10325 (bv_nat 18 65535))
  v_10327 <- eval (slt v_10325 (bv_nat 18 0))
  v_10328 <- eval (extract v_10325 2 18)
  v_10329 <- eval (mux v_10327 (bv_nat 16 0) v_10328)
  v_10330 <- eval (mux v_10326 (bv_nat 16 65535) v_10329)
  v_10331 <- eval (extract v_10179 240 256)
  v_10332 <- eval (concat (bv_nat 2 0) v_10331)
  v_10333 <- eval (extract v_10182 240 256)
  v_10334 <- eval (concat (bv_nat 2 0) v_10333)
  v_10335 <- eval (sub v_10332 v_10334)
  v_10336 <- eval (sgt v_10335 (bv_nat 18 65535))
  v_10337 <- eval (slt v_10335 (bv_nat 18 0))
  v_10338 <- eval (extract v_10335 2 18)
  v_10339 <- eval (mux v_10337 (bv_nat 16 0) v_10338)
  v_10340 <- eval (mux v_10336 (bv_nat 16 65535) v_10339)
  v_10341 <- eval (concat v_10330 v_10340)
  v_10342 <- eval (concat v_10320 v_10341)
  v_10343 <- eval (concat v_10310 v_10342)
  v_10344 <- eval (concat v_10300 v_10343)
  v_10345 <- eval (concat v_10290 v_10344)
  v_10346 <- eval (concat v_10280 v_10345)
  v_10347 <- eval (concat v_10270 v_10346)
  v_10348 <- eval (concat v_10260 v_10347)
  v_10349 <- eval (concat v_10250 v_10348)
  v_10350 <- eval (concat v_10240 v_10349)
  v_10351 <- eval (concat v_10230 v_10350)
  v_10352 <- eval (concat v_10220 v_10351)
  v_10353 <- eval (concat v_10210 v_10352)
  v_10354 <- eval (concat v_10200 v_10353)
  v_10355 <- eval (concat v_10190 v_10354)
  setRegister (v_3330 : Ymm) v_10355
==========================================
vpsubw_X86-SYNTAX (v_3338 : Xmm) (v_3339 : Xmm) (v_3340 : Xmm)
  v_10362 <- getRegister (v_3339 : Xmm)
  v_10363 <- eval (extract v_10362 0 16)
  v_10364 <- getRegister (v_3338 : Xmm)
  v_10365 <- eval (extract v_10364 0 16)
  v_10366 <- eval (sub v_10363 v_10365)
  v_10367 <- eval (extract v_10362 16 32)
  v_10368 <- eval (extract v_10364 16 32)
  v_10369 <- eval (sub v_10367 v_10368)
  v_10370 <- eval (extract v_10362 32 48)
  v_10371 <- eval (extract v_10364 32 48)
  v_10372 <- eval (sub v_10370 v_10371)
  v_10373 <- eval (extract v_10362 48 64)
  v_10374 <- eval (extract v_10364 48 64)
  v_10375 <- eval (sub v_10373 v_10374)
  v_10376 <- eval (extract v_10362 64 80)
  v_10377 <- eval (extract v_10364 64 80)
  v_10378 <- eval (sub v_10376 v_10377)
  v_10379 <- eval (extract v_10362 80 96)
  v_10380 <- eval (extract v_10364 80 96)
  v_10381 <- eval (sub v_10379 v_10380)
  v_10382 <- eval (extract v_10362 96 112)
  v_10383 <- eval (extract v_10364 96 112)
  v_10384 <- eval (sub v_10382 v_10383)
  v_10385 <- eval (extract v_10362 112 128)
  v_10386 <- eval (extract v_10364 112 128)
  v_10387 <- eval (sub v_10385 v_10386)
  v_10388 <- eval (concat v_10384 v_10387)
  v_10389 <- eval (concat v_10381 v_10388)
  v_10390 <- eval (concat v_10378 v_10389)
  v_10391 <- eval (concat v_10375 v_10390)
  v_10392 <- eval (concat v_10372 v_10391)
  v_10393 <- eval (concat v_10369 v_10392)
  v_10394 <- eval (concat v_10366 v_10393)
  setRegister (v_3340 : Xmm) v_10394
==========================================
vpsubw_X86-SYNTAX (v_3350 : Ymm) (v_3351 : Ymm) (v_3352 : Ymm)
  v_10401 <- getRegister (v_3351 : Ymm)
  v_10402 <- eval (extract v_10401 0 16)
  v_10403 <- getRegister (v_3350 : Ymm)
  v_10404 <- eval (extract v_10403 0 16)
  v_10405 <- eval (sub v_10402 v_10404)
  v_10406 <- eval (extract v_10401 16 32)
  v_10407 <- eval (extract v_10403 16 32)
  v_10408 <- eval (sub v_10406 v_10407)
  v_10409 <- eval (extract v_10401 32 48)
  v_10410 <- eval (extract v_10403 32 48)
  v_10411 <- eval (sub v_10409 v_10410)
  v_10412 <- eval (extract v_10401 48 64)
  v_10413 <- eval (extract v_10403 48 64)
  v_10414 <- eval (sub v_10412 v_10413)
  v_10415 <- eval (extract v_10401 64 80)
  v_10416 <- eval (extract v_10403 64 80)
  v_10417 <- eval (sub v_10415 v_10416)
  v_10418 <- eval (extract v_10401 80 96)
  v_10419 <- eval (extract v_10403 80 96)
  v_10420 <- eval (sub v_10418 v_10419)
  v_10421 <- eval (extract v_10401 96 112)
  v_10422 <- eval (extract v_10403 96 112)
  v_10423 <- eval (sub v_10421 v_10422)
  v_10424 <- eval (extract v_10401 112 128)
  v_10425 <- eval (extract v_10403 112 128)
  v_10426 <- eval (sub v_10424 v_10425)
  v_10427 <- eval (extract v_10401 128 144)
  v_10428 <- eval (extract v_10403 128 144)
  v_10429 <- eval (sub v_10427 v_10428)
  v_10430 <- eval (extract v_10401 144 160)
  v_10431 <- eval (extract v_10403 144 160)
  v_10432 <- eval (sub v_10430 v_10431)
  v_10433 <- eval (extract v_10401 160 176)
  v_10434 <- eval (extract v_10403 160 176)
  v_10435 <- eval (sub v_10433 v_10434)
  v_10436 <- eval (extract v_10401 176 192)
  v_10437 <- eval (extract v_10403 176 192)
  v_10438 <- eval (sub v_10436 v_10437)
  v_10439 <- eval (extract v_10401 192 208)
  v_10440 <- eval (extract v_10403 192 208)
  v_10441 <- eval (sub v_10439 v_10440)
  v_10442 <- eval (extract v_10401 208 224)
  v_10443 <- eval (extract v_10403 208 224)
  v_10444 <- eval (sub v_10442 v_10443)
  v_10445 <- eval (extract v_10401 224 240)
  v_10446 <- eval (extract v_10403 224 240)
  v_10447 <- eval (sub v_10445 v_10446)
  v_10448 <- eval (extract v_10401 240 256)
  v_10449 <- eval (extract v_10403 240 256)
  v_10450 <- eval (sub v_10448 v_10449)
  v_10451 <- eval (concat v_10447 v_10450)
  v_10452 <- eval (concat v_10444 v_10451)
  v_10453 <- eval (concat v_10441 v_10452)
  v_10454 <- eval (concat v_10438 v_10453)
  v_10455 <- eval (concat v_10435 v_10454)
  v_10456 <- eval (concat v_10432 v_10455)
  v_10457 <- eval (concat v_10429 v_10456)
  v_10458 <- eval (concat v_10426 v_10457)
  v_10459 <- eval (concat v_10423 v_10458)
  v_10460 <- eval (concat v_10420 v_10459)
  v_10461 <- eval (concat v_10417 v_10460)
  v_10462 <- eval (concat v_10414 v_10461)
  v_10463 <- eval (concat v_10411 v_10462)
  v_10464 <- eval (concat v_10408 v_10463)
  v_10465 <- eval (concat v_10405 v_10464)
  setRegister (v_3352 : Ymm) v_10465
==========================================
vptest_X86-SYNTAX (v_3359 : Xmm) (v_3360 : Xmm)
  v_10471 <- getRegister (v_3360 : Xmm)
  v_10472 <- eval (bitwidthMInt v_10471)
  v_10473 <- eval (mi v_10472 -1)
  v_10474 <- eval (bv_xor v_10471 v_10473)
  v_10475 <- getRegister (v_3359 : Xmm)
  v_10476 <- eval (bv_and v_10474 v_10475)
  v_10477 <- eval (eq v_10476 (bv_nat 128 0))
  v_10478 <- eval (mux v_10477 (bv_nat 1 1) (bv_nat 1 0))
  v_10479 <- eval (bv_and v_10471 v_10475)
  v_10480 <- eval (eq v_10479 (bv_nat 128 0))
  v_10481 <- eval (mux v_10480 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf (bv_nat 1 0)
  setRegister af (bv_nat 1 0)
  setRegister zf v_10481
  setRegister sf (bv_nat 1 0)
  setRegister cf v_10478
==========================================
vptest_X86-SYNTAX (v_3369 : Ymm) (v_3370 : Ymm)
  v_10492 <- getRegister (v_3370 : Ymm)
  v_10493 <- eval (bitwidthMInt v_10492)
  v_10494 <- eval (mi v_10493 -1)
  v_10495 <- eval (bv_xor v_10492 v_10494)
  v_10496 <- getRegister (v_3369 : Ymm)
  v_10497 <- eval (bv_and v_10495 v_10496)
  v_10498 <- eval (eq v_10497 (bv_nat 256 0))
  v_10499 <- eval (mux v_10498 (bv_nat 1 1) (bv_nat 1 0))
  v_10500 <- eval (bv_and v_10492 v_10496)
  v_10501 <- eval (eq v_10500 (bv_nat 256 0))
  v_10502 <- eval (mux v_10501 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf (bv_nat 1 0)
  setRegister af (bv_nat 1 0)
  setRegister zf v_10502
  setRegister sf (bv_nat 1 0)
  setRegister cf v_10499
==========================================
vpmovsxbd_X86-SYNTAX (v_2326 : Mem) (v_2327 : Xmm)
  v_12148 <- evaluateAddress (v_2326 : Mem)
  v_12149 <- load v_12148 4
  v_12150 <- eval (extract v_12149 0 8)
  v_12151 <- eval (svalueMInt v_12150)
  v_12152 <- eval (mi 32 v_12151)
  v_12153 <- eval (extract v_12149 8 16)
  v_12154 <- eval (svalueMInt v_12153)
  v_12155 <- eval (mi 32 v_12154)
  v_12156 <- eval (extract v_12149 16 24)
  v_12157 <- eval (svalueMInt v_12156)
  v_12158 <- eval (mi 32 v_12157)
  v_12159 <- eval (extract v_12149 24 32)
  v_12160 <- eval (svalueMInt v_12159)
  v_12161 <- eval (mi 32 v_12160)
  v_12162 <- eval (concat v_12158 v_12161)
  v_12163 <- eval (concat v_12155 v_12162)
  v_12164 <- eval (concat v_12152 v_12163)
  setRegister (v_2327 : Xmm) v_12164
==========================================
vpmovsxbd_X86-SYNTAX (v_2335 : Mem) (v_2336 : Ymm)
  v_12166 <- evaluateAddress (v_2335 : Mem)
  v_12167 <- load v_12166 8
  v_12168 <- eval (extract v_12167 0 8)
  v_12169 <- eval (svalueMInt v_12168)
  v_12170 <- eval (mi 32 v_12169)
  v_12171 <- eval (extract v_12167 8 16)
  v_12172 <- eval (svalueMInt v_12171)
  v_12173 <- eval (mi 32 v_12172)
  v_12174 <- eval (extract v_12167 16 24)
  v_12175 <- eval (svalueMInt v_12174)
  v_12176 <- eval (mi 32 v_12175)
  v_12177 <- eval (extract v_12167 24 32)
  v_12178 <- eval (svalueMInt v_12177)
  v_12179 <- eval (mi 32 v_12178)
  v_12180 <- eval (extract v_12167 32 40)
  v_12181 <- eval (svalueMInt v_12180)
  v_12182 <- eval (mi 32 v_12181)
  v_12183 <- eval (extract v_12167 40 48)
  v_12184 <- eval (svalueMInt v_12183)
  v_12185 <- eval (mi 32 v_12184)
  v_12186 <- eval (extract v_12167 48 56)
  v_12187 <- eval (svalueMInt v_12186)
  v_12188 <- eval (mi 32 v_12187)
  v_12189 <- eval (extract v_12167 56 64)
  v_12190 <- eval (svalueMInt v_12189)
  v_12191 <- eval (mi 32 v_12190)
  v_12192 <- eval (concat v_12188 v_12191)
  v_12193 <- eval (concat v_12185 v_12192)
  v_12194 <- eval (concat v_12182 v_12193)
  v_12195 <- eval (concat v_12179 v_12194)
  v_12196 <- eval (concat v_12176 v_12195)
  v_12197 <- eval (concat v_12173 v_12196)
  v_12198 <- eval (concat v_12170 v_12197)
  setRegister (v_2336 : Ymm) v_12198
==========================================
vpmovsxbq_X86-SYNTAX (v_2344 : Mem) (v_2345 : Xmm)
  v_12200 <- evaluateAddress (v_2344 : Mem)
  v_12201 <- load v_12200 2
  v_12202 <- eval (extract v_12201 0 8)
  v_12203 <- eval (svalueMInt v_12202)
  v_12204 <- eval (mi 64 v_12203)
  v_12205 <- eval (extract v_12201 8 16)
  v_12206 <- eval (svalueMInt v_12205)
  v_12207 <- eval (mi 64 v_12206)
  v_12208 <- eval (concat v_12204 v_12207)
  setRegister (v_2345 : Xmm) v_12208
==========================================
vpmovsxbq_X86-SYNTAX (v_2353 : Mem) (v_2354 : Ymm)
  v_12210 <- evaluateAddress (v_2353 : Mem)
  v_12211 <- load v_12210 4
  v_12212 <- eval (extract v_12211 0 8)
  v_12213 <- eval (svalueMInt v_12212)
  v_12214 <- eval (mi 64 v_12213)
  v_12215 <- eval (extract v_12211 8 16)
  v_12216 <- eval (svalueMInt v_12215)
  v_12217 <- eval (mi 64 v_12216)
  v_12218 <- eval (extract v_12211 16 24)
  v_12219 <- eval (svalueMInt v_12218)
  v_12220 <- eval (mi 64 v_12219)
  v_12221 <- eval (extract v_12211 24 32)
  v_12222 <- eval (svalueMInt v_12221)
  v_12223 <- eval (mi 64 v_12222)
  v_12224 <- eval (concat v_12220 v_12223)
  v_12225 <- eval (concat v_12217 v_12224)
  v_12226 <- eval (concat v_12214 v_12225)
  setRegister (v_2354 : Ymm) v_12226
==========================================
vpmovsxbw_X86-SYNTAX (v_2362 : Mem) (v_2363 : Xmm)
  v_12228 <- evaluateAddress (v_2362 : Mem)
  v_12229 <- load v_12228 8
  v_12230 <- eval (extract v_12229 0 8)
  v_12231 <- eval (svalueMInt v_12230)
  v_12232 <- eval (mi 16 v_12231)
  v_12233 <- eval (extract v_12229 8 16)
  v_12234 <- eval (svalueMInt v_12233)
  v_12235 <- eval (mi 16 v_12234)
  v_12236 <- eval (extract v_12229 16 24)
  v_12237 <- eval (svalueMInt v_12236)
  v_12238 <- eval (mi 16 v_12237)
  v_12239 <- eval (extract v_12229 24 32)
  v_12240 <- eval (svalueMInt v_12239)
  v_12241 <- eval (mi 16 v_12240)
  v_12242 <- eval (extract v_12229 32 40)
  v_12243 <- eval (svalueMInt v_12242)
  v_12244 <- eval (mi 16 v_12243)
  v_12245 <- eval (extract v_12229 40 48)
  v_12246 <- eval (svalueMInt v_12245)
  v_12247 <- eval (mi 16 v_12246)
  v_12248 <- eval (extract v_12229 48 56)
  v_12249 <- eval (svalueMInt v_12248)
  v_12250 <- eval (mi 16 v_12249)
  v_12251 <- eval (extract v_12229 56 64)
  v_12252 <- eval (svalueMInt v_12251)
  v_12253 <- eval (mi 16 v_12252)
  v_12254 <- eval (concat v_12250 v_12253)
  v_12255 <- eval (concat v_12247 v_12254)
  v_12256 <- eval (concat v_12244 v_12255)
  v_12257 <- eval (concat v_12241 v_12256)
  v_12258 <- eval (concat v_12238 v_12257)
  v_12259 <- eval (concat v_12235 v_12258)
  v_12260 <- eval (concat v_12232 v_12259)
  setRegister (v_2363 : Xmm) v_12260
==========================================
vpmovsxbw_X86-SYNTAX (v_2371 : Mem) (v_2372 : Ymm)
  v_12262 <- evaluateAddress (v_2371 : Mem)
  v_12263 <- load v_12262 16
  v_12264 <- eval (extract v_12263 0 8)
  v_12265 <- eval (svalueMInt v_12264)
  v_12266 <- eval (mi 16 v_12265)
  v_12267 <- eval (extract v_12263 8 16)
  v_12268 <- eval (svalueMInt v_12267)
  v_12269 <- eval (mi 16 v_12268)
  v_12270 <- eval (extract v_12263 16 24)
  v_12271 <- eval (svalueMInt v_12270)
  v_12272 <- eval (mi 16 v_12271)
  v_12273 <- eval (extract v_12263 24 32)
  v_12274 <- eval (svalueMInt v_12273)
  v_12275 <- eval (mi 16 v_12274)
  v_12276 <- eval (extract v_12263 32 40)
  v_12277 <- eval (svalueMInt v_12276)
  v_12278 <- eval (mi 16 v_12277)
  v_12279 <- eval (extract v_12263 40 48)
  v_12280 <- eval (svalueMInt v_12279)
  v_12281 <- eval (mi 16 v_12280)
  v_12282 <- eval (extract v_12263 48 56)
  v_12283 <- eval (svalueMInt v_12282)
  v_12284 <- eval (mi 16 v_12283)
  v_12285 <- eval (extract v_12263 56 64)
  v_12286 <- eval (svalueMInt v_12285)
  v_12287 <- eval (mi 16 v_12286)
  v_12288 <- eval (extract v_12263 64 72)
  v_12289 <- eval (svalueMInt v_12288)
  v_12290 <- eval (mi 16 v_12289)
  v_12291 <- eval (extract v_12263 72 80)
  v_12292 <- eval (svalueMInt v_12291)
  v_12293 <- eval (mi 16 v_12292)
  v_12294 <- eval (extract v_12263 80 88)
  v_12295 <- eval (svalueMInt v_12294)
  v_12296 <- eval (mi 16 v_12295)
  v_12297 <- eval (extract v_12263 88 96)
  v_12298 <- eval (svalueMInt v_12297)
  v_12299 <- eval (mi 16 v_12298)
  v_12300 <- eval (extract v_12263 96 104)
  v_12301 <- eval (svalueMInt v_12300)
  v_12302 <- eval (mi 16 v_12301)
  v_12303 <- eval (extract v_12263 104 112)
  v_12304 <- eval (svalueMInt v_12303)
  v_12305 <- eval (mi 16 v_12304)
  v_12306 <- eval (extract v_12263 112 120)
  v_12307 <- eval (svalueMInt v_12306)
  v_12308 <- eval (mi 16 v_12307)
  v_12309 <- eval (extract v_12263 120 128)
  v_12310 <- eval (svalueMInt v_12309)
  v_12311 <- eval (mi 16 v_12310)
  v_12312 <- eval (concat v_12308 v_12311)
  v_12313 <- eval (concat v_12305 v_12312)
  v_12314 <- eval (concat v_12302 v_12313)
  v_12315 <- eval (concat v_12299 v_12314)
  v_12316 <- eval (concat v_12296 v_12315)
  v_12317 <- eval (concat v_12293 v_12316)
  v_12318 <- eval (concat v_12290 v_12317)
  v_12319 <- eval (concat v_12287 v_12318)
  v_12320 <- eval (concat v_12284 v_12319)
  v_12321 <- eval (concat v_12281 v_12320)
  v_12322 <- eval (concat v_12278 v_12321)
  v_12323 <- eval (concat v_12275 v_12322)
  v_12324 <- eval (concat v_12272 v_12323)
  v_12325 <- eval (concat v_12269 v_12324)
  v_12326 <- eval (concat v_12266 v_12325)
  setRegister (v_2372 : Ymm) v_12326
==========================================
vpmovsxdq_X86-SYNTAX (v_2380 : Mem) (v_2381 : Xmm)
  v_12328 <- evaluateAddress (v_2380 : Mem)
  v_12329 <- load v_12328 8
  v_12330 <- eval (extract v_12329 0 32)
  v_12331 <- eval (svalueMInt v_12330)
  v_12332 <- eval (mi 64 v_12331)
  v_12333 <- eval (extract v_12329 32 64)
  v_12334 <- eval (svalueMInt v_12333)
  v_12335 <- eval (mi 64 v_12334)
  v_12336 <- eval (concat v_12332 v_12335)
  setRegister (v_2381 : Xmm) v_12336
==========================================
vpmovsxdq_X86-SYNTAX (v_2389 : Mem) (v_2390 : Ymm)
  v_12338 <- evaluateAddress (v_2389 : Mem)
  v_12339 <- load v_12338 16
  v_12340 <- eval (extract v_12339 0 32)
  v_12341 <- eval (svalueMInt v_12340)
  v_12342 <- eval (mi 64 v_12341)
  v_12343 <- eval (extract v_12339 32 64)
  v_12344 <- eval (svalueMInt v_12343)
  v_12345 <- eval (mi 64 v_12344)
  v_12346 <- eval (extract v_12339 64 96)
  v_12347 <- eval (svalueMInt v_12346)
  v_12348 <- eval (mi 64 v_12347)
  v_12349 <- eval (extract v_12339 96 128)
  v_12350 <- eval (svalueMInt v_12349)
  v_12351 <- eval (mi 64 v_12350)
  v_12352 <- eval (concat v_12348 v_12351)
  v_12353 <- eval (concat v_12345 v_12352)
  v_12354 <- eval (concat v_12342 v_12353)
  setRegister (v_2390 : Ymm) v_12354
==========================================
vpmovsxwd_X86-SYNTAX (v_2398 : Mem) (v_2399 : Xmm)
  v_12356 <- evaluateAddress (v_2398 : Mem)
  v_12357 <- load v_12356 8
  v_12358 <- eval (extract v_12357 0 16)
  v_12359 <- eval (svalueMInt v_12358)
  v_12360 <- eval (mi 32 v_12359)
  v_12361 <- eval (extract v_12357 16 32)
  v_12362 <- eval (svalueMInt v_12361)
  v_12363 <- eval (mi 32 v_12362)
  v_12364 <- eval (extract v_12357 32 48)
  v_12365 <- eval (svalueMInt v_12364)
  v_12366 <- eval (mi 32 v_12365)
  v_12367 <- eval (extract v_12357 48 64)
  v_12368 <- eval (svalueMInt v_12367)
  v_12369 <- eval (mi 32 v_12368)
  v_12370 <- eval (concat v_12366 v_12369)
  v_12371 <- eval (concat v_12363 v_12370)
  v_12372 <- eval (concat v_12360 v_12371)
  setRegister (v_2399 : Xmm) v_12372
==========================================
vpmovsxwd_X86-SYNTAX (v_2407 : Mem) (v_2408 : Ymm)
  v_12374 <- evaluateAddress (v_2407 : Mem)
  v_12375 <- load v_12374 16
  v_12376 <- eval (extract v_12375 0 16)
  v_12377 <- eval (svalueMInt v_12376)
  v_12378 <- eval (mi 32 v_12377)
  v_12379 <- eval (extract v_12375 16 32)
  v_12380 <- eval (svalueMInt v_12379)
  v_12381 <- eval (mi 32 v_12380)
  v_12382 <- eval (extract v_12375 32 48)
  v_12383 <- eval (svalueMInt v_12382)
  v_12384 <- eval (mi 32 v_12383)
  v_12385 <- eval (extract v_12375 48 64)
  v_12386 <- eval (svalueMInt v_12385)
  v_12387 <- eval (mi 32 v_12386)
  v_12388 <- eval (extract v_12375 64 80)
  v_12389 <- eval (svalueMInt v_12388)
  v_12390 <- eval (mi 32 v_12389)
  v_12391 <- eval (extract v_12375 80 96)
  v_12392 <- eval (svalueMInt v_12391)
  v_12393 <- eval (mi 32 v_12392)
  v_12394 <- eval (extract v_12375 96 112)
  v_12395 <- eval (svalueMInt v_12394)
  v_12396 <- eval (mi 32 v_12395)
  v_12397 <- eval (extract v_12375 112 128)
  v_12398 <- eval (svalueMInt v_12397)
  v_12399 <- eval (mi 32 v_12398)
  v_12400 <- eval (concat v_12396 v_12399)
  v_12401 <- eval (concat v_12393 v_12400)
  v_12402 <- eval (concat v_12390 v_12401)
  v_12403 <- eval (concat v_12387 v_12402)
  v_12404 <- eval (concat v_12384 v_12403)
  v_12405 <- eval (concat v_12381 v_12404)
  v_12406 <- eval (concat v_12378 v_12405)
  setRegister (v_2408 : Ymm) v_12406
==========================================
vpmovsxwq_X86-SYNTAX (v_2416 : Mem) (v_2417 : Xmm)
  v_12408 <- evaluateAddress (v_2416 : Mem)
  v_12409 <- load v_12408 4
  v_12410 <- eval (extract v_12409 0 16)
  v_12411 <- eval (svalueMInt v_12410)
  v_12412 <- eval (mi 64 v_12411)
  v_12413 <- eval (extract v_12409 16 32)
  v_12414 <- eval (svalueMInt v_12413)
  v_12415 <- eval (mi 64 v_12414)
  v_12416 <- eval (concat v_12412 v_12415)
  setRegister (v_2417 : Xmm) v_12416
==========================================
vpmovsxwq_X86-SYNTAX (v_2425 : Mem) (v_2426 : Ymm)
  v_12418 <- evaluateAddress (v_2425 : Mem)
  v_12419 <- load v_12418 8
  v_12420 <- eval (extract v_12419 0 16)
  v_12421 <- eval (svalueMInt v_12420)
  v_12422 <- eval (mi 64 v_12421)
  v_12423 <- eval (extract v_12419 16 32)
  v_12424 <- eval (svalueMInt v_12423)
  v_12425 <- eval (mi 64 v_12424)
  v_12426 <- eval (extract v_12419 32 48)
  v_12427 <- eval (svalueMInt v_12426)
  v_12428 <- eval (mi 64 v_12427)
  v_12429 <- eval (extract v_12419 48 64)
  v_12430 <- eval (svalueMInt v_12429)
  v_12431 <- eval (mi 64 v_12430)
  v_12432 <- eval (concat v_12428 v_12431)
  v_12433 <- eval (concat v_12425 v_12432)
  v_12434 <- eval (concat v_12422 v_12433)
  setRegister (v_2426 : Ymm) v_12434
==========================================
vpmovzxbd_X86-SYNTAX (v_2434 : Mem) (v_2435 : Xmm)
  v_12436 <- evaluateAddress (v_2434 : Mem)
  v_12437 <- load v_12436 4
  v_12438 <- eval (extract v_12437 0 8)
  v_12439 <- eval (extract v_12437 8 16)
  v_12440 <- eval (extract v_12437 16 24)
  v_12441 <- eval (extract v_12437 24 32)
  v_12442 <- eval (concat (bv_nat 24 0) v_12441)
  v_12443 <- eval (concat v_12440 v_12442)
  v_12444 <- eval (concat (bv_nat 24 0) v_12443)
  v_12445 <- eval (concat v_12439 v_12444)
  v_12446 <- eval (concat (bv_nat 24 0) v_12445)
  v_12447 <- eval (concat v_12438 v_12446)
  v_12448 <- eval (concat (bv_nat 24 0) v_12447)
  setRegister (v_2435 : Xmm) v_12448
==========================================
vpmovzxbd_X86-SYNTAX (v_2443 : Mem) (v_2444 : Ymm)
  v_12450 <- evaluateAddress (v_2443 : Mem)
  v_12451 <- load v_12450 8
  v_12452 <- eval (extract v_12451 0 8)
  v_12453 <- eval (extract v_12451 8 16)
  v_12454 <- eval (extract v_12451 16 24)
  v_12455 <- eval (extract v_12451 24 32)
  v_12456 <- eval (extract v_12451 32 40)
  v_12457 <- eval (extract v_12451 40 48)
  v_12458 <- eval (extract v_12451 48 56)
  v_12459 <- eval (extract v_12451 56 64)
  v_12460 <- eval (concat (bv_nat 24 0) v_12459)
  v_12461 <- eval (concat v_12458 v_12460)
  v_12462 <- eval (concat (bv_nat 24 0) v_12461)
  v_12463 <- eval (concat v_12457 v_12462)
  v_12464 <- eval (concat (bv_nat 24 0) v_12463)
  v_12465 <- eval (concat v_12456 v_12464)
  v_12466 <- eval (concat (bv_nat 24 0) v_12465)
  v_12467 <- eval (concat v_12455 v_12466)
  v_12468 <- eval (concat (bv_nat 24 0) v_12467)
  v_12469 <- eval (concat v_12454 v_12468)
  v_12470 <- eval (concat (bv_nat 24 0) v_12469)
  v_12471 <- eval (concat v_12453 v_12470)
  v_12472 <- eval (concat (bv_nat 24 0) v_12471)
  v_12473 <- eval (concat v_12452 v_12472)
  v_12474 <- eval (concat (bv_nat 24 0) v_12473)
  setRegister (v_2444 : Ymm) v_12474
==========================================
vpmovzxbq_X86-SYNTAX (v_2452 : Mem) (v_2453 : Xmm)
  v_12476 <- evaluateAddress (v_2452 : Mem)
  v_12477 <- load v_12476 2
  v_12478 <- eval (extract v_12477 0 8)
  v_12479 <- eval (extract v_12477 8 16)
  v_12480 <- eval (concat (bv_nat 56 0) v_12479)
  v_12481 <- eval (concat v_12478 v_12480)
  v_12482 <- eval (concat (bv_nat 56 0) v_12481)
  setRegister (v_2453 : Xmm) v_12482
==========================================
vpmovzxbq_X86-SYNTAX (v_2461 : Mem) (v_2462 : Ymm)
  v_12484 <- evaluateAddress (v_2461 : Mem)
  v_12485 <- load v_12484 4
  v_12486 <- eval (extract v_12485 0 8)
  v_12487 <- eval (extract v_12485 8 16)
  v_12488 <- eval (extract v_12485 16 24)
  v_12489 <- eval (extract v_12485 24 32)
  v_12490 <- eval (concat (bv_nat 56 0) v_12489)
  v_12491 <- eval (concat v_12488 v_12490)
  v_12492 <- eval (concat (bv_nat 56 0) v_12491)
  v_12493 <- eval (concat v_12487 v_12492)
  v_12494 <- eval (concat (bv_nat 56 0) v_12493)
  v_12495 <- eval (concat v_12486 v_12494)
  v_12496 <- eval (concat (bv_nat 56 0) v_12495)
  setRegister (v_2462 : Ymm) v_12496
==========================================
vpmovzxbw_X86-SYNTAX (v_2470 : Mem) (v_2471 : Xmm)
  v_12498 <- evaluateAddress (v_2470 : Mem)
  v_12499 <- load v_12498 8
  v_12500 <- eval (extract v_12499 0 8)
  v_12501 <- eval (extract v_12499 8 16)
  v_12502 <- eval (extract v_12499 16 24)
  v_12503 <- eval (extract v_12499 24 32)
  v_12504 <- eval (extract v_12499 32 40)
  v_12505 <- eval (extract v_12499 40 48)
  v_12506 <- eval (extract v_12499 48 56)
  v_12507 <- eval (extract v_12499 56 64)
  v_12508 <- eval (concat (bv_nat 8 0) v_12507)
  v_12509 <- eval (concat v_12506 v_12508)
  v_12510 <- eval (concat (bv_nat 8 0) v_12509)
  v_12511 <- eval (concat v_12505 v_12510)
  v_12512 <- eval (concat (bv_nat 8 0) v_12511)
  v_12513 <- eval (concat v_12504 v_12512)
  v_12514 <- eval (concat (bv_nat 8 0) v_12513)
  v_12515 <- eval (concat v_12503 v_12514)
  v_12516 <- eval (concat (bv_nat 8 0) v_12515)
  v_12517 <- eval (concat v_12502 v_12516)
  v_12518 <- eval (concat (bv_nat 8 0) v_12517)
  v_12519 <- eval (concat v_12501 v_12518)
  v_12520 <- eval (concat (bv_nat 8 0) v_12519)
  v_12521 <- eval (concat v_12500 v_12520)
  v_12522 <- eval (concat (bv_nat 8 0) v_12521)
  setRegister (v_2471 : Xmm) v_12522
==========================================
vpmovzxbw_X86-SYNTAX (v_2479 : Mem) (v_2480 : Ymm)
  v_12524 <- evaluateAddress (v_2479 : Mem)
  v_12525 <- load v_12524 16
  v_12526 <- eval (extract v_12525 0 8)
  v_12527 <- eval (extract v_12525 8 16)
  v_12528 <- eval (extract v_12525 16 24)
  v_12529 <- eval (extract v_12525 24 32)
  v_12530 <- eval (extract v_12525 32 40)
  v_12531 <- eval (extract v_12525 40 48)
  v_12532 <- eval (extract v_12525 48 56)
  v_12533 <- eval (extract v_12525 56 64)
  v_12534 <- eval (extract v_12525 64 72)
  v_12535 <- eval (extract v_12525 72 80)
  v_12536 <- eval (extract v_12525 80 88)
  v_12537 <- eval (extract v_12525 88 96)
  v_12538 <- eval (extract v_12525 96 104)
  v_12539 <- eval (extract v_12525 104 112)
  v_12540 <- eval (extract v_12525 112 120)
  v_12541 <- eval (extract v_12525 120 128)
  v_12542 <- eval (concat (bv_nat 8 0) v_12541)
  v_12543 <- eval (concat v_12540 v_12542)
  v_12544 <- eval (concat (bv_nat 8 0) v_12543)
  v_12545 <- eval (concat v_12539 v_12544)
  v_12546 <- eval (concat (bv_nat 8 0) v_12545)
  v_12547 <- eval (concat v_12538 v_12546)
  v_12548 <- eval (concat (bv_nat 8 0) v_12547)
  v_12549 <- eval (concat v_12537 v_12548)
  v_12550 <- eval (concat (bv_nat 8 0) v_12549)
  v_12551 <- eval (concat v_12536 v_12550)
  v_12552 <- eval (concat (bv_nat 8 0) v_12551)
  v_12553 <- eval (concat v_12535 v_12552)
  v_12554 <- eval (concat (bv_nat 8 0) v_12553)
  v_12555 <- eval (concat v_12534 v_12554)
  v_12556 <- eval (concat (bv_nat 8 0) v_12555)
  v_12557 <- eval (concat v_12533 v_12556)
  v_12558 <- eval (concat (bv_nat 8 0) v_12557)
  v_12559 <- eval (concat v_12532 v_12558)
  v_12560 <- eval (concat (bv_nat 8 0) v_12559)
  v_12561 <- eval (concat v_12531 v_12560)
  v_12562 <- eval (concat (bv_nat 8 0) v_12561)
  v_12563 <- eval (concat v_12530 v_12562)
  v_12564 <- eval (concat (bv_nat 8 0) v_12563)
  v_12565 <- eval (concat v_12529 v_12564)
  v_12566 <- eval (concat (bv_nat 8 0) v_12565)
  v_12567 <- eval (concat v_12528 v_12566)
  v_12568 <- eval (concat (bv_nat 8 0) v_12567)
  v_12569 <- eval (concat v_12527 v_12568)
  v_12570 <- eval (concat (bv_nat 8 0) v_12569)
  v_12571 <- eval (concat v_12526 v_12570)
  v_12572 <- eval (concat (bv_nat 8 0) v_12571)
  setRegister (v_2480 : Ymm) v_12572
==========================================
vpmovzxdq_X86-SYNTAX (v_2488 : Mem) (v_2489 : Xmm)
  v_12574 <- evaluateAddress (v_2488 : Mem)
  v_12575 <- load v_12574 8
  v_12576 <- eval (extract v_12575 0 32)
  v_12577 <- eval (extract v_12575 32 64)
  v_12578 <- eval (concat (bv_nat 32 0) v_12577)
  v_12579 <- eval (concat v_12576 v_12578)
  v_12580 <- eval (concat (bv_nat 32 0) v_12579)
  setRegister (v_2489 : Xmm) v_12580
==========================================
vpmovzxdq_X86-SYNTAX (v_2497 : Mem) (v_2498 : Ymm)
  v_12582 <- evaluateAddress (v_2497 : Mem)
  v_12583 <- load v_12582 16
  v_12584 <- eval (extract v_12583 0 32)
  v_12585 <- eval (extract v_12583 32 64)
  v_12586 <- eval (extract v_12583 64 96)
  v_12587 <- eval (extract v_12583 96 128)
  v_12588 <- eval (concat (bv_nat 32 0) v_12587)
  v_12589 <- eval (concat v_12586 v_12588)
  v_12590 <- eval (concat (bv_nat 32 0) v_12589)
  v_12591 <- eval (concat v_12585 v_12590)
  v_12592 <- eval (concat (bv_nat 32 0) v_12591)
  v_12593 <- eval (concat v_12584 v_12592)
  v_12594 <- eval (concat (bv_nat 32 0) v_12593)
  setRegister (v_2498 : Ymm) v_12594
==========================================
vpmovzxwd_X86-SYNTAX (v_2506 : Mem) (v_2507 : Xmm)
  v_12596 <- evaluateAddress (v_2506 : Mem)
  v_12597 <- load v_12596 8
  v_12598 <- eval (extract v_12597 0 16)
  v_12599 <- eval (extract v_12597 16 32)
  v_12600 <- eval (extract v_12597 32 48)
  v_12601 <- eval (extract v_12597 48 64)
  v_12602 <- eval (concat (bv_nat 16 0) v_12601)
  v_12603 <- eval (concat v_12600 v_12602)
  v_12604 <- eval (concat (bv_nat 16 0) v_12603)
  v_12605 <- eval (concat v_12599 v_12604)
  v_12606 <- eval (concat (bv_nat 16 0) v_12605)
  v_12607 <- eval (concat v_12598 v_12606)
  v_12608 <- eval (concat (bv_nat 16 0) v_12607)
  setRegister (v_2507 : Xmm) v_12608
==========================================
vpmovzxwd_X86-SYNTAX (v_2515 : Mem) (v_2516 : Ymm)
  v_12610 <- evaluateAddress (v_2515 : Mem)
  v_12611 <- load v_12610 16
  v_12612 <- eval (extract v_12611 0 16)
  v_12613 <- eval (extract v_12611 16 32)
  v_12614 <- eval (extract v_12611 32 48)
  v_12615 <- eval (extract v_12611 48 64)
  v_12616 <- eval (extract v_12611 64 80)
  v_12617 <- eval (extract v_12611 80 96)
  v_12618 <- eval (extract v_12611 96 112)
  v_12619 <- eval (extract v_12611 112 128)
  v_12620 <- eval (concat (bv_nat 16 0) v_12619)
  v_12621 <- eval (concat v_12618 v_12620)
  v_12622 <- eval (concat (bv_nat 16 0) v_12621)
  v_12623 <- eval (concat v_12617 v_12622)
  v_12624 <- eval (concat (bv_nat 16 0) v_12623)
  v_12625 <- eval (concat v_12616 v_12624)
  v_12626 <- eval (concat (bv_nat 16 0) v_12625)
  v_12627 <- eval (concat v_12615 v_12626)
  v_12628 <- eval (concat (bv_nat 16 0) v_12627)
  v_12629 <- eval (concat v_12614 v_12628)
  v_12630 <- eval (concat (bv_nat 16 0) v_12629)
  v_12631 <- eval (concat v_12613 v_12630)
  v_12632 <- eval (concat (bv_nat 16 0) v_12631)
  v_12633 <- eval (concat v_12612 v_12632)
  v_12634 <- eval (concat (bv_nat 16 0) v_12633)
  setRegister (v_2516 : Ymm) v_12634
==========================================
vpmovzxwq_X86-SYNTAX (v_2524 : Mem) (v_2525 : Xmm)
  v_12636 <- evaluateAddress (v_2524 : Mem)
  v_12637 <- load v_12636 4
  v_12638 <- eval (extract v_12637 0 16)
  v_12639 <- eval (extract v_12637 16 32)
  v_12640 <- eval (concat (bv_nat 48 0) v_12639)
  v_12641 <- eval (concat v_12638 v_12640)
  v_12642 <- eval (concat (bv_nat 48 0) v_12641)
  setRegister (v_2525 : Xmm) v_12642
==========================================
vpmovzxwq_X86-SYNTAX (v_2533 : Mem) (v_2534 : Ymm)
  v_12644 <- evaluateAddress (v_2533 : Mem)
  v_12645 <- load v_12644 8
  v_12646 <- eval (extract v_12645 0 16)
  v_12647 <- eval (extract v_12645 16 32)
  v_12648 <- eval (extract v_12645 32 48)
  v_12649 <- eval (extract v_12645 48 64)
  v_12650 <- eval (concat (bv_nat 48 0) v_12649)
  v_12651 <- eval (concat v_12648 v_12650)
  v_12652 <- eval (concat (bv_nat 48 0) v_12651)
  v_12653 <- eval (concat v_12647 v_12652)
  v_12654 <- eval (concat (bv_nat 48 0) v_12653)
  v_12655 <- eval (concat v_12646 v_12654)
  v_12656 <- eval (concat (bv_nat 48 0) v_12655)
  setRegister (v_2534 : Ymm) v_12656
==========================================
vpmuldq_X86-SYNTAX (v_2542 : Mem) (v_2543 : Xmm) (v_2544 : Xmm)
  v_12658 <- getRegister (v_2543 : Xmm)
  v_12659 <- eval (extract v_12658 32 64)
  v_12660 <- eval (svalueMInt v_12659)
  v_12661 <- eval (mi 64 v_12660)
  v_12662 <- evaluateAddress (v_2542 : Mem)
  v_12663 <- load v_12662 16
  v_12664 <- eval (extract v_12663 32 64)
  v_12665 <- eval (svalueMInt v_12664)
  v_12666 <- eval (mi 64 v_12665)
  v_12667 <- eval (mul v_12661 v_12666)
  v_12668 <- eval (extract v_12658 96 128)
  v_12669 <- eval (svalueMInt v_12668)
  v_12670 <- eval (mi 64 v_12669)
  v_12671 <- eval (extract v_12663 96 128)
  v_12672 <- eval (svalueMInt v_12671)
  v_12673 <- eval (mi 64 v_12672)
  v_12674 <- eval (mul v_12670 v_12673)
  v_12675 <- eval (concat v_12667 v_12674)
  setRegister (v_2544 : Xmm) v_12675
==========================================
vpmuldq_X86-SYNTAX (v_2553 : Mem) (v_2554 : Ymm) (v_2555 : Ymm)
  v_12677 <- getRegister (v_2554 : Ymm)
  v_12678 <- eval (extract v_12677 32 64)
  v_12679 <- eval (svalueMInt v_12678)
  v_12680 <- eval (mi 64 v_12679)
  v_12681 <- evaluateAddress (v_2553 : Mem)
  v_12682 <- load v_12681 32
  v_12683 <- eval (extract v_12682 32 64)
  v_12684 <- eval (svalueMInt v_12683)
  v_12685 <- eval (mi 64 v_12684)
  v_12686 <- eval (mul v_12680 v_12685)
  v_12687 <- eval (extract v_12677 96 128)
  v_12688 <- eval (svalueMInt v_12687)
  v_12689 <- eval (mi 64 v_12688)
  v_12690 <- eval (extract v_12682 96 128)
  v_12691 <- eval (svalueMInt v_12690)
  v_12692 <- eval (mi 64 v_12691)
  v_12693 <- eval (mul v_12689 v_12692)
  v_12694 <- eval (extract v_12677 160 192)
  v_12695 <- eval (svalueMInt v_12694)
  v_12696 <- eval (mi 64 v_12695)
  v_12697 <- eval (extract v_12682 160 192)
  v_12698 <- eval (svalueMInt v_12697)
  v_12699 <- eval (mi 64 v_12698)
  v_12700 <- eval (mul v_12696 v_12699)
  v_12701 <- eval (extract v_12677 224 256)
  v_12702 <- eval (svalueMInt v_12701)
  v_12703 <- eval (mi 64 v_12702)
  v_12704 <- eval (extract v_12682 224 256)
  v_12705 <- eval (svalueMInt v_12704)
  v_12706 <- eval (mi 64 v_12705)
  v_12707 <- eval (mul v_12703 v_12706)
  v_12708 <- eval (concat v_12700 v_12707)
  v_12709 <- eval (concat v_12693 v_12708)
  v_12710 <- eval (concat v_12686 v_12709)
  setRegister (v_2555 : Ymm) v_12710
==========================================
vpmulhrsw_X86-SYNTAX (v_2564 : Mem) (v_2565 : Xmm) (v_2566 : Xmm)
  v_12712 <- getRegister (v_2565 : Xmm)
  v_12713 <- eval (extract v_12712 0 16)
  v_12714 <- eval (svalueMInt v_12713)
  v_12715 <- eval (mi 32 v_12714)
  v_12716 <- evaluateAddress (v_2564 : Mem)
  v_12717 <- load v_12716 16
  v_12718 <- eval (extract v_12717 0 16)
  v_12719 <- eval (svalueMInt v_12718)
  v_12720 <- eval (mi 32 v_12719)
  v_12721 <- eval (mul v_12715 v_12720)
  v_12722 <- eval (lshr v_12721 14)
  v_12723 <- eval (add v_12722 (bv_nat 32 1))
  v_12724 <- eval (extract v_12723 15 31)
  v_12725 <- eval (extract v_12712 16 32)
  v_12726 <- eval (svalueMInt v_12725)
  v_12727 <- eval (mi 32 v_12726)
  v_12728 <- eval (extract v_12717 16 32)
  v_12729 <- eval (svalueMInt v_12728)
  v_12730 <- eval (mi 32 v_12729)
  v_12731 <- eval (mul v_12727 v_12730)
  v_12732 <- eval (lshr v_12731 14)
  v_12733 <- eval (add v_12732 (bv_nat 32 1))
  v_12734 <- eval (extract v_12733 15 31)
  v_12735 <- eval (extract v_12712 32 48)
  v_12736 <- eval (svalueMInt v_12735)
  v_12737 <- eval (mi 32 v_12736)
  v_12738 <- eval (extract v_12717 32 48)
  v_12739 <- eval (svalueMInt v_12738)
  v_12740 <- eval (mi 32 v_12739)
  v_12741 <- eval (mul v_12737 v_12740)
  v_12742 <- eval (lshr v_12741 14)
  v_12743 <- eval (add v_12742 (bv_nat 32 1))
  v_12744 <- eval (extract v_12743 15 31)
  v_12745 <- eval (extract v_12712 48 64)
  v_12746 <- eval (svalueMInt v_12745)
  v_12747 <- eval (mi 32 v_12746)
  v_12748 <- eval (extract v_12717 48 64)
  v_12749 <- eval (svalueMInt v_12748)
  v_12750 <- eval (mi 32 v_12749)
  v_12751 <- eval (mul v_12747 v_12750)
  v_12752 <- eval (lshr v_12751 14)
  v_12753 <- eval (add v_12752 (bv_nat 32 1))
  v_12754 <- eval (extract v_12753 15 31)
  v_12755 <- eval (extract v_12712 64 80)
  v_12756 <- eval (svalueMInt v_12755)
  v_12757 <- eval (mi 32 v_12756)
  v_12758 <- eval (extract v_12717 64 80)
  v_12759 <- eval (svalueMInt v_12758)
  v_12760 <- eval (mi 32 v_12759)
  v_12761 <- eval (mul v_12757 v_12760)
  v_12762 <- eval (lshr v_12761 14)
  v_12763 <- eval (add v_12762 (bv_nat 32 1))
  v_12764 <- eval (extract v_12763 15 31)
  v_12765 <- eval (extract v_12712 80 96)
  v_12766 <- eval (svalueMInt v_12765)
  v_12767 <- eval (mi 32 v_12766)
  v_12768 <- eval (extract v_12717 80 96)
  v_12769 <- eval (svalueMInt v_12768)
  v_12770 <- eval (mi 32 v_12769)
  v_12771 <- eval (mul v_12767 v_12770)
  v_12772 <- eval (lshr v_12771 14)
  v_12773 <- eval (add v_12772 (bv_nat 32 1))
  v_12774 <- eval (extract v_12773 15 31)
  v_12775 <- eval (extract v_12712 96 112)
  v_12776 <- eval (svalueMInt v_12775)
  v_12777 <- eval (mi 32 v_12776)
  v_12778 <- eval (extract v_12717 96 112)
  v_12779 <- eval (svalueMInt v_12778)
  v_12780 <- eval (mi 32 v_12779)
  v_12781 <- eval (mul v_12777 v_12780)
  v_12782 <- eval (lshr v_12781 14)
  v_12783 <- eval (add v_12782 (bv_nat 32 1))
  v_12784 <- eval (extract v_12783 15 31)
  v_12785 <- eval (extract v_12712 112 128)
  v_12786 <- eval (svalueMInt v_12785)
  v_12787 <- eval (mi 32 v_12786)
  v_12788 <- eval (extract v_12717 112 128)
  v_12789 <- eval (svalueMInt v_12788)
  v_12790 <- eval (mi 32 v_12789)
  v_12791 <- eval (mul v_12787 v_12790)
  v_12792 <- eval (lshr v_12791 14)
  v_12793 <- eval (add v_12792 (bv_nat 32 1))
  v_12794 <- eval (extract v_12793 15 31)
  v_12795 <- eval (concat v_12784 v_12794)
  v_12796 <- eval (concat v_12774 v_12795)
  v_12797 <- eval (concat v_12764 v_12796)
  v_12798 <- eval (concat v_12754 v_12797)
  v_12799 <- eval (concat v_12744 v_12798)
  v_12800 <- eval (concat v_12734 v_12799)
  v_12801 <- eval (concat v_12724 v_12800)
  setRegister (v_2566 : Xmm) v_12801
==========================================
vpmulhrsw_X86-SYNTAX (v_2575 : Mem) (v_2576 : Ymm) (v_2577 : Ymm)
  v_12803 <- getRegister (v_2576 : Ymm)
  v_12804 <- eval (extract v_12803 0 16)
  v_12805 <- eval (svalueMInt v_12804)
  v_12806 <- eval (mi 32 v_12805)
  v_12807 <- evaluateAddress (v_2575 : Mem)
  v_12808 <- load v_12807 32
  v_12809 <- eval (extract v_12808 0 16)
  v_12810 <- eval (svalueMInt v_12809)
  v_12811 <- eval (mi 32 v_12810)
  v_12812 <- eval (mul v_12806 v_12811)
  v_12813 <- eval (lshr v_12812 14)
  v_12814 <- eval (add v_12813 (bv_nat 32 1))
  v_12815 <- eval (extract v_12814 15 31)
  v_12816 <- eval (extract v_12803 16 32)
  v_12817 <- eval (svalueMInt v_12816)
  v_12818 <- eval (mi 32 v_12817)
  v_12819 <- eval (extract v_12808 16 32)
  v_12820 <- eval (svalueMInt v_12819)
  v_12821 <- eval (mi 32 v_12820)
  v_12822 <- eval (mul v_12818 v_12821)
  v_12823 <- eval (lshr v_12822 14)
  v_12824 <- eval (add v_12823 (bv_nat 32 1))
  v_12825 <- eval (extract v_12824 15 31)
  v_12826 <- eval (extract v_12803 32 48)
  v_12827 <- eval (svalueMInt v_12826)
  v_12828 <- eval (mi 32 v_12827)
  v_12829 <- eval (extract v_12808 32 48)
  v_12830 <- eval (svalueMInt v_12829)
  v_12831 <- eval (mi 32 v_12830)
  v_12832 <- eval (mul v_12828 v_12831)
  v_12833 <- eval (lshr v_12832 14)
  v_12834 <- eval (add v_12833 (bv_nat 32 1))
  v_12835 <- eval (extract v_12834 15 31)
  v_12836 <- eval (extract v_12803 48 64)
  v_12837 <- eval (svalueMInt v_12836)
  v_12838 <- eval (mi 32 v_12837)
  v_12839 <- eval (extract v_12808 48 64)
  v_12840 <- eval (svalueMInt v_12839)
  v_12841 <- eval (mi 32 v_12840)
  v_12842 <- eval (mul v_12838 v_12841)
  v_12843 <- eval (lshr v_12842 14)
  v_12844 <- eval (add v_12843 (bv_nat 32 1))
  v_12845 <- eval (extract v_12844 15 31)
  v_12846 <- eval (extract v_12803 64 80)
  v_12847 <- eval (svalueMInt v_12846)
  v_12848 <- eval (mi 32 v_12847)
  v_12849 <- eval (extract v_12808 64 80)
  v_12850 <- eval (svalueMInt v_12849)
  v_12851 <- eval (mi 32 v_12850)
  v_12852 <- eval (mul v_12848 v_12851)
  v_12853 <- eval (lshr v_12852 14)
  v_12854 <- eval (add v_12853 (bv_nat 32 1))
  v_12855 <- eval (extract v_12854 15 31)
  v_12856 <- eval (extract v_12803 80 96)
  v_12857 <- eval (svalueMInt v_12856)
  v_12858 <- eval (mi 32 v_12857)
  v_12859 <- eval (extract v_12808 80 96)
  v_12860 <- eval (svalueMInt v_12859)
  v_12861 <- eval (mi 32 v_12860)
  v_12862 <- eval (mul v_12858 v_12861)
  v_12863 <- eval (lshr v_12862 14)
  v_12864 <- eval (add v_12863 (bv_nat 32 1))
  v_12865 <- eval (extract v_12864 15 31)
  v_12866 <- eval (extract v_12803 96 112)
  v_12867 <- eval (svalueMInt v_12866)
  v_12868 <- eval (mi 32 v_12867)
  v_12869 <- eval (extract v_12808 96 112)
  v_12870 <- eval (svalueMInt v_12869)
  v_12871 <- eval (mi 32 v_12870)
  v_12872 <- eval (mul v_12868 v_12871)
  v_12873 <- eval (lshr v_12872 14)
  v_12874 <- eval (add v_12873 (bv_nat 32 1))
  v_12875 <- eval (extract v_12874 15 31)
  v_12876 <- eval (extract v_12803 112 128)
  v_12877 <- eval (svalueMInt v_12876)
  v_12878 <- eval (mi 32 v_12877)
  v_12879 <- eval (extract v_12808 112 128)
  v_12880 <- eval (svalueMInt v_12879)
  v_12881 <- eval (mi 32 v_12880)
  v_12882 <- eval (mul v_12878 v_12881)
  v_12883 <- eval (lshr v_12882 14)
  v_12884 <- eval (add v_12883 (bv_nat 32 1))
  v_12885 <- eval (extract v_12884 15 31)
  v_12886 <- eval (extract v_12803 128 144)
  v_12887 <- eval (svalueMInt v_12886)
  v_12888 <- eval (mi 32 v_12887)
  v_12889 <- eval (extract v_12808 128 144)
  v_12890 <- eval (svalueMInt v_12889)
  v_12891 <- eval (mi 32 v_12890)
  v_12892 <- eval (mul v_12888 v_12891)
  v_12893 <- eval (lshr v_12892 14)
  v_12894 <- eval (add v_12893 (bv_nat 32 1))
  v_12895 <- eval (extract v_12894 15 31)
  v_12896 <- eval (extract v_12803 144 160)
  v_12897 <- eval (svalueMInt v_12896)
  v_12898 <- eval (mi 32 v_12897)
  v_12899 <- eval (extract v_12808 144 160)
  v_12900 <- eval (svalueMInt v_12899)
  v_12901 <- eval (mi 32 v_12900)
  v_12902 <- eval (mul v_12898 v_12901)
  v_12903 <- eval (lshr v_12902 14)
  v_12904 <- eval (add v_12903 (bv_nat 32 1))
  v_12905 <- eval (extract v_12904 15 31)
  v_12906 <- eval (extract v_12803 160 176)
  v_12907 <- eval (svalueMInt v_12906)
  v_12908 <- eval (mi 32 v_12907)
  v_12909 <- eval (extract v_12808 160 176)
  v_12910 <- eval (svalueMInt v_12909)
  v_12911 <- eval (mi 32 v_12910)
  v_12912 <- eval (mul v_12908 v_12911)
  v_12913 <- eval (lshr v_12912 14)
  v_12914 <- eval (add v_12913 (bv_nat 32 1))
  v_12915 <- eval (extract v_12914 15 31)
  v_12916 <- eval (extract v_12803 176 192)
  v_12917 <- eval (svalueMInt v_12916)
  v_12918 <- eval (mi 32 v_12917)
  v_12919 <- eval (extract v_12808 176 192)
  v_12920 <- eval (svalueMInt v_12919)
  v_12921 <- eval (mi 32 v_12920)
  v_12922 <- eval (mul v_12918 v_12921)
  v_12923 <- eval (lshr v_12922 14)
  v_12924 <- eval (add v_12923 (bv_nat 32 1))
  v_12925 <- eval (extract v_12924 15 31)
  v_12926 <- eval (extract v_12803 192 208)
  v_12927 <- eval (svalueMInt v_12926)
  v_12928 <- eval (mi 32 v_12927)
  v_12929 <- eval (extract v_12808 192 208)
  v_12930 <- eval (svalueMInt v_12929)
  v_12931 <- eval (mi 32 v_12930)
  v_12932 <- eval (mul v_12928 v_12931)
  v_12933 <- eval (lshr v_12932 14)
  v_12934 <- eval (add v_12933 (bv_nat 32 1))
  v_12935 <- eval (extract v_12934 15 31)
  v_12936 <- eval (extract v_12803 208 224)
  v_12937 <- eval (svalueMInt v_12936)
  v_12938 <- eval (mi 32 v_12937)
  v_12939 <- eval (extract v_12808 208 224)
  v_12940 <- eval (svalueMInt v_12939)
  v_12941 <- eval (mi 32 v_12940)
  v_12942 <- eval (mul v_12938 v_12941)
  v_12943 <- eval (lshr v_12942 14)
  v_12944 <- eval (add v_12943 (bv_nat 32 1))
  v_12945 <- eval (extract v_12944 15 31)
  v_12946 <- eval (extract v_12803 224 240)
  v_12947 <- eval (svalueMInt v_12946)
  v_12948 <- eval (mi 32 v_12947)
  v_12949 <- eval (extract v_12808 224 240)
  v_12950 <- eval (svalueMInt v_12949)
  v_12951 <- eval (mi 32 v_12950)
  v_12952 <- eval (mul v_12948 v_12951)
  v_12953 <- eval (lshr v_12952 14)
  v_12954 <- eval (add v_12953 (bv_nat 32 1))
  v_12955 <- eval (extract v_12954 15 31)
  v_12956 <- eval (extract v_12803 240 256)
  v_12957 <- eval (svalueMInt v_12956)
  v_12958 <- eval (mi 32 v_12957)
  v_12959 <- eval (extract v_12808 240 256)
  v_12960 <- eval (svalueMInt v_12959)
  v_12961 <- eval (mi 32 v_12960)
  v_12962 <- eval (mul v_12958 v_12961)
  v_12963 <- eval (lshr v_12962 14)
  v_12964 <- eval (add v_12963 (bv_nat 32 1))
  v_12965 <- eval (extract v_12964 15 31)
  v_12966 <- eval (concat v_12955 v_12965)
  v_12967 <- eval (concat v_12945 v_12966)
  v_12968 <- eval (concat v_12935 v_12967)
  v_12969 <- eval (concat v_12925 v_12968)
  v_12970 <- eval (concat v_12915 v_12969)
  v_12971 <- eval (concat v_12905 v_12970)
  v_12972 <- eval (concat v_12895 v_12971)
  v_12973 <- eval (concat v_12885 v_12972)
  v_12974 <- eval (concat v_12875 v_12973)
  v_12975 <- eval (concat v_12865 v_12974)
  v_12976 <- eval (concat v_12855 v_12975)
  v_12977 <- eval (concat v_12845 v_12976)
  v_12978 <- eval (concat v_12835 v_12977)
  v_12979 <- eval (concat v_12825 v_12978)
  v_12980 <- eval (concat v_12815 v_12979)
  setRegister (v_2577 : Ymm) v_12980
==========================================
vpmulhuw_X86-SYNTAX (v_2586 : Mem) (v_2587 : Xmm) (v_2588 : Xmm)
  v_12982 <- getRegister (v_2587 : Xmm)
  v_12983 <- eval (extract v_12982 0 16)
  v_12984 <- eval (concat (bv_nat 16 0) v_12983)
  v_12985 <- evaluateAddress (v_2586 : Mem)
  v_12986 <- load v_12985 16
  v_12987 <- eval (extract v_12986 0 16)
  v_12988 <- eval (concat (bv_nat 16 0) v_12987)
  v_12989 <- eval (mul v_12984 v_12988)
  v_12990 <- eval (extract v_12989 0 16)
  v_12991 <- eval (extract v_12982 16 32)
  v_12992 <- eval (concat (bv_nat 16 0) v_12991)
  v_12993 <- eval (extract v_12986 16 32)
  v_12994 <- eval (concat (bv_nat 16 0) v_12993)
  v_12995 <- eval (mul v_12992 v_12994)
  v_12996 <- eval (extract v_12995 0 16)
  v_12997 <- eval (extract v_12982 32 48)
  v_12998 <- eval (concat (bv_nat 16 0) v_12997)
  v_12999 <- eval (extract v_12986 32 48)
  v_13000 <- eval (concat (bv_nat 16 0) v_12999)
  v_13001 <- eval (mul v_12998 v_13000)
  v_13002 <- eval (extract v_13001 0 16)
  v_13003 <- eval (extract v_12982 48 64)
  v_13004 <- eval (concat (bv_nat 16 0) v_13003)
  v_13005 <- eval (extract v_12986 48 64)
  v_13006 <- eval (concat (bv_nat 16 0) v_13005)
  v_13007 <- eval (mul v_13004 v_13006)
  v_13008 <- eval (extract v_13007 0 16)
  v_13009 <- eval (extract v_12982 64 80)
  v_13010 <- eval (concat (bv_nat 16 0) v_13009)
  v_13011 <- eval (extract v_12986 64 80)
  v_13012 <- eval (concat (bv_nat 16 0) v_13011)
  v_13013 <- eval (mul v_13010 v_13012)
  v_13014 <- eval (extract v_13013 0 16)
  v_13015 <- eval (extract v_12982 80 96)
  v_13016 <- eval (concat (bv_nat 16 0) v_13015)
  v_13017 <- eval (extract v_12986 80 96)
  v_13018 <- eval (concat (bv_nat 16 0) v_13017)
  v_13019 <- eval (mul v_13016 v_13018)
  v_13020 <- eval (extract v_13019 0 16)
  v_13021 <- eval (extract v_12982 96 112)
  v_13022 <- eval (concat (bv_nat 16 0) v_13021)
  v_13023 <- eval (extract v_12986 96 112)
  v_13024 <- eval (concat (bv_nat 16 0) v_13023)
  v_13025 <- eval (mul v_13022 v_13024)
  v_13026 <- eval (extract v_13025 0 16)
  v_13027 <- eval (extract v_12982 112 128)
  v_13028 <- eval (concat (bv_nat 16 0) v_13027)
  v_13029 <- eval (extract v_12986 112 128)
  v_13030 <- eval (concat (bv_nat 16 0) v_13029)
  v_13031 <- eval (mul v_13028 v_13030)
  v_13032 <- eval (extract v_13031 0 16)
  v_13033 <- eval (concat v_13026 v_13032)
  v_13034 <- eval (concat v_13020 v_13033)
  v_13035 <- eval (concat v_13014 v_13034)
  v_13036 <- eval (concat v_13008 v_13035)
  v_13037 <- eval (concat v_13002 v_13036)
  v_13038 <- eval (concat v_12996 v_13037)
  v_13039 <- eval (concat v_12990 v_13038)
  setRegister (v_2588 : Xmm) v_13039
==========================================
vpmulhuw_X86-SYNTAX (v_2597 : Mem) (v_2598 : Ymm) (v_2599 : Ymm)
  v_13041 <- getRegister (v_2598 : Ymm)
  v_13042 <- eval (extract v_13041 0 16)
  v_13043 <- eval (concat (bv_nat 16 0) v_13042)
  v_13044 <- evaluateAddress (v_2597 : Mem)
  v_13045 <- load v_13044 32
  v_13046 <- eval (extract v_13045 0 16)
  v_13047 <- eval (concat (bv_nat 16 0) v_13046)
  v_13048 <- eval (mul v_13043 v_13047)
  v_13049 <- eval (extract v_13048 0 16)
  v_13050 <- eval (extract v_13041 16 32)
  v_13051 <- eval (concat (bv_nat 16 0) v_13050)
  v_13052 <- eval (extract v_13045 16 32)
  v_13053 <- eval (concat (bv_nat 16 0) v_13052)
  v_13054 <- eval (mul v_13051 v_13053)
  v_13055 <- eval (extract v_13054 0 16)
  v_13056 <- eval (extract v_13041 32 48)
  v_13057 <- eval (concat (bv_nat 16 0) v_13056)
  v_13058 <- eval (extract v_13045 32 48)
  v_13059 <- eval (concat (bv_nat 16 0) v_13058)
  v_13060 <- eval (mul v_13057 v_13059)
  v_13061 <- eval (extract v_13060 0 16)
  v_13062 <- eval (extract v_13041 48 64)
  v_13063 <- eval (concat (bv_nat 16 0) v_13062)
  v_13064 <- eval (extract v_13045 48 64)
  v_13065 <- eval (concat (bv_nat 16 0) v_13064)
  v_13066 <- eval (mul v_13063 v_13065)
  v_13067 <- eval (extract v_13066 0 16)
  v_13068 <- eval (extract v_13041 64 80)
  v_13069 <- eval (concat (bv_nat 16 0) v_13068)
  v_13070 <- eval (extract v_13045 64 80)
  v_13071 <- eval (concat (bv_nat 16 0) v_13070)
  v_13072 <- eval (mul v_13069 v_13071)
  v_13073 <- eval (extract v_13072 0 16)
  v_13074 <- eval (extract v_13041 80 96)
  v_13075 <- eval (concat (bv_nat 16 0) v_13074)
  v_13076 <- eval (extract v_13045 80 96)
  v_13077 <- eval (concat (bv_nat 16 0) v_13076)
  v_13078 <- eval (mul v_13075 v_13077)
  v_13079 <- eval (extract v_13078 0 16)
  v_13080 <- eval (extract v_13041 96 112)
  v_13081 <- eval (concat (bv_nat 16 0) v_13080)
  v_13082 <- eval (extract v_13045 96 112)
  v_13083 <- eval (concat (bv_nat 16 0) v_13082)
  v_13084 <- eval (mul v_13081 v_13083)
  v_13085 <- eval (extract v_13084 0 16)
  v_13086 <- eval (extract v_13041 112 128)
  v_13087 <- eval (concat (bv_nat 16 0) v_13086)
  v_13088 <- eval (extract v_13045 112 128)
  v_13089 <- eval (concat (bv_nat 16 0) v_13088)
  v_13090 <- eval (mul v_13087 v_13089)
  v_13091 <- eval (extract v_13090 0 16)
  v_13092 <- eval (extract v_13041 128 144)
  v_13093 <- eval (concat (bv_nat 16 0) v_13092)
  v_13094 <- eval (extract v_13045 128 144)
  v_13095 <- eval (concat (bv_nat 16 0) v_13094)
  v_13096 <- eval (mul v_13093 v_13095)
  v_13097 <- eval (extract v_13096 0 16)
  v_13098 <- eval (extract v_13041 144 160)
  v_13099 <- eval (concat (bv_nat 16 0) v_13098)
  v_13100 <- eval (extract v_13045 144 160)
  v_13101 <- eval (concat (bv_nat 16 0) v_13100)
  v_13102 <- eval (mul v_13099 v_13101)
  v_13103 <- eval (extract v_13102 0 16)
  v_13104 <- eval (extract v_13041 160 176)
  v_13105 <- eval (concat (bv_nat 16 0) v_13104)
  v_13106 <- eval (extract v_13045 160 176)
  v_13107 <- eval (concat (bv_nat 16 0) v_13106)
  v_13108 <- eval (mul v_13105 v_13107)
  v_13109 <- eval (extract v_13108 0 16)
  v_13110 <- eval (extract v_13041 176 192)
  v_13111 <- eval (concat (bv_nat 16 0) v_13110)
  v_13112 <- eval (extract v_13045 176 192)
  v_13113 <- eval (concat (bv_nat 16 0) v_13112)
  v_13114 <- eval (mul v_13111 v_13113)
  v_13115 <- eval (extract v_13114 0 16)
  v_13116 <- eval (extract v_13041 192 208)
  v_13117 <- eval (concat (bv_nat 16 0) v_13116)
  v_13118 <- eval (extract v_13045 192 208)
  v_13119 <- eval (concat (bv_nat 16 0) v_13118)
  v_13120 <- eval (mul v_13117 v_13119)
  v_13121 <- eval (extract v_13120 0 16)
  v_13122 <- eval (extract v_13041 208 224)
  v_13123 <- eval (concat (bv_nat 16 0) v_13122)
  v_13124 <- eval (extract v_13045 208 224)
  v_13125 <- eval (concat (bv_nat 16 0) v_13124)
  v_13126 <- eval (mul v_13123 v_13125)
  v_13127 <- eval (extract v_13126 0 16)
  v_13128 <- eval (extract v_13041 224 240)
  v_13129 <- eval (concat (bv_nat 16 0) v_13128)
  v_13130 <- eval (extract v_13045 224 240)
  v_13131 <- eval (concat (bv_nat 16 0) v_13130)
  v_13132 <- eval (mul v_13129 v_13131)
  v_13133 <- eval (extract v_13132 0 16)
  v_13134 <- eval (extract v_13041 240 256)
  v_13135 <- eval (concat (bv_nat 16 0) v_13134)
  v_13136 <- eval (extract v_13045 240 256)
  v_13137 <- eval (concat (bv_nat 16 0) v_13136)
  v_13138 <- eval (mul v_13135 v_13137)
  v_13139 <- eval (extract v_13138 0 16)
  v_13140 <- eval (concat v_13133 v_13139)
  v_13141 <- eval (concat v_13127 v_13140)
  v_13142 <- eval (concat v_13121 v_13141)
  v_13143 <- eval (concat v_13115 v_13142)
  v_13144 <- eval (concat v_13109 v_13143)
  v_13145 <- eval (concat v_13103 v_13144)
  v_13146 <- eval (concat v_13097 v_13145)
  v_13147 <- eval (concat v_13091 v_13146)
  v_13148 <- eval (concat v_13085 v_13147)
  v_13149 <- eval (concat v_13079 v_13148)
  v_13150 <- eval (concat v_13073 v_13149)
  v_13151 <- eval (concat v_13067 v_13150)
  v_13152 <- eval (concat v_13061 v_13151)
  v_13153 <- eval (concat v_13055 v_13152)
  v_13154 <- eval (concat v_13049 v_13153)
  setRegister (v_2599 : Ymm) v_13154
==========================================
vpmulhw_X86-SYNTAX (v_2608 : Mem) (v_2609 : Xmm) (v_2610 : Xmm)
  v_13156 <- getRegister (v_2609 : Xmm)
  v_13157 <- eval (extract v_13156 0 16)
  v_13158 <- eval (svalueMInt v_13157)
  v_13159 <- eval (mi 32 v_13158)
  v_13160 <- evaluateAddress (v_2608 : Mem)
  v_13161 <- load v_13160 16
  v_13162 <- eval (extract v_13161 0 16)
  v_13163 <- eval (svalueMInt v_13162)
  v_13164 <- eval (mi 32 v_13163)
  v_13165 <- eval (mul v_13159 v_13164)
  v_13166 <- eval (extract v_13165 0 16)
  v_13167 <- eval (extract v_13156 16 32)
  v_13168 <- eval (svalueMInt v_13167)
  v_13169 <- eval (mi 32 v_13168)
  v_13170 <- eval (extract v_13161 16 32)
  v_13171 <- eval (svalueMInt v_13170)
  v_13172 <- eval (mi 32 v_13171)
  v_13173 <- eval (mul v_13169 v_13172)
  v_13174 <- eval (extract v_13173 0 16)
  v_13175 <- eval (extract v_13156 32 48)
  v_13176 <- eval (svalueMInt v_13175)
  v_13177 <- eval (mi 32 v_13176)
  v_13178 <- eval (extract v_13161 32 48)
  v_13179 <- eval (svalueMInt v_13178)
  v_13180 <- eval (mi 32 v_13179)
  v_13181 <- eval (mul v_13177 v_13180)
  v_13182 <- eval (extract v_13181 0 16)
  v_13183 <- eval (extract v_13156 48 64)
  v_13184 <- eval (svalueMInt v_13183)
  v_13185 <- eval (mi 32 v_13184)
  v_13186 <- eval (extract v_13161 48 64)
  v_13187 <- eval (svalueMInt v_13186)
  v_13188 <- eval (mi 32 v_13187)
  v_13189 <- eval (mul v_13185 v_13188)
  v_13190 <- eval (extract v_13189 0 16)
  v_13191 <- eval (extract v_13156 64 80)
  v_13192 <- eval (svalueMInt v_13191)
  v_13193 <- eval (mi 32 v_13192)
  v_13194 <- eval (extract v_13161 64 80)
  v_13195 <- eval (svalueMInt v_13194)
  v_13196 <- eval (mi 32 v_13195)
  v_13197 <- eval (mul v_13193 v_13196)
  v_13198 <- eval (extract v_13197 0 16)
  v_13199 <- eval (extract v_13156 80 96)
  v_13200 <- eval (svalueMInt v_13199)
  v_13201 <- eval (mi 32 v_13200)
  v_13202 <- eval (extract v_13161 80 96)
  v_13203 <- eval (svalueMInt v_13202)
  v_13204 <- eval (mi 32 v_13203)
  v_13205 <- eval (mul v_13201 v_13204)
  v_13206 <- eval (extract v_13205 0 16)
  v_13207 <- eval (extract v_13156 96 112)
  v_13208 <- eval (svalueMInt v_13207)
  v_13209 <- eval (mi 32 v_13208)
  v_13210 <- eval (extract v_13161 96 112)
  v_13211 <- eval (svalueMInt v_13210)
  v_13212 <- eval (mi 32 v_13211)
  v_13213 <- eval (mul v_13209 v_13212)
  v_13214 <- eval (extract v_13213 0 16)
  v_13215 <- eval (extract v_13156 112 128)
  v_13216 <- eval (svalueMInt v_13215)
  v_13217 <- eval (mi 32 v_13216)
  v_13218 <- eval (extract v_13161 112 128)
  v_13219 <- eval (svalueMInt v_13218)
  v_13220 <- eval (mi 32 v_13219)
  v_13221 <- eval (mul v_13217 v_13220)
  v_13222 <- eval (extract v_13221 0 16)
  v_13223 <- eval (concat v_13214 v_13222)
  v_13224 <- eval (concat v_13206 v_13223)
  v_13225 <- eval (concat v_13198 v_13224)
  v_13226 <- eval (concat v_13190 v_13225)
  v_13227 <- eval (concat v_13182 v_13226)
  v_13228 <- eval (concat v_13174 v_13227)
  v_13229 <- eval (concat v_13166 v_13228)
  setRegister (v_2610 : Xmm) v_13229
==========================================
vpmulhw_X86-SYNTAX (v_2619 : Mem) (v_2620 : Ymm) (v_2621 : Ymm)
  v_13231 <- getRegister (v_2620 : Ymm)
  v_13232 <- eval (extract v_13231 0 16)
  v_13233 <- eval (svalueMInt v_13232)
  v_13234 <- eval (mi 32 v_13233)
  v_13235 <- evaluateAddress (v_2619 : Mem)
  v_13236 <- load v_13235 32
  v_13237 <- eval (extract v_13236 0 16)
  v_13238 <- eval (svalueMInt v_13237)
  v_13239 <- eval (mi 32 v_13238)
  v_13240 <- eval (mul v_13234 v_13239)
  v_13241 <- eval (extract v_13240 0 16)
  v_13242 <- eval (extract v_13231 16 32)
  v_13243 <- eval (svalueMInt v_13242)
  v_13244 <- eval (mi 32 v_13243)
  v_13245 <- eval (extract v_13236 16 32)
  v_13246 <- eval (svalueMInt v_13245)
  v_13247 <- eval (mi 32 v_13246)
  v_13248 <- eval (mul v_13244 v_13247)
  v_13249 <- eval (extract v_13248 0 16)
  v_13250 <- eval (extract v_13231 32 48)
  v_13251 <- eval (svalueMInt v_13250)
  v_13252 <- eval (mi 32 v_13251)
  v_13253 <- eval (extract v_13236 32 48)
  v_13254 <- eval (svalueMInt v_13253)
  v_13255 <- eval (mi 32 v_13254)
  v_13256 <- eval (mul v_13252 v_13255)
  v_13257 <- eval (extract v_13256 0 16)
  v_13258 <- eval (extract v_13231 48 64)
  v_13259 <- eval (svalueMInt v_13258)
  v_13260 <- eval (mi 32 v_13259)
  v_13261 <- eval (extract v_13236 48 64)
  v_13262 <- eval (svalueMInt v_13261)
  v_13263 <- eval (mi 32 v_13262)
  v_13264 <- eval (mul v_13260 v_13263)
  v_13265 <- eval (extract v_13264 0 16)
  v_13266 <- eval (extract v_13231 64 80)
  v_13267 <- eval (svalueMInt v_13266)
  v_13268 <- eval (mi 32 v_13267)
  v_13269 <- eval (extract v_13236 64 80)
  v_13270 <- eval (svalueMInt v_13269)
  v_13271 <- eval (mi 32 v_13270)
  v_13272 <- eval (mul v_13268 v_13271)
  v_13273 <- eval (extract v_13272 0 16)
  v_13274 <- eval (extract v_13231 80 96)
  v_13275 <- eval (svalueMInt v_13274)
  v_13276 <- eval (mi 32 v_13275)
  v_13277 <- eval (extract v_13236 80 96)
  v_13278 <- eval (svalueMInt v_13277)
  v_13279 <- eval (mi 32 v_13278)
  v_13280 <- eval (mul v_13276 v_13279)
  v_13281 <- eval (extract v_13280 0 16)
  v_13282 <- eval (extract v_13231 96 112)
  v_13283 <- eval (svalueMInt v_13282)
  v_13284 <- eval (mi 32 v_13283)
  v_13285 <- eval (extract v_13236 96 112)
  v_13286 <- eval (svalueMInt v_13285)
  v_13287 <- eval (mi 32 v_13286)
  v_13288 <- eval (mul v_13284 v_13287)
  v_13289 <- eval (extract v_13288 0 16)
  v_13290 <- eval (extract v_13231 112 128)
  v_13291 <- eval (svalueMInt v_13290)
  v_13292 <- eval (mi 32 v_13291)
  v_13293 <- eval (extract v_13236 112 128)
  v_13294 <- eval (svalueMInt v_13293)
  v_13295 <- eval (mi 32 v_13294)
  v_13296 <- eval (mul v_13292 v_13295)
  v_13297 <- eval (extract v_13296 0 16)
  v_13298 <- eval (extract v_13231 128 144)
  v_13299 <- eval (svalueMInt v_13298)
  v_13300 <- eval (mi 32 v_13299)
  v_13301 <- eval (extract v_13236 128 144)
  v_13302 <- eval (svalueMInt v_13301)
  v_13303 <- eval (mi 32 v_13302)
  v_13304 <- eval (mul v_13300 v_13303)
  v_13305 <- eval (extract v_13304 0 16)
  v_13306 <- eval (extract v_13231 144 160)
  v_13307 <- eval (svalueMInt v_13306)
  v_13308 <- eval (mi 32 v_13307)
  v_13309 <- eval (extract v_13236 144 160)
  v_13310 <- eval (svalueMInt v_13309)
  v_13311 <- eval (mi 32 v_13310)
  v_13312 <- eval (mul v_13308 v_13311)
  v_13313 <- eval (extract v_13312 0 16)
  v_13314 <- eval (extract v_13231 160 176)
  v_13315 <- eval (svalueMInt v_13314)
  v_13316 <- eval (mi 32 v_13315)
  v_13317 <- eval (extract v_13236 160 176)
  v_13318 <- eval (svalueMInt v_13317)
  v_13319 <- eval (mi 32 v_13318)
  v_13320 <- eval (mul v_13316 v_13319)
  v_13321 <- eval (extract v_13320 0 16)
  v_13322 <- eval (extract v_13231 176 192)
  v_13323 <- eval (svalueMInt v_13322)
  v_13324 <- eval (mi 32 v_13323)
  v_13325 <- eval (extract v_13236 176 192)
  v_13326 <- eval (svalueMInt v_13325)
  v_13327 <- eval (mi 32 v_13326)
  v_13328 <- eval (mul v_13324 v_13327)
  v_13329 <- eval (extract v_13328 0 16)
  v_13330 <- eval (extract v_13231 192 208)
  v_13331 <- eval (svalueMInt v_13330)
  v_13332 <- eval (mi 32 v_13331)
  v_13333 <- eval (extract v_13236 192 208)
  v_13334 <- eval (svalueMInt v_13333)
  v_13335 <- eval (mi 32 v_13334)
  v_13336 <- eval (mul v_13332 v_13335)
  v_13337 <- eval (extract v_13336 0 16)
  v_13338 <- eval (extract v_13231 208 224)
  v_13339 <- eval (svalueMInt v_13338)
  v_13340 <- eval (mi 32 v_13339)
  v_13341 <- eval (extract v_13236 208 224)
  v_13342 <- eval (svalueMInt v_13341)
  v_13343 <- eval (mi 32 v_13342)
  v_13344 <- eval (mul v_13340 v_13343)
  v_13345 <- eval (extract v_13344 0 16)
  v_13346 <- eval (extract v_13231 224 240)
  v_13347 <- eval (svalueMInt v_13346)
  v_13348 <- eval (mi 32 v_13347)
  v_13349 <- eval (extract v_13236 224 240)
  v_13350 <- eval (svalueMInt v_13349)
  v_13351 <- eval (mi 32 v_13350)
  v_13352 <- eval (mul v_13348 v_13351)
  v_13353 <- eval (extract v_13352 0 16)
  v_13354 <- eval (extract v_13231 240 256)
  v_13355 <- eval (svalueMInt v_13354)
  v_13356 <- eval (mi 32 v_13355)
  v_13357 <- eval (extract v_13236 240 256)
  v_13358 <- eval (svalueMInt v_13357)
  v_13359 <- eval (mi 32 v_13358)
  v_13360 <- eval (mul v_13356 v_13359)
  v_13361 <- eval (extract v_13360 0 16)
  v_13362 <- eval (concat v_13353 v_13361)
  v_13363 <- eval (concat v_13345 v_13362)
  v_13364 <- eval (concat v_13337 v_13363)
  v_13365 <- eval (concat v_13329 v_13364)
  v_13366 <- eval (concat v_13321 v_13365)
  v_13367 <- eval (concat v_13313 v_13366)
  v_13368 <- eval (concat v_13305 v_13367)
  v_13369 <- eval (concat v_13297 v_13368)
  v_13370 <- eval (concat v_13289 v_13369)
  v_13371 <- eval (concat v_13281 v_13370)
  v_13372 <- eval (concat v_13273 v_13371)
  v_13373 <- eval (concat v_13265 v_13372)
  v_13374 <- eval (concat v_13257 v_13373)
  v_13375 <- eval (concat v_13249 v_13374)
  v_13376 <- eval (concat v_13241 v_13375)
  setRegister (v_2621 : Ymm) v_13376
==========================================
vpmulld_X86-SYNTAX (v_2630 : Mem) (v_2631 : Xmm) (v_2632 : Xmm)
  v_13378 <- getRegister (v_2631 : Xmm)
  v_13379 <- eval (extract v_13378 0 32)
  v_13380 <- eval (svalueMInt v_13379)
  v_13381 <- eval (mi 64 v_13380)
  v_13382 <- evaluateAddress (v_2630 : Mem)
  v_13383 <- load v_13382 16
  v_13384 <- eval (extract v_13383 0 32)
  v_13385 <- eval (svalueMInt v_13384)
  v_13386 <- eval (mi 64 v_13385)
  v_13387 <- eval (mul v_13381 v_13386)
  v_13388 <- eval (extract v_13387 32 64)
  v_13389 <- eval (extract v_13378 32 64)
  v_13390 <- eval (svalueMInt v_13389)
  v_13391 <- eval (mi 64 v_13390)
  v_13392 <- eval (extract v_13383 32 64)
  v_13393 <- eval (svalueMInt v_13392)
  v_13394 <- eval (mi 64 v_13393)
  v_13395 <- eval (mul v_13391 v_13394)
  v_13396 <- eval (extract v_13395 32 64)
  v_13397 <- eval (extract v_13378 64 96)
  v_13398 <- eval (svalueMInt v_13397)
  v_13399 <- eval (mi 64 v_13398)
  v_13400 <- eval (extract v_13383 64 96)
  v_13401 <- eval (svalueMInt v_13400)
  v_13402 <- eval (mi 64 v_13401)
  v_13403 <- eval (mul v_13399 v_13402)
  v_13404 <- eval (extract v_13403 32 64)
  v_13405 <- eval (extract v_13378 96 128)
  v_13406 <- eval (svalueMInt v_13405)
  v_13407 <- eval (mi 64 v_13406)
  v_13408 <- eval (extract v_13383 96 128)
  v_13409 <- eval (svalueMInt v_13408)
  v_13410 <- eval (mi 64 v_13409)
  v_13411 <- eval (mul v_13407 v_13410)
  v_13412 <- eval (extract v_13411 32 64)
  v_13413 <- eval (concat v_13404 v_13412)
  v_13414 <- eval (concat v_13396 v_13413)
  v_13415 <- eval (concat v_13388 v_13414)
  setRegister (v_2632 : Xmm) v_13415
==========================================
vpmulld_X86-SYNTAX (v_2641 : Mem) (v_2642 : Ymm) (v_2643 : Ymm)
  v_13417 <- getRegister (v_2642 : Ymm)
  v_13418 <- eval (extract v_13417 0 32)
  v_13419 <- eval (svalueMInt v_13418)
  v_13420 <- eval (mi 64 v_13419)
  v_13421 <- evaluateAddress (v_2641 : Mem)
  v_13422 <- load v_13421 32
  v_13423 <- eval (extract v_13422 0 32)
  v_13424 <- eval (svalueMInt v_13423)
  v_13425 <- eval (mi 64 v_13424)
  v_13426 <- eval (mul v_13420 v_13425)
  v_13427 <- eval (extract v_13426 32 64)
  v_13428 <- eval (extract v_13417 32 64)
  v_13429 <- eval (svalueMInt v_13428)
  v_13430 <- eval (mi 64 v_13429)
  v_13431 <- eval (extract v_13422 32 64)
  v_13432 <- eval (svalueMInt v_13431)
  v_13433 <- eval (mi 64 v_13432)
  v_13434 <- eval (mul v_13430 v_13433)
  v_13435 <- eval (extract v_13434 32 64)
  v_13436 <- eval (extract v_13417 64 96)
  v_13437 <- eval (svalueMInt v_13436)
  v_13438 <- eval (mi 64 v_13437)
  v_13439 <- eval (extract v_13422 64 96)
  v_13440 <- eval (svalueMInt v_13439)
  v_13441 <- eval (mi 64 v_13440)
  v_13442 <- eval (mul v_13438 v_13441)
  v_13443 <- eval (extract v_13442 32 64)
  v_13444 <- eval (extract v_13417 96 128)
  v_13445 <- eval (svalueMInt v_13444)
  v_13446 <- eval (mi 64 v_13445)
  v_13447 <- eval (extract v_13422 96 128)
  v_13448 <- eval (svalueMInt v_13447)
  v_13449 <- eval (mi 64 v_13448)
  v_13450 <- eval (mul v_13446 v_13449)
  v_13451 <- eval (extract v_13450 32 64)
  v_13452 <- eval (extract v_13417 128 160)
  v_13453 <- eval (svalueMInt v_13452)
  v_13454 <- eval (mi 64 v_13453)
  v_13455 <- eval (extract v_13422 128 160)
  v_13456 <- eval (svalueMInt v_13455)
  v_13457 <- eval (mi 64 v_13456)
  v_13458 <- eval (mul v_13454 v_13457)
  v_13459 <- eval (extract v_13458 32 64)
  v_13460 <- eval (extract v_13417 160 192)
  v_13461 <- eval (svalueMInt v_13460)
  v_13462 <- eval (mi 64 v_13461)
  v_13463 <- eval (extract v_13422 160 192)
  v_13464 <- eval (svalueMInt v_13463)
  v_13465 <- eval (mi 64 v_13464)
  v_13466 <- eval (mul v_13462 v_13465)
  v_13467 <- eval (extract v_13466 32 64)
  v_13468 <- eval (extract v_13417 192 224)
  v_13469 <- eval (svalueMInt v_13468)
  v_13470 <- eval (mi 64 v_13469)
  v_13471 <- eval (extract v_13422 192 224)
  v_13472 <- eval (svalueMInt v_13471)
  v_13473 <- eval (mi 64 v_13472)
  v_13474 <- eval (mul v_13470 v_13473)
  v_13475 <- eval (extract v_13474 32 64)
  v_13476 <- eval (extract v_13417 224 256)
  v_13477 <- eval (svalueMInt v_13476)
  v_13478 <- eval (mi 64 v_13477)
  v_13479 <- eval (extract v_13422 224 256)
  v_13480 <- eval (svalueMInt v_13479)
  v_13481 <- eval (mi 64 v_13480)
  v_13482 <- eval (mul v_13478 v_13481)
  v_13483 <- eval (extract v_13482 32 64)
  v_13484 <- eval (concat v_13475 v_13483)
  v_13485 <- eval (concat v_13467 v_13484)
  v_13486 <- eval (concat v_13459 v_13485)
  v_13487 <- eval (concat v_13451 v_13486)
  v_13488 <- eval (concat v_13443 v_13487)
  v_13489 <- eval (concat v_13435 v_13488)
  v_13490 <- eval (concat v_13427 v_13489)
  setRegister (v_2643 : Ymm) v_13490
==========================================
vpmullw_X86-SYNTAX (v_2652 : Mem) (v_2653 : Xmm) (v_2654 : Xmm)
  v_13492 <- getRegister (v_2653 : Xmm)
  v_13493 <- eval (extract v_13492 0 16)
  v_13494 <- eval (svalueMInt v_13493)
  v_13495 <- eval (mi 32 v_13494)
  v_13496 <- evaluateAddress (v_2652 : Mem)
  v_13497 <- load v_13496 16
  v_13498 <- eval (extract v_13497 0 16)
  v_13499 <- eval (svalueMInt v_13498)
  v_13500 <- eval (mi 32 v_13499)
  v_13501 <- eval (mul v_13495 v_13500)
  v_13502 <- eval (extract v_13501 16 32)
  v_13503 <- eval (extract v_13492 16 32)
  v_13504 <- eval (svalueMInt v_13503)
  v_13505 <- eval (mi 32 v_13504)
  v_13506 <- eval (extract v_13497 16 32)
  v_13507 <- eval (svalueMInt v_13506)
  v_13508 <- eval (mi 32 v_13507)
  v_13509 <- eval (mul v_13505 v_13508)
  v_13510 <- eval (extract v_13509 16 32)
  v_13511 <- eval (extract v_13492 32 48)
  v_13512 <- eval (svalueMInt v_13511)
  v_13513 <- eval (mi 32 v_13512)
  v_13514 <- eval (extract v_13497 32 48)
  v_13515 <- eval (svalueMInt v_13514)
  v_13516 <- eval (mi 32 v_13515)
  v_13517 <- eval (mul v_13513 v_13516)
  v_13518 <- eval (extract v_13517 16 32)
  v_13519 <- eval (extract v_13492 48 64)
  v_13520 <- eval (svalueMInt v_13519)
  v_13521 <- eval (mi 32 v_13520)
  v_13522 <- eval (extract v_13497 48 64)
  v_13523 <- eval (svalueMInt v_13522)
  v_13524 <- eval (mi 32 v_13523)
  v_13525 <- eval (mul v_13521 v_13524)
  v_13526 <- eval (extract v_13525 16 32)
  v_13527 <- eval (extract v_13492 64 80)
  v_13528 <- eval (svalueMInt v_13527)
  v_13529 <- eval (mi 32 v_13528)
  v_13530 <- eval (extract v_13497 64 80)
  v_13531 <- eval (svalueMInt v_13530)
  v_13532 <- eval (mi 32 v_13531)
  v_13533 <- eval (mul v_13529 v_13532)
  v_13534 <- eval (extract v_13533 16 32)
  v_13535 <- eval (extract v_13492 80 96)
  v_13536 <- eval (svalueMInt v_13535)
  v_13537 <- eval (mi 32 v_13536)
  v_13538 <- eval (extract v_13497 80 96)
  v_13539 <- eval (svalueMInt v_13538)
  v_13540 <- eval (mi 32 v_13539)
  v_13541 <- eval (mul v_13537 v_13540)
  v_13542 <- eval (extract v_13541 16 32)
  v_13543 <- eval (extract v_13492 96 112)
  v_13544 <- eval (svalueMInt v_13543)
  v_13545 <- eval (mi 32 v_13544)
  v_13546 <- eval (extract v_13497 96 112)
  v_13547 <- eval (svalueMInt v_13546)
  v_13548 <- eval (mi 32 v_13547)
  v_13549 <- eval (mul v_13545 v_13548)
  v_13550 <- eval (extract v_13549 16 32)
  v_13551 <- eval (extract v_13492 112 128)
  v_13552 <- eval (svalueMInt v_13551)
  v_13553 <- eval (mi 32 v_13552)
  v_13554 <- eval (extract v_13497 112 128)
  v_13555 <- eval (svalueMInt v_13554)
  v_13556 <- eval (mi 32 v_13555)
  v_13557 <- eval (mul v_13553 v_13556)
  v_13558 <- eval (extract v_13557 16 32)
  v_13559 <- eval (concat v_13550 v_13558)
  v_13560 <- eval (concat v_13542 v_13559)
  v_13561 <- eval (concat v_13534 v_13560)
  v_13562 <- eval (concat v_13526 v_13561)
  v_13563 <- eval (concat v_13518 v_13562)
  v_13564 <- eval (concat v_13510 v_13563)
  v_13565 <- eval (concat v_13502 v_13564)
  setRegister (v_2654 : Xmm) v_13565
==========================================
vpmullw_X86-SYNTAX (v_2663 : Mem) (v_2664 : Ymm) (v_2665 : Ymm)
  v_13567 <- getRegister (v_2664 : Ymm)
  v_13568 <- eval (extract v_13567 0 16)
  v_13569 <- eval (svalueMInt v_13568)
  v_13570 <- eval (mi 32 v_13569)
  v_13571 <- evaluateAddress (v_2663 : Mem)
  v_13572 <- load v_13571 32
  v_13573 <- eval (extract v_13572 0 16)
  v_13574 <- eval (svalueMInt v_13573)
  v_13575 <- eval (mi 32 v_13574)
  v_13576 <- eval (mul v_13570 v_13575)
  v_13577 <- eval (extract v_13576 16 32)
  v_13578 <- eval (extract v_13567 16 32)
  v_13579 <- eval (svalueMInt v_13578)
  v_13580 <- eval (mi 32 v_13579)
  v_13581 <- eval (extract v_13572 16 32)
  v_13582 <- eval (svalueMInt v_13581)
  v_13583 <- eval (mi 32 v_13582)
  v_13584 <- eval (mul v_13580 v_13583)
  v_13585 <- eval (extract v_13584 16 32)
  v_13586 <- eval (extract v_13567 32 48)
  v_13587 <- eval (svalueMInt v_13586)
  v_13588 <- eval (mi 32 v_13587)
  v_13589 <- eval (extract v_13572 32 48)
  v_13590 <- eval (svalueMInt v_13589)
  v_13591 <- eval (mi 32 v_13590)
  v_13592 <- eval (mul v_13588 v_13591)
  v_13593 <- eval (extract v_13592 16 32)
  v_13594 <- eval (extract v_13567 48 64)
  v_13595 <- eval (svalueMInt v_13594)
  v_13596 <- eval (mi 32 v_13595)
  v_13597 <- eval (extract v_13572 48 64)
  v_13598 <- eval (svalueMInt v_13597)
  v_13599 <- eval (mi 32 v_13598)
  v_13600 <- eval (mul v_13596 v_13599)
  v_13601 <- eval (extract v_13600 16 32)
  v_13602 <- eval (extract v_13567 64 80)
  v_13603 <- eval (svalueMInt v_13602)
  v_13604 <- eval (mi 32 v_13603)
  v_13605 <- eval (extract v_13572 64 80)
  v_13606 <- eval (svalueMInt v_13605)
  v_13607 <- eval (mi 32 v_13606)
  v_13608 <- eval (mul v_13604 v_13607)
  v_13609 <- eval (extract v_13608 16 32)
  v_13610 <- eval (extract v_13567 80 96)
  v_13611 <- eval (svalueMInt v_13610)
  v_13612 <- eval (mi 32 v_13611)
  v_13613 <- eval (extract v_13572 80 96)
  v_13614 <- eval (svalueMInt v_13613)
  v_13615 <- eval (mi 32 v_13614)
  v_13616 <- eval (mul v_13612 v_13615)
  v_13617 <- eval (extract v_13616 16 32)
  v_13618 <- eval (extract v_13567 96 112)
  v_13619 <- eval (svalueMInt v_13618)
  v_13620 <- eval (mi 32 v_13619)
  v_13621 <- eval (extract v_13572 96 112)
  v_13622 <- eval (svalueMInt v_13621)
  v_13623 <- eval (mi 32 v_13622)
  v_13624 <- eval (mul v_13620 v_13623)
  v_13625 <- eval (extract v_13624 16 32)
  v_13626 <- eval (extract v_13567 112 128)
  v_13627 <- eval (svalueMInt v_13626)
  v_13628 <- eval (mi 32 v_13627)
  v_13629 <- eval (extract v_13572 112 128)
  v_13630 <- eval (svalueMInt v_13629)
  v_13631 <- eval (mi 32 v_13630)
  v_13632 <- eval (mul v_13628 v_13631)
  v_13633 <- eval (extract v_13632 16 32)
  v_13634 <- eval (extract v_13567 128 144)
  v_13635 <- eval (svalueMInt v_13634)
  v_13636 <- eval (mi 32 v_13635)
  v_13637 <- eval (extract v_13572 128 144)
  v_13638 <- eval (svalueMInt v_13637)
  v_13639 <- eval (mi 32 v_13638)
  v_13640 <- eval (mul v_13636 v_13639)
  v_13641 <- eval (extract v_13640 16 32)
  v_13642 <- eval (extract v_13567 144 160)
  v_13643 <- eval (svalueMInt v_13642)
  v_13644 <- eval (mi 32 v_13643)
  v_13645 <- eval (extract v_13572 144 160)
  v_13646 <- eval (svalueMInt v_13645)
  v_13647 <- eval (mi 32 v_13646)
  v_13648 <- eval (mul v_13644 v_13647)
  v_13649 <- eval (extract v_13648 16 32)
  v_13650 <- eval (extract v_13567 160 176)
  v_13651 <- eval (svalueMInt v_13650)
  v_13652 <- eval (mi 32 v_13651)
  v_13653 <- eval (extract v_13572 160 176)
  v_13654 <- eval (svalueMInt v_13653)
  v_13655 <- eval (mi 32 v_13654)
  v_13656 <- eval (mul v_13652 v_13655)
  v_13657 <- eval (extract v_13656 16 32)
  v_13658 <- eval (extract v_13567 176 192)
  v_13659 <- eval (svalueMInt v_13658)
  v_13660 <- eval (mi 32 v_13659)
  v_13661 <- eval (extract v_13572 176 192)
  v_13662 <- eval (svalueMInt v_13661)
  v_13663 <- eval (mi 32 v_13662)
  v_13664 <- eval (mul v_13660 v_13663)
  v_13665 <- eval (extract v_13664 16 32)
  v_13666 <- eval (extract v_13567 192 208)
  v_13667 <- eval (svalueMInt v_13666)
  v_13668 <- eval (mi 32 v_13667)
  v_13669 <- eval (extract v_13572 192 208)
  v_13670 <- eval (svalueMInt v_13669)
  v_13671 <- eval (mi 32 v_13670)
  v_13672 <- eval (mul v_13668 v_13671)
  v_13673 <- eval (extract v_13672 16 32)
  v_13674 <- eval (extract v_13567 208 224)
  v_13675 <- eval (svalueMInt v_13674)
  v_13676 <- eval (mi 32 v_13675)
  v_13677 <- eval (extract v_13572 208 224)
  v_13678 <- eval (svalueMInt v_13677)
  v_13679 <- eval (mi 32 v_13678)
  v_13680 <- eval (mul v_13676 v_13679)
  v_13681 <- eval (extract v_13680 16 32)
  v_13682 <- eval (extract v_13567 224 240)
  v_13683 <- eval (svalueMInt v_13682)
  v_13684 <- eval (mi 32 v_13683)
  v_13685 <- eval (extract v_13572 224 240)
  v_13686 <- eval (svalueMInt v_13685)
  v_13687 <- eval (mi 32 v_13686)
  v_13688 <- eval (mul v_13684 v_13687)
  v_13689 <- eval (extract v_13688 16 32)
  v_13690 <- eval (extract v_13567 240 256)
  v_13691 <- eval (svalueMInt v_13690)
  v_13692 <- eval (mi 32 v_13691)
  v_13693 <- eval (extract v_13572 240 256)
  v_13694 <- eval (svalueMInt v_13693)
  v_13695 <- eval (mi 32 v_13694)
  v_13696 <- eval (mul v_13692 v_13695)
  v_13697 <- eval (extract v_13696 16 32)
  v_13698 <- eval (concat v_13689 v_13697)
  v_13699 <- eval (concat v_13681 v_13698)
  v_13700 <- eval (concat v_13673 v_13699)
  v_13701 <- eval (concat v_13665 v_13700)
  v_13702 <- eval (concat v_13657 v_13701)
  v_13703 <- eval (concat v_13649 v_13702)
  v_13704 <- eval (concat v_13641 v_13703)
  v_13705 <- eval (concat v_13633 v_13704)
  v_13706 <- eval (concat v_13625 v_13705)
  v_13707 <- eval (concat v_13617 v_13706)
  v_13708 <- eval (concat v_13609 v_13707)
  v_13709 <- eval (concat v_13601 v_13708)
  v_13710 <- eval (concat v_13593 v_13709)
  v_13711 <- eval (concat v_13585 v_13710)
  v_13712 <- eval (concat v_13577 v_13711)
  setRegister (v_2665 : Ymm) v_13712
==========================================
vpmuludq_X86-SYNTAX (v_2674 : Mem) (v_2675 : Xmm) (v_2676 : Xmm)
  v_13714 <- getRegister (v_2675 : Xmm)
  v_13715 <- eval (extract v_13714 32 64)
  v_13716 <- eval (concat (bv_nat 32 0) v_13715)
  v_13717 <- evaluateAddress (v_2674 : Mem)
  v_13718 <- load v_13717 16
  v_13719 <- eval (extract v_13718 32 64)
  v_13720 <- eval (concat (bv_nat 32 0) v_13719)
  v_13721 <- eval (mul v_13716 v_13720)
  v_13722 <- eval (extract v_13714 96 128)
  v_13723 <- eval (concat (bv_nat 32 0) v_13722)
  v_13724 <- eval (extract v_13718 96 128)
  v_13725 <- eval (concat (bv_nat 32 0) v_13724)
  v_13726 <- eval (mul v_13723 v_13725)
  v_13727 <- eval (concat v_13721 v_13726)
  setRegister (v_2676 : Xmm) v_13727
==========================================
vpmuludq_X86-SYNTAX (v_2685 : Mem) (v_2686 : Ymm) (v_2687 : Ymm)
  v_13729 <- getRegister (v_2686 : Ymm)
  v_13730 <- eval (extract v_13729 32 64)
  v_13731 <- eval (concat (bv_nat 32 0) v_13730)
  v_13732 <- evaluateAddress (v_2685 : Mem)
  v_13733 <- load v_13732 32
  v_13734 <- eval (extract v_13733 32 64)
  v_13735 <- eval (concat (bv_nat 32 0) v_13734)
  v_13736 <- eval (mul v_13731 v_13735)
  v_13737 <- eval (extract v_13729 96 128)
  v_13738 <- eval (concat (bv_nat 32 0) v_13737)
  v_13739 <- eval (extract v_13733 96 128)
  v_13740 <- eval (concat (bv_nat 32 0) v_13739)
  v_13741 <- eval (mul v_13738 v_13740)
  v_13742 <- eval (extract v_13729 160 192)
  v_13743 <- eval (concat (bv_nat 32 0) v_13742)
  v_13744 <- eval (extract v_13733 160 192)
  v_13745 <- eval (concat (bv_nat 32 0) v_13744)
  v_13746 <- eval (mul v_13743 v_13745)
  v_13747 <- eval (extract v_13729 224 256)
  v_13748 <- eval (concat (bv_nat 32 0) v_13747)
  v_13749 <- eval (extract v_13733 224 256)
  v_13750 <- eval (concat (bv_nat 32 0) v_13749)
  v_13751 <- eval (mul v_13748 v_13750)
  v_13752 <- eval (concat v_13746 v_13751)
  v_13753 <- eval (concat v_13741 v_13752)
  v_13754 <- eval (concat v_13736 v_13753)
  setRegister (v_2687 : Ymm) v_13754
==========================================
vpor_X86-SYNTAX (v_2696 : Mem) (v_2697 : Xmm) (v_2698 : Xmm)
  v_13756 <- getRegister (v_2697 : Xmm)
  v_13757 <- evaluateAddress (v_2696 : Mem)
  v_13758 <- load v_13757 16
  v_13759 <- eval (bv_or v_13756 v_13758)
  setRegister (v_2698 : Xmm) v_13759
==========================================
vpor_X86-SYNTAX (v_2707 : Mem) (v_2708 : Ymm) (v_2709 : Ymm)
  v_13761 <- getRegister (v_2708 : Ymm)
  v_13762 <- evaluateAddress (v_2707 : Mem)
  v_13763 <- load v_13762 32
  v_13764 <- eval (bv_or v_13761 v_13763)
  setRegister (v_2709 : Ymm) v_13764
==========================================
vpsadbw_X86-SYNTAX (v_2718 : Mem) (v_2719 : Xmm) (v_2720 : Xmm)
  v_13766 <- getRegister (v_2719 : Xmm)
  v_13767 <- eval (extract v_13766 0 8)
  v_13768 <- evaluateAddress (v_2718 : Mem)
  v_13769 <- load v_13768 16
  v_13770 <- eval (extract v_13769 0 8)
  v_13771 <- eval (ugt v_13767 v_13770)
  v_13772 <- eval (sub v_13767 v_13770)
  v_13773 <- eval (sub v_13770 v_13767)
  v_13774 <- eval (mux v_13771 v_13772 v_13773)
  v_13775 <- eval (concat (bv_nat 8 0) v_13774)
  v_13776 <- eval (extract v_13766 8 16)
  v_13777 <- eval (extract v_13769 8 16)
  v_13778 <- eval (ugt v_13776 v_13777)
  v_13779 <- eval (sub v_13776 v_13777)
  v_13780 <- eval (sub v_13777 v_13776)
  v_13781 <- eval (mux v_13778 v_13779 v_13780)
  v_13782 <- eval (concat (bv_nat 8 0) v_13781)
  v_13783 <- eval (extract v_13766 16 24)
  v_13784 <- eval (extract v_13769 16 24)
  v_13785 <- eval (ugt v_13783 v_13784)
  v_13786 <- eval (sub v_13783 v_13784)
  v_13787 <- eval (sub v_13784 v_13783)
  v_13788 <- eval (mux v_13785 v_13786 v_13787)
  v_13789 <- eval (concat (bv_nat 8 0) v_13788)
  v_13790 <- eval (extract v_13766 24 32)
  v_13791 <- eval (extract v_13769 24 32)
  v_13792 <- eval (ugt v_13790 v_13791)
  v_13793 <- eval (sub v_13790 v_13791)
  v_13794 <- eval (sub v_13791 v_13790)
  v_13795 <- eval (mux v_13792 v_13793 v_13794)
  v_13796 <- eval (concat (bv_nat 8 0) v_13795)
  v_13797 <- eval (extract v_13766 32 40)
  v_13798 <- eval (extract v_13769 32 40)
  v_13799 <- eval (ugt v_13797 v_13798)
  v_13800 <- eval (sub v_13797 v_13798)
  v_13801 <- eval (sub v_13798 v_13797)
  v_13802 <- eval (mux v_13799 v_13800 v_13801)
  v_13803 <- eval (concat (bv_nat 8 0) v_13802)
  v_13804 <- eval (extract v_13766 40 48)
  v_13805 <- eval (extract v_13769 40 48)
  v_13806 <- eval (ugt v_13804 v_13805)
  v_13807 <- eval (sub v_13804 v_13805)
  v_13808 <- eval (sub v_13805 v_13804)
  v_13809 <- eval (mux v_13806 v_13807 v_13808)
  v_13810 <- eval (concat (bv_nat 8 0) v_13809)
  v_13811 <- eval (extract v_13766 48 56)
  v_13812 <- eval (extract v_13769 48 56)
  v_13813 <- eval (ugt v_13811 v_13812)
  v_13814 <- eval (sub v_13811 v_13812)
  v_13815 <- eval (sub v_13812 v_13811)
  v_13816 <- eval (mux v_13813 v_13814 v_13815)
  v_13817 <- eval (concat (bv_nat 8 0) v_13816)
  v_13818 <- eval (extract v_13766 56 64)
  v_13819 <- eval (extract v_13769 56 64)
  v_13820 <- eval (ugt v_13818 v_13819)
  v_13821 <- eval (sub v_13818 v_13819)
  v_13822 <- eval (sub v_13819 v_13818)
  v_13823 <- eval (mux v_13820 v_13821 v_13822)
  v_13824 <- eval (concat (bv_nat 8 0) v_13823)
  v_13825 <- eval (add v_13817 v_13824)
  v_13826 <- eval (add v_13810 v_13825)
  v_13827 <- eval (add v_13803 v_13826)
  v_13828 <- eval (add v_13796 v_13827)
  v_13829 <- eval (add v_13789 v_13828)
  v_13830 <- eval (add v_13782 v_13829)
  v_13831 <- eval (add v_13775 v_13830)
  v_13832 <- eval (extract v_13766 64 72)
  v_13833 <- eval (extract v_13769 64 72)
  v_13834 <- eval (ugt v_13832 v_13833)
  v_13835 <- eval (sub v_13832 v_13833)
  v_13836 <- eval (sub v_13833 v_13832)
  v_13837 <- eval (mux v_13834 v_13835 v_13836)
  v_13838 <- eval (concat (bv_nat 8 0) v_13837)
  v_13839 <- eval (extract v_13766 72 80)
  v_13840 <- eval (extract v_13769 72 80)
  v_13841 <- eval (ugt v_13839 v_13840)
  v_13842 <- eval (sub v_13839 v_13840)
  v_13843 <- eval (sub v_13840 v_13839)
  v_13844 <- eval (mux v_13841 v_13842 v_13843)
  v_13845 <- eval (concat (bv_nat 8 0) v_13844)
  v_13846 <- eval (extract v_13766 80 88)
  v_13847 <- eval (extract v_13769 80 88)
  v_13848 <- eval (ugt v_13846 v_13847)
  v_13849 <- eval (sub v_13846 v_13847)
  v_13850 <- eval (sub v_13847 v_13846)
  v_13851 <- eval (mux v_13848 v_13849 v_13850)
  v_13852 <- eval (concat (bv_nat 8 0) v_13851)
  v_13853 <- eval (extract v_13766 88 96)
  v_13854 <- eval (extract v_13769 88 96)
  v_13855 <- eval (ugt v_13853 v_13854)
  v_13856 <- eval (sub v_13853 v_13854)
  v_13857 <- eval (sub v_13854 v_13853)
  v_13858 <- eval (mux v_13855 v_13856 v_13857)
  v_13859 <- eval (concat (bv_nat 8 0) v_13858)
  v_13860 <- eval (extract v_13766 96 104)
  v_13861 <- eval (extract v_13769 96 104)
  v_13862 <- eval (ugt v_13860 v_13861)
  v_13863 <- eval (sub v_13860 v_13861)
  v_13864 <- eval (sub v_13861 v_13860)
  v_13865 <- eval (mux v_13862 v_13863 v_13864)
  v_13866 <- eval (concat (bv_nat 8 0) v_13865)
  v_13867 <- eval (extract v_13766 104 112)
  v_13868 <- eval (extract v_13769 104 112)
  v_13869 <- eval (ugt v_13867 v_13868)
  v_13870 <- eval (sub v_13867 v_13868)
  v_13871 <- eval (sub v_13868 v_13867)
  v_13872 <- eval (mux v_13869 v_13870 v_13871)
  v_13873 <- eval (concat (bv_nat 8 0) v_13872)
  v_13874 <- eval (extract v_13766 112 120)
  v_13875 <- eval (extract v_13769 112 120)
  v_13876 <- eval (ugt v_13874 v_13875)
  v_13877 <- eval (sub v_13874 v_13875)
  v_13878 <- eval (sub v_13875 v_13874)
  v_13879 <- eval (mux v_13876 v_13877 v_13878)
  v_13880 <- eval (concat (bv_nat 8 0) v_13879)
  v_13881 <- eval (extract v_13766 120 128)
  v_13882 <- eval (extract v_13769 120 128)
  v_13883 <- eval (ugt v_13881 v_13882)
  v_13884 <- eval (sub v_13881 v_13882)
  v_13885 <- eval (sub v_13882 v_13881)
  v_13886 <- eval (mux v_13883 v_13884 v_13885)
  v_13887 <- eval (concat (bv_nat 8 0) v_13886)
  v_13888 <- eval (add v_13880 v_13887)
  v_13889 <- eval (add v_13873 v_13888)
  v_13890 <- eval (add v_13866 v_13889)
  v_13891 <- eval (add v_13859 v_13890)
  v_13892 <- eval (add v_13852 v_13891)
  v_13893 <- eval (add v_13845 v_13892)
  v_13894 <- eval (add v_13838 v_13893)
  v_13895 <- eval (concat (bv_nat 48 0) v_13894)
  v_13896 <- eval (concat v_13831 v_13895)
  v_13897 <- eval (concat (bv_nat 48 0) v_13896)
  setRegister (v_2720 : Xmm) v_13897
==========================================
vpsadbw_X86-SYNTAX (v_2729 : Mem) (v_2730 : Ymm) (v_2731 : Ymm)
  v_13899 <- getRegister (v_2730 : Ymm)
  v_13900 <- eval (extract v_13899 0 8)
  v_13901 <- evaluateAddress (v_2729 : Mem)
  v_13902 <- load v_13901 32
  v_13903 <- eval (extract v_13902 0 8)
  v_13904 <- eval (ugt v_13900 v_13903)
  v_13905 <- eval (sub v_13900 v_13903)
  v_13906 <- eval (sub v_13903 v_13900)
  v_13907 <- eval (mux v_13904 v_13905 v_13906)
  v_13908 <- eval (concat (bv_nat 8 0) v_13907)
  v_13909 <- eval (extract v_13899 8 16)
  v_13910 <- eval (extract v_13902 8 16)
  v_13911 <- eval (ugt v_13909 v_13910)
  v_13912 <- eval (sub v_13909 v_13910)
  v_13913 <- eval (sub v_13910 v_13909)
  v_13914 <- eval (mux v_13911 v_13912 v_13913)
  v_13915 <- eval (concat (bv_nat 8 0) v_13914)
  v_13916 <- eval (extract v_13899 16 24)
  v_13917 <- eval (extract v_13902 16 24)
  v_13918 <- eval (ugt v_13916 v_13917)
  v_13919 <- eval (sub v_13916 v_13917)
  v_13920 <- eval (sub v_13917 v_13916)
  v_13921 <- eval (mux v_13918 v_13919 v_13920)
  v_13922 <- eval (concat (bv_nat 8 0) v_13921)
  v_13923 <- eval (extract v_13899 24 32)
  v_13924 <- eval (extract v_13902 24 32)
  v_13925 <- eval (ugt v_13923 v_13924)
  v_13926 <- eval (sub v_13923 v_13924)
  v_13927 <- eval (sub v_13924 v_13923)
  v_13928 <- eval (mux v_13925 v_13926 v_13927)
  v_13929 <- eval (concat (bv_nat 8 0) v_13928)
  v_13930 <- eval (extract v_13899 32 40)
  v_13931 <- eval (extract v_13902 32 40)
  v_13932 <- eval (ugt v_13930 v_13931)
  v_13933 <- eval (sub v_13930 v_13931)
  v_13934 <- eval (sub v_13931 v_13930)
  v_13935 <- eval (mux v_13932 v_13933 v_13934)
  v_13936 <- eval (concat (bv_nat 8 0) v_13935)
  v_13937 <- eval (extract v_13899 40 48)
  v_13938 <- eval (extract v_13902 40 48)
  v_13939 <- eval (ugt v_13937 v_13938)
  v_13940 <- eval (sub v_13937 v_13938)
  v_13941 <- eval (sub v_13938 v_13937)
  v_13942 <- eval (mux v_13939 v_13940 v_13941)
  v_13943 <- eval (concat (bv_nat 8 0) v_13942)
  v_13944 <- eval (extract v_13899 48 56)
  v_13945 <- eval (extract v_13902 48 56)
  v_13946 <- eval (ugt v_13944 v_13945)
  v_13947 <- eval (sub v_13944 v_13945)
  v_13948 <- eval (sub v_13945 v_13944)
  v_13949 <- eval (mux v_13946 v_13947 v_13948)
  v_13950 <- eval (concat (bv_nat 8 0) v_13949)
  v_13951 <- eval (extract v_13899 56 64)
  v_13952 <- eval (extract v_13902 56 64)
  v_13953 <- eval (ugt v_13951 v_13952)
  v_13954 <- eval (sub v_13951 v_13952)
  v_13955 <- eval (sub v_13952 v_13951)
  v_13956 <- eval (mux v_13953 v_13954 v_13955)
  v_13957 <- eval (concat (bv_nat 8 0) v_13956)
  v_13958 <- eval (add v_13950 v_13957)
  v_13959 <- eval (add v_13943 v_13958)
  v_13960 <- eval (add v_13936 v_13959)
  v_13961 <- eval (add v_13929 v_13960)
  v_13962 <- eval (add v_13922 v_13961)
  v_13963 <- eval (add v_13915 v_13962)
  v_13964 <- eval (add v_13908 v_13963)
  v_13965 <- eval (extract v_13899 64 72)
  v_13966 <- eval (extract v_13902 64 72)
  v_13967 <- eval (ugt v_13965 v_13966)
  v_13968 <- eval (sub v_13965 v_13966)
  v_13969 <- eval (sub v_13966 v_13965)
  v_13970 <- eval (mux v_13967 v_13968 v_13969)
  v_13971 <- eval (concat (bv_nat 8 0) v_13970)
  v_13972 <- eval (extract v_13899 72 80)
  v_13973 <- eval (extract v_13902 72 80)
  v_13974 <- eval (ugt v_13972 v_13973)
  v_13975 <- eval (sub v_13972 v_13973)
  v_13976 <- eval (sub v_13973 v_13972)
  v_13977 <- eval (mux v_13974 v_13975 v_13976)
  v_13978 <- eval (concat (bv_nat 8 0) v_13977)
  v_13979 <- eval (extract v_13899 80 88)
  v_13980 <- eval (extract v_13902 80 88)
  v_13981 <- eval (ugt v_13979 v_13980)
  v_13982 <- eval (sub v_13979 v_13980)
  v_13983 <- eval (sub v_13980 v_13979)
  v_13984 <- eval (mux v_13981 v_13982 v_13983)
  v_13985 <- eval (concat (bv_nat 8 0) v_13984)
  v_13986 <- eval (extract v_13899 88 96)
  v_13987 <- eval (extract v_13902 88 96)
  v_13988 <- eval (ugt v_13986 v_13987)
  v_13989 <- eval (sub v_13986 v_13987)
  v_13990 <- eval (sub v_13987 v_13986)
  v_13991 <- eval (mux v_13988 v_13989 v_13990)
  v_13992 <- eval (concat (bv_nat 8 0) v_13991)
  v_13993 <- eval (extract v_13899 96 104)
  v_13994 <- eval (extract v_13902 96 104)
  v_13995 <- eval (ugt v_13993 v_13994)
  v_13996 <- eval (sub v_13993 v_13994)
  v_13997 <- eval (sub v_13994 v_13993)
  v_13998 <- eval (mux v_13995 v_13996 v_13997)
  v_13999 <- eval (concat (bv_nat 8 0) v_13998)
  v_14000 <- eval (extract v_13899 104 112)
  v_14001 <- eval (extract v_13902 104 112)
  v_14002 <- eval (ugt v_14000 v_14001)
  v_14003 <- eval (sub v_14000 v_14001)
  v_14004 <- eval (sub v_14001 v_14000)
  v_14005 <- eval (mux v_14002 v_14003 v_14004)
  v_14006 <- eval (concat (bv_nat 8 0) v_14005)
  v_14007 <- eval (extract v_13899 112 120)
  v_14008 <- eval (extract v_13902 112 120)
  v_14009 <- eval (ugt v_14007 v_14008)
  v_14010 <- eval (sub v_14007 v_14008)
  v_14011 <- eval (sub v_14008 v_14007)
  v_14012 <- eval (mux v_14009 v_14010 v_14011)
  v_14013 <- eval (concat (bv_nat 8 0) v_14012)
  v_14014 <- eval (extract v_13899 120 128)
  v_14015 <- eval (extract v_13902 120 128)
  v_14016 <- eval (ugt v_14014 v_14015)
  v_14017 <- eval (sub v_14014 v_14015)
  v_14018 <- eval (sub v_14015 v_14014)
  v_14019 <- eval (mux v_14016 v_14017 v_14018)
  v_14020 <- eval (concat (bv_nat 8 0) v_14019)
  v_14021 <- eval (add v_14013 v_14020)
  v_14022 <- eval (add v_14006 v_14021)
  v_14023 <- eval (add v_13999 v_14022)
  v_14024 <- eval (add v_13992 v_14023)
  v_14025 <- eval (add v_13985 v_14024)
  v_14026 <- eval (add v_13978 v_14025)
  v_14027 <- eval (add v_13971 v_14026)
  v_14028 <- eval (extract v_13899 128 136)
  v_14029 <- eval (extract v_13902 128 136)
  v_14030 <- eval (ugt v_14028 v_14029)
  v_14031 <- eval (sub v_14028 v_14029)
  v_14032 <- eval (sub v_14029 v_14028)
  v_14033 <- eval (mux v_14030 v_14031 v_14032)
  v_14034 <- eval (concat (bv_nat 8 0) v_14033)
  v_14035 <- eval (extract v_13899 136 144)
  v_14036 <- eval (extract v_13902 136 144)
  v_14037 <- eval (ugt v_14035 v_14036)
  v_14038 <- eval (sub v_14035 v_14036)
  v_14039 <- eval (sub v_14036 v_14035)
  v_14040 <- eval (mux v_14037 v_14038 v_14039)
  v_14041 <- eval (concat (bv_nat 8 0) v_14040)
  v_14042 <- eval (extract v_13899 144 152)
  v_14043 <- eval (extract v_13902 144 152)
  v_14044 <- eval (ugt v_14042 v_14043)
  v_14045 <- eval (sub v_14042 v_14043)
  v_14046 <- eval (sub v_14043 v_14042)
  v_14047 <- eval (mux v_14044 v_14045 v_14046)
  v_14048 <- eval (concat (bv_nat 8 0) v_14047)
  v_14049 <- eval (extract v_13899 152 160)
  v_14050 <- eval (extract v_13902 152 160)
  v_14051 <- eval (ugt v_14049 v_14050)
  v_14052 <- eval (sub v_14049 v_14050)
  v_14053 <- eval (sub v_14050 v_14049)
  v_14054 <- eval (mux v_14051 v_14052 v_14053)
  v_14055 <- eval (concat (bv_nat 8 0) v_14054)
  v_14056 <- eval (extract v_13899 160 168)
  v_14057 <- eval (extract v_13902 160 168)
  v_14058 <- eval (ugt v_14056 v_14057)
  v_14059 <- eval (sub v_14056 v_14057)
  v_14060 <- eval (sub v_14057 v_14056)
  v_14061 <- eval (mux v_14058 v_14059 v_14060)
  v_14062 <- eval (concat (bv_nat 8 0) v_14061)
  v_14063 <- eval (extract v_13899 168 176)
  v_14064 <- eval (extract v_13902 168 176)
  v_14065 <- eval (ugt v_14063 v_14064)
  v_14066 <- eval (sub v_14063 v_14064)
  v_14067 <- eval (sub v_14064 v_14063)
  v_14068 <- eval (mux v_14065 v_14066 v_14067)
  v_14069 <- eval (concat (bv_nat 8 0) v_14068)
  v_14070 <- eval (extract v_13899 176 184)
  v_14071 <- eval (extract v_13902 176 184)
  v_14072 <- eval (ugt v_14070 v_14071)
  v_14073 <- eval (sub v_14070 v_14071)
  v_14074 <- eval (sub v_14071 v_14070)
  v_14075 <- eval (mux v_14072 v_14073 v_14074)
  v_14076 <- eval (concat (bv_nat 8 0) v_14075)
  v_14077 <- eval (extract v_13899 184 192)
  v_14078 <- eval (extract v_13902 184 192)
  v_14079 <- eval (ugt v_14077 v_14078)
  v_14080 <- eval (sub v_14077 v_14078)
  v_14081 <- eval (sub v_14078 v_14077)
  v_14082 <- eval (mux v_14079 v_14080 v_14081)
  v_14083 <- eval (concat (bv_nat 8 0) v_14082)
  v_14084 <- eval (add v_14076 v_14083)
  v_14085 <- eval (add v_14069 v_14084)
  v_14086 <- eval (add v_14062 v_14085)
  v_14087 <- eval (add v_14055 v_14086)
  v_14088 <- eval (add v_14048 v_14087)
  v_14089 <- eval (add v_14041 v_14088)
  v_14090 <- eval (add v_14034 v_14089)
  v_14091 <- eval (extract v_13899 192 200)
  v_14092 <- eval (extract v_13902 192 200)
  v_14093 <- eval (ugt v_14091 v_14092)
  v_14094 <- eval (sub v_14091 v_14092)
  v_14095 <- eval (sub v_14092 v_14091)
  v_14096 <- eval (mux v_14093 v_14094 v_14095)
  v_14097 <- eval (concat (bv_nat 8 0) v_14096)
  v_14098 <- eval (extract v_13899 200 208)
  v_14099 <- eval (extract v_13902 200 208)
  v_14100 <- eval (ugt v_14098 v_14099)
  v_14101 <- eval (sub v_14098 v_14099)
  v_14102 <- eval (sub v_14099 v_14098)
  v_14103 <- eval (mux v_14100 v_14101 v_14102)
  v_14104 <- eval (concat (bv_nat 8 0) v_14103)
  v_14105 <- eval (extract v_13899 208 216)
  v_14106 <- eval (extract v_13902 208 216)
  v_14107 <- eval (ugt v_14105 v_14106)
  v_14108 <- eval (sub v_14105 v_14106)
  v_14109 <- eval (sub v_14106 v_14105)
  v_14110 <- eval (mux v_14107 v_14108 v_14109)
  v_14111 <- eval (concat (bv_nat 8 0) v_14110)
  v_14112 <- eval (extract v_13899 216 224)
  v_14113 <- eval (extract v_13902 216 224)
  v_14114 <- eval (ugt v_14112 v_14113)
  v_14115 <- eval (sub v_14112 v_14113)
  v_14116 <- eval (sub v_14113 v_14112)
  v_14117 <- eval (mux v_14114 v_14115 v_14116)
  v_14118 <- eval (concat (bv_nat 8 0) v_14117)
  v_14119 <- eval (extract v_13899 224 232)
  v_14120 <- eval (extract v_13902 224 232)
  v_14121 <- eval (ugt v_14119 v_14120)
  v_14122 <- eval (sub v_14119 v_14120)
  v_14123 <- eval (sub v_14120 v_14119)
  v_14124 <- eval (mux v_14121 v_14122 v_14123)
  v_14125 <- eval (concat (bv_nat 8 0) v_14124)
  v_14126 <- eval (extract v_13899 232 240)
  v_14127 <- eval (extract v_13902 232 240)
  v_14128 <- eval (ugt v_14126 v_14127)
  v_14129 <- eval (sub v_14126 v_14127)
  v_14130 <- eval (sub v_14127 v_14126)
  v_14131 <- eval (mux v_14128 v_14129 v_14130)
  v_14132 <- eval (concat (bv_nat 8 0) v_14131)
  v_14133 <- eval (extract v_13899 240 248)
  v_14134 <- eval (extract v_13902 240 248)
  v_14135 <- eval (ugt v_14133 v_14134)
  v_14136 <- eval (sub v_14133 v_14134)
  v_14137 <- eval (sub v_14134 v_14133)
  v_14138 <- eval (mux v_14135 v_14136 v_14137)
  v_14139 <- eval (concat (bv_nat 8 0) v_14138)
  v_14140 <- eval (extract v_13899 248 256)
  v_14141 <- eval (extract v_13902 248 256)
  v_14142 <- eval (ugt v_14140 v_14141)
  v_14143 <- eval (sub v_14140 v_14141)
  v_14144 <- eval (sub v_14141 v_14140)
  v_14145 <- eval (mux v_14142 v_14143 v_14144)
  v_14146 <- eval (concat (bv_nat 8 0) v_14145)
  v_14147 <- eval (add v_14139 v_14146)
  v_14148 <- eval (add v_14132 v_14147)
  v_14149 <- eval (add v_14125 v_14148)
  v_14150 <- eval (add v_14118 v_14149)
  v_14151 <- eval (add v_14111 v_14150)
  v_14152 <- eval (add v_14104 v_14151)
  v_14153 <- eval (add v_14097 v_14152)
  v_14154 <- eval (concat (bv_nat 48 0) v_14153)
  v_14155 <- eval (concat v_14090 v_14154)
  v_14156 <- eval (concat (bv_nat 48 0) v_14155)
  v_14157 <- eval (concat v_14027 v_14156)
  v_14158 <- eval (concat (bv_nat 48 0) v_14157)
  v_14159 <- eval (concat v_13964 v_14158)
  v_14160 <- eval (concat (bv_nat 48 0) v_14159)
  setRegister (v_2731 : Ymm) v_14160
==========================================
vpsignb_X86-SYNTAX (v_2740 : Mem) (v_2741 : Xmm) (v_2742 : Xmm)
  v_14162 <- evaluateAddress (v_2740 : Mem)
  v_14163 <- load v_14162 16
  v_14164 <- eval (extract v_14163 0 8)
  v_14165 <- eval (sgt v_14164 (bv_nat 8 0))
  v_14166 <- getRegister (v_2741 : Xmm)
  v_14167 <- eval (extract v_14166 0 8)
  v_14168 <- eval (eq v_14164 (bv_nat 8 0))
  v_14169 <- eval (bitwidthMInt v_14167)
  v_14170 <- eval (mi v_14169 -1)
  v_14171 <- eval (bv_xor v_14167 v_14170)
  v_14172 <- eval (add (bv_nat 8 1) v_14171)
  v_14173 <- eval (mux v_14168 (bv_nat 8 0) v_14172)
  v_14174 <- eval (mux v_14165 v_14167 v_14173)
  v_14175 <- eval (extract v_14163 8 16)
  v_14176 <- eval (sgt v_14175 (bv_nat 8 0))
  v_14177 <- eval (extract v_14166 8 16)
  v_14178 <- eval (eq v_14175 (bv_nat 8 0))
  v_14179 <- eval (bitwidthMInt v_14177)
  v_14180 <- eval (mi v_14179 -1)
  v_14181 <- eval (bv_xor v_14177 v_14180)
  v_14182 <- eval (add (bv_nat 8 1) v_14181)
  v_14183 <- eval (mux v_14178 (bv_nat 8 0) v_14182)
  v_14184 <- eval (mux v_14176 v_14177 v_14183)
  v_14185 <- eval (extract v_14163 16 24)
  v_14186 <- eval (sgt v_14185 (bv_nat 8 0))
  v_14187 <- eval (extract v_14166 16 24)
  v_14188 <- eval (eq v_14185 (bv_nat 8 0))
  v_14189 <- eval (bitwidthMInt v_14187)
  v_14190 <- eval (mi v_14189 -1)
  v_14191 <- eval (bv_xor v_14187 v_14190)
  v_14192 <- eval (add (bv_nat 8 1) v_14191)
  v_14193 <- eval (mux v_14188 (bv_nat 8 0) v_14192)
  v_14194 <- eval (mux v_14186 v_14187 v_14193)
  v_14195 <- eval (extract v_14163 24 32)
  v_14196 <- eval (sgt v_14195 (bv_nat 8 0))
  v_14197 <- eval (extract v_14166 24 32)
  v_14198 <- eval (eq v_14195 (bv_nat 8 0))
  v_14199 <- eval (bitwidthMInt v_14197)
  v_14200 <- eval (mi v_14199 -1)
  v_14201 <- eval (bv_xor v_14197 v_14200)
  v_14202 <- eval (add (bv_nat 8 1) v_14201)
  v_14203 <- eval (mux v_14198 (bv_nat 8 0) v_14202)
  v_14204 <- eval (mux v_14196 v_14197 v_14203)
  v_14205 <- eval (extract v_14163 32 40)
  v_14206 <- eval (sgt v_14205 (bv_nat 8 0))
  v_14207 <- eval (extract v_14166 32 40)
  v_14208 <- eval (eq v_14205 (bv_nat 8 0))
  v_14209 <- eval (bitwidthMInt v_14207)
  v_14210 <- eval (mi v_14209 -1)
  v_14211 <- eval (bv_xor v_14207 v_14210)
  v_14212 <- eval (add (bv_nat 8 1) v_14211)
  v_14213 <- eval (mux v_14208 (bv_nat 8 0) v_14212)
  v_14214 <- eval (mux v_14206 v_14207 v_14213)
  v_14215 <- eval (extract v_14163 40 48)
  v_14216 <- eval (sgt v_14215 (bv_nat 8 0))
  v_14217 <- eval (extract v_14166 40 48)
  v_14218 <- eval (eq v_14215 (bv_nat 8 0))
  v_14219 <- eval (bitwidthMInt v_14217)
  v_14220 <- eval (mi v_14219 -1)
  v_14221 <- eval (bv_xor v_14217 v_14220)
  v_14222 <- eval (add (bv_nat 8 1) v_14221)
  v_14223 <- eval (mux v_14218 (bv_nat 8 0) v_14222)
  v_14224 <- eval (mux v_14216 v_14217 v_14223)
  v_14225 <- eval (extract v_14163 48 56)
  v_14226 <- eval (sgt v_14225 (bv_nat 8 0))
  v_14227 <- eval (extract v_14166 48 56)
  v_14228 <- eval (eq v_14225 (bv_nat 8 0))
  v_14229 <- eval (bitwidthMInt v_14227)
  v_14230 <- eval (mi v_14229 -1)
  v_14231 <- eval (bv_xor v_14227 v_14230)
  v_14232 <- eval (add (bv_nat 8 1) v_14231)
  v_14233 <- eval (mux v_14228 (bv_nat 8 0) v_14232)
  v_14234 <- eval (mux v_14226 v_14227 v_14233)
  v_14235 <- eval (extract v_14163 56 64)
  v_14236 <- eval (sgt v_14235 (bv_nat 8 0))
  v_14237 <- eval (extract v_14166 56 64)
  v_14238 <- eval (eq v_14235 (bv_nat 8 0))
  v_14239 <- eval (bitwidthMInt v_14237)
  v_14240 <- eval (mi v_14239 -1)
  v_14241 <- eval (bv_xor v_14237 v_14240)
  v_14242 <- eval (add (bv_nat 8 1) v_14241)
  v_14243 <- eval (mux v_14238 (bv_nat 8 0) v_14242)
  v_14244 <- eval (mux v_14236 v_14237 v_14243)
  v_14245 <- eval (extract v_14163 64 72)
  v_14246 <- eval (sgt v_14245 (bv_nat 8 0))
  v_14247 <- eval (extract v_14166 64 72)
  v_14248 <- eval (eq v_14245 (bv_nat 8 0))
  v_14249 <- eval (bitwidthMInt v_14247)
  v_14250 <- eval (mi v_14249 -1)
  v_14251 <- eval (bv_xor v_14247 v_14250)
  v_14252 <- eval (add (bv_nat 8 1) v_14251)
  v_14253 <- eval (mux v_14248 (bv_nat 8 0) v_14252)
  v_14254 <- eval (mux v_14246 v_14247 v_14253)
  v_14255 <- eval (extract v_14163 72 80)
  v_14256 <- eval (sgt v_14255 (bv_nat 8 0))
  v_14257 <- eval (extract v_14166 72 80)
  v_14258 <- eval (eq v_14255 (bv_nat 8 0))
  v_14259 <- eval (bitwidthMInt v_14257)
  v_14260 <- eval (mi v_14259 -1)
  v_14261 <- eval (bv_xor v_14257 v_14260)
  v_14262 <- eval (add (bv_nat 8 1) v_14261)
  v_14263 <- eval (mux v_14258 (bv_nat 8 0) v_14262)
  v_14264 <- eval (mux v_14256 v_14257 v_14263)
  v_14265 <- eval (extract v_14163 80 88)
  v_14266 <- eval (sgt v_14265 (bv_nat 8 0))
  v_14267 <- eval (extract v_14166 80 88)
  v_14268 <- eval (eq v_14265 (bv_nat 8 0))
  v_14269 <- eval (bitwidthMInt v_14267)
  v_14270 <- eval (mi v_14269 -1)
  v_14271 <- eval (bv_xor v_14267 v_14270)
  v_14272 <- eval (add (bv_nat 8 1) v_14271)
  v_14273 <- eval (mux v_14268 (bv_nat 8 0) v_14272)
  v_14274 <- eval (mux v_14266 v_14267 v_14273)
  v_14275 <- eval (extract v_14163 88 96)
  v_14276 <- eval (sgt v_14275 (bv_nat 8 0))
  v_14277 <- eval (extract v_14166 88 96)
  v_14278 <- eval (eq v_14275 (bv_nat 8 0))
  v_14279 <- eval (bitwidthMInt v_14277)
  v_14280 <- eval (mi v_14279 -1)
  v_14281 <- eval (bv_xor v_14277 v_14280)
  v_14282 <- eval (add (bv_nat 8 1) v_14281)
  v_14283 <- eval (mux v_14278 (bv_nat 8 0) v_14282)
  v_14284 <- eval (mux v_14276 v_14277 v_14283)
  v_14285 <- eval (extract v_14163 96 104)
  v_14286 <- eval (sgt v_14285 (bv_nat 8 0))
  v_14287 <- eval (extract v_14166 96 104)
  v_14288 <- eval (eq v_14285 (bv_nat 8 0))
  v_14289 <- eval (bitwidthMInt v_14287)
  v_14290 <- eval (mi v_14289 -1)
  v_14291 <- eval (bv_xor v_14287 v_14290)
  v_14292 <- eval (add (bv_nat 8 1) v_14291)
  v_14293 <- eval (mux v_14288 (bv_nat 8 0) v_14292)
  v_14294 <- eval (mux v_14286 v_14287 v_14293)
  v_14295 <- eval (extract v_14163 104 112)
  v_14296 <- eval (sgt v_14295 (bv_nat 8 0))
  v_14297 <- eval (extract v_14166 104 112)
  v_14298 <- eval (eq v_14295 (bv_nat 8 0))
  v_14299 <- eval (bitwidthMInt v_14297)
  v_14300 <- eval (mi v_14299 -1)
  v_14301 <- eval (bv_xor v_14297 v_14300)
  v_14302 <- eval (add (bv_nat 8 1) v_14301)
  v_14303 <- eval (mux v_14298 (bv_nat 8 0) v_14302)
  v_14304 <- eval (mux v_14296 v_14297 v_14303)
  v_14305 <- eval (extract v_14163 112 120)
  v_14306 <- eval (sgt v_14305 (bv_nat 8 0))
  v_14307 <- eval (extract v_14166 112 120)
  v_14308 <- eval (eq v_14305 (bv_nat 8 0))
  v_14309 <- eval (bitwidthMInt v_14307)
  v_14310 <- eval (mi v_14309 -1)
  v_14311 <- eval (bv_xor v_14307 v_14310)
  v_14312 <- eval (add (bv_nat 8 1) v_14311)
  v_14313 <- eval (mux v_14308 (bv_nat 8 0) v_14312)
  v_14314 <- eval (mux v_14306 v_14307 v_14313)
  v_14315 <- eval (extract v_14163 120 128)
  v_14316 <- eval (sgt v_14315 (bv_nat 8 0))
  v_14317 <- eval (extract v_14166 120 128)
  v_14318 <- eval (eq v_14315 (bv_nat 8 0))
  v_14319 <- eval (bitwidthMInt v_14317)
  v_14320 <- eval (mi v_14319 -1)
  v_14321 <- eval (bv_xor v_14317 v_14320)
  v_14322 <- eval (add (bv_nat 8 1) v_14321)
  v_14323 <- eval (mux v_14318 (bv_nat 8 0) v_14322)
  v_14324 <- eval (mux v_14316 v_14317 v_14323)
  v_14325 <- eval (concat v_14314 v_14324)
  v_14326 <- eval (concat v_14304 v_14325)
  v_14327 <- eval (concat v_14294 v_14326)
  v_14328 <- eval (concat v_14284 v_14327)
  v_14329 <- eval (concat v_14274 v_14328)
  v_14330 <- eval (concat v_14264 v_14329)
  v_14331 <- eval (concat v_14254 v_14330)
  v_14332 <- eval (concat v_14244 v_14331)
  v_14333 <- eval (concat v_14234 v_14332)
  v_14334 <- eval (concat v_14224 v_14333)
  v_14335 <- eval (concat v_14214 v_14334)
  v_14336 <- eval (concat v_14204 v_14335)
  v_14337 <- eval (concat v_14194 v_14336)
  v_14338 <- eval (concat v_14184 v_14337)
  v_14339 <- eval (concat v_14174 v_14338)
  setRegister (v_2742 : Xmm) v_14339
==========================================
vpsignd_X86-SYNTAX (v_2751 : Mem) (v_2752 : Xmm) (v_2753 : Xmm)
  v_14341 <- evaluateAddress (v_2751 : Mem)
  v_14342 <- load v_14341 16
  v_14343 <- eval (extract v_14342 0 32)
  v_14344 <- eval (sgt v_14343 (bv_nat 32 0))
  v_14345 <- getRegister (v_2752 : Xmm)
  v_14346 <- eval (extract v_14345 0 32)
  v_14347 <- eval (eq v_14343 (bv_nat 32 0))
  v_14348 <- eval (bitwidthMInt v_14346)
  v_14349 <- eval (mi v_14348 -1)
  v_14350 <- eval (bv_xor v_14346 v_14349)
  v_14351 <- eval (add (bv_nat 32 1) v_14350)
  v_14352 <- eval (mux v_14347 (bv_nat 32 0) v_14351)
  v_14353 <- eval (mux v_14344 v_14346 v_14352)
  v_14354 <- eval (extract v_14342 32 64)
  v_14355 <- eval (sgt v_14354 (bv_nat 32 0))
  v_14356 <- eval (extract v_14345 32 64)
  v_14357 <- eval (eq v_14354 (bv_nat 32 0))
  v_14358 <- eval (bitwidthMInt v_14356)
  v_14359 <- eval (mi v_14358 -1)
  v_14360 <- eval (bv_xor v_14356 v_14359)
  v_14361 <- eval (add (bv_nat 32 1) v_14360)
  v_14362 <- eval (mux v_14357 (bv_nat 32 0) v_14361)
  v_14363 <- eval (mux v_14355 v_14356 v_14362)
  v_14364 <- eval (extract v_14342 64 96)
  v_14365 <- eval (sgt v_14364 (bv_nat 32 0))
  v_14366 <- eval (extract v_14345 64 96)
  v_14367 <- eval (eq v_14364 (bv_nat 32 0))
  v_14368 <- eval (bitwidthMInt v_14366)
  v_14369 <- eval (mi v_14368 -1)
  v_14370 <- eval (bv_xor v_14366 v_14369)
  v_14371 <- eval (add (bv_nat 32 1) v_14370)
  v_14372 <- eval (mux v_14367 (bv_nat 32 0) v_14371)
  v_14373 <- eval (mux v_14365 v_14366 v_14372)
  v_14374 <- eval (extract v_14342 96 128)
  v_14375 <- eval (sgt v_14374 (bv_nat 32 0))
  v_14376 <- eval (extract v_14345 96 128)
  v_14377 <- eval (eq v_14374 (bv_nat 32 0))
  v_14378 <- eval (bitwidthMInt v_14376)
  v_14379 <- eval (mi v_14378 -1)
  v_14380 <- eval (bv_xor v_14376 v_14379)
  v_14381 <- eval (add (bv_nat 32 1) v_14380)
  v_14382 <- eval (mux v_14377 (bv_nat 32 0) v_14381)
  v_14383 <- eval (mux v_14375 v_14376 v_14382)
  v_14384 <- eval (concat v_14373 v_14383)
  v_14385 <- eval (concat v_14363 v_14384)
  v_14386 <- eval (concat v_14353 v_14385)
  setRegister (v_2753 : Xmm) v_14386
==========================================
vpsignw_X86-SYNTAX (v_2762 : Mem) (v_2763 : Xmm) (v_2764 : Xmm)
  v_14388 <- evaluateAddress (v_2762 : Mem)
  v_14389 <- load v_14388 16
  v_14390 <- eval (extract v_14389 0 16)
  v_14391 <- eval (sgt v_14390 (bv_nat 16 0))
  v_14392 <- getRegister (v_2763 : Xmm)
  v_14393 <- eval (extract v_14392 0 16)
  v_14394 <- eval (eq v_14390 (bv_nat 16 0))
  v_14395 <- eval (bitwidthMInt v_14393)
  v_14396 <- eval (mi v_14395 -1)
  v_14397 <- eval (bv_xor v_14393 v_14396)
  v_14398 <- eval (add (bv_nat 16 1) v_14397)
  v_14399 <- eval (mux v_14394 (bv_nat 16 0) v_14398)
  v_14400 <- eval (mux v_14391 v_14393 v_14399)
  v_14401 <- eval (extract v_14389 16 32)
  v_14402 <- eval (sgt v_14401 (bv_nat 16 0))
  v_14403 <- eval (extract v_14392 16 32)
  v_14404 <- eval (eq v_14401 (bv_nat 16 0))
  v_14405 <- eval (bitwidthMInt v_14403)
  v_14406 <- eval (mi v_14405 -1)
  v_14407 <- eval (bv_xor v_14403 v_14406)
  v_14408 <- eval (add (bv_nat 16 1) v_14407)
  v_14409 <- eval (mux v_14404 (bv_nat 16 0) v_14408)
  v_14410 <- eval (mux v_14402 v_14403 v_14409)
  v_14411 <- eval (extract v_14389 32 48)
  v_14412 <- eval (sgt v_14411 (bv_nat 16 0))
  v_14413 <- eval (extract v_14392 32 48)
  v_14414 <- eval (eq v_14411 (bv_nat 16 0))
  v_14415 <- eval (bitwidthMInt v_14413)
  v_14416 <- eval (mi v_14415 -1)
  v_14417 <- eval (bv_xor v_14413 v_14416)
  v_14418 <- eval (add (bv_nat 16 1) v_14417)
  v_14419 <- eval (mux v_14414 (bv_nat 16 0) v_14418)
  v_14420 <- eval (mux v_14412 v_14413 v_14419)
  v_14421 <- eval (extract v_14389 48 64)
  v_14422 <- eval (sgt v_14421 (bv_nat 16 0))
  v_14423 <- eval (extract v_14392 48 64)
  v_14424 <- eval (eq v_14421 (bv_nat 16 0))
  v_14425 <- eval (bitwidthMInt v_14423)
  v_14426 <- eval (mi v_14425 -1)
  v_14427 <- eval (bv_xor v_14423 v_14426)
  v_14428 <- eval (add (bv_nat 16 1) v_14427)
  v_14429 <- eval (mux v_14424 (bv_nat 16 0) v_14428)
  v_14430 <- eval (mux v_14422 v_14423 v_14429)
  v_14431 <- eval (extract v_14389 64 80)
  v_14432 <- eval (sgt v_14431 (bv_nat 16 0))
  v_14433 <- eval (extract v_14392 64 80)
  v_14434 <- eval (eq v_14431 (bv_nat 16 0))
  v_14435 <- eval (bitwidthMInt v_14433)
  v_14436 <- eval (mi v_14435 -1)
  v_14437 <- eval (bv_xor v_14433 v_14436)
  v_14438 <- eval (add (bv_nat 16 1) v_14437)
  v_14439 <- eval (mux v_14434 (bv_nat 16 0) v_14438)
  v_14440 <- eval (mux v_14432 v_14433 v_14439)
  v_14441 <- eval (extract v_14389 80 96)
  v_14442 <- eval (sgt v_14441 (bv_nat 16 0))
  v_14443 <- eval (extract v_14392 80 96)
  v_14444 <- eval (eq v_14441 (bv_nat 16 0))
  v_14445 <- eval (bitwidthMInt v_14443)
  v_14446 <- eval (mi v_14445 -1)
  v_14447 <- eval (bv_xor v_14443 v_14446)
  v_14448 <- eval (add (bv_nat 16 1) v_14447)
  v_14449 <- eval (mux v_14444 (bv_nat 16 0) v_14448)
  v_14450 <- eval (mux v_14442 v_14443 v_14449)
  v_14451 <- eval (extract v_14389 96 112)
  v_14452 <- eval (sgt v_14451 (bv_nat 16 0))
  v_14453 <- eval (extract v_14392 96 112)
  v_14454 <- eval (eq v_14451 (bv_nat 16 0))
  v_14455 <- eval (bitwidthMInt v_14453)
  v_14456 <- eval (mi v_14455 -1)
  v_14457 <- eval (bv_xor v_14453 v_14456)
  v_14458 <- eval (add (bv_nat 16 1) v_14457)
  v_14459 <- eval (mux v_14454 (bv_nat 16 0) v_14458)
  v_14460 <- eval (mux v_14452 v_14453 v_14459)
  v_14461 <- eval (extract v_14389 112 128)
  v_14462 <- eval (sgt v_14461 (bv_nat 16 0))
  v_14463 <- eval (extract v_14392 112 128)
  v_14464 <- eval (eq v_14461 (bv_nat 16 0))
  v_14465 <- eval (bitwidthMInt v_14463)
  v_14466 <- eval (mi v_14465 -1)
  v_14467 <- eval (bv_xor v_14463 v_14466)
  v_14468 <- eval (add (bv_nat 16 1) v_14467)
  v_14469 <- eval (mux v_14464 (bv_nat 16 0) v_14468)
  v_14470 <- eval (mux v_14462 v_14463 v_14469)
  v_14471 <- eval (concat v_14460 v_14470)
  v_14472 <- eval (concat v_14450 v_14471)
  v_14473 <- eval (concat v_14440 v_14472)
  v_14474 <- eval (concat v_14430 v_14473)
  v_14475 <- eval (concat v_14420 v_14474)
  v_14476 <- eval (concat v_14410 v_14475)
  v_14477 <- eval (concat v_14400 v_14476)
  setRegister (v_2764 : Xmm) v_14477
==========================================
vpslld_X86-SYNTAX (v_2779 : Mem) (v_2780 : Xmm) (v_2781 : Xmm)
  v_14479 <- evaluateAddress (v_2779 : Mem)
  v_14480 <- load v_14479 16
  v_14481 <- eval (extract v_14480 64 128)
  v_14482 <- eval (ugt v_14481 (bv_nat 64 31))
  v_14483 <- getRegister (v_2780 : Xmm)
  v_14484 <- eval (extract v_14483 0 32)
  v_14485 <- eval (extract v_14480 96 128)
  v_14486 <- eval (uvalueMInt v_14485)
  v_14487 <- eval (shl v_14484 v_14486)
  v_14488 <- eval (bitwidthMInt v_14484)
  v_14489 <- eval (extract v_14487 0 v_14488)
  v_14490 <- eval (extract v_14483 32 64)
  v_14491 <- eval (shl v_14490 v_14486)
  v_14492 <- eval (bitwidthMInt v_14490)
  v_14493 <- eval (extract v_14491 0 v_14492)
  v_14494 <- eval (extract v_14483 64 96)
  v_14495 <- eval (shl v_14494 v_14486)
  v_14496 <- eval (bitwidthMInt v_14494)
  v_14497 <- eval (extract v_14495 0 v_14496)
  v_14498 <- eval (extract v_14483 96 128)
  v_14499 <- eval (shl v_14498 v_14486)
  v_14500 <- eval (bitwidthMInt v_14498)
  v_14501 <- eval (extract v_14499 0 v_14500)
  v_14502 <- eval (concat v_14497 v_14501)
  v_14503 <- eval (concat v_14493 v_14502)
  v_14504 <- eval (concat v_14489 v_14503)
  v_14505 <- eval (mux v_14482 (bv_nat 128 0) v_14504)
  setRegister (v_2781 : Xmm) v_14505
==========================================
vpslld_X86-SYNTAX (v_2796 : Mem) (v_2797 : Ymm) (v_2798 : Ymm)
  v_14507 <- evaluateAddress (v_2796 : Mem)
  v_14508 <- load v_14507 16
  v_14509 <- eval (extract v_14508 64 128)
  v_14510 <- eval (ugt v_14509 (bv_nat 64 31))
  v_14511 <- getRegister (v_2797 : Ymm)
  v_14512 <- eval (extract v_14511 0 32)
  v_14513 <- eval (extract v_14508 96 128)
  v_14514 <- eval (uvalueMInt v_14513)
  v_14515 <- eval (shl v_14512 v_14514)
  v_14516 <- eval (bitwidthMInt v_14512)
  v_14517 <- eval (extract v_14515 0 v_14516)
  v_14518 <- eval (extract v_14511 32 64)
  v_14519 <- eval (shl v_14518 v_14514)
  v_14520 <- eval (bitwidthMInt v_14518)
  v_14521 <- eval (extract v_14519 0 v_14520)
  v_14522 <- eval (extract v_14511 64 96)
  v_14523 <- eval (shl v_14522 v_14514)
  v_14524 <- eval (bitwidthMInt v_14522)
  v_14525 <- eval (extract v_14523 0 v_14524)
  v_14526 <- eval (extract v_14511 96 128)
  v_14527 <- eval (shl v_14526 v_14514)
  v_14528 <- eval (bitwidthMInt v_14526)
  v_14529 <- eval (extract v_14527 0 v_14528)
  v_14530 <- eval (extract v_14511 128 160)
  v_14531 <- eval (shl v_14530 v_14514)
  v_14532 <- eval (bitwidthMInt v_14530)
  v_14533 <- eval (extract v_14531 0 v_14532)
  v_14534 <- eval (extract v_14511 160 192)
  v_14535 <- eval (shl v_14534 v_14514)
  v_14536 <- eval (bitwidthMInt v_14534)
  v_14537 <- eval (extract v_14535 0 v_14536)
  v_14538 <- eval (extract v_14511 192 224)
  v_14539 <- eval (shl v_14538 v_14514)
  v_14540 <- eval (bitwidthMInt v_14538)
  v_14541 <- eval (extract v_14539 0 v_14540)
  v_14542 <- eval (extract v_14511 224 256)
  v_14543 <- eval (shl v_14542 v_14514)
  v_14544 <- eval (bitwidthMInt v_14542)
  v_14545 <- eval (extract v_14543 0 v_14544)
  v_14546 <- eval (concat v_14541 v_14545)
  v_14547 <- eval (concat v_14537 v_14546)
  v_14548 <- eval (concat v_14533 v_14547)
  v_14549 <- eval (concat v_14529 v_14548)
  v_14550 <- eval (concat v_14525 v_14549)
  v_14551 <- eval (concat v_14521 v_14550)
  v_14552 <- eval (concat v_14517 v_14551)
  v_14553 <- eval (mux v_14510 (bv_nat 256 0) v_14552)
  setRegister (v_2798 : Ymm) v_14553
==========================================
vpsllq_X86-SYNTAX (v_2825 : Mem) (v_2826 : Xmm) (v_2827 : Xmm)
  v_14555 <- evaluateAddress (v_2825 : Mem)
  v_14556 <- load v_14555 16
  v_14557 <- eval (extract v_14556 64 128)
  v_14558 <- eval (ugt v_14557 (bv_nat 64 63))
  v_14559 <- getRegister (v_2826 : Xmm)
  v_14560 <- eval (extract v_14559 0 64)
  v_14561 <- eval (uvalueMInt v_14557)
  v_14562 <- eval (shl v_14560 v_14561)
  v_14563 <- eval (bitwidthMInt v_14560)
  v_14564 <- eval (extract v_14562 0 v_14563)
  v_14565 <- eval (extract v_14559 64 128)
  v_14566 <- eval (shl v_14565 v_14561)
  v_14567 <- eval (bitwidthMInt v_14565)
  v_14568 <- eval (extract v_14566 0 v_14567)
  v_14569 <- eval (concat v_14564 v_14568)
  v_14570 <- eval (mux v_14558 (bv_nat 128 0) v_14569)
  setRegister (v_2827 : Xmm) v_14570
==========================================
vpsllq_X86-SYNTAX (v_2842 : Mem) (v_2843 : Ymm) (v_2844 : Ymm)
  v_14572 <- evaluateAddress (v_2842 : Mem)
  v_14573 <- load v_14572 16
  v_14574 <- eval (extract v_14573 64 128)
  v_14575 <- eval (ugt v_14574 (bv_nat 64 63))
  v_14576 <- getRegister (v_2843 : Ymm)
  v_14577 <- eval (extract v_14576 0 64)
  v_14578 <- eval (uvalueMInt v_14574)
  v_14579 <- eval (shl v_14577 v_14578)
  v_14580 <- eval (bitwidthMInt v_14577)
  v_14581 <- eval (extract v_14579 0 v_14580)
  v_14582 <- eval (extract v_14576 64 128)
  v_14583 <- eval (shl v_14582 v_14578)
  v_14584 <- eval (bitwidthMInt v_14582)
  v_14585 <- eval (extract v_14583 0 v_14584)
  v_14586 <- eval (extract v_14576 128 192)
  v_14587 <- eval (shl v_14586 v_14578)
  v_14588 <- eval (bitwidthMInt v_14586)
  v_14589 <- eval (extract v_14587 0 v_14588)
  v_14590 <- eval (extract v_14576 192 256)
  v_14591 <- eval (shl v_14590 v_14578)
  v_14592 <- eval (bitwidthMInt v_14590)
  v_14593 <- eval (extract v_14591 0 v_14592)
  v_14594 <- eval (concat v_14589 v_14593)
  v_14595 <- eval (concat v_14585 v_14594)
  v_14596 <- eval (concat v_14581 v_14595)
  v_14597 <- eval (mux v_14575 (bv_nat 256 0) v_14596)
  setRegister (v_2844 : Ymm) v_14597
==========================================
vpsllvd_X86-SYNTAX (v_2853 : Mem) (v_2854 : Xmm) (v_2855 : Xmm)
  v_14599 <- getRegister (v_2854 : Xmm)
  v_14600 <- eval (extract v_14599 0 32)
  v_14601 <- evaluateAddress (v_2853 : Mem)
  v_14602 <- load v_14601 16
  v_14603 <- eval (extract v_14602 0 32)
  v_14604 <- eval (uvalueMInt v_14603)
  v_14605 <- eval (shl v_14600 v_14604)
  v_14606 <- eval (bitwidthMInt v_14600)
  v_14607 <- eval (extract v_14605 0 v_14606)
  v_14608 <- eval (extract v_14599 32 64)
  v_14609 <- eval (extract v_14602 32 64)
  v_14610 <- eval (uvalueMInt v_14609)
  v_14611 <- eval (shl v_14608 v_14610)
  v_14612 <- eval (bitwidthMInt v_14608)
  v_14613 <- eval (extract v_14611 0 v_14612)
  v_14614 <- eval (extract v_14599 64 96)
  v_14615 <- eval (extract v_14602 64 96)
  v_14616 <- eval (uvalueMInt v_14615)
  v_14617 <- eval (shl v_14614 v_14616)
  v_14618 <- eval (bitwidthMInt v_14614)
  v_14619 <- eval (extract v_14617 0 v_14618)
  v_14620 <- eval (extract v_14599 96 128)
  v_14621 <- eval (extract v_14602 96 128)
  v_14622 <- eval (uvalueMInt v_14621)
  v_14623 <- eval (shl v_14620 v_14622)
  v_14624 <- eval (bitwidthMInt v_14620)
  v_14625 <- eval (extract v_14623 0 v_14624)
  v_14626 <- eval (concat v_14619 v_14625)
  v_14627 <- eval (concat v_14613 v_14626)
  v_14628 <- eval (concat v_14607 v_14627)
  setRegister (v_2855 : Xmm) v_14628
==========================================
vpsllvd_X86-SYNTAX (v_2864 : Mem) (v_2865 : Ymm) (v_2866 : Ymm)
  v_14630 <- getRegister (v_2865 : Ymm)
  v_14631 <- eval (extract v_14630 0 32)
  v_14632 <- evaluateAddress (v_2864 : Mem)
  v_14633 <- load v_14632 32
  v_14634 <- eval (extract v_14633 0 32)
  v_14635 <- eval (uvalueMInt v_14634)
  v_14636 <- eval (shl v_14631 v_14635)
  v_14637 <- eval (bitwidthMInt v_14631)
  v_14638 <- eval (extract v_14636 0 v_14637)
  v_14639 <- eval (extract v_14630 32 64)
  v_14640 <- eval (extract v_14633 32 64)
  v_14641 <- eval (uvalueMInt v_14640)
  v_14642 <- eval (shl v_14639 v_14641)
  v_14643 <- eval (bitwidthMInt v_14639)
  v_14644 <- eval (extract v_14642 0 v_14643)
  v_14645 <- eval (extract v_14630 64 96)
  v_14646 <- eval (extract v_14633 64 96)
  v_14647 <- eval (uvalueMInt v_14646)
  v_14648 <- eval (shl v_14645 v_14647)
  v_14649 <- eval (bitwidthMInt v_14645)
  v_14650 <- eval (extract v_14648 0 v_14649)
  v_14651 <- eval (extract v_14630 96 128)
  v_14652 <- eval (extract v_14633 96 128)
  v_14653 <- eval (uvalueMInt v_14652)
  v_14654 <- eval (shl v_14651 v_14653)
  v_14655 <- eval (bitwidthMInt v_14651)
  v_14656 <- eval (extract v_14654 0 v_14655)
  v_14657 <- eval (extract v_14630 128 160)
  v_14658 <- eval (extract v_14633 128 160)
  v_14659 <- eval (uvalueMInt v_14658)
  v_14660 <- eval (shl v_14657 v_14659)
  v_14661 <- eval (bitwidthMInt v_14657)
  v_14662 <- eval (extract v_14660 0 v_14661)
  v_14663 <- eval (extract v_14630 160 192)
  v_14664 <- eval (extract v_14633 160 192)
  v_14665 <- eval (uvalueMInt v_14664)
  v_14666 <- eval (shl v_14663 v_14665)
  v_14667 <- eval (bitwidthMInt v_14663)
  v_14668 <- eval (extract v_14666 0 v_14667)
  v_14669 <- eval (extract v_14630 192 224)
  v_14670 <- eval (extract v_14633 192 224)
  v_14671 <- eval (uvalueMInt v_14670)
  v_14672 <- eval (shl v_14669 v_14671)
  v_14673 <- eval (bitwidthMInt v_14669)
  v_14674 <- eval (extract v_14672 0 v_14673)
  v_14675 <- eval (extract v_14630 224 256)
  v_14676 <- eval (extract v_14633 224 256)
  v_14677 <- eval (uvalueMInt v_14676)
  v_14678 <- eval (shl v_14675 v_14677)
  v_14679 <- eval (bitwidthMInt v_14675)
  v_14680 <- eval (extract v_14678 0 v_14679)
  v_14681 <- eval (concat v_14674 v_14680)
  v_14682 <- eval (concat v_14668 v_14681)
  v_14683 <- eval (concat v_14662 v_14682)
  v_14684 <- eval (concat v_14656 v_14683)
  v_14685 <- eval (concat v_14650 v_14684)
  v_14686 <- eval (concat v_14644 v_14685)
  v_14687 <- eval (concat v_14638 v_14686)
  setRegister (v_2866 : Ymm) v_14687
==========================================
vpsllvq_X86-SYNTAX (v_2875 : Mem) (v_2876 : Xmm) (v_2877 : Xmm)
  v_14689 <- getRegister (v_2876 : Xmm)
  v_14690 <- eval (extract v_14689 0 64)
  v_14691 <- evaluateAddress (v_2875 : Mem)
  v_14692 <- load v_14691 16
  v_14693 <- eval (extract v_14692 0 64)
  v_14694 <- eval (uvalueMInt v_14693)
  v_14695 <- eval (shl v_14690 v_14694)
  v_14696 <- eval (bitwidthMInt v_14690)
  v_14697 <- eval (extract v_14695 0 v_14696)
  v_14698 <- eval (extract v_14689 64 128)
  v_14699 <- eval (extract v_14692 64 128)
  v_14700 <- eval (uvalueMInt v_14699)
  v_14701 <- eval (shl v_14698 v_14700)
  v_14702 <- eval (bitwidthMInt v_14698)
  v_14703 <- eval (extract v_14701 0 v_14702)
  v_14704 <- eval (concat v_14697 v_14703)
  setRegister (v_2877 : Xmm) v_14704
==========================================
vpsllvq_X86-SYNTAX (v_2886 : Mem) (v_2887 : Ymm) (v_2888 : Ymm)
  v_14706 <- getRegister (v_2887 : Ymm)
  v_14707 <- eval (extract v_14706 0 64)
  v_14708 <- evaluateAddress (v_2886 : Mem)
  v_14709 <- load v_14708 32
  v_14710 <- eval (extract v_14709 0 64)
  v_14711 <- eval (uvalueMInt v_14710)
  v_14712 <- eval (shl v_14707 v_14711)
  v_14713 <- eval (bitwidthMInt v_14707)
  v_14714 <- eval (extract v_14712 0 v_14713)
  v_14715 <- eval (extract v_14706 64 128)
  v_14716 <- eval (extract v_14709 64 128)
  v_14717 <- eval (uvalueMInt v_14716)
  v_14718 <- eval (shl v_14715 v_14717)
  v_14719 <- eval (bitwidthMInt v_14715)
  v_14720 <- eval (extract v_14718 0 v_14719)
  v_14721 <- eval (extract v_14706 128 192)
  v_14722 <- eval (extract v_14709 128 192)
  v_14723 <- eval (uvalueMInt v_14722)
  v_14724 <- eval (shl v_14721 v_14723)
  v_14725 <- eval (bitwidthMInt v_14721)
  v_14726 <- eval (extract v_14724 0 v_14725)
  v_14727 <- eval (extract v_14706 192 256)
  v_14728 <- eval (extract v_14709 192 256)
  v_14729 <- eval (uvalueMInt v_14728)
  v_14730 <- eval (shl v_14727 v_14729)
  v_14731 <- eval (bitwidthMInt v_14727)
  v_14732 <- eval (extract v_14730 0 v_14731)
  v_14733 <- eval (concat v_14726 v_14732)
  v_14734 <- eval (concat v_14720 v_14733)
  v_14735 <- eval (concat v_14714 v_14734)
  setRegister (v_2888 : Ymm) v_14735
==========================================
vpsllw_X86-SYNTAX (v_2903 : Mem) (v_2904 : Xmm) (v_2905 : Xmm)
  v_14737 <- evaluateAddress (v_2903 : Mem)
  v_14738 <- load v_14737 16
  v_14739 <- eval (extract v_14738 64 128)
  v_14740 <- eval (ugt v_14739 (bv_nat 64 15))
  v_14741 <- getRegister (v_2904 : Xmm)
  v_14742 <- eval (extract v_14741 0 16)
  v_14743 <- eval (extract v_14738 112 128)
  v_14744 <- eval (uvalueMInt v_14743)
  v_14745 <- eval (shl v_14742 v_14744)
  v_14746 <- eval (bitwidthMInt v_14742)
  v_14747 <- eval (extract v_14745 0 v_14746)
  v_14748 <- eval (extract v_14741 16 32)
  v_14749 <- eval (shl v_14748 v_14744)
  v_14750 <- eval (bitwidthMInt v_14748)
  v_14751 <- eval (extract v_14749 0 v_14750)
  v_14752 <- eval (extract v_14741 32 48)
  v_14753 <- eval (shl v_14752 v_14744)
  v_14754 <- eval (bitwidthMInt v_14752)
  v_14755 <- eval (extract v_14753 0 v_14754)
  v_14756 <- eval (extract v_14741 48 64)
  v_14757 <- eval (shl v_14756 v_14744)
  v_14758 <- eval (bitwidthMInt v_14756)
  v_14759 <- eval (extract v_14757 0 v_14758)
  v_14760 <- eval (extract v_14741 64 80)
  v_14761 <- eval (shl v_14760 v_14744)
  v_14762 <- eval (bitwidthMInt v_14760)
  v_14763 <- eval (extract v_14761 0 v_14762)
  v_14764 <- eval (extract v_14741 80 96)
  v_14765 <- eval (shl v_14764 v_14744)
  v_14766 <- eval (bitwidthMInt v_14764)
  v_14767 <- eval (extract v_14765 0 v_14766)
  v_14768 <- eval (extract v_14741 96 112)
  v_14769 <- eval (shl v_14768 v_14744)
  v_14770 <- eval (bitwidthMInt v_14768)
  v_14771 <- eval (extract v_14769 0 v_14770)
  v_14772 <- eval (extract v_14741 112 128)
  v_14773 <- eval (shl v_14772 v_14744)
  v_14774 <- eval (bitwidthMInt v_14772)
  v_14775 <- eval (extract v_14773 0 v_14774)
  v_14776 <- eval (concat v_14771 v_14775)
  v_14777 <- eval (concat v_14767 v_14776)
  v_14778 <- eval (concat v_14763 v_14777)
  v_14779 <- eval (concat v_14759 v_14778)
  v_14780 <- eval (concat v_14755 v_14779)
  v_14781 <- eval (concat v_14751 v_14780)
  v_14782 <- eval (concat v_14747 v_14781)
  v_14783 <- eval (mux v_14740 (bv_nat 128 0) v_14782)
  setRegister (v_2905 : Xmm) v_14783
==========================================
vpsllw_X86-SYNTAX (v_2920 : Mem) (v_2921 : Ymm) (v_2922 : Ymm)
  v_14785 <- evaluateAddress (v_2920 : Mem)
  v_14786 <- load v_14785 16
  v_14787 <- eval (extract v_14786 64 128)
  v_14788 <- eval (ugt v_14787 (bv_nat 64 15))
  v_14789 <- getRegister (v_2921 : Ymm)
  v_14790 <- eval (extract v_14789 0 16)
  v_14791 <- eval (extract v_14786 112 128)
  v_14792 <- eval (uvalueMInt v_14791)
  v_14793 <- eval (shl v_14790 v_14792)
  v_14794 <- eval (bitwidthMInt v_14790)
  v_14795 <- eval (extract v_14793 0 v_14794)
  v_14796 <- eval (extract v_14789 16 32)
  v_14797 <- eval (shl v_14796 v_14792)
  v_14798 <- eval (bitwidthMInt v_14796)
  v_14799 <- eval (extract v_14797 0 v_14798)
  v_14800 <- eval (extract v_14789 32 48)
  v_14801 <- eval (shl v_14800 v_14792)
  v_14802 <- eval (bitwidthMInt v_14800)
  v_14803 <- eval (extract v_14801 0 v_14802)
  v_14804 <- eval (extract v_14789 48 64)
  v_14805 <- eval (shl v_14804 v_14792)
  v_14806 <- eval (bitwidthMInt v_14804)
  v_14807 <- eval (extract v_14805 0 v_14806)
  v_14808 <- eval (extract v_14789 64 80)
  v_14809 <- eval (shl v_14808 v_14792)
  v_14810 <- eval (bitwidthMInt v_14808)
  v_14811 <- eval (extract v_14809 0 v_14810)
  v_14812 <- eval (extract v_14789 80 96)
  v_14813 <- eval (shl v_14812 v_14792)
  v_14814 <- eval (bitwidthMInt v_14812)
  v_14815 <- eval (extract v_14813 0 v_14814)
  v_14816 <- eval (extract v_14789 96 112)
  v_14817 <- eval (shl v_14816 v_14792)
  v_14818 <- eval (bitwidthMInt v_14816)
  v_14819 <- eval (extract v_14817 0 v_14818)
  v_14820 <- eval (extract v_14789 112 128)
  v_14821 <- eval (shl v_14820 v_14792)
  v_14822 <- eval (bitwidthMInt v_14820)
  v_14823 <- eval (extract v_14821 0 v_14822)
  v_14824 <- eval (extract v_14789 128 144)
  v_14825 <- eval (shl v_14824 v_14792)
  v_14826 <- eval (bitwidthMInt v_14824)
  v_14827 <- eval (extract v_14825 0 v_14826)
  v_14828 <- eval (extract v_14789 144 160)
  v_14829 <- eval (shl v_14828 v_14792)
  v_14830 <- eval (bitwidthMInt v_14828)
  v_14831 <- eval (extract v_14829 0 v_14830)
  v_14832 <- eval (extract v_14789 160 176)
  v_14833 <- eval (shl v_14832 v_14792)
  v_14834 <- eval (bitwidthMInt v_14832)
  v_14835 <- eval (extract v_14833 0 v_14834)
  v_14836 <- eval (extract v_14789 176 192)
  v_14837 <- eval (shl v_14836 v_14792)
  v_14838 <- eval (bitwidthMInt v_14836)
  v_14839 <- eval (extract v_14837 0 v_14838)
  v_14840 <- eval (extract v_14789 192 208)
  v_14841 <- eval (shl v_14840 v_14792)
  v_14842 <- eval (bitwidthMInt v_14840)
  v_14843 <- eval (extract v_14841 0 v_14842)
  v_14844 <- eval (extract v_14789 208 224)
  v_14845 <- eval (shl v_14844 v_14792)
  v_14846 <- eval (bitwidthMInt v_14844)
  v_14847 <- eval (extract v_14845 0 v_14846)
  v_14848 <- eval (extract v_14789 224 240)
  v_14849 <- eval (shl v_14848 v_14792)
  v_14850 <- eval (bitwidthMInt v_14848)
  v_14851 <- eval (extract v_14849 0 v_14850)
  v_14852 <- eval (extract v_14789 240 256)
  v_14853 <- eval (shl v_14852 v_14792)
  v_14854 <- eval (bitwidthMInt v_14852)
  v_14855 <- eval (extract v_14853 0 v_14854)
  v_14856 <- eval (concat v_14851 v_14855)
  v_14857 <- eval (concat v_14847 v_14856)
  v_14858 <- eval (concat v_14843 v_14857)
  v_14859 <- eval (concat v_14839 v_14858)
  v_14860 <- eval (concat v_14835 v_14859)
  v_14861 <- eval (concat v_14831 v_14860)
  v_14862 <- eval (concat v_14827 v_14861)
  v_14863 <- eval (concat v_14823 v_14862)
  v_14864 <- eval (concat v_14819 v_14863)
  v_14865 <- eval (concat v_14815 v_14864)
  v_14866 <- eval (concat v_14811 v_14865)
  v_14867 <- eval (concat v_14807 v_14866)
  v_14868 <- eval (concat v_14803 v_14867)
  v_14869 <- eval (concat v_14799 v_14868)
  v_14870 <- eval (concat v_14795 v_14869)
  v_14871 <- eval (mux v_14788 (bv_nat 256 0) v_14870)
  setRegister (v_2922 : Ymm) v_14871
==========================================
vpsrad_X86-SYNTAX (v_2937 : Mem) (v_2938 : Xmm) (v_2939 : Xmm)
  v_14873 <- getRegister (v_2938 : Xmm)
  v_14874 <- eval (extract v_14873 0 32)
  v_14875 <- eval (bitwidthMInt v_14874)
  v_14876 <- eval (svalueMInt v_14874)
  v_14877 <- eval (mi v_14875 v_14876)
  v_14878 <- evaluateAddress (v_2937 : Mem)
  v_14879 <- load v_14878 16
  v_14880 <- eval (extract v_14879 64 128)
  v_14881 <- eval (ugt v_14880 (bv_nat 64 31))
  v_14882 <- eval (extract v_14879 96 128)
  v_14883 <- eval (mux v_14881 (bv_nat 32 32) v_14882)
  v_14884 <- eval (uvalueMInt v_14883)
  v_14885 <- eval (ashr v_14877 v_14884)
  v_14886 <- eval (extract v_14873 32 64)
  v_14887 <- eval (bitwidthMInt v_14886)
  v_14888 <- eval (svalueMInt v_14886)
  v_14889 <- eval (mi v_14887 v_14888)
  v_14890 <- eval (ashr v_14889 v_14884)
  v_14891 <- eval (extract v_14873 64 96)
  v_14892 <- eval (bitwidthMInt v_14891)
  v_14893 <- eval (svalueMInt v_14891)
  v_14894 <- eval (mi v_14892 v_14893)
  v_14895 <- eval (ashr v_14894 v_14884)
  v_14896 <- eval (extract v_14873 96 128)
  v_14897 <- eval (bitwidthMInt v_14896)
  v_14898 <- eval (svalueMInt v_14896)
  v_14899 <- eval (mi v_14897 v_14898)
  v_14900 <- eval (ashr v_14899 v_14884)
  v_14901 <- eval (concat v_14895 v_14900)
  v_14902 <- eval (concat v_14890 v_14901)
  v_14903 <- eval (concat v_14885 v_14902)
  setRegister (v_2939 : Xmm) v_14903
==========================================
vpsrad_X86-SYNTAX (v_2954 : Mem) (v_2955 : Ymm) (v_2956 : Ymm)
  v_14905 <- getRegister (v_2955 : Ymm)
  v_14906 <- eval (extract v_14905 0 32)
  v_14907 <- eval (bitwidthMInt v_14906)
  v_14908 <- eval (svalueMInt v_14906)
  v_14909 <- eval (mi v_14907 v_14908)
  v_14910 <- evaluateAddress (v_2954 : Mem)
  v_14911 <- load v_14910 16
  v_14912 <- eval (extract v_14911 64 128)
  v_14913 <- eval (ugt v_14912 (bv_nat 64 31))
  v_14914 <- eval (extract v_14911 96 128)
  v_14915 <- eval (mux v_14913 (bv_nat 32 32) v_14914)
  v_14916 <- eval (uvalueMInt v_14915)
  v_14917 <- eval (ashr v_14909 v_14916)
  v_14918 <- eval (extract v_14905 32 64)
  v_14919 <- eval (bitwidthMInt v_14918)
  v_14920 <- eval (svalueMInt v_14918)
  v_14921 <- eval (mi v_14919 v_14920)
  v_14922 <- eval (ashr v_14921 v_14916)
  v_14923 <- eval (extract v_14905 64 96)
  v_14924 <- eval (bitwidthMInt v_14923)
  v_14925 <- eval (svalueMInt v_14923)
  v_14926 <- eval (mi v_14924 v_14925)
  v_14927 <- eval (ashr v_14926 v_14916)
  v_14928 <- eval (extract v_14905 96 128)
  v_14929 <- eval (bitwidthMInt v_14928)
  v_14930 <- eval (svalueMInt v_14928)
  v_14931 <- eval (mi v_14929 v_14930)
  v_14932 <- eval (ashr v_14931 v_14916)
  v_14933 <- eval (extract v_14905 128 160)
  v_14934 <- eval (bitwidthMInt v_14933)
  v_14935 <- eval (svalueMInt v_14933)
  v_14936 <- eval (mi v_14934 v_14935)
  v_14937 <- eval (ashr v_14936 v_14916)
  v_14938 <- eval (extract v_14905 160 192)
  v_14939 <- eval (bitwidthMInt v_14938)
  v_14940 <- eval (svalueMInt v_14938)
  v_14941 <- eval (mi v_14939 v_14940)
  v_14942 <- eval (ashr v_14941 v_14916)
  v_14943 <- eval (extract v_14905 192 224)
  v_14944 <- eval (bitwidthMInt v_14943)
  v_14945 <- eval (svalueMInt v_14943)
  v_14946 <- eval (mi v_14944 v_14945)
  v_14947 <- eval (ashr v_14946 v_14916)
  v_14948 <- eval (extract v_14905 224 256)
  v_14949 <- eval (bitwidthMInt v_14948)
  v_14950 <- eval (svalueMInt v_14948)
  v_14951 <- eval (mi v_14949 v_14950)
  v_14952 <- eval (ashr v_14951 v_14916)
  v_14953 <- eval (concat v_14947 v_14952)
  v_14954 <- eval (concat v_14942 v_14953)
  v_14955 <- eval (concat v_14937 v_14954)
  v_14956 <- eval (concat v_14932 v_14955)
  v_14957 <- eval (concat v_14927 v_14956)
  v_14958 <- eval (concat v_14922 v_14957)
  v_14959 <- eval (concat v_14917 v_14958)
  setRegister (v_2956 : Ymm) v_14959
==========================================
vpsravd_X86-SYNTAX (v_2965 : Mem) (v_2966 : Xmm) (v_2967 : Xmm)
  v_14961 <- getRegister (v_2966 : Xmm)
  v_14962 <- eval (extract v_14961 0 32)
  v_14963 <- eval (bitwidthMInt v_14962)
  v_14964 <- eval (svalueMInt v_14962)
  v_14965 <- eval (mi v_14963 v_14964)
  v_14966 <- evaluateAddress (v_2965 : Mem)
  v_14967 <- load v_14966 16
  v_14968 <- eval (extract v_14967 0 32)
  v_14969 <- eval (uvalueMInt v_14968)
  v_14970 <- eval (ashr v_14965 v_14969)
  v_14971 <- eval (extract v_14961 32 64)
  v_14972 <- eval (bitwidthMInt v_14971)
  v_14973 <- eval (svalueMInt v_14971)
  v_14974 <- eval (mi v_14972 v_14973)
  v_14975 <- eval (extract v_14967 32 64)
  v_14976 <- eval (uvalueMInt v_14975)
  v_14977 <- eval (ashr v_14974 v_14976)
  v_14978 <- eval (extract v_14961 64 96)
  v_14979 <- eval (bitwidthMInt v_14978)
  v_14980 <- eval (svalueMInt v_14978)
  v_14981 <- eval (mi v_14979 v_14980)
  v_14982 <- eval (extract v_14967 64 96)
  v_14983 <- eval (uvalueMInt v_14982)
  v_14984 <- eval (ashr v_14981 v_14983)
  v_14985 <- eval (extract v_14961 96 128)
  v_14986 <- eval (bitwidthMInt v_14985)
  v_14987 <- eval (svalueMInt v_14985)
  v_14988 <- eval (mi v_14986 v_14987)
  v_14989 <- eval (extract v_14967 96 128)
  v_14990 <- eval (uvalueMInt v_14989)
  v_14991 <- eval (ashr v_14988 v_14990)
  v_14992 <- eval (concat v_14984 v_14991)
  v_14993 <- eval (concat v_14977 v_14992)
  v_14994 <- eval (concat v_14970 v_14993)
  setRegister (v_2967 : Xmm) v_14994
==========================================
vpsravd_X86-SYNTAX (v_2976 : Mem) (v_2977 : Ymm) (v_2978 : Ymm)
  v_14996 <- getRegister (v_2977 : Ymm)
  v_14997 <- eval (extract v_14996 0 32)
  v_14998 <- eval (bitwidthMInt v_14997)
  v_14999 <- eval (svalueMInt v_14997)
  v_15000 <- eval (mi v_14998 v_14999)
  v_15001 <- evaluateAddress (v_2976 : Mem)
  v_15002 <- load v_15001 32
  v_15003 <- eval (extract v_15002 0 32)
  v_15004 <- eval (uvalueMInt v_15003)
  v_15005 <- eval (ashr v_15000 v_15004)
  v_15006 <- eval (extract v_14996 32 64)
  v_15007 <- eval (bitwidthMInt v_15006)
  v_15008 <- eval (svalueMInt v_15006)
  v_15009 <- eval (mi v_15007 v_15008)
  v_15010 <- eval (extract v_15002 32 64)
  v_15011 <- eval (uvalueMInt v_15010)
  v_15012 <- eval (ashr v_15009 v_15011)
  v_15013 <- eval (extract v_14996 64 96)
  v_15014 <- eval (bitwidthMInt v_15013)
  v_15015 <- eval (svalueMInt v_15013)
  v_15016 <- eval (mi v_15014 v_15015)
  v_15017 <- eval (extract v_15002 64 96)
  v_15018 <- eval (uvalueMInt v_15017)
  v_15019 <- eval (ashr v_15016 v_15018)
  v_15020 <- eval (extract v_14996 96 128)
  v_15021 <- eval (bitwidthMInt v_15020)
  v_15022 <- eval (svalueMInt v_15020)
  v_15023 <- eval (mi v_15021 v_15022)
  v_15024 <- eval (extract v_15002 96 128)
  v_15025 <- eval (uvalueMInt v_15024)
  v_15026 <- eval (ashr v_15023 v_15025)
  v_15027 <- eval (extract v_14996 128 160)
  v_15028 <- eval (bitwidthMInt v_15027)
  v_15029 <- eval (svalueMInt v_15027)
  v_15030 <- eval (mi v_15028 v_15029)
  v_15031 <- eval (extract v_15002 128 160)
  v_15032 <- eval (uvalueMInt v_15031)
  v_15033 <- eval (ashr v_15030 v_15032)
  v_15034 <- eval (extract v_14996 160 192)
  v_15035 <- eval (bitwidthMInt v_15034)
  v_15036 <- eval (svalueMInt v_15034)
  v_15037 <- eval (mi v_15035 v_15036)
  v_15038 <- eval (extract v_15002 160 192)
  v_15039 <- eval (uvalueMInt v_15038)
  v_15040 <- eval (ashr v_15037 v_15039)
  v_15041 <- eval (extract v_14996 192 224)
  v_15042 <- eval (bitwidthMInt v_15041)
  v_15043 <- eval (svalueMInt v_15041)
  v_15044 <- eval (mi v_15042 v_15043)
  v_15045 <- eval (extract v_15002 192 224)
  v_15046 <- eval (uvalueMInt v_15045)
  v_15047 <- eval (ashr v_15044 v_15046)
  v_15048 <- eval (extract v_14996 224 256)
  v_15049 <- eval (bitwidthMInt v_15048)
  v_15050 <- eval (svalueMInt v_15048)
  v_15051 <- eval (mi v_15049 v_15050)
  v_15052 <- eval (extract v_15002 224 256)
  v_15053 <- eval (uvalueMInt v_15052)
  v_15054 <- eval (ashr v_15051 v_15053)
  v_15055 <- eval (concat v_15047 v_15054)
  v_15056 <- eval (concat v_15040 v_15055)
  v_15057 <- eval (concat v_15033 v_15056)
  v_15058 <- eval (concat v_15026 v_15057)
  v_15059 <- eval (concat v_15019 v_15058)
  v_15060 <- eval (concat v_15012 v_15059)
  v_15061 <- eval (concat v_15005 v_15060)
  setRegister (v_2978 : Ymm) v_15061
==========================================
vpsraw_X86-SYNTAX (v_2993 : Mem) (v_2994 : Xmm) (v_2995 : Xmm)
  v_15063 <- getRegister (v_2994 : Xmm)
  v_15064 <- eval (extract v_15063 0 16)
  v_15065 <- eval (bitwidthMInt v_15064)
  v_15066 <- eval (svalueMInt v_15064)
  v_15067 <- eval (mi v_15065 v_15066)
  v_15068 <- evaluateAddress (v_2993 : Mem)
  v_15069 <- load v_15068 16
  v_15070 <- eval (extract v_15069 64 128)
  v_15071 <- eval (ugt v_15070 (bv_nat 64 15))
  v_15072 <- eval (extract v_15069 112 128)
  v_15073 <- eval (mux v_15071 (bv_nat 16 16) v_15072)
  v_15074 <- eval (uvalueMInt v_15073)
  v_15075 <- eval (ashr v_15067 v_15074)
  v_15076 <- eval (extract v_15063 16 32)
  v_15077 <- eval (bitwidthMInt v_15076)
  v_15078 <- eval (svalueMInt v_15076)
  v_15079 <- eval (mi v_15077 v_15078)
  v_15080 <- eval (ashr v_15079 v_15074)
  v_15081 <- eval (extract v_15063 32 48)
  v_15082 <- eval (bitwidthMInt v_15081)
  v_15083 <- eval (svalueMInt v_15081)
  v_15084 <- eval (mi v_15082 v_15083)
  v_15085 <- eval (ashr v_15084 v_15074)
  v_15086 <- eval (extract v_15063 48 64)
  v_15087 <- eval (bitwidthMInt v_15086)
  v_15088 <- eval (svalueMInt v_15086)
  v_15089 <- eval (mi v_15087 v_15088)
  v_15090 <- eval (ashr v_15089 v_15074)
  v_15091 <- eval (extract v_15063 64 80)
  v_15092 <- eval (bitwidthMInt v_15091)
  v_15093 <- eval (svalueMInt v_15091)
  v_15094 <- eval (mi v_15092 v_15093)
  v_15095 <- eval (ashr v_15094 v_15074)
  v_15096 <- eval (extract v_15063 80 96)
  v_15097 <- eval (bitwidthMInt v_15096)
  v_15098 <- eval (svalueMInt v_15096)
  v_15099 <- eval (mi v_15097 v_15098)
  v_15100 <- eval (ashr v_15099 v_15074)
  v_15101 <- eval (extract v_15063 96 112)
  v_15102 <- eval (bitwidthMInt v_15101)
  v_15103 <- eval (svalueMInt v_15101)
  v_15104 <- eval (mi v_15102 v_15103)
  v_15105 <- eval (ashr v_15104 v_15074)
  v_15106 <- eval (extract v_15063 112 128)
  v_15107 <- eval (bitwidthMInt v_15106)
  v_15108 <- eval (svalueMInt v_15106)
  v_15109 <- eval (mi v_15107 v_15108)
  v_15110 <- eval (ashr v_15109 v_15074)
  v_15111 <- eval (concat v_15105 v_15110)
  v_15112 <- eval (concat v_15100 v_15111)
  v_15113 <- eval (concat v_15095 v_15112)
  v_15114 <- eval (concat v_15090 v_15113)
  v_15115 <- eval (concat v_15085 v_15114)
  v_15116 <- eval (concat v_15080 v_15115)
  v_15117 <- eval (concat v_15075 v_15116)
  setRegister (v_2995 : Xmm) v_15117
==========================================
vpsraw_X86-SYNTAX (v_3010 : Mem) (v_3011 : Ymm) (v_3012 : Ymm)
  v_15119 <- getRegister (v_3011 : Ymm)
  v_15120 <- eval (extract v_15119 0 16)
  v_15121 <- eval (bitwidthMInt v_15120)
  v_15122 <- eval (svalueMInt v_15120)
  v_15123 <- eval (mi v_15121 v_15122)
  v_15124 <- evaluateAddress (v_3010 : Mem)
  v_15125 <- load v_15124 16
  v_15126 <- eval (extract v_15125 64 128)
  v_15127 <- eval (ugt v_15126 (bv_nat 64 15))
  v_15128 <- eval (extract v_15125 112 128)
  v_15129 <- eval (mux v_15127 (bv_nat 16 16) v_15128)
  v_15130 <- eval (uvalueMInt v_15129)
  v_15131 <- eval (ashr v_15123 v_15130)
  v_15132 <- eval (extract v_15119 16 32)
  v_15133 <- eval (bitwidthMInt v_15132)
  v_15134 <- eval (svalueMInt v_15132)
  v_15135 <- eval (mi v_15133 v_15134)
  v_15136 <- eval (ashr v_15135 v_15130)
  v_15137 <- eval (extract v_15119 32 48)
  v_15138 <- eval (bitwidthMInt v_15137)
  v_15139 <- eval (svalueMInt v_15137)
  v_15140 <- eval (mi v_15138 v_15139)
  v_15141 <- eval (ashr v_15140 v_15130)
  v_15142 <- eval (extract v_15119 48 64)
  v_15143 <- eval (bitwidthMInt v_15142)
  v_15144 <- eval (svalueMInt v_15142)
  v_15145 <- eval (mi v_15143 v_15144)
  v_15146 <- eval (ashr v_15145 v_15130)
  v_15147 <- eval (extract v_15119 64 80)
  v_15148 <- eval (bitwidthMInt v_15147)
  v_15149 <- eval (svalueMInt v_15147)
  v_15150 <- eval (mi v_15148 v_15149)
  v_15151 <- eval (ashr v_15150 v_15130)
  v_15152 <- eval (extract v_15119 80 96)
  v_15153 <- eval (bitwidthMInt v_15152)
  v_15154 <- eval (svalueMInt v_15152)
  v_15155 <- eval (mi v_15153 v_15154)
  v_15156 <- eval (ashr v_15155 v_15130)
  v_15157 <- eval (extract v_15119 96 112)
  v_15158 <- eval (bitwidthMInt v_15157)
  v_15159 <- eval (svalueMInt v_15157)
  v_15160 <- eval (mi v_15158 v_15159)
  v_15161 <- eval (ashr v_15160 v_15130)
  v_15162 <- eval (extract v_15119 112 128)
  v_15163 <- eval (bitwidthMInt v_15162)
  v_15164 <- eval (svalueMInt v_15162)
  v_15165 <- eval (mi v_15163 v_15164)
  v_15166 <- eval (ashr v_15165 v_15130)
  v_15167 <- eval (extract v_15119 128 144)
  v_15168 <- eval (bitwidthMInt v_15167)
  v_15169 <- eval (svalueMInt v_15167)
  v_15170 <- eval (mi v_15168 v_15169)
  v_15171 <- eval (ashr v_15170 v_15130)
  v_15172 <- eval (extract v_15119 144 160)
  v_15173 <- eval (bitwidthMInt v_15172)
  v_15174 <- eval (svalueMInt v_15172)
  v_15175 <- eval (mi v_15173 v_15174)
  v_15176 <- eval (ashr v_15175 v_15130)
  v_15177 <- eval (extract v_15119 160 176)
  v_15178 <- eval (bitwidthMInt v_15177)
  v_15179 <- eval (svalueMInt v_15177)
  v_15180 <- eval (mi v_15178 v_15179)
  v_15181 <- eval (ashr v_15180 v_15130)
  v_15182 <- eval (extract v_15119 176 192)
  v_15183 <- eval (bitwidthMInt v_15182)
  v_15184 <- eval (svalueMInt v_15182)
  v_15185 <- eval (mi v_15183 v_15184)
  v_15186 <- eval (ashr v_15185 v_15130)
  v_15187 <- eval (extract v_15119 192 208)
  v_15188 <- eval (bitwidthMInt v_15187)
  v_15189 <- eval (svalueMInt v_15187)
  v_15190 <- eval (mi v_15188 v_15189)
  v_15191 <- eval (ashr v_15190 v_15130)
  v_15192 <- eval (extract v_15119 208 224)
  v_15193 <- eval (bitwidthMInt v_15192)
  v_15194 <- eval (svalueMInt v_15192)
  v_15195 <- eval (mi v_15193 v_15194)
  v_15196 <- eval (ashr v_15195 v_15130)
  v_15197 <- eval (extract v_15119 224 240)
  v_15198 <- eval (bitwidthMInt v_15197)
  v_15199 <- eval (svalueMInt v_15197)
  v_15200 <- eval (mi v_15198 v_15199)
  v_15201 <- eval (ashr v_15200 v_15130)
  v_15202 <- eval (extract v_15119 240 256)
  v_15203 <- eval (bitwidthMInt v_15202)
  v_15204 <- eval (svalueMInt v_15202)
  v_15205 <- eval (mi v_15203 v_15204)
  v_15206 <- eval (ashr v_15205 v_15130)
  v_15207 <- eval (concat v_15201 v_15206)
  v_15208 <- eval (concat v_15196 v_15207)
  v_15209 <- eval (concat v_15191 v_15208)
  v_15210 <- eval (concat v_15186 v_15209)
  v_15211 <- eval (concat v_15181 v_15210)
  v_15212 <- eval (concat v_15176 v_15211)
  v_15213 <- eval (concat v_15171 v_15212)
  v_15214 <- eval (concat v_15166 v_15213)
  v_15215 <- eval (concat v_15161 v_15214)
  v_15216 <- eval (concat v_15156 v_15215)
  v_15217 <- eval (concat v_15151 v_15216)
  v_15218 <- eval (concat v_15146 v_15217)
  v_15219 <- eval (concat v_15141 v_15218)
  v_15220 <- eval (concat v_15136 v_15219)
  v_15221 <- eval (concat v_15131 v_15220)
  setRegister (v_3012 : Ymm) v_15221
==========================================
vpsrld_X86-SYNTAX (v_3027 : Mem) (v_3028 : Xmm) (v_3029 : Xmm)
  v_15223 <- evaluateAddress (v_3027 : Mem)
  v_15224 <- load v_15223 16
  v_15225 <- eval (extract v_15224 64 128)
  v_15226 <- eval (ugt v_15225 (bv_nat 64 31))
  v_15227 <- getRegister (v_3028 : Xmm)
  v_15228 <- eval (extract v_15227 0 32)
  v_15229 <- eval (extract v_15224 96 128)
  v_15230 <- eval (uvalueMInt v_15229)
  v_15231 <- eval (lshr v_15228 v_15230)
  v_15232 <- eval (extract v_15227 32 64)
  v_15233 <- eval (lshr v_15232 v_15230)
  v_15234 <- eval (extract v_15227 64 96)
  v_15235 <- eval (lshr v_15234 v_15230)
  v_15236 <- eval (extract v_15227 96 128)
  v_15237 <- eval (lshr v_15236 v_15230)
  v_15238 <- eval (concat v_15235 v_15237)
  v_15239 <- eval (concat v_15233 v_15238)
  v_15240 <- eval (concat v_15231 v_15239)
  v_15241 <- eval (mux v_15226 (bv_nat 128 0) v_15240)
  setRegister (v_3029 : Xmm) v_15241
==========================================
vpsrld_X86-SYNTAX (v_3044 : Mem) (v_3045 : Ymm) (v_3046 : Ymm)
  v_15243 <- evaluateAddress (v_3044 : Mem)
  v_15244 <- load v_15243 16
  v_15245 <- eval (extract v_15244 64 128)
  v_15246 <- eval (ugt v_15245 (bv_nat 64 31))
  v_15247 <- getRegister (v_3045 : Ymm)
  v_15248 <- eval (extract v_15247 0 32)
  v_15249 <- eval (extract v_15244 96 128)
  v_15250 <- eval (uvalueMInt v_15249)
  v_15251 <- eval (lshr v_15248 v_15250)
  v_15252 <- eval (extract v_15247 32 64)
  v_15253 <- eval (lshr v_15252 v_15250)
  v_15254 <- eval (extract v_15247 64 96)
  v_15255 <- eval (lshr v_15254 v_15250)
  v_15256 <- eval (extract v_15247 96 128)
  v_15257 <- eval (lshr v_15256 v_15250)
  v_15258 <- eval (extract v_15247 128 160)
  v_15259 <- eval (lshr v_15258 v_15250)
  v_15260 <- eval (extract v_15247 160 192)
  v_15261 <- eval (lshr v_15260 v_15250)
  v_15262 <- eval (extract v_15247 192 224)
  v_15263 <- eval (lshr v_15262 v_15250)
  v_15264 <- eval (extract v_15247 224 256)
  v_15265 <- eval (lshr v_15264 v_15250)
  v_15266 <- eval (concat v_15263 v_15265)
  v_15267 <- eval (concat v_15261 v_15266)
  v_15268 <- eval (concat v_15259 v_15267)
  v_15269 <- eval (concat v_15257 v_15268)
  v_15270 <- eval (concat v_15255 v_15269)
  v_15271 <- eval (concat v_15253 v_15270)
  v_15272 <- eval (concat v_15251 v_15271)
  v_15273 <- eval (mux v_15246 (bv_nat 256 0) v_15272)
  setRegister (v_3046 : Ymm) v_15273
==========================================
vpsrlq_X86-SYNTAX (v_3073 : Mem) (v_3074 : Xmm) (v_3075 : Xmm)
  v_15275 <- evaluateAddress (v_3073 : Mem)
  v_15276 <- load v_15275 16
  v_15277 <- eval (extract v_15276 64 128)
  v_15278 <- eval (ugt v_15277 (bv_nat 64 63))
  v_15279 <- getRegister (v_3074 : Xmm)
  v_15280 <- eval (extract v_15279 0 64)
  v_15281 <- eval (uvalueMInt v_15277)
  v_15282 <- eval (lshr v_15280 v_15281)
  v_15283 <- eval (extract v_15279 64 128)
  v_15284 <- eval (lshr v_15283 v_15281)
  v_15285 <- eval (concat v_15282 v_15284)
  v_15286 <- eval (mux v_15278 (bv_nat 128 0) v_15285)
  setRegister (v_3075 : Xmm) v_15286
==========================================
vpsrlq_X86-SYNTAX (v_3090 : Mem) (v_3091 : Ymm) (v_3092 : Ymm)
  v_15288 <- evaluateAddress (v_3090 : Mem)
  v_15289 <- load v_15288 16
  v_15290 <- eval (extract v_15289 64 128)
  v_15291 <- eval (ugt v_15290 (bv_nat 64 63))
  v_15292 <- getRegister (v_3091 : Ymm)
  v_15293 <- eval (extract v_15292 0 64)
  v_15294 <- eval (uvalueMInt v_15290)
  v_15295 <- eval (lshr v_15293 v_15294)
  v_15296 <- eval (extract v_15292 64 128)
  v_15297 <- eval (lshr v_15296 v_15294)
  v_15298 <- eval (extract v_15292 128 192)
  v_15299 <- eval (lshr v_15298 v_15294)
  v_15300 <- eval (extract v_15292 192 256)
  v_15301 <- eval (lshr v_15300 v_15294)
  v_15302 <- eval (concat v_15299 v_15301)
  v_15303 <- eval (concat v_15297 v_15302)
  v_15304 <- eval (concat v_15295 v_15303)
  v_15305 <- eval (mux v_15291 (bv_nat 256 0) v_15304)
  setRegister (v_3092 : Ymm) v_15305
==========================================
vpsrlvd_X86-SYNTAX (v_3101 : Mem) (v_3102 : Xmm) (v_3103 : Xmm)
  v_15307 <- getRegister (v_3102 : Xmm)
  v_15308 <- eval (extract v_15307 0 32)
  v_15309 <- evaluateAddress (v_3101 : Mem)
  v_15310 <- load v_15309 16
  v_15311 <- eval (extract v_15310 0 32)
  v_15312 <- eval (uvalueMInt v_15311)
  v_15313 <- eval (lshr v_15308 v_15312)
  v_15314 <- eval (extract v_15307 32 64)
  v_15315 <- eval (extract v_15310 32 64)
  v_15316 <- eval (uvalueMInt v_15315)
  v_15317 <- eval (lshr v_15314 v_15316)
  v_15318 <- eval (extract v_15307 64 96)
  v_15319 <- eval (extract v_15310 64 96)
  v_15320 <- eval (uvalueMInt v_15319)
  v_15321 <- eval (lshr v_15318 v_15320)
  v_15322 <- eval (extract v_15307 96 128)
  v_15323 <- eval (extract v_15310 96 128)
  v_15324 <- eval (uvalueMInt v_15323)
  v_15325 <- eval (lshr v_15322 v_15324)
  v_15326 <- eval (concat v_15321 v_15325)
  v_15327 <- eval (concat v_15317 v_15326)
  v_15328 <- eval (concat v_15313 v_15327)
  setRegister (v_3103 : Xmm) v_15328
==========================================
vpsrlvd_X86-SYNTAX (v_3112 : Mem) (v_3113 : Ymm) (v_3114 : Ymm)
  v_15330 <- getRegister (v_3113 : Ymm)
  v_15331 <- eval (extract v_15330 0 32)
  v_15332 <- evaluateAddress (v_3112 : Mem)
  v_15333 <- load v_15332 32
  v_15334 <- eval (extract v_15333 0 32)
  v_15335 <- eval (uvalueMInt v_15334)
  v_15336 <- eval (lshr v_15331 v_15335)
  v_15337 <- eval (extract v_15330 32 64)
  v_15338 <- eval (extract v_15333 32 64)
  v_15339 <- eval (uvalueMInt v_15338)
  v_15340 <- eval (lshr v_15337 v_15339)
  v_15341 <- eval (extract v_15330 64 96)
  v_15342 <- eval (extract v_15333 64 96)
  v_15343 <- eval (uvalueMInt v_15342)
  v_15344 <- eval (lshr v_15341 v_15343)
  v_15345 <- eval (extract v_15330 96 128)
  v_15346 <- eval (extract v_15333 96 128)
  v_15347 <- eval (uvalueMInt v_15346)
  v_15348 <- eval (lshr v_15345 v_15347)
  v_15349 <- eval (extract v_15330 128 160)
  v_15350 <- eval (extract v_15333 128 160)
  v_15351 <- eval (uvalueMInt v_15350)
  v_15352 <- eval (lshr v_15349 v_15351)
  v_15353 <- eval (extract v_15330 160 192)
  v_15354 <- eval (extract v_15333 160 192)
  v_15355 <- eval (uvalueMInt v_15354)
  v_15356 <- eval (lshr v_15353 v_15355)
  v_15357 <- eval (extract v_15330 192 224)
  v_15358 <- eval (extract v_15333 192 224)
  v_15359 <- eval (uvalueMInt v_15358)
  v_15360 <- eval (lshr v_15357 v_15359)
  v_15361 <- eval (extract v_15330 224 256)
  v_15362 <- eval (extract v_15333 224 256)
  v_15363 <- eval (uvalueMInt v_15362)
  v_15364 <- eval (lshr v_15361 v_15363)
  v_15365 <- eval (concat v_15360 v_15364)
  v_15366 <- eval (concat v_15356 v_15365)
  v_15367 <- eval (concat v_15352 v_15366)
  v_15368 <- eval (concat v_15348 v_15367)
  v_15369 <- eval (concat v_15344 v_15368)
  v_15370 <- eval (concat v_15340 v_15369)
  v_15371 <- eval (concat v_15336 v_15370)
  setRegister (v_3114 : Ymm) v_15371
==========================================
vpsrlvq_X86-SYNTAX (v_3123 : Mem) (v_3124 : Xmm) (v_3125 : Xmm)
  v_15373 <- getRegister (v_3124 : Xmm)
  v_15374 <- eval (extract v_15373 0 64)
  v_15375 <- evaluateAddress (v_3123 : Mem)
  v_15376 <- load v_15375 16
  v_15377 <- eval (extract v_15376 0 64)
  v_15378 <- eval (uvalueMInt v_15377)
  v_15379 <- eval (lshr v_15374 v_15378)
  v_15380 <- eval (extract v_15373 64 128)
  v_15381 <- eval (extract v_15376 64 128)
  v_15382 <- eval (uvalueMInt v_15381)
  v_15383 <- eval (lshr v_15380 v_15382)
  v_15384 <- eval (concat v_15379 v_15383)
  setRegister (v_3125 : Xmm) v_15384
==========================================
vpsrlvq_X86-SYNTAX (v_3134 : Mem) (v_3135 : Ymm) (v_3136 : Ymm)
  v_15386 <- getRegister (v_3135 : Ymm)
  v_15387 <- eval (extract v_15386 0 64)
  v_15388 <- evaluateAddress (v_3134 : Mem)
  v_15389 <- load v_15388 32
  v_15390 <- eval (extract v_15389 0 64)
  v_15391 <- eval (uvalueMInt v_15390)
  v_15392 <- eval (lshr v_15387 v_15391)
  v_15393 <- eval (extract v_15386 64 128)
  v_15394 <- eval (extract v_15389 64 128)
  v_15395 <- eval (uvalueMInt v_15394)
  v_15396 <- eval (lshr v_15393 v_15395)
  v_15397 <- eval (extract v_15386 128 192)
  v_15398 <- eval (extract v_15389 128 192)
  v_15399 <- eval (uvalueMInt v_15398)
  v_15400 <- eval (lshr v_15397 v_15399)
  v_15401 <- eval (extract v_15386 192 256)
  v_15402 <- eval (extract v_15389 192 256)
  v_15403 <- eval (uvalueMInt v_15402)
  v_15404 <- eval (lshr v_15401 v_15403)
  v_15405 <- eval (concat v_15400 v_15404)
  v_15406 <- eval (concat v_15396 v_15405)
  v_15407 <- eval (concat v_15392 v_15406)
  setRegister (v_3136 : Ymm) v_15407
==========================================
vpsrlw_X86-SYNTAX (v_3151 : Mem) (v_3152 : Xmm) (v_3153 : Xmm)
  v_15409 <- evaluateAddress (v_3151 : Mem)
  v_15410 <- load v_15409 16
  v_15411 <- eval (extract v_15410 64 128)
  v_15412 <- eval (ugt v_15411 (bv_nat 64 15))
  v_15413 <- getRegister (v_3152 : Xmm)
  v_15414 <- eval (extract v_15413 0 16)
  v_15415 <- eval (extract v_15410 112 128)
  v_15416 <- eval (uvalueMInt v_15415)
  v_15417 <- eval (lshr v_15414 v_15416)
  v_15418 <- eval (extract v_15413 16 32)
  v_15419 <- eval (lshr v_15418 v_15416)
  v_15420 <- eval (extract v_15413 32 48)
  v_15421 <- eval (lshr v_15420 v_15416)
  v_15422 <- eval (extract v_15413 48 64)
  v_15423 <- eval (lshr v_15422 v_15416)
  v_15424 <- eval (extract v_15413 64 80)
  v_15425 <- eval (lshr v_15424 v_15416)
  v_15426 <- eval (extract v_15413 80 96)
  v_15427 <- eval (lshr v_15426 v_15416)
  v_15428 <- eval (extract v_15413 96 112)
  v_15429 <- eval (lshr v_15428 v_15416)
  v_15430 <- eval (extract v_15413 112 128)
  v_15431 <- eval (lshr v_15430 v_15416)
  v_15432 <- eval (concat v_15429 v_15431)
  v_15433 <- eval (concat v_15427 v_15432)
  v_15434 <- eval (concat v_15425 v_15433)
  v_15435 <- eval (concat v_15423 v_15434)
  v_15436 <- eval (concat v_15421 v_15435)
  v_15437 <- eval (concat v_15419 v_15436)
  v_15438 <- eval (concat v_15417 v_15437)
  v_15439 <- eval (mux v_15412 (bv_nat 128 0) v_15438)
  setRegister (v_3153 : Xmm) v_15439
==========================================
vpsrlw_X86-SYNTAX (v_3168 : Mem) (v_3169 : Ymm) (v_3170 : Ymm)
  v_15441 <- evaluateAddress (v_3168 : Mem)
  v_15442 <- load v_15441 16
  v_15443 <- eval (extract v_15442 64 128)
  v_15444 <- eval (ugt v_15443 (bv_nat 64 15))
  v_15445 <- getRegister (v_3169 : Ymm)
  v_15446 <- eval (extract v_15445 0 16)
  v_15447 <- eval (extract v_15442 112 128)
  v_15448 <- eval (uvalueMInt v_15447)
  v_15449 <- eval (lshr v_15446 v_15448)
  v_15450 <- eval (extract v_15445 16 32)
  v_15451 <- eval (lshr v_15450 v_15448)
  v_15452 <- eval (extract v_15445 32 48)
  v_15453 <- eval (lshr v_15452 v_15448)
  v_15454 <- eval (extract v_15445 48 64)
  v_15455 <- eval (lshr v_15454 v_15448)
  v_15456 <- eval (extract v_15445 64 80)
  v_15457 <- eval (lshr v_15456 v_15448)
  v_15458 <- eval (extract v_15445 80 96)
  v_15459 <- eval (lshr v_15458 v_15448)
  v_15460 <- eval (extract v_15445 96 112)
  v_15461 <- eval (lshr v_15460 v_15448)
  v_15462 <- eval (extract v_15445 112 128)
  v_15463 <- eval (lshr v_15462 v_15448)
  v_15464 <- eval (extract v_15445 128 144)
  v_15465 <- eval (lshr v_15464 v_15448)
  v_15466 <- eval (extract v_15445 144 160)
  v_15467 <- eval (lshr v_15466 v_15448)
  v_15468 <- eval (extract v_15445 160 176)
  v_15469 <- eval (lshr v_15468 v_15448)
  v_15470 <- eval (extract v_15445 176 192)
  v_15471 <- eval (lshr v_15470 v_15448)
  v_15472 <- eval (extract v_15445 192 208)
  v_15473 <- eval (lshr v_15472 v_15448)
  v_15474 <- eval (extract v_15445 208 224)
  v_15475 <- eval (lshr v_15474 v_15448)
  v_15476 <- eval (extract v_15445 224 240)
  v_15477 <- eval (lshr v_15476 v_15448)
  v_15478 <- eval (extract v_15445 240 256)
  v_15479 <- eval (lshr v_15478 v_15448)
  v_15480 <- eval (concat v_15477 v_15479)
  v_15481 <- eval (concat v_15475 v_15480)
  v_15482 <- eval (concat v_15473 v_15481)
  v_15483 <- eval (concat v_15471 v_15482)
  v_15484 <- eval (concat v_15469 v_15483)
  v_15485 <- eval (concat v_15467 v_15484)
  v_15486 <- eval (concat v_15465 v_15485)
  v_15487 <- eval (concat v_15463 v_15486)
  v_15488 <- eval (concat v_15461 v_15487)
  v_15489 <- eval (concat v_15459 v_15488)
  v_15490 <- eval (concat v_15457 v_15489)
  v_15491 <- eval (concat v_15455 v_15490)
  v_15492 <- eval (concat v_15453 v_15491)
  v_15493 <- eval (concat v_15451 v_15492)
  v_15494 <- eval (concat v_15449 v_15493)
  v_15495 <- eval (mux v_15444 (bv_nat 256 0) v_15494)
  setRegister (v_3170 : Ymm) v_15495
==========================================
vpsubb_X86-SYNTAX (v_3179 : Mem) (v_3180 : Xmm) (v_3181 : Xmm)
  v_15497 <- getRegister (v_3180 : Xmm)
  v_15498 <- eval (extract v_15497 0 8)
  v_15499 <- evaluateAddress (v_3179 : Mem)
  v_15500 <- load v_15499 16
  v_15501 <- eval (extract v_15500 0 8)
  v_15502 <- eval (sub v_15498 v_15501)
  v_15503 <- eval (extract v_15497 8 16)
  v_15504 <- eval (extract v_15500 8 16)
  v_15505 <- eval (sub v_15503 v_15504)
  v_15506 <- eval (extract v_15497 16 24)
  v_15507 <- eval (extract v_15500 16 24)
  v_15508 <- eval (sub v_15506 v_15507)
  v_15509 <- eval (extract v_15497 24 32)
  v_15510 <- eval (extract v_15500 24 32)
  v_15511 <- eval (sub v_15509 v_15510)
  v_15512 <- eval (extract v_15497 32 40)
  v_15513 <- eval (extract v_15500 32 40)
  v_15514 <- eval (sub v_15512 v_15513)
  v_15515 <- eval (extract v_15497 40 48)
  v_15516 <- eval (extract v_15500 40 48)
  v_15517 <- eval (sub v_15515 v_15516)
  v_15518 <- eval (extract v_15497 48 56)
  v_15519 <- eval (extract v_15500 48 56)
  v_15520 <- eval (sub v_15518 v_15519)
  v_15521 <- eval (extract v_15497 56 64)
  v_15522 <- eval (extract v_15500 56 64)
  v_15523 <- eval (sub v_15521 v_15522)
  v_15524 <- eval (extract v_15497 64 72)
  v_15525 <- eval (extract v_15500 64 72)
  v_15526 <- eval (sub v_15524 v_15525)
  v_15527 <- eval (extract v_15497 72 80)
  v_15528 <- eval (extract v_15500 72 80)
  v_15529 <- eval (sub v_15527 v_15528)
  v_15530 <- eval (extract v_15497 80 88)
  v_15531 <- eval (extract v_15500 80 88)
  v_15532 <- eval (sub v_15530 v_15531)
  v_15533 <- eval (extract v_15497 88 96)
  v_15534 <- eval (extract v_15500 88 96)
  v_15535 <- eval (sub v_15533 v_15534)
  v_15536 <- eval (extract v_15497 96 104)
  v_15537 <- eval (extract v_15500 96 104)
  v_15538 <- eval (sub v_15536 v_15537)
  v_15539 <- eval (extract v_15497 104 112)
  v_15540 <- eval (extract v_15500 104 112)
  v_15541 <- eval (sub v_15539 v_15540)
  v_15542 <- eval (extract v_15497 112 120)
  v_15543 <- eval (extract v_15500 112 120)
  v_15544 <- eval (sub v_15542 v_15543)
  v_15545 <- eval (extract v_15497 120 128)
  v_15546 <- eval (extract v_15500 120 128)
  v_15547 <- eval (sub v_15545 v_15546)
  v_15548 <- eval (concat v_15544 v_15547)
  v_15549 <- eval (concat v_15541 v_15548)
  v_15550 <- eval (concat v_15538 v_15549)
  v_15551 <- eval (concat v_15535 v_15550)
  v_15552 <- eval (concat v_15532 v_15551)
  v_15553 <- eval (concat v_15529 v_15552)
  v_15554 <- eval (concat v_15526 v_15553)
  v_15555 <- eval (concat v_15523 v_15554)
  v_15556 <- eval (concat v_15520 v_15555)
  v_15557 <- eval (concat v_15517 v_15556)
  v_15558 <- eval (concat v_15514 v_15557)
  v_15559 <- eval (concat v_15511 v_15558)
  v_15560 <- eval (concat v_15508 v_15559)
  v_15561 <- eval (concat v_15505 v_15560)
  v_15562 <- eval (concat v_15502 v_15561)
  setRegister (v_3181 : Xmm) v_15562
==========================================
vpsubb_X86-SYNTAX (v_3190 : Mem) (v_3191 : Ymm) (v_3192 : Ymm)
  v_15564 <- getRegister (v_3191 : Ymm)
  v_15565 <- eval (extract v_15564 0 8)
  v_15566 <- evaluateAddress (v_3190 : Mem)
  v_15567 <- load v_15566 32
  v_15568 <- eval (extract v_15567 0 8)
  v_15569 <- eval (sub v_15565 v_15568)
  v_15570 <- eval (extract v_15564 8 16)
  v_15571 <- eval (extract v_15567 8 16)
  v_15572 <- eval (sub v_15570 v_15571)
  v_15573 <- eval (extract v_15564 16 24)
  v_15574 <- eval (extract v_15567 16 24)
  v_15575 <- eval (sub v_15573 v_15574)
  v_15576 <- eval (extract v_15564 24 32)
  v_15577 <- eval (extract v_15567 24 32)
  v_15578 <- eval (sub v_15576 v_15577)
  v_15579 <- eval (extract v_15564 32 40)
  v_15580 <- eval (extract v_15567 32 40)
  v_15581 <- eval (sub v_15579 v_15580)
  v_15582 <- eval (extract v_15564 40 48)
  v_15583 <- eval (extract v_15567 40 48)
  v_15584 <- eval (sub v_15582 v_15583)
  v_15585 <- eval (extract v_15564 48 56)
  v_15586 <- eval (extract v_15567 48 56)
  v_15587 <- eval (sub v_15585 v_15586)
  v_15588 <- eval (extract v_15564 56 64)
  v_15589 <- eval (extract v_15567 56 64)
  v_15590 <- eval (sub v_15588 v_15589)
  v_15591 <- eval (extract v_15564 64 72)
  v_15592 <- eval (extract v_15567 64 72)
  v_15593 <- eval (sub v_15591 v_15592)
  v_15594 <- eval (extract v_15564 72 80)
  v_15595 <- eval (extract v_15567 72 80)
  v_15596 <- eval (sub v_15594 v_15595)
  v_15597 <- eval (extract v_15564 80 88)
  v_15598 <- eval (extract v_15567 80 88)
  v_15599 <- eval (sub v_15597 v_15598)
  v_15600 <- eval (extract v_15564 88 96)
  v_15601 <- eval (extract v_15567 88 96)
  v_15602 <- eval (sub v_15600 v_15601)
  v_15603 <- eval (extract v_15564 96 104)
  v_15604 <- eval (extract v_15567 96 104)
  v_15605 <- eval (sub v_15603 v_15604)
  v_15606 <- eval (extract v_15564 104 112)
  v_15607 <- eval (extract v_15567 104 112)
  v_15608 <- eval (sub v_15606 v_15607)
  v_15609 <- eval (extract v_15564 112 120)
  v_15610 <- eval (extract v_15567 112 120)
  v_15611 <- eval (sub v_15609 v_15610)
  v_15612 <- eval (extract v_15564 120 128)
  v_15613 <- eval (extract v_15567 120 128)
  v_15614 <- eval (sub v_15612 v_15613)
  v_15615 <- eval (extract v_15564 128 136)
  v_15616 <- eval (extract v_15567 128 136)
  v_15617 <- eval (sub v_15615 v_15616)
  v_15618 <- eval (extract v_15564 136 144)
  v_15619 <- eval (extract v_15567 136 144)
  v_15620 <- eval (sub v_15618 v_15619)
  v_15621 <- eval (extract v_15564 144 152)
  v_15622 <- eval (extract v_15567 144 152)
  v_15623 <- eval (sub v_15621 v_15622)
  v_15624 <- eval (extract v_15564 152 160)
  v_15625 <- eval (extract v_15567 152 160)
  v_15626 <- eval (sub v_15624 v_15625)
  v_15627 <- eval (extract v_15564 160 168)
  v_15628 <- eval (extract v_15567 160 168)
  v_15629 <- eval (sub v_15627 v_15628)
  v_15630 <- eval (extract v_15564 168 176)
  v_15631 <- eval (extract v_15567 168 176)
  v_15632 <- eval (sub v_15630 v_15631)
  v_15633 <- eval (extract v_15564 176 184)
  v_15634 <- eval (extract v_15567 176 184)
  v_15635 <- eval (sub v_15633 v_15634)
  v_15636 <- eval (extract v_15564 184 192)
  v_15637 <- eval (extract v_15567 184 192)
  v_15638 <- eval (sub v_15636 v_15637)
  v_15639 <- eval (extract v_15564 192 200)
  v_15640 <- eval (extract v_15567 192 200)
  v_15641 <- eval (sub v_15639 v_15640)
  v_15642 <- eval (extract v_15564 200 208)
  v_15643 <- eval (extract v_15567 200 208)
  v_15644 <- eval (sub v_15642 v_15643)
  v_15645 <- eval (extract v_15564 208 216)
  v_15646 <- eval (extract v_15567 208 216)
  v_15647 <- eval (sub v_15645 v_15646)
  v_15648 <- eval (extract v_15564 216 224)
  v_15649 <- eval (extract v_15567 216 224)
  v_15650 <- eval (sub v_15648 v_15649)
  v_15651 <- eval (extract v_15564 224 232)
  v_15652 <- eval (extract v_15567 224 232)
  v_15653 <- eval (sub v_15651 v_15652)
  v_15654 <- eval (extract v_15564 232 240)
  v_15655 <- eval (extract v_15567 232 240)
  v_15656 <- eval (sub v_15654 v_15655)
  v_15657 <- eval (extract v_15564 240 248)
  v_15658 <- eval (extract v_15567 240 248)
  v_15659 <- eval (sub v_15657 v_15658)
  v_15660 <- eval (extract v_15564 248 256)
  v_15661 <- eval (extract v_15567 248 256)
  v_15662 <- eval (sub v_15660 v_15661)
  v_15663 <- eval (concat v_15659 v_15662)
  v_15664 <- eval (concat v_15656 v_15663)
  v_15665 <- eval (concat v_15653 v_15664)
  v_15666 <- eval (concat v_15650 v_15665)
  v_15667 <- eval (concat v_15647 v_15666)
  v_15668 <- eval (concat v_15644 v_15667)
  v_15669 <- eval (concat v_15641 v_15668)
  v_15670 <- eval (concat v_15638 v_15669)
  v_15671 <- eval (concat v_15635 v_15670)
  v_15672 <- eval (concat v_15632 v_15671)
  v_15673 <- eval (concat v_15629 v_15672)
  v_15674 <- eval (concat v_15626 v_15673)
  v_15675 <- eval (concat v_15623 v_15674)
  v_15676 <- eval (concat v_15620 v_15675)
  v_15677 <- eval (concat v_15617 v_15676)
  v_15678 <- eval (concat v_15614 v_15677)
  v_15679 <- eval (concat v_15611 v_15678)
  v_15680 <- eval (concat v_15608 v_15679)
  v_15681 <- eval (concat v_15605 v_15680)
  v_15682 <- eval (concat v_15602 v_15681)
  v_15683 <- eval (concat v_15599 v_15682)
  v_15684 <- eval (concat v_15596 v_15683)
  v_15685 <- eval (concat v_15593 v_15684)
  v_15686 <- eval (concat v_15590 v_15685)
  v_15687 <- eval (concat v_15587 v_15686)
  v_15688 <- eval (concat v_15584 v_15687)
  v_15689 <- eval (concat v_15581 v_15688)
  v_15690 <- eval (concat v_15578 v_15689)
  v_15691 <- eval (concat v_15575 v_15690)
  v_15692 <- eval (concat v_15572 v_15691)
  v_15693 <- eval (concat v_15569 v_15692)
  setRegister (v_3192 : Ymm) v_15693
==========================================
vpsubd_X86-SYNTAX (v_3201 : Mem) (v_3202 : Xmm) (v_3203 : Xmm)
  v_15695 <- getRegister (v_3202 : Xmm)
  v_15696 <- eval (extract v_15695 0 32)
  v_15697 <- evaluateAddress (v_3201 : Mem)
  v_15698 <- load v_15697 16
  v_15699 <- eval (extract v_15698 0 32)
  v_15700 <- eval (sub v_15696 v_15699)
  v_15701 <- eval (extract v_15695 32 64)
  v_15702 <- eval (extract v_15698 32 64)
  v_15703 <- eval (sub v_15701 v_15702)
  v_15704 <- eval (extract v_15695 64 96)
  v_15705 <- eval (extract v_15698 64 96)
  v_15706 <- eval (sub v_15704 v_15705)
  v_15707 <- eval (extract v_15695 96 128)
  v_15708 <- eval (extract v_15698 96 128)
  v_15709 <- eval (sub v_15707 v_15708)
  v_15710 <- eval (concat v_15706 v_15709)
  v_15711 <- eval (concat v_15703 v_15710)
  v_15712 <- eval (concat v_15700 v_15711)
  setRegister (v_3203 : Xmm) v_15712
==========================================
vpsubd_X86-SYNTAX (v_3212 : Mem) (v_3213 : Ymm) (v_3214 : Ymm)
  v_15714 <- getRegister (v_3213 : Ymm)
  v_15715 <- eval (extract v_15714 0 32)
  v_15716 <- evaluateAddress (v_3212 : Mem)
  v_15717 <- load v_15716 32
  v_15718 <- eval (extract v_15717 0 32)
  v_15719 <- eval (sub v_15715 v_15718)
  v_15720 <- eval (extract v_15714 32 64)
  v_15721 <- eval (extract v_15717 32 64)
  v_15722 <- eval (sub v_15720 v_15721)
  v_15723 <- eval (extract v_15714 64 96)
  v_15724 <- eval (extract v_15717 64 96)
  v_15725 <- eval (sub v_15723 v_15724)
  v_15726 <- eval (extract v_15714 96 128)
  v_15727 <- eval (extract v_15717 96 128)
  v_15728 <- eval (sub v_15726 v_15727)
  v_15729 <- eval (extract v_15714 128 160)
  v_15730 <- eval (extract v_15717 128 160)
  v_15731 <- eval (sub v_15729 v_15730)
  v_15732 <- eval (extract v_15714 160 192)
  v_15733 <- eval (extract v_15717 160 192)
  v_15734 <- eval (sub v_15732 v_15733)
  v_15735 <- eval (extract v_15714 192 224)
  v_15736 <- eval (extract v_15717 192 224)
  v_15737 <- eval (sub v_15735 v_15736)
  v_15738 <- eval (extract v_15714 224 256)
  v_15739 <- eval (extract v_15717 224 256)
  v_15740 <- eval (sub v_15738 v_15739)
  v_15741 <- eval (concat v_15737 v_15740)
  v_15742 <- eval (concat v_15734 v_15741)
  v_15743 <- eval (concat v_15731 v_15742)
  v_15744 <- eval (concat v_15728 v_15743)
  v_15745 <- eval (concat v_15725 v_15744)
  v_15746 <- eval (concat v_15722 v_15745)
  v_15747 <- eval (concat v_15719 v_15746)
  setRegister (v_3214 : Ymm) v_15747
==========================================
vpsubq_X86-SYNTAX (v_3223 : Mem) (v_3224 : Xmm) (v_3225 : Xmm)
  v_15749 <- getRegister (v_3224 : Xmm)
  v_15750 <- eval (extract v_15749 0 64)
  v_15751 <- evaluateAddress (v_3223 : Mem)
  v_15752 <- load v_15751 16
  v_15753 <- eval (extract v_15752 0 64)
  v_15754 <- eval (sub v_15750 v_15753)
  v_15755 <- eval (extract v_15749 64 128)
  v_15756 <- eval (extract v_15752 64 128)
  v_15757 <- eval (sub v_15755 v_15756)
  v_15758 <- eval (concat v_15754 v_15757)
  setRegister (v_3225 : Xmm) v_15758
==========================================
vpsubq_X86-SYNTAX (v_3234 : Mem) (v_3235 : Ymm) (v_3236 : Ymm)
  v_15760 <- getRegister (v_3235 : Ymm)
  v_15761 <- eval (extract v_15760 0 64)
  v_15762 <- evaluateAddress (v_3234 : Mem)
  v_15763 <- load v_15762 32
  v_15764 <- eval (extract v_15763 0 64)
  v_15765 <- eval (sub v_15761 v_15764)
  v_15766 <- eval (extract v_15760 64 128)
  v_15767 <- eval (extract v_15763 64 128)
  v_15768 <- eval (sub v_15766 v_15767)
  v_15769 <- eval (extract v_15760 128 192)
  v_15770 <- eval (extract v_15763 128 192)
  v_15771 <- eval (sub v_15769 v_15770)
  v_15772 <- eval (extract v_15760 192 256)
  v_15773 <- eval (extract v_15763 192 256)
  v_15774 <- eval (sub v_15772 v_15773)
  v_15775 <- eval (concat v_15771 v_15774)
  v_15776 <- eval (concat v_15768 v_15775)
  v_15777 <- eval (concat v_15765 v_15776)
  setRegister (v_3236 : Ymm) v_15777
==========================================
vpsubsb_X86-SYNTAX (v_3245 : Mem) (v_3246 : Xmm) (v_3247 : Xmm)
  v_15779 <- getRegister (v_3246 : Xmm)
  v_15780 <- eval (extract v_15779 0 8)
  v_15781 <- eval (svalueMInt v_15780)
  v_15782 <- eval (mi 10 v_15781)
  v_15783 <- evaluateAddress (v_3245 : Mem)
  v_15784 <- load v_15783 16
  v_15785 <- eval (extract v_15784 0 8)
  v_15786 <- eval (svalueMInt v_15785)
  v_15787 <- eval (mi 10 v_15786)
  v_15788 <- eval (sub v_15782 v_15787)
  v_15789 <- eval (sgt v_15788 (bv_nat 10 127))
  v_15790 <- eval (slt v_15788 (bv_nat 10 896))
  v_15791 <- eval (extract v_15788 2 10)
  v_15792 <- eval (mux v_15790 (bv_nat 8 128) v_15791)
  v_15793 <- eval (mux v_15789 (bv_nat 8 127) v_15792)
  v_15794 <- eval (extract v_15779 8 16)
  v_15795 <- eval (svalueMInt v_15794)
  v_15796 <- eval (mi 10 v_15795)
  v_15797 <- eval (extract v_15784 8 16)
  v_15798 <- eval (svalueMInt v_15797)
  v_15799 <- eval (mi 10 v_15798)
  v_15800 <- eval (sub v_15796 v_15799)
  v_15801 <- eval (sgt v_15800 (bv_nat 10 127))
  v_15802 <- eval (slt v_15800 (bv_nat 10 896))
  v_15803 <- eval (extract v_15800 2 10)
  v_15804 <- eval (mux v_15802 (bv_nat 8 128) v_15803)
  v_15805 <- eval (mux v_15801 (bv_nat 8 127) v_15804)
  v_15806 <- eval (extract v_15779 16 24)
  v_15807 <- eval (svalueMInt v_15806)
  v_15808 <- eval (mi 10 v_15807)
  v_15809 <- eval (extract v_15784 16 24)
  v_15810 <- eval (svalueMInt v_15809)
  v_15811 <- eval (mi 10 v_15810)
  v_15812 <- eval (sub v_15808 v_15811)
  v_15813 <- eval (sgt v_15812 (bv_nat 10 127))
  v_15814 <- eval (slt v_15812 (bv_nat 10 896))
  v_15815 <- eval (extract v_15812 2 10)
  v_15816 <- eval (mux v_15814 (bv_nat 8 128) v_15815)
  v_15817 <- eval (mux v_15813 (bv_nat 8 127) v_15816)
  v_15818 <- eval (extract v_15779 24 32)
  v_15819 <- eval (svalueMInt v_15818)
  v_15820 <- eval (mi 10 v_15819)
  v_15821 <- eval (extract v_15784 24 32)
  v_15822 <- eval (svalueMInt v_15821)
  v_15823 <- eval (mi 10 v_15822)
  v_15824 <- eval (sub v_15820 v_15823)
  v_15825 <- eval (sgt v_15824 (bv_nat 10 127))
  v_15826 <- eval (slt v_15824 (bv_nat 10 896))
  v_15827 <- eval (extract v_15824 2 10)
  v_15828 <- eval (mux v_15826 (bv_nat 8 128) v_15827)
  v_15829 <- eval (mux v_15825 (bv_nat 8 127) v_15828)
  v_15830 <- eval (extract v_15779 32 40)
  v_15831 <- eval (svalueMInt v_15830)
  v_15832 <- eval (mi 10 v_15831)
  v_15833 <- eval (extract v_15784 32 40)
  v_15834 <- eval (svalueMInt v_15833)
  v_15835 <- eval (mi 10 v_15834)
  v_15836 <- eval (sub v_15832 v_15835)
  v_15837 <- eval (sgt v_15836 (bv_nat 10 127))
  v_15838 <- eval (slt v_15836 (bv_nat 10 896))
  v_15839 <- eval (extract v_15836 2 10)
  v_15840 <- eval (mux v_15838 (bv_nat 8 128) v_15839)
  v_15841 <- eval (mux v_15837 (bv_nat 8 127) v_15840)
  v_15842 <- eval (extract v_15779 40 48)
  v_15843 <- eval (svalueMInt v_15842)
  v_15844 <- eval (mi 10 v_15843)
  v_15845 <- eval (extract v_15784 40 48)
  v_15846 <- eval (svalueMInt v_15845)
  v_15847 <- eval (mi 10 v_15846)
  v_15848 <- eval (sub v_15844 v_15847)
  v_15849 <- eval (sgt v_15848 (bv_nat 10 127))
  v_15850 <- eval (slt v_15848 (bv_nat 10 896))
  v_15851 <- eval (extract v_15848 2 10)
  v_15852 <- eval (mux v_15850 (bv_nat 8 128) v_15851)
  v_15853 <- eval (mux v_15849 (bv_nat 8 127) v_15852)
  v_15854 <- eval (extract v_15779 48 56)
  v_15855 <- eval (svalueMInt v_15854)
  v_15856 <- eval (mi 10 v_15855)
  v_15857 <- eval (extract v_15784 48 56)
  v_15858 <- eval (svalueMInt v_15857)
  v_15859 <- eval (mi 10 v_15858)
  v_15860 <- eval (sub v_15856 v_15859)
  v_15861 <- eval (sgt v_15860 (bv_nat 10 127))
  v_15862 <- eval (slt v_15860 (bv_nat 10 896))
  v_15863 <- eval (extract v_15860 2 10)
  v_15864 <- eval (mux v_15862 (bv_nat 8 128) v_15863)
  v_15865 <- eval (mux v_15861 (bv_nat 8 127) v_15864)
  v_15866 <- eval (extract v_15779 56 64)
  v_15867 <- eval (svalueMInt v_15866)
  v_15868 <- eval (mi 10 v_15867)
  v_15869 <- eval (extract v_15784 56 64)
  v_15870 <- eval (svalueMInt v_15869)
  v_15871 <- eval (mi 10 v_15870)
  v_15872 <- eval (sub v_15868 v_15871)
  v_15873 <- eval (sgt v_15872 (bv_nat 10 127))
  v_15874 <- eval (slt v_15872 (bv_nat 10 896))
  v_15875 <- eval (extract v_15872 2 10)
  v_15876 <- eval (mux v_15874 (bv_nat 8 128) v_15875)
  v_15877 <- eval (mux v_15873 (bv_nat 8 127) v_15876)
  v_15878 <- eval (extract v_15779 64 72)
  v_15879 <- eval (svalueMInt v_15878)
  v_15880 <- eval (mi 10 v_15879)
  v_15881 <- eval (extract v_15784 64 72)
  v_15882 <- eval (svalueMInt v_15881)
  v_15883 <- eval (mi 10 v_15882)
  v_15884 <- eval (sub v_15880 v_15883)
  v_15885 <- eval (sgt v_15884 (bv_nat 10 127))
  v_15886 <- eval (slt v_15884 (bv_nat 10 896))
  v_15887 <- eval (extract v_15884 2 10)
  v_15888 <- eval (mux v_15886 (bv_nat 8 128) v_15887)
  v_15889 <- eval (mux v_15885 (bv_nat 8 127) v_15888)
  v_15890 <- eval (extract v_15779 72 80)
  v_15891 <- eval (svalueMInt v_15890)
  v_15892 <- eval (mi 10 v_15891)
  v_15893 <- eval (extract v_15784 72 80)
  v_15894 <- eval (svalueMInt v_15893)
  v_15895 <- eval (mi 10 v_15894)
  v_15896 <- eval (sub v_15892 v_15895)
  v_15897 <- eval (sgt v_15896 (bv_nat 10 127))
  v_15898 <- eval (slt v_15896 (bv_nat 10 896))
  v_15899 <- eval (extract v_15896 2 10)
  v_15900 <- eval (mux v_15898 (bv_nat 8 128) v_15899)
  v_15901 <- eval (mux v_15897 (bv_nat 8 127) v_15900)
  v_15902 <- eval (extract v_15779 80 88)
  v_15903 <- eval (svalueMInt v_15902)
  v_15904 <- eval (mi 10 v_15903)
  v_15905 <- eval (extract v_15784 80 88)
  v_15906 <- eval (svalueMInt v_15905)
  v_15907 <- eval (mi 10 v_15906)
  v_15908 <- eval (sub v_15904 v_15907)
  v_15909 <- eval (sgt v_15908 (bv_nat 10 127))
  v_15910 <- eval (slt v_15908 (bv_nat 10 896))
  v_15911 <- eval (extract v_15908 2 10)
  v_15912 <- eval (mux v_15910 (bv_nat 8 128) v_15911)
  v_15913 <- eval (mux v_15909 (bv_nat 8 127) v_15912)
  v_15914 <- eval (extract v_15779 88 96)
  v_15915 <- eval (svalueMInt v_15914)
  v_15916 <- eval (mi 10 v_15915)
  v_15917 <- eval (extract v_15784 88 96)
  v_15918 <- eval (svalueMInt v_15917)
  v_15919 <- eval (mi 10 v_15918)
  v_15920 <- eval (sub v_15916 v_15919)
  v_15921 <- eval (sgt v_15920 (bv_nat 10 127))
  v_15922 <- eval (slt v_15920 (bv_nat 10 896))
  v_15923 <- eval (extract v_15920 2 10)
  v_15924 <- eval (mux v_15922 (bv_nat 8 128) v_15923)
  v_15925 <- eval (mux v_15921 (bv_nat 8 127) v_15924)
  v_15926 <- eval (extract v_15779 96 104)
  v_15927 <- eval (svalueMInt v_15926)
  v_15928 <- eval (mi 10 v_15927)
  v_15929 <- eval (extract v_15784 96 104)
  v_15930 <- eval (svalueMInt v_15929)
  v_15931 <- eval (mi 10 v_15930)
  v_15932 <- eval (sub v_15928 v_15931)
  v_15933 <- eval (sgt v_15932 (bv_nat 10 127))
  v_15934 <- eval (slt v_15932 (bv_nat 10 896))
  v_15935 <- eval (extract v_15932 2 10)
  v_15936 <- eval (mux v_15934 (bv_nat 8 128) v_15935)
  v_15937 <- eval (mux v_15933 (bv_nat 8 127) v_15936)
  v_15938 <- eval (extract v_15779 104 112)
  v_15939 <- eval (svalueMInt v_15938)
  v_15940 <- eval (mi 10 v_15939)
  v_15941 <- eval (extract v_15784 104 112)
  v_15942 <- eval (svalueMInt v_15941)
  v_15943 <- eval (mi 10 v_15942)
  v_15944 <- eval (sub v_15940 v_15943)
  v_15945 <- eval (sgt v_15944 (bv_nat 10 127))
  v_15946 <- eval (slt v_15944 (bv_nat 10 896))
  v_15947 <- eval (extract v_15944 2 10)
  v_15948 <- eval (mux v_15946 (bv_nat 8 128) v_15947)
  v_15949 <- eval (mux v_15945 (bv_nat 8 127) v_15948)
  v_15950 <- eval (extract v_15779 112 120)
  v_15951 <- eval (svalueMInt v_15950)
  v_15952 <- eval (mi 10 v_15951)
  v_15953 <- eval (extract v_15784 112 120)
  v_15954 <- eval (svalueMInt v_15953)
  v_15955 <- eval (mi 10 v_15954)
  v_15956 <- eval (sub v_15952 v_15955)
  v_15957 <- eval (sgt v_15956 (bv_nat 10 127))
  v_15958 <- eval (slt v_15956 (bv_nat 10 896))
  v_15959 <- eval (extract v_15956 2 10)
  v_15960 <- eval (mux v_15958 (bv_nat 8 128) v_15959)
  v_15961 <- eval (mux v_15957 (bv_nat 8 127) v_15960)
  v_15962 <- eval (extract v_15779 120 128)
  v_15963 <- eval (svalueMInt v_15962)
  v_15964 <- eval (mi 10 v_15963)
  v_15965 <- eval (extract v_15784 120 128)
  v_15966 <- eval (svalueMInt v_15965)
  v_15967 <- eval (mi 10 v_15966)
  v_15968 <- eval (sub v_15964 v_15967)
  v_15969 <- eval (sgt v_15968 (bv_nat 10 127))
  v_15970 <- eval (slt v_15968 (bv_nat 10 896))
  v_15971 <- eval (extract v_15968 2 10)
  v_15972 <- eval (mux v_15970 (bv_nat 8 128) v_15971)
  v_15973 <- eval (mux v_15969 (bv_nat 8 127) v_15972)
  v_15974 <- eval (concat v_15961 v_15973)
  v_15975 <- eval (concat v_15949 v_15974)
  v_15976 <- eval (concat v_15937 v_15975)
  v_15977 <- eval (concat v_15925 v_15976)
  v_15978 <- eval (concat v_15913 v_15977)
  v_15979 <- eval (concat v_15901 v_15978)
  v_15980 <- eval (concat v_15889 v_15979)
  v_15981 <- eval (concat v_15877 v_15980)
  v_15982 <- eval (concat v_15865 v_15981)
  v_15983 <- eval (concat v_15853 v_15982)
  v_15984 <- eval (concat v_15841 v_15983)
  v_15985 <- eval (concat v_15829 v_15984)
  v_15986 <- eval (concat v_15817 v_15985)
  v_15987 <- eval (concat v_15805 v_15986)
  v_15988 <- eval (concat v_15793 v_15987)
  setRegister (v_3247 : Xmm) v_15988
==========================================
vpsubsb_X86-SYNTAX (v_3256 : Mem) (v_3257 : Ymm) (v_3258 : Ymm)
  v_15990 <- getRegister (v_3257 : Ymm)
  v_15991 <- eval (extract v_15990 0 8)
  v_15992 <- eval (svalueMInt v_15991)
  v_15993 <- eval (mi 10 v_15992)
  v_15994 <- evaluateAddress (v_3256 : Mem)
  v_15995 <- load v_15994 32
  v_15996 <- eval (extract v_15995 0 8)
  v_15997 <- eval (svalueMInt v_15996)
  v_15998 <- eval (mi 10 v_15997)
  v_15999 <- eval (sub v_15993 v_15998)
  v_16000 <- eval (sgt v_15999 (bv_nat 10 127))
  v_16001 <- eval (slt v_15999 (bv_nat 10 896))
  v_16002 <- eval (extract v_15999 2 10)
  v_16003 <- eval (mux v_16001 (bv_nat 8 128) v_16002)
  v_16004 <- eval (mux v_16000 (bv_nat 8 127) v_16003)
  v_16005 <- eval (extract v_15990 8 16)
  v_16006 <- eval (svalueMInt v_16005)
  v_16007 <- eval (mi 10 v_16006)
  v_16008 <- eval (extract v_15995 8 16)
  v_16009 <- eval (svalueMInt v_16008)
  v_16010 <- eval (mi 10 v_16009)
  v_16011 <- eval (sub v_16007 v_16010)
  v_16012 <- eval (sgt v_16011 (bv_nat 10 127))
  v_16013 <- eval (slt v_16011 (bv_nat 10 896))
  v_16014 <- eval (extract v_16011 2 10)
  v_16015 <- eval (mux v_16013 (bv_nat 8 128) v_16014)
  v_16016 <- eval (mux v_16012 (bv_nat 8 127) v_16015)
  v_16017 <- eval (extract v_15990 16 24)
  v_16018 <- eval (svalueMInt v_16017)
  v_16019 <- eval (mi 10 v_16018)
  v_16020 <- eval (extract v_15995 16 24)
  v_16021 <- eval (svalueMInt v_16020)
  v_16022 <- eval (mi 10 v_16021)
  v_16023 <- eval (sub v_16019 v_16022)
  v_16024 <- eval (sgt v_16023 (bv_nat 10 127))
  v_16025 <- eval (slt v_16023 (bv_nat 10 896))
  v_16026 <- eval (extract v_16023 2 10)
  v_16027 <- eval (mux v_16025 (bv_nat 8 128) v_16026)
  v_16028 <- eval (mux v_16024 (bv_nat 8 127) v_16027)
  v_16029 <- eval (extract v_15990 24 32)
  v_16030 <- eval (svalueMInt v_16029)
  v_16031 <- eval (mi 10 v_16030)
  v_16032 <- eval (extract v_15995 24 32)
  v_16033 <- eval (svalueMInt v_16032)
  v_16034 <- eval (mi 10 v_16033)
  v_16035 <- eval (sub v_16031 v_16034)
  v_16036 <- eval (sgt v_16035 (bv_nat 10 127))
  v_16037 <- eval (slt v_16035 (bv_nat 10 896))
  v_16038 <- eval (extract v_16035 2 10)
  v_16039 <- eval (mux v_16037 (bv_nat 8 128) v_16038)
  v_16040 <- eval (mux v_16036 (bv_nat 8 127) v_16039)
  v_16041 <- eval (extract v_15990 32 40)
  v_16042 <- eval (svalueMInt v_16041)
  v_16043 <- eval (mi 10 v_16042)
  v_16044 <- eval (extract v_15995 32 40)
  v_16045 <- eval (svalueMInt v_16044)
  v_16046 <- eval (mi 10 v_16045)
  v_16047 <- eval (sub v_16043 v_16046)
  v_16048 <- eval (sgt v_16047 (bv_nat 10 127))
  v_16049 <- eval (slt v_16047 (bv_nat 10 896))
  v_16050 <- eval (extract v_16047 2 10)
  v_16051 <- eval (mux v_16049 (bv_nat 8 128) v_16050)
  v_16052 <- eval (mux v_16048 (bv_nat 8 127) v_16051)
  v_16053 <- eval (extract v_15990 40 48)
  v_16054 <- eval (svalueMInt v_16053)
  v_16055 <- eval (mi 10 v_16054)
  v_16056 <- eval (extract v_15995 40 48)
  v_16057 <- eval (svalueMInt v_16056)
  v_16058 <- eval (mi 10 v_16057)
  v_16059 <- eval (sub v_16055 v_16058)
  v_16060 <- eval (sgt v_16059 (bv_nat 10 127))
  v_16061 <- eval (slt v_16059 (bv_nat 10 896))
  v_16062 <- eval (extract v_16059 2 10)
  v_16063 <- eval (mux v_16061 (bv_nat 8 128) v_16062)
  v_16064 <- eval (mux v_16060 (bv_nat 8 127) v_16063)
  v_16065 <- eval (extract v_15990 48 56)
  v_16066 <- eval (svalueMInt v_16065)
  v_16067 <- eval (mi 10 v_16066)
  v_16068 <- eval (extract v_15995 48 56)
  v_16069 <- eval (svalueMInt v_16068)
  v_16070 <- eval (mi 10 v_16069)
  v_16071 <- eval (sub v_16067 v_16070)
  v_16072 <- eval (sgt v_16071 (bv_nat 10 127))
  v_16073 <- eval (slt v_16071 (bv_nat 10 896))
  v_16074 <- eval (extract v_16071 2 10)
  v_16075 <- eval (mux v_16073 (bv_nat 8 128) v_16074)
  v_16076 <- eval (mux v_16072 (bv_nat 8 127) v_16075)
  v_16077 <- eval (extract v_15990 56 64)
  v_16078 <- eval (svalueMInt v_16077)
  v_16079 <- eval (mi 10 v_16078)
  v_16080 <- eval (extract v_15995 56 64)
  v_16081 <- eval (svalueMInt v_16080)
  v_16082 <- eval (mi 10 v_16081)
  v_16083 <- eval (sub v_16079 v_16082)
  v_16084 <- eval (sgt v_16083 (bv_nat 10 127))
  v_16085 <- eval (slt v_16083 (bv_nat 10 896))
  v_16086 <- eval (extract v_16083 2 10)
  v_16087 <- eval (mux v_16085 (bv_nat 8 128) v_16086)
  v_16088 <- eval (mux v_16084 (bv_nat 8 127) v_16087)
  v_16089 <- eval (extract v_15990 64 72)
  v_16090 <- eval (svalueMInt v_16089)
  v_16091 <- eval (mi 10 v_16090)
  v_16092 <- eval (extract v_15995 64 72)
  v_16093 <- eval (svalueMInt v_16092)
  v_16094 <- eval (mi 10 v_16093)
  v_16095 <- eval (sub v_16091 v_16094)
  v_16096 <- eval (sgt v_16095 (bv_nat 10 127))
  v_16097 <- eval (slt v_16095 (bv_nat 10 896))
  v_16098 <- eval (extract v_16095 2 10)
  v_16099 <- eval (mux v_16097 (bv_nat 8 128) v_16098)
  v_16100 <- eval (mux v_16096 (bv_nat 8 127) v_16099)
  v_16101 <- eval (extract v_15990 72 80)
  v_16102 <- eval (svalueMInt v_16101)
  v_16103 <- eval (mi 10 v_16102)
  v_16104 <- eval (extract v_15995 72 80)
  v_16105 <- eval (svalueMInt v_16104)
  v_16106 <- eval (mi 10 v_16105)
  v_16107 <- eval (sub v_16103 v_16106)
  v_16108 <- eval (sgt v_16107 (bv_nat 10 127))
  v_16109 <- eval (slt v_16107 (bv_nat 10 896))
  v_16110 <- eval (extract v_16107 2 10)
  v_16111 <- eval (mux v_16109 (bv_nat 8 128) v_16110)
  v_16112 <- eval (mux v_16108 (bv_nat 8 127) v_16111)
  v_16113 <- eval (extract v_15990 80 88)
  v_16114 <- eval (svalueMInt v_16113)
  v_16115 <- eval (mi 10 v_16114)
  v_16116 <- eval (extract v_15995 80 88)
  v_16117 <- eval (svalueMInt v_16116)
  v_16118 <- eval (mi 10 v_16117)
  v_16119 <- eval (sub v_16115 v_16118)
  v_16120 <- eval (sgt v_16119 (bv_nat 10 127))
  v_16121 <- eval (slt v_16119 (bv_nat 10 896))
  v_16122 <- eval (extract v_16119 2 10)
  v_16123 <- eval (mux v_16121 (bv_nat 8 128) v_16122)
  v_16124 <- eval (mux v_16120 (bv_nat 8 127) v_16123)
  v_16125 <- eval (extract v_15990 88 96)
  v_16126 <- eval (svalueMInt v_16125)
  v_16127 <- eval (mi 10 v_16126)
  v_16128 <- eval (extract v_15995 88 96)
  v_16129 <- eval (svalueMInt v_16128)
  v_16130 <- eval (mi 10 v_16129)
  v_16131 <- eval (sub v_16127 v_16130)
  v_16132 <- eval (sgt v_16131 (bv_nat 10 127))
  v_16133 <- eval (slt v_16131 (bv_nat 10 896))
  v_16134 <- eval (extract v_16131 2 10)
  v_16135 <- eval (mux v_16133 (bv_nat 8 128) v_16134)
  v_16136 <- eval (mux v_16132 (bv_nat 8 127) v_16135)
  v_16137 <- eval (extract v_15990 96 104)
  v_16138 <- eval (svalueMInt v_16137)
  v_16139 <- eval (mi 10 v_16138)
  v_16140 <- eval (extract v_15995 96 104)
  v_16141 <- eval (svalueMInt v_16140)
  v_16142 <- eval (mi 10 v_16141)
  v_16143 <- eval (sub v_16139 v_16142)
  v_16144 <- eval (sgt v_16143 (bv_nat 10 127))
  v_16145 <- eval (slt v_16143 (bv_nat 10 896))
  v_16146 <- eval (extract v_16143 2 10)
  v_16147 <- eval (mux v_16145 (bv_nat 8 128) v_16146)
  v_16148 <- eval (mux v_16144 (bv_nat 8 127) v_16147)
  v_16149 <- eval (extract v_15990 104 112)
  v_16150 <- eval (svalueMInt v_16149)
  v_16151 <- eval (mi 10 v_16150)
  v_16152 <- eval (extract v_15995 104 112)
  v_16153 <- eval (svalueMInt v_16152)
  v_16154 <- eval (mi 10 v_16153)
  v_16155 <- eval (sub v_16151 v_16154)
  v_16156 <- eval (sgt v_16155 (bv_nat 10 127))
  v_16157 <- eval (slt v_16155 (bv_nat 10 896))
  v_16158 <- eval (extract v_16155 2 10)
  v_16159 <- eval (mux v_16157 (bv_nat 8 128) v_16158)
  v_16160 <- eval (mux v_16156 (bv_nat 8 127) v_16159)
  v_16161 <- eval (extract v_15990 112 120)
  v_16162 <- eval (svalueMInt v_16161)
  v_16163 <- eval (mi 10 v_16162)
  v_16164 <- eval (extract v_15995 112 120)
  v_16165 <- eval (svalueMInt v_16164)
  v_16166 <- eval (mi 10 v_16165)
  v_16167 <- eval (sub v_16163 v_16166)
  v_16168 <- eval (sgt v_16167 (bv_nat 10 127))
  v_16169 <- eval (slt v_16167 (bv_nat 10 896))
  v_16170 <- eval (extract v_16167 2 10)
  v_16171 <- eval (mux v_16169 (bv_nat 8 128) v_16170)
  v_16172 <- eval (mux v_16168 (bv_nat 8 127) v_16171)
  v_16173 <- eval (extract v_15990 120 128)
  v_16174 <- eval (svalueMInt v_16173)
  v_16175 <- eval (mi 10 v_16174)
  v_16176 <- eval (extract v_15995 120 128)
  v_16177 <- eval (svalueMInt v_16176)
  v_16178 <- eval (mi 10 v_16177)
  v_16179 <- eval (sub v_16175 v_16178)
  v_16180 <- eval (sgt v_16179 (bv_nat 10 127))
  v_16181 <- eval (slt v_16179 (bv_nat 10 896))
  v_16182 <- eval (extract v_16179 2 10)
  v_16183 <- eval (mux v_16181 (bv_nat 8 128) v_16182)
  v_16184 <- eval (mux v_16180 (bv_nat 8 127) v_16183)
  v_16185 <- eval (extract v_15990 128 136)
  v_16186 <- eval (svalueMInt v_16185)
  v_16187 <- eval (mi 10 v_16186)
  v_16188 <- eval (extract v_15995 128 136)
  v_16189 <- eval (svalueMInt v_16188)
  v_16190 <- eval (mi 10 v_16189)
  v_16191 <- eval (sub v_16187 v_16190)
  v_16192 <- eval (sgt v_16191 (bv_nat 10 127))
  v_16193 <- eval (slt v_16191 (bv_nat 10 896))
  v_16194 <- eval (extract v_16191 2 10)
  v_16195 <- eval (mux v_16193 (bv_nat 8 128) v_16194)
  v_16196 <- eval (mux v_16192 (bv_nat 8 127) v_16195)
  v_16197 <- eval (extract v_15990 136 144)
  v_16198 <- eval (svalueMInt v_16197)
  v_16199 <- eval (mi 10 v_16198)
  v_16200 <- eval (extract v_15995 136 144)
  v_16201 <- eval (svalueMInt v_16200)
  v_16202 <- eval (mi 10 v_16201)
  v_16203 <- eval (sub v_16199 v_16202)
  v_16204 <- eval (sgt v_16203 (bv_nat 10 127))
  v_16205 <- eval (slt v_16203 (bv_nat 10 896))
  v_16206 <- eval (extract v_16203 2 10)
  v_16207 <- eval (mux v_16205 (bv_nat 8 128) v_16206)
  v_16208 <- eval (mux v_16204 (bv_nat 8 127) v_16207)
  v_16209 <- eval (extract v_15990 144 152)
  v_16210 <- eval (svalueMInt v_16209)
  v_16211 <- eval (mi 10 v_16210)
  v_16212 <- eval (extract v_15995 144 152)
  v_16213 <- eval (svalueMInt v_16212)
  v_16214 <- eval (mi 10 v_16213)
  v_16215 <- eval (sub v_16211 v_16214)
  v_16216 <- eval (sgt v_16215 (bv_nat 10 127))
  v_16217 <- eval (slt v_16215 (bv_nat 10 896))
  v_16218 <- eval (extract v_16215 2 10)
  v_16219 <- eval (mux v_16217 (bv_nat 8 128) v_16218)
  v_16220 <- eval (mux v_16216 (bv_nat 8 127) v_16219)
  v_16221 <- eval (extract v_15990 152 160)
  v_16222 <- eval (svalueMInt v_16221)
  v_16223 <- eval (mi 10 v_16222)
  v_16224 <- eval (extract v_15995 152 160)
  v_16225 <- eval (svalueMInt v_16224)
  v_16226 <- eval (mi 10 v_16225)
  v_16227 <- eval (sub v_16223 v_16226)
  v_16228 <- eval (sgt v_16227 (bv_nat 10 127))
  v_16229 <- eval (slt v_16227 (bv_nat 10 896))
  v_16230 <- eval (extract v_16227 2 10)
  v_16231 <- eval (mux v_16229 (bv_nat 8 128) v_16230)
  v_16232 <- eval (mux v_16228 (bv_nat 8 127) v_16231)
  v_16233 <- eval (extract v_15990 160 168)
  v_16234 <- eval (svalueMInt v_16233)
  v_16235 <- eval (mi 10 v_16234)
  v_16236 <- eval (extract v_15995 160 168)
  v_16237 <- eval (svalueMInt v_16236)
  v_16238 <- eval (mi 10 v_16237)
  v_16239 <- eval (sub v_16235 v_16238)
  v_16240 <- eval (sgt v_16239 (bv_nat 10 127))
  v_16241 <- eval (slt v_16239 (bv_nat 10 896))
  v_16242 <- eval (extract v_16239 2 10)
  v_16243 <- eval (mux v_16241 (bv_nat 8 128) v_16242)
  v_16244 <- eval (mux v_16240 (bv_nat 8 127) v_16243)
  v_16245 <- eval (extract v_15990 168 176)
  v_16246 <- eval (svalueMInt v_16245)
  v_16247 <- eval (mi 10 v_16246)
  v_16248 <- eval (extract v_15995 168 176)
  v_16249 <- eval (svalueMInt v_16248)
  v_16250 <- eval (mi 10 v_16249)
  v_16251 <- eval (sub v_16247 v_16250)
  v_16252 <- eval (sgt v_16251 (bv_nat 10 127))
  v_16253 <- eval (slt v_16251 (bv_nat 10 896))
  v_16254 <- eval (extract v_16251 2 10)
  v_16255 <- eval (mux v_16253 (bv_nat 8 128) v_16254)
  v_16256 <- eval (mux v_16252 (bv_nat 8 127) v_16255)
  v_16257 <- eval (extract v_15990 176 184)
  v_16258 <- eval (svalueMInt v_16257)
  v_16259 <- eval (mi 10 v_16258)
  v_16260 <- eval (extract v_15995 176 184)
  v_16261 <- eval (svalueMInt v_16260)
  v_16262 <- eval (mi 10 v_16261)
  v_16263 <- eval (sub v_16259 v_16262)
  v_16264 <- eval (sgt v_16263 (bv_nat 10 127))
  v_16265 <- eval (slt v_16263 (bv_nat 10 896))
  v_16266 <- eval (extract v_16263 2 10)
  v_16267 <- eval (mux v_16265 (bv_nat 8 128) v_16266)
  v_16268 <- eval (mux v_16264 (bv_nat 8 127) v_16267)
  v_16269 <- eval (extract v_15990 184 192)
  v_16270 <- eval (svalueMInt v_16269)
  v_16271 <- eval (mi 10 v_16270)
  v_16272 <- eval (extract v_15995 184 192)
  v_16273 <- eval (svalueMInt v_16272)
  v_16274 <- eval (mi 10 v_16273)
  v_16275 <- eval (sub v_16271 v_16274)
  v_16276 <- eval (sgt v_16275 (bv_nat 10 127))
  v_16277 <- eval (slt v_16275 (bv_nat 10 896))
  v_16278 <- eval (extract v_16275 2 10)
  v_16279 <- eval (mux v_16277 (bv_nat 8 128) v_16278)
  v_16280 <- eval (mux v_16276 (bv_nat 8 127) v_16279)
  v_16281 <- eval (extract v_15990 192 200)
  v_16282 <- eval (svalueMInt v_16281)
  v_16283 <- eval (mi 10 v_16282)
  v_16284 <- eval (extract v_15995 192 200)
  v_16285 <- eval (svalueMInt v_16284)
  v_16286 <- eval (mi 10 v_16285)
  v_16287 <- eval (sub v_16283 v_16286)
  v_16288 <- eval (sgt v_16287 (bv_nat 10 127))
  v_16289 <- eval (slt v_16287 (bv_nat 10 896))
  v_16290 <- eval (extract v_16287 2 10)
  v_16291 <- eval (mux v_16289 (bv_nat 8 128) v_16290)
  v_16292 <- eval (mux v_16288 (bv_nat 8 127) v_16291)
  v_16293 <- eval (extract v_15990 200 208)
  v_16294 <- eval (svalueMInt v_16293)
  v_16295 <- eval (mi 10 v_16294)
  v_16296 <- eval (extract v_15995 200 208)
  v_16297 <- eval (svalueMInt v_16296)
  v_16298 <- eval (mi 10 v_16297)
  v_16299 <- eval (sub v_16295 v_16298)
  v_16300 <- eval (sgt v_16299 (bv_nat 10 127))
  v_16301 <- eval (slt v_16299 (bv_nat 10 896))
  v_16302 <- eval (extract v_16299 2 10)
  v_16303 <- eval (mux v_16301 (bv_nat 8 128) v_16302)
  v_16304 <- eval (mux v_16300 (bv_nat 8 127) v_16303)
  v_16305 <- eval (extract v_15990 208 216)
  v_16306 <- eval (svalueMInt v_16305)
  v_16307 <- eval (mi 10 v_16306)
  v_16308 <- eval (extract v_15995 208 216)
  v_16309 <- eval (svalueMInt v_16308)
  v_16310 <- eval (mi 10 v_16309)
  v_16311 <- eval (sub v_16307 v_16310)
  v_16312 <- eval (sgt v_16311 (bv_nat 10 127))
  v_16313 <- eval (slt v_16311 (bv_nat 10 896))
  v_16314 <- eval (extract v_16311 2 10)
  v_16315 <- eval (mux v_16313 (bv_nat 8 128) v_16314)
  v_16316 <- eval (mux v_16312 (bv_nat 8 127) v_16315)
  v_16317 <- eval (extract v_15990 216 224)
  v_16318 <- eval (svalueMInt v_16317)
  v_16319 <- eval (mi 10 v_16318)
  v_16320 <- eval (extract v_15995 216 224)
  v_16321 <- eval (svalueMInt v_16320)
  v_16322 <- eval (mi 10 v_16321)
  v_16323 <- eval (sub v_16319 v_16322)
  v_16324 <- eval (sgt v_16323 (bv_nat 10 127))
  v_16325 <- eval (slt v_16323 (bv_nat 10 896))
  v_16326 <- eval (extract v_16323 2 10)
  v_16327 <- eval (mux v_16325 (bv_nat 8 128) v_16326)
  v_16328 <- eval (mux v_16324 (bv_nat 8 127) v_16327)
  v_16329 <- eval (extract v_15990 224 232)
  v_16330 <- eval (svalueMInt v_16329)
  v_16331 <- eval (mi 10 v_16330)
  v_16332 <- eval (extract v_15995 224 232)
  v_16333 <- eval (svalueMInt v_16332)
  v_16334 <- eval (mi 10 v_16333)
  v_16335 <- eval (sub v_16331 v_16334)
  v_16336 <- eval (sgt v_16335 (bv_nat 10 127))
  v_16337 <- eval (slt v_16335 (bv_nat 10 896))
  v_16338 <- eval (extract v_16335 2 10)
  v_16339 <- eval (mux v_16337 (bv_nat 8 128) v_16338)
  v_16340 <- eval (mux v_16336 (bv_nat 8 127) v_16339)
  v_16341 <- eval (extract v_15990 232 240)
  v_16342 <- eval (svalueMInt v_16341)
  v_16343 <- eval (mi 10 v_16342)
  v_16344 <- eval (extract v_15995 232 240)
  v_16345 <- eval (svalueMInt v_16344)
  v_16346 <- eval (mi 10 v_16345)
  v_16347 <- eval (sub v_16343 v_16346)
  v_16348 <- eval (sgt v_16347 (bv_nat 10 127))
  v_16349 <- eval (slt v_16347 (bv_nat 10 896))
  v_16350 <- eval (extract v_16347 2 10)
  v_16351 <- eval (mux v_16349 (bv_nat 8 128) v_16350)
  v_16352 <- eval (mux v_16348 (bv_nat 8 127) v_16351)
  v_16353 <- eval (extract v_15990 240 248)
  v_16354 <- eval (svalueMInt v_16353)
  v_16355 <- eval (mi 10 v_16354)
  v_16356 <- eval (extract v_15995 240 248)
  v_16357 <- eval (svalueMInt v_16356)
  v_16358 <- eval (mi 10 v_16357)
  v_16359 <- eval (sub v_16355 v_16358)
  v_16360 <- eval (sgt v_16359 (bv_nat 10 127))
  v_16361 <- eval (slt v_16359 (bv_nat 10 896))
  v_16362 <- eval (extract v_16359 2 10)
  v_16363 <- eval (mux v_16361 (bv_nat 8 128) v_16362)
  v_16364 <- eval (mux v_16360 (bv_nat 8 127) v_16363)
  v_16365 <- eval (extract v_15990 248 256)
  v_16366 <- eval (svalueMInt v_16365)
  v_16367 <- eval (mi 10 v_16366)
  v_16368 <- eval (extract v_15995 248 256)
  v_16369 <- eval (svalueMInt v_16368)
  v_16370 <- eval (mi 10 v_16369)
  v_16371 <- eval (sub v_16367 v_16370)
  v_16372 <- eval (sgt v_16371 (bv_nat 10 127))
  v_16373 <- eval (slt v_16371 (bv_nat 10 896))
  v_16374 <- eval (extract v_16371 2 10)
  v_16375 <- eval (mux v_16373 (bv_nat 8 128) v_16374)
  v_16376 <- eval (mux v_16372 (bv_nat 8 127) v_16375)
  v_16377 <- eval (concat v_16364 v_16376)
  v_16378 <- eval (concat v_16352 v_16377)
  v_16379 <- eval (concat v_16340 v_16378)
  v_16380 <- eval (concat v_16328 v_16379)
  v_16381 <- eval (concat v_16316 v_16380)
  v_16382 <- eval (concat v_16304 v_16381)
  v_16383 <- eval (concat v_16292 v_16382)
  v_16384 <- eval (concat v_16280 v_16383)
  v_16385 <- eval (concat v_16268 v_16384)
  v_16386 <- eval (concat v_16256 v_16385)
  v_16387 <- eval (concat v_16244 v_16386)
  v_16388 <- eval (concat v_16232 v_16387)
  v_16389 <- eval (concat v_16220 v_16388)
  v_16390 <- eval (concat v_16208 v_16389)
  v_16391 <- eval (concat v_16196 v_16390)
  v_16392 <- eval (concat v_16184 v_16391)
  v_16393 <- eval (concat v_16172 v_16392)
  v_16394 <- eval (concat v_16160 v_16393)
  v_16395 <- eval (concat v_16148 v_16394)
  v_16396 <- eval (concat v_16136 v_16395)
  v_16397 <- eval (concat v_16124 v_16396)
  v_16398 <- eval (concat v_16112 v_16397)
  v_16399 <- eval (concat v_16100 v_16398)
  v_16400 <- eval (concat v_16088 v_16399)
  v_16401 <- eval (concat v_16076 v_16400)
  v_16402 <- eval (concat v_16064 v_16401)
  v_16403 <- eval (concat v_16052 v_16402)
  v_16404 <- eval (concat v_16040 v_16403)
  v_16405 <- eval (concat v_16028 v_16404)
  v_16406 <- eval (concat v_16016 v_16405)
  v_16407 <- eval (concat v_16004 v_16406)
  setRegister (v_3258 : Ymm) v_16407
==========================================
vpsubsw_X86-SYNTAX (v_3267 : Mem) (v_3268 : Xmm) (v_3269 : Xmm)
  v_16409 <- getRegister (v_3268 : Xmm)
  v_16410 <- eval (extract v_16409 0 16)
  v_16411 <- eval (svalueMInt v_16410)
  v_16412 <- eval (mi 18 v_16411)
  v_16413 <- evaluateAddress (v_3267 : Mem)
  v_16414 <- load v_16413 16
  v_16415 <- eval (extract v_16414 0 16)
  v_16416 <- eval (svalueMInt v_16415)
  v_16417 <- eval (mi 18 v_16416)
  v_16418 <- eval (sub v_16412 v_16417)
  v_16419 <- eval (sgt v_16418 (bv_nat 18 32767))
  v_16420 <- eval (slt v_16418 (bv_nat 18 229376))
  v_16421 <- eval (extract v_16418 2 18)
  v_16422 <- eval (mux v_16420 (bv_nat 16 32768) v_16421)
  v_16423 <- eval (mux v_16419 (bv_nat 16 32767) v_16422)
  v_16424 <- eval (extract v_16409 16 32)
  v_16425 <- eval (svalueMInt v_16424)
  v_16426 <- eval (mi 18 v_16425)
  v_16427 <- eval (extract v_16414 16 32)
  v_16428 <- eval (svalueMInt v_16427)
  v_16429 <- eval (mi 18 v_16428)
  v_16430 <- eval (sub v_16426 v_16429)
  v_16431 <- eval (sgt v_16430 (bv_nat 18 32767))
  v_16432 <- eval (slt v_16430 (bv_nat 18 229376))
  v_16433 <- eval (extract v_16430 2 18)
  v_16434 <- eval (mux v_16432 (bv_nat 16 32768) v_16433)
  v_16435 <- eval (mux v_16431 (bv_nat 16 32767) v_16434)
  v_16436 <- eval (extract v_16409 32 48)
  v_16437 <- eval (svalueMInt v_16436)
  v_16438 <- eval (mi 18 v_16437)
  v_16439 <- eval (extract v_16414 32 48)
  v_16440 <- eval (svalueMInt v_16439)
  v_16441 <- eval (mi 18 v_16440)
  v_16442 <- eval (sub v_16438 v_16441)
  v_16443 <- eval (sgt v_16442 (bv_nat 18 32767))
  v_16444 <- eval (slt v_16442 (bv_nat 18 229376))
  v_16445 <- eval (extract v_16442 2 18)
  v_16446 <- eval (mux v_16444 (bv_nat 16 32768) v_16445)
  v_16447 <- eval (mux v_16443 (bv_nat 16 32767) v_16446)
  v_16448 <- eval (extract v_16409 48 64)
  v_16449 <- eval (svalueMInt v_16448)
  v_16450 <- eval (mi 18 v_16449)
  v_16451 <- eval (extract v_16414 48 64)
  v_16452 <- eval (svalueMInt v_16451)
  v_16453 <- eval (mi 18 v_16452)
  v_16454 <- eval (sub v_16450 v_16453)
  v_16455 <- eval (sgt v_16454 (bv_nat 18 32767))
  v_16456 <- eval (slt v_16454 (bv_nat 18 229376))
  v_16457 <- eval (extract v_16454 2 18)
  v_16458 <- eval (mux v_16456 (bv_nat 16 32768) v_16457)
  v_16459 <- eval (mux v_16455 (bv_nat 16 32767) v_16458)
  v_16460 <- eval (extract v_16409 64 80)
  v_16461 <- eval (svalueMInt v_16460)
  v_16462 <- eval (mi 18 v_16461)
  v_16463 <- eval (extract v_16414 64 80)
  v_16464 <- eval (svalueMInt v_16463)
  v_16465 <- eval (mi 18 v_16464)
  v_16466 <- eval (sub v_16462 v_16465)
  v_16467 <- eval (sgt v_16466 (bv_nat 18 32767))
  v_16468 <- eval (slt v_16466 (bv_nat 18 229376))
  v_16469 <- eval (extract v_16466 2 18)
  v_16470 <- eval (mux v_16468 (bv_nat 16 32768) v_16469)
  v_16471 <- eval (mux v_16467 (bv_nat 16 32767) v_16470)
  v_16472 <- eval (extract v_16409 80 96)
  v_16473 <- eval (svalueMInt v_16472)
  v_16474 <- eval (mi 18 v_16473)
  v_16475 <- eval (extract v_16414 80 96)
  v_16476 <- eval (svalueMInt v_16475)
  v_16477 <- eval (mi 18 v_16476)
  v_16478 <- eval (sub v_16474 v_16477)
  v_16479 <- eval (sgt v_16478 (bv_nat 18 32767))
  v_16480 <- eval (slt v_16478 (bv_nat 18 229376))
  v_16481 <- eval (extract v_16478 2 18)
  v_16482 <- eval (mux v_16480 (bv_nat 16 32768) v_16481)
  v_16483 <- eval (mux v_16479 (bv_nat 16 32767) v_16482)
  v_16484 <- eval (extract v_16409 96 112)
  v_16485 <- eval (svalueMInt v_16484)
  v_16486 <- eval (mi 18 v_16485)
  v_16487 <- eval (extract v_16414 96 112)
  v_16488 <- eval (svalueMInt v_16487)
  v_16489 <- eval (mi 18 v_16488)
  v_16490 <- eval (sub v_16486 v_16489)
  v_16491 <- eval (sgt v_16490 (bv_nat 18 32767))
  v_16492 <- eval (slt v_16490 (bv_nat 18 229376))
  v_16493 <- eval (extract v_16490 2 18)
  v_16494 <- eval (mux v_16492 (bv_nat 16 32768) v_16493)
  v_16495 <- eval (mux v_16491 (bv_nat 16 32767) v_16494)
  v_16496 <- eval (extract v_16409 112 128)
  v_16497 <- eval (svalueMInt v_16496)
  v_16498 <- eval (mi 18 v_16497)
  v_16499 <- eval (extract v_16414 112 128)
  v_16500 <- eval (svalueMInt v_16499)
  v_16501 <- eval (mi 18 v_16500)
  v_16502 <- eval (sub v_16498 v_16501)
  v_16503 <- eval (sgt v_16502 (bv_nat 18 32767))
  v_16504 <- eval (slt v_16502 (bv_nat 18 229376))
  v_16505 <- eval (extract v_16502 2 18)
  v_16506 <- eval (mux v_16504 (bv_nat 16 32768) v_16505)
  v_16507 <- eval (mux v_16503 (bv_nat 16 32767) v_16506)
  v_16508 <- eval (concat v_16495 v_16507)
  v_16509 <- eval (concat v_16483 v_16508)
  v_16510 <- eval (concat v_16471 v_16509)
  v_16511 <- eval (concat v_16459 v_16510)
  v_16512 <- eval (concat v_16447 v_16511)
  v_16513 <- eval (concat v_16435 v_16512)
  v_16514 <- eval (concat v_16423 v_16513)
  setRegister (v_3269 : Xmm) v_16514
==========================================
vpsubsw_X86-SYNTAX (v_3278 : Mem) (v_3279 : Ymm) (v_3280 : Ymm)
  v_16516 <- getRegister (v_3279 : Ymm)
  v_16517 <- eval (extract v_16516 0 16)
  v_16518 <- eval (svalueMInt v_16517)
  v_16519 <- eval (mi 18 v_16518)
  v_16520 <- evaluateAddress (v_3278 : Mem)
  v_16521 <- load v_16520 32
  v_16522 <- eval (extract v_16521 0 16)
  v_16523 <- eval (svalueMInt v_16522)
  v_16524 <- eval (mi 18 v_16523)
  v_16525 <- eval (sub v_16519 v_16524)
  v_16526 <- eval (sgt v_16525 (bv_nat 18 32767))
  v_16527 <- eval (slt v_16525 (bv_nat 18 229376))
  v_16528 <- eval (extract v_16525 2 18)
  v_16529 <- eval (mux v_16527 (bv_nat 16 32768) v_16528)
  v_16530 <- eval (mux v_16526 (bv_nat 16 32767) v_16529)
  v_16531 <- eval (extract v_16516 16 32)
  v_16532 <- eval (svalueMInt v_16531)
  v_16533 <- eval (mi 18 v_16532)
  v_16534 <- eval (extract v_16521 16 32)
  v_16535 <- eval (svalueMInt v_16534)
  v_16536 <- eval (mi 18 v_16535)
  v_16537 <- eval (sub v_16533 v_16536)
  v_16538 <- eval (sgt v_16537 (bv_nat 18 32767))
  v_16539 <- eval (slt v_16537 (bv_nat 18 229376))
  v_16540 <- eval (extract v_16537 2 18)
  v_16541 <- eval (mux v_16539 (bv_nat 16 32768) v_16540)
  v_16542 <- eval (mux v_16538 (bv_nat 16 32767) v_16541)
  v_16543 <- eval (extract v_16516 32 48)
  v_16544 <- eval (svalueMInt v_16543)
  v_16545 <- eval (mi 18 v_16544)
  v_16546 <- eval (extract v_16521 32 48)
  v_16547 <- eval (svalueMInt v_16546)
  v_16548 <- eval (mi 18 v_16547)
  v_16549 <- eval (sub v_16545 v_16548)
  v_16550 <- eval (sgt v_16549 (bv_nat 18 32767))
  v_16551 <- eval (slt v_16549 (bv_nat 18 229376))
  v_16552 <- eval (extract v_16549 2 18)
  v_16553 <- eval (mux v_16551 (bv_nat 16 32768) v_16552)
  v_16554 <- eval (mux v_16550 (bv_nat 16 32767) v_16553)
  v_16555 <- eval (extract v_16516 48 64)
  v_16556 <- eval (svalueMInt v_16555)
  v_16557 <- eval (mi 18 v_16556)
  v_16558 <- eval (extract v_16521 48 64)
  v_16559 <- eval (svalueMInt v_16558)
  v_16560 <- eval (mi 18 v_16559)
  v_16561 <- eval (sub v_16557 v_16560)
  v_16562 <- eval (sgt v_16561 (bv_nat 18 32767))
  v_16563 <- eval (slt v_16561 (bv_nat 18 229376))
  v_16564 <- eval (extract v_16561 2 18)
  v_16565 <- eval (mux v_16563 (bv_nat 16 32768) v_16564)
  v_16566 <- eval (mux v_16562 (bv_nat 16 32767) v_16565)
  v_16567 <- eval (extract v_16516 64 80)
  v_16568 <- eval (svalueMInt v_16567)
  v_16569 <- eval (mi 18 v_16568)
  v_16570 <- eval (extract v_16521 64 80)
  v_16571 <- eval (svalueMInt v_16570)
  v_16572 <- eval (mi 18 v_16571)
  v_16573 <- eval (sub v_16569 v_16572)
  v_16574 <- eval (sgt v_16573 (bv_nat 18 32767))
  v_16575 <- eval (slt v_16573 (bv_nat 18 229376))
  v_16576 <- eval (extract v_16573 2 18)
  v_16577 <- eval (mux v_16575 (bv_nat 16 32768) v_16576)
  v_16578 <- eval (mux v_16574 (bv_nat 16 32767) v_16577)
  v_16579 <- eval (extract v_16516 80 96)
  v_16580 <- eval (svalueMInt v_16579)
  v_16581 <- eval (mi 18 v_16580)
  v_16582 <- eval (extract v_16521 80 96)
  v_16583 <- eval (svalueMInt v_16582)
  v_16584 <- eval (mi 18 v_16583)
  v_16585 <- eval (sub v_16581 v_16584)
  v_16586 <- eval (sgt v_16585 (bv_nat 18 32767))
  v_16587 <- eval (slt v_16585 (bv_nat 18 229376))
  v_16588 <- eval (extract v_16585 2 18)
  v_16589 <- eval (mux v_16587 (bv_nat 16 32768) v_16588)
  v_16590 <- eval (mux v_16586 (bv_nat 16 32767) v_16589)
  v_16591 <- eval (extract v_16516 96 112)
  v_16592 <- eval (svalueMInt v_16591)
  v_16593 <- eval (mi 18 v_16592)
  v_16594 <- eval (extract v_16521 96 112)
  v_16595 <- eval (svalueMInt v_16594)
  v_16596 <- eval (mi 18 v_16595)
  v_16597 <- eval (sub v_16593 v_16596)
  v_16598 <- eval (sgt v_16597 (bv_nat 18 32767))
  v_16599 <- eval (slt v_16597 (bv_nat 18 229376))
  v_16600 <- eval (extract v_16597 2 18)
  v_16601 <- eval (mux v_16599 (bv_nat 16 32768) v_16600)
  v_16602 <- eval (mux v_16598 (bv_nat 16 32767) v_16601)
  v_16603 <- eval (extract v_16516 112 128)
  v_16604 <- eval (svalueMInt v_16603)
  v_16605 <- eval (mi 18 v_16604)
  v_16606 <- eval (extract v_16521 112 128)
  v_16607 <- eval (svalueMInt v_16606)
  v_16608 <- eval (mi 18 v_16607)
  v_16609 <- eval (sub v_16605 v_16608)
  v_16610 <- eval (sgt v_16609 (bv_nat 18 32767))
  v_16611 <- eval (slt v_16609 (bv_nat 18 229376))
  v_16612 <- eval (extract v_16609 2 18)
  v_16613 <- eval (mux v_16611 (bv_nat 16 32768) v_16612)
  v_16614 <- eval (mux v_16610 (bv_nat 16 32767) v_16613)
  v_16615 <- eval (extract v_16516 128 144)
  v_16616 <- eval (svalueMInt v_16615)
  v_16617 <- eval (mi 18 v_16616)
  v_16618 <- eval (extract v_16521 128 144)
  v_16619 <- eval (svalueMInt v_16618)
  v_16620 <- eval (mi 18 v_16619)
  v_16621 <- eval (sub v_16617 v_16620)
  v_16622 <- eval (sgt v_16621 (bv_nat 18 32767))
  v_16623 <- eval (slt v_16621 (bv_nat 18 229376))
  v_16624 <- eval (extract v_16621 2 18)
  v_16625 <- eval (mux v_16623 (bv_nat 16 32768) v_16624)
  v_16626 <- eval (mux v_16622 (bv_nat 16 32767) v_16625)
  v_16627 <- eval (extract v_16516 144 160)
  v_16628 <- eval (svalueMInt v_16627)
  v_16629 <- eval (mi 18 v_16628)
  v_16630 <- eval (extract v_16521 144 160)
  v_16631 <- eval (svalueMInt v_16630)
  v_16632 <- eval (mi 18 v_16631)
  v_16633 <- eval (sub v_16629 v_16632)
  v_16634 <- eval (sgt v_16633 (bv_nat 18 32767))
  v_16635 <- eval (slt v_16633 (bv_nat 18 229376))
  v_16636 <- eval (extract v_16633 2 18)
  v_16637 <- eval (mux v_16635 (bv_nat 16 32768) v_16636)
  v_16638 <- eval (mux v_16634 (bv_nat 16 32767) v_16637)
  v_16639 <- eval (extract v_16516 160 176)
  v_16640 <- eval (svalueMInt v_16639)
  v_16641 <- eval (mi 18 v_16640)
  v_16642 <- eval (extract v_16521 160 176)
  v_16643 <- eval (svalueMInt v_16642)
  v_16644 <- eval (mi 18 v_16643)
  v_16645 <- eval (sub v_16641 v_16644)
  v_16646 <- eval (sgt v_16645 (bv_nat 18 32767))
  v_16647 <- eval (slt v_16645 (bv_nat 18 229376))
  v_16648 <- eval (extract v_16645 2 18)
  v_16649 <- eval (mux v_16647 (bv_nat 16 32768) v_16648)
  v_16650 <- eval (mux v_16646 (bv_nat 16 32767) v_16649)
  v_16651 <- eval (extract v_16516 176 192)
  v_16652 <- eval (svalueMInt v_16651)
  v_16653 <- eval (mi 18 v_16652)
  v_16654 <- eval (extract v_16521 176 192)
  v_16655 <- eval (svalueMInt v_16654)
  v_16656 <- eval (mi 18 v_16655)
  v_16657 <- eval (sub v_16653 v_16656)
  v_16658 <- eval (sgt v_16657 (bv_nat 18 32767))
  v_16659 <- eval (slt v_16657 (bv_nat 18 229376))
  v_16660 <- eval (extract v_16657 2 18)
  v_16661 <- eval (mux v_16659 (bv_nat 16 32768) v_16660)
  v_16662 <- eval (mux v_16658 (bv_nat 16 32767) v_16661)
  v_16663 <- eval (extract v_16516 192 208)
  v_16664 <- eval (svalueMInt v_16663)
  v_16665 <- eval (mi 18 v_16664)
  v_16666 <- eval (extract v_16521 192 208)
  v_16667 <- eval (svalueMInt v_16666)
  v_16668 <- eval (mi 18 v_16667)
  v_16669 <- eval (sub v_16665 v_16668)
  v_16670 <- eval (sgt v_16669 (bv_nat 18 32767))
  v_16671 <- eval (slt v_16669 (bv_nat 18 229376))
  v_16672 <- eval (extract v_16669 2 18)
  v_16673 <- eval (mux v_16671 (bv_nat 16 32768) v_16672)
  v_16674 <- eval (mux v_16670 (bv_nat 16 32767) v_16673)
  v_16675 <- eval (extract v_16516 208 224)
  v_16676 <- eval (svalueMInt v_16675)
  v_16677 <- eval (mi 18 v_16676)
  v_16678 <- eval (extract v_16521 208 224)
  v_16679 <- eval (svalueMInt v_16678)
  v_16680 <- eval (mi 18 v_16679)
  v_16681 <- eval (sub v_16677 v_16680)
  v_16682 <- eval (sgt v_16681 (bv_nat 18 32767))
  v_16683 <- eval (slt v_16681 (bv_nat 18 229376))
  v_16684 <- eval (extract v_16681 2 18)
  v_16685 <- eval (mux v_16683 (bv_nat 16 32768) v_16684)
  v_16686 <- eval (mux v_16682 (bv_nat 16 32767) v_16685)
  v_16687 <- eval (extract v_16516 224 240)
  v_16688 <- eval (svalueMInt v_16687)
  v_16689 <- eval (mi 18 v_16688)
  v_16690 <- eval (extract v_16521 224 240)
  v_16691 <- eval (svalueMInt v_16690)
  v_16692 <- eval (mi 18 v_16691)
  v_16693 <- eval (sub v_16689 v_16692)
  v_16694 <- eval (sgt v_16693 (bv_nat 18 32767))
  v_16695 <- eval (slt v_16693 (bv_nat 18 229376))
  v_16696 <- eval (extract v_16693 2 18)
  v_16697 <- eval (mux v_16695 (bv_nat 16 32768) v_16696)
  v_16698 <- eval (mux v_16694 (bv_nat 16 32767) v_16697)
  v_16699 <- eval (extract v_16516 240 256)
  v_16700 <- eval (svalueMInt v_16699)
  v_16701 <- eval (mi 18 v_16700)
  v_16702 <- eval (extract v_16521 240 256)
  v_16703 <- eval (svalueMInt v_16702)
  v_16704 <- eval (mi 18 v_16703)
  v_16705 <- eval (sub v_16701 v_16704)
  v_16706 <- eval (sgt v_16705 (bv_nat 18 32767))
  v_16707 <- eval (slt v_16705 (bv_nat 18 229376))
  v_16708 <- eval (extract v_16705 2 18)
  v_16709 <- eval (mux v_16707 (bv_nat 16 32768) v_16708)
  v_16710 <- eval (mux v_16706 (bv_nat 16 32767) v_16709)
  v_16711 <- eval (concat v_16698 v_16710)
  v_16712 <- eval (concat v_16686 v_16711)
  v_16713 <- eval (concat v_16674 v_16712)
  v_16714 <- eval (concat v_16662 v_16713)
  v_16715 <- eval (concat v_16650 v_16714)
  v_16716 <- eval (concat v_16638 v_16715)
  v_16717 <- eval (concat v_16626 v_16716)
  v_16718 <- eval (concat v_16614 v_16717)
  v_16719 <- eval (concat v_16602 v_16718)
  v_16720 <- eval (concat v_16590 v_16719)
  v_16721 <- eval (concat v_16578 v_16720)
  v_16722 <- eval (concat v_16566 v_16721)
  v_16723 <- eval (concat v_16554 v_16722)
  v_16724 <- eval (concat v_16542 v_16723)
  v_16725 <- eval (concat v_16530 v_16724)
  setRegister (v_3280 : Ymm) v_16725
==========================================
vpsubusb_X86-SYNTAX (v_3289 : Mem) (v_3290 : Xmm) (v_3291 : Xmm)
  v_16727 <- getRegister (v_3290 : Xmm)
  v_16728 <- eval (extract v_16727 0 8)
  v_16729 <- eval (concat (bv_nat 2 0) v_16728)
  v_16730 <- evaluateAddress (v_3289 : Mem)
  v_16731 <- load v_16730 16
  v_16732 <- eval (extract v_16731 0 8)
  v_16733 <- eval (concat (bv_nat 2 0) v_16732)
  v_16734 <- eval (sub v_16729 v_16733)
  v_16735 <- eval (sgt v_16734 (bv_nat 10 255))
  v_16736 <- eval (slt v_16734 (bv_nat 10 0))
  v_16737 <- eval (extract v_16734 2 10)
  v_16738 <- eval (mux v_16736 (bv_nat 8 0) v_16737)
  v_16739 <- eval (mux v_16735 (bv_nat 8 255) v_16738)
  v_16740 <- eval (extract v_16727 8 16)
  v_16741 <- eval (concat (bv_nat 2 0) v_16740)
  v_16742 <- eval (extract v_16731 8 16)
  v_16743 <- eval (concat (bv_nat 2 0) v_16742)
  v_16744 <- eval (sub v_16741 v_16743)
  v_16745 <- eval (sgt v_16744 (bv_nat 10 255))
  v_16746 <- eval (slt v_16744 (bv_nat 10 0))
  v_16747 <- eval (extract v_16744 2 10)
  v_16748 <- eval (mux v_16746 (bv_nat 8 0) v_16747)
  v_16749 <- eval (mux v_16745 (bv_nat 8 255) v_16748)
  v_16750 <- eval (extract v_16727 16 24)
  v_16751 <- eval (concat (bv_nat 2 0) v_16750)
  v_16752 <- eval (extract v_16731 16 24)
  v_16753 <- eval (concat (bv_nat 2 0) v_16752)
  v_16754 <- eval (sub v_16751 v_16753)
  v_16755 <- eval (sgt v_16754 (bv_nat 10 255))
  v_16756 <- eval (slt v_16754 (bv_nat 10 0))
  v_16757 <- eval (extract v_16754 2 10)
  v_16758 <- eval (mux v_16756 (bv_nat 8 0) v_16757)
  v_16759 <- eval (mux v_16755 (bv_nat 8 255) v_16758)
  v_16760 <- eval (extract v_16727 24 32)
  v_16761 <- eval (concat (bv_nat 2 0) v_16760)
  v_16762 <- eval (extract v_16731 24 32)
  v_16763 <- eval (concat (bv_nat 2 0) v_16762)
  v_16764 <- eval (sub v_16761 v_16763)
  v_16765 <- eval (sgt v_16764 (bv_nat 10 255))
  v_16766 <- eval (slt v_16764 (bv_nat 10 0))
  v_16767 <- eval (extract v_16764 2 10)
  v_16768 <- eval (mux v_16766 (bv_nat 8 0) v_16767)
  v_16769 <- eval (mux v_16765 (bv_nat 8 255) v_16768)
  v_16770 <- eval (extract v_16727 32 40)
  v_16771 <- eval (concat (bv_nat 2 0) v_16770)
  v_16772 <- eval (extract v_16731 32 40)
  v_16773 <- eval (concat (bv_nat 2 0) v_16772)
  v_16774 <- eval (sub v_16771 v_16773)
  v_16775 <- eval (sgt v_16774 (bv_nat 10 255))
  v_16776 <- eval (slt v_16774 (bv_nat 10 0))
  v_16777 <- eval (extract v_16774 2 10)
  v_16778 <- eval (mux v_16776 (bv_nat 8 0) v_16777)
  v_16779 <- eval (mux v_16775 (bv_nat 8 255) v_16778)
  v_16780 <- eval (extract v_16727 40 48)
  v_16781 <- eval (concat (bv_nat 2 0) v_16780)
  v_16782 <- eval (extract v_16731 40 48)
  v_16783 <- eval (concat (bv_nat 2 0) v_16782)
  v_16784 <- eval (sub v_16781 v_16783)
  v_16785 <- eval (sgt v_16784 (bv_nat 10 255))
  v_16786 <- eval (slt v_16784 (bv_nat 10 0))
  v_16787 <- eval (extract v_16784 2 10)
  v_16788 <- eval (mux v_16786 (bv_nat 8 0) v_16787)
  v_16789 <- eval (mux v_16785 (bv_nat 8 255) v_16788)
  v_16790 <- eval (extract v_16727 48 56)
  v_16791 <- eval (concat (bv_nat 2 0) v_16790)
  v_16792 <- eval (extract v_16731 48 56)
  v_16793 <- eval (concat (bv_nat 2 0) v_16792)
  v_16794 <- eval (sub v_16791 v_16793)
  v_16795 <- eval (sgt v_16794 (bv_nat 10 255))
  v_16796 <- eval (slt v_16794 (bv_nat 10 0))
  v_16797 <- eval (extract v_16794 2 10)
  v_16798 <- eval (mux v_16796 (bv_nat 8 0) v_16797)
  v_16799 <- eval (mux v_16795 (bv_nat 8 255) v_16798)
  v_16800 <- eval (extract v_16727 56 64)
  v_16801 <- eval (concat (bv_nat 2 0) v_16800)
  v_16802 <- eval (extract v_16731 56 64)
  v_16803 <- eval (concat (bv_nat 2 0) v_16802)
  v_16804 <- eval (sub v_16801 v_16803)
  v_16805 <- eval (sgt v_16804 (bv_nat 10 255))
  v_16806 <- eval (slt v_16804 (bv_nat 10 0))
  v_16807 <- eval (extract v_16804 2 10)
  v_16808 <- eval (mux v_16806 (bv_nat 8 0) v_16807)
  v_16809 <- eval (mux v_16805 (bv_nat 8 255) v_16808)
  v_16810 <- eval (extract v_16727 64 72)
  v_16811 <- eval (concat (bv_nat 2 0) v_16810)
  v_16812 <- eval (extract v_16731 64 72)
  v_16813 <- eval (concat (bv_nat 2 0) v_16812)
  v_16814 <- eval (sub v_16811 v_16813)
  v_16815 <- eval (sgt v_16814 (bv_nat 10 255))
  v_16816 <- eval (slt v_16814 (bv_nat 10 0))
  v_16817 <- eval (extract v_16814 2 10)
  v_16818 <- eval (mux v_16816 (bv_nat 8 0) v_16817)
  v_16819 <- eval (mux v_16815 (bv_nat 8 255) v_16818)
  v_16820 <- eval (extract v_16727 72 80)
  v_16821 <- eval (concat (bv_nat 2 0) v_16820)
  v_16822 <- eval (extract v_16731 72 80)
  v_16823 <- eval (concat (bv_nat 2 0) v_16822)
  v_16824 <- eval (sub v_16821 v_16823)
  v_16825 <- eval (sgt v_16824 (bv_nat 10 255))
  v_16826 <- eval (slt v_16824 (bv_nat 10 0))
  v_16827 <- eval (extract v_16824 2 10)
  v_16828 <- eval (mux v_16826 (bv_nat 8 0) v_16827)
  v_16829 <- eval (mux v_16825 (bv_nat 8 255) v_16828)
  v_16830 <- eval (extract v_16727 80 88)
  v_16831 <- eval (concat (bv_nat 2 0) v_16830)
  v_16832 <- eval (extract v_16731 80 88)
  v_16833 <- eval (concat (bv_nat 2 0) v_16832)
  v_16834 <- eval (sub v_16831 v_16833)
  v_16835 <- eval (sgt v_16834 (bv_nat 10 255))
  v_16836 <- eval (slt v_16834 (bv_nat 10 0))
  v_16837 <- eval (extract v_16834 2 10)
  v_16838 <- eval (mux v_16836 (bv_nat 8 0) v_16837)
  v_16839 <- eval (mux v_16835 (bv_nat 8 255) v_16838)
  v_16840 <- eval (extract v_16727 88 96)
  v_16841 <- eval (concat (bv_nat 2 0) v_16840)
  v_16842 <- eval (extract v_16731 88 96)
  v_16843 <- eval (concat (bv_nat 2 0) v_16842)
  v_16844 <- eval (sub v_16841 v_16843)
  v_16845 <- eval (sgt v_16844 (bv_nat 10 255))
  v_16846 <- eval (slt v_16844 (bv_nat 10 0))
  v_16847 <- eval (extract v_16844 2 10)
  v_16848 <- eval (mux v_16846 (bv_nat 8 0) v_16847)
  v_16849 <- eval (mux v_16845 (bv_nat 8 255) v_16848)
  v_16850 <- eval (extract v_16727 96 104)
  v_16851 <- eval (concat (bv_nat 2 0) v_16850)
  v_16852 <- eval (extract v_16731 96 104)
  v_16853 <- eval (concat (bv_nat 2 0) v_16852)
  v_16854 <- eval (sub v_16851 v_16853)
  v_16855 <- eval (sgt v_16854 (bv_nat 10 255))
  v_16856 <- eval (slt v_16854 (bv_nat 10 0))
  v_16857 <- eval (extract v_16854 2 10)
  v_16858 <- eval (mux v_16856 (bv_nat 8 0) v_16857)
  v_16859 <- eval (mux v_16855 (bv_nat 8 255) v_16858)
  v_16860 <- eval (extract v_16727 104 112)
  v_16861 <- eval (concat (bv_nat 2 0) v_16860)
  v_16862 <- eval (extract v_16731 104 112)
  v_16863 <- eval (concat (bv_nat 2 0) v_16862)
  v_16864 <- eval (sub v_16861 v_16863)
  v_16865 <- eval (sgt v_16864 (bv_nat 10 255))
  v_16866 <- eval (slt v_16864 (bv_nat 10 0))
  v_16867 <- eval (extract v_16864 2 10)
  v_16868 <- eval (mux v_16866 (bv_nat 8 0) v_16867)
  v_16869 <- eval (mux v_16865 (bv_nat 8 255) v_16868)
  v_16870 <- eval (extract v_16727 112 120)
  v_16871 <- eval (concat (bv_nat 2 0) v_16870)
  v_16872 <- eval (extract v_16731 112 120)
  v_16873 <- eval (concat (bv_nat 2 0) v_16872)
  v_16874 <- eval (sub v_16871 v_16873)
  v_16875 <- eval (sgt v_16874 (bv_nat 10 255))
  v_16876 <- eval (slt v_16874 (bv_nat 10 0))
  v_16877 <- eval (extract v_16874 2 10)
  v_16878 <- eval (mux v_16876 (bv_nat 8 0) v_16877)
  v_16879 <- eval (mux v_16875 (bv_nat 8 255) v_16878)
  v_16880 <- eval (extract v_16727 120 128)
  v_16881 <- eval (concat (bv_nat 2 0) v_16880)
  v_16882 <- eval (extract v_16731 120 128)
  v_16883 <- eval (concat (bv_nat 2 0) v_16882)
  v_16884 <- eval (sub v_16881 v_16883)
  v_16885 <- eval (sgt v_16884 (bv_nat 10 255))
  v_16886 <- eval (slt v_16884 (bv_nat 10 0))
  v_16887 <- eval (extract v_16884 2 10)
  v_16888 <- eval (mux v_16886 (bv_nat 8 0) v_16887)
  v_16889 <- eval (mux v_16885 (bv_nat 8 255) v_16888)
  v_16890 <- eval (concat v_16879 v_16889)
  v_16891 <- eval (concat v_16869 v_16890)
  v_16892 <- eval (concat v_16859 v_16891)
  v_16893 <- eval (concat v_16849 v_16892)
  v_16894 <- eval (concat v_16839 v_16893)
  v_16895 <- eval (concat v_16829 v_16894)
  v_16896 <- eval (concat v_16819 v_16895)
  v_16897 <- eval (concat v_16809 v_16896)
  v_16898 <- eval (concat v_16799 v_16897)
  v_16899 <- eval (concat v_16789 v_16898)
  v_16900 <- eval (concat v_16779 v_16899)
  v_16901 <- eval (concat v_16769 v_16900)
  v_16902 <- eval (concat v_16759 v_16901)
  v_16903 <- eval (concat v_16749 v_16902)
  v_16904 <- eval (concat v_16739 v_16903)
  setRegister (v_3291 : Xmm) v_16904
==========================================
vpsubusb_X86-SYNTAX (v_3300 : Mem) (v_3301 : Ymm) (v_3302 : Ymm)
  v_16906 <- getRegister (v_3301 : Ymm)
  v_16907 <- eval (extract v_16906 0 8)
  v_16908 <- eval (concat (bv_nat 2 0) v_16907)
  v_16909 <- evaluateAddress (v_3300 : Mem)
  v_16910 <- load v_16909 32
  v_16911 <- eval (extract v_16910 0 8)
  v_16912 <- eval (concat (bv_nat 2 0) v_16911)
  v_16913 <- eval (sub v_16908 v_16912)
  v_16914 <- eval (sgt v_16913 (bv_nat 10 255))
  v_16915 <- eval (slt v_16913 (bv_nat 10 0))
  v_16916 <- eval (extract v_16913 2 10)
  v_16917 <- eval (mux v_16915 (bv_nat 8 0) v_16916)
  v_16918 <- eval (mux v_16914 (bv_nat 8 255) v_16917)
  v_16919 <- eval (extract v_16906 8 16)
  v_16920 <- eval (concat (bv_nat 2 0) v_16919)
  v_16921 <- eval (extract v_16910 8 16)
  v_16922 <- eval (concat (bv_nat 2 0) v_16921)
  v_16923 <- eval (sub v_16920 v_16922)
  v_16924 <- eval (sgt v_16923 (bv_nat 10 255))
  v_16925 <- eval (slt v_16923 (bv_nat 10 0))
  v_16926 <- eval (extract v_16923 2 10)
  v_16927 <- eval (mux v_16925 (bv_nat 8 0) v_16926)
  v_16928 <- eval (mux v_16924 (bv_nat 8 255) v_16927)
  v_16929 <- eval (extract v_16906 16 24)
  v_16930 <- eval (concat (bv_nat 2 0) v_16929)
  v_16931 <- eval (extract v_16910 16 24)
  v_16932 <- eval (concat (bv_nat 2 0) v_16931)
  v_16933 <- eval (sub v_16930 v_16932)
  v_16934 <- eval (sgt v_16933 (bv_nat 10 255))
  v_16935 <- eval (slt v_16933 (bv_nat 10 0))
  v_16936 <- eval (extract v_16933 2 10)
  v_16937 <- eval (mux v_16935 (bv_nat 8 0) v_16936)
  v_16938 <- eval (mux v_16934 (bv_nat 8 255) v_16937)
  v_16939 <- eval (extract v_16906 24 32)
  v_16940 <- eval (concat (bv_nat 2 0) v_16939)
  v_16941 <- eval (extract v_16910 24 32)
  v_16942 <- eval (concat (bv_nat 2 0) v_16941)
  v_16943 <- eval (sub v_16940 v_16942)
  v_16944 <- eval (sgt v_16943 (bv_nat 10 255))
  v_16945 <- eval (slt v_16943 (bv_nat 10 0))
  v_16946 <- eval (extract v_16943 2 10)
  v_16947 <- eval (mux v_16945 (bv_nat 8 0) v_16946)
  v_16948 <- eval (mux v_16944 (bv_nat 8 255) v_16947)
  v_16949 <- eval (extract v_16906 32 40)
  v_16950 <- eval (concat (bv_nat 2 0) v_16949)
  v_16951 <- eval (extract v_16910 32 40)
  v_16952 <- eval (concat (bv_nat 2 0) v_16951)
  v_16953 <- eval (sub v_16950 v_16952)
  v_16954 <- eval (sgt v_16953 (bv_nat 10 255))
  v_16955 <- eval (slt v_16953 (bv_nat 10 0))
  v_16956 <- eval (extract v_16953 2 10)
  v_16957 <- eval (mux v_16955 (bv_nat 8 0) v_16956)
  v_16958 <- eval (mux v_16954 (bv_nat 8 255) v_16957)
  v_16959 <- eval (extract v_16906 40 48)
  v_16960 <- eval (concat (bv_nat 2 0) v_16959)
  v_16961 <- eval (extract v_16910 40 48)
  v_16962 <- eval (concat (bv_nat 2 0) v_16961)
  v_16963 <- eval (sub v_16960 v_16962)
  v_16964 <- eval (sgt v_16963 (bv_nat 10 255))
  v_16965 <- eval (slt v_16963 (bv_nat 10 0))
  v_16966 <- eval (extract v_16963 2 10)
  v_16967 <- eval (mux v_16965 (bv_nat 8 0) v_16966)
  v_16968 <- eval (mux v_16964 (bv_nat 8 255) v_16967)
  v_16969 <- eval (extract v_16906 48 56)
  v_16970 <- eval (concat (bv_nat 2 0) v_16969)
  v_16971 <- eval (extract v_16910 48 56)
  v_16972 <- eval (concat (bv_nat 2 0) v_16971)
  v_16973 <- eval (sub v_16970 v_16972)
  v_16974 <- eval (sgt v_16973 (bv_nat 10 255))
  v_16975 <- eval (slt v_16973 (bv_nat 10 0))
  v_16976 <- eval (extract v_16973 2 10)
  v_16977 <- eval (mux v_16975 (bv_nat 8 0) v_16976)
  v_16978 <- eval (mux v_16974 (bv_nat 8 255) v_16977)
  v_16979 <- eval (extract v_16906 56 64)
  v_16980 <- eval (concat (bv_nat 2 0) v_16979)
  v_16981 <- eval (extract v_16910 56 64)
  v_16982 <- eval (concat (bv_nat 2 0) v_16981)
  v_16983 <- eval (sub v_16980 v_16982)
  v_16984 <- eval (sgt v_16983 (bv_nat 10 255))
  v_16985 <- eval (slt v_16983 (bv_nat 10 0))
  v_16986 <- eval (extract v_16983 2 10)
  v_16987 <- eval (mux v_16985 (bv_nat 8 0) v_16986)
  v_16988 <- eval (mux v_16984 (bv_nat 8 255) v_16987)
  v_16989 <- eval (extract v_16906 64 72)
  v_16990 <- eval (concat (bv_nat 2 0) v_16989)
  v_16991 <- eval (extract v_16910 64 72)
  v_16992 <- eval (concat (bv_nat 2 0) v_16991)
  v_16993 <- eval (sub v_16990 v_16992)
  v_16994 <- eval (sgt v_16993 (bv_nat 10 255))
  v_16995 <- eval (slt v_16993 (bv_nat 10 0))
  v_16996 <- eval (extract v_16993 2 10)
  v_16997 <- eval (mux v_16995 (bv_nat 8 0) v_16996)
  v_16998 <- eval (mux v_16994 (bv_nat 8 255) v_16997)
  v_16999 <- eval (extract v_16906 72 80)
  v_17000 <- eval (concat (bv_nat 2 0) v_16999)
  v_17001 <- eval (extract v_16910 72 80)
  v_17002 <- eval (concat (bv_nat 2 0) v_17001)
  v_17003 <- eval (sub v_17000 v_17002)
  v_17004 <- eval (sgt v_17003 (bv_nat 10 255))
  v_17005 <- eval (slt v_17003 (bv_nat 10 0))
  v_17006 <- eval (extract v_17003 2 10)
  v_17007 <- eval (mux v_17005 (bv_nat 8 0) v_17006)
  v_17008 <- eval (mux v_17004 (bv_nat 8 255) v_17007)
  v_17009 <- eval (extract v_16906 80 88)
  v_17010 <- eval (concat (bv_nat 2 0) v_17009)
  v_17011 <- eval (extract v_16910 80 88)
  v_17012 <- eval (concat (bv_nat 2 0) v_17011)
  v_17013 <- eval (sub v_17010 v_17012)
  v_17014 <- eval (sgt v_17013 (bv_nat 10 255))
  v_17015 <- eval (slt v_17013 (bv_nat 10 0))
  v_17016 <- eval (extract v_17013 2 10)
  v_17017 <- eval (mux v_17015 (bv_nat 8 0) v_17016)
  v_17018 <- eval (mux v_17014 (bv_nat 8 255) v_17017)
  v_17019 <- eval (extract v_16906 88 96)
  v_17020 <- eval (concat (bv_nat 2 0) v_17019)
  v_17021 <- eval (extract v_16910 88 96)
  v_17022 <- eval (concat (bv_nat 2 0) v_17021)
  v_17023 <- eval (sub v_17020 v_17022)
  v_17024 <- eval (sgt v_17023 (bv_nat 10 255))
  v_17025 <- eval (slt v_17023 (bv_nat 10 0))
  v_17026 <- eval (extract v_17023 2 10)
  v_17027 <- eval (mux v_17025 (bv_nat 8 0) v_17026)
  v_17028 <- eval (mux v_17024 (bv_nat 8 255) v_17027)
  v_17029 <- eval (extract v_16906 96 104)
  v_17030 <- eval (concat (bv_nat 2 0) v_17029)
  v_17031 <- eval (extract v_16910 96 104)
  v_17032 <- eval (concat (bv_nat 2 0) v_17031)
  v_17033 <- eval (sub v_17030 v_17032)
  v_17034 <- eval (sgt v_17033 (bv_nat 10 255))
  v_17035 <- eval (slt v_17033 (bv_nat 10 0))
  v_17036 <- eval (extract v_17033 2 10)
  v_17037 <- eval (mux v_17035 (bv_nat 8 0) v_17036)
  v_17038 <- eval (mux v_17034 (bv_nat 8 255) v_17037)
  v_17039 <- eval (extract v_16906 104 112)
  v_17040 <- eval (concat (bv_nat 2 0) v_17039)
  v_17041 <- eval (extract v_16910 104 112)
  v_17042 <- eval (concat (bv_nat 2 0) v_17041)
  v_17043 <- eval (sub v_17040 v_17042)
  v_17044 <- eval (sgt v_17043 (bv_nat 10 255))
  v_17045 <- eval (slt v_17043 (bv_nat 10 0))
  v_17046 <- eval (extract v_17043 2 10)
  v_17047 <- eval (mux v_17045 (bv_nat 8 0) v_17046)
  v_17048 <- eval (mux v_17044 (bv_nat 8 255) v_17047)
  v_17049 <- eval (extract v_16906 112 120)
  v_17050 <- eval (concat (bv_nat 2 0) v_17049)
  v_17051 <- eval (extract v_16910 112 120)
  v_17052 <- eval (concat (bv_nat 2 0) v_17051)
  v_17053 <- eval (sub v_17050 v_17052)
  v_17054 <- eval (sgt v_17053 (bv_nat 10 255))
  v_17055 <- eval (slt v_17053 (bv_nat 10 0))
  v_17056 <- eval (extract v_17053 2 10)
  v_17057 <- eval (mux v_17055 (bv_nat 8 0) v_17056)
  v_17058 <- eval (mux v_17054 (bv_nat 8 255) v_17057)
  v_17059 <- eval (extract v_16906 120 128)
  v_17060 <- eval (concat (bv_nat 2 0) v_17059)
  v_17061 <- eval (extract v_16910 120 128)
  v_17062 <- eval (concat (bv_nat 2 0) v_17061)
  v_17063 <- eval (sub v_17060 v_17062)
  v_17064 <- eval (sgt v_17063 (bv_nat 10 255))
  v_17065 <- eval (slt v_17063 (bv_nat 10 0))
  v_17066 <- eval (extract v_17063 2 10)
  v_17067 <- eval (mux v_17065 (bv_nat 8 0) v_17066)
  v_17068 <- eval (mux v_17064 (bv_nat 8 255) v_17067)
  v_17069 <- eval (extract v_16906 128 136)
  v_17070 <- eval (concat (bv_nat 2 0) v_17069)
  v_17071 <- eval (extract v_16910 128 136)
  v_17072 <- eval (concat (bv_nat 2 0) v_17071)
  v_17073 <- eval (sub v_17070 v_17072)
  v_17074 <- eval (sgt v_17073 (bv_nat 10 255))
  v_17075 <- eval (slt v_17073 (bv_nat 10 0))
  v_17076 <- eval (extract v_17073 2 10)
  v_17077 <- eval (mux v_17075 (bv_nat 8 0) v_17076)
  v_17078 <- eval (mux v_17074 (bv_nat 8 255) v_17077)
  v_17079 <- eval (extract v_16906 136 144)
  v_17080 <- eval (concat (bv_nat 2 0) v_17079)
  v_17081 <- eval (extract v_16910 136 144)
  v_17082 <- eval (concat (bv_nat 2 0) v_17081)
  v_17083 <- eval (sub v_17080 v_17082)
  v_17084 <- eval (sgt v_17083 (bv_nat 10 255))
  v_17085 <- eval (slt v_17083 (bv_nat 10 0))
  v_17086 <- eval (extract v_17083 2 10)
  v_17087 <- eval (mux v_17085 (bv_nat 8 0) v_17086)
  v_17088 <- eval (mux v_17084 (bv_nat 8 255) v_17087)
  v_17089 <- eval (extract v_16906 144 152)
  v_17090 <- eval (concat (bv_nat 2 0) v_17089)
  v_17091 <- eval (extract v_16910 144 152)
  v_17092 <- eval (concat (bv_nat 2 0) v_17091)
  v_17093 <- eval (sub v_17090 v_17092)
  v_17094 <- eval (sgt v_17093 (bv_nat 10 255))
  v_17095 <- eval (slt v_17093 (bv_nat 10 0))
  v_17096 <- eval (extract v_17093 2 10)
  v_17097 <- eval (mux v_17095 (bv_nat 8 0) v_17096)
  v_17098 <- eval (mux v_17094 (bv_nat 8 255) v_17097)
  v_17099 <- eval (extract v_16906 152 160)
  v_17100 <- eval (concat (bv_nat 2 0) v_17099)
  v_17101 <- eval (extract v_16910 152 160)
  v_17102 <- eval (concat (bv_nat 2 0) v_17101)
  v_17103 <- eval (sub v_17100 v_17102)
  v_17104 <- eval (sgt v_17103 (bv_nat 10 255))
  v_17105 <- eval (slt v_17103 (bv_nat 10 0))
  v_17106 <- eval (extract v_17103 2 10)
  v_17107 <- eval (mux v_17105 (bv_nat 8 0) v_17106)
  v_17108 <- eval (mux v_17104 (bv_nat 8 255) v_17107)
  v_17109 <- eval (extract v_16906 160 168)
  v_17110 <- eval (concat (bv_nat 2 0) v_17109)
  v_17111 <- eval (extract v_16910 160 168)
  v_17112 <- eval (concat (bv_nat 2 0) v_17111)
  v_17113 <- eval (sub v_17110 v_17112)
  v_17114 <- eval (sgt v_17113 (bv_nat 10 255))
  v_17115 <- eval (slt v_17113 (bv_nat 10 0))
  v_17116 <- eval (extract v_17113 2 10)
  v_17117 <- eval (mux v_17115 (bv_nat 8 0) v_17116)
  v_17118 <- eval (mux v_17114 (bv_nat 8 255) v_17117)
  v_17119 <- eval (extract v_16906 168 176)
  v_17120 <- eval (concat (bv_nat 2 0) v_17119)
  v_17121 <- eval (extract v_16910 168 176)
  v_17122 <- eval (concat (bv_nat 2 0) v_17121)
  v_17123 <- eval (sub v_17120 v_17122)
  v_17124 <- eval (sgt v_17123 (bv_nat 10 255))
  v_17125 <- eval (slt v_17123 (bv_nat 10 0))
  v_17126 <- eval (extract v_17123 2 10)
  v_17127 <- eval (mux v_17125 (bv_nat 8 0) v_17126)
  v_17128 <- eval (mux v_17124 (bv_nat 8 255) v_17127)
  v_17129 <- eval (extract v_16906 176 184)
  v_17130 <- eval (concat (bv_nat 2 0) v_17129)
  v_17131 <- eval (extract v_16910 176 184)
  v_17132 <- eval (concat (bv_nat 2 0) v_17131)
  v_17133 <- eval (sub v_17130 v_17132)
  v_17134 <- eval (sgt v_17133 (bv_nat 10 255))
  v_17135 <- eval (slt v_17133 (bv_nat 10 0))
  v_17136 <- eval (extract v_17133 2 10)
  v_17137 <- eval (mux v_17135 (bv_nat 8 0) v_17136)
  v_17138 <- eval (mux v_17134 (bv_nat 8 255) v_17137)
  v_17139 <- eval (extract v_16906 184 192)
  v_17140 <- eval (concat (bv_nat 2 0) v_17139)
  v_17141 <- eval (extract v_16910 184 192)
  v_17142 <- eval (concat (bv_nat 2 0) v_17141)
  v_17143 <- eval (sub v_17140 v_17142)
  v_17144 <- eval (sgt v_17143 (bv_nat 10 255))
  v_17145 <- eval (slt v_17143 (bv_nat 10 0))
  v_17146 <- eval (extract v_17143 2 10)
  v_17147 <- eval (mux v_17145 (bv_nat 8 0) v_17146)
  v_17148 <- eval (mux v_17144 (bv_nat 8 255) v_17147)
  v_17149 <- eval (extract v_16906 192 200)
  v_17150 <- eval (concat (bv_nat 2 0) v_17149)
  v_17151 <- eval (extract v_16910 192 200)
  v_17152 <- eval (concat (bv_nat 2 0) v_17151)
  v_17153 <- eval (sub v_17150 v_17152)
  v_17154 <- eval (sgt v_17153 (bv_nat 10 255))
  v_17155 <- eval (slt v_17153 (bv_nat 10 0))
  v_17156 <- eval (extract v_17153 2 10)
  v_17157 <- eval (mux v_17155 (bv_nat 8 0) v_17156)
  v_17158 <- eval (mux v_17154 (bv_nat 8 255) v_17157)
  v_17159 <- eval (extract v_16906 200 208)
  v_17160 <- eval (concat (bv_nat 2 0) v_17159)
  v_17161 <- eval (extract v_16910 200 208)
  v_17162 <- eval (concat (bv_nat 2 0) v_17161)
  v_17163 <- eval (sub v_17160 v_17162)
  v_17164 <- eval (sgt v_17163 (bv_nat 10 255))
  v_17165 <- eval (slt v_17163 (bv_nat 10 0))
  v_17166 <- eval (extract v_17163 2 10)
  v_17167 <- eval (mux v_17165 (bv_nat 8 0) v_17166)
  v_17168 <- eval (mux v_17164 (bv_nat 8 255) v_17167)
  v_17169 <- eval (extract v_16906 208 216)
  v_17170 <- eval (concat (bv_nat 2 0) v_17169)
  v_17171 <- eval (extract v_16910 208 216)
  v_17172 <- eval (concat (bv_nat 2 0) v_17171)
  v_17173 <- eval (sub v_17170 v_17172)
  v_17174 <- eval (sgt v_17173 (bv_nat 10 255))
  v_17175 <- eval (slt v_17173 (bv_nat 10 0))
  v_17176 <- eval (extract v_17173 2 10)
  v_17177 <- eval (mux v_17175 (bv_nat 8 0) v_17176)
  v_17178 <- eval (mux v_17174 (bv_nat 8 255) v_17177)
  v_17179 <- eval (extract v_16906 216 224)
  v_17180 <- eval (concat (bv_nat 2 0) v_17179)
  v_17181 <- eval (extract v_16910 216 224)
  v_17182 <- eval (concat (bv_nat 2 0) v_17181)
  v_17183 <- eval (sub v_17180 v_17182)
  v_17184 <- eval (sgt v_17183 (bv_nat 10 255))
  v_17185 <- eval (slt v_17183 (bv_nat 10 0))
  v_17186 <- eval (extract v_17183 2 10)
  v_17187 <- eval (mux v_17185 (bv_nat 8 0) v_17186)
  v_17188 <- eval (mux v_17184 (bv_nat 8 255) v_17187)
  v_17189 <- eval (extract v_16906 224 232)
  v_17190 <- eval (concat (bv_nat 2 0) v_17189)
  v_17191 <- eval (extract v_16910 224 232)
  v_17192 <- eval (concat (bv_nat 2 0) v_17191)
  v_17193 <- eval (sub v_17190 v_17192)
  v_17194 <- eval (sgt v_17193 (bv_nat 10 255))
  v_17195 <- eval (slt v_17193 (bv_nat 10 0))
  v_17196 <- eval (extract v_17193 2 10)
  v_17197 <- eval (mux v_17195 (bv_nat 8 0) v_17196)
  v_17198 <- eval (mux v_17194 (bv_nat 8 255) v_17197)
  v_17199 <- eval (extract v_16906 232 240)
  v_17200 <- eval (concat (bv_nat 2 0) v_17199)
  v_17201 <- eval (extract v_16910 232 240)
  v_17202 <- eval (concat (bv_nat 2 0) v_17201)
  v_17203 <- eval (sub v_17200 v_17202)
  v_17204 <- eval (sgt v_17203 (bv_nat 10 255))
  v_17205 <- eval (slt v_17203 (bv_nat 10 0))
  v_17206 <- eval (extract v_17203 2 10)
  v_17207 <- eval (mux v_17205 (bv_nat 8 0) v_17206)
  v_17208 <- eval (mux v_17204 (bv_nat 8 255) v_17207)
  v_17209 <- eval (extract v_16906 240 248)
  v_17210 <- eval (concat (bv_nat 2 0) v_17209)
  v_17211 <- eval (extract v_16910 240 248)
  v_17212 <- eval (concat (bv_nat 2 0) v_17211)
  v_17213 <- eval (sub v_17210 v_17212)
  v_17214 <- eval (sgt v_17213 (bv_nat 10 255))
  v_17215 <- eval (slt v_17213 (bv_nat 10 0))
  v_17216 <- eval (extract v_17213 2 10)
  v_17217 <- eval (mux v_17215 (bv_nat 8 0) v_17216)
  v_17218 <- eval (mux v_17214 (bv_nat 8 255) v_17217)
  v_17219 <- eval (extract v_16906 248 256)
  v_17220 <- eval (concat (bv_nat 2 0) v_17219)
  v_17221 <- eval (extract v_16910 248 256)
  v_17222 <- eval (concat (bv_nat 2 0) v_17221)
  v_17223 <- eval (sub v_17220 v_17222)
  v_17224 <- eval (sgt v_17223 (bv_nat 10 255))
  v_17225 <- eval (slt v_17223 (bv_nat 10 0))
  v_17226 <- eval (extract v_17223 2 10)
  v_17227 <- eval (mux v_17225 (bv_nat 8 0) v_17226)
  v_17228 <- eval (mux v_17224 (bv_nat 8 255) v_17227)
  v_17229 <- eval (concat v_17218 v_17228)
  v_17230 <- eval (concat v_17208 v_17229)
  v_17231 <- eval (concat v_17198 v_17230)
  v_17232 <- eval (concat v_17188 v_17231)
  v_17233 <- eval (concat v_17178 v_17232)
  v_17234 <- eval (concat v_17168 v_17233)
  v_17235 <- eval (concat v_17158 v_17234)
  v_17236 <- eval (concat v_17148 v_17235)
  v_17237 <- eval (concat v_17138 v_17236)
  v_17238 <- eval (concat v_17128 v_17237)
  v_17239 <- eval (concat v_17118 v_17238)
  v_17240 <- eval (concat v_17108 v_17239)
  v_17241 <- eval (concat v_17098 v_17240)
  v_17242 <- eval (concat v_17088 v_17241)
  v_17243 <- eval (concat v_17078 v_17242)
  v_17244 <- eval (concat v_17068 v_17243)
  v_17245 <- eval (concat v_17058 v_17244)
  v_17246 <- eval (concat v_17048 v_17245)
  v_17247 <- eval (concat v_17038 v_17246)
  v_17248 <- eval (concat v_17028 v_17247)
  v_17249 <- eval (concat v_17018 v_17248)
  v_17250 <- eval (concat v_17008 v_17249)
  v_17251 <- eval (concat v_16998 v_17250)
  v_17252 <- eval (concat v_16988 v_17251)
  v_17253 <- eval (concat v_16978 v_17252)
  v_17254 <- eval (concat v_16968 v_17253)
  v_17255 <- eval (concat v_16958 v_17254)
  v_17256 <- eval (concat v_16948 v_17255)
  v_17257 <- eval (concat v_16938 v_17256)
  v_17258 <- eval (concat v_16928 v_17257)
  v_17259 <- eval (concat v_16918 v_17258)
  setRegister (v_3302 : Ymm) v_17259
==========================================
vpsubusw_X86-SYNTAX (v_3311 : Mem) (v_3312 : Xmm) (v_3313 : Xmm)
  v_17261 <- getRegister (v_3312 : Xmm)
  v_17262 <- eval (extract v_17261 0 16)
  v_17263 <- eval (concat (bv_nat 2 0) v_17262)
  v_17264 <- evaluateAddress (v_3311 : Mem)
  v_17265 <- load v_17264 16
  v_17266 <- eval (extract v_17265 0 16)
  v_17267 <- eval (concat (bv_nat 2 0) v_17266)
  v_17268 <- eval (sub v_17263 v_17267)
  v_17269 <- eval (sgt v_17268 (bv_nat 18 65535))
  v_17270 <- eval (slt v_17268 (bv_nat 18 0))
  v_17271 <- eval (extract v_17268 2 18)
  v_17272 <- eval (mux v_17270 (bv_nat 16 0) v_17271)
  v_17273 <- eval (mux v_17269 (bv_nat 16 65535) v_17272)
  v_17274 <- eval (extract v_17261 16 32)
  v_17275 <- eval (concat (bv_nat 2 0) v_17274)
  v_17276 <- eval (extract v_17265 16 32)
  v_17277 <- eval (concat (bv_nat 2 0) v_17276)
  v_17278 <- eval (sub v_17275 v_17277)
  v_17279 <- eval (sgt v_17278 (bv_nat 18 65535))
  v_17280 <- eval (slt v_17278 (bv_nat 18 0))
  v_17281 <- eval (extract v_17278 2 18)
  v_17282 <- eval (mux v_17280 (bv_nat 16 0) v_17281)
  v_17283 <- eval (mux v_17279 (bv_nat 16 65535) v_17282)
  v_17284 <- eval (extract v_17261 32 48)
  v_17285 <- eval (concat (bv_nat 2 0) v_17284)
  v_17286 <- eval (extract v_17265 32 48)
  v_17287 <- eval (concat (bv_nat 2 0) v_17286)
  v_17288 <- eval (sub v_17285 v_17287)
  v_17289 <- eval (sgt v_17288 (bv_nat 18 65535))
  v_17290 <- eval (slt v_17288 (bv_nat 18 0))
  v_17291 <- eval (extract v_17288 2 18)
  v_17292 <- eval (mux v_17290 (bv_nat 16 0) v_17291)
  v_17293 <- eval (mux v_17289 (bv_nat 16 65535) v_17292)
  v_17294 <- eval (extract v_17261 48 64)
  v_17295 <- eval (concat (bv_nat 2 0) v_17294)
  v_17296 <- eval (extract v_17265 48 64)
  v_17297 <- eval (concat (bv_nat 2 0) v_17296)
  v_17298 <- eval (sub v_17295 v_17297)
  v_17299 <- eval (sgt v_17298 (bv_nat 18 65535))
  v_17300 <- eval (slt v_17298 (bv_nat 18 0))
  v_17301 <- eval (extract v_17298 2 18)
  v_17302 <- eval (mux v_17300 (bv_nat 16 0) v_17301)
  v_17303 <- eval (mux v_17299 (bv_nat 16 65535) v_17302)
  v_17304 <- eval (extract v_17261 64 80)
  v_17305 <- eval (concat (bv_nat 2 0) v_17304)
  v_17306 <- eval (extract v_17265 64 80)
  v_17307 <- eval (concat (bv_nat 2 0) v_17306)
  v_17308 <- eval (sub v_17305 v_17307)
  v_17309 <- eval (sgt v_17308 (bv_nat 18 65535))
  v_17310 <- eval (slt v_17308 (bv_nat 18 0))
  v_17311 <- eval (extract v_17308 2 18)
  v_17312 <- eval (mux v_17310 (bv_nat 16 0) v_17311)
  v_17313 <- eval (mux v_17309 (bv_nat 16 65535) v_17312)
  v_17314 <- eval (extract v_17261 80 96)
  v_17315 <- eval (concat (bv_nat 2 0) v_17314)
  v_17316 <- eval (extract v_17265 80 96)
  v_17317 <- eval (concat (bv_nat 2 0) v_17316)
  v_17318 <- eval (sub v_17315 v_17317)
  v_17319 <- eval (sgt v_17318 (bv_nat 18 65535))
  v_17320 <- eval (slt v_17318 (bv_nat 18 0))
  v_17321 <- eval (extract v_17318 2 18)
  v_17322 <- eval (mux v_17320 (bv_nat 16 0) v_17321)
  v_17323 <- eval (mux v_17319 (bv_nat 16 65535) v_17322)
  v_17324 <- eval (extract v_17261 96 112)
  v_17325 <- eval (concat (bv_nat 2 0) v_17324)
  v_17326 <- eval (extract v_17265 96 112)
  v_17327 <- eval (concat (bv_nat 2 0) v_17326)
  v_17328 <- eval (sub v_17325 v_17327)
  v_17329 <- eval (sgt v_17328 (bv_nat 18 65535))
  v_17330 <- eval (slt v_17328 (bv_nat 18 0))
  v_17331 <- eval (extract v_17328 2 18)
  v_17332 <- eval (mux v_17330 (bv_nat 16 0) v_17331)
  v_17333 <- eval (mux v_17329 (bv_nat 16 65535) v_17332)
  v_17334 <- eval (extract v_17261 112 128)
  v_17335 <- eval (concat (bv_nat 2 0) v_17334)
  v_17336 <- eval (extract v_17265 112 128)
  v_17337 <- eval (concat (bv_nat 2 0) v_17336)
  v_17338 <- eval (sub v_17335 v_17337)
  v_17339 <- eval (sgt v_17338 (bv_nat 18 65535))
  v_17340 <- eval (slt v_17338 (bv_nat 18 0))
  v_17341 <- eval (extract v_17338 2 18)
  v_17342 <- eval (mux v_17340 (bv_nat 16 0) v_17341)
  v_17343 <- eval (mux v_17339 (bv_nat 16 65535) v_17342)
  v_17344 <- eval (concat v_17333 v_17343)
  v_17345 <- eval (concat v_17323 v_17344)
  v_17346 <- eval (concat v_17313 v_17345)
  v_17347 <- eval (concat v_17303 v_17346)
  v_17348 <- eval (concat v_17293 v_17347)
  v_17349 <- eval (concat v_17283 v_17348)
  v_17350 <- eval (concat v_17273 v_17349)
  setRegister (v_3313 : Xmm) v_17350
==========================================
vpsubusw_X86-SYNTAX (v_3322 : Mem) (v_3323 : Ymm) (v_3324 : Ymm)
  v_17352 <- getRegister (v_3323 : Ymm)
  v_17353 <- eval (extract v_17352 0 16)
  v_17354 <- eval (concat (bv_nat 2 0) v_17353)
  v_17355 <- evaluateAddress (v_3322 : Mem)
  v_17356 <- load v_17355 32
  v_17357 <- eval (extract v_17356 0 16)
  v_17358 <- eval (concat (bv_nat 2 0) v_17357)
  v_17359 <- eval (sub v_17354 v_17358)
  v_17360 <- eval (sgt v_17359 (bv_nat 18 65535))
  v_17361 <- eval (slt v_17359 (bv_nat 18 0))
  v_17362 <- eval (extract v_17359 2 18)
  v_17363 <- eval (mux v_17361 (bv_nat 16 0) v_17362)
  v_17364 <- eval (mux v_17360 (bv_nat 16 65535) v_17363)
  v_17365 <- eval (extract v_17352 16 32)
  v_17366 <- eval (concat (bv_nat 2 0) v_17365)
  v_17367 <- eval (extract v_17356 16 32)
  v_17368 <- eval (concat (bv_nat 2 0) v_17367)
  v_17369 <- eval (sub v_17366 v_17368)
  v_17370 <- eval (sgt v_17369 (bv_nat 18 65535))
  v_17371 <- eval (slt v_17369 (bv_nat 18 0))
  v_17372 <- eval (extract v_17369 2 18)
  v_17373 <- eval (mux v_17371 (bv_nat 16 0) v_17372)
  v_17374 <- eval (mux v_17370 (bv_nat 16 65535) v_17373)
  v_17375 <- eval (extract v_17352 32 48)
  v_17376 <- eval (concat (bv_nat 2 0) v_17375)
  v_17377 <- eval (extract v_17356 32 48)
  v_17378 <- eval (concat (bv_nat 2 0) v_17377)
  v_17379 <- eval (sub v_17376 v_17378)
  v_17380 <- eval (sgt v_17379 (bv_nat 18 65535))
  v_17381 <- eval (slt v_17379 (bv_nat 18 0))
  v_17382 <- eval (extract v_17379 2 18)
  v_17383 <- eval (mux v_17381 (bv_nat 16 0) v_17382)
  v_17384 <- eval (mux v_17380 (bv_nat 16 65535) v_17383)
  v_17385 <- eval (extract v_17352 48 64)
  v_17386 <- eval (concat (bv_nat 2 0) v_17385)
  v_17387 <- eval (extract v_17356 48 64)
  v_17388 <- eval (concat (bv_nat 2 0) v_17387)
  v_17389 <- eval (sub v_17386 v_17388)
  v_17390 <- eval (sgt v_17389 (bv_nat 18 65535))
  v_17391 <- eval (slt v_17389 (bv_nat 18 0))
  v_17392 <- eval (extract v_17389 2 18)
  v_17393 <- eval (mux v_17391 (bv_nat 16 0) v_17392)
  v_17394 <- eval (mux v_17390 (bv_nat 16 65535) v_17393)
  v_17395 <- eval (extract v_17352 64 80)
  v_17396 <- eval (concat (bv_nat 2 0) v_17395)
  v_17397 <- eval (extract v_17356 64 80)
  v_17398 <- eval (concat (bv_nat 2 0) v_17397)
  v_17399 <- eval (sub v_17396 v_17398)
  v_17400 <- eval (sgt v_17399 (bv_nat 18 65535))
  v_17401 <- eval (slt v_17399 (bv_nat 18 0))
  v_17402 <- eval (extract v_17399 2 18)
  v_17403 <- eval (mux v_17401 (bv_nat 16 0) v_17402)
  v_17404 <- eval (mux v_17400 (bv_nat 16 65535) v_17403)
  v_17405 <- eval (extract v_17352 80 96)
  v_17406 <- eval (concat (bv_nat 2 0) v_17405)
  v_17407 <- eval (extract v_17356 80 96)
  v_17408 <- eval (concat (bv_nat 2 0) v_17407)
  v_17409 <- eval (sub v_17406 v_17408)
  v_17410 <- eval (sgt v_17409 (bv_nat 18 65535))
  v_17411 <- eval (slt v_17409 (bv_nat 18 0))
  v_17412 <- eval (extract v_17409 2 18)
  v_17413 <- eval (mux v_17411 (bv_nat 16 0) v_17412)
  v_17414 <- eval (mux v_17410 (bv_nat 16 65535) v_17413)
  v_17415 <- eval (extract v_17352 96 112)
  v_17416 <- eval (concat (bv_nat 2 0) v_17415)
  v_17417 <- eval (extract v_17356 96 112)
  v_17418 <- eval (concat (bv_nat 2 0) v_17417)
  v_17419 <- eval (sub v_17416 v_17418)
  v_17420 <- eval (sgt v_17419 (bv_nat 18 65535))
  v_17421 <- eval (slt v_17419 (bv_nat 18 0))
  v_17422 <- eval (extract v_17419 2 18)
  v_17423 <- eval (mux v_17421 (bv_nat 16 0) v_17422)
  v_17424 <- eval (mux v_17420 (bv_nat 16 65535) v_17423)
  v_17425 <- eval (extract v_17352 112 128)
  v_17426 <- eval (concat (bv_nat 2 0) v_17425)
  v_17427 <- eval (extract v_17356 112 128)
  v_17428 <- eval (concat (bv_nat 2 0) v_17427)
  v_17429 <- eval (sub v_17426 v_17428)
  v_17430 <- eval (sgt v_17429 (bv_nat 18 65535))
  v_17431 <- eval (slt v_17429 (bv_nat 18 0))
  v_17432 <- eval (extract v_17429 2 18)
  v_17433 <- eval (mux v_17431 (bv_nat 16 0) v_17432)
  v_17434 <- eval (mux v_17430 (bv_nat 16 65535) v_17433)
  v_17435 <- eval (extract v_17352 128 144)
  v_17436 <- eval (concat (bv_nat 2 0) v_17435)
  v_17437 <- eval (extract v_17356 128 144)
  v_17438 <- eval (concat (bv_nat 2 0) v_17437)
  v_17439 <- eval (sub v_17436 v_17438)
  v_17440 <- eval (sgt v_17439 (bv_nat 18 65535))
  v_17441 <- eval (slt v_17439 (bv_nat 18 0))
  v_17442 <- eval (extract v_17439 2 18)
  v_17443 <- eval (mux v_17441 (bv_nat 16 0) v_17442)
  v_17444 <- eval (mux v_17440 (bv_nat 16 65535) v_17443)
  v_17445 <- eval (extract v_17352 144 160)
  v_17446 <- eval (concat (bv_nat 2 0) v_17445)
  v_17447 <- eval (extract v_17356 144 160)
  v_17448 <- eval (concat (bv_nat 2 0) v_17447)
  v_17449 <- eval (sub v_17446 v_17448)
  v_17450 <- eval (sgt v_17449 (bv_nat 18 65535))
  v_17451 <- eval (slt v_17449 (bv_nat 18 0))
  v_17452 <- eval (extract v_17449 2 18)
  v_17453 <- eval (mux v_17451 (bv_nat 16 0) v_17452)
  v_17454 <- eval (mux v_17450 (bv_nat 16 65535) v_17453)
  v_17455 <- eval (extract v_17352 160 176)
  v_17456 <- eval (concat (bv_nat 2 0) v_17455)
  v_17457 <- eval (extract v_17356 160 176)
  v_17458 <- eval (concat (bv_nat 2 0) v_17457)
  v_17459 <- eval (sub v_17456 v_17458)
  v_17460 <- eval (sgt v_17459 (bv_nat 18 65535))
  v_17461 <- eval (slt v_17459 (bv_nat 18 0))
  v_17462 <- eval (extract v_17459 2 18)
  v_17463 <- eval (mux v_17461 (bv_nat 16 0) v_17462)
  v_17464 <- eval (mux v_17460 (bv_nat 16 65535) v_17463)
  v_17465 <- eval (extract v_17352 176 192)
  v_17466 <- eval (concat (bv_nat 2 0) v_17465)
  v_17467 <- eval (extract v_17356 176 192)
  v_17468 <- eval (concat (bv_nat 2 0) v_17467)
  v_17469 <- eval (sub v_17466 v_17468)
  v_17470 <- eval (sgt v_17469 (bv_nat 18 65535))
  v_17471 <- eval (slt v_17469 (bv_nat 18 0))
  v_17472 <- eval (extract v_17469 2 18)
  v_17473 <- eval (mux v_17471 (bv_nat 16 0) v_17472)
  v_17474 <- eval (mux v_17470 (bv_nat 16 65535) v_17473)
  v_17475 <- eval (extract v_17352 192 208)
  v_17476 <- eval (concat (bv_nat 2 0) v_17475)
  v_17477 <- eval (extract v_17356 192 208)
  v_17478 <- eval (concat (bv_nat 2 0) v_17477)
  v_17479 <- eval (sub v_17476 v_17478)
  v_17480 <- eval (sgt v_17479 (bv_nat 18 65535))
  v_17481 <- eval (slt v_17479 (bv_nat 18 0))
  v_17482 <- eval (extract v_17479 2 18)
  v_17483 <- eval (mux v_17481 (bv_nat 16 0) v_17482)
  v_17484 <- eval (mux v_17480 (bv_nat 16 65535) v_17483)
  v_17485 <- eval (extract v_17352 208 224)
  v_17486 <- eval (concat (bv_nat 2 0) v_17485)
  v_17487 <- eval (extract v_17356 208 224)
  v_17488 <- eval (concat (bv_nat 2 0) v_17487)
  v_17489 <- eval (sub v_17486 v_17488)
  v_17490 <- eval (sgt v_17489 (bv_nat 18 65535))
  v_17491 <- eval (slt v_17489 (bv_nat 18 0))
  v_17492 <- eval (extract v_17489 2 18)
  v_17493 <- eval (mux v_17491 (bv_nat 16 0) v_17492)
  v_17494 <- eval (mux v_17490 (bv_nat 16 65535) v_17493)
  v_17495 <- eval (extract v_17352 224 240)
  v_17496 <- eval (concat (bv_nat 2 0) v_17495)
  v_17497 <- eval (extract v_17356 224 240)
  v_17498 <- eval (concat (bv_nat 2 0) v_17497)
  v_17499 <- eval (sub v_17496 v_17498)
  v_17500 <- eval (sgt v_17499 (bv_nat 18 65535))
  v_17501 <- eval (slt v_17499 (bv_nat 18 0))
  v_17502 <- eval (extract v_17499 2 18)
  v_17503 <- eval (mux v_17501 (bv_nat 16 0) v_17502)
  v_17504 <- eval (mux v_17500 (bv_nat 16 65535) v_17503)
  v_17505 <- eval (extract v_17352 240 256)
  v_17506 <- eval (concat (bv_nat 2 0) v_17505)
  v_17507 <- eval (extract v_17356 240 256)
  v_17508 <- eval (concat (bv_nat 2 0) v_17507)
  v_17509 <- eval (sub v_17506 v_17508)
  v_17510 <- eval (sgt v_17509 (bv_nat 18 65535))
  v_17511 <- eval (slt v_17509 (bv_nat 18 0))
  v_17512 <- eval (extract v_17509 2 18)
  v_17513 <- eval (mux v_17511 (bv_nat 16 0) v_17512)
  v_17514 <- eval (mux v_17510 (bv_nat 16 65535) v_17513)
  v_17515 <- eval (concat v_17504 v_17514)
  v_17516 <- eval (concat v_17494 v_17515)
  v_17517 <- eval (concat v_17484 v_17516)
  v_17518 <- eval (concat v_17474 v_17517)
  v_17519 <- eval (concat v_17464 v_17518)
  v_17520 <- eval (concat v_17454 v_17519)
  v_17521 <- eval (concat v_17444 v_17520)
  v_17522 <- eval (concat v_17434 v_17521)
  v_17523 <- eval (concat v_17424 v_17522)
  v_17524 <- eval (concat v_17414 v_17523)
  v_17525 <- eval (concat v_17404 v_17524)
  v_17526 <- eval (concat v_17394 v_17525)
  v_17527 <- eval (concat v_17384 v_17526)
  v_17528 <- eval (concat v_17374 v_17527)
  v_17529 <- eval (concat v_17364 v_17528)
  setRegister (v_3324 : Ymm) v_17529
==========================================
vpsubw_X86-SYNTAX (v_3333 : Mem) (v_3334 : Xmm) (v_3335 : Xmm)
  v_17531 <- getRegister (v_3334 : Xmm)
  v_17532 <- eval (extract v_17531 0 16)
  v_17533 <- evaluateAddress (v_3333 : Mem)
  v_17534 <- load v_17533 16
  v_17535 <- eval (extract v_17534 0 16)
  v_17536 <- eval (sub v_17532 v_17535)
  v_17537 <- eval (extract v_17531 16 32)
  v_17538 <- eval (extract v_17534 16 32)
  v_17539 <- eval (sub v_17537 v_17538)
  v_17540 <- eval (extract v_17531 32 48)
  v_17541 <- eval (extract v_17534 32 48)
  v_17542 <- eval (sub v_17540 v_17541)
  v_17543 <- eval (extract v_17531 48 64)
  v_17544 <- eval (extract v_17534 48 64)
  v_17545 <- eval (sub v_17543 v_17544)
  v_17546 <- eval (extract v_17531 64 80)
  v_17547 <- eval (extract v_17534 64 80)
  v_17548 <- eval (sub v_17546 v_17547)
  v_17549 <- eval (extract v_17531 80 96)
  v_17550 <- eval (extract v_17534 80 96)
  v_17551 <- eval (sub v_17549 v_17550)
  v_17552 <- eval (extract v_17531 96 112)
  v_17553 <- eval (extract v_17534 96 112)
  v_17554 <- eval (sub v_17552 v_17553)
  v_17555 <- eval (extract v_17531 112 128)
  v_17556 <- eval (extract v_17534 112 128)
  v_17557 <- eval (sub v_17555 v_17556)
  v_17558 <- eval (concat v_17554 v_17557)
  v_17559 <- eval (concat v_17551 v_17558)
  v_17560 <- eval (concat v_17548 v_17559)
  v_17561 <- eval (concat v_17545 v_17560)
  v_17562 <- eval (concat v_17542 v_17561)
  v_17563 <- eval (concat v_17539 v_17562)
  v_17564 <- eval (concat v_17536 v_17563)
  setRegister (v_3335 : Xmm) v_17564
==========================================
vpsubw_X86-SYNTAX (v_3344 : Mem) (v_3345 : Ymm) (v_3346 : Ymm)
  v_17566 <- getRegister (v_3345 : Ymm)
  v_17567 <- eval (extract v_17566 0 16)
  v_17568 <- evaluateAddress (v_3344 : Mem)
  v_17569 <- load v_17568 32
  v_17570 <- eval (extract v_17569 0 16)
  v_17571 <- eval (sub v_17567 v_17570)
  v_17572 <- eval (extract v_17566 16 32)
  v_17573 <- eval (extract v_17569 16 32)
  v_17574 <- eval (sub v_17572 v_17573)
  v_17575 <- eval (extract v_17566 32 48)
  v_17576 <- eval (extract v_17569 32 48)
  v_17577 <- eval (sub v_17575 v_17576)
  v_17578 <- eval (extract v_17566 48 64)
  v_17579 <- eval (extract v_17569 48 64)
  v_17580 <- eval (sub v_17578 v_17579)
  v_17581 <- eval (extract v_17566 64 80)
  v_17582 <- eval (extract v_17569 64 80)
  v_17583 <- eval (sub v_17581 v_17582)
  v_17584 <- eval (extract v_17566 80 96)
  v_17585 <- eval (extract v_17569 80 96)
  v_17586 <- eval (sub v_17584 v_17585)
  v_17587 <- eval (extract v_17566 96 112)
  v_17588 <- eval (extract v_17569 96 112)
  v_17589 <- eval (sub v_17587 v_17588)
  v_17590 <- eval (extract v_17566 112 128)
  v_17591 <- eval (extract v_17569 112 128)
  v_17592 <- eval (sub v_17590 v_17591)
  v_17593 <- eval (extract v_17566 128 144)
  v_17594 <- eval (extract v_17569 128 144)
  v_17595 <- eval (sub v_17593 v_17594)
  v_17596 <- eval (extract v_17566 144 160)
  v_17597 <- eval (extract v_17569 144 160)
  v_17598 <- eval (sub v_17596 v_17597)
  v_17599 <- eval (extract v_17566 160 176)
  v_17600 <- eval (extract v_17569 160 176)
  v_17601 <- eval (sub v_17599 v_17600)
  v_17602 <- eval (extract v_17566 176 192)
  v_17603 <- eval (extract v_17569 176 192)
  v_17604 <- eval (sub v_17602 v_17603)
  v_17605 <- eval (extract v_17566 192 208)
  v_17606 <- eval (extract v_17569 192 208)
  v_17607 <- eval (sub v_17605 v_17606)
  v_17608 <- eval (extract v_17566 208 224)
  v_17609 <- eval (extract v_17569 208 224)
  v_17610 <- eval (sub v_17608 v_17609)
  v_17611 <- eval (extract v_17566 224 240)
  v_17612 <- eval (extract v_17569 224 240)
  v_17613 <- eval (sub v_17611 v_17612)
  v_17614 <- eval (extract v_17566 240 256)
  v_17615 <- eval (extract v_17569 240 256)
  v_17616 <- eval (sub v_17614 v_17615)
  v_17617 <- eval (concat v_17613 v_17616)
  v_17618 <- eval (concat v_17610 v_17617)
  v_17619 <- eval (concat v_17607 v_17618)
  v_17620 <- eval (concat v_17604 v_17619)
  v_17621 <- eval (concat v_17601 v_17620)
  v_17622 <- eval (concat v_17598 v_17621)
  v_17623 <- eval (concat v_17595 v_17622)
  v_17624 <- eval (concat v_17592 v_17623)
  v_17625 <- eval (concat v_17589 v_17624)
  v_17626 <- eval (concat v_17586 v_17625)
  v_17627 <- eval (concat v_17583 v_17626)
  v_17628 <- eval (concat v_17580 v_17627)
  v_17629 <- eval (concat v_17577 v_17628)
  v_17630 <- eval (concat v_17574 v_17629)
  v_17631 <- eval (concat v_17571 v_17630)
  setRegister (v_3346 : Ymm) v_17631
==========================================
vptest_X86-SYNTAX (v_3355 : Mem) (v_3356 : Xmm)
  v_17633 <- getRegister (v_3356 : Xmm)
  v_17634 <- eval (bitwidthMInt v_17633)
  v_17635 <- eval (mi v_17634 -1)
  v_17636 <- eval (bv_xor v_17633 v_17635)
  v_17637 <- evaluateAddress (v_3355 : Mem)
  v_17638 <- load v_17637 16
  v_17639 <- eval (bv_and v_17636 v_17638)
  v_17640 <- eval (eq v_17639 (bv_nat 128 0))
  v_17641 <- eval (mux v_17640 (bv_nat 1 1) (bv_nat 1 0))
  v_17642 <- eval (bv_and v_17633 v_17638)
  v_17643 <- eval (eq v_17642 (bv_nat 128 0))
  v_17644 <- eval (mux v_17643 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf (bv_nat 1 0)
  setRegister af (bv_nat 1 0)
  setRegister zf v_17644
  setRegister sf (bv_nat 1 0)
  setRegister cf v_17641
==========================================
vptest_X86-SYNTAX (v_3364 : Mem) (v_3365 : Ymm)
  v_17651 <- getRegister (v_3365 : Ymm)
  v_17652 <- eval (bitwidthMInt v_17651)
  v_17653 <- eval (mi v_17652 -1)
  v_17654 <- eval (bv_xor v_17651 v_17653)
  v_17655 <- evaluateAddress (v_3364 : Mem)
  v_17656 <- load v_17655 32
  v_17657 <- eval (bv_and v_17654 v_17656)
  v_17658 <- eval (eq v_17657 (bv_nat 256 0))
  v_17659 <- eval (mux v_17658 (bv_nat 1 1) (bv_nat 1 0))
  v_17660 <- eval (bv_and v_17651 v_17656)
  v_17661 <- eval (eq v_17660 (bv_nat 256 0))
  v_17662 <- eval (mux v_17661 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf (bv_nat 1 0)
  setRegister af (bv_nat 1 0)
  setRegister zf v_17662
  setRegister sf (bv_nat 1 0)
  setRegister cf v_17659
==========================================

SPEC PROVED: /Users/andrei/work/galois/vadd/reopt-vcg/lean4/deps/x86_semantics/k-semantics/instruction-template-spec.k Location(5,5,7,50)
==================================
Execution paths: 200
Longest path: 8 steps
Stats for each phase, time, used memory, implicit main GC time percentage:
Total                 :  220.940 s,	  828 MB, gc:  0.000 %
  Parsing             :  216.227 s,	  694 MB, gc:  0.000 %
  Init                :    0.069 s,	  712 MB, gc:  0.000 %
  Execution           :    4.644 s,	  828 MB, gc:  0.000 %

Init+Execution time:       4.713 s

  Time and top-level event counts:
  resolveFunctionAndAnywhere time  :    1.391 s,      #      83862
    evaluateFunction time            :    1.311 s,      #      26676
      builtin evaluation               :           ,      #        281
      function rule                    :           ,      #       1111
      sort predicate                   :           ,      #         90
      no rule applicable               :           ,      #      18656
      no function rules                :           ,      #       6538
    applyAnywhereRules time          :    0.003 s,      #       6994
      no anywhere rules                :           ,      #       6994
    remaining time & # cached        :    0.077 s,      #      50192
  impliesSMT time                  :    0.011 s,      #       5812

  Recursive event counts:
  resolveFunctionAndAnywhere time  :           ,      #      68698
    evaluateFunction time            :           ,      #      15926
      builtin evaluation               :           ,      #        825
      function rule                    :           ,      #       3833
      sort predicate                   :           ,      #          5
      no rule applicable               :           ,      #      10939
      no function rules                :           ,      #        324
    applyAnywhereRules time          :           ,      #        488
      no anywhere rules                :           ,      #        488
    # cached                         :           ,      #      52284

Max memory : 4096 MB
==================================

