TimeQuest Timing Analyzer report for dac_test
Fri Dec 11 11:24:59 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'spi2dac:top_spi2dac|clk_1MHz'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'spi2dac:top_spi2dac|clk_1MHz'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'spi2dac:top_spi2dac|clk_1MHz'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 30. Slow 1200mV 0C Model Setup: 'spi2dac:top_spi2dac|clk_1MHz'
 31. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 32. Slow 1200mV 0C Model Hold: 'spi2dac:top_spi2dac|clk_1MHz'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'spi2dac:top_spi2dac|clk_1MHz'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 46. Fast 1200mV 0C Model Setup: 'spi2dac:top_spi2dac|clk_1MHz'
 47. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 48. Fast 1200mV 0C Model Hold: 'spi2dac:top_spi2dac|clk_1MHz'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'spi2dac:top_spi2dac|clk_1MHz'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; dac_test                                                           ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C16F484C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; CLOCK_50                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                     ;
; spi2dac:top_spi2dac|clk_1MHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi2dac:top_spi2dac|clk_1MHz } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                 ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 231.27 MHz ; 231.27 MHz      ; CLOCK_50                     ;      ;
; 361.79 MHz ; 361.79 MHz      ; spi2dac:top_spi2dac|clk_1MHz ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                   ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -3.324 ; -79.354       ;
; spi2dac:top_spi2dac|clk_1MHz ; -1.764 ; -23.114       ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.174 ; -0.174        ;
; spi2dac:top_spi2dac|clk_1MHz ; 0.643  ; 0.000         ;
+------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -3.000 ; -55.045       ;
; spi2dac:top_spi2dac|clk_1MHz ; -1.487 ; -31.227       ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.324 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.245      ;
; -3.324 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.245      ;
; -3.324 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.245      ;
; -3.324 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.245      ;
; -3.324 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.245      ;
; -3.324 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.245      ;
; -3.324 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.245      ;
; -3.265 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.693      ;
; -3.265 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.693      ;
; -3.265 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.693      ;
; -3.265 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.693      ;
; -3.265 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.693      ;
; -3.265 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.693      ;
; -3.265 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.693      ;
; -3.237 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.158      ;
; -3.237 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.158      ;
; -3.237 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.158      ;
; -3.237 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.158      ;
; -3.237 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.158      ;
; -3.237 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.158      ;
; -3.237 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.158      ;
; -3.237 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.665      ;
; -3.237 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.665      ;
; -3.237 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.665      ;
; -3.237 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.665      ;
; -3.237 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.665      ;
; -3.237 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.665      ;
; -3.237 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.665      ;
; -3.235 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.157      ;
; -3.235 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.157      ;
; -3.235 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.157      ;
; -3.235 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.157      ;
; -3.235 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.157      ;
; -3.235 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.157      ;
; -3.235 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.157      ;
; -3.226 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.148      ;
; -3.226 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.148      ;
; -3.226 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.148      ;
; -3.226 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.148      ;
; -3.226 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.148      ;
; -3.226 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.148      ;
; -3.226 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.148      ;
; -3.114 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.035      ;
; -3.114 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.035      ;
; -3.114 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.035      ;
; -3.114 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.035      ;
; -3.114 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.035      ;
; -3.114 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.035      ;
; -3.114 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.035      ;
; -3.096 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.524      ;
; -3.096 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.524      ;
; -3.096 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.524      ;
; -3.096 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.524      ;
; -3.096 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.524      ;
; -3.096 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.524      ;
; -3.096 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.573     ; 3.524      ;
; -3.091 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.012      ;
; -3.087 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.009      ;
; -3.087 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.009      ;
; -3.087 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.009      ;
; -3.087 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.009      ;
; -3.087 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.009      ;
; -3.087 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.009      ;
; -3.087 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.009      ;
; -3.078 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.000      ;
; -3.078 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.000      ;
; -3.078 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.000      ;
; -3.078 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.000      ;
; -3.078 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.000      ;
; -3.078 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.000      ;
; -3.078 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.000      ;
; -3.026 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.948      ;
; -3.026 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.948      ;
; -3.026 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.948      ;
; -3.026 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.948      ;
; -3.026 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.948      ;
; -3.026 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.948      ;
; -3.026 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.948      ;
; -3.023 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.945      ;
; -3.023 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.945      ;
; -3.023 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.945      ;
; -3.023 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.945      ;
; -3.023 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.945      ;
; -3.023 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.945      ;
; -3.023 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.945      ;
; -2.943 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.864      ;
; -2.938 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.859      ;
; -2.938 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.859      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi2dac:top_spi2dac|clk_1MHz'                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.764 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.687      ;
; -1.764 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.687      ;
; -1.764 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.687      ;
; -1.764 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.687      ;
; -1.764 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.687      ;
; -1.589 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.512      ;
; -1.589 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.512      ;
; -1.589 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.512      ;
; -1.589 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.512      ;
; -1.589 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.512      ;
; -1.583 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.506      ;
; -1.416 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[1]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.906      ;
; -1.416 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[2]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.906      ;
; -1.416 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[3]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.906      ;
; -1.416 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[4]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.906      ;
; -1.416 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[0]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.906      ;
; -1.408 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.331      ;
; -1.388 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.311      ;
; -1.388 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.311      ;
; -1.388 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.311      ;
; -1.388 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.311      ;
; -1.388 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.311      ;
; -1.346 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.269      ;
; -1.253 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.176      ;
; -1.253 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.176      ;
; -1.253 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.176      ;
; -1.253 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.176      ;
; -1.253 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.176      ;
; -1.207 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.130      ;
; -1.171 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.094      ;
; -1.090 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.013      ;
; -1.090 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.013      ;
; -1.090 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.013      ;
; -1.090 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.013      ;
; -1.090 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 2.013      ;
; -1.072 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.995      ;
; -0.970 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.893      ;
; -0.835 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.758      ;
; -0.825 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[13] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.315      ;
; -0.824 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[9]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.314      ;
; -0.820 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[5]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.310      ;
; -0.818 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[11] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.308      ;
; -0.816 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[15] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.306      ;
; -0.815 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[4]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.305      ;
; -0.812 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[10] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.302      ;
; -0.811 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[12] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.301      ;
; -0.809 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[7]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.299      ;
; -0.808 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[3]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.298      ;
; -0.806 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[14] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.296      ;
; -0.804 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[8]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.294      ;
; -0.803 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[6]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.293      ;
; -0.794 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[2]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.284      ;
; -0.685 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.608      ;
; -0.684 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.607      ;
; -0.682 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.605      ;
; -0.673 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.596      ;
; -0.671 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.594      ;
; -0.670 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.593      ;
; -0.668 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.591      ;
; -0.664 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.587      ;
; -0.658 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.581      ;
; -0.655 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.578      ;
; -0.644 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.567      ;
; -0.609 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|dac_cs        ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.501     ; 1.099      ;
; -0.607 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.530      ;
; -0.606 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.529      ;
; -0.606 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.529      ;
; -0.493 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.416      ;
; -0.350 ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.273      ;
; -0.349 ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.272      ;
; -0.348 ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.271      ;
; -0.347 ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.270      ;
; -0.343 ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.266      ;
; -0.340 ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.263      ;
; -0.340 ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.263      ;
; -0.321 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.244      ;
; -0.306 ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.229      ;
; -0.145 ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.068      ;
; -0.144 ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.067      ;
; -0.144 ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.067      ;
; -0.144 ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.067      ;
; -0.142 ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.078     ; 1.065      ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.174 ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 3.037      ; 3.366      ;
; 0.211  ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; -0.500       ; 3.037      ; 3.251      ;
; 0.360  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.501      ; 1.103      ;
; 0.383  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.501      ; 1.126      ;
; 0.434  ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.454  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.467  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.501      ; 1.210      ;
; 0.484  ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ; pulse_gen:top_pulse_gen|pulse_out          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.776      ;
; 0.485  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.777      ;
; 0.491  ; clk_div:top_clk_div|count[21]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.802      ;
; 0.516  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|dac_start              ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.501      ; 1.259      ;
; 0.622  ; clk_div:top_clk_div|count[9]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.574      ; 1.408      ;
; 0.660  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.951      ;
; 0.660  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.951      ;
; 0.730  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.022      ;
; 0.741  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.033      ;
; 0.743  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.054      ;
; 0.747  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[1]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.038      ;
; 0.748  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.039      ;
; 0.750  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.041      ;
; 0.751  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.042      ;
; 0.751  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.042      ;
; 0.755  ; clk_div:top_clk_div|count[9]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.572      ; 1.539      ;
; 0.757  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.049      ;
; 0.762  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.574      ; 1.548      ;
; 0.763  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; clk_div:top_clk_div|count[9]               ; clk_div:top_clk_div|count[9]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.054      ;
; 0.764  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.055      ;
; 0.766  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[0]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.057      ;
; 0.776  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.067      ;
; 0.779  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.070      ;
; 0.806  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.098      ;
; 0.818  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.603      ;
; 0.825  ; clk_div:top_clk_div|count[8]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.574      ; 1.611      ;
; 0.828  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.120      ;
; 0.850  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.635      ;
; 0.868  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.160      ;
; 0.895  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.572      ; 1.679      ;
; 0.903  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.574      ; 1.689      ;
; 0.905  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.574      ; 1.691      ;
; 0.916  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.701      ;
; 0.919  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.210      ;
; 0.931  ; clk_div:top_clk_div|count[8]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.572      ; 1.715      ;
; 0.933  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.718      ;
; 0.950  ; clk_div:top_clk_div|count[8]               ; clk_div:top_clk_div|count[8]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.952  ; clk_div:top_clk_div|count[20]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.263      ;
; 0.958  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.743      ;
; 0.960  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.251      ;
; 0.961  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[15]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.252      ;
; 0.962  ; clk_div:top_clk_div|count[13]              ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.253      ;
; 0.965  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[17]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.256      ;
; 0.965  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.750      ;
; 0.970  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[14]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.261      ;
; 0.971  ; clk_div:top_clk_div|count[12]              ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.262      ;
; 0.974  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.265      ;
; 0.976  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.761      ;
; 1.027  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.574      ; 1.813      ;
; 1.036  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.572      ; 1.820      ;
; 1.038  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.572      ; 1.822      ;
; 1.045  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.830      ;
; 1.046  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.574      ; 1.832      ;
; 1.056  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.841      ;
; 1.060  ; spi2dac:top_spi2dac|ctr[0]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.351      ;
; 1.073  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.858      ;
; 1.083  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.868      ;
; 1.102  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.393      ;
; 1.102  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.393      ;
; 1.102  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.887      ;
; 1.103  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.394      ;
; 1.110  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[1]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.401      ;
; 1.111  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.402      ;
; 1.112  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.403      ;
; 1.113  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.404      ;
; 1.117  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[8]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.408      ;
; 1.118  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.409      ;
; 1.119  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.410      ;
; 1.120  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.411      ;
; 1.121  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.412      ;
; 1.122  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.413      ;
; 1.131  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.422      ;
; 1.132  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.423      ;
; 1.132  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.917      ;
; 1.160  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.572      ; 1.944      ;
; 1.167  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.574      ; 1.953      ;
; 1.175  ; clk_div:top_clk_div|count[10]              ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.100      ; 1.487      ;
; 1.179  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.572      ; 1.963      ;
; 1.184  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.574      ; 1.970      ;
; 1.185  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.970      ;
; 1.187  ; clk_div:top_clk_div|count[13]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.972      ;
; 1.190  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.482      ;
; 1.196  ; clk_div:top_clk_div|count[19]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.507      ;
; 1.197  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.488      ;
; 1.223  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 2.008      ;
; 1.224  ; clk_div:top_clk_div|count[12]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.573      ; 2.009      ;
; 1.229  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.520      ;
; 1.233  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.524      ;
; 1.233  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.524      ;
; 1.234  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.525      ;
; 1.242  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.533      ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi2dac:top_spi2dac|clk_1MHz'                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.643 ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 0.933      ;
; 0.645 ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 0.935      ;
; 0.645 ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 0.935      ;
; 0.646 ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 0.936      ;
; 0.647 ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 0.937      ;
; 0.741 ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.031      ;
; 0.742 ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.032      ;
; 0.743 ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.033      ;
; 0.743 ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.033      ;
; 0.746 ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.036      ;
; 0.747 ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.037      ;
; 0.748 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.038      ;
; 0.749 ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.039      ;
; 0.750 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.040      ;
; 0.768 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.058      ;
; 0.776 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.066      ;
; 0.849 ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.139      ;
; 0.879 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.169      ;
; 0.995 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.285      ;
; 1.013 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.303      ;
; 1.055 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|dac_cs        ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.030      ;
; 1.103 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.393      ;
; 1.104 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.394      ;
; 1.111 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.401      ;
; 1.113 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.403      ;
; 1.114 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.404      ;
; 1.117 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.407      ;
; 1.117 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.407      ;
; 1.117 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.407      ;
; 1.120 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.410      ;
; 1.121 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.411      ;
; 1.122 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.412      ;
; 1.123 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.413      ;
; 1.129 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.419      ;
; 1.131 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.421      ;
; 1.136 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.426      ;
; 1.137 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.427      ;
; 1.137 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.427      ;
; 1.138 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.428      ;
; 1.140 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.430      ;
; 1.141 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.431      ;
; 1.190 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[10] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.165      ;
; 1.191 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[7]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.166      ;
; 1.192 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[6]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.167      ;
; 1.193 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[8]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.168      ;
; 1.201 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[3]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.176      ;
; 1.203 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[11] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.178      ;
; 1.204 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[15] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.179      ;
; 1.205 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[4]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.180      ;
; 1.206 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[9]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.181      ;
; 1.207 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[13] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.182      ;
; 1.209 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[5]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.184      ;
; 1.218 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[14] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.193      ;
; 1.220 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[2]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.195      ;
; 1.223 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[12] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.198      ;
; 1.235 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.525      ;
; 1.244 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.534      ;
; 1.254 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.544      ;
; 1.259 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.549      ;
; 1.263 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.553      ;
; 1.400 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.690      ;
; 1.401 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.691      ;
; 1.542 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.832      ;
; 1.582 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.872      ;
; 1.582 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.872      ;
; 1.582 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.872      ;
; 1.582 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.872      ;
; 1.618 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 1.908      ;
; 1.760 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 2.050      ;
; 1.802 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[1]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.777      ;
; 1.802 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[2]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.777      ;
; 1.802 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[3]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.777      ;
; 1.802 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[4]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.777      ;
; 1.802 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[0]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.267     ; 1.777      ;
; 1.838 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 2.128      ;
; 1.845 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 2.135      ;
; 1.845 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 2.135      ;
; 1.845 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 2.135      ;
; 1.980 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 2.270      ;
; 2.063 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 2.353      ;
; 2.283 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 2.573      ;
; 2.283 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.078      ; 2.573      ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|clkout                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[10]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[11]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[19]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[20]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[21]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|clkout                 ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[10]              ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[11]              ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[19]              ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[20]              ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[21]              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; 0.331  ; 0.519        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; 0.331  ; 0.519        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; 0.331  ; 0.519        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; 0.331  ; 0.519        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; 0.331  ; 0.519        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; 0.331  ; 0.519        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi2dac:top_spi2dac|clk_1MHz'                                                                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|inclk[0] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|outclk   ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_cs|clk                ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_ld|clk                ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[10]|clk         ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[11]|clk         ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[12]|clk         ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[13]|clk         ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[14]|clk         ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[15]|clk         ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[2]|clk          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[3]|clk          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[4]|clk          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[5]|clk          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[6]|clk          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[7]|clk          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[8]|clk          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[9]|clk          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[0]|clk              ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[1]|clk              ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[2]|clk              ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[3]|clk              ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[4]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz|q                ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_cs|clk                ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_ld|clk                ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[10]|clk         ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[11]|clk         ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[12]|clk         ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[13]|clk         ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[14]|clk         ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[15]|clk         ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[2]|clk          ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[3]|clk          ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[4]|clk          ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[5]|clk          ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; SW[*]     ; spi2dac:top_spi2dac|clk_1MHz ; 2.350 ; 2.538 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[0]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.181 ; 2.409 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[1]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.274 ; 2.493 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[2]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.881 ; 2.177 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[3]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.314 ; 2.523 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[4]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.267 ; 2.511 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[5]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.309 ; 2.538 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[6]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.879 ; 2.175 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[7]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.350 ; 2.538 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[8]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.259 ; 2.471 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[9]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.809 ; 2.090 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; SW[*]     ; spi2dac:top_spi2dac|clk_1MHz ; -1.332 ; -1.587 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[0]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.687 ; -1.891 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[1]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.776 ; -1.965 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[2]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.379 ; -1.647 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[3]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.814 ; -1.994 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[4]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.749 ; -1.967 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[5]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.810 ; -2.008 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[6]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.376 ; -1.644 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[7]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.849 ; -2.009 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[8]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.762 ; -1.944 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[9]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.332 ; -1.587 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 8.318  ; 8.495  ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 8.670  ; 8.387  ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 8.096  ; 7.792  ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 11.265 ; 11.464 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 7.031  ;        ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------------------------+--------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 8.069  ; 8.242 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 8.410  ; 8.135 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 7.859  ; 7.565 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 10.897 ; 7.279 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 6.844  ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+--------+-------+------------+------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                  ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 245.34 MHz ; 245.34 MHz      ; CLOCK_50                     ;      ;
; 390.93 MHz ; 390.93 MHz      ; spi2dac:top_spi2dac|clk_1MHz ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -3.076 ; -71.665       ;
; spi2dac:top_spi2dac|clk_1MHz ; -1.558 ; -20.148       ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.148 ; -0.148        ;
; spi2dac:top_spi2dac|clk_1MHz ; 0.600  ; 0.000         ;
+------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -3.000 ; -55.045       ;
; spi2dac:top_spi2dac|clk_1MHz ; -1.487 ; -31.227       ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.076 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.005      ;
; -3.076 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.005      ;
; -3.076 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.005      ;
; -3.076 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.005      ;
; -3.076 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.005      ;
; -3.076 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.005      ;
; -3.076 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.005      ;
; -3.001 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.930      ;
; -3.001 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.930      ;
; -3.001 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.930      ;
; -3.001 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.930      ;
; -3.001 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.930      ;
; -3.001 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.930      ;
; -3.001 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.930      ;
; -2.992 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.456      ;
; -2.992 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.456      ;
; -2.992 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.456      ;
; -2.992 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.456      ;
; -2.992 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.456      ;
; -2.992 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.456      ;
; -2.992 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.456      ;
; -2.945 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.409      ;
; -2.945 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.409      ;
; -2.945 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.409      ;
; -2.945 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.409      ;
; -2.945 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.409      ;
; -2.945 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.409      ;
; -2.945 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.409      ;
; -2.914 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.845      ;
; -2.910 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.839      ;
; -2.910 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.839      ;
; -2.910 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.839      ;
; -2.910 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.839      ;
; -2.910 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.839      ;
; -2.910 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.839      ;
; -2.910 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.839      ;
; -2.859 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.859 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.859 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.859 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.859 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.859 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.859 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.794 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.258      ;
; -2.794 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.258      ;
; -2.794 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.258      ;
; -2.794 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.258      ;
; -2.794 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.258      ;
; -2.794 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.258      ;
; -2.794 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.538     ; 3.258      ;
; -2.779 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.710      ;
; -2.779 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.710      ;
; -2.779 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.710      ;
; -2.779 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.710      ;
; -2.779 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.710      ;
; -2.779 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.710      ;
; -2.779 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.710      ;
; -2.773 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.704      ;
; -2.773 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.704      ;
; -2.773 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.704      ;
; -2.773 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.704      ;
; -2.773 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.704      ;
; -2.773 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.704      ;
; -2.773 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.704      ;
; -2.766 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.695      ;
; -2.738 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.669      ;
; -2.738 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.669      ;
; -2.738 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.669      ;
; -2.738 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.669      ;
; -2.738 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.669      ;
; -2.738 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.669      ;
; -2.738 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.669      ;
; -2.735 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.666      ;
; -2.735 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.666      ;
; -2.735 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.666      ;
; -2.735 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.666      ;
; -2.735 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.666      ;
; -2.735 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.666      ;
; -2.735 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.666      ;
; -2.727 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.656      ;
; -2.727 ; clk_div:top_clk_div|count[5]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.656      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi2dac:top_spi2dac|clk_1MHz'                                                                                                                            ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.558 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.490      ;
; -1.558 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.490      ;
; -1.558 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.490      ;
; -1.558 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.490      ;
; -1.558 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.490      ;
; -1.385 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.317      ;
; -1.385 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.317      ;
; -1.385 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.317      ;
; -1.385 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.317      ;
; -1.385 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.317      ;
; -1.380 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.312      ;
; -1.291 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[1]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.763      ;
; -1.291 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[2]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.763      ;
; -1.291 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[3]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.763      ;
; -1.291 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[4]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.763      ;
; -1.291 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[0]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.763      ;
; -1.227 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.159      ;
; -1.217 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.149      ;
; -1.217 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.149      ;
; -1.217 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.149      ;
; -1.217 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.149      ;
; -1.217 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.149      ;
; -1.160 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.092      ;
; -1.089 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.021      ;
; -1.089 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.021      ;
; -1.089 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.021      ;
; -1.089 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.021      ;
; -1.089 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 2.021      ;
; -1.059 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.991      ;
; -1.007 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.939      ;
; -0.931 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.863      ;
; -0.910 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.842      ;
; -0.910 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.842      ;
; -0.910 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.842      ;
; -0.910 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.842      ;
; -0.910 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.842      ;
; -0.839 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.771      ;
; -0.712 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[13] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.184      ;
; -0.711 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.643      ;
; -0.711 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[9]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.183      ;
; -0.709 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[5]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.181      ;
; -0.706 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[12] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.178      ;
; -0.705 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[11] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.177      ;
; -0.704 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[14] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.176      ;
; -0.702 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[4]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.174      ;
; -0.702 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[15] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.174      ;
; -0.699 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[10] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.171      ;
; -0.696 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[2]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.168      ;
; -0.696 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[7]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.168      ;
; -0.695 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[3]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.167      ;
; -0.691 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[6]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.163      ;
; -0.690 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[8]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.162      ;
; -0.562 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|dac_cs        ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.520     ; 1.034      ;
; -0.527 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.459      ;
; -0.526 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.458      ;
; -0.525 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.457      ;
; -0.506 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.438      ;
; -0.502 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.434      ;
; -0.500 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.432      ;
; -0.498 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.430      ;
; -0.495 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.427      ;
; -0.491 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.423      ;
; -0.488 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.420      ;
; -0.487 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.419      ;
; -0.485 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.417      ;
; -0.479 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.411      ;
; -0.469 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.401      ;
; -0.386 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.318      ;
; -0.231 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.163      ;
; -0.218 ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.150      ;
; -0.217 ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.149      ;
; -0.216 ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.148      ;
; -0.215 ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.147      ;
; -0.212 ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.144      ;
; -0.209 ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.141      ;
; -0.208 ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.140      ;
; -0.194 ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 1.126      ;
; -0.036 ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 0.968      ;
; -0.035 ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 0.967      ;
; -0.035 ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 0.967      ;
; -0.035 ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 0.967      ;
; -0.033 ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.070     ; 0.965      ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.148 ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 2.817      ; 3.134      ;
; 0.127  ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; -0.500       ; 2.817      ; 2.909      ;
; 0.274  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.520      ; 1.019      ;
; 0.300  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.520      ; 1.045      ;
; 0.366  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.520      ; 1.111      ;
; 0.384  ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.403  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.415  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|dac_start              ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.520      ; 1.160      ;
; 0.448  ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ; pulse_gen:top_pulse_gen|pulse_out          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.714      ;
; 0.449  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.715      ;
; 0.452  ; clk_div:top_clk_div|count[21]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.737      ;
; 0.565  ; clk_div:top_clk_div|count[9]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.298      ;
; 0.614  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.880      ;
; 0.617  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.883      ;
; 0.662  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.928      ;
; 0.662  ; clk_div:top_clk_div|count[9]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.536      ; 1.393      ;
; 0.688  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.954      ;
; 0.688  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.421      ;
; 0.689  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.974      ;
; 0.695  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[1]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.961      ;
; 0.697  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.963      ;
; 0.700  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.966      ;
; 0.700  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.966      ;
; 0.702  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.968      ;
; 0.707  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.973      ;
; 0.708  ; clk_div:top_clk_div|count[9]               ; clk_div:top_clk_div|count[9]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.974      ;
; 0.709  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.442      ;
; 0.710  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.976      ;
; 0.716  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[0]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.982      ;
; 0.724  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.990      ;
; 0.728  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.994      ;
; 0.752  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.018      ;
; 0.767  ; clk_div:top_clk_div|count[8]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.500      ;
; 0.778  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.044      ;
; 0.784  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.536      ; 1.515      ;
; 0.787  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.520      ;
; 0.797  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.530      ;
; 0.806  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.539      ;
; 0.807  ; clk_div:top_clk_div|count[8]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.536      ; 1.538      ;
; 0.809  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.075      ;
; 0.811  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.544      ;
; 0.811  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.544      ;
; 0.831  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.564      ;
; 0.837  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.103      ;
; 0.854  ; clk_div:top_clk_div|count[8]               ; clk_div:top_clk_div|count[8]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.120      ;
; 0.855  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.121      ;
; 0.860  ; clk_div:top_clk_div|count[20]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.145      ;
; 0.865  ; clk_div:top_clk_div|count[12]              ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.131      ;
; 0.865  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[14]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.131      ;
; 0.872  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.138      ;
; 0.877  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[17]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.143      ;
; 0.878  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[15]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.144      ;
; 0.880  ; clk_div:top_clk_div|count[13]              ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.890  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.623      ;
; 0.902  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.635      ;
; 0.907  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.536      ; 1.638      ;
; 0.908  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.641      ;
; 0.919  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.652      ;
; 0.920  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.653      ;
; 0.920  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.536      ; 1.651      ;
; 0.928  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.661      ;
; 0.933  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.666      ;
; 0.938  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.671      ;
; 0.968  ; spi2dac:top_spi2dac|ctr[0]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.234      ;
; 1.010  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.743      ;
; 1.014  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[1]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.280      ;
; 1.017  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.283      ;
; 1.019  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.285      ;
; 1.019  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.285      ;
; 1.019  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.285      ;
; 1.019  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.536      ; 1.750      ;
; 1.021  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.287      ;
; 1.023  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.289      ;
; 1.029  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.295      ;
; 1.030  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.763      ;
; 1.032  ; clk_div:top_clk_div|count[13]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.765      ;
; 1.033  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[8]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.299      ;
; 1.034  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.300      ;
; 1.034  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.300      ;
; 1.035  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.768      ;
; 1.037  ; clk_div:top_clk_div|count[10]              ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.322      ;
; 1.038  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.771      ;
; 1.042  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.536      ; 1.773      ;
; 1.050  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.783      ;
; 1.053  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.319      ;
; 1.055  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.321      ;
; 1.057  ; clk_div:top_clk_div|count[19]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.342      ;
; 1.060  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.793      ;
; 1.060  ; clk_div:top_clk_div|count[12]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.793      ;
; 1.088  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.354      ;
; 1.088  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.354      ;
; 1.115  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.381      ;
; 1.115  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.381      ;
; 1.116  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.382      ;
; 1.118  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.384      ;
; 1.127  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[9]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.393      ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi2dac:top_spi2dac|clk_1MHz'                                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.600 ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.865      ;
; 0.601 ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.866      ;
; 0.601 ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.866      ;
; 0.602 ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.867      ;
; 0.602 ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.867      ;
; 0.688 ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.953      ;
; 0.689 ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.954      ;
; 0.690 ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.955      ;
; 0.690 ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.955      ;
; 0.694 ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.959      ;
; 0.695 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.960      ;
; 0.696 ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.961      ;
; 0.698 ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.963      ;
; 0.699 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.964      ;
; 0.715 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.980      ;
; 0.725 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 0.990      ;
; 0.783 ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.048      ;
; 0.811 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.076      ;
; 0.902 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.167      ;
; 0.926 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.191      ;
; 1.000 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.265      ;
; 1.001 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.266      ;
; 1.003 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.268      ;
; 1.013 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|dac_cs        ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 0.927      ;
; 1.017 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.282      ;
; 1.020 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.285      ;
; 1.023 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.288      ;
; 1.031 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.296      ;
; 1.032 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.297      ;
; 1.033 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.298      ;
; 1.034 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.299      ;
; 1.035 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.300      ;
; 1.043 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.308      ;
; 1.046 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.311      ;
; 1.049 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.314      ;
; 1.053 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.318      ;
; 1.056 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.321      ;
; 1.059 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.324      ;
; 1.064 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.329      ;
; 1.065 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.330      ;
; 1.070 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.335      ;
; 1.120 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.385      ;
; 1.142 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.407      ;
; 1.145 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.410      ;
; 1.148 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.413      ;
; 1.157 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.422      ;
; 1.166 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[6]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.080      ;
; 1.168 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[8]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.082      ;
; 1.171 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[2]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.085      ;
; 1.173 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[3]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.087      ;
; 1.173 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[7]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.087      ;
; 1.176 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[10] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.090      ;
; 1.179 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[4]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.093      ;
; 1.180 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[15] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.094      ;
; 1.182 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[11] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.096      ;
; 1.183 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[5]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.097      ;
; 1.183 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[14] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.097      ;
; 1.188 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[9]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.102      ;
; 1.188 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[12] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.102      ;
; 1.190 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[13] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.104      ;
; 1.267 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.532      ;
; 1.279 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.544      ;
; 1.398 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.663      ;
; 1.481 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.746      ;
; 1.481 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.746      ;
; 1.481 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.746      ;
; 1.481 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.746      ;
; 1.486 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.751      ;
; 1.605 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.870      ;
; 1.705 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.970      ;
; 1.705 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.970      ;
; 1.705 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.970      ;
; 1.708 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 1.973      ;
; 1.732 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[1]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.646      ;
; 1.732 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[2]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.646      ;
; 1.732 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[3]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.646      ;
; 1.732 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[4]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.646      ;
; 1.732 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[0]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.311     ; 1.646      ;
; 1.827 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 2.092      ;
; 1.912 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 2.177      ;
; 2.117 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 2.382      ;
; 2.117 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.070      ; 2.382      ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|clkout                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[10]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[11]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[19]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[20]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[21]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|clkout                 ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[10]              ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[11]              ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[19]              ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[20]              ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[21]              ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi2dac:top_spi2dac|clk_1MHz'                                                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; 0.351  ; 0.535        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_cs|clk                ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_ld|clk                ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[10]|clk         ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[11]|clk         ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[12]|clk         ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[13]|clk         ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[14]|clk         ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[15]|clk         ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[2]|clk          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[3]|clk          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[4]|clk          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[5]|clk          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[6]|clk          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[7]|clk          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[8]|clk          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[9]|clk          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[0]|clk              ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[1]|clk              ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[2]|clk              ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[3]|clk              ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[4]|clk              ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|inclk[0] ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz|q                ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|inclk[0] ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|outclk   ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_cs|clk                ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_ld|clk                ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[0]|clk              ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[1]|clk              ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[2]|clk              ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[3]|clk              ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[4]|clk              ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[10]|clk         ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[11]|clk         ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[12]|clk         ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; SW[*]     ; spi2dac:top_spi2dac|clk_1MHz ; 2.156 ; 2.224 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[0]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.990 ; 2.101 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[1]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.080 ; 2.182 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[2]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.704 ; 1.889 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[3]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.122 ; 2.209 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[4]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.069 ; 2.195 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[5]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.113 ; 2.224 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[6]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.703 ; 1.887 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[7]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.156 ; 2.208 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[8]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.064 ; 2.148 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[9]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.635 ; 1.821 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; SW[*]     ; spi2dac:top_spi2dac|clk_1MHz ; -1.207 ; -1.375 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[0]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.546 ; -1.641 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[1]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.629 ; -1.712 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[2]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.245 ; -1.416 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[3]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.670 ; -1.738 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[4]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.596 ; -1.710 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[5]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.661 ; -1.752 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[6]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.244 ; -1.415 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[7]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.702 ; -1.738 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[8]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.614 ; -1.680 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[9]    ; spi2dac:top_spi2dac|clk_1MHz ; -1.207 ; -1.375 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 7.719  ; 8.120  ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 8.312  ; 7.774  ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 7.719  ; 7.296  ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 10.563 ; 10.794 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 6.531  ;        ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------------------------+--------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 7.496  ; 7.883 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 8.068  ; 7.549 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 7.499  ; 7.090 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 10.226 ; 7.125 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 6.365  ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+--------+-------+------------+------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.831 ; -15.572       ;
; spi2dac:top_spi2dac|clk_1MHz ; -0.153 ; -0.856        ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.243 ; -0.243        ;
; spi2dac:top_spi2dac|clk_1MHz ; 0.254  ; 0.000         ;
+------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -3.000 ; -40.127       ;
; spi2dac:top_spi2dac|clk_1MHz ; -1.000 ; -21.000       ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.831 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.781      ;
; -0.831 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.781      ;
; -0.831 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.781      ;
; -0.831 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.781      ;
; -0.831 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.781      ;
; -0.831 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.781      ;
; -0.831 ; clk_div:top_clk_div|count[3]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.781      ;
; -0.802 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.556      ;
; -0.802 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.556      ;
; -0.802 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.556      ;
; -0.802 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.556      ;
; -0.802 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.556      ;
; -0.802 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.556      ;
; -0.802 ; clk_div:top_clk_div|count[21] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.556      ;
; -0.784 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.784 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.784 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.784 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.784 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.784 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.784 ; clk_div:top_clk_div|count[1]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.778 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.729      ;
; -0.778 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.729      ;
; -0.778 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.729      ;
; -0.778 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.729      ;
; -0.778 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.729      ;
; -0.778 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.729      ;
; -0.778 ; clk_div:top_clk_div|count[14] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.729      ;
; -0.772 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.723      ;
; -0.772 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.723      ;
; -0.772 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.723      ;
; -0.772 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.723      ;
; -0.772 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.723      ;
; -0.772 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.723      ;
; -0.772 ; clk_div:top_clk_div|count[15] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.723      ;
; -0.757 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.511      ;
; -0.757 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.511      ;
; -0.757 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.511      ;
; -0.757 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.511      ;
; -0.757 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.511      ;
; -0.757 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.511      ;
; -0.757 ; clk_div:top_clk_div|count[19] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.511      ;
; -0.747 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.697      ;
; -0.747 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.697      ;
; -0.747 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.697      ;
; -0.747 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.697      ;
; -0.747 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.697      ;
; -0.747 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.697      ;
; -0.747 ; clk_div:top_clk_div|count[7]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.697      ;
; -0.720 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.474      ;
; -0.720 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.474      ;
; -0.720 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.474      ;
; -0.720 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.474      ;
; -0.720 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.474      ;
; -0.720 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.474      ;
; -0.720 ; clk_div:top_clk_div|count[20] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.474      ;
; -0.715 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.666      ;
; -0.715 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.666      ;
; -0.715 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.666      ;
; -0.715 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.666      ;
; -0.715 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.666      ;
; -0.715 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.666      ;
; -0.715 ; clk_div:top_clk_div|count[17] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.666      ;
; -0.709 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.659      ;
; -0.709 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.659      ;
; -0.709 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.659      ;
; -0.709 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.659      ;
; -0.709 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.659      ;
; -0.709 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.659      ;
; -0.709 ; clk_div:top_clk_div|count[2]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.659      ;
; -0.709 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.660      ;
; -0.709 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.660      ;
; -0.709 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.660      ;
; -0.709 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.660      ;
; -0.709 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.660      ;
; -0.709 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.660      ;
; -0.709 ; clk_div:top_clk_div|count[18] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.660      ;
; -0.685 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; clk_div:top_clk_div|count[13] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.636      ;
; -0.684 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.635      ;
; -0.684 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.635      ;
; -0.684 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.635      ;
; -0.684 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.635      ;
; -0.684 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.635      ;
; -0.684 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.635      ;
; -0.684 ; clk_div:top_clk_div|count[16] ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.635      ;
; -0.668 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.618      ;
; -0.668 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.618      ;
; -0.668 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.618      ;
; -0.668 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.618      ;
; -0.668 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.618      ;
; -0.668 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.618      ;
; -0.668 ; clk_div:top_clk_div|count[6]  ; clk_div:top_clk_div|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.618      ;
; -0.657 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.607      ;
; -0.657 ; clk_div:top_clk_div|count[0]  ; clk_div:top_clk_div|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.607      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi2dac:top_spi2dac|clk_1MHz'                                                                                                                            ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.153 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.105      ;
; -0.153 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.105      ;
; -0.153 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.105      ;
; -0.153 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.105      ;
; -0.153 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.105      ;
; -0.091 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.043      ;
; -0.068 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.020      ;
; -0.068 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.020      ;
; -0.068 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.020      ;
; -0.068 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.020      ;
; -0.068 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 1.020      ;
; -0.039 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[1]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.768      ;
; -0.039 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[2]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.768      ;
; -0.039 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[3]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.768      ;
; -0.039 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[4]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.768      ;
; -0.039 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[0]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.768      ;
; -0.006 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.958      ;
; 0.009  ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.943      ;
; 0.028  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.924      ;
; 0.028  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.924      ;
; 0.028  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.924      ;
; 0.028  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.924      ;
; 0.028  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.924      ;
; 0.081  ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.871      ;
; 0.081  ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.871      ;
; 0.081  ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.871      ;
; 0.081  ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.871      ;
; 0.081  ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.871      ;
; 0.090  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.862      ;
; 0.094  ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.858      ;
; 0.120  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.832      ;
; 0.120  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.832      ;
; 0.120  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.832      ;
; 0.120  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.832      ;
; 0.120  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.832      ;
; 0.141  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[9]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.588      ;
; 0.141  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[12] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.588      ;
; 0.143  ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.809      ;
; 0.143  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[4]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.586      ;
; 0.144  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[5]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.585      ;
; 0.144  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[13] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.585      ;
; 0.147  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[14] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.582      ;
; 0.148  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[11] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.581      ;
; 0.152  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[10] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.577      ;
; 0.153  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[3]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.576      ;
; 0.155  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[2]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.574      ;
; 0.155  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[7]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.574      ;
; 0.156  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[15] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.573      ;
; 0.161  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[8]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.568      ;
; 0.163  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[6]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.566      ;
; 0.190  ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.762      ;
; 0.241  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.711      ;
; 0.243  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.709      ;
; 0.243  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.709      ;
; 0.243  ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.709      ;
; 0.246  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.706      ;
; 0.250  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.702      ;
; 0.253  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.699      ;
; 0.253  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.699      ;
; 0.254  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.698      ;
; 0.255  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.697      ;
; 0.256  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.696      ;
; 0.257  ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|dac_cs        ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.248     ; 0.472      ;
; 0.263  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.689      ;
; 0.289  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.663      ;
; 0.289  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.663      ;
; 0.289  ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.663      ;
; 0.340  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.612      ;
; 0.407  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.545      ;
; 0.410  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.542      ;
; 0.410  ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.542      ;
; 0.412  ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.540      ;
; 0.412  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.540      ;
; 0.412  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.540      ;
; 0.412  ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.540      ;
; 0.427  ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.525      ;
; 0.429  ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.523      ;
; 0.504  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.448      ;
; 0.505  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.447      ;
; 0.506  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.446      ;
; 0.506  ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.446      ;
; 0.507  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 1.000        ; -0.035     ; 0.445      ;
+--------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.243 ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 1.405      ; 1.381      ;
; 0.088  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.248      ; 0.450      ;
; 0.098  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.248      ; 0.460      ;
; 0.113  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.248      ; 0.475      ;
; 0.138  ; spi2dac:top_spi2dac|dac_cs                 ; spi2dac:top_spi2dac|dac_start              ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; 0.000        ; 0.248      ; 0.500      ;
; 0.180  ; clk_div:top_clk_div|clkout                 ; clk_div:top_clk_div|clkout                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.188  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.197  ; clk_div:top_clk_div|count[21]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.325      ;
; 0.198  ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ; pulse_gen:top_pulse_gen|pulse_out          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.317      ;
; 0.199  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.318      ;
; 0.257  ; clk_div:top_clk_div|count[9]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.574      ;
; 0.271  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.390      ;
; 0.274  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.393      ;
; 0.281  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.400      ;
; 0.286  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.405      ;
; 0.297  ; clk_div:top_clk_div|count[11]              ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.425      ;
; 0.298  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[1]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.300  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.302  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.421      ;
; 0.305  ; clk_div:top_clk_div|count[9]               ; clk_div:top_clk_div|count[9]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|sr_state.IDLE          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.424      ;
; 0.306  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[0]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.315  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.434      ;
; 0.316  ; spi2dac:top_spi2dac|ctr[4]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.435      ;
; 0.321  ; clk_div:top_clk_div|count[9]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.637      ;
; 0.324  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.641      ;
; 0.327  ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz               ; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50    ; -0.500       ; 1.405      ; 1.451      ;
; 0.328  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.447      ;
; 0.329  ; clk_div:top_clk_div|count[8]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.646      ;
; 0.334  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.651      ;
; 0.337  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.654      ;
; 0.337  ; pulse_gen:top_pulse_gen|pulse_out          ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.456      ;
; 0.357  ; spi2dac:top_spi2dac|sr_state.IDLE          ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.476      ;
; 0.365  ; clk_div:top_clk_div|count[8]               ; clk_div:top_clk_div|count[8]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.485      ;
; 0.366  ; clk_div:top_clk_div|count[20]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.494      ;
; 0.369  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[16]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.489      ;
; 0.370  ; clk_div:top_clk_div|count[13]              ; clk_div:top_clk_div|count[13]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.490      ;
; 0.371  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[15]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.491      ;
; 0.372  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[17]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.492      ;
; 0.373  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[18]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.493      ;
; 0.375  ; clk_div:top_clk_div|count[12]              ; clk_div:top_clk_div|count[12]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.495      ;
; 0.375  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[14]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.495      ;
; 0.387  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.704      ;
; 0.388  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.704      ;
; 0.390  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.707      ;
; 0.390  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.707      ;
; 0.393  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.512      ;
; 0.393  ; clk_div:top_clk_div|count[8]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.709      ;
; 0.396  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.713      ;
; 0.396  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.713      ;
; 0.399  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.716      ;
; 0.400  ; clk_div:top_clk_div|count[18]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.717      ;
; 0.447  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.567      ;
; 0.447  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.567      ;
; 0.448  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.765      ;
; 0.449  ; spi2dac:top_spi2dac|ctr[0]                 ; spi2dac:top_spi2dac|ctr[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.568      ;
; 0.450  ; spi2dac:top_spi2dac|ctr[3]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.569      ;
; 0.452  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[2]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.571      ;
; 0.452  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.571      ;
; 0.452  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.769      ;
; 0.453  ; clk_div:top_clk_div|count[17]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.770      ;
; 0.454  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.770      ;
; 0.455  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[8]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; clk_div:top_clk_div|count[15]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.772      ;
; 0.456  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[1]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.458  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.578      ;
; 0.458  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.578      ;
; 0.459  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.578      ;
; 0.459  ; clk_div:top_clk_div|count[0]               ; clk_div:top_clk_div|count[2]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.579      ;
; 0.460  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.776      ;
; 0.461  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.581      ;
; 0.461  ; clk_div:top_clk_div|count[4]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.581      ;
; 0.462  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.581      ;
; 0.462  ; clk_div:top_clk_div|count[2]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.779      ;
; 0.462  ; clk_div:top_clk_div|count[16]              ; clk_div:top_clk_div|count[21]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.779      ;
; 0.463  ; clk_div:top_clk_div|count[19]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.591      ;
; 0.466  ; clk_div:top_clk_div|count[10]              ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.593      ;
; 0.468  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.785      ;
; 0.470  ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ; spi2dac:top_spi2dac|dac_start              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.589      ;
; 0.471  ; clk_div:top_clk_div|count[14]              ; clk_div:top_clk_div|count[20]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.788      ;
; 0.482  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.602      ;
; 0.507  ; spi2dac:top_spi2dac|ctr[2]                 ; spi2dac:top_spi2dac|ctr[1]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.626      ;
; 0.510  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[3]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.630      ;
; 0.510  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[5]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.630      ;
; 0.511  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[3]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.630      ;
; 0.512  ; clk_div:top_clk_div|count[6]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.829      ;
; 0.512  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[11]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.828      ;
; 0.513  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[4]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.633      ;
; 0.513  ; clk_div:top_clk_div|count[3]               ; clk_div:top_clk_div|count[6]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.633      ;
; 0.514  ; spi2dac:top_spi2dac|ctr[1]                 ; spi2dac:top_spi2dac|ctr[4]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.633      ;
; 0.514  ; clk_div:top_clk_div|count[1]               ; clk_div:top_clk_div|count[10]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.831      ;
; 0.517  ; clk_div:top_clk_div|count[13]              ; clk_div:top_clk_div|count[19]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.834      ;
; 0.518  ; clk_div:top_clk_div|count[7]               ; clk_div:top_clk_div|count[9]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.638      ;
; 0.518  ; clk_div:top_clk_div|count[5]               ; clk_div:top_clk_div|count[7]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.638      ;
+--------+--------------------------------------------+--------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi2dac:top_spi2dac|clk_1MHz'                                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.254 ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.375      ;
; 0.294 ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.416      ;
; 0.299 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.419      ;
; 0.309 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.428      ;
; 0.312 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.431      ;
; 0.321 ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.440      ;
; 0.344 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.463      ;
; 0.388 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.507      ;
; 0.396 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.515      ;
; 0.428 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|dac_cs        ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.402      ;
; 0.444 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[6]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[8]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.564      ;
; 0.447 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[4]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.566      ;
; 0.448 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[15] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.567      ;
; 0.449 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.568      ;
; 0.451 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[7]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.570      ;
; 0.452 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[11] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.571      ;
; 0.452 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[3]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.571      ;
; 0.454 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[10] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.573      ;
; 0.456 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[2]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[13] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.576      ;
; 0.459 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.578      ;
; 0.462 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[5]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[9]  ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.582      ;
; 0.465 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[14] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.584      ;
; 0.467 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|shift_reg[12] ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.587      ;
; 0.470 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.589      ;
; 0.491 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[6]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.465      ;
; 0.492 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[8]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.466      ;
; 0.498 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[2]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.472      ;
; 0.499 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[7]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.473      ;
; 0.500 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[3]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.474      ;
; 0.501 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[10] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.475      ;
; 0.505 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[11] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.479      ;
; 0.505 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[15] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.479      ;
; 0.506 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[14] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.480      ;
; 0.508 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[4]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.482      ;
; 0.508 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[5]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.482      ;
; 0.510 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[9]  ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.484      ;
; 0.510 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[12] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.484      ;
; 0.512 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.631      ;
; 0.515 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.634      ;
; 0.515 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|shift_reg[13] ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.489      ;
; 0.525 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.644      ;
; 0.528 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.647      ;
; 0.537 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.656      ;
; 0.592 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.711      ;
; 0.611 ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.730      ;
; 0.625 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.744      ;
; 0.625 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.744      ;
; 0.625 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.744      ;
; 0.625 ; spi2dac:top_spi2dac|state[4]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.744      ;
; 0.663 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.782      ;
; 0.676 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.795      ;
; 0.736 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[1]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.710      ;
; 0.736 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[2]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.710      ;
; 0.736 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[3]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.710      ;
; 0.736 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[4]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.710      ;
; 0.736 ; spi2dac:top_spi2dac|dac_start     ; spi2dac:top_spi2dac|state[0]      ; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; -0.140     ; 0.710      ;
; 0.747 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.866      ;
; 0.747 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.866      ;
; 0.747 ; spi2dac:top_spi2dac|state[3]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.866      ;
; 0.750 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_cs        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.869      ;
; 0.750 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.869      ;
; 0.824 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|dac_ld        ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.943      ;
; 0.831 ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 0.950      ;
; 0.905 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[1]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 1.024      ;
; 0.905 ; spi2dac:top_spi2dac|state[2]      ; spi2dac:top_spi2dac|state[0]      ; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 0.000        ; 0.035      ; 1.024      ;
+-------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|clkout                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[11]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[19]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[20]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[21]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|clkout                 ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[10]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[11]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[19]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[20]              ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[21]              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[0]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[1]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[2]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[3]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[4]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[5]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[6]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[7]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[8]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[9]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|pulse_out          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; pulse_gen:top_pulse_gen|state.WAIT_LOW     ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[0]                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[1]                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[2]                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[3]                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|ctr[4]                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|dac_start              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.IDLE          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_FALL ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; spi2dac:top_spi2dac|sr_state.WAIT_CSB_HIGH ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[12]              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[13]              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[14]              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[15]              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[16]              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[17]              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clk_div:top_clk_div|count[18]              ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|clkout|clk                     ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[10]|clk                  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[11]|clk                  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[19]|clk                  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[20]|clk                  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[21]|clk                  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[0]|clk                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[12]|clk                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[13]|clk                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[14]|clk                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[15]|clk                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[16]|clk                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[17]|clk                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[18]|clk                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[1]|clk                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[2]|clk                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[3]|clk                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[4]|clk                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[5]|clk                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[6]|clk                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[7]|clk                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[8]|clk                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_clk_div|count[9]|clk                   ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_pulse_gen|pulse_out|clk                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_pulse_gen|state.WAIT_LOW|clk           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|clk_1MHz|clk                   ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[0]|clk                     ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top_spi2dac|ctr[1]|clk                     ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi2dac:top_spi2dac|clk_1MHz'                                                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_cs            ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|dac_ld            ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[10]     ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[11]     ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[12]     ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[13]     ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[14]     ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[15]     ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[2]      ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[3]      ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[4]      ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[5]      ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[6]      ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[7]      ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[8]      ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|shift_reg[9]      ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[0]          ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[1]          ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[2]          ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[3]          ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; spi2dac:top_spi2dac|state[4]          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[10]|clk         ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[11]|clk         ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[12]|clk         ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[13]|clk         ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[14]|clk         ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[15]|clk         ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[2]|clk          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[3]|clk          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[4]|clk          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[5]|clk          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[6]|clk          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[7]|clk          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[8]|clk          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[9]|clk          ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_cs|clk                ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_ld|clk                ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[0]|clk              ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[1]|clk              ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[2]|clk              ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[3]|clk              ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|state[4]|clk              ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|inclk[0] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz|q                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|clk_1MHz~clkctrl|outclk   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_cs|clk                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|dac_ld|clk                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[10]|clk         ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[11]|clk         ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[12]|clk         ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[13]|clk         ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[14]|clk         ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[15]|clk         ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[2]|clk          ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; spi2dac:top_spi2dac|clk_1MHz ; Rise       ; top_spi2dac|shift_reg[3]|clk          ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; SW[*]     ; spi2dac:top_spi2dac|clk_1MHz ; 1.058 ; 1.636 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[0]    ; spi2dac:top_spi2dac|clk_1MHz ; 0.989 ; 1.566 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[1]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.042 ; 1.615 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[2]    ; spi2dac:top_spi2dac|clk_1MHz ; 0.869 ; 1.444 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[3]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.058 ; 1.633 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[4]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.038 ; 1.624 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[5]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.056 ; 1.629 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[6]    ; spi2dac:top_spi2dac|clk_1MHz ; 0.870 ; 1.446 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[7]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.057 ; 1.636 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[8]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.030 ; 1.602 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[9]    ; spi2dac:top_spi2dac|clk_1MHz ; 0.867 ; 1.426 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; SW[*]     ; spi2dac:top_spi2dac|clk_1MHz ; -0.651 ; -1.203 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[0]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.772 ; -1.336 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[1]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.823 ; -1.381 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[2]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.651 ; -1.205 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[3]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.839 ; -1.398 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[4]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.813 ; -1.378 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[5]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.837 ; -1.395 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[6]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.652 ; -1.207 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[7]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.837 ; -1.402 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[8]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.812 ; -1.369 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[9]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.657 ; -1.203 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 4.136 ; 3.935 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 3.962 ; 4.140 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 3.758 ; 3.892 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 5.353 ; 5.371 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 3.578 ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 4.016 ; 3.824 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 3.849 ; 4.020 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 3.654 ; 3.782 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 5.185 ; 3.231 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 3.487 ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+-------------------------------+----------+--------+----------+---------+---------------------+
; Clock                         ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack              ; -3.324   ; -0.243 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                     ; -3.324   ; -0.243 ; N/A      ; N/A     ; -3.000              ;
;  spi2dac:top_spi2dac|clk_1MHz ; -1.764   ; 0.254  ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS               ; -102.468 ; -0.243 ; 0.0      ; 0.0     ; -86.272             ;
;  CLOCK_50                     ; -79.354  ; -0.243 ; N/A      ; N/A     ; -55.045             ;
;  spi2dac:top_spi2dac|clk_1MHz ; -23.114  ; 0.000  ; N/A      ; N/A     ; -31.227             ;
+-------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; SW[*]     ; spi2dac:top_spi2dac|clk_1MHz ; 2.350 ; 2.538 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[0]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.181 ; 2.409 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[1]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.274 ; 2.493 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[2]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.881 ; 2.177 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[3]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.314 ; 2.523 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[4]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.267 ; 2.511 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[5]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.309 ; 2.538 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[6]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.879 ; 2.175 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[7]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.350 ; 2.538 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[8]    ; spi2dac:top_spi2dac|clk_1MHz ; 2.259 ; 2.471 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[9]    ; spi2dac:top_spi2dac|clk_1MHz ; 1.809 ; 2.090 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; SW[*]     ; spi2dac:top_spi2dac|clk_1MHz ; -0.651 ; -1.203 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[0]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.772 ; -1.336 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[1]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.823 ; -1.381 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[2]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.651 ; -1.205 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[3]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.839 ; -1.398 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[4]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.813 ; -1.378 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[5]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.837 ; -1.395 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[6]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.652 ; -1.207 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[7]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.837 ; -1.402 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[8]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.812 ; -1.369 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
;  SW[9]    ; spi2dac:top_spi2dac|clk_1MHz ; -0.657 ; -1.203 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 8.318  ; 8.495  ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 8.670  ; 8.387  ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 8.096  ; 7.792  ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 11.265 ; 11.464 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 7.031  ;        ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; DAC_CS    ; spi2dac:top_spi2dac|clk_1MHz ; 4.016 ; 3.824 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_LD    ; spi2dac:top_spi2dac|clk_1MHz ; 3.849 ; 4.020 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; DAC_SDI   ; spi2dac:top_spi2dac|clk_1MHz ; 3.654 ; 3.782 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 5.185 ; 3.231 ; Rise       ; spi2dac:top_spi2dac|clk_1MHz ;
; SCK       ; spi2dac:top_spi2dac|clk_1MHz ; 3.487 ;       ; Fall       ; spi2dac:top_spi2dac|clk_1MHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DAC_CS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_SDI       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_LD        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCK           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; DAC_SDI       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; DAC_LD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.00861 V          ; 0.106 V                              ; 0.016 V                              ; 6.53e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.00861 V         ; 0.106 V                             ; 0.016 V                             ; 6.53e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.118 V                              ; 0.017 V                              ; 8.67e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.118 V                             ; 0.017 V                             ; 8.67e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DAC_SDI       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DAC_LD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CLOCK_50                     ; CLOCK_50                     ; 810      ; 0        ; 0        ; 0        ;
; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50                     ; 5        ; 1        ; 0        ; 0        ;
; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 20       ; 0        ; 0        ; 0        ;
; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 77       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CLOCK_50                     ; CLOCK_50                     ; 810      ; 0        ; 0        ; 0        ;
; spi2dac:top_spi2dac|clk_1MHz ; CLOCK_50                     ; 5        ; 1        ; 0        ; 0        ;
; CLOCK_50                     ; spi2dac:top_spi2dac|clk_1MHz ; 20       ; 0        ; 0        ; 0        ;
; spi2dac:top_spi2dac|clk_1MHz ; spi2dac:top_spi2dac|clk_1MHz ; 77       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Dec 11 11:24:53 2015
Info: Command: quartus_sta dac_test -c dac_test
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dac_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name spi2dac:top_spi2dac|clk_1MHz spi2dac:top_spi2dac|clk_1MHz
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.324
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.324       -79.354 CLOCK_50 
    Info (332119):    -1.764       -23.114 spi2dac:top_spi2dac|clk_1MHz 
Info (332146): Worst-case hold slack is -0.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.174        -0.174 CLOCK_50 
    Info (332119):     0.643         0.000 spi2dac:top_spi2dac|clk_1MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -55.045 CLOCK_50 
    Info (332119):    -1.487       -31.227 spi2dac:top_spi2dac|clk_1MHz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.076       -71.665 CLOCK_50 
    Info (332119):    -1.558       -20.148 spi2dac:top_spi2dac|clk_1MHz 
Info (332146): Worst-case hold slack is -0.148
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.148        -0.148 CLOCK_50 
    Info (332119):     0.600         0.000 spi2dac:top_spi2dac|clk_1MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -55.045 CLOCK_50 
    Info (332119):    -1.487       -31.227 spi2dac:top_spi2dac|clk_1MHz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.831
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.831       -15.572 CLOCK_50 
    Info (332119):    -0.153        -0.856 spi2dac:top_spi2dac|clk_1MHz 
Info (332146): Worst-case hold slack is -0.243
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.243        -0.243 CLOCK_50 
    Info (332119):     0.254         0.000 spi2dac:top_spi2dac|clk_1MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -40.127 CLOCK_50 
    Info (332119):    -1.000       -21.000 spi2dac:top_spi2dac|clk_1MHz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 488 megabytes
    Info: Processing ended: Fri Dec 11 11:24:59 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:02


