
*** Running vivado
    with args -log PCNext.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PCNext.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source PCNext.tcl -notrace
Command: synth_design -top PCNext -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31108 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 344.230 ; gain = 99.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PCNext' [E:/vivado_project/CPU/PCNext/PCNext.srcs/sources_1/new/PCNext.v:23]
WARNING: [Synth 8-5788] Register pc_reg in module PCNext is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado_project/CPU/PCNext/PCNext.srcs/sources_1/new/PCNext.v:46]
INFO: [Synth 8-256] done synthesizing module 'PCNext' (1#1) [E:/vivado_project/CPU/PCNext/PCNext.srcs/sources_1/new/PCNext.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 396.102 ; gain = 151.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 396.102 ; gain = 151.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 396.102 ; gain = 151.281
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 396.102 ; gain = 151.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PCNext 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design PCNext has unconnected port immediate[31]
WARNING: [Synth 8-3331] design PCNext has unconnected port immediate[30]
WARNING: [Synth 8-3332] Sequential element (pc_reg[27]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[26]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[25]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[24]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[23]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[22]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[21]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[20]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[19]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[18]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[17]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[16]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[15]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[14]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[13]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[12]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[11]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[10]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[9]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[8]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[7]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[6]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[5]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[4]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[3]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[2]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[1]) is unused and will be removed from module PCNext.
WARNING: [Synth 8-3332] Sequential element (pc_reg[0]) is unused and will be removed from module PCNext.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 529.074 ; gain = 284.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 529.074 ; gain = 284.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.656 ; gain = 293.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 538.656 ; gain = 293.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 538.656 ; gain = 293.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 538.656 ; gain = 293.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 538.656 ; gain = 293.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 538.656 ; gain = 293.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 538.656 ; gain = 293.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |    30|
|5     |LUT4   |     1|
|6     |LUT5   |     1|
|7     |LUT6   |    30|
|8     |FDCE   |    32|
|9     |FDRE   |     4|
|10    |IBUF   |   124|
|11    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   273|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 538.656 ; gain = 293.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 538.656 ; gain = 293.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 538.656 ; gain = 293.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 637.473 ; gain = 405.172
INFO: [Common 17-1381] The checkpoint 'E:/vivado_project/CPU/PCNext/PCNext.runs/synth_1/PCNext.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PCNext_utilization_synth.rpt -pb PCNext_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 637.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 21 09:48:55 2020...
