============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Jul 31 2020  10:32:42 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[14]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2662/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2633/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2616/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[14]/d         -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[13]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2665/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2631/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2618/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[13]/d         -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[12]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2668/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2629/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2620/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[12]/d         -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[11]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2661/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2627/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2622/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[11]/d         -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[10]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2674/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2625/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2624/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[10]/d         -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[9]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2677/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2626/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2623/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[9]/d          -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[8]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2680/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2628/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2621/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[8]/d          -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[7]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2683/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2630/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2619/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[7]/d          -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[6]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2686/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2632/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2617/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[6]/d          -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[5]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2689/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2634/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2615/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[5]/d          -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[4]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2692/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2636/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2614/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[4]/d          -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[3]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2695/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2638/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2613/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[3]/d          -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[2]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2646/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2640/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2612/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[2]/d          -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: VIOLATED (-134 ps) Setup Check with Pin lamp_reg[1]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=    -134                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2651/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2642/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  g2607/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1246    (-,-) 
  lamp_reg[1]/d          -       -       R     unmapped_d_flop        1    -     -     0    1246    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: VIOLATED (-107 ps) Setup Check with Pin lamp_reg[0]/clk->d
          Group: clk
     Startpoint: (R) lamp_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1219                  
             Slack:=    -107                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  lamp_reg[2]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  lamp_reg[2]/q   (u)     clk->q  F     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2786/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     490    (-,-) 
  g2748/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     549    (-,-) 
  g2735/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2726/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     678    (-,-) 
  g2718/z         (u)     in_1->z F     unmapped_complex2      2  4.4     0    70     748    (-,-) 
  g2717/z         (u)     in_0->z F     unmapped_complex2      3  6.6     0    80     828    (-,-) 
  g2707/z         (u)     in_1->z R     unmapped_complex2      2  4.4     0    70     898    (-,-) 
  g2697/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1042    (-,-) 
  g2660/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1101    (-,-) 
  g2643/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1160    (-,-) 
  g2606/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1219    (-,-) 
  lamp_reg[0]/d   -       -       R     unmapped_d_flop        1    -     -     0    1219    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: VIOLATED (-75 ps) Setup Check with Pin lamp_reg[15]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1187                  
             Slack:=     -75                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g2710/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     925    (-,-) 
  g2702/z                (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1069    (-,-) 
  g2658/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1128    (-,-) 
  g2641/z                (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1187    (-,-) 
  lamp_reg[15]/d         -       -       R     unmapped_d_flop        1    -     -     0    1187    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (16 ps) Setup Check with Pin state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) lamp_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1096                  
             Slack:=      16                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  lamp_reg[2]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  lamp_reg[2]/q   (u)     clk->q  F     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2786/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     490    (-,-) 
  g2748/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     549    (-,-) 
  g2735/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2726/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     678    (-,-) 
  g2718/z         (u)     in_1->z F     unmapped_complex2      2  4.4     0    70     748    (-,-) 
  g2717/z         (u)     in_0->z F     unmapped_complex2      3  6.6     0    80     828    (-,-) 
  g2707/z         (u)     in_1->z R     unmapped_complex2      2  4.4     0    70     898    (-,-) 
  g2706/z         (u)     in_0->z R     unmapped_or2           3  6.6     0    80     978    (-,-) 
  g2653/z         (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1037    (-,-) 
  g2639/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1096    (-,-) 
  state_reg[1]/d  -       -       R     unmapped_d_flop        1    -     -     0    1096    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (16 ps) Setup Check with Pin min_max_key_reg[1]/clk->d
          Group: clk
     Startpoint: (R) lamp_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1096                  
             Slack:=      16                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  lamp_reg[2]/clk      -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  lamp_reg[2]/q        (u)     clk->q  F     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2786/z              (u)     in_1->z F     unmapped_or2           1  2.2     0    59     490    (-,-) 
  g2748/z              (u)     in_1->z F     unmapped_or2           1  2.2     0    59     549    (-,-) 
  g2735/z              (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2726/z              (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     678    (-,-) 
  g2718/z              (u)     in_1->z F     unmapped_complex2      2  4.4     0    70     748    (-,-) 
  g2717/z              (u)     in_0->z F     unmapped_complex2      3  6.6     0    80     828    (-,-) 
  g2707/z              (u)     in_1->z R     unmapped_complex2      2  4.4     0    70     898    (-,-) 
  g2706/z              (u)     in_0->z R     unmapped_or2           3  6.6     0    80     978    (-,-) 
  g2647/z              (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1037    (-,-) 
  g2635/z              (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1096    (-,-) 
  min_max_key_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0    1096    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (16 ps) Setup Check with Pin min_max_key_reg[0]/clk->d
          Group: clk
     Startpoint: (R) lamp_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1096                  
             Slack:=      16                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  lamp_reg[2]/clk      -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  lamp_reg[2]/q        (u)     clk->q  F     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2786/z              (u)     in_1->z F     unmapped_or2           1  2.2     0    59     490    (-,-) 
  g2748/z              (u)     in_1->z F     unmapped_or2           1  2.2     0    59     549    (-,-) 
  g2735/z              (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2726/z              (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     678    (-,-) 
  g2718/z              (u)     in_1->z F     unmapped_complex2      2  4.4     0    70     748    (-,-) 
  g2717/z              (u)     in_0->z F     unmapped_complex2      3  6.6     0    80     828    (-,-) 
  g2707/z              (u)     in_1->z R     unmapped_complex2      2  4.4     0    70     898    (-,-) 
  g2706/z              (u)     in_0->z R     unmapped_or2           3  6.6     0    80     978    (-,-) 
  g2650/z              (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1037    (-,-) 
  g2637/z              (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1096    (-,-) 
  min_max_key_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0    1096    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (48 ps) Setup Check with Pin state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1064                  
             Slack:=      48                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2768/z                (u)     in_1->z R     unmapped_nand2         7 15.4     0   110     548    (-,-) 
  g2764/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     608    (-,-) 
  g2765/z                (u)     in_1->z F     unmapped_nand2         2  4.4     0    70     677    (-,-) 
  g2723/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     737    (-,-) 
  g2721/z                (u)     in_0->z R     unmapped_or2           1  2.2     0    59     796    (-,-) 
  g2214/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     866    (-,-) 
  g1565/z                (u)     in_0->z R     unmapped_or2           3  6.6     0    80     946    (-,-) 
  g2705/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1005    (-,-) 
  g2654/z                (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1064    (-,-) 
  state_reg[0]/d         -       -       R     unmapped_d_flop        1    -     -     0    1064    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (169 ps) Late External Delay Assertion at pin lamp[1]
          Group: clk
     Startpoint: (R) lamp_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_14_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_reg[1]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[1]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  lamp[1]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (169 ps) Late External Delay Assertion at pin lamp[2]
          Group: clk
     Startpoint: (R) lamp_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_13_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_reg[2]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[2]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  lamp[2]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (169 ps) Late External Delay Assertion at pin lamp[3]
          Group: clk
     Startpoint: (R) lamp_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_12_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_reg[3]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[3]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  lamp[3]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (169 ps) Late External Delay Assertion at pin lamp[4]
          Group: clk
     Startpoint: (R) lamp_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_11_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_reg[4]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[4]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  lamp[4]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (169 ps) Late External Delay Assertion at pin lamp[5]
          Group: clk
     Startpoint: (R) lamp_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_10_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_reg[5]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[5]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  lamp[5]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (177 ps) Late External Delay Assertion at pin lamp[6]
          Group: clk
     Startpoint: (R) lamp_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_9_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_reg[6]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[6]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  lamp[6]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (177 ps) Late External Delay Assertion at pin lamp[7]
          Group: clk
     Startpoint: (R) lamp_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_8_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_reg[7]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[7]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  lamp[7]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (177 ps) Late External Delay Assertion at pin lamp[8]
          Group: clk
     Startpoint: (R) lamp_reg[8]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_7_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_reg[8]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[8]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  lamp[8]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (177 ps) Late External Delay Assertion at pin lamp[9]
          Group: clk
     Startpoint: (R) lamp_reg[9]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_6_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_reg[9]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[9]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  lamp[9]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (177 ps) Late External Delay Assertion at pin lamp[10]
          Group: clk
     Startpoint: (R) lamp_reg[10]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_5_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  lamp_reg[10]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[10]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  lamp[10]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (177 ps) Late External Delay Assertion at pin lamp[11]
          Group: clk
     Startpoint: (R) lamp_reg[11]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_4_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  lamp_reg[11]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[11]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  lamp[11]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (177 ps) Late External Delay Assertion at pin lamp[12]
          Group: clk
     Startpoint: (R) lamp_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_3_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  lamp_reg[12]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[12]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  lamp[12]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (177 ps) Late External Delay Assertion at pin lamp[13]
          Group: clk
     Startpoint: (R) lamp_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_2_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  lamp_reg[13]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[13]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  lamp[13]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (177 ps) Late External Delay Assertion at pin lamp[14]
          Group: clk
     Startpoint: (R) lamp_reg[14]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_1_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  lamp_reg[14]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[14]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  lamp[14]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (186 ps) Late External Delay Assertion at pin lamp[0]
          Group: clk
     Startpoint: (R) lamp_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     414                  
             Slack:=     186                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_15_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_reg[0]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[0]/q   (u)     clk->q R     unmapped_d_flop      6 14.9     0   414     414    (-,-) 
  lamp[0]         -       -      R     (port)               -    -     -     0     414    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (186 ps) Late External Delay Assertion at pin lamp[15]
          Group: clk
     Startpoint: (R) lamp_reg[15]/clk
          Clock: (R) clk
       Endpoint: (R) lamp[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     414                  
             Slack:=     186                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  lamp_reg[15]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  lamp_reg[15]/q   (u)     clk->q R     unmapped_d_flop      6 14.9     0   414     414    (-,-) 
  lamp[15]         -       -      R     (port)               -    -     -     0     414    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

