Analysis & Synthesis report for main
Wed Nov 15 09:19:58 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |main|display:DISP|r_game_state
 10. State Machine - |main|ADXL345_controller:ACC_CTRL|gsensor:U0|spi:u0|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: vga_pll_clock:VGA_CLK|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: vga_controller:VGA_CTRL
 19. Parameter Settings for User Entity Instance: ADXL345_controller:ACC_CTRL|gsensor:U0
 20. Parameter Settings for User Entity Instance: ADXL345_controller:ACC_CTRL|gsensor:U0|spi:u0
 21. Parameter Settings for User Entity Instance: accel_proc:ACC_PROC
 22. Parameter Settings for User Entity Instance: display:DISP|paddle:paddle_obj
 23. altpll Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "display:DISP|paddle:paddle_obj"
 25. Port Connectivity Checks: "ADXL345_controller:ACC_CTRL"
 26. Port Connectivity Checks: "vga_controller:VGA_CTRL"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 15 09:19:58 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; main                                           ;
; Top-level Entity Name              ; main                                           ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 456                                            ;
;     Total combinational functions  ; 394                                            ;
;     Dedicated logic registers      ; 157                                            ;
; Total registers                    ; 157                                            ;
; Total pins                         ; 37                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; main               ; main               ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 6                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation attempted to use more processors than were available, which may cause increased compilation time. For lowest compilation time, correct your settings.
+---------------------------------------------+
; Parallel Compilation                        ;
+-------------------------------+-------------+
; Processors                    ; Number      ;
+-------------------------------+-------------+
; Number detected on machine    ; 4           ;
; Maximum allowed               ; 6           ;
;                               ;             ;
; Average used                  ; 1.00        ;
; Maximum used                  ; 6           ;
;                               ;             ;
; Usage by Processor            ; % Time Used ;
;     Processor 1               ; 100.0%      ;
;     Processors 2-4            ;   0.0%      ;
;     Processors 5-6 (overused) ;   0.0%      ;
+-------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                   ; Library ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; accelerometer/spi.sv                 ; yes             ; User SystemVerilog HDL File  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/spi.sv                 ;         ;
; accelerometer/gsensor.sv             ; yes             ; User SystemVerilog HDL File  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/gsensor.sv             ;         ;
; accelerometer/ADXL345_controller.vhd ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/ADXL345_controller.vhd ;         ;
; accelerometer/accel_proc.vhd         ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd         ;         ;
; common/common.vhd                    ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/common/common.vhd                    ;         ;
; display/objects/paddle.vhd           ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/objects/paddle.vhd           ;         ;
; display/display.vhd                  ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd                  ;         ;
; vga/vga_pll_clock.vhd                ; yes             ; User Wizard-Generated File   ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/vga/vga_pll_clock.vhd                ;         ;
; vga/vga_controller.vhd               ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/vga/vga_controller.vhd               ;         ;
; main.vhd                             ; yes             ; Auto-Found VHDL File         ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd                             ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf                                                                           ;         ;
; aglobal221.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                       ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                                      ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                                    ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                    ;         ;
; db/vga_pll_clock_altpll.v            ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/db/vga_pll_clock_altpll.v            ;         ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 456                 ;
;                                             ;                     ;
; Total combinational functions               ; 394                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 136                 ;
;     -- 3 input functions                    ; 124                 ;
;     -- <=2 input functions                  ; 134                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 225                 ;
;     -- arithmetic mode                      ; 169                 ;
;                                             ;                     ;
; Total registers                             ; 157                 ;
;     -- Dedicated logic registers            ; 157                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 37                  ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 102                 ;
; Total fan-out                               ; 1609                ;
; Average fan-out                             ; 2.56                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                     ; Entity Name          ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------+----------------------+--------------+
; |main                                          ; 394 (0)             ; 157 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 37   ; 0            ; 0          ; |main                                                                                   ; main                 ; work         ;
;    |ADXL345_controller:ACC_CTRL|               ; 142 (0)             ; 101 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|ADXL345_controller:ACC_CTRL                                                       ; ADXL345_controller   ; work         ;
;       |gsensor:U0|                             ; 142 (98)            ; 101 (63)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|ADXL345_controller:ACC_CTRL|gsensor:U0                                            ; gsensor              ; work         ;
;          |spi:u0|                              ; 44 (44)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|ADXL345_controller:ACC_CTRL|gsensor:U0|spi:u0                                     ; spi                  ; work         ;
;    |accel_proc:ACC_PROC|                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|accel_proc:ACC_PROC                                                               ; accel_proc           ; work         ;
;    |display:DISP|                              ; 182 (13)            ; 14 (4)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP                                                                      ; display              ; work         ;
;       |paddle:paddle_obj|                      ; 169 (169)           ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|paddle:paddle_obj                                                    ; paddle               ; work         ;
;    |vga_controller:VGA_CTRL|                   ; 54 (54)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|vga_controller:VGA_CTRL                                                           ; vga_controller       ; work         ;
;    |vga_pll_clock:VGA_CLK|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|vga_pll_clock:VGA_CLK                                                             ; vga_pll_clock        ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|vga_pll_clock:VGA_CLK|altpll:altpll_component                                     ; altpll               ; work         ;
;          |vga_pll_clock_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|vga_pll_clock:VGA_CLK|altpll:altpll_component|vga_pll_clock_altpll:auto_generated ; vga_pll_clock_altpll ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |main|vga_pll_clock:VGA_CLK ; vga/vga_pll_clock.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|display:DISP|r_game_state                                                                                                                ;
+---------------------------+---------------------------+--------------------------+---------------------------+----------------------+--------------------------+
; Name                      ; r_game_state.ST_GAME_OVER ; r_game_state.ST_NEW_BALL ; r_game_state.ST_LOST_BALL ; r_game_state.ST_PLAY ; r_game_state.ST_NEW_GAME ;
+---------------------------+---------------------------+--------------------------+---------------------------+----------------------+--------------------------+
; r_game_state.ST_NEW_GAME  ; 0                         ; 0                        ; 0                         ; 0                    ; 0                        ;
; r_game_state.ST_PLAY      ; 0                         ; 0                        ; 0                         ; 1                    ; 1                        ;
; r_game_state.ST_LOST_BALL ; 0                         ; 0                        ; 1                         ; 0                    ; 1                        ;
; r_game_state.ST_NEW_BALL  ; 0                         ; 1                        ; 0                         ; 0                    ; 1                        ;
; r_game_state.ST_GAME_OVER ; 1                         ; 0                        ; 0                         ; 0                    ; 1                        ;
+---------------------------+---------------------------+--------------------------+---------------------------+----------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |main|ADXL345_controller:ACC_CTRL|gsensor:U0|spi:u0|state     ;
+-----------------+---------------+--------------+-----------------+------------+
; Name            ; state.TO_IDLE ; state.ACTIVE ; state.TO_ACTIVE ; state.IDLE ;
+-----------------+---------------+--------------+-----------------+------------+
; state.IDLE      ; 0             ; 0            ; 0               ; 0          ;
; state.TO_ACTIVE ; 0             ; 0            ; 1               ; 1          ;
; state.ACTIVE    ; 0             ; 1            ; 0               ; 1          ;
; state.TO_IDLE   ; 1             ; 0            ; 0               ; 1          ;
+-----------------+---------------+--------------+-----------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                          ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                           ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
; accel_proc:ACC_PROC|accel_scale_x[31]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[0]                ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[1]                ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[2]                ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[3]                ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[4]                ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[5]                ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[6]                ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[7]                ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[8]                ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[9]                ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[10]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[11]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[12]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[13]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[14]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[15]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[16]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[17]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[18]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[19]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[20]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[21]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[22]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[23]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[24]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[25]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[26]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[27]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[28]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[29]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; accel_proc:ACC_PROC|accel_scale_x[30]               ; ADXL345_controller:ACC_CTRL|gsensor:U0|Equal1 ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                               ;                        ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+-------------------------------------------------------+----------------------------------------+
; Register name                                         ; Reason for Removal                     ;
+-------------------------------------------------------+----------------------------------------+
; display:DISP|paddle:paddle_obj|r_frame_cnt            ; Stuck at GND due to stuck port data_in ;
; ADXL345_controller:ACC_CTRL|gsensor:U0|spi:u0|state~2 ; Lost fanout                            ;
; ADXL345_controller:ACC_CTRL|gsensor:U0|spi:u0|state~3 ; Lost fanout                            ;
; display:DISP|r_game_state.ST_PLAY                     ; Lost fanout                            ;
; display:DISP|r_game_state.ST_LOST_BALL                ; Lost fanout                            ;
; display:DISP|r_game_state.ST_NEW_BALL                 ; Lost fanout                            ;
; display:DISP|r_game_state.ST_GAME_OVER                ; Stuck at GND due to stuck port data_in ;
; display:DISP|r_game_over                              ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 8                 ;                                        ;
+-------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                 ;
+----------------------------------------+---------------------------+----------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------------------+---------------------------+----------------------------------------+
; display:DISP|r_game_state.ST_GAME_OVER ; Stuck at GND              ; display:DISP|r_game_over               ;
;                                        ; due to stuck port data_in ;                                        ;
+----------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 157   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 73    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; display:DISP|paddle:paddle_obj|r_xPos[8] ; 3       ;
; display:DISP|paddle:paddle_obj|r_xPos[6] ; 3       ;
; Total number of inverted registers = 2   ;         ;
+------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|ADXL345_controller:ACC_CTRL|gsensor:U0|spi:u0|clk_counter[3] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|ADXL345_controller:ACC_CTRL|gsensor:U0|spi:u0|count[1]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|ADXL345_controller:ACC_CTRL|gsensor:U0|spi:u0|idlecount[3]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |main|display:DISP|paddle:paddle_obj|r_xPos[9]                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |main|display:DISP|paddle:paddle_obj|r_xPos[6]                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |main|vga_controller:VGA_CTRL|v_count                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|display:DISP|r_game_state.ST_LOST_BALL                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |main|ADXL345_controller:ACC_CTRL|gsensor:U0|spi:u0|Selector1      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |main|ADXL345_controller:ACC_CTRL|gsensor:U0|Selector5             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll_clock:VGA_CLK|altpll:altpll_component ;
+-------------------------------+---------------------------------+--------------------------+
; Parameter Name                ; Value                           ; Type                     ;
+-------------------------------+---------------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                  ;
; PLL_TYPE                      ; AUTO                            ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll_clock ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                  ;
; LOCK_HIGH                     ; 1                               ; Untyped                  ;
; LOCK_LOW                      ; 1                               ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                  ;
; SKIP_VCO                      ; OFF                             ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                  ;
; BANDWIDTH                     ; 0                               ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                  ;
; DOWN_SPREAD                   ; 0                               ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 1007                            ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 2000                            ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                  ;
; DPA_DIVIDER                   ; 0                               ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                  ;
; VCO_MIN                       ; 0                               ; Untyped                  ;
; VCO_MAX                       ; 0                               ; Untyped                  ;
; VCO_CENTER                    ; 0                               ; Untyped                  ;
; PFD_MIN                       ; 0                               ; Untyped                  ;
; PFD_MAX                       ; 0                               ; Untyped                  ;
; M_INITIAL                     ; 0                               ; Untyped                  ;
; M                             ; 0                               ; Untyped                  ;
; N                             ; 1                               ; Untyped                  ;
; M2                            ; 1                               ; Untyped                  ;
; N2                            ; 1                               ; Untyped                  ;
; SS                            ; 1                               ; Untyped                  ;
; C0_HIGH                       ; 0                               ; Untyped                  ;
; C1_HIGH                       ; 0                               ; Untyped                  ;
; C2_HIGH                       ; 0                               ; Untyped                  ;
; C3_HIGH                       ; 0                               ; Untyped                  ;
; C4_HIGH                       ; 0                               ; Untyped                  ;
; C5_HIGH                       ; 0                               ; Untyped                  ;
; C6_HIGH                       ; 0                               ; Untyped                  ;
; C7_HIGH                       ; 0                               ; Untyped                  ;
; C8_HIGH                       ; 0                               ; Untyped                  ;
; C9_HIGH                       ; 0                               ; Untyped                  ;
; C0_LOW                        ; 0                               ; Untyped                  ;
; C1_LOW                        ; 0                               ; Untyped                  ;
; C2_LOW                        ; 0                               ; Untyped                  ;
; C3_LOW                        ; 0                               ; Untyped                  ;
; C4_LOW                        ; 0                               ; Untyped                  ;
; C5_LOW                        ; 0                               ; Untyped                  ;
; C6_LOW                        ; 0                               ; Untyped                  ;
; C7_LOW                        ; 0                               ; Untyped                  ;
; C8_LOW                        ; 0                               ; Untyped                  ;
; C9_LOW                        ; 0                               ; Untyped                  ;
; C0_INITIAL                    ; 0                               ; Untyped                  ;
; C1_INITIAL                    ; 0                               ; Untyped                  ;
; C2_INITIAL                    ; 0                               ; Untyped                  ;
; C3_INITIAL                    ; 0                               ; Untyped                  ;
; C4_INITIAL                    ; 0                               ; Untyped                  ;
; C5_INITIAL                    ; 0                               ; Untyped                  ;
; C6_INITIAL                    ; 0                               ; Untyped                  ;
; C7_INITIAL                    ; 0                               ; Untyped                  ;
; C8_INITIAL                    ; 0                               ; Untyped                  ;
; C9_INITIAL                    ; 0                               ; Untyped                  ;
; C0_MODE                       ; BYPASS                          ; Untyped                  ;
; C1_MODE                       ; BYPASS                          ; Untyped                  ;
; C2_MODE                       ; BYPASS                          ; Untyped                  ;
; C3_MODE                       ; BYPASS                          ; Untyped                  ;
; C4_MODE                       ; BYPASS                          ; Untyped                  ;
; C5_MODE                       ; BYPASS                          ; Untyped                  ;
; C6_MODE                       ; BYPASS                          ; Untyped                  ;
; C7_MODE                       ; BYPASS                          ; Untyped                  ;
; C8_MODE                       ; BYPASS                          ; Untyped                  ;
; C9_MODE                       ; BYPASS                          ; Untyped                  ;
; C0_PH                         ; 0                               ; Untyped                  ;
; C1_PH                         ; 0                               ; Untyped                  ;
; C2_PH                         ; 0                               ; Untyped                  ;
; C3_PH                         ; 0                               ; Untyped                  ;
; C4_PH                         ; 0                               ; Untyped                  ;
; C5_PH                         ; 0                               ; Untyped                  ;
; C6_PH                         ; 0                               ; Untyped                  ;
; C7_PH                         ; 0                               ; Untyped                  ;
; C8_PH                         ; 0                               ; Untyped                  ;
; C9_PH                         ; 0                               ; Untyped                  ;
; L0_HIGH                       ; 1                               ; Untyped                  ;
; L1_HIGH                       ; 1                               ; Untyped                  ;
; G0_HIGH                       ; 1                               ; Untyped                  ;
; G1_HIGH                       ; 1                               ; Untyped                  ;
; G2_HIGH                       ; 1                               ; Untyped                  ;
; G3_HIGH                       ; 1                               ; Untyped                  ;
; E0_HIGH                       ; 1                               ; Untyped                  ;
; E1_HIGH                       ; 1                               ; Untyped                  ;
; E2_HIGH                       ; 1                               ; Untyped                  ;
; E3_HIGH                       ; 1                               ; Untyped                  ;
; L0_LOW                        ; 1                               ; Untyped                  ;
; L1_LOW                        ; 1                               ; Untyped                  ;
; G0_LOW                        ; 1                               ; Untyped                  ;
; G1_LOW                        ; 1                               ; Untyped                  ;
; G2_LOW                        ; 1                               ; Untyped                  ;
; G3_LOW                        ; 1                               ; Untyped                  ;
; E0_LOW                        ; 1                               ; Untyped                  ;
; E1_LOW                        ; 1                               ; Untyped                  ;
; E2_LOW                        ; 1                               ; Untyped                  ;
; E3_LOW                        ; 1                               ; Untyped                  ;
; L0_INITIAL                    ; 1                               ; Untyped                  ;
; L1_INITIAL                    ; 1                               ; Untyped                  ;
; G0_INITIAL                    ; 1                               ; Untyped                  ;
; G1_INITIAL                    ; 1                               ; Untyped                  ;
; G2_INITIAL                    ; 1                               ; Untyped                  ;
; G3_INITIAL                    ; 1                               ; Untyped                  ;
; E0_INITIAL                    ; 1                               ; Untyped                  ;
; E1_INITIAL                    ; 1                               ; Untyped                  ;
; E2_INITIAL                    ; 1                               ; Untyped                  ;
; E3_INITIAL                    ; 1                               ; Untyped                  ;
; L0_MODE                       ; BYPASS                          ; Untyped                  ;
; L1_MODE                       ; BYPASS                          ; Untyped                  ;
; G0_MODE                       ; BYPASS                          ; Untyped                  ;
; G1_MODE                       ; BYPASS                          ; Untyped                  ;
; G2_MODE                       ; BYPASS                          ; Untyped                  ;
; G3_MODE                       ; BYPASS                          ; Untyped                  ;
; E0_MODE                       ; BYPASS                          ; Untyped                  ;
; E1_MODE                       ; BYPASS                          ; Untyped                  ;
; E2_MODE                       ; BYPASS                          ; Untyped                  ;
; E3_MODE                       ; BYPASS                          ; Untyped                  ;
; L0_PH                         ; 0                               ; Untyped                  ;
; L1_PH                         ; 0                               ; Untyped                  ;
; G0_PH                         ; 0                               ; Untyped                  ;
; G1_PH                         ; 0                               ; Untyped                  ;
; G2_PH                         ; 0                               ; Untyped                  ;
; G3_PH                         ; 0                               ; Untyped                  ;
; E0_PH                         ; 0                               ; Untyped                  ;
; E1_PH                         ; 0                               ; Untyped                  ;
; E2_PH                         ; 0                               ; Untyped                  ;
; E3_PH                         ; 0                               ; Untyped                  ;
; M_PH                          ; 0                               ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; CLK0_COUNTER                  ; G0                              ; Untyped                  ;
; CLK1_COUNTER                  ; G0                              ; Untyped                  ;
; CLK2_COUNTER                  ; G0                              ; Untyped                  ;
; CLK3_COUNTER                  ; G0                              ; Untyped                  ;
; CLK4_COUNTER                  ; G0                              ; Untyped                  ;
; CLK5_COUNTER                  ; G0                              ; Untyped                  ;
; CLK6_COUNTER                  ; E0                              ; Untyped                  ;
; CLK7_COUNTER                  ; E1                              ; Untyped                  ;
; CLK8_COUNTER                  ; E2                              ; Untyped                  ;
; CLK9_COUNTER                  ; E3                              ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                  ;
; M_TIME_DELAY                  ; 0                               ; Untyped                  ;
; N_TIME_DELAY                  ; 0                               ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                  ;
; VCO_POST_SCALE                ; 0                               ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                  ;
; CBXI_PARAMETER                ; vga_pll_clock_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                  ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE           ;
+-------------------------------+---------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:VGA_CTRL ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; h_pulse        ; 96    ; Signed Integer                              ;
; h_bp           ; 48    ; Signed Integer                              ;
; h_pixels       ; 640   ; Signed Integer                              ;
; h_fp           ; 16    ; Signed Integer                              ;
; h_pol          ; '0'   ; Enumerated                                  ;
; v_pulse        ; 2     ; Signed Integer                              ;
; v_bp           ; 33    ; Signed Integer                              ;
; v_pixels       ; 480   ; Signed Integer                              ;
; v_fp           ; 10    ; Signed Integer                              ;
; v_pol          ; '0'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADXL345_controller:ACC_CTRL|gsensor:U0 ;
+------------------+----------+-------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                  ;
+------------------+----------+-------------------------------------------------------+
; CLK_FREQUENCY    ; 50000000 ; Signed Integer                                        ;
; SPI_FREQUENCY    ; 2000000  ; Signed Integer                                        ;
; IDLE_NS          ; 200      ; Signed Integer                                        ;
; UPDATE_FREQUENCY ; 50       ; Signed Integer                                        ;
+------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADXL345_controller:ACC_CTRL|gsensor:U0|spi:u0 ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; DATASIZE       ; 8        ; Signed Integer                                                 ;
; CLK_FREQUENCY  ; 50000000 ; Signed Integer                                                 ;
; SPI_FREQUENCY  ; 2000000  ; Signed Integer                                                 ;
; IDLE_NS        ; 200      ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accel_proc:ACC_PROC ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; g_in_max_val   ; 1     ; Signed Integer                          ;
; g_out_max_val  ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|paddle:paddle_obj ;
+--------------------+-------+------------------------------------------------+
; Parameter Name     ; Value ; Type                                           ;
+--------------------+-------+------------------------------------------------+
; g_left_bound       ; 0     ; Signed Integer                                 ;
; g_right_bound      ; 640   ; Signed Integer                                 ;
; g_frame_update_cnt ; 1     ; Signed Integer                                 ;
; g_speed_scale_x    ; 10    ; Signed Integer                                 ;
; g_min_speed_x      ; 1     ; Signed Integer                                 ;
; g_accel_in_max     ; 256   ; Signed Integer                                 ;
+--------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; vga_pll_clock:VGA_CLK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:DISP|paddle:paddle_obj"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_pos_x ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pos_y ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADXL345_controller:ACC_CTRL"                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_z  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "vga_controller:VGA_CTRL" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC           ;
+---------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_ff         ; 157                         ;
;     ENA               ; 73                          ;
;     plain             ; 84                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 395                         ;
;     arith             ; 169                         ;
;         2 data inputs ; 98                          ;
;         3 data inputs ; 71                          ;
;     normal            ; 226                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 136                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 7.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Wed Nov 15 09:19:40 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Warning (20031): Parallel compilation is enabled for 6 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file accelerometer/spi.sv
    Info (12023): Found entity 1: spi File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/spi.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file accelerometer/gsensor.sv
    Info (12023): Found entity 1: gsensor File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/gsensor.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file accelerometer/adxl345_controller.vhd
    Info (12022): Found design unit 1: ADXL345_controller-ADXL345_controller_structural File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/ADXL345_controller.vhd Line: 25
    Info (12023): Found entity 1: ADXL345_controller File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/ADXL345_controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file accelerometer/accel_proc.vhd
    Info (12022): Found design unit 1: accel_proc-behavior File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 28
    Info (12023): Found entity 1: accel_proc File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file common/common.vhd
    Info (12022): Found design unit 1: common File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/common/common.vhd Line: 6
    Info (12022): Found design unit 2: common-body File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/common/common.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file display/objects/paddle.vhd
    Info (12022): Found design unit 1: paddle-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/objects/paddle.vhd Line: 39
    Info (12023): Found entity 1: paddle File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/objects/paddle.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file display/display.vhd
    Info (12022): Found design unit 1: display-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 28
    Info (12023): Found entity 1: display File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file vga/vga_pll_clock.vhd
    Info (12022): Found design unit 1: vga_pll_clock-SYN File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/vga/vga_pll_clock.vhd Line: 52
    Info (12023): Found entity 1: vga_pll_clock File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/vga/vga_pll_clock.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file vga/vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/vga/vga_controller.vhd Line: 29
    Info (12023): Found entity 1: vga_controller File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/vga/vga_controller.vhd Line: 6
Warning (12125): Using design file main.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: main-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 25
    Info (12023): Found entity 1: main File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 5
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "vga_pll_clock" for hierarchy "vga_pll_clock:VGA_CLK" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 55
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll_clock:VGA_CLK|altpll:altpll_component" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/vga/vga_pll_clock.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "vga_pll_clock:VGA_CLK|altpll:altpll_component" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/vga/vga_pll_clock.vhd Line: 134
Info (12133): Instantiated megafunction "vga_pll_clock:VGA_CLK|altpll:altpll_component" with the following parameter: File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/vga/vga_pll_clock.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll_clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_clock_altpll.v
    Info (12023): Found entity 1: vga_pll_clock_altpll File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/db/vga_pll_clock_altpll.v Line: 30
Info (12128): Elaborating entity "vga_pll_clock_altpll" for hierarchy "vga_pll_clock:VGA_CLK|altpll:altpll_component|vga_pll_clock_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:VGA_CTRL" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 56
Info (12128): Elaborating entity "ADXL345_controller" for hierarchy "ADXL345_controller:ACC_CTRL" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 68
Info (12128): Elaborating entity "gsensor" for hierarchy "ADXL345_controller:ACC_CTRL|gsensor:U0" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/ADXL345_controller.vhd Line: 46
Warning (10230): Verilog HDL assignment warning at gsensor.sv(30): truncated value with size 32 to match size of target (20) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/gsensor.sv Line: 30
Warning (10230): Verilog HDL assignment warning at gsensor.sv(268): truncated value with size 8 to match size of target (6) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/gsensor.sv Line: 268
Warning (10030): Net "spi_program.data_a.opcode" at gsensor.sv(86) has no driver or initial value, using a default initial value '0' File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/gsensor.sv Line: 86
Warning (10030): Net "spi_program.data_a.immediate" at gsensor.sv(86) has no driver or initial value, using a default initial value '0' File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/gsensor.sv Line: 86
Warning (10030): Net "spi_program.waddr_a" at gsensor.sv(86) has no driver or initial value, using a default initial value '0' File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/gsensor.sv Line: 86
Warning (10030): Net "spi_program.we_a" at gsensor.sv(86) has no driver or initial value, using a default initial value '0' File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/gsensor.sv Line: 86
Info (12128): Elaborating entity "spi" for hierarchy "ADXL345_controller:ACC_CTRL|gsensor:U0|spi:u0" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/gsensor.sv Line: 182
Warning (10230): Verilog HDL assignment warning at spi.sv(49): truncated value with size 32 to match size of target (4) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/spi.sv Line: 49
Warning (10230): Verilog HDL assignment warning at spi.sv(158): truncated value with size 32 to match size of target (3) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/spi.sv Line: 158
Warning (10230): Verilog HDL assignment warning at spi.sv(206): truncated value with size 64 to match size of target (4) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/spi.sv Line: 206
Info (12128): Elaborating entity "accel_proc" for hierarchy "accel_proc:ACC_PROC" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 81
Warning (10631): VHDL Process Statement warning at accel_proc.vhd(37): inferring latch(es) for signal or variable "accel_scale_x", which holds its previous value in one or more paths through the process File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Warning (10631): VHDL Process Statement warning at accel_proc.vhd(37): inferring latch(es) for signal or variable "accel_scale_y", which holds its previous value in one or more paths through the process File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[0]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[1]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[2]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[3]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[4]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[5]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[6]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[7]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[8]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[9]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[10]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[11]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[12]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[13]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[14]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[15]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[16]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[17]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[18]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[19]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[20]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[21]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[22]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[23]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[24]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[25]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[26]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[27]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[28]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[29]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[30]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_y[31]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[0]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[1]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[2]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[3]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[4]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[5]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[6]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[7]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[8]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[9]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[10]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[11]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[12]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[13]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[14]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[15]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[16]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[17]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[18]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[19]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[20]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[21]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[22]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[23]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[24]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[25]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[26]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[27]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[28]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[29]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[30]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (10041): Inferred latch for "accel_scale_x[31]" at accel_proc.vhd(37) File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Info (12129): Elaborating entity "display" using architecture "A:rtl" for hierarchy "display:DISP" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 92
Warning (10541): VHDL Signal Declaration warning at display.vhd(24): used implicit default value for signal "o_HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at display.vhd(24): used implicit default value for signal "o_HEX0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at display.vhd(35): used explicit default value for signal "r_num_lives" because signal was never assigned a value File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 35
Warning (10540): VHDL Signal Declaration warning at display.vhd(36): used explicit default value for signal "r_lost_ball" because signal was never assigned a value File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at display.vhd(44): object "w_paddle_pos_x" assigned a value but never read File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 44
Warning (10036): Verilog HDL or VHDL warning at display.vhd(45): object "w_paddle_pos_y" assigned a value but never read File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at display.vhd(53): object "r_key_press" assigned a value but never read File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 53
Warning (10492): VHDL Process Statement warning at display.vhd(69): signal "r_logic_update" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 69
Warning (10492): VHDL Process Statement warning at display.vhd(114): signal "w_paddleDraw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 114
Warning (10492): VHDL Process Statement warning at display.vhd(115): signal "w_paddleColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 115
Info (12128): Elaborating entity "paddle" for hierarchy "display:DISP|paddle:paddle_obj" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/display.vhd Line: 148
Warning (10540): VHDL Signal Declaration warning at paddle.vhd(46): used explicit default value for signal "r_yPos" because signal was never assigned a value File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/display/objects/paddle.vhd Line: 46
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File "//Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/db/main.ram0_gsensor_889e66e.hdl.mif" -- setting initial value for remaining addresses to 0
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "ADXL345_controller:ACC_CTRL|gsensor:U0|spi_program" is uninferred because MIF is not supported for the selected family File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/gsensor.sv Line: 86
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GSENSOR_SDI" and its non-tri-state driver. File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 20
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 21
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[15]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[16]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[17]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[18]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[19]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[20]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[21]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[22]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[23]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[24]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[25]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[26]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[27]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[28]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[29]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
    Info (13026): Duplicate LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[30]" merged with LATCH primitive "accel_proc:ACC_PROC|accel_scale_x[31]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/accelerometer/accel_proc.vhd Line: 37
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GSENSOR_SDI~synth" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 20
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 12
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 12
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 13
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 13
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 13
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 14
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 14
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 14
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.vhd Line: 8
Info (21057): Implemented 522 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 484 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4831 megabytes
    Info: Processing ended: Wed Nov 15 09:19:58 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/FINAL PROJECT/main.map.smsg.


