sig/stato,RegFile1_Wr_Addr,RegFile1_Wr,RegFile1_Rd_Addr,RegFile2_Wr1_Addr0,RegFile2_Wr1_Addr1,RegFile2_Wr2_Addr0,RegFile2_Wr2_Addr1,RegFile2_Wr1,RegFile2_Wr2,RegFile2_Rd1_Addr0,RegFile2_Rd1_Addr1,RegFile2_Rd2_Addr0,RegFile2_Rd2_Addr1,Multiplier_Dbl_Mult_n,RegMult_Load,Sel1_Data2_Add1_n,Sel2_mult_mux1_n,Sel3_Add1_mult_n,Adder1_Sub_Add_n,RegAdd1_Load,sel4_data2_add2_n,Adder2_Sub_Add_n,RegAdd2_Load,sel4_add2_add1_n,Reg_reord_load,Reg_out_A_load,Reg_out_B_load,DONE
CW_IDLE,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CW_SLD_R,0,1,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CW_SM1,1,1,0,1,0,1,1,1,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CW_SM3,0,0,1,0,0,0,0,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CW_SM2,0,0,1,0,0,0,0,0,0,1,1,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0
CW_SM4,0,0,0,0,0,0,0,0,0,1,1,1,0,0,1,0,0,0,0,1,1,0,0,0,0,0,0,0
CW_SM5,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,1,0,0,0,1,0,0,0,0,0
CW_SM6,0,0,0,0,0,0,0,0,0,1,0,0,0,1,1,0,0,0,0,1,0,0,0,0,0,0,0,0
CW_SS5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,1,0,0,0,1,0,0,0,0,0
CW_SS6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,1,1,0,0,0
CW_SRND_BR,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,0,0
CW_SSND_R,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,1
CW_SSND_I,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0
CW_CM6,0,1,0,0,0,0,1,1,1,1,0,0,0,1,1,0,0,0,0,1,0,0,0,0,0,0,0,0
CW_CS5,1,1,0,1,0,1,1,1,1,0,1,0,0,0,1,0,1,1,1,0,0,0,1,0,0,0,0,0
CW_CS6,0,0,1,0,0,0,0,0,0,0,1,0,0,0,1,0,0,0,0,1,0,1,0,1,1,0,0,0
CW_CRND_BR,0,0,1,0,0,0,0,0,0,1,1,0,0,0,1,1,0,0,0,0,0,0,1,0,1,1,0,0
CW_CSND_R,0,0,0,0,0,0,0,0,0,1,1,1,0,0,1,0,0,0,0,1,1,0,0,1,0,0,1,1
CW_CSND_I,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,1,0,0,0,1,0,0,1,1,0
index,RFC_WR_ADDR,RFC_WR,RFC_RD_ADDR,RFD_WR1_ADDR0,RFD_WR1_ADDR1,RFD_WR2_ADDR0,RFD_WR2_ADDR1,RFD_WR1,RFD_WR2,RFD_RD1_ADDR0,RFD_RD1_ADDR1,RFD_RD2_ADDR0,RFD_RD2_ADDR1,MULT_DOUBLE,R_MULT_LD,MUX1_SEL,MUX2_SEL,MUX3_SEL,ADD1_SUB_ADD,R_ADD1_LD,MUX4_SEL,ADD2_SUB_ADD,R_ADD2_LD,MUX5_SEL,REORD_LD,OUT_A_BUF_LD,OUT_B_BUF_LD,DONE_BIT
