#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Sat May 11 20:41:40 2019
# Process ID: 14260
# Current directory: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.runs/synth_1
# Command line: vivado.exe -log state_machine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source state_machine.tcl
# Log file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.runs/synth_1/state_machine.vds
# Journal file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source state_machine.tcl -notrace
Command: synth_design -top state_machine -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 409.492 ; gain = 96.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'state_machine' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:9]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/clock_divider.sv:8]
WARNING: [Synth 8-5788] Register count_reg in module clock_divider is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/clock_divider.sv:30]
WARNING: [Synth 8-87] always_comb on 'ms_clk_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/clock_divider.sv:39]
WARNING: [Synth 8-87] always_comb on 'count_next_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/clock_divider.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/clock_divider.sv:8]
INFO: [Synth 8-6157] synthesizing module 'LFSR_fib168' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/fibonacci.sv:11]
WARNING: [Synth 8-5788] Register state_reg in module LFSR_fib168 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/fibonacci.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'LFSR_fib168' (2#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/fibonacci.sv:11]
INFO: [Synth 8-6157] synthesizing module 'disp_mux' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/ch04_15_disp_mux.sv:2]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux' (3#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/ch04_15_disp_mux.sv:2]
INFO: [Synth 8-6157] synthesizing module 'hex_to_sseg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/list_ch03_14_hex_to_sseg.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_sseg' (4#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/list_ch03_14_hex_to_sseg.sv:2]
WARNING: [Synth 8-5788] Register random_reg in module state_machine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:129]
WARNING: [Synth 8-87] always_comb on 'HI_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:65]
WARNING: [Synth 8-87] always_comb on 'ld_reg[0]' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:139]
WARNING: [Synth 8-87] always_comb on 'count1_next_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:140]
WARNING: [Synth 8-87] always_comb on 'rcount_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:144]
WARNING: [Synth 8-87] always_comb on 'count2_next_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:150]
WARNING: [Synth 8-87] always_comb on 'hex0_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:76]
WARNING: [Synth 8-87] always_comb on 'hex1_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:84]
WARNING: [Synth 8-87] always_comb on 'hex2_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:92]
WARNING: [Synth 8-87] always_comb on 'hex3_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:100]
WARNING: [Synth 8-87] always_comb on 'SLOW_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:64]
WARNING: [Synth 8-87] always_comb on 'CHEAT_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:67]
WARNING: [Synth 8-87] always_comb on 'ERR_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:66]
WARNING: [Synth 8-3848] Net ld[-1] in module/entity state_machine does not have driver. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:16]
WARNING: [Synth 8-3848] Net seed in module/entity state_machine does not have driver. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (5#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:9]
WARNING: [Synth 8-3331] design state_machine has unconnected port ld[-1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 464.492 ; gain = 151.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[27] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[26] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[25] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[24] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[23] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[22] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[21] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[20] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[19] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[18] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[17] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[16] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[15] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[14] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[13] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[12] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[11] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[10] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[9] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[8] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[7] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[6] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[5] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[4] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[3] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[2] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[1] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
WARNING: [Synth 8-3295] tying undriven pin fibonacci:seed[0] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:51]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 464.492 ; gain = 151.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 464.492 ; gain = 151.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc]
WARNING: [Vivado 12-584] No ports matched 'ld[1]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[2]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[3]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[4]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[5]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[6]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[7]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[8]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[9]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[10]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[11]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[12]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[13]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[14]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ld[15]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/state_machine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/state_machine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 813.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 813.816 ; gain = 501.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 813.816 ; gain = 501.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 813.816 ; gain = 501.211
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'clock_divider'
INFO: [Synth 8-5545] ROM "ms_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'state_machine'
INFO: [Synth 8-5545] ROM "ld" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HI" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hex0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOW" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CHEAT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ERR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ms_clk_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/clock_divider.sv:39]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ms_zero |                               00 | 00000000000000000000000000000001
                   minus |                               01 | 00000000000000000000000000000000
                  ms_one |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'clock_divider'
WARNING: [Synth 8-327] inferring latch for variable 'count_next_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/clock_divider.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'ld_reg[0]' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:139]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 | 00000000000000000000000000000000
                 starter |                              001 | 00000000000000000000000000000001
                 cheater |                              010 | 00000000000000000000000000000101
                    test |                              011 | 00000000000000000000000000000010
                 tooslow |                              100 | 00000000000000000000000000000100
                reaction |                              101 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'state_machine'
WARNING: [Synth 8-327] inferring latch for variable 'SLOW_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'HI_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:65]
WARNING: [Synth 8-327] inferring latch for variable 'ERR_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'CHEAT_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:67]
WARNING: [Synth 8-327] inferring latch for variable 'rcount_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'count1_next_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'count2_next_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:150]
WARNING: [Synth 8-327] inferring latch for variable 'hex3_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:100]
WARNING: [Synth 8-327] inferring latch for variable 'hex2_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:92]
WARNING: [Synth 8-327] inferring latch for variable 'hex1_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'hex0_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.srcs/sources_1/new/state_machine.sv:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 813.816 ; gain = 501.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              168 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input    168 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module LFSR_fib168 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              168 Bit    Registers := 1     
+---Muxes : 
	   2 Input    168 Bit        Muxes := 2     
Module disp_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design state_machine has unconnected port ld[-1]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ERR_reg)
WARNING: [Synth 8-3332] Sequential element (SLOW_reg) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (ERR_reg) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (CHEAT_reg) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex3_reg[3]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex3_reg[2]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex3_reg[1]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex3_reg[0]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex2_reg[3]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex2_reg[2]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex2_reg[1]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex2_reg[0]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex1_reg[3]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex1_reg[2]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex1_reg[1]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex1_reg[0]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex0_reg[3]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex0_reg[2]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex0_reg[1]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (hex0_reg[0]) is unused and will be removed from module state_machine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 813.816 ; gain = 501.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 813.816 ; gain = 501.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 825.652 ; gain = 513.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'rcount_reg[1]' (LD) to 'rcount_reg[9]'
INFO: [Synth 8-3886] merging instance 'rcount_reg[2]' (LD) to 'rcount_reg[9]'
INFO: [Synth 8-3886] merging instance 'rcount_reg[0]' (LD) to 'rcount_reg[9]'
INFO: [Synth 8-3886] merging instance 'rcount_reg[4]' (LD) to 'rcount_reg[9]'
INFO: [Synth 8-3886] merging instance 'rcount_reg[5]' (LD) to 'rcount_reg[9]'
INFO: [Synth 8-3886] merging instance 'rcount_reg[3]' (LD) to 'rcount_reg[9]'
INFO: [Synth 8-3886] merging instance 'rcount_reg[7]' (LD) to 'rcount_reg[9]'
INFO: [Synth 8-3886] merging instance 'rcount_reg[8]' (LD) to 'rcount_reg[9]'
INFO: [Synth 8-3886] merging instance 'rcount_reg[6]' (LD) to 'rcount_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rcount_reg[9] )
WARNING: [Synth 8-3332] Sequential element (rcount_reg[9]) is unused and will be removed from module state_machine.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 825.652 ; gain = 513.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 825.652 ; gain = 513.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 825.652 ; gain = 513.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 825.652 ; gain = 513.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 825.652 ; gain = 513.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 825.652 ; gain = 513.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 825.652 ; gain = 513.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|state_machine | fibonacci/state_reg[165] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|state_machine | fibonacci/state_reg[151] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|state_machine | fibonacci/state_reg[111] | 56     | 2     | YES          | NO                 | YES               | 0      | 4       | 
|state_machine | fibonacci/state_reg[139] | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+--------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    19|
|3     |LUT1    |    21|
|4     |LUT2    |    13|
|5     |LUT3    |    60|
|6     |LUT4    |     9|
|7     |LUT5    |     4|
|8     |LUT6    |     7|
|9     |SRL16E  |     2|
|10    |SRLC32E |     5|
|11    |FDCE    |   116|
|12    |FDPE    |    57|
|13    |FDRE    |    24|
|14    |LD      |    54|
|15    |IBUF    |     4|
|16    |OBUF    |    13|
|17    |OBUFT   |     1|
+------+--------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   411|
|2     |  clock_divider |clock_divider |    80|
|3     |  disp_unit     |disp_mux      |    31|
|4     |  fibonacci     |LFSR_fib168   |   137|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 825.652 ; gain = 513.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 825.652 ; gain = 163.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 825.652 ; gain = 513.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  LD => LDCE: 53 instances
  LD => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 98 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 828.051 ; gain = 528.270
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Vivado Project/Reaction Timer.runs/synth_1/state_machine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file state_machine_utilization_synth.rpt -pb state_machine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 828.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 11 20:42:29 2019...
