{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1540837624202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1540837624202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 14:27:04 2018 " "Processing started: Mon Oct 29 14:27:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1540837624202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1540837624202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP5 -c TP5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP5 -c TP5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1540837624203 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1540837625190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina-maquina_arq " "Found design unit 1: maquina-maquina_arq" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1540837625637 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina " "Found entity 1: maquina" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1540837625637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1540837625637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_dec_7_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador_dec_7_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador_dec_7_seg-decoder_display " "Found design unit 1: decodificador_dec_7_seg-decoder_display" {  } { { "decodificador_dec_7_segmentos.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/decodificador_dec_7_segmentos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1540837625641 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador_dec_7_seg " "Found entity 1: decodificador_dec_7_seg" {  } { { "decodificador_dec_7_segmentos.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/decodificador_dec_7_segmentos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1540837625641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1540837625641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clock-divisor_clock_arq " "Found design unit 1: divisor_clock-divisor_clock_arq" {  } { { "divisor_clock.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/divisor_clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1540837625644 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/divisor_clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1540837625644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1540837625644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TP5-TP5_arq " "Found design unit 1: TP5-TP5_arq" {  } { { "TP5.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/TP5.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1540837625648 ""} { "Info" "ISGN_ENTITY_NAME" "1 TP5 " "Found entity 1: TP5" {  } { { "TP5.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/TP5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1540837625648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1540837625648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mylibrary/felipe.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mylibrary/felipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 felipe " "Found design unit 1: felipe" {  } { { "myLibrary/felipe.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/myLibrary/felipe.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1540837625652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1540837625652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP5 " "Elaborating entity \"TP5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1540837625726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:divisor_clock_aula " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:divisor_clock_aula\"" {  } { { "TP5.vhd" "divisor_clock_aula" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/TP5.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1540837625767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina maquina:maquina_aula " "Elaborating entity \"maquina\" for hierarchy \"maquina:maquina_aula\"" {  } { { "TP5.vhd" "maquina_aula" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/TP5.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1540837625780 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state maquina.vhd(30) " "VHDL Process Statement warning at maquina.vhd(30): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625821 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state maquina.vhd(40) " "VHDL Process Statement warning at maquina.vhd(40): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625822 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state maquina.vhd(42) " "VHDL Process Statement warning at maquina.vhd(42): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625822 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinalVerdeV maquina.vhd(43) " "VHDL Process Statement warning at maquina.vhd(43): signal \"sinalVerdeV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625822 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinalVerdeV maquina.vhd(44) " "VHDL Process Statement warning at maquina.vhd(44): signal \"sinalVerdeV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625822 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinalVerdeV maquina.vhd(45) " "VHDL Process Statement warning at maquina.vhd(45): signal \"sinalVerdeV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625822 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state maquina.vhd(48) " "VHDL Process Statement warning at maquina.vhd(48): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625822 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state maquina.vhd(56) " "VHDL Process Statement warning at maquina.vhd(56): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625822 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state maquina.vhd(64) " "VHDL Process Statement warning at maquina.vhd(64): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625823 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state maquina.vhd(72) " "VHDL Process Statement warning at maquina.vhd(72): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625823 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinalVerdeP maquina.vhd(73) " "VHDL Process Statement warning at maquina.vhd(73): signal \"sinalVerdeP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625823 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinalVerdeP maquina.vhd(74) " "VHDL Process Statement warning at maquina.vhd(74): signal \"sinalVerdeP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625823 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinalVerdeP maquina.vhd(75) " "VHDL Process Statement warning at maquina.vhd(75): signal \"sinalVerdeP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625823 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state maquina.vhd(78) " "VHDL Process Statement warning at maquina.vhd(78): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625823 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sinalVermelhoV maquina.vhd(25) " "VHDL Process Statement warning at maquina.vhd(25): inferring latch(es) for signal or variable \"sinalVermelhoV\", which holds its previous value in one or more paths through the process" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1540837625823 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sinalAmareloV maquina.vhd(25) " "VHDL Process Statement warning at maquina.vhd(25): inferring latch(es) for signal or variable \"sinalAmareloV\", which holds its previous value in one or more paths through the process" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1540837625823 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sinalVerdeV maquina.vhd(25) " "VHDL Process Statement warning at maquina.vhd(25): inferring latch(es) for signal or variable \"sinalVerdeV\", which holds its previous value in one or more paths through the process" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1540837625824 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sinalVermelhoP maquina.vhd(25) " "VHDL Process Statement warning at maquina.vhd(25): inferring latch(es) for signal or variable \"sinalVermelhoP\", which holds its previous value in one or more paths through the process" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1540837625824 "|TP5|maquina:maquina_aula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sinalVerdeP maquina.vhd(25) " "VHDL Process Statement warning at maquina.vhd(25): inferring latch(es) for signal or variable \"sinalVerdeP\", which holds its previous value in one or more paths through the process" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1540837625824 "|TP5|maquina:maquina_aula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalVerdeP maquina.vhd(25) " "Inferred latch for \"sinalVerdeP\" at maquina.vhd(25)" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1540837625824 "|TP5|maquina:maquina_aula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalVermelhoP maquina.vhd(25) " "Inferred latch for \"sinalVermelhoP\" at maquina.vhd(25)" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1540837625824 "|TP5|maquina:maquina_aula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalVerdeV maquina.vhd(25) " "Inferred latch for \"sinalVerdeV\" at maquina.vhd(25)" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1540837625824 "|TP5|maquina:maquina_aula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalAmareloV maquina.vhd(25) " "Inferred latch for \"sinalAmareloV\" at maquina.vhd(25)" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1540837625824 "|TP5|maquina:maquina_aula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalVermelhoV maquina.vhd(25) " "Inferred latch for \"sinalVermelhoV\" at maquina.vhd(25)" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1540837625824 "|TP5|maquina:maquina_aula"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1540837625824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_dec_7_seg decodificador_dec_7_seg:decoder_display_aula " "Elaborating entity \"decodificador_dec_7_seg\" for hierarchy \"decodificador_dec_7_seg:decoder_display_aula\"" {  } { { "TP5.vhd" "decoder_display_aula" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/TP5.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1540837625826 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 decodificador_dec_7_segmentos.vhd(24) " "VHDL Process Statement warning at decodificador_dec_7_segmentos.vhd(24): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador_dec_7_segmentos.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/decodificador_dec_7_segmentos.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625852 "|TP5|decodificador_dec_7_seg:decoder_display_aula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 decodificador_dec_7_segmentos.vhd(38) " "VHDL Process Statement warning at decodificador_dec_7_segmentos.vhd(38): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador_dec_7_segmentos.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/decodificador_dec_7_segmentos.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1540837625852 "|TP5|decodificador_dec_7_seg:decoder_display_aula"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "No instance name " "Synthesized away node \"No instance name\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1540837626958 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "No instance name " "Synthesized away node \"No instance name\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1540837626958 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "No instance name " "Synthesized away node \"No instance name\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1540837626958 ""}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1540837626958 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1540837626958 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decodificador_dec_7_seg:decoder_display_aula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decodificador_dec_7_seg:decoder_display_aula\|Div0\"" {  } { { "decodificador_dec_7_segmentos.vhd" "Div0" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/decodificador_dec_7_segmentos.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1540837627212 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1540837627212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decodificador_dec_7_seg:decoder_display_aula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"decodificador_dec_7_seg:decoder_display_aula\|lpm_divide:Div0\"" {  } { { "decodificador_dec_7_segmentos.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/decodificador_dec_7_segmentos.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1540837628266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decodificador_dec_7_seg:decoder_display_aula\|lpm_divide:Div0 " "Instantiated megafunction \"decodificador_dec_7_seg:decoder_display_aula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1540837628284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1540837628284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1540837628284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1540837628284 ""}  } { { "decodificador_dec_7_segmentos.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/decodificador_dec_7_segmentos.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1540837628284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1540837628895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1540837628895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1540837628964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1540837628964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1540837629071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1540837629071 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1540837629838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina:maquina_aula\|sinalVermelhoV " "Latch maquina:maquina_aula\|sinalVermelhoV has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina:maquina_aula\|state.inicial~reg0 " "Ports D and ENA on the latch are fed by the same signal maquina:maquina_aula\|state.inicial~reg0" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1540837630013 ""}  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1540837630013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina:maquina_aula\|sinalAmareloV " "Latch maquina:maquina_aula\|sinalAmareloV has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina:maquina_aula\|state.inicial~reg0 " "Ports D and ENA on the latch are fed by the same signal maquina:maquina_aula\|state.inicial~reg0" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1540837630014 ""}  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1540837630014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina:maquina_aula\|sinalVerdeV " "Latch maquina:maquina_aula\|sinalVerdeV has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina:maquina_aula\|state.inicial~reg0 " "Ports D and ENA on the latch are fed by the same signal maquina:maquina_aula\|state.inicial~reg0" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1540837630014 ""}  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1540837630014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina:maquina_aula\|sinalVermelhoP " "Latch maquina:maquina_aula\|sinalVermelhoP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina:maquina_aula\|state.atravessa~reg0 " "Ports D and ENA on the latch are fed by the same signal maquina:maquina_aula\|state.atravessa~reg0" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1540837630014 ""}  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1540837630014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina:maquina_aula\|sinalVerdeP " "Latch maquina:maquina_aula\|sinalVerdeP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina:maquina_aula\|state.atravessa~reg0 " "Ports D and ENA on the latch are fed by the same signal maquina:maquina_aula\|state.atravessa~reg0" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1540837630015 ""}  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1540837630015 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "maquina:maquina_aula\|state.inicial~reg0 maquina:maquina_aula\|state.inicial~reg0_emulated maquina:maquina_aula\|state.inicial~reg0latch " "Register \"maquina:maquina_aula\|state.inicial~reg0\" is converted into an equivalent circuit using register \"maquina:maquina_aula\|state.inicial~reg0_emulated\" and latch \"maquina:maquina_aula\|state.inicial~reg0latch\"" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1540837630023 "|TP5|maquina:maquina_aula|state.inicial~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "maquina:maquina_aula\|state.atravessa~reg0 maquina:maquina_aula\|state.atravessa~reg0_emulated maquina:maquina_aula\|state.atravessa~reg0latch " "Register \"maquina:maquina_aula\|state.atravessa~reg0\" is converted into an equivalent circuit using register \"maquina:maquina_aula\|state.atravessa~reg0_emulated\" and latch \"maquina:maquina_aula\|state.atravessa~reg0latch\"" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1540837630023 "|TP5|maquina:maquina_aula|state.atravessa~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "maquina:maquina_aula\|state.luzVermelhaVec~reg0 maquina:maquina_aula\|state.luzVermelhaVec~reg0_emulated maquina:maquina_aula\|state.luzVermelhaVec~reg0latch " "Register \"maquina:maquina_aula\|state.luzVermelhaVec~reg0\" is converted into an equivalent circuit using register \"maquina:maquina_aula\|state.luzVermelhaVec~reg0_emulated\" and latch \"maquina:maquina_aula\|state.luzVermelhaVec~reg0latch\"" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1540837630023 "|TP5|maquina:maquina_aula|state.luzVermelhaVec~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "maquina:maquina_aula\|state.luzAmarelaVec~reg0 maquina:maquina_aula\|state.luzAmarelaVec~reg0_emulated maquina:maquina_aula\|state.luzAmarelaVec~reg0latch " "Register \"maquina:maquina_aula\|state.luzAmarelaVec~reg0\" is converted into an equivalent circuit using register \"maquina:maquina_aula\|state.luzAmarelaVec~reg0_emulated\" and latch \"maquina:maquina_aula\|state.luzAmarelaVec~reg0latch\"" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1540837630023 "|TP5|maquina:maquina_aula|state.luzAmarelaVec~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "maquina:maquina_aula\|state.piscaVerdeVec~reg0 maquina:maquina_aula\|state.piscaVerdeVec~reg0_emulated maquina:maquina_aula\|state.piscaVerdeVec~reg0latch " "Register \"maquina:maquina_aula\|state.piscaVerdeVec~reg0\" is converted into an equivalent circuit using register \"maquina:maquina_aula\|state.piscaVerdeVec~reg0_emulated\" and latch \"maquina:maquina_aula\|state.piscaVerdeVec~reg0latch\"" {  } { { "maquina.vhd" "" { Text "C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1540837630023 "|TP5|maquina:maquina_aula|state.piscaVerdeVec~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1540837630023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1540837630787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1540837633551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1540837633551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "520 " "Implemented 520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1540837633940 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1540837633940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "498 " "Implemented 498 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1540837633940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1540837633940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1540837634089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 14:27:14 2018 " "Processing ended: Mon Oct 29 14:27:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1540837634089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1540837634089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1540837634089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1540837634089 ""}
