Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 16 15:15:04 2023
| Host         : Centurion-Heavy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    97 |
|    Minimum number of control sets                        |    97 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   284 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    97 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    38 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1146 |          433 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             611 |          193 |
| Yes          | No                    | No                     |             798 |          181 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             601 |          202 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                            Enable Signal                                                                           |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Loop_Filter/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                            | system_i/PLL/Loop_Filter/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                3 |              4 |         1.33 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                  | system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                    | system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/ADC_override/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                    | system_i/ADC_override/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                            |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/ADC_override/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                      | system_i/ADC_override/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                2 |              4 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/ADC_override/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                    | system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                              |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                            |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                      | system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                            |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                  | system_i/PLL/Controller/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                            |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/Debug_Controller/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                    | system_i/PLL/Controller/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                            |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/Debug_Controller/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                | system_i/Debug_Controller/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/Debug_Controller/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                           | system_i/Debug_Controller/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                            |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/Debug_Controller/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                  | system_i/Debug_Controller/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                  | system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                    | system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                2 |              4 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                  | system_i/PLL/Controller/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                    | system_i/PLL/Controller/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                    | system_i/PLL/Controller/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                    |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                  | system_i/PLL/Controller/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                          | system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Loop_Filter/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                           |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                            | system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Loop_Filter/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                 | system_i/PLL/Loop_Filter/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Loop_Filter/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                   | system_i/PLL/Loop_Filter/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                             |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              5 |         5.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/PS7/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                            | system_i/PLL/Controller/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |                4 |              8 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_4/U0/gpio_core_1/Read_Reg_Rst__0                                                                                         |                1 |              8 |         8.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                             | system_i/PLL/Controller/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |                2 |              9 |         4.50 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                           |                5 |             12 |         2.40 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                           |                4 |             13 |         3.25 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                           |                3 |             14 |         4.67 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                           |                4 |             14 |         3.50 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                           |                3 |             16 |         5.33 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             18 |         2.25 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                            |                5 |             20 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                              |                8 |             20 |         2.50 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                           |                7 |             21 |         3.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/Debug_Controller/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                7 |             22 |         3.14 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Loop_Filter/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                8 |             22 |         2.75 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             23 |         2.88 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                           |               10 |             24 |         2.40 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |                8 |             24 |         3.00 |
|  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                    | system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/int_rst_reg_i_1_n_0                                                                                    |               18 |             28 |         1.56 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_3/U0/gpio_core_1/Read_Reg_Rst__0                                                                                         |                5 |             30 |         6.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                         |                7 |             30 |         4.29 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                         |               11 |             30 |         2.73 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                             | system_i/PLL/Controller/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |                5 |             31 |         6.20 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                             | system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |               10 |             31 |         3.10 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                             | system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |               11 |             31 |         2.82 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/ADC_override/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                              | system_i/ADC_override/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                6 |             32 |         5.33 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/InternalOscillator/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                 |                7 |             32 |         4.57 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                    | system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                8 |             32 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/ADC_override/axi_gpio_5/U0/gpio_core_1/Read_Reg_Rst__0                                                                                           |                6 |             32 |         5.33 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                     | system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |               14 |             32 |         2.29 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/ADC_override/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                               | system_i/ADC_override/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                8 |             32 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                           |                9 |             34 |         3.78 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                           |                9 |             35 |         3.89 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                            | system_i/PLL/Controller/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |               17 |             43 |         2.53 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |               14 |             46 |         3.29 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |               15 |             46 |         3.07 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |               18 |             46 |         2.56 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/ADC_override/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               12 |             47 |         3.92 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                           |               10 |             47 |         4.70 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    | system_i/PLL/InternalOscillator/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |               15 |             47 |         3.13 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                           |                9 |             47 |         5.22 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                           |               10 |             52 |         5.20 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                           |               12 |             52 |         4.33 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                           |               10 |             52 |         5.20 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                           |               10 |             52 |         5.20 |
|  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk | system_i/PLL/Loop_Filter/CIC_Basic_128_0/inst/output_register[27]_i_2_n_0                                                                                          |                                                                                                                                                           |               17 |             84 |         4.94 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                            | system_i/PLL/Controller/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |               35 |             90 |         2.57 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          | system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                            | system_i/PLL/Controller/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |               38 |             90 |         2.37 |
|  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk | system_i/PLL/Loop_Filter/CIC_Filter_0/inst/phase_1                                                                                                                 |                                                                                                                                                           |               23 |            120 |         5.22 |
|  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk | system_i/PLL/Loop_Filter/CIC_axis_0/inst/SINGLE_CIC.outputReg[15]_i_1_n_0                                                                                          |                                                                                                                                                           |               34 |            136 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                    |                                                                                                                                                           |               85 |            203 |         2.39 |
|  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                    |                                                                                                                                                           |              349 |            944 |         2.70 |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


