Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Fri Feb 19 10:45:02 2016
| Host         : brandon-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     9 |
| Minimum Number of register sites lost to control set restrictions |    25 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               8 |            4 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------+-------------------+------------------+----------------+
|      Clock Signal      |    Enable Signal   |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+--------------------+-------------------+------------------+----------------+
|  CLK_IBUF_BUFG         |                    |                   |                1 |              1 |
|  ram_1024_x_18_i_1_n_0 |                    |                   |                2 |              2 |
|  ram_1024_x_18_i_1_n_0 |                    | RST_IBUF          |                1 |              2 |
|  ram_1024_x_18_i_1_n_0 | CPU/progRom/E[0]   |                   |                4 |              8 |
|  ram_1024_x_18_i_1_n_0 | CPU/progRom/LD     | CPU/control/AR[0] |                4 |              8 |
|  ram_1024_x_18_i_1_n_0 | CPU/control/E[0]   | CPU/control/AR[0] |                5 |             10 |
|  ram_1024_x_18_i_1_n_0 | CPU/progRom/WE     |                   |                2 |             16 |
|  CLK_IBUF_BUFG         |                    | CLK_DIV/clear     |                8 |             32 |
|  ram_1024_x_18_i_1_n_0 | CPU/progRom/SCR_WE |                   |               10 |             40 |
+------------------------+--------------------+-------------------+------------------+----------------+


