# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/ec67/hdl" --include "../../../../BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../BWT_cordic.ip_user_files/bd/design_acc/ip/design_acc_processing_system7_0_0/sim/design_acc_processing_system7_0_0.v" \
"../../../../BWT_cordic.ip_user_files/bd/design_acc/sim/design_acc.v" \
"../../../../BWT_cordic.ip_user_files/bd/design_acc/ipshared/3dcb/hdl/cordic_ip_v1_0_S00_AXI.v" \
"../../../../BWT_cordic.ip_user_files/bd/design_acc/ipshared/3dcb/hdl/cordic_ip_v1_0.v" \
"../../../../BWT_cordic.ip_user_files/bd/design_acc/ip/design_acc_cordic_ip_0_1/sim/design_acc_cordic_ip_0_1.v" \
"../../../../BWT_cordic.ip_user_files/bd/design_acc/ip/design_acc_auto_pc_0/sim/design_acc_auto_pc_0.v" \
"../../../../BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
