#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1ae9b00 .scope module, "Banco_Pruebas_2" "Banco_Pruebas_2" 2 5;
 .timescale -9 -10;
v0x1b228a8_0 .net "clk", 0 0, v0x1b22430_0;  1 drivers
v0x1b22910_0 .net "contador_c", 5 0, v0x1b22498_0;  1 drivers
v0x1b22978_0 .net "data_in0", 1 0, v0x1b22510_0;  1 drivers
v0x1b229d0_0 .net "data_in1", 1 0, v0x1b22568_0;  1 drivers
v0x1b22a28_0 .net "data_out_c", 1 0, v0x1ae92d8_0;  1 drivers
v0x1b22ac8_0 .net "data_out_synth", 1 0, v0x1b22098_0;  1 drivers
v0x1b22b68_0 .net "reset_L", 0 0, v0x1b226f0_0;  1 drivers
v0x1b22bc0_0 .net "selector", 0 0, v0x1b22780_0;  1 drivers
S_0x1a9f5b0 .scope module, "mux_c" "mux_conductual" 2 14, 3 1 0, S_0x1ae9b00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out_c"
v0x1ae87c8_0 .net "clk", 0 0, v0x1b22430_0;  alias, 1 drivers
v0x1ae8938_0 .net "data_in0", 1 0, v0x1b22510_0;  alias, 1 drivers
v0x1ae8bd8_0 .net "data_in1", 1 0, v0x1b22568_0;  alias, 1 drivers
v0x1ae92d8_0 .var "data_out_c", 1 0;
v0x1ae4708_0 .net "reset_L", 0 0, v0x1b226f0_0;  alias, 1 drivers
v0x1ae4d68_0 .net "selector", 0 0, v0x1b22780_0;  alias, 1 drivers
v0x1ae9330_0 .var "x", 1 0;
E_0x1ae5128 .event posedge, v0x1ae87c8_0;
E_0x1ae9818 .event edge, v0x1ae4d68_0, v0x1ae8bd8_0, v0x1ae8938_0;
S_0x1b11718 .scope module, "sth" "synth" 2 21, 4 5 0, S_0x1ae9b00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out_c"
v0x1b21920_0 .net "_0_", 1 0, L_0x1b22d68;  1 drivers
v0x1b219a8_0 .net *"_s12", 0 0, L_0x1b22df8;  1 drivers
L_0xb6ba0038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b21a20_0 .net/2u *"_s13", 0 0, L_0xb6ba0038;  1 drivers
v0x1b21a88_0 .net *"_s15", 0 0, L_0x1b22ea0;  1 drivers
v0x1b21b00_0 .net *"_s20", 0 0, L_0x1b22fa0;  1 drivers
v0x1b21ba0_0 .net *"_s22", 0 0, L_0x1b23080;  1 drivers
v0x1b21c18_0 .net *"_s23", 0 0, L_0x1b23140;  1 drivers
v0x1b21c90_0 .net *"_s29", 0 0, L_0x1b23280;  1 drivers
v0x1b21d08_0 .net *"_s3", 0 0, L_0x1b22c18;  1 drivers
v0x1b21d80_0 .net *"_s31", 0 0, L_0x1b23308;  1 drivers
v0x1b21df8_0 .net *"_s32", 0 0, L_0x1b23360;  1 drivers
L_0xb6ba0010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b21e70_0 .net/2u *"_s4", 0 0, L_0xb6ba0010;  1 drivers
v0x1b21ee8_0 .net *"_s6", 0 0, L_0x1b22c70;  1 drivers
v0x1b21f60_0 .net "clk", 0 0, v0x1b22430_0;  alias, 1 drivers
v0x1b21fc8_0 .net "data_in0", 1 0, v0x1b22510_0;  alias, 1 drivers
v0x1b22030_0 .net "data_in1", 1 0, v0x1b22568_0;  alias, 1 drivers
v0x1b22098_0 .var "data_out_c", 1 0;
v0x1b22110_0 .net "reset_L", 0 0, v0x1b226f0_0;  alias, 1 drivers
v0x1b22198_0 .net "selector", 0 0, v0x1b22780_0;  alias, 1 drivers
v0x1b22210_0 .net "x", 1 0, L_0x1b23228;  1 drivers
L_0x1b22c18 .part L_0x1b23228, 0, 1;
L_0x1b22c70 .functor MUXZ 1, L_0xb6ba0010, L_0x1b22c18, v0x1b226f0_0, C4<>;
L_0x1b22d68 .concat8 [ 1 1 0 0], L_0x1b22c70, L_0x1b22ea0;
L_0x1b22df8 .part L_0x1b23228, 1, 1;
L_0x1b22ea0 .functor MUXZ 1, L_0xb6ba0038, L_0x1b22df8, v0x1b226f0_0, C4<>;
L_0x1b22fa0 .part v0x1b22568_0, 0, 1;
L_0x1b23080 .part v0x1b22510_0, 0, 1;
L_0x1b23140 .functor MUXZ 1, L_0x1b23080, L_0x1b22fa0, v0x1b22780_0, C4<>;
L_0x1b23228 .concat8 [ 1 1 0 0], L_0x1b23140, L_0x1b23360;
L_0x1b23280 .part v0x1b22568_0, 1, 1;
L_0x1b23308 .part v0x1b22510_0, 1, 1;
L_0x1b23360 .functor MUXZ 1, L_0x1b23308, L_0x1b23280, v0x1b22780_0, C4<>;
S_0x1b22308 .scope module, "tb2" "test_bench_2" 2 28, 5 1 0, S_0x1ae9b00;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset_L"
    .port_info 2 /OUTPUT 1 "selector"
    .port_info 3 /OUTPUT 2 "data_in0"
    .port_info 4 /OUTPUT 2 "data_in1"
    .port_info 5 /OUTPUT 6 "contador_c"
    .port_info 6 /INPUT 2 "data_out_c"
    .port_info 7 /INPUT 2 "data_out_synth"
v0x1b22430_0 .var "clk", 0 0;
v0x1b22498_0 .var "contador_c", 5 0;
v0x1b22510_0 .var "data_in0", 0 1;
v0x1b22568_0 .var "data_in1", 0 1;
v0x1b22608_0 .net "data_out_c", 0 1, v0x1ae92d8_0;  alias, 1 drivers
v0x1b22698_0 .net "data_out_synth", 0 1, v0x1b22098_0;  alias, 1 drivers
v0x1b226f0_0 .var "reset_L", 0 0;
v0x1b22780_0 .var "selector", 0 0;
E_0x1b223f8 .event posedge, v0x1ae92d8_0;
    .scope S_0x1a9f5b0;
T_0 ;
    %wait E_0x1ae9818;
    %load/vec4 v0x1ae4d68_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x1ae8bd8_0;
    %store/vec4 v0x1ae9330_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1ae4d68_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x1ae8938_0;
    %store/vec4 v0x1ae9330_0, 0, 2;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1a9f5b0;
T_1 ;
    %wait E_0x1ae5128;
    %load/vec4 v0x1ae4708_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x1ae9330_0;
    %assign/vec4 v0x1ae92d8_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1ae4708_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ae92d8_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1b11718;
T_2 ;
    %wait E_0x1ae5128;
    %load/vec4 v0x1b21920_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1b22098_0, 4, 5;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1b11718;
T_3 ;
    %wait E_0x1ae5128;
    %load/vec4 v0x1b21920_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1b22098_0, 4, 5;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1b22308;
T_4 ;
    %vpi_call 5 12 "$dumpfile", "test_2.vcd" {0 0 0};
    %vpi_call 5 13 "$dumpvars" {0 0 0};
    %vpi_call 5 15 "$display", "\011clk,\011data_in0,\011data_in1,\011selector,\011reset_L,\011data_out_c,\011data_synth,\011contador_c" {0 0 0};
    %vpi_call 5 17 "$monitor", $time, "\011%b\011%b\011%b\011%b\011%b\011%b\011%b", v0x1b22510_0, v0x1b22568_0, v0x1b22780_0, v0x1b226f0_0, v0x1b22608_0, v0x1b22698_0, v0x1b22498_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1b22510_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1b22568_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b226f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b22780_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1b22498_0, 0, 6;
    %wait E_0x1ae5128;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b226f0_0, 0;
    %load/vec4 v0x1b22780_0;
    %inv;
    %assign/vec4 v0x1b22780_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1b22510_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1b22568_0, 0;
    %wait E_0x1ae5128;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1b22510_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1b22568_0, 0;
    %wait E_0x1ae5128;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1b22510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1b22568_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b22780_0, 0;
    %wait E_0x1ae5128;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1b22510_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1b22568_0, 0;
    %load/vec4 v0x1b22780_0;
    %inv;
    %assign/vec4 v0x1b22780_0, 0;
    %wait E_0x1ae5128;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1b22510_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1b22568_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b22780_0, 0;
    %wait E_0x1ae5128;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1b22510_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1b22568_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b22780_0, 0;
    %wait E_0x1ae5128;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1b22510_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1b22568_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b22780_0, 0;
    %wait E_0x1ae5128;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b22780_0, 0;
    %wait E_0x1ae5128;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1b22510_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1b22568_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b22780_0, 0;
    %wait E_0x1ae5128;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1b22510_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1b22568_0, 0;
    %vpi_call 5 68 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1b22308;
T_5 ;
    %wait E_0x1b223f8;
    %load/vec4 v0x1b226f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1b22498_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1b22498_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1b22498_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1b22308;
T_6 ;
    %wait E_0x1ae5128;
    %load/vec4 v0x1b22608_0;
    %load/vec4 v0x1b22698_0;
    %cmp/ne;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 5 88 "$display", "Se detecta diferencia en salida entre modulo estructural y conductual" {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1b22308;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b22430_0, 0;
    %end;
    .thread T_7;
    .scope S_0x1b22308;
T_8 ;
    %delay 100, 0;
    %load/vec4 v0x1b22430_0;
    %inv;
    %assign/vec4 v0x1b22430_0, 0;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Banco_Pruebas_2.v";
    "./mux_conductual.v";
    "./synth.v";
    "./test_bench_2.v";
