INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'shift_reg' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'shift_reg'...
WARNING:sim - A core named 'shift_reg' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'shift_reg'...
Delivering associated files for 'shift_reg'...
Generating implementation netlist for 'shift_reg'...
INFO:sim - Pre-processing HDL files for 'shift_reg'...
Running synthesis for 'shift_reg'
Running ngcbuild...
Writing VHO instantiation template for 'shift_reg'...
Writing VHDL behavioral simulation model for 'shift_reg'...
Delivered 3 files into directory
H:/cse462/delta_sigma_decode/ipcore_dir/tmp/_cg/shift_reg
Delivered 1 file into directory
H:/cse462/delta_sigma_decode/ipcore_dir/tmp/_cg/shift_reg
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'shift_reg'...
Generating metadata file...
Regenerating ISE project file for 'shift_reg'...
Generating ISE project...
XCO file found: shift_reg.xco
XMDF file found: shift_reg_xmdf.tcl
Adding H:/cse462/delta_sigma_decode/ipcore_dir/tmp/_cg/shift_reg.asy -view all
-origin_type imported
Adding H:/cse462/delta_sigma_decode/ipcore_dir/tmp/_cg/shift_reg.ngc -view all
-origin_type created
Checking file "H:/cse462/delta_sigma_decode/ipcore_dir/tmp/_cg/shift_reg.ngc"
for project device match ...
File "H:/cse462/delta_sigma_decode/ipcore_dir/tmp/_cg/shift_reg.ngc" device
information matches project device.
Adding H:/cse462/delta_sigma_decode/ipcore_dir/tmp/_cg/shift_reg.sym -view all
-origin_type imported
Adding H:/cse462/delta_sigma_decode/ipcore_dir/tmp/_cg/shift_reg.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "H:/cse462/delta_sigma_decode/ipcore_dir/tmp/_cg/shift_reg.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding H:/cse462/delta_sigma_decode/ipcore_dir/tmp/_cg/shift_reg.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/shift_reg"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'shift_reg'.
