sim_seconds                                  0.162052                       # Number of seconds simulated
sim_ticks                                162052124000                       # Number of ticks simulated
final_tick                               4602919445500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4756213                       # Simulator instruction rate (inst/s)
host_op_rate                                  5001727                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              425452776                       # Simulator tick rate (ticks/s)
host_mem_usage                                1519496                       # Number of bytes of host memory used
host_seconds                                   380.89                       # Real time elapsed on the host
sim_insts                                  1811609769                       # Number of instructions simulated
sim_ops                                    1905124246                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data        25088                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       388096                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data        35072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data      1312768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data      1239552                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data      1348352                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4399616                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        50688                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       188928                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        188928                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data           98                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         1516                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          137                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         5128                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         4842                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         5267                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             17186                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          738                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              738                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        78987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data       154814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        33175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      2394884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        44233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data       216424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        53711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      8100900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        47392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      7649094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        48972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      8320483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst         6319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            27149388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        78987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        33175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        44233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        53711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        47392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        48972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst         6319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         312788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       1165847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            1165847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       1165847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        78987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data       154814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        33175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      2394884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        44233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data       216424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        53711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      8100900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        47392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      7649094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        48972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      8320483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst         6319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           28315235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     17186                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      738                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  137488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4390464                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  9152                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                189184                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4399616                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             188928                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            6753                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           10768                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            9376                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            7114                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            9352                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            8753                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            7385                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            9048                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            8849                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            8728                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           7184                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           8698                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           8481                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           8896                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           8913                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           8904                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             472                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             232                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             328                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             288                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             488                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             600                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             360                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             240                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             480                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            264                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            456                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            296                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            616                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                162070743000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              137488                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5904                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 17064                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 17057                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 17058                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 17059                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 17062                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 17064                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 17066                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 17069                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    53                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    50                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   49                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   49                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   47                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   45                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   43                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   40                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   23                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   24                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   25                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   26                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   25                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   26                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   27                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                   28                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                   14                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                   14                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                   13                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                   11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        18180                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   251.905831                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   247.357706                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    27.977971                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          258      1.42%      1.42% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           24      0.13%      1.55% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           10      0.06%      1.61% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           10      0.06%      1.66% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           26      0.14%      1.80% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          244      1.34%      3.15% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        17608     96.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        18180                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          247                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   552.753036                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   341.267359                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   454.866432                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           25     10.12%     10.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           30     12.15%     22.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           18      7.29%     29.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            9      3.64%     33.20% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319           11      4.45%     37.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           10      4.05%     41.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447            9      3.64%     45.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           12      4.86%     50.20% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           13      5.26%     55.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           16      6.48%     61.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           16      6.48%     68.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           13      5.26%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            9      3.64%     77.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            5      2.02%     79.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            8      3.24%     82.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            4      1.62%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            6      2.43%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            3      1.21%     87.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            6      2.43%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            3      1.21%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            5      2.02%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            3      1.21%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            4      1.62%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            2      0.81%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            1      0.40%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            1      0.40%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            1      0.40%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            1      0.40%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            2      0.81%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2688-2751            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          247                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          247                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.935223                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.926065                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.601366                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              1      0.40%      0.81% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.40%      1.21% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.40%      1.62% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            243     98.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          247                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3609006400                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            5934580300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                439046400                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26304.33                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43254.33                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      27.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       1.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   27.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    1.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.89                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 120001                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4933                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.55                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  9042107.96                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 156740134150                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1790358650                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          8168428.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          8028115.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          8615980.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          7907155.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4          7788009.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          7388841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          7908364.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7               8297856                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               5510448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1          5415792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               5812368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3          5334192.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4               5253816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5               4984536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6               5335008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7               5597760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         44796710.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         43614105.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         47055590.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         42520857.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         42823372.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         39850636.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6         42897254.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7         44868595.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5769584.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        5855846.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        6098042.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        6011781.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5374771.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5540659.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        5614064.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        5985239.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      2178433897.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      2182115021.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      2189598200.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      2183636566.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      2174635563.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      2173759332.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      2188527658.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      2192891578.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       97773375360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       97770146304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       97763582112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       97768811616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4       97776707232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5       97777475856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6       97764521184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7       97760693184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        107095699725.119995                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        107094820480.319992                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        107100407590.080002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        107093867463.360001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        107092228060.800003                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        107088645157.440002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        107094448829.759995                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        107097979508.160004                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.460934                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.460405                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.463768                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.459832                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.458845                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.456688                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.460182                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.462307                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        21760                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data        22016                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       347904                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data        32256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data      1338624                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data      1253120                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data      1327616                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4385792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        21760                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        63744                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       144128                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        144128                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           85                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data           86                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         1359                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          126                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         5229                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         4895                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         5186                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             17132                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          563                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              563                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       134278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data       135858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        37914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      2146865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        60030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data       199047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        52131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      8260453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        52131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      7732821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        47392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      8192525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         9478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data         3159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            27064082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       134278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        37914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        60030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        52131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        52131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        47392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         9478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         393355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks        889393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total             889393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks        889393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       134278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data       135858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        37914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      2146865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        60030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data       199047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        52131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      8260453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        52131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      7732821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        47392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      8192525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         9478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data         3159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           27953475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     17132                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      563                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  137056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4378912                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  6880                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                144128                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4385792                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             144128                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            9472                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            8952                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            8201                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            9105                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            9024                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            8144                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            8488                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            9208                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            8705                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            8896                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           8644                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           7472                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           7400                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           7824                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           9169                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           8137                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             352                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             352                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             272                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             232                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            328                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            207                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            225                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                162080520000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              137056                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4504                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 17111                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 17101                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 17101                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 17101                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 17101                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 17102                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 17102                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 17102                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17897                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.726155                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   249.079700                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    25.046674                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          202      1.13%      1.13% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           18      0.10%      1.23% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           10      0.06%      1.29% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           10      0.06%      1.34% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           18      0.10%      1.44% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          193      1.08%      2.52% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17446     97.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17897                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          188                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   725.494681                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   379.820070                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   669.041676                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           28     14.89%     14.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           20     10.64%     25.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191           12      6.38%     31.91% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            4      2.13%     34.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            7      3.72%     37.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            5      2.66%     40.43% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            4      2.13%     42.55% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            4      2.13%     44.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            7      3.72%     48.40% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            5      2.66%     51.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            8      4.26%     55.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            8      4.26%     59.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            6      3.19%     62.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            7      3.72%     66.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            6      3.19%     69.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            8      4.26%     73.94% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            1      0.53%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            1      0.53%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            7      3.72%     78.72% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            5      2.66%     81.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            1      0.53%     81.91% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            3      1.60%     83.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            3      1.60%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            2      1.06%     86.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            3      1.60%     87.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            4      2.13%     89.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            2      1.06%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            4      2.13%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            2      1.06%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            3      1.60%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            1      0.53%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            2      1.06%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2240-2303            2      1.06%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2368-2431            1      0.53%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2816-2879            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3392-3455            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          188                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          188                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.957447                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.948294                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.583460                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.53%      0.53% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            187     99.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          188                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3564553650                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            5884008600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                437891200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   26048.87                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              42998.87                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      27.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   27.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.14                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 119687                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3761                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.50                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  9159679.01                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 156871559800                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1659125000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          8413977.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1               8031744                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          7964611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          8056540.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          8179315.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5          7682774.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6          7271510.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7               8536752                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               5676096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               5418240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2          5372952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               5434968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4          5517792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5               5182824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               4905384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7               5758920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         46506470.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1             43949568                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         43550707.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         43743398.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4         44309491.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5             41698176                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6         39138777.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7         46377177.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5905612.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5746360.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5620285.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        5839257.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        5908930.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        5524070.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        5404631.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        5882803.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      2171157068.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      2169505180.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      2180474023.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      2183368328.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      2187008904.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      2182741292.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      2178362543.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      2199322874.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       97779758544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      97781207568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       97771585776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       97769046912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       97765853424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       97769596944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6       97773437952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       97755051696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        107097063064.320007                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        107093503956.480011                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        107094213650.879990                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        107095134700.800003                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        107096423153.279999                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        107092071376.320007                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        107088166093.439987                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        107100575519.040009                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.461755                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.459613                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.460040                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.460594                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.461370                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.458751                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.456400                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.463869                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            6                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            6                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            6                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        25344                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data        22528                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       373760                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst        23040                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data        40704                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data      1319168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data      1245696                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data      1323008                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4409344                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        25344                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst        23040                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        84224                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       186880                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        186880                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           99                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data           88                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         1460                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           90                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          159                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         5153                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         4866                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         5168                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             17224                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          730                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              730                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       156394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data       139017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        31595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      2306418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       142176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data       251178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        60030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      8140393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        61610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      7687008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        56871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      8164089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        11058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data         1580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            27209418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       156394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        31595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       142176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        60030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        61610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        56871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        11058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         519734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       1153209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            1153209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       1153209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       156394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data       139017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        31595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      2306418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       142176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data       251178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        60030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      8140393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        61610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      7687008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        56871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      8164089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        11058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data         1580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           28362627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     17224                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      730                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  137792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4402176                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  7168                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                186368                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4409344                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             186880                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            7936                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            9177                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            8360                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            7784                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            7416                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            8352                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            9633                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            8377                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8           10240                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9           10032                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           7659                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           8520                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12           9817                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           7680                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           9088                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           7497                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             360                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             624                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             336                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             624                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             296                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             360                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             239                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             337                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            464                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            304                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            528                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            288                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            296                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            256                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                162083810000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              137792                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5840                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 17135                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 17133                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 17137                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 17138                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 17143                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 17146                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 17148                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 17156                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                    58                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                    53                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                   51                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                   51                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                   48                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                   45                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   43                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   35                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  242                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  242                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  242                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        18202                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   252.090100                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   247.676088                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    27.436876                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          256      1.41%      1.41% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           13      0.07%      1.48% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127            9      0.05%      1.53% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            2      0.01%      1.54% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191            9      0.05%      1.59% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           14      0.08%      1.66% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          246      1.35%      3.02% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17653     96.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        18202                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          243                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   559.078189                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   336.903843                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   476.684597                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           29     11.93%     11.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           30     12.35%     24.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           11      4.53%     28.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255           12      4.94%     33.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319           10      4.12%     37.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383           12      4.94%     42.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            9      3.70%     46.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511           13      5.35%     51.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575           12      4.94%     56.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639           12      4.94%     61.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703           12      4.94%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767           10      4.12%     70.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831           10      4.12%     74.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895           10      4.12%     79.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            8      3.29%     82.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            7      2.88%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            1      0.41%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            8      3.29%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            4      1.65%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            4      1.65%     92.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            3      1.23%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            1      0.41%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            3      1.23%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            2      0.82%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            3      1.23%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            2      0.82%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            1      0.41%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            2      0.82%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2112-2175            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2944-3007            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          243                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          243                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.967078                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.963766                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.373373                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              1      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              1      0.41%      0.82% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            241     99.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          243                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3576280200                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            5908057800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                440217600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   25996.45                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              42946.45                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      27.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       1.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   27.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    1.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.56                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 120333                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4857                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  9027726.97                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 156742147300                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1788345500                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          8012995.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1               7859376                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          7544275.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          8129116.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          8609932.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5          7624713.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          8435145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7          7990012.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          5405592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               5301960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2          5089392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               5483928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               5808288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               5143656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               5690376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               5390088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         43922611.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         42121996.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         40642867.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3             44373888                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4         47720524.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         41163532.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6         46135065.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7         43564684.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5726868.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        6094725.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5696593.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        5882388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5587522.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        5616967.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        5779952.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5543976.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      2176489149.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      2183164496.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      2176633172.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      2179734154.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      2182364216.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      2181774225.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      2192045005.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      2185924299.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       97775081280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       97769225712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       97774954944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       97772234784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4       97769927712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5      97770445248.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       97761435792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       97766804832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        107094283791.360001                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        107093413561.919998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        107090206539.839996                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        107095483555.199997                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        107099663492.160004                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        107091413639.040024                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        107099166632.639999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        107094863189.759995                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.460082                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.459558                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.457628                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.460804                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.463320                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.458355                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.463021                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.460431                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data        27904                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       367616                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst        19200                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data        43520                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data      1343744                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data      1253376                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data      1317632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4417024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst        19200                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        54272                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       223744                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        223744                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          109                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         1436                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           75                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          170                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         5249                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         4896                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         5147                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17254                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          874                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              874                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        14218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        52131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data       172192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         4739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        28435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      2268505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         9478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       118480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data       268556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker         4739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        37914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      8292048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         9478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        53711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      7734400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         7899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        36334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      8130915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         7899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         4739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            27256810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        52131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        28435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       118480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        37914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        53711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        36334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         7899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         334905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       1380692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            1380692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       1380692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        14218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        52131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data       172192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         4739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        28435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      2268505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         9478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       118480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data       268556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker         4739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        37914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      8292048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         9478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        53711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      7734400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         7899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        36334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      8130915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         7899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         4739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           28637502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17254                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      874                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  138032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   6992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4406976                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 10048                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                223744                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4417024                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             223744                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  314                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           40                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            8329                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           10152                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            7097                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            9097                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            8601                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            6512                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            9416                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            9281                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8           10576                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            7883                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           9897                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           8313                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           8297                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           8801                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14           7145                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           8321                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             440                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             352                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             392                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             313                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             632                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             240                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             440                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             776                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             584                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             320                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            552                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            248                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            287                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            424                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            480                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                162080794000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              138032                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               6992                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17108                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17096                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17100                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17107                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17108                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17110                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17113                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17120                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                    75                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                    75                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                   72                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                   66                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                   65                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                   63                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                   61                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   56                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   27                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   26                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   25                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   25                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   25                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   26                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   25                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   24                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18425                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   251.328087                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   246.159454                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    29.840524                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          300      1.63%      1.63% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           23      0.12%      1.75% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           14      0.08%      1.83% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            2      0.01%      1.84% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           14      0.08%      1.92% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           23      0.12%      2.04% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          286      1.55%      3.59% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        17763     96.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18425                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          292                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   471.308219                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   300.317910                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   383.000571                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           42     14.38%     14.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           24      8.22%     22.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           19      6.51%     29.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           12      4.11%     33.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           16      5.48%     38.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           23      7.88%     46.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           24      8.22%     54.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           19      6.51%     61.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           17      5.82%     67.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           13      4.45%     71.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           16      5.48%     77.05% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           14      4.79%     81.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            7      2.40%     84.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895           10      3.42%     87.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            5      1.71%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            4      1.37%     90.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            4      1.37%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            3      1.03%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            4      1.37%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            3      1.03%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            3      1.03%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            5      1.71%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            1      0.34%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            2      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            1      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2240-2303            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          292                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          292                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.945205                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.939104                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.501281                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.34%      0.34% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.34%      0.68% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.34%      1.03% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.34%      1.37% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            288     98.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          292                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 3617156900                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            5951477000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                440697600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26264.95                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43214.95                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      27.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       1.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   27.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    1.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.79                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 120446                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5839                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.51                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  8940908.76                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 156682849250                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1847643550                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          8647430.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          8245843.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          7264252.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          8877254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4          8430307.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          8346844.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          7799500.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          7890220.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               5833584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1          5562672.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               4900488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               5988624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4          5687112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               5630808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               5261568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7               5322768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         47238796.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         45221030.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         38418931.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         47691571.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4             45634368                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         45116198.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6         41995699.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7         41684697.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        6250659.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        5879485.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        5912248.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        6748323.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        6201308.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        6098042.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        5746360.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        6247342.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      2184870502.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      2178201666.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      2179865482.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      2195218820.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      2191161715.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      2193510461.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      2188416358.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      2197123185.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       97767729216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       97773579072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       97772119584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       97758651744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4      97762210608.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5       97760150304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       97764618816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7      97756981248.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        107100215484.479996                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        107096335064.639999                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        107088126282.239990                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        107102821632.960007                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        107098970713.920013                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        107098497955.199997                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        107093483597.759995                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        107094894757.440018                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.463652                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.461317                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.456376                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.465221                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.462903                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.462619                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.459601                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.460450                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data        25600                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       382976                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data        33024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data      1313536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data      1251584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data      1348864                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4413184                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        56320                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       197120                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        197120                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          100                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         1496                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          129                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         5131                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         4889                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         5269                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17239                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          770                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              770                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst        39493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data       157974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        42653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      2363289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        53711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data       203786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        61610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      8105639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        71088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      7723342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.itb.walker         1580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        67929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      8323643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        11058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data         6319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            27233114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        39493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        42653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        53711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        61610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        71088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        67929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        11058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         347542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1216399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1216399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1216399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        39493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data       157974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        42653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      2363289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        53711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data       203786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        61610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      8105639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        71088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      7723342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.itb.walker         1580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        67929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      8323643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        11058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data         6319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           28449513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17239                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      770                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  137912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   6160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4402528                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                 10656                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                197120                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4413184                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             197120                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  333                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        91356                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            8968                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            7728                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            8256                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            8228                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            8377                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            8328                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            8048                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            9120                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            9112                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            9568                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10           7488                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           9025                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           8659                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           9208                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           8906                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           8560                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             359                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             352                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             328                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             833                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             648                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             256                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             320                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             240                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             344                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            232                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            544                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            504                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            224                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            368                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            328                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                162082650000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              137912                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               6160                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17130                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17120                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17122                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17123                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17129                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17132                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17135                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17141                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                    44                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    44                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   43                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   42                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   36                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   33                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   30                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   26                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   19                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   15                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18271                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   251.745827                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   246.983236                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    28.555092                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          277      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           14      0.08%      1.59% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           12      0.07%      1.66% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            4      0.02%      1.68% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           12      0.07%      1.75% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           14      0.08%      1.82% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          266      1.46%      3.28% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17672     96.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18271                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          257                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   532.396887                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   335.263729                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   431.345214                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           32     12.45%     12.45% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           24      9.34%     21.79% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           13      5.06%     26.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           10      3.89%     30.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           19      7.39%     38.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           14      5.45%     43.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           13      5.06%     48.64% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511           13      5.06%     53.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575           15      5.84%     59.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639           14      5.45%     64.98% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703           12      4.67%     69.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767           10      3.89%     73.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831           11      4.28%     77.82% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            9      3.50%     81.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            9      3.50%     84.82% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            6      2.33%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            3      1.17%     88.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            5      1.95%     90.27% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            5      1.95%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            3      1.17%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            3      1.17%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            3      1.17%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            3      1.17%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            2      0.78%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            1      0.39%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            1      0.39%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            1      0.39%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            1      0.39%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2176-2239            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          257                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          257                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.968872                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.965972                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.352175                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              2      0.78%      0.78% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            255     99.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          257                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3620155450                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            5952119500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                440252800                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26313.29                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43263.29                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      27.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   27.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 120337                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  5131                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  9000091.62                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 156727953250                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1802539550                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          8023276.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          7994246.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          7966425.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3               8061984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          7951305.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          7760188.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6          8275478.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7          8024486.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               5412528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               5392944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               5374176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               5438640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4               5363976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5               5235048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               5582664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               5413344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         43496793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         42585753.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2             43113408                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         43941081.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4             43779840                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5             41852928                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         44866099.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         43749388.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        6028369.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        6496588.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5975285.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5656780.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5381406.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        5743042.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        5862481.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5524070.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      2177714001.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1        2182457952                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      2181467848.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      2185748429.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      2180602506.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      2177258567.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      2194900568.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      2189774399.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      97774006848.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      97769845488.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       97770714000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       97766959104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       97771473072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       97774406352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6       97758930912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7       97763427552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        107094327113.280014                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        107094418268.160019                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        107094256439.040009                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        107095451315.519989                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        107094197401.919998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        107091901421.759995                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        107098063499.520004                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        107095558536                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.460108                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.460163                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.460066                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.460785                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.460030                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.458648                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.462357                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.460849                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data        19712                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       372480                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data        27904                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data      1337088                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data      1217024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data      1308160                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4349696                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       160000                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        160000                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data           77                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         1455                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          109                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         5223                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         4754                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         5110                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             16991                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          625                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              625                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.inst        66349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data       121640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        17377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        28435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      2298520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         1580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        67929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data       172192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker         3159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        56871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      8250975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker        15797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        67929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      7510077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker        17377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        63190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      8072464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         7899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data         1580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            26841339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        66349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        28435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        67929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        56871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        67929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        63190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         7899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         358601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks        987337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total             987337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks        987337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        66349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data       121640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        17377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        28435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      2298520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         1580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        67929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data       172192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker         3159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        56871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      8250975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker        15797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        67929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      7510077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker        17377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        63190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      8072464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         7899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data         1580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           27828676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     16991                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      625                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  135928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4343552                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  6144                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                160000                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4349696                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             160000                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  192                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            9288                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            9376                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            6697                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            9377                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            8433                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            9160                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            8496                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            7064                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            8440                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            7792                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           8586                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           7721                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           8472                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13          10368                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           8346                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           8120                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             376                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             256                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             320                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             288                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             193                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             296                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             408                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            336                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            407                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            344                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            352                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            272                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            360                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                162051785000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              135928                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5000                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 16963                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 16956                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 16956                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 16956                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 16957                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 16957                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 16958                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 16960                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                    11                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                    10                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                   10                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                   10                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    9                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    9                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        17834                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.526186                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   248.611320                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    25.864116                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          220      1.23%      1.23% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           14      0.08%      1.31% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127            9      0.05%      1.36% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191            9      0.05%      1.41% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           15      0.08%      1.50% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          210      1.18%      2.67% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17357     97.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        17834                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          209                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   645.971292                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   356.575049                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   543.596198                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-31            3      1.44%      1.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-63           24     11.48%     12.92% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-95           22     10.53%     23.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-127           10      4.78%     28.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-159            7      3.35%     31.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::160-191            3      1.44%     33.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-223            5      2.39%     35.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::224-255            2      0.96%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-287            3      1.44%     37.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::288-319            1      0.48%     38.28% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::352-383            3      1.44%     39.71% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-415            2      0.96%     40.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::416-447            3      1.44%     42.11% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-479            9      4.31%     46.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::480-511            5      2.39%     48.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-543            4      1.91%     50.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::544-575            3      1.44%     52.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-607            4      1.91%     54.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::608-639            3      1.44%     55.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::672-703            3      1.44%     56.94% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-735            3      1.44%     58.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::736-767            1      0.48%     58.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-799            5      2.39%     61.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::800-831            5      2.39%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::864-895            3      1.44%     65.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-927            2      0.96%     66.03% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::928-959            6      2.87%     68.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-991            3      1.44%     70.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::992-1023            4      1.91%     72.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1055            4      1.91%     74.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1056-1087            4      1.91%     76.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1119            4      1.91%     77.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1120-1151            4      1.91%     79.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1183            2      0.96%     80.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1184-1215            2      0.96%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1247            2      0.96%     82.78% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1248-1279            5      2.39%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1311            2      0.96%     86.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1312-1343            4      1.91%     88.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1375            1      0.48%     88.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1440-1471            3      1.44%     89.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1503            4      1.91%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1504-1535            2      0.96%     92.82% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1567            2      0.96%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1568-1599            2      0.96%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1631            2      0.96%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1632-1663            1      0.48%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1695            1      0.48%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1759            1      0.48%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1760-1791            1      0.48%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1823            1      0.48%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1888-1919            2      0.96%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1951            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2015            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          209                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.923445                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.913510                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.630839                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              1      0.48%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              1      0.48%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.48%      1.44% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.48%      1.91% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            205     98.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          209                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3520588200                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            5821313400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                434355200                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   25937.03                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              42887.03                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      26.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       0.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   26.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.90                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 118727                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4175                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.50                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  9199124.94                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 156860639350                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1669191450                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          8461756.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          8003318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2               8237376                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          7529155.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4          7661001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          7672492.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6          8675251.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          7869052.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               5708328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               5399064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               5556960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3          5079192.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               5168136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5               5175888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6          5852352.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               5308488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         46682188.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         43924108.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         45147148.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3             40704768                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4         41540428.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5             41498496                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         47492889.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7         42772454.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        5906027.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5630238.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        5769584.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5554344.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5620285.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        5895659.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5507481.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      2176189502.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      2175700688.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      2182240987.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      2174627410.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      2177023271.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      2182986930.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6      2196278691.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      2188330338.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      97775344128.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       97775772912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      97770035808.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       97776714384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4       97774612752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5       97769381472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6       97757722032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       97764694272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        107097937226.880005                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        107094075625.919998                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        107096633160.000015                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        107089854550.080002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        107091271170.239990                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        107091957635.520004                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        107101562171.519989                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        107094127382.400009                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.462281                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.459957                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.461496                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.457416                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.458269                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.458682                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.464463                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.459988                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        23296                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data        30208                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       374784                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst        23808                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data        40192                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data      1288192                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data      1231360                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data      1291520                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4336128                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        23296                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        78592                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       198656                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        198656                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           91                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          118                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         1464                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           93                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          157                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         5032                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         4810                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         5045                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             16938                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          776                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              776                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       143756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data       186409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        44233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      2312737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       146916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data       248019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        58450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      7949245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        44233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      7598543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        30015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      7969781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        17377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         7899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            26757613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       143756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        44233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       146916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        58450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        44233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        30015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        17377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         484980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1225877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1225877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1225877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       143756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data       186409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        44233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      2312737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       146916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data       248019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        58450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      7949245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        44233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      7598543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        30015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      7969781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        17377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         7899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           27983490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     16938                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      776                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  135504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   6208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4329344                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  6784                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                198400                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4336128                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             198656                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  212                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           27                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           10288                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            7729                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           10048                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            7712                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            8488                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            7048                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            9633                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            6616                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            7562                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            8513                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           7210                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           8170                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           8818                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           9536                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           9064                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           8857                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             400                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             328                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             616                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             368                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             672                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             320                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             288                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             352                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             296                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             256                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            656                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            256                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            559                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            336                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            241                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            256                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                162061760000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              135504                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               6208                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 16797                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 16790                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 16794                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 16794                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 16796                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 16798                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 16802                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 16803                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                    59                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                    59                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                   56                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                   56                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                   56                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   55                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                   57                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   58                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   42                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   38                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   38                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   38                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   36                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   35                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   30                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  259                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  260                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  260                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  260                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  260                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  260                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  260                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  260                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  259                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        17986                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   251.737129                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   246.956837                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    28.600593                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          274      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           13      0.07%      1.60% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           14      0.08%      1.67% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           14      0.08%      1.75% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           14      0.08%      1.83% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          260      1.45%      3.27% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17397     96.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        17986                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          258                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   522.930233                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   330.738247                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   461.143042                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           23      8.91%      8.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           31     12.02%     20.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           18      6.98%     27.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           19      7.36%     35.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           11      4.26%     39.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           19      7.36%     46.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447           24      9.30%     56.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511            9      3.49%     59.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575           12      4.65%     64.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639           14      5.43%     69.77% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703           12      4.65%     74.42% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767           12      4.65%     79.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            2      0.78%     79.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            2      0.78%     80.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            4      1.55%     82.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            8      3.10%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            2      0.78%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            6      2.33%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            6      2.33%     90.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            1      0.39%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            4      1.55%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            7      2.71%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            1      0.39%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            1      0.39%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            2      0.78%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            2      0.78%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            2      0.78%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            2      0.78%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2752-2815            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          258                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          258                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.031008                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.026776                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.498058                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            257     99.61%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          258                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3567420700                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            5860620100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                432934400                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26368.30                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43318.30                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      26.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   26.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.92                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 118333                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  5173                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  9148795.30                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 156781960050                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1748532750                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          8084966.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          8462361.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          7269091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          7530364.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          7460812.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5          7498310.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6          8508326.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          8357126.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               5454144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               5708736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               4903752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               5080008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4               5033088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5               5058384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6               5739744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               5637744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0             44351424                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         45908428.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2             38730432                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         40957363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4             40397760                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         40171622.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         46504473.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         45695270.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        5845893.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        6356828.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5842575.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        5434490.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5368135.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        5703229.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        5776220.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5706961.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      2173670138.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      2180177879.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2        2173605624                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      2177644069.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      2181136518.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      2186312100.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      2198391814.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      2190834817.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       97777554096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       97771845552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      97777610688.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       97774068192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       97771004640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5       97766464656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       97755868416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7       97762497360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        107094605957.760010                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        107098105080.959991                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        107087607457.920013                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        107090359783.680008                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        107090046250.559998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        107090853598.080002                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        107100434289.600006                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        107098374576                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.460276                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.462382                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.456064                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.457720                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.457532                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.458018                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.463784                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.462544                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data        24832                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       376576                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data        31232                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data      1320960                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data      1196544                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data      1336832                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4332544                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        44800                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       160512                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        160512                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data           97                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         1471                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          122                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         5160                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         4674                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         5222                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             16924                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          627                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              627                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        47392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data       153235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        42653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      2323796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        78987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data       192728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        44233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      8151451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        26856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      7383698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        26856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      8249395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         9478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data         4739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            26735497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        47392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        42653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        78987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        44233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        26856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        26856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         9478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         276454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks        990496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total             990496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks        990496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        47392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data       153235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        42653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      2323796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        78987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data       192728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        44233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      8151451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        26856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      7383698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        26856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      8249395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         9478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data         4739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           27725993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     16924                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      627                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  135392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4324960                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  7584                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                160512                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4332544                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             160512                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  237                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            8889                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            9240                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            8736                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            8704                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            7169                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            7536                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            9970                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            9080                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            7824                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            8147                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           8443                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11          10305                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           7232                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           8584                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           7080                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           8216                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             344                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             600                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             256                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             288                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             256                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             264                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             272                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             336                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            504                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            328                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            160                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            336                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            304                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                162089568000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              135392                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5016                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 16868                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 16858                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 16859                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 16860                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 16862                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 16862                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 16862                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 16865                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                    23                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                    25                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   25                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   24                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   22                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   23                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   23                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   21                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  209                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        17760                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.560360                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   248.664728                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    25.772899                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          219      1.23%      1.23% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           12      0.07%      1.30% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127            9      0.05%      1.35% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191            9      0.05%      1.40% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           12      0.07%      1.47% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          208      1.17%      2.64% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        17291     97.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        17760                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          209                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   646.559809                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   364.533671                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   555.199451                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           28     13.40%     13.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           26     12.44%     25.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191            8      3.83%     29.67% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            5      2.39%     32.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            8      3.83%     35.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383           18      8.61%     44.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            4      1.91%     46.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            7      3.35%     49.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            6      2.87%     52.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            3      1.44%     54.07% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            8      3.83%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767           10      4.78%     62.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            6      2.87%     65.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895           11      5.26%     70.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            5      2.39%     73.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            5      2.39%     75.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            6      2.87%     78.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            4      1.91%     80.38% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            2      0.96%     81.34% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            5      2.39%     83.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            4      1.91%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            4      1.91%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            4      1.91%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            1      0.48%     89.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            9      4.31%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            4      1.91%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            1      0.48%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            3      1.44%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            1      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            1      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2240-2303            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          209                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            209    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          209                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3507863450                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            5798740700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                432496000                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   25954.37                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              42904.37                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      26.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       0.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   26.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 118220                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4191                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.55                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  9235346.59                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 156860126750                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1671918050                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          8690371.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1               8527680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          7331990.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          8681299.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4          7788009.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          8196249.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          7397913.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7               7439040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0          5862552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               5752800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               4946184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3          5856432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               5253816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               5529216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               4990656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7               5018400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         48289113.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         45900441.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2             39334464                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         47929689.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         42368601.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5         44831155.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6         39996902.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7         39680908.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5832622.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        6589071.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5646827.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5789491.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5557662.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        5757143.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5381406.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5660098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      2179184163.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      2188280214.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      2177701525.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      2186451800.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      2178186837.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      2185453324.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      2176844227.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      2187659471.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       97772717232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       97764738240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       97774017792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       97766342112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       97773592080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5      97767217968.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6      97774769808.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       97765282752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        107100221350.080002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        107099433743.040009                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        107088624078.720001                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        107100696120                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        107092392302.399994                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        107096630352.000015                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        107089026209.280014                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        107090385965.759995                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.463656                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.463182                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.456676                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.463942                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.458944                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.461495                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.456918                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.457736                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data        25088                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       351232                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data        29440                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data      1340672                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data      1266176                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data      1358080                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4423680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       169728                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        169728                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data           98                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         1372                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          115                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         5237                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         4946                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         5305                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             17280                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          663                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              663                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker        22116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        26856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data       154814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        31595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      2167401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        18957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data       181670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        56871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      8273091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        91625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      7813387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        66349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      8380513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         9478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         3159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            27297883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        26856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        31595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        18957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        56871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        91625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        66349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         9478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         301730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1047367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1047367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1047367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker        22116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        26856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data       154814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        31595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      2167401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        18957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data       181670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        56871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      8273091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        91625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      7813387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        66349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      8380513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         9478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         3159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           28345250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     17280                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      663                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  138240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4415808                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  7872                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                169728                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4423680                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             169728                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            8440                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           10200                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            7296                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            9449                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            8337                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            9752                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            7993                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            8849                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            8088                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            8632                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           7992                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           8976                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           8994                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           8896                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           8579                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           7521                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             288                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             200                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             248                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             440                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             703                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             216                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             184                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             329                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             336                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             280                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            328                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            384                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            520                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            384                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            224                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            240                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                162071586000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              138240                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5304                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 17234                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 17226                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 17226                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 17226                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 17227                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 17227                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 17227                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 17230                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    17                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    15                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   15                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   16                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   15                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   15                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   15                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   12                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  220                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        18170                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.368520                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   248.312762                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    26.382618                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          232      1.28%      1.28% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           12      0.07%      1.34% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           15      0.08%      1.43% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           16      0.09%      1.51% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           11      0.06%      1.57% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          221      1.22%      2.79% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        17663     97.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        18170                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          221                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   625.819005                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   381.688244                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   505.121474                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           26     11.76%     11.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           24     10.86%     22.62% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191           10      4.52%     27.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            5      2.26%     29.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            7      3.17%     32.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383           10      4.52%     37.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447           11      4.98%     42.08% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511            7      3.17%     45.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575           13      5.88%     51.13% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639           10      4.52%     55.66% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703           10      4.52%     60.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            8      3.62%     63.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831           10      4.52%     68.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895           11      4.98%     73.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            5      2.26%     75.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            9      4.07%     79.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087           12      5.43%     85.07% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            3      1.36%     86.43% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            5      2.26%     88.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            3      1.36%     90.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            4      1.81%     91.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            3      1.36%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            1      0.45%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            3      1.36%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            2      0.90%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            3      1.36%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            1      0.45%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            1      0.45%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            1      0.45%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2112-2175            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2432-2495            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          221                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          221                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.987212                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.762770                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              1      0.45%      0.45% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            219     99.10%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          221                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3599958500                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            5938956800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                441580800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26087.79                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43037.79                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      27.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   27.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.52                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 120701                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4427                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.47                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  9032580.17                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 156818389750                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1712103050                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          8508326.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1               8089200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          8441798.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          7895059.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          8029929.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          7819459.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6               8267616                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7          7557580.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               5739744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               5457000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               5694864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3          5326032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               5417016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5          5275032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               5577360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7               5098368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         47143449.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         44115801.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         46017753.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         43140364.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4         43790822.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         42296217.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         44871091.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         40637875.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        5865799.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        5882388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        6104678.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5624017.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5623603.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5        5686640.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        5822668.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5487575.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      2176518916.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      2178813545.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      2184490745.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      2178790179.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      2185225087.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      2182747092.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      2194418594.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      2189898613.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      97775055168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       97773042336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       97768062336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       97773062832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4       97767418176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       97769591856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6       97759353696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7       97763318592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        107098476699.840012                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        107095045566.720001                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        107098457471.039993                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        107093483781.119995                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        107095149930.239990                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        107093061593.279999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        107097956322.240005                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        107091643899.839996                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.462606                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.460541                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.462594                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.459601                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.460604                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.459347                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.462293                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.458493                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data        21504                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       364544                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data        29696                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data      1327360                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data      1247488                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data      1324800                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4367616                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       148736                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        148736                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data           84                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         1424                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         5185                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         4873                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         5175                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17061                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          581                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              581                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        53711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data       132698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        52131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      2249548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        85306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data       183250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        28435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      8190945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        41073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      7698066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        47392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      8175147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        11058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data         3159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            26951921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        53711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        52131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        85306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        28435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        41073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        47392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        11058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         319107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks        917828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total             917828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks        917828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        53711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data       132698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        52131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      2249548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        85306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data       183250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        28435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      8190945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        41073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      7698066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        47392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      8175147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        11058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data         3159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           27869749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17061                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      581                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  136488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4362144                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  5472                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                148992                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4367616                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             148736                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  171                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           12                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           10170                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            8888                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            8616                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            8120                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            7817                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            8000                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            9216                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            8512                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            7992                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            7696                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           8448                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           9385                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           8624                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           8401                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           7920                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           8512                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             255                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             312                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             176                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             336                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             224                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             376                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             352                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             272                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             288                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            392                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            288                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            305                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            320                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            192                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            312                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                162064978000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              136488                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4648                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 17042                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 17037                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 17037                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 17037                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 17037                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 17037                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 17037                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 17037                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17858                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.611491                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   248.870759                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    25.420483                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          205      1.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           22      0.12%      1.27% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           10      0.06%      1.33% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           11      0.06%      1.39% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           21      0.12%      1.51% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          199      1.11%      2.62% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17390     97.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17858                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          195                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   703.984615                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   374.881798                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   667.511045                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           26     13.33%     13.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           26     13.33%     26.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191           10      5.13%     31.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            7      3.59%     35.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            4      2.05%     37.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            7      3.59%     41.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            6      3.08%     44.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            9      4.62%     48.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            4      2.05%     50.77% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            8      4.10%     54.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            4      2.05%     56.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            6      3.08%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            7      3.59%     63.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            4      2.05%     65.64% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            5      2.56%     68.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            7      3.59%     71.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            4      2.05%     73.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            6      3.08%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            2      1.03%     77.95% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            8      4.10%     82.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            6      3.08%     85.13% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            3      1.54%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            4      2.05%     88.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            3      1.54%     90.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            2      1.03%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            1      0.51%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            3      1.54%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            3      1.54%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            3      1.54%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            1      0.51%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2239            1      0.51%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2496-2559            1      0.51%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3008-3071            2      1.03%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3392-3455            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3456-3519            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          195                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          195                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.876923                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.852965                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.949895                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              2      1.03%      1.03% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              1      0.51%      1.54% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.51%      2.05% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            191     97.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          195                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3541773450                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            5852346600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                436214400                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   25981.89                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              42931.89                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      26.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       0.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   26.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.93                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 119230                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3885                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.58                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  9186315.50                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 156881998050                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1648494750                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          8773228.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          7830950.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          7390051.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          8383737.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4               7336224                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5          8259753.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6          7881148.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          7682774.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               5918448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               5282784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               4985352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               5655696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4               4949040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5               5572056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6               5316648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7               5182824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0             48484800                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         42661132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             39906048                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         45258969.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4             39751296                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5         45416716.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         43076467.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7         41699673.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        6064865.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5696593.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2             5557248                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        6194257.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4             5391360                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5560565.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5441541.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5305098.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      2181800272.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      2174403496.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      2169958098.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      2194449402.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4      2175072557.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      2185895024.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      2182121095.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      2183172376.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       97770422400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       97776910800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       97780810272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       97759326672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4       97776323904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       97766830512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6       97770140976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7       97769218800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        107101109309.760010                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        107092431052.800003                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        107088252364.800003                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        107098914030.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        107088469677.119995                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        107097179924.160004                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        107093623172.159988                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        107091906841.920013                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.464190                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.458967                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.456452                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.462869                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.456583                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.461825                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.459685                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.458651                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data        24320                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       357376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker         4608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data        29696                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data      1310976                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data      1201152                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data      1322496                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4320256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       182016                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        182016                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data           95                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         1396                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         5121                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         4692                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         5166                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16876                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          711                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              711                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst        85306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data       150075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        44233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      2205315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker        28435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        48972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data       183250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        80567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      8089842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        78987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      7412134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        63190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      8160930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        18957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         9478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            26659669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        85306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        44233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        48972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        80567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        78987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        63190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        18957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         420210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       1123194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            1123194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       1123194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        85306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data       150075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        44233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      2205315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker        28435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        48972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data       183250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        80567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      8089842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        78987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      7412134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        63190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      8160930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        18957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         9478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           27782863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16876                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      711                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  135008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5688                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4313312                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  6944                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                181760                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4320256                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             182016                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  217                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs       180345                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            8672                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            7792                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            9056                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            9872                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            8448                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            6624                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            8032                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            7560                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            8769                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            8913                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           8873                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           9315                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           8401                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           7624                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           8896                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           7944                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             280                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             728                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             631                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             288                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             272                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             224                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             256                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             200                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             304                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            592                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            560                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            257                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            272                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            264                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            272                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                162067650000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              135008                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5688                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16756                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16751                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16753                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16754                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16754                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16755                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16755                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16755                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                    41                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                    41                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                   39                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   38                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   38                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   38                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   38                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   38                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   31                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   31                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   31                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   31                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   31                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   30                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   30                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   30                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17826                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   252.163806                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   247.816202                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    27.208712                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          246      1.38%      1.38% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           17      0.10%      1.48% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127            5      0.03%      1.50% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            5      0.03%      1.53% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           17      0.10%      1.63% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          239      1.34%      2.97% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17297     97.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17826                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          237                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   568.873418                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   323.825706                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   530.280651                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           25     10.55%     10.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           36     15.19%     25.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           14      5.91%     31.65% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255           11      4.64%     36.29% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           14      5.91%     42.19% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           10      4.22%     46.41% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           13      5.49%     51.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           16      6.75%     58.65% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            8      3.38%     62.03% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            7      2.95%     64.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            9      3.80%     68.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            8      3.38%     72.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            2      0.84%     73.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            6      2.53%     75.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            2      0.84%     76.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            9      3.80%     80.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            4      1.69%     81.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            4      1.69%     83.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            6      2.53%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            6      2.53%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            2      0.84%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            3      1.27%     90.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            5      2.11%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            3      1.27%     94.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            3      1.27%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            3      1.27%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            3      1.27%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            1      0.42%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            1      0.42%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2240-2303            1      0.42%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2304-2367            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3008-3071            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          237                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          237                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.966245                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.958975                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.519656                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              1      0.42%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            236     99.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          237                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3542594950                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            5827302400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                431331200                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26282.13                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43232.13                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      26.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       1.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   26.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    1.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 117908                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4737                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  9215195.88                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 156817686350                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1712806450                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0               7683984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          9168163.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          7229779.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          7503753.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4          7795267.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5          8151494.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6               7487424                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7          7960377.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               5183640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1          6184872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               4877232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               5062056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4          5258712.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               5499024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6               5051040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               5370096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         41780044.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         49004467.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2             39199680                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         40610918.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4             42526848                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5         44097830.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6         40552012.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7             43482816                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5746360.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        7335982.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5427855.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5517434.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5381406.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        5958696.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5265699.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5441126.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      2172289772.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      2200520312.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      2168235567.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      2174672773.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      2184121823.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      2187969131.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      2183602803.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      2185559974.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       97778764944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       97754001312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       97782321264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       97776674592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       97768385952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5       97765011120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6       97768841232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7       97767124416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        107091094040.639999                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        107105860404.479996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        107086936673.279999                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        107089686823.680008                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        107093115304.319992                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        107096332592.639999                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        107090445507.839996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7        107094584101.440002                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.458162                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.467050                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.455660                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.457315                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.459379                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.461315                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.457772                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.460263                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data        19712                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       353280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data        24576                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data      1285632                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data      1212928                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data      1326336                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4268544                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       172032                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        172032                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data           77                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         1380                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data           96                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         5022                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         4738                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         5181                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             16674                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          672                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              672                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        18957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        25276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data       121640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        14218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        41073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      2180039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         7899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        30015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data       151655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         9478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        30015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      7933447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker        25276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        23696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      7484802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker        18957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        33175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      8184626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         6319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            26340562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        25276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        41073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        30015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        30015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        23696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        33175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         6319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         189569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1061584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1061584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1061584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        18957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        25276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data       121640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        14218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        41073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      2180039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         7899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        30015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data       151655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         9478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        30015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      7933447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker        25276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        23696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      7484802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker        18957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        33175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      8184626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         6319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           27402146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     16674                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      672                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  133392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4262240                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  6304                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                172288                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4268544                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             172032                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            7065                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            9905                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            7448                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            7432                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            6880                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            9120                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            8664                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            7664                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            8697                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            9264                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           6872                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11          10554                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           8752                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           8691                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           7681                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           8506                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             376                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             488                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             296                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             408                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             344                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             384                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            320                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            480                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            272                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            360                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            344                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                162058055000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              133392                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5376                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16618                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16611                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16611                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16612                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16614                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16615                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16617                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16617                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    23                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    21                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   21                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   21                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   19                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   19                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  223                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  223                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  223                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  223                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  223                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  223                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  223                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        17580                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   252.248464                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   248.016466                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    26.896936                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          234      1.33%      1.33% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           19      0.11%      1.44% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127            6      0.03%      1.47% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191            8      0.05%      1.52% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           17      0.10%      1.62% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          221      1.26%      2.87% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17075     97.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        17580                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          225                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   593.328889                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   342.395564                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   523.217577                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           31     13.78%     13.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           28     12.44%     26.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191            6      2.67%     28.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255           10      4.44%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319           10      4.44%     37.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            8      3.56%     41.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447           13      5.78%     47.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            9      4.00%     51.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575           14      6.22%     57.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            7      3.11%     60.44% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            7      3.11%     63.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            8      3.56%     67.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            6      2.67%     69.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            9      4.00%     73.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            7      3.11%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023           10      4.44%     81.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            6      2.67%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            3      1.33%     85.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            5      2.22%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            4      1.78%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            4      1.78%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            4      1.78%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            3      1.33%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            2      0.89%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            1      0.44%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            2      0.89%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            2      0.89%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.44%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            2      0.89%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2111            1      0.44%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2304-2367            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3136-3199            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          225                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          225                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.928889                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.915577                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.709823                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              1      0.44%      0.89% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.44%      1.33% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            222     98.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          225                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3479926150                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            5737581400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                426224000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   26126.55                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              43076.55                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      26.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   26.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.26                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 116508                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4491                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.54                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  9342675.83                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 156873940150                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1656552650                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          8216812.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          7839417.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          7374326.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          7688822.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4          7952515.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          7784985.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6          7933161.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7          7601126.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               5543088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               5288496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               4974744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               5186904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4          5364792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5               5251776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               5351736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               5127744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0             44628480                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         42550310.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2             39609024                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         41642265.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4             43218240                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5         42301209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         43160332.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7         41039731.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        6144906.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5792808.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        5756313.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5663416.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5706547.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        5447761.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5527388.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        5487989.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      2179059621.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      2175735052.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      2173373118.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      2178933053.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4        2185195320                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      2188097395.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      2188112005.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      2184890146.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       97772826480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      97775742768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       97777814640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       97772937504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4      97767444288.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5      97764898608.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6       97764885792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       97767711984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        107096064683.519989                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        107092594149.120026                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        107088547462.080002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        107091697261.439987                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        107094526997.760010                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        107093427031.680008                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        107094615711.360001                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        107091504017.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.461154                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.459065                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.456629                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.458525                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.460229                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.459566                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.460282                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.458409                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        15872                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data        28928                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       386048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        17920                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data        36864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data      1326592                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data      1228800                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data      1323008                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4409344                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        78848                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       211968                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        211968                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           62                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          113                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         1508                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           70                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          144                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         5182                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         4800                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         5168                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17224                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          828                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              828                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst        97944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data       178510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        39493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      2382246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       110582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data       227482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        82146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      8186206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        71088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      7582745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        71088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      8164089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        14218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         1580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            27209418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        97944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        39493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       110582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        82146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        71088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        71088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        14218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         486559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       1308024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            1308024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       1308024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        97944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data       178510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        39493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      2382246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       110582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data       227482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        82146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      8186206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        71088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      7582745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        71088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      8164089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        14218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         1580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           28517442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17224                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      828                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  137792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4403136                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  6208                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                211968                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4409344                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             211968                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  194                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            7968                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            8512                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            8257                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           10504                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            9032                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           11216                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            8808                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            7129                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            7713                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            8752                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           8457                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           8873                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           7040                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           7505                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           8640                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           9192                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             344                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             472                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             249                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             712                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             360                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             480                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             264                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             328                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             319                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             592                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            488                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            848                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            336                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            336                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            240                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            256                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                162082956000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              137792                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6624                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 17099                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17096                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17096                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17097                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17098                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17101                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17104                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17105                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                    47                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                    44                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                   44                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                   44                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   44                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   44                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   41                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   41                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   27                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   27                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   27                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   26                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   28                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   26                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   27                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   26                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                   19                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                   19                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                   20                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                   20                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                   19                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        18337                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   251.682609                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   246.827049                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    28.790353                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          285      1.55%      1.55% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           13      0.07%      1.63% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           12      0.07%      1.69% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           12      0.07%      1.76% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           15      0.08%      1.84% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          275      1.50%      3.34% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17725     96.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        18337                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          276                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   502.369565                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   312.799492                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   433.652430                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           35     12.68%     12.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           26      9.42%     22.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           23      8.33%     30.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255           17      6.16%     36.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           15      5.43%     42.03% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           19      6.88%     48.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447            7      2.54%     51.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           13      4.71%     56.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           20      7.25%     63.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           11      3.99%     67.39% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           13      4.71%     72.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767           16      5.80%     77.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831           10      3.62%     81.52% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            4      1.45%     82.97% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959           10      3.62%     86.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            6      2.17%     88.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            5      1.81%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            3      1.09%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            3      1.09%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            4      1.45%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            1      0.36%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            2      0.72%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            1      0.36%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            2      0.72%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            1      0.36%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            1      0.36%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            1      0.36%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            3      1.09%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            2      0.72%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1984-2047            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2240-2303            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          276                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          276                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            276    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          276                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3614079000                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            5946365100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                440313600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26265.49                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43215.49                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      27.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       1.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   27.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    1.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 120365                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5520                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  8978670.29                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 156708812700                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1821680100                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          8046259.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          8906284.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          9013939.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          7801315.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4          7639833.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5          8063798.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6          7530969.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          8244028.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0          5428032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               6008208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2          6080832.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3          5262792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               5153856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               5439864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               5080416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               5561448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         43840243.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         48486796.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         49979404.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         42210854.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4             41436096                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         43076966.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         39938995.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7             45185088                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        5975285.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        6519813.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        5968650.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5812715.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        5580887.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        6124584.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        5855846.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5507481.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      2171576715.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      2192666022.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      2187308168.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      2179354014.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      2177300975.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      2195139749.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      2189271631.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      2193022851.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       97779390432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       97760891040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       97765590912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       97772568240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       97774369152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       97758721104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6       97763868576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7       97760578032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        107093902263.360001                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        107103123460.800003                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        107103587202.240005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        107092655227.199997                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        107091126095.039993                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        107096211362.879990                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        107091191730.239990                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        107097744225.599991                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.459853                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.465403                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.465682                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.459102                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.458182                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.461242                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.458221                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.462165                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst        22784                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data        20736                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       363520                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data        31488                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data      1326080                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data      1243136                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data      1301760                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4360704                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        70912                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       170752                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        170752                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           89                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data           81                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         1420                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          123                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         5180                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         4856                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         5085                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             17034                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          667                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              667                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker         1580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       140597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data       127959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         1580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        52131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      2243229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        75827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data       194308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker         3159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        64769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      8183046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker         9478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        44233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      7671211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.dtb.walker         3159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        42653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      8032971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        17377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            26909268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       140597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        52131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        75827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        64769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        44233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        42653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        17377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         437588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1053686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1053686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1053686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker         1580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       140597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data       127959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         1580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        52131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      2243229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        75827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data       194308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker         3159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        64769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      8183046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker         9478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        44233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      7671211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.dtb.walker         3159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        42653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      8032971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        17377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           27962953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     17034                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      667                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  136272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5336                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4355136                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  5568                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                170752                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4360704                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             170752                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  174                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           71                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            8040                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            8192                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            8600                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            8352                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            7488                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            7721                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            9593                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           10465                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            8049                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            8696                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           8200                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11          10433                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           7625                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           8273                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           8385                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           7986                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             216                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             328                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             656                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             336                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             304                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             240                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             449                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             240                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             232                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            488                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            328                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            264                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            288                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            224                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            471                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                162073134000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              136272                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5336                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16984                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16977                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16985                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16987                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 16990                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 16990                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 16991                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 16993                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                    33                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                    30                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                   23                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                   21                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                   18                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   18                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   17                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17935                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.349484                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   248.223383                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    26.536194                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          234      1.30%      1.30% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           15      0.08%      1.39% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127            8      0.04%      1.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191            9      0.05%      1.48% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           14      0.08%      1.56% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          223      1.24%      2.80% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17432     97.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17935                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          223                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   614.107623                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   351.608379                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   545.659612                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           25     11.21%     11.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           33     14.80%     26.01% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191            9      4.04%     30.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255           11      4.93%     34.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            6      2.69%     37.67% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            6      2.69%     40.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447           10      4.48%     44.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            9      4.04%     48.88% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575            7      3.14%     52.02% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639           12      5.38%     57.40% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            9      4.04%     61.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767           11      4.93%     66.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            8      3.59%     69.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895           12      5.38%     75.34% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            6      2.69%     78.03% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            2      0.90%     78.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            5      2.24%     81.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            8      3.59%     84.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            3      1.35%     86.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            4      1.79%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            6      2.69%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            2      0.90%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            4      1.79%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            2      0.90%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            2      0.90%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            2      0.90%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            3      1.35%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            1      0.45%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            1      0.45%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2239            1      0.45%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2367            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2944-3007            2      0.90%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          223                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          223                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.928251                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.916183                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.680660                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.45%      0.45% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.45%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.45%      1.35% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            220     98.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          223                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3543648500                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            5850509600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                435513600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26037.48                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              42987.48                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      26.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   26.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 119044                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4455                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.49                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  9156156.94                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 156839978000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1692091800                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          7694265.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          8121859.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          7523107.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3               8814960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          7534598.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          8000899.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          7522502.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7               7983360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               5190576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1          5479032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2          5075112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               5946600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               5082864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5          5397432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               5074704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               5385600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         41925811.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         43479321.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         40699276.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3             48846720                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4             40754688                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5             43729920                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6         40568486.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         43075468.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        6462996.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5610332.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5799859.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        5487575.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        5590840.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5490892.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        5789491.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      2173778484.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      2185295019.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      2173172460.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      2185553790.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      2179696178.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      2181120102.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      2184218513.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      2189422823.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       97777459056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       97767356832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       97777990656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       97767129840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       97772268096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       97771019040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       97768301136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       97763735952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        107091293867.519989                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        107095840356.479996                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        107089716240                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        107101737065.279999                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        107090469295.680008                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        107094503529.600006                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        107090821530.240005                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        107095037990.399994                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.458283                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.461019                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.457333                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.464568                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.457786                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.460214                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.457998                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.460536                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data        21248                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       339456                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data        29440                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data      1273344                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data      1185792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data      1269248                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4169728                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        46336                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       164096                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        164096                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data           83                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         1326                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          115                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         4974                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         4632                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         4958                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16288                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          641                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              641                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        12638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        71088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data       131118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        25276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      2094733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         7899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        93205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data       181670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         1580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        34754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      7857620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         3159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        15797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      7317349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         4739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        26856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      7832344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        18957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            25730783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        71088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        25276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        93205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        34754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        15797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        26856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        18957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         285933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1012612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1012612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1012612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        12638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        71088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data       131118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        25276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      2094733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         7899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        93205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data       181670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         1580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        34754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      7857620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         3159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        15797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      7317349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         4739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        26856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      7832344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        18957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           26743395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16288                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      641                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  130304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4162880                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  6848                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                164096                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4169728                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             164096                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           24                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            9352                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            7760                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            8248                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            8297                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            8017                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            7080                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            9569                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            8584                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            6386                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            9039                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           8172                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           7760                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           7833                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           7808                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           7992                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           8193                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             336                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             304                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             632                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             392                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             246                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             384                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             232                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             258                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            552                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            216                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            336                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            224                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            240                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                162051003000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              130304                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5128                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16229                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16217                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16219                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16219                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16219                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16220                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16219                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16220                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                    18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    19                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   21                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   20                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   20                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   20                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                   15                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17164                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.096015                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   247.778520                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    27.294448                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          231      1.35%      1.35% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           18      0.10%      1.45% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           11      0.06%      1.51% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            7      0.04%      1.56% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           11      0.06%      1.62% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           18      0.10%      1.72% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          217      1.26%      2.99% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        16651     97.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17164                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          214                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   605.841121                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   370.783966                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   484.392008                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-31            2      0.93%      0.93% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-63           24     11.21%     12.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-95           12      5.61%     17.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::96-127           13      6.07%     23.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-159            5      2.34%     26.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::160-191            3      1.40%     27.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-223            3      1.40%     28.97% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::224-255            2      0.93%     29.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-287            6      2.80%     32.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::288-319            2      0.93%     33.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-351            5      2.34%     35.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::352-383            3      1.40%     37.38% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-415            7      3.27%     40.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::416-447            8      3.74%     44.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-479            2      0.93%     45.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::480-511            2      0.93%     46.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-543            6      2.80%     49.07% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::544-575            8      3.74%     52.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-607            8      3.74%     56.54% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::608-639            6      2.80%     59.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-671            4      1.87%     61.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::672-703            4      1.87%     63.08% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-735            2      0.93%     64.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::736-767            7      3.27%     67.29% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-799            2      0.93%     68.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::800-831            7      3.27%     71.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-863            2      0.93%     72.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::864-895            5      2.34%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-927            1      0.47%     75.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::928-959            5      2.34%     77.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-991            5      2.34%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::992-1023            3      1.40%     81.31% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1055            2      0.93%     82.24% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1056-1087            2      0.93%     83.18% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1119            2      0.93%     84.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1120-1151            3      1.40%     85.51% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1183            1      0.47%     85.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1184-1215            5      2.34%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1248-1279            1      0.47%     88.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1311            1      0.47%     89.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1312-1343            1      0.47%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1375            1      0.47%     90.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1376-1407            3      1.40%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1439            1      0.47%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1440-1471            2      0.93%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1503            1      0.47%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1504-1535            2      0.93%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1567            1      0.47%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1568-1599            1      0.47%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1632-1663            1      0.47%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1695            1      0.47%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1696-1727            3      1.40%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1728-1759            1      0.47%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1760-1791            1      0.47%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1823            1      0.47%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1951            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2016-2047            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          214                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          214                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.962617                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.958860                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.397769                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              1      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.47%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            212     99.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          214                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3422939600                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            5627965100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                416288000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26312.09                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43262.09                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      25.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   25.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.98                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 113781                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4273                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  9572390.75                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 156878157300                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1650778500                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0               8046864                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          8196249.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2               7082208                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          8577878.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4          7492262.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          7557580.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          7341062.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7               7705152                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               5428440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               5529216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               4777680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               5786664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               5054304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5               5098368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6               4952304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               5197920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         43980518.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         43871692.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         38258188.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         47416012.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4             40515072                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         40391270.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         39380390.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7         41573875.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5816033.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        6532669.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5315051.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5750092.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        5441126.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        5849210.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5441126.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7             5557248                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      2177343109.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      2186850271.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      2170761387.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3        2185906680                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      2180587512.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      2181523772.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      2185922056.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      2188387520.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       97774332192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       97765992576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       97780105632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      97766820288.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       97771486224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5       97770664944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       97766806800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7       97764644112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        107094592452.479996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        107096617970.879990                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        107085945443.519989                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        107099902911.360016                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        107090221797.120010                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        107090730441.600006                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        107089489034.880005                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        107092711123.199997                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.460268                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.461487                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.455063                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.463464                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.457637                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.457943                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.457196                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.459136                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data        21760                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       358400                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data        26880                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data      1327616                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data      1202688                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data      1360128                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4351232                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       170240                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        170240                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data           85                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         1400                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          105                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         5186                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         4698                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         5313                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             16997                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          665                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              665                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        42653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data       134278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        48972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      2211634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        44233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data       165873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        47392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      8192525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        69508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      7421612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        63190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      8393151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        11058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         4739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            26850817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        42653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        48972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        44233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        47392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        69508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        63190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        11058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         327006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1050526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1050526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1050526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        42653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data       134278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        48972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      2211634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        44233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data       165873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        47392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      8192525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        69508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      7421612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        63190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      8393151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        11058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         4739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           27901344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     16997                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      665                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  135976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5320                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4343264                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  7968                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                170496                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4351232                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             170240                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  249                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          128                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            9096                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            7536                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            8432                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            9216                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            8345                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            7800                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            9376                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            8577                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            9304                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            9336                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           8425                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           9336                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           7841                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           8665                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           7817                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           6625                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             224                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             224                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             352                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             296                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             312                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             320                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             455                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             296                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             344                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             288                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            545                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            264                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            272                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            328                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            408                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            400                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                162054262000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              135976                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5320                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16934                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16928                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16929                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16929                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16929                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16931                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16933                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16936                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    27                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    26                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   29                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   31                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   31                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   29                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   27                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   24                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17897                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   252.207633                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   247.984861                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    26.933398                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          237      1.32%      1.32% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           17      0.09%      1.42% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           10      0.06%      1.48% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            4      0.02%      1.50% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           10      0.06%      1.55% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           18      0.10%      1.65% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          228      1.27%      2.93% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17373     97.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17897                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          222                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   607.022523                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   336.733992                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   552.510039                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           36     16.22%     16.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           22      9.91%     26.13% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191           13      5.86%     31.98% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            4      1.80%     33.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            9      4.05%     37.84% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            7      3.15%     40.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447           12      5.41%     46.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            7      3.15%     49.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575           10      4.50%     54.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            7      3.15%     57.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703           12      5.41%     62.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            6      2.70%     65.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831           13      5.86%     71.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895           10      4.50%     75.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            5      2.25%     77.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            7      3.15%     81.08% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            2      0.90%     81.98% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            4      1.80%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            4      1.80%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            7      3.15%     88.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            3      1.35%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            3      1.35%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            3      1.35%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            2      0.90%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            3      1.35%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            1      0.45%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            1      0.45%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            2      0.90%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            1      0.45%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            3      1.35%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            2      0.90%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3520-3583            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          222                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          222                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            222    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          222                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3530861650                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            5831434300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                434326400                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26014.44                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              42964.44                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      26.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   26.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.73                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 118712                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4446                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.57                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  9175306.42                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 156845020650                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    3522067200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1685472150                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          8156937.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          8257334.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          7689427.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          7997270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4               8433936                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          7933161.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          7697289.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7          7238851.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               5502696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               5570424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2          5187312.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               5394984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               5689560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5               5351736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               5192616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               4883352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0             44640960                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         45148147.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2             41550912                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         43257676.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4         46287820.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         42964646.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         41657241.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         38346547.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0             5889024                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        5975285.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5792808.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5991874.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        5789491.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5640606.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5577154.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5620285.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      7079645295.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      2177133094.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      2177524560.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      2177294736.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      2180225211.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      2184534466.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      2189245037.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      2179831829.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      2184314546.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       97774516416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       97774173024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       97774374624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       97771804032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       97768023984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5       97763891904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       97772149104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7       97768216896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        107095484423.040009                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        107096294071.680008                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        107091535116.480011                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        107094316344.959991                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        107098404553.919998                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        107094672387.839996                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        107091750530.879990                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        107088265774.080002                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.460805                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.461292                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.458428                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.460102                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.462562                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.460316                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.458557                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.456460                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              271387                       # Transaction distribution
system.membus.trans_dist::ReadResp             271387                       # Transaction distribution
system.membus.trans_dist::WriteReq                102                       # Transaction distribution
system.membus.trans_dist::WriteResp               102                       # Transaction distribution
system.membus.trans_dist::Writeback             11131                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           291619                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          29425                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          272071                       # Transaction distribution
system.membus.trans_dist::ReadExReq             45200                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1193                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1192899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1193617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1193617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     72563969                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72565405                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72565405                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    135693500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4473886500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       102000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        51000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    183661500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    148613381                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     14713498                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    136035500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     22604990                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     19684500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          358                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          981                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           51                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp           12                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback           16                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq           16                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp          394                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq          112                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           86                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       265995                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp      7739943                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        40493                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        63000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq        70500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp      3194000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        34498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       723000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                           556                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         1473                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime              433993                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           11697436                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            92980                       # Total snoops (count)
system.membus.snoop_fanout::samples            648504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  648504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              648504                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              230000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 359                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           455859000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              555525                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4629657500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.respLayer3.succeeded             544753                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             271129                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            271129                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            11131                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          250965                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         21106                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         272071                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1193                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1193                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         8828                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8613                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8755                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8658                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8770                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8609                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8943                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8559                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8345                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        98891                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        54762                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         8744                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         8580                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         8698                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         8862                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8379                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       274997                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         8889                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8563                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8553                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8649                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8848                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8581                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8835                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8580                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8398                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        98510                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        54751                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         8783                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         8892                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         8992                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         8511                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8556                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       274892                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         8745                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8736                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8772                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8528                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8686                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8956                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8784                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8566                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8441                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        98742                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        54419                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         8879                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         8586                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         8836                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         8855                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8494                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       275025                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9000                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8921                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8797                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8656                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8611                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8581                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8652                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         9001                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8081                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        99010                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        54028                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         8829                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         8585                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         8772                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         8886                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8595                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       275005                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1099919                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1154816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1120512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1136640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1128448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1133824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1119232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1168128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1120512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1088256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1128960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1170176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1139200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1118720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1138944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1158400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1092096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     18116864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1163520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1113344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1126400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1145600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1114368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1154304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1120768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1094144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1117952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1127936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1147904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1159168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1176832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1114880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1115392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     18106625                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1145088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1135872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1138688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1111040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1124352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1166336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1144064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1119232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1099776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1114368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1172992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1153792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1115904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1157888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1156608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1111296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     18167296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1177344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1160192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1142016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1127168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1117696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1116416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1129728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1174272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1051648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1140992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1139200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1152512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1115904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1147648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1158656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1121792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     18173184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               72563969                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    379462200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2681860450                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    104631400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    351350600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     29548400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    380627530                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1608200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     11725300                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          296                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            8                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq          155                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       258400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        26500                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq         1400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp          399                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq       172000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          452                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           9                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             431800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             26899                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           32403200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              18168                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           29280800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17698                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           30214800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              17772                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           29595800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              17559                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           30222800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17790                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           29363200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17654                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           30999600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17972                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           31023800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              17741                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           28853000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              16953                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy          282758400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded             197932                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy         159253400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded            109365                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          30428200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             17949                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          29687600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             17634                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          31881000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18063                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          30982000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             17926                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          29653200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             17348                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         767903988                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            136116                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         766560749                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            136010                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         769872135                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            136144                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         769877908                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            136124                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       271129                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       271129                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        11131                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       250965                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        21106                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       272071                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1193                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1193                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       274997                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       274892                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       275025                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       275005                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1099919                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     18116864                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     18106625                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     18167296                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     18173184                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     72563969                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    216903200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1084516000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     44524000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    200772000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     16884800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    217656800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       954400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4772000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          244                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          113                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           24                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       667900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       177300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        69500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   381                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime       914700                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    119956000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       138881                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    120292900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       138882                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    119863200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       138881                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    119927200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       138881                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1306945600                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.8                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       544394                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3643343                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3616038                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        27305                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               102                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              102                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            25462                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          291431                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         29526                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         320957                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        27141                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        27141                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61154                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61154                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         4038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       253281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        11489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       387490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       266894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       381524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        16669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         7622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       836833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       986312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         8062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       799561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       913619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         7478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       834393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       974104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6699742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       516864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1074908                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        22940                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       683008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17413620                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       533084                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       463872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1452496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        33272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       975616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     60982524                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1969912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1031936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     56697840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1824672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       957184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     60703480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side      1941128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        99328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        57369                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           40                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              209435277                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1823521736                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  26440906799                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       102000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        51996                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    827523473                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    155258246                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     14763998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    135998481                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     13570999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     30612429                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    100307897                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       280010                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         4048                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           37                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback           56                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         1420                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           37                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           72                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq        20339                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          232                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           34                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    307530650                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     38924818                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq        86000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback       740494                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq      4954399                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq       844000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1073500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq     20453499                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      2017493                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       136499                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       302290                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        4154                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           1                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                 6000                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          336626535                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          40134817                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         1431114                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4077799                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               4077799    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4077799                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2865428381                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            4078159                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          65710656                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              2019                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        7443103743                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            238058                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           5770921                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              5754                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          86892709                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              2668                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        8813520143                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            298265                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         133647895                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            133623                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         59054416                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1812                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      11549029244                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            7.1                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           367491                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          8367929                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             8351                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        124043754                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             3811                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      14088146356                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            8.7                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           520354                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        493862351                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           493834                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        131182264                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             4031                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      13681026841                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            8.4                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           503438                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        457480346                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           457451                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        121743113                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             3739                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      14011652805                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            8.6                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           518455                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        488848379                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           488822                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy            97500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                3                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         12612993                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              388                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          7115998                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              274                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy            10000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded               10                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        16204                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        16204    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        16204                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        16204                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        16204    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        16204                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        16204                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        16204    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        16204                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        16204                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        16204    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        16204                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        16204                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            16204    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        16204                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        16204                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           16204    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        16204                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    272931                       # number of replacements
system.l2.tags.tagsinuse                  8186.521568                       # Cycle average of tags in use
system.l2.tags.total_refs                      891365                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    272931                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.265899                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      324.964796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     2.463965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    21.486304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data    45.697229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     2.188336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    12.174302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   702.921711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.205457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.024680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    18.564846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data    55.086509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.404470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    13.622484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  2393.272507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.366793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    14.101777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  2195.907249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.826399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker     0.000546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    14.107853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  2346.041508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     4.098278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     8.262416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data     6.731153                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.039669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.002623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.005578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.085806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.006724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.292148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.268055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.286382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.000822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999331                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1463                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4860                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1054                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002319                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.988892                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21450583                       # Number of tag accesses
system.l2.tags.data_accesses                 21450583                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         5670                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1065                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data         2192                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       133208                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1936                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        41865                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         8256                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          733                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data         3001                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       492421                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         2925                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data       148034                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       456086                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         3162                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data       137086                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       485210                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           22                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         2815                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data       145823                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker           10                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          269                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           99                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2071911                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25462                       # number of Writeback hits
system.l2.Writeback_hits::total                 25462                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  151                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                101                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          472                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          433                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1552                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         5670                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1065                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data          2217                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       133208                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1936                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         41984                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         8256                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           733                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data          3020                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       492421                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          2925                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data        148506                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       456086                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          3162                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data        137561                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       485210                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          2815                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data        146256                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker           10                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           269                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           108                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2073463                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         5670                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1065                       # number of overall hits
system.l2.overall_hits::system.cpu0.data         2217                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       133208                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1936                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        41984                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         8256                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          733                       # number of overall hits
system.l2.overall_hits::system.cpu2.data         3020                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       492421                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         2925                       # number of overall hits
system.l2.overall_hits::system.cpu3.data       148506                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       456086                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         3162                       # number of overall hits
system.l2.overall_hits::system.cpu4.data       137561                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       485210                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           22                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         2815                       # number of overall hits
system.l2.overall_hits::system.cpu5.data       146256                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker           10                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          269                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          108                       # number of overall hits
system.l2.overall_hits::total                 2073463                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           65                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          954                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         1438                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           63                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          732                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        22942                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           62                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst         1079                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         2030                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           57                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          886                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        82332                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           82                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          869                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        76770                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           72                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          924                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        82736                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          119                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           30                       # number of ReadReq misses
system.l2.ReadReq_misses::total                274243                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        10860                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        19338                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data         8178                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        71575                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        68460                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        72207                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             250626                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data           87                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         1779                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data          114                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         6559                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         6073                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         6492                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            21106                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data           87                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          379                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1533                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           65                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          954                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         1525                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           63                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          732                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        23142                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           62                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst         1079                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         2139                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           57                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          886                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        82682                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           82                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          869                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        77149                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           72                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          924                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        83141                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          119                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           33                       # number of demand (read+write) misses
system.l2.demand_misses::total                 275776                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           65                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          954                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         1525                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           63                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          732                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        23142                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           62                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst         1079                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         2139                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           57                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          886                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        82682                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           82                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          869                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        77149                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           72                       # number of overall misses
system.l2.overall_misses::system.cpu5.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          924                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        83141                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          119                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           33                       # number of overall misses
system.l2.overall_misses::total                275776                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      8169493                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    117101500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    180174999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      7873500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     84381000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   2885905498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      7866500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    131614000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    255015999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      6707000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst    104058000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data  10342488998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      9844500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst    102440500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   9640681000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      8799500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst    107996500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data  10390377995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     15048500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      3847000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34410515982                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       447500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     12120997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       814000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     11088445                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data     10220950                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data     11134459                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     45826351                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       146500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       521500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      1307500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      1569000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       985500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4661000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     10749500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     25270998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     14174499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     41261000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     44325500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     46465500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       384000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     182630997                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      8169493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    117101500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data    190924499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      7873500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     84381000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   2911176496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      7866500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    131614000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data    269190498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      6707000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst    104058000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data  10383749998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      9844500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst    102440500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   9685006500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      8799500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst    107996500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data  10436843495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     15048500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      4231000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34593146979                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      8169493                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    117101500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data    190924499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      7873500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     84381000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   2911176496                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      7866500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    131614000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data    269190498                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      6707000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst    104058000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data  10383749998                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      9844500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst    102440500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   9685006500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      8799500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst    107996500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data  10436843495                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     15048500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      4231000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34593146979                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         5735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         2019                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data         3630                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       133271                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         2668                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        64807                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         8318                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1812                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data         5031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       492478                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         3811                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       230366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       456168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         4031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       213856                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       485282                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         3739                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       228559                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          129                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2346154                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25462                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25462                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        10876                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        19356                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data         8191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        71617                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        68483                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        72239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           250777                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           94                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         1787                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data          117                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         6587                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         6105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         6515                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          21207                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          822                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3085                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         5735                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         2019                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data         3742                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       133271                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         2668                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        65126                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         8318                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1812                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data         5159                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       492478                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         3811                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       231188                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       456168                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         4031                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       214710                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       485282                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         3739                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       229397                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          388                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          141                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2349239                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         5735                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         2019                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data         3742                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       133271                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         2668                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        65126                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         8318                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1812                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data         5159                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       492478                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         3811                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       231188                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       456168                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         4031                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       214710                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       485282                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         3739                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       229397                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          388                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          141                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2349239                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.011334                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.472511                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.396143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000473                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.274363                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.354005                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.007454                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.595475                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.403498                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000116                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.232485                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.357396                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000180                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.215579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.358980                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.itb.walker     0.043478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.247125                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.361990                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.306701                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.232558                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.116890                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.998529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.999070                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.998413                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.999414                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.999664                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.999557                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.533333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999398                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.925532                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.995523                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.974359                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.995749                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.994758                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.996470                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.995237                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.776786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.626959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.851562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.425791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.443794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.483294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496921                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.011334                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.472511                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.407536                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000473                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.274363                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.355342                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.007454                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.595475                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.414615                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000116                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.232485                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.357640                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000180                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.215579                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.359317                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000148                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.itb.walker     0.043478                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.247125                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.362433                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.306701                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.234043                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117390                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.011334                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.472511                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.407536                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000473                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.274363                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.355342                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.007454                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.595475                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.414615                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000116                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.232485                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.357640                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000180                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.215579                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.359317                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000148                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.itb.walker     0.043478                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.247125                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.362433                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.306701                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.234043                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117390                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 125684.507692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 122747.903564                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 125295.548679                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 124976.190476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 115274.590164                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 125791.365095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 126879.032258                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 121977.757183                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 125623.644828                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 117666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 117446.952596                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 125619.309600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 120054.878049                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 117883.199079                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 125578.754722                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 122215.277778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 116879.329004                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 125584.727265                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 126457.983193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 128233.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 125474.546231                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data    41.206262                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   626.796825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data    99.535339                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   154.920643                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data   149.298130                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data   154.201933                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   182.847554                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  1683.908046                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   293.142215                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  1149.122807                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   199.344412                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   258.356661                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   151.802218                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   220.837676                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 123557.471264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 126354.990000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 130041.275229                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 117888.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 116953.825858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 114729.629630                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       128000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119133.070450                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 125684.507692                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 122747.903564                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 125196.392787                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 124976.190476                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 115274.590164                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 125796.236108                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 126879.032258                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 121977.757183                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 125848.760168                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 117666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 117446.952596                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 125586.584722                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 120054.878049                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 117883.199079                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 125536.384140                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 122215.277778                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 116879.329004                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 125531.849449                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 126457.983193                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 128212.121212                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125439.294859                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 125684.507692                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 122747.903564                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 125196.392787                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 124976.190476                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 115274.590164                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 125796.236108                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 126879.032258                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 121977.757183                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 125848.760168                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 117666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 117446.952596                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 125586.584722                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 120054.878049                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 117883.199079                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 125536.384140                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 122215.277778                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 116879.329004                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 125531.849449                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 126457.983193                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 128212.121212                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125439.294859                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11131                       # number of writebacks
system.l2.writebacks::total                     11131                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          155                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           34                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           39                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          337                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          218                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           27                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          307                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           99                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          348                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          196                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           42                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          324                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          201                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           39                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          423                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          257                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               3110                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu2.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          218                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           99                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          348                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          196                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          324                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          423                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3110                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          218                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           99                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          348                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          196                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          324                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          423                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3110                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          799                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         1404                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          395                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        22724                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          772                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         1931                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          538                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        82136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          545                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        76569                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          501                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        82479                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          119                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           271133                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        10859                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        19338                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data         8174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        71575                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        68460                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        72207                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        250621                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data           87                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         1779                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data          114                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         6559                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         6073                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         6492                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        21106                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data           87                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          379                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1533                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         1491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        22924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         2040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        82486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        76948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        82884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            272666                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         1491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        22924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         2040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        82486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        76948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        82884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           272666                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      5080993                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     93601500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    161782999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      2743000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     45651000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   2613633000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      4110500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     89547000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    223122999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      1587500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     62161500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   9419523498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      4688000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     62758000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   8777616000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      3856500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     58003500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   9456963996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     13739500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      3517000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  31103800985                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data    591803035                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   1053427242                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data    444981483                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   3895799934                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   3727687552                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   3931671621                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       445000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  13645815867                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data      4766500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data     96961000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data      6218000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    357457500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    330970000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    353821000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       114500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1150308500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data      9792500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     23070998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     12975499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     37411000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     40156500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     42010500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       351000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    165767997                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      5080993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     93601500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    171575499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      2743000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     45651000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   2636703998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      4110500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     89547000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    236098498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      1587500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     62161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   9456934498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      4688000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     62758000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   8817772500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      3856500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     58003500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   9498974496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     13739500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      3868000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31269568982                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      5080993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     93601500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    171575499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      2743000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     45651000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   2636703998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      4110500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     89547000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    236098498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      1587500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     62161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   9456934498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      4688000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     62758000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   8817772500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      3856500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     58003500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   9498974496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     13739500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      3868000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31269568982                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       815500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       925500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       762000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       968500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       924500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       922500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        92000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      5410500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       342000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       334500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       352500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       362500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       343000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       359500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        74500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2168500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      1157500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      1260000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      1114500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      1331000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      1267500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      1282000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       166500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      7579000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.007672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.395740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.386777                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000180                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.148051                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.350641                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.004208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.426049                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.383820                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.141170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.356546                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.135202                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.358040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.itb.walker     0.043478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.133993                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.360865                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.306701                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.232558                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.115565                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.998437                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.999070                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.997925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.999414                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.999664                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.999557                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.533333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999378                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.925532                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.995523                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.974359                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.995749                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.994758                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.996470                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.995237                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.776786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.626959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.851562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.425791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.443794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.483294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496921                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.007672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.395740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.398450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.148051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.351995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.004208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.426049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.395425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.141170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.356792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.135202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.358381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.itb.walker     0.043478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.133993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.361312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.306701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.234043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.116066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.007672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.395740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.398450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.148051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.351995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.004208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.426049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.395425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.141170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.356792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.135202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.358381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.itb.walker     0.043478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.133993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.361312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.306701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.234043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.116066                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 115477.113636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 117148.310388                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 115230.056268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 114291.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 115572.151899                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 115016.414364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 117442.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 115993.523316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 115547.902123                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 113392.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 115541.821561                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 114682.033432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       117200                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 115152.293578                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 114636.680641                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 116863.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 115775.449102                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 114659.052559                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 115457.983193                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 117233.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 114717.872723                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54498.852104                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54474.466956                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54438.644850                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54429.618358                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54450.592346                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54450.006523                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data        55625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54448.014600                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54787.356322                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54503.091625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54543.859649                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54498.780302                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54498.600362                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54501.078250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        57250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54501.492467                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 112557.471264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 115354.990000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 119041.275229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 106888.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 105953.825858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 103729.629630                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       117000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108133.070450                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 115477.113636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 117148.310388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 115074.110664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 114291.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 115572.151899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 115019.368260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 117442.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 115993.523316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 115734.557843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 113392.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 115541.821561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 114648.964649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       117200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 115152.293578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 114593.914072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 116863.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 115775.449102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 114605.647604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 115457.983193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 117212.121212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114680.851232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 115477.113636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 117148.310388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 115074.110664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 114291.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 115572.151899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 115019.368260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 117442.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 115993.523316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 115734.557843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 113392.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 115541.821561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 114648.964649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       117200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 115152.293578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 114593.914072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 116863.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 115775.449102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 114605.647604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 115457.983193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 117212.121212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114680.851232                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                        556                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        68003                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        68003    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         68003                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2766                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2766    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2766                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         16204                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     107409725.993582                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    51207290.705909                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07         1984     12.24%     12.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08        11618     71.70%     83.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08         2357     14.55%     98.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08          174      1.07%     99.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08           18      0.11%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08            9      0.06%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08            6      0.04%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            6      0.04%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08            3      0.02%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            7      0.04%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            3      0.02%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.02%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            6      0.04%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            1      0.01%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            4      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            3      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           16204                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        107426965.906352      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17408768                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        16204                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    4369883.979264                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   12488267.266370                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07        13965     86.18%     86.18% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1884     11.63%     97.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          239      1.47%     99.28% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           78      0.48%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           25      0.15%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           10      0.06%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          16204                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       4369557.044498      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 708096                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           68003                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96091.597430                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95675.105245                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      10969.227298                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           87      0.13%      0.13% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        66071     97.16%     97.29% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071          669      0.98%     98.27% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          660      0.97%     99.24% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          315      0.46%     99.70% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          176      0.26%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           13      0.02%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            9      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             68003                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               68003                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           2383164.169228                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          1780876.412041                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    8      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               4      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               5      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               5      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               5      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               4      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               1      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               4      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               6      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               4      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               5      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               6      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               7      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               9      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              6      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67914     99.87%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          21461000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 68003                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2766                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         58568053.145336                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        78526298.833453                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2766    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          121000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       917871000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2766                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70769                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             2289872.203931                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1721834.347174                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      9      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 4      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 5      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 6      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 3      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 4      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 6      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 5      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 5      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                10      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 7      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                10      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                9      0.01%      0.15% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               70666     99.85%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            21461000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70769                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        16204                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.037954                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.191413                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            15590     96.21%     96.21% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              613      3.78%     99.99% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                1      0.01%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        16204                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        16204                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           16204    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        16204                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             16204                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             4.195692                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.004661                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                  5397     33.31%     33.31% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                 10567     65.21%     98.52% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                  176      1.09%     99.61% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                  21      0.13%     99.73% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                   9      0.06%     99.79% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                   5      0.03%     99.82% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                  10      0.06%     99.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                   3      0.02%     99.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                   3      0.02%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                   5      0.03%     99.95% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                   4      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   3      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               16204                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            16204                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.170699                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.487823                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                  13965     86.18%     86.18% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1884     11.63%     97.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    239      1.47%     99.28% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     78      0.48%     99.77% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     25      0.15%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     10      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              16204                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67858                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67858    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67858                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2872                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.911212                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.506199                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     4.758258                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.03%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2871     99.97%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2872                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         16204                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     107190125.894841                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    50861032.141678                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07         1966     12.13%     12.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08        11680     72.08%     84.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08         2332     14.39%     98.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08          155      0.96%     99.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08           19      0.12%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08            8      0.05%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08            4      0.02%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            7      0.04%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08            4      0.02%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08            7      0.04%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            4      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.02%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.01%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            6      0.04%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            3      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            2      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           16204                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        107197903.805321      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17371648                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        16204                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    4532609.232288                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   12590167.024369                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07        13859     85.53%     85.53% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1986     12.26%     97.78% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.78% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          251      1.55%     99.33% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           71      0.44%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           24      0.15%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08            9      0.06%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08            3      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          16204                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       4535435.771271      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 734977                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67858                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96023.037814                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95637.745376                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      10567.698299                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           75      0.11%      0.11% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        66008     97.27%     97.38% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071          655      0.97%     98.35% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          650      0.96%     99.31% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          302      0.45%     99.75% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          147      0.22%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           10      0.01%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            5      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679            1      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            4      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67858                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67858                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           2388105.042884                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          1778415.624295                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    8      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               4      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               5      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               6      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               4      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               5      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               5      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               5      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               3      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               4      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               7      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              14      0.02%      0.12% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              9      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67767     99.87%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          20108000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67858                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2872                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         56441949.512535                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        71959193.366070                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2872    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       552603000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2872                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70730                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             2291140.788916                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            1715972.351196                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      8      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 4      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 5      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 6      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 4      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 5      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 7      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 5      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 3      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 4      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 7      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                14      0.02%      0.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               10      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               70635     99.87%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            20108000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70730                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        16204                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.041533                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.200143                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            15533     95.86%     95.86% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              669      4.13%     99.99% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                2      0.01%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        16204                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        16204                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           16204    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        16204                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             16204                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             4.187114                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            1.993489                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                  5425     33.48%     33.48% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                 10552     65.12%     98.60% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                  161      0.99%     99.59% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                  21      0.13%     99.72% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                   9      0.06%     99.78% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                   9      0.06%     99.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                   7      0.04%     99.88% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                   6      0.04%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                   0      0.00%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                   6      0.04%     99.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                   4      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   4      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               16204                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            16204                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.177055                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.491803                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                  13859     85.53%     85.53% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1986     12.26%     97.78% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    251      1.55%     99.33% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     71      0.44%     99.77% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     24      0.15%     99.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                      9      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      3      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              16204                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        68229                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        68229    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         68229                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2737                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2737    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2737                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         16204                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     107769933.349790                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    50917997.633134                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07         1926     11.89%     11.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08        11623     71.73%     83.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08         2435     15.03%     98.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08          151      0.93%     99.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08           18      0.11%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08            8      0.05%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08            5      0.03%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            4      0.02%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08            7      0.04%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08            4      0.02%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            5      0.03%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            1      0.01%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.02%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            2      0.01%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            4      0.02%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            6      0.04%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           16204                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        107783986.836235      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17466624                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        16204                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    4324068.131326                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   12460461.478405                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07        13966     86.19%     86.19% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1895     11.69%     97.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          247      1.52%     99.41% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           62      0.38%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           20      0.12%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           10      0.06%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          16204                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       4323744.624291      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 700672                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           68229                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96026.817043                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95634.991703                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      10555.197537                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           89      0.13%      0.13% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        66309     97.19%     97.32% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071          703      1.03%     98.35% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          649      0.95%     99.30% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          305      0.45%     99.74% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          151      0.22%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           14      0.02%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            7      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             68229                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               68229                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           2375106.626215                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          1771053.176902                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   10      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               4      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               5      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               6      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               4      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               4      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000              14      0.02%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               7      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               6      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000              10      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               6      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              9      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             68133     99.86%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          18148000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 68229                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2737                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         59227683.595177                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        74230796.945852                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2737    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          153000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       600411000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2737                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70966                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             2283504.072373                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            1710502.515045                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     10      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 4      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 5      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 5      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 6      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 4      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 4      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                15      0.02%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 8      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 6      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                10      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 7      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                9      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70866     99.86%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            16626000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70966                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        16204                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.041595                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.199667                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            15530     95.84%     95.84% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              674      4.16%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        16204                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        16204                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           16204    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        16204                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             16204                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             4.209763                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            1.994716                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                  5376     33.18%     33.18% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                 10605     65.45%     98.62% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                  161      0.99%     99.62% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                  19      0.12%     99.73% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                   7      0.04%     99.78% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                   9      0.06%     99.83% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                   7      0.04%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                   3      0.02%     99.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                   4      0.02%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                   3      0.02%     99.94% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                   8      0.05%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               16204                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            16204                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.168909                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.486737                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                  13966     86.19%     86.19% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1895     11.69%     97.88% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    247      1.52%     99.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     62      0.38%     99.79% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     20      0.12%     99.91% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     10      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              16204                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        68232                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        68232    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         68232                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2757                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2757    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2757                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         16204                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     107774672.920267                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    51508644.524628                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07         1889     11.66%     11.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08        11668     72.01%     83.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08         2420     14.93%     98.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08          156      0.96%     99.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08           15      0.09%     99.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08           11      0.07%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08            5      0.03%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            6      0.04%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08            4      0.02%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            5      0.03%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            5      0.03%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            4      0.02%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            2      0.01%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            5      0.03%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            2      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            4      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            2      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           16204                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        107788726.052119      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17467392                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        16204                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    4354085.411010                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   12208886.332639                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-8.38861e+06        13941     86.03%     86.03% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     86.03% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     86.03% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+07-3.35544e+07         1914     11.81%     97.85% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     97.85% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     97.85% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-5.87203e+07          254      1.57%     99.41% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.41% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.41% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.54975e+07-8.38861e+07           58      0.36%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.09052e+08           26      0.16%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.25829e+08-1.34218e+08           10      0.06%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.59384e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          16204                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       4355339.396847      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 705792                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           68232                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       95980.997186                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95610.426595                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      10257.557788                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151           75      0.11%      0.11% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.11% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919           43      0.06%      0.17% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        66359     97.25%     97.43% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          316      0.46%     97.89% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          344      0.50%     98.40% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          301      0.44%     98.84% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          297      0.44%     99.27% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          323      0.47%     99.74% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607           17      0.02%     99.77% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991           13      0.02%     99.79% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          127      0.19%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            7      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            7      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             68232                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               68232                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           2375219.281276                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          1764386.554697                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    8      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               6      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               8      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               4      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               8      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               4      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               6      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000              15      0.02%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               3      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               4      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               9      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             10      0.01%      0.15% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             68132     99.85%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          16797000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 68232                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2757                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         58775432.354008                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        76347159.651580                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2757    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          229000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       677118000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2757                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70989                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             2282775.613123                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1704765.893489                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      8      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 6      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 8      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 4      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                10      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 6      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 6      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                15      0.02%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 3      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 4      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 9      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               11      0.02%      0.15% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               70884     99.85%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            16797000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70989                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        16204                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.039311                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.194341                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            15567     96.07%     96.07% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              637      3.93%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        16204                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        16204                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           16204    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        16204                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             16204                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             4.209948                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.013344                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                  5345     32.99%     32.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                 10622     65.55%     98.54% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                  171      1.06%     99.59% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                  20      0.12%     99.72% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                   9      0.06%     99.77% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                  10      0.06%     99.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                   3      0.02%     99.85% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                   8      0.05%     99.90% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                   2      0.01%     99.91% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                   6      0.04%     99.95% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                   4      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   3      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               16204                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            16204                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.170081                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.476910                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                  13941     86.03%     86.03% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1914     11.81%     97.85% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    254      1.57%     99.41% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     58      0.36%     99.77% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     26      0.16%     99.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     10      0.06%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              16204                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       316329                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       316329    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         316329                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        11132                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.977093                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.872511                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.416872                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        11131     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         11132                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          16204                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      430144458.158479                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     405885653.464703                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     188558488.535682                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08         1617      9.98%      9.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08        11397     70.33%     80.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08         3088     19.06%     99.37% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09           31      0.19%     99.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09           17      0.10%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09            9      0.06%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09            5      0.03%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09            7      0.04%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09            4      0.02%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09            5      0.03%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            5      0.03%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            3      0.02%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            2      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            3      0.02%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            3      0.02%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            4      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            3      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            16204                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         430197582.600028      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69714432                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         16204                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     17580646.753888                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    34191689.983681                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07        15470     95.47%     95.47% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          474      2.93%     98.40% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08          116      0.72%     99.11% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08          102      0.63%     99.74% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           31      0.19%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08            5      0.03%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08            4      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           16204                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        17584076.836907      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2849537                       # Number of bytes written
system.Hmon.readLatencyHist::samples           272322                       # Read request-response latency
system.Hmon.readLatencyHist::mean        104755.662414                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       104384.733933                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       10675.352612                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          326      0.12%      0.12% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          145      0.05%      0.17% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       266636     97.91%     98.08% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         2507      0.92%     99.01% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         1957      0.72%     99.72% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375           93      0.03%     99.76% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          614      0.23%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           24      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           12      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            6      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             272322                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               316329                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            512289.725254                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           730130.867366                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                   738      0.23%      0.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000               282      0.09%      0.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000              202      0.06%      0.39% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              214      0.07%      0.45% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000              194      0.06%      0.52% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000              190      0.06%      0.58% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              176      0.06%      0.63% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              151      0.05%      0.68% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              140      0.04%      0.72% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              178      0.06%      0.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              131      0.04%      0.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              121      0.04%      0.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              136      0.04%      0.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              117      0.04%      0.94% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              118      0.04%      0.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              108      0.03%      1.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              105      0.03%      1.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              255      0.08%      1.12% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000               95      0.03%      1.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000             100      0.03%      1.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             312578     98.81%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            9288500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 316329                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              11132                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          14557323.392023                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         19347802.675737                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000             15      0.13%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              0      0.00%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              3      0.03%      0.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              2      0.02%      0.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              0      0.00%      0.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              0      0.00%      0.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              0      0.00%      0.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              1      0.01%      0.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              1      0.01%      0.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              1      0.01%      0.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              1      0.01%      0.22% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              1      0.01%      0.22% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              2      0.02%      0.24% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              1      0.01%      0.25% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              1      0.01%      0.26% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              2      0.02%      0.28% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             2      0.02%      0.30% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            11099     99.70%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        215216000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                11132                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 327461                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              494874.577431                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             722341.166214                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     750      0.23%      0.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                 292      0.09%      0.32% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                211      0.06%      0.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000                288      0.09%      0.47% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                217      0.07%      0.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                208      0.06%      0.60% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                197      0.06%      0.66% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000                461      0.14%      0.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                406      0.12%      0.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                194      0.06%      0.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                215      0.07%      1.05% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                177      0.05%      1.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                165      0.05%      1.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                737      0.23%      1.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               3893      1.19%      2.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                147      0.04%      2.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                110      0.03%      2.65% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                262      0.08%      2.73% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                 99      0.03%      2.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               259      0.08%      2.84% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               318173     97.16%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              9288500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   327461                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        16204                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.175265                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.390772                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             13398     82.68%     82.68% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2790     17.22%     99.90% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 7      0.04%     99.94% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 4      0.02%     99.97% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 2      0.01%     99.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 2      0.01%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 1      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         16204                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        16204                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            16204    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        16204                       # Outstanding write transactions
system.Hmon.readTransHist::samples              16204                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             19.518020                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            18.697270                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             7.312476                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                  3585     22.12%     22.12% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                12452     76.85%     98.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                  102      0.63%     99.60% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                   20      0.12%     99.72% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                   10      0.06%     99.78% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                    8      0.05%     99.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                   8      0.05%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                  3      0.02%     99.90% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                  3      0.02%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                  4      0.02%     99.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                  5      0.03%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  4      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                16204                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             16204                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.686744                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.335613                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                 14171     87.45%     87.45% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1605      9.90%     97.36% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   168      1.04%     98.40% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                   116      0.72%     99.11% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    77      0.48%     99.59% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  41      0.25%     99.84% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  15      0.09%     99.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                   5      0.03%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                   4      0.02%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               16204                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    31239407                       # DTB read hits
system.cpu0.dtb.read_misses                      2923                       # DTB read misses
system.cpu0.dtb.write_hits                     432218                       # DTB write hits
system.cpu0.dtb.write_misses                       31                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                31242330                       # DTB read accesses
system.cpu0.dtb.write_accesses                 432249                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         31671625                       # DTB hits
system.cpu0.dtb.misses                           2954                       # DTB misses
system.cpu0.dtb.accesses                     31674579                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   119967003                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               119967003                       # ITB inst accesses
system.cpu0.itb.hits                        119967003                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    119967003                       # DTB accesses
system.cpu0.numCycles                       324100305                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  119782484                       # Number of instructions committed
system.cpu0.committedOps                    120109229                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             89070518                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                     109708                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     20744958                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    89070518                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads          105911055                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          57700374                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           454072665                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           88335706                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     31673230                       # number of memory refs
system.cpu0.num_load_insts                   31240173                       # Number of load instructions
system.cpu0.num_store_insts                    433057                       # Number of store instructions
system.cpu0.num_idle_cycles              39525.577132                       # Number of idle cycles
system.cpu0.num_busy_cycles              324060779.422868                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999878                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000122                       # Percentage of idle cycles
system.cpu0.Branches                         25996358                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 88437488     73.63%     73.63% # Class of executed instruction
system.cpu0.op_class::IntMult                     454      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::MemRead                31240173     26.01%     99.64% # Class of executed instruction
system.cpu0.op_class::MemWrite                 433057      0.36%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 120111175                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      52                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             2019                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          120143563                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2019                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         59506.470035                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        239936025                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       239936025                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    119964984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      119964984                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    119964984                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       119964984                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    119964984                       # number of overall hits
system.cpu0.icache.overall_hits::total      119964984                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         2019                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2019                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         2019                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2019                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         2019                       # number of overall misses
system.cpu0.icache.overall_misses::total         2019                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    136380156                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    136380156                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    136380156                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    136380156                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    136380156                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    136380156                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    119967003                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    119967003                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    119967003                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    119967003                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    119967003                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    119967003                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000017                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000017                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 67548.368499                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67548.368499                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 67548.368499                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67548.368499                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 67548.368499                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67548.368499                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         2019                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2019                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         2019                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2019                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         2019                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2019                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    132155844                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    132155844                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    132155844                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    132155844                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    132155844                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    132155844                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 65456.089153                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65456.089153                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 65456.089153                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65456.089153                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 65456.089153                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65456.089153                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               119                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements             3798                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          249.892138                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           31936212                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             3798                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          8408.691943                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   249.892138                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.976141                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.976141                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         63569933                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        63569933                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     31011908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31011908                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       406851                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        406851                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          233                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          233                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        14373                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        14373                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data          153                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     31418759                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        31418759                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     31418992                       # number of overall hits
system.cpu0.dcache.overall_hits::total       31418992                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       192164                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       192164                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        18278                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        18278                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           51                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           51                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data        20640                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20640                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         6917                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6917                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       210442                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        210442                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       210493                       # number of overall misses
system.cpu0.dcache.overall_misses::total       210493                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   7741974138                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7741974138                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    846542274                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    846542274                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    944648804                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    944648804                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      7530500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7530500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data     30983500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     30983500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   8588516412                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8588516412                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   8588516412                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8588516412                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     31204072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     31204072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       425129                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       425129                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          284                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          284                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        35013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         7070                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7070                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     31629201                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     31629201                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     31629485                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     31629485                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.006158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006158                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.042994                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.042994                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.179577                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.179577                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.589495                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.589495                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.978359                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.978359                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.006653                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006653                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.006655                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006655                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 40288.368987                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40288.368987                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 46314.819674                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46314.819674                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 45767.868411                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45767.868411                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data  1088.694521                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  1088.694521                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 40811.798082                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40811.798082                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 40801.909859                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40801.909859                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          456                       # number of writebacks
system.cpu0.dcache.writebacks::total              456                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           46                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           46                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       192164                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       192164                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        18278                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        18278                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           51                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           51                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data        20594                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20594                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         6916                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6916                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       210442                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       210442                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       210493                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       210493                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   7238222844                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7238222844                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    806747684                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    806747684                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      2234505                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2234505                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data    891044691                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    891044691                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      7176500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7176500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data     17505500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total     17505500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   8044970528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8044970528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   8047205033                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8047205033                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      1306992                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      1306992                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       569000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       569000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      1875992                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1875992                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.006158                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006158                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.042994                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042994                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.179577                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.179577                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.588182                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.588182                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.978218                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.978218                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.006653                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006653                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.006655                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006655                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 37666.903499                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37666.903499                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 44137.634533                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44137.634533                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 43813.823529                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 43813.823529                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 43267.198747                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43267.198747                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data  1037.666281                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  1037.666281                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 38228.920691                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38228.920691                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 38230.273848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38230.273848                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             72785                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    30128621                       # DTB read hits
system.cpu1.dtb.read_misses                     66867                       # DTB read misses
system.cpu1.dtb.write_hits                     746972                       # DTB write hits
system.cpu1.dtb.write_misses                       39                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                30195488                       # DTB read accesses
system.cpu1.dtb.write_accesses                 747011                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         30875593                       # DTB hits
system.cpu1.dtb.misses                          66906                       # DTB misses
system.cpu1.dtb.accesses                     30942499                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   115211033                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               115211033                       # ITB inst accesses
system.cpu1.itb.hits                        115211033                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    115211033                       # DTB accesses
system.cpu1.numCycles                       324094058                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  114352285                       # Number of instructions committed
system.cpu1.committedOps                    114616262                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             85674493                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                      97535                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     19388187                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    85674493                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads          103576918                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          56129302                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           434259332                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           83018270                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     30878688                       # number of memory refs
system.cpu1.num_load_insts                   30129372                       # Number of load instructions
system.cpu1.num_store_insts                    749316                       # Number of store instructions
system.cpu1.num_idle_cycles              42342.754680                       # Number of idle cycles
system.cpu1.num_busy_cycles              324051715.245320                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999869                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000131                       # Percentage of idle cycles
system.cpu1.Branches                         24291550                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 83740525     73.06%     73.06% # Class of executed instruction
system.cpu1.op_class::IntMult                     507      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                16      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.06% # Class of executed instruction
system.cpu1.op_class::MemRead                30129372     26.29%     99.35% # Class of executed instruction
system.cpu1.op_class::MemWrite                 749316      0.65%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 114619736                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      76                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             2668                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          115362216                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2668                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         43239.211394                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        230424734                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       230424734                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    115208365                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      115208365                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    115208365                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       115208365                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    115208365                       # number of overall hits
system.cpu1.icache.overall_hits::total      115208365                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         2668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2668                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         2668                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2668                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         2668                       # number of overall misses
system.cpu1.icache.overall_misses::total         2668                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    114868709                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    114868709                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    114868709                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    114868709                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    114868709                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    114868709                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    115211033                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    115211033                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    115211033                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    115211033                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    115211033                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    115211033                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000023                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000023                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 43054.238756                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43054.238756                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 43054.238756                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43054.238756                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 43054.238756                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43054.238756                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         2668                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2668                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         2668                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2668                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         2668                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2668                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    109167291                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    109167291                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    109167291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    109167291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    109167291                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    109167291                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 40917.275487                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40917.275487                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 40917.275487                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40917.275487                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 40917.275487                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40917.275487                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               229                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            65774                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          254.093129                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           26791884                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            65774                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           407.332441                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   254.093129                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.992551                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992551                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         62019873                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        62019873                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     29854180                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       29854180                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       707944                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        707944                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          134                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          134                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        14520                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14520                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data          497                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          497                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     30562124                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30562124                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     30562258                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30562258                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       246874                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       246874                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        30186                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        30186                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           48                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           48                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data        12820                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        12820                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         8324                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         8324                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       277060                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        277060                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       277108                       # number of overall misses
system.cpu1.dcache.overall_misses::total       277108                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  10912078193                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10912078193                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1400074969                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1400074969                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    678739938                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    678739938                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    127693500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    127693500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data     40721000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     40721000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  12312153162                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12312153162                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  12312153162                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12312153162                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     30101054                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     30101054                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       738130                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       738130                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          182                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          182                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        27340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        27340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         8821                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8821                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     30839184                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30839184                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     30839366                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30839366                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.008202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008202                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.040895                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040895                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.263736                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.263736                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.468910                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.468910                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.943657                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.943657                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.008984                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008984                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.008986                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008986                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 44201.002102                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44201.002102                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 46381.599715                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46381.599715                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 52943.832917                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52943.832917                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 15340.401249                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15340.401249                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 44438.580676                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44438.580676                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 44430.883129                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44430.883129                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2895                       # number of writebacks
system.cpu1.dcache.writebacks::total             2895                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           46                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           46                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       246874                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       246874                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        30186                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        30186                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           48                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           48                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data        12774                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        12774                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         8322                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         8322                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       277060                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       277060                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       277108                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       277108                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  10306436753                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10306436753                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   1339691999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1339691999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      3022500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3022500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data    637765562                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    637765562                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    122651500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    122651500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data     29119000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     29119000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  11646128752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11646128752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  11649151252                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11649151252                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1485473                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1485473                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       537000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       537000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      2022473                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2022473                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.008202                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008202                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.040895                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040895                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.263736                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.263736                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.467228                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.467228                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.943430                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.943430                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.008984                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008984                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.008986                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008986                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 41747.761016                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41747.761016                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 44381.236302                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44381.236302                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 62968.750000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 62968.750000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 49926.848442                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49926.848442                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 14738.223985                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14738.223985                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 42034.681123                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42034.681123                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 42038.307274                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42038.307274                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             59524                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    30406154                       # DTB read hits
system.cpu2.dtb.read_misses                      4224                       # DTB read misses
system.cpu2.dtb.write_hits                     437970                       # DTB write hits
system.cpu2.dtb.write_misses                       30                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                30410378                       # DTB read accesses
system.cpu2.dtb.write_accesses                 438000                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         30844124                       # DTB hits
system.cpu2.dtb.misses                           4254                       # DTB misses
system.cpu2.dtb.accesses                     30848378                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   116764606                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               116764606                       # ITB inst accesses
system.cpu2.itb.hits                        116764606                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                    116764606                       # DTB accesses
system.cpu2.numCycles                       324088436                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  116565864                       # Number of instructions committed
system.cpu2.committedOps                    116890861                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             86703676                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                     109437                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     20178097                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    86703676                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads          103156525                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          56180025                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           441916955                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           85934871                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     30845572                       # number of memory refs
system.cpu2.num_load_insts                   30406800                       # Number of load instructions
system.cpu2.num_store_insts                    438772                       # Number of store instructions
system.cpu2.num_idle_cycles              21204.005474                       # Number of idle cycles
system.cpu2.num_busy_cycles              324067231.994526                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999935                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000065                       # Percentage of idle cycles
system.cpu2.Branches                         25287552                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 86046587     73.61%     73.61% # Class of executed instruction
system.cpu2.op_class::IntMult                     437      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     73.61% # Class of executed instruction
system.cpu2.op_class::MemRead                30406800     26.01%     99.62% # Class of executed instruction
system.cpu2.op_class::MemWrite                 438772      0.38%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 116892599                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      35                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1812                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          116900070                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1812                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         64514.387417                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        233531024                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       233531024                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    116762794                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      116762794                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    116762794                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       116762794                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    116762794                       # number of overall hits
system.cpu2.icache.overall_hits::total      116762794                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1812                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1812                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1812                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1812                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1812                       # number of overall misses
system.cpu2.icache.overall_misses::total         1812                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    147209916                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    147209916                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    147209916                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    147209916                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    147209916                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    147209916                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    116764606                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    116764606                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    116764606                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    116764606                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    116764606                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    116764606                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000016                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000016                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 81241.675497                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 81241.675497                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 81241.675497                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 81241.675497                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 81241.675497                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 81241.675497                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1812                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1812                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1812                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1812                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1812                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1812                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    143257084                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    143257084                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    143257084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    143257084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    143257084                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    143257084                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 79060.200883                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 79060.200883                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 79060.200883                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 79060.200883                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 79060.200883                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 79060.200883                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               174                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements             5219                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          250.007003                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           24380081                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             5219                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          4671.408507                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   250.007003                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.976590                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.976590                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         62040112                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        62040112                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     30053716                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       30053716                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       408269                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        408269                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          125                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          125                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        14326                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        14326                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data          161                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          161                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     30461985                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        30461985                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     30462110                       # number of overall hits
system.cpu2.dcache.overall_hits::total       30462110                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       317293                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       317293                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        22593                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        22593                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           33                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data        20625                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        20625                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         6926                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6926                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       339886                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        339886                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       339919                       # number of overall misses
system.cpu2.dcache.overall_misses::total       339919                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  12265279926                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12265279926                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    796305145                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    796305145                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    944221645                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    944221645                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      9059000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      9059000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data     30997000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     30997000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  13061585071                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13061585071                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  13061585071                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13061585071                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     30371009                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     30371009                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       430862                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430862                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          158                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          158                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        34951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        34951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         7087                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7087                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     30801871                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     30801871                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     30802029                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     30802029                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.010447                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010447                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.052437                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.052437                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.208861                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.208861                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.590112                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.590112                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.977282                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.977282                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.011035                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011035                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.011036                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011036                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 38656.005415                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38656.005415                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 35245.657726                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35245.657726                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 45780.443394                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 45780.443394                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data  1307.969968                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  1307.969968                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 38429.311802                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38429.311802                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 38425.581009                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38425.581009                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          514                       # number of writebacks
system.cpu2.dcache.writebacks::total              514                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           28                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           28                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       317293                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       317293                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        22593                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22593                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           33                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data        20597                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        20597                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         6923                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6923                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       339886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       339886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       339919                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       339919                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  11437295054                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11437295054                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    750443811                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    750443811                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      2139002                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      2139002                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data    891284853                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    891284853                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      8667000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      8667000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data     17543000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     17543000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  12187738865                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  12187738865                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  12189877867                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  12189877867                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      1205988                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1205988                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       552004                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       552004                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      1757992                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1757992                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.010447                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010447                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.052437                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.052437                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.208861                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.208861                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.589311                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.589311                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.976859                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.976859                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.011035                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.011035                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.011036                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.011036                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 36046.477716                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36046.477716                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 33215.766432                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 33215.766432                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 64818.242424                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 64818.242424                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 43272.556829                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43272.556829                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data  1251.913910                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  1251.913910                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 35858.313861                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 35858.313861                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 35861.125348                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 35861.125348                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             55425                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    26472448                       # DTB read hits
system.cpu3.dtb.read_misses                    246974                       # DTB read misses
system.cpu3.dtb.write_hits                    1845892                       # DTB write hits
system.cpu3.dtb.write_misses                       59                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                26719422                       # DTB read accesses
system.cpu3.dtb.write_accesses                1845951                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         28318340                       # DTB hits
system.cpu3.dtb.misses                         247033                       # DTB misses
system.cpu3.dtb.accesses                     28565373                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   100083962                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               100083962                       # ITB inst accesses
system.cpu3.itb.hits                        100083962                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                    100083962                       # DTB accesses
system.cpu3.numCycles                       324088438                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   97222823                       # Number of instructions committed
system.cpu3.committedOps                     97544402                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             75018700                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                     113321                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     15261988                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    75018700                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           96246259                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          50986032                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           372069018                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           66774971                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     28326201                       # number of memory refs
system.cpu3.num_load_insts                   26473365                       # Number of load instructions
system.cpu3.num_store_insts                   1852836                       # Number of store instructions
system.cpu3.num_idle_cycles              37378.240578                       # Number of idle cycles
system.cpu3.num_busy_cycles              324051059.759422                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999885                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000115                       # Percentage of idle cycles
system.cpu3.Branches                         19132683                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 69225907     70.96%     70.96% # Class of executed instruction
system.cpu3.op_class::IntMult                     619      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 8      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     70.96% # Class of executed instruction
system.cpu3.op_class::MemRead                26473365     27.14%     98.10% # Class of executed instruction
system.cpu3.op_class::MemWrite                1852836      1.90%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  97552735                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             3811                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          100188984                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3811                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         26289.421149                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        200171735                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       200171735                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    100080151                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      100080151                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    100080151                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       100080151                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    100080151                       # number of overall hits
system.cpu3.icache.overall_hits::total      100080151                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         3811                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3811                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         3811                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3811                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         3811                       # number of overall misses
system.cpu3.icache.overall_misses::total         3811                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    148392254                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    148392254                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    148392254                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    148392254                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    148392254                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    148392254                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    100083962                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    100083962                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    100083962                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    100083962                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    100083962                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    100083962                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 38937.878247                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 38937.878247                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 38937.878247                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 38937.878247                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 38937.878247                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 38937.878247                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         3811                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3811                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         3811                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3811                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         3811                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3811                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    140397746                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    140397746                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    140397746                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    140397746                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    140397746                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    140397746                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 36840.132774                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 36840.132774                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 36840.132774                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 36840.132774                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 36840.132774                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 36840.132774                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               208                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements           234695                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          254.467905                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           23031769                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           234695                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            98.134894                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   254.467905                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.994015                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.994015                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         57067201                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        57067201                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     26039203                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       26039203                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1737815                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1737815                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          121                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          121                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        19445                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19445                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         1344                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1344                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     27777018                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        27777018                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     27777139                       # number of overall hits
system.cpu3.dcache.overall_hits::total       27777139                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       402891                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       402891                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        95095                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        95095                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           53                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           53                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data        10689                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        10689                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data        11612                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        11612                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       497986                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        497986                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       498039                       # number of overall misses
system.cpu3.dcache.overall_misses::total       498039                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  19393099319                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  19393099319                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   5164447798                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   5164447798                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data    475341671                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    475341671                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    465017500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    465017500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data     15495000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     15495000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  24557547117                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  24557547117                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  24557547117                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  24557547117                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     26442094                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     26442094                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1832910                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1832910                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          174                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          174                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        30134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        30134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        12956                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        12956                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     28275004                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     28275004                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     28275178                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     28275178                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.015237                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015237                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.051882                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.051882                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.304598                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.304598                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.354716                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.354716                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.896264                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.896264                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.017612                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017612                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.017614                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017614                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 48134.853643                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 48134.853643                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 54308.300100                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 54308.300100                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 44470.172233                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 44470.172233                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 40046.288322                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 40046.288322                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 49313.729938                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 49313.729938                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 49308.482101                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 49308.482101                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7024                       # number of writebacks
system.cpu3.dcache.writebacks::total             7024                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           48                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           48                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       402891                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       402891                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        95095                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        95095                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           53                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           53                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data        10641                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        10641                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data        11611                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        11611                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       497986                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       497986                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       498039                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       498039                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  18503884575                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18503884575                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   4969831166                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4969831166                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      3055004                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3055004                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data    445545825                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    445545825                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    446783500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    446783500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data     10507000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     10507000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  23473715741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  23473715741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  23476770745                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  23476770745                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1555977                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1555977                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       568000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       568000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      2123977                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2123977                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.015237                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.015237                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.051882                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.051882                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.304598                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.304598                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.353123                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.353123                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.896187                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.896187                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.017612                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017612                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.017614                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017614                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 45927.768491                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45927.768491                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 52261.750523                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 52261.750523                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 57641.584906                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 57641.584906                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 41870.672399                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41870.672399                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 38479.329946                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 38479.329946                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 47137.300529                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47137.300529                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 47138.418367                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47138.418367                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             35522                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    26763680                       # DTB read hits
system.cpu4.dtb.read_misses                    228786                       # DTB read misses
system.cpu4.dtb.write_hits                    1741241                       # DTB write hits
system.cpu4.dtb.write_misses                       65                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                26992466                       # DTB read accesses
system.cpu4.dtb.write_accesses                1741306                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         28504921                       # DTB hits
system.cpu4.dtb.misses                         228851                       # DTB misses
system.cpu4.dtb.accesses                     28733772                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   101327858                       # ITB inst hits
system.cpu4.itb.inst_misses                        12                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               101327870                       # ITB inst accesses
system.cpu4.itb.hits                        101327858                       # DTB hits
system.cpu4.itb.misses                             12                       # DTB misses
system.cpu4.itb.accesses                    101327870                       # DTB accesses
system.cpu4.numCycles                       324104248                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   98667965                       # Number of instructions committed
system.cpu4.committedOps                     98992090                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             75889781                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     113102                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     15631511                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    75889781                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           96756140                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          51368963                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           377285323                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           68213990                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     28511930                       # number of memory refs
system.cpu4.num_load_insts                   26764483                       # Number of load instructions
system.cpu4.num_store_insts                   1747447                       # Number of store instructions
system.cpu4.num_idle_cycles              51774.126000                       # Number of idle cycles
system.cpu4.num_busy_cycles              324052473.874000                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.999840                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.000160                       # Percentage of idle cycles
system.cpu4.Branches                         19595334                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 70487026     71.20%     71.20% # Class of executed instruction
system.cpu4.op_class::IntMult                     625      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 6      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     71.20% # Class of executed instruction
system.cpu4.op_class::MemRead                26764483     27.03%     98.23% # Class of executed instruction
system.cpu4.op_class::MemWrite                1747447      1.77%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  98999587                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     118                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             4031                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          101366849                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             4031                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         25146.824361                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        202659747                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       202659747                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst    101323827                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      101323827                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst    101323827                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       101323827                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst    101323827                       # number of overall hits
system.cpu4.icache.overall_hits::total      101323827                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         4031                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4031                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         4031                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4031                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         4031                       # number of overall misses
system.cpu4.icache.overall_misses::total         4031                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    150061264                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    150061264                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    150061264                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    150061264                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    150061264                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    150061264                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst    101327858                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    101327858                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst    101327858                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    101327858                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst    101327858                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    101327858                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 37226.808236                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 37226.808236                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 37226.808236                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 37226.808236                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 37226.808236                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 37226.808236                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         4031                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         4031                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         4031                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         4031                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         4031                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         4031                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    141649736                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    141649736                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    141649736                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    141649736                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    141649736                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    141649736                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 35140.098239                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 35140.098239                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 35140.098239                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 35140.098239                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 35140.098239                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 35140.098239                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               264                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements           217900                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          254.381623                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           22953840                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           217900                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           105.341166                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   254.381623                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.993678                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.993678                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         57427910                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        57427910                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     26342862                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       26342862                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1637741                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1637741                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          141                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          141                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        19307                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19307                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         1376                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1376                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     27980603                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        27980603                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     27980744                       # number of overall hits
system.cpu4.dcache.overall_hits::total       27980744                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       389870                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       389870                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        90808                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        90808                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           51                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           51                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data        11405                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        11405                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data        11292                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        11292                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       480678                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        480678                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       480729                       # number of overall misses
system.cpu4.dcache.overall_misses::total       480729                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  18725092817                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  18725092817                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   4920513457                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   4920513457                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data    509832990                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    509832990                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    431382500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    431382500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data     17389500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     17389500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  23645606274                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  23645606274                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  23645606274                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  23645606274                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     26732732                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     26732732                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1728549                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1728549                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        30712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        30712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        12668                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        12668                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     28461281                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     28461281                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     28461473                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     28461473                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.014584                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014584                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.052534                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.052534                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.265625                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.265625                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.371353                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.371353                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.891380                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.891380                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.016889                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.016889                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.016891                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.016891                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 48029.068195                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 48029.068195                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 54185.902751                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 54185.902751                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 44702.585708                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 44702.585708                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 38202.488487                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 38202.488487                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 49192.195761                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 49192.195761                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 49186.977016                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 49186.977016                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6765                       # number of writebacks
system.cpu4.dcache.writebacks::total             6765                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           48                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           48                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       389870                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       389870                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        90808                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        90808                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           51                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           51                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data        11357                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        11357                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data        11292                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        11292                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       480678                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       480678                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       480729                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       480729                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  17860559071                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  17860559071                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   4736280499                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   4736280499                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      3249002                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      3249002                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data    477775008                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    477775008                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    414432500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    414432500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data     11755500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     11755500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  22596839570                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  22596839570                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  22600088572                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  22600088572                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      1495975                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      1495975                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       532000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       532000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      2027975                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      2027975                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.014584                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.014584                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.052534                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.052534                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.265625                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.265625                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.369790                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.369790                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.891380                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.891380                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.016889                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.016889                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.016891                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.016891                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 45811.575836                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 45811.575836                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 52157.084167                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 52157.084167                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 63705.921569                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 63705.921569                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 42068.768865                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42068.768865                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 36701.425788                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 36701.425788                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 47010.346989                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 47010.346989                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 47012.118204                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 47012.118204                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry             36191                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    26485368                       # DTB read hits
system.cpu5.dtb.read_misses                    244463                       # DTB read misses
system.cpu5.dtb.write_hits                    1832001                       # DTB write hits
system.cpu5.dtb.write_misses                       69                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                26729831                       # DTB read accesses
system.cpu5.dtb.write_accesses                1832070                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         28317369                       # DTB hits
system.cpu5.dtb.misses                         244532                       # DTB misses
system.cpu5.dtb.accesses                     28561901                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   100147282                       # ITB inst hits
system.cpu5.itb.inst_misses                        12                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               100147294                       # ITB inst accesses
system.cpu5.itb.hits                        100147282                       # DTB hits
system.cpu5.itb.misses                             12                       # DTB misses
system.cpu5.itb.accesses                    100147294                       # DTB accesses
system.cpu5.numCycles                       324104248                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   97310311                       # Number of instructions committed
system.cpu5.committedOps                     97631923                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             75056251                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                     112862                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     15293946                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    75056251                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           96224114                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          50985624                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           372369790                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           66890663                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     28324967                       # number of memory refs
system.cpu5.num_load_insts                   26486209                       # Number of load instructions
system.cpu5.num_store_insts                   1838758                       # Number of store instructions
system.cpu5.num_idle_cycles              52444.184000                       # Number of idle cycles
system.cpu5.num_busy_cycles              324051803.816000                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999838                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000162                       # Percentage of idle cycles
system.cpu5.Branches                         19171584                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 69314414     70.99%     70.99% # Class of executed instruction
system.cpu5.op_class::IntMult                     601      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     70.99% # Class of executed instruction
system.cpu5.op_class::MemRead                26486209     27.13%     98.12% # Class of executed instruction
system.cpu5.op_class::MemWrite                1838758      1.88%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  97639982                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     162                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             3739                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          100138665                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             3739                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         26782.205135                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        200298303                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       200298303                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst    100143543                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      100143543                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst    100143543                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       100143543                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst    100143543                       # number of overall hits
system.cpu5.icache.overall_hits::total      100143543                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         3739                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         3739                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         3739                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          3739                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         3739                       # number of overall misses
system.cpu5.icache.overall_misses::total         3739                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    150994613                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    150994613                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    150994613                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    150994613                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    150994613                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    150994613                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst    100147282                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    100147282                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst    100147282                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    100147282                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst    100147282                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    100147282                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000037                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000037                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 40383.688954                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 40383.688954                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 40383.688954                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 40383.688954                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 40383.688954                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 40383.688954                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         3739                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         3739                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         3739                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         3739                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         3739                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         3739                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    143065387                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    143065387                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    143065387                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    143065387                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    143065387                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    143065387                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 38263.008024                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 38263.008024                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 38263.008024                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 38263.008024                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 38263.008024                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 38263.008024                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               266                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements           232340                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          254.399944                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           27486814                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           232340                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           118.304270                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   254.399944                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.993750                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.993750                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         57062919                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        57062919                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     26054384                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       26054384                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1723431                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1723431                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          115                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          115                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        19531                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19531                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         1376                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1376                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     27777815                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        27777815                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     27777930                       # number of overall hits
system.cpu5.dcache.overall_hits::total       27777930                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       400412                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       400412                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        95574                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        95574                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           64                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           64                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data        10817                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        10817                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data        11587                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        11587                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       495986                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        495986                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       496050                       # number of overall misses
system.cpu5.dcache.overall_misses::total       496050                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  19436140894                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  19436140894                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   5181873813                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   5181873813                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data    482194535                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    482194535                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    460213499                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    460213499                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data     15984000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     15984000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  24618014707                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  24618014707                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  24618014707                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  24618014707                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     26454796                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     26454796                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1819005                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1819005                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          179                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          179                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        30348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        30348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        12963                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        12963                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     28273801                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     28273801                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     28273980                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     28273980                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.015136                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015136                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.052542                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.052542                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.357542                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.357542                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.356432                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.356432                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.893852                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.893852                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.017542                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017542                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.017544                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017544                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 48540.355669                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 48540.355669                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 54218.446575                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 54218.446575                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 44577.473884                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 44577.473884                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 39718.089152                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 39718.089152                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 49634.495141                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 49634.495141                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 49628.091336                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 49628.091336                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7725                       # number of writebacks
system.cpu5.dcache.writebacks::total             7725                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           59                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           59                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       400412                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       400412                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        95574                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        95574                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           64                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           64                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data        10758                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        10758                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data        11585                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        11585                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       495986                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       495986                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       496050                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       496050                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  18552297012                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  18552297012                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   4988046151                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   4988046151                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      3904003                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      3904003                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data    451269963                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    451269963                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    442168501                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    442168501                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data     10858000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     10858000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  23540343163                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  23540343163                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  23544247166                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  23544247166                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      1477979                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      1477979                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       565000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       565000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      2042979                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      2042979                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.015136                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.015136                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.052542                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.052542                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.357542                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.357542                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.354488                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.354488                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.893697                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.893697                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.017542                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.017542                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.017544                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.017544                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 46333.019520                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 46333.019520                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 52190.409013                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 52190.409013                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 61000.046875                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 61000.046875                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 41947.384551                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41947.384551                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 38167.328528                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 38167.328528                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 47461.708925                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 47461.708925                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 47463.455631                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 47463.455631                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry             35082                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                       299957124                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              299956306.787198                       # Number of idle cycles
system.cpu6.num_busy_cycles                817.212802                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000003                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999997                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          169.024715                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   169.024715                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.660253                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.660253                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          168                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           59                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             59                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          119                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             119                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          121                       # number of overall hits
system.cpu6.dcache.overall_hits::total            121                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            2                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            3                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            3                       # number of overall misses
system.cpu6.dcache.overall_misses::total            3                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data         8000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total         8000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data         4000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total         4000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        12000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        12000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        12000                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        12000                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data         4000                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total         4000                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data         4000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data         4000                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total         4000                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data         4000                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total         4000                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            3                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data         4000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total         4000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data         2000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total         2000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data         6000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total         6000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data         6000                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total         6000                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data         2000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total         2000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data         2000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total         2000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data         2000                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total         2000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data         2000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total         2000                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4562                       # DTB read hits
system.cpu7.dtb.read_misses                         5                       # DTB read misses
system.cpu7.dtb.write_hits                       3433                       # DTB write hits
system.cpu7.dtb.write_misses                        1                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4567                       # DTB read accesses
system.cpu7.dtb.write_accesses                   3434                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             7995                       # DTB hits
system.cpu7.dtb.misses                              6                       # DTB misses
system.cpu7.dtb.accesses                         8001                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       21770                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   21770                       # ITB inst accesses
system.cpu7.itb.hits                            21770                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        21770                       # DTB accesses
system.cpu7.numCycles                       324104497                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      21236                       # Number of instructions committed
system.cpu7.committedOps                        25252                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                22446                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1177                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         3008                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       22446                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              38706                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             15566                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               91211                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              10226                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         8475                       # number of memory refs
system.cpu7.num_load_insts                       4706                       # Number of load instructions
system.cpu7.num_store_insts                      3769                       # Number of store instructions
system.cpu7.num_idle_cycles              323965037.258858                       # Number of idle cycles
system.cpu7.num_busy_cycles              139459.741142                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000430                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999570                       # Percentage of idle cycles
system.cpu7.Branches                             4263                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    17262     66.92%     66.92% # Class of executed instruction
system.cpu7.op_class::IntMult                      53      0.21%     67.12% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     67.12% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.02%     67.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     67.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     67.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     67.15% # Class of executed instruction
system.cpu7.op_class::MemRead                    4706     18.24%     85.39% # Class of executed instruction
system.cpu7.op_class::MemWrite                   3769     14.61%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     25796                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              388                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              32126                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              388                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            82.798969                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            43928                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           43928                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        21382                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          21382                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        21382                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           21382                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        21382                       # number of overall hits
system.cpu7.icache.overall_hits::total          21382                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          388                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          388                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          388                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           388                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          388                       # number of overall misses
system.cpu7.icache.overall_misses::total          388                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     20125493                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     20125493                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     20125493                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     20125493                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     20125493                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     20125493                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        21770                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        21770                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        21770                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        21770                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        21770                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        21770                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.017823                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.017823                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.017823                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.017823                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.017823                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.017823                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 51869.827320                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 51869.827320                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 51869.827320                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 51869.827320                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 51869.827320                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 51869.827320                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          388                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          388                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          388                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     19343507                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     19343507                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     19343507                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     19343507                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     19343507                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     19343507                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.017823                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.017823                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.017823                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.017823                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.017823                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.017823                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 49854.399485                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 49854.399485                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 49854.399485                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 49854.399485                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 49854.399485                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 49854.399485                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                48                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              152                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          217.463455                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            1901066                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              152                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs         12507.013158                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   217.463455                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.849467                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.849467                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          224                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            16194                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           16194                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         4198                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4198                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         3271                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3271                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           55                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           55                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           97                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           91                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         7469                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            7469                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         7524                       # number of overall hits
system.cpu7.dcache.overall_hits::total           7524                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          186                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          186                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           50                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            9                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           13                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           18                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          236                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           236                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          245                       # number of overall misses
system.cpu7.dcache.overall_misses::total          245                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      6263498                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      6263498                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1422500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1422500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       247000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       247000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       417000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       417000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      7685998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      7685998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      7685998                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      7685998                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         4384                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4384                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         3321                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3321                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           64                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           64                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          109                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          109                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         7705                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         7705                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         7769                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         7769                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.042427                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.042427                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.015056                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.015056                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.140625                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.140625                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.118182                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.118182                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.165138                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.165138                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.030629                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030629                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.031536                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.031536                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 33674.720430                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 33674.720430                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data        28450                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total        28450                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data        19000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        19000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 23166.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 23166.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 32567.788136                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 32567.788136                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 31371.420408                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 31371.420408                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           83                       # number of writebacks
system.cpu7.dcache.writebacks::total               83                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          186                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          186                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           50                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           18                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          236                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          245                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          245                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      5889502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      5889502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1322500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1322500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       109000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       109000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       131000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       131000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       381000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       381000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      7212002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      7212002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      7321002                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      7321002                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       140000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       140000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       109000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       109000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       249000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       249000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.042427                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.042427                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.015056                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.015056                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.140625                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.140625                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.036364                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.036364                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.165138                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.165138                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.030629                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.030629                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.031536                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.031536                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 31663.989247                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 31663.989247                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data        26450                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        26450                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 12111.111111                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 12111.111111                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data        32750                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total        32750                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 21166.666667                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 21166.666667                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 30559.330508                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 30559.330508                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 29881.640816                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 29881.640816                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                54                       # Number of times sendTimingReq failed
sim_ticks.pim 162052124000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -846932889.600000
system.mem_ctrls.total_actEnergy                       1020701606.400000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -571343616.000000
system.mem_ctrls.total_preEnergy                       688568544.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -4457004364.799998
system.mem_ctrls.total_readEnergy                       5542690982.399998
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -702629406.720000
system.mem_ctrls.total_writeEnergy                       739559393.280000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -817804839321.598755
system.mem_ctrls.total_refreshEnergy                       906194597806.078491
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -252072296945.279999
system.mem_ctrls.total_actBackEnergy                       279400297838.400024
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -11293908422112.000000
system.mem_ctrls.total_preBackEnergy                       12514500152304.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.162052
system.cpu.totalNumCycles                       2568641354.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       624166012.933920
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       487436207.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       256.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       133479382.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       171505176.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       7064021.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       643923249.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       601910291.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       323366134.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       256.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       657174.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       487436207.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       256.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       653523825.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       24.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       653523801.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       18468.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       171310202.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6977967.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       179334631.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       794536.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1949692.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       352585.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       5745093
system.mem_ctrls.total_reads                       272322.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       11131.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       287322.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1902333.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       74294.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       271129.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
