// Seed: 1811055174
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  uwire id_3,
    output wand  id_4,
    input  tri1  id_5,
    output tri1  id_6,
    input  tri   id_7,
    output tri0  id_8
);
  wire id_10;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri0 id_2,
    inout  wire id_3
);
  wire id_5;
  assign id_3 = 1;
  assign id_5 = id_3 == 1 - 1 && 1'h0;
  module_0(
      id_3, id_3, id_2, id_3, id_3, id_1, id_2, id_0, id_3
  );
  always @(*) begin
    disable id_6;
  end
endmodule
