
---------- Begin Simulation Statistics ----------
final_tick                               340069655000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217971                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701956                       # Number of bytes of host memory used
host_op_rate                                   401458                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   458.78                       # Real time elapsed on the host
host_tick_rate                              741253984                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184179363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.340070                       # Number of seconds simulated
sim_ticks                                340069655000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.958337                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561372                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565774                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1366                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562279                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             149                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              133                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570318                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2670                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184179363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.801393                       # CPI: cycles per instruction
system.cpu.discardedOps                          3932                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44891409                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086219                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169218                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       461556807                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147029                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        680139310                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640740     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114661      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                2      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082333      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84341627     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184179363                       # Class of committed instruction
system.cpu.tickCycles                       218582503                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2627978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5260272                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2631687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5264114                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            322                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                548                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2627681                       # Transaction distribution
system.membus.trans_dist::CleanEvict              289                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631754                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631754                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           548                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7892574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7892574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673277824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673277824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632302                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632302    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632302                       # Request fanout histogram
system.membus.respLayer1.occupancy        24390251000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26282292500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5258966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             803                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631764                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631764                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           438                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          225                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7895455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7896541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        82944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673699072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673782016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2628292                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336343168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5260719                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000072                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008476                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5260341     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    378      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5260719                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7895047000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6579976492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1095499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   60                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   56                       # number of demand (read+write) hits
system.l2.demand_hits::total                      116                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  60                       # number of overall hits
system.l2.overall_hits::.cpu.data                  56                       # number of overall hits
system.l2.overall_hits::total                     116                       # number of overall hits
system.l2.demand_misses::.cpu.inst                378                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631933                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632311                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               378                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631933                       # number of overall misses
system.l2.overall_misses::total               2632311                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33611000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 241201487000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241235098000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33611000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 241201487000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241235098000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              438                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2631989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2632427                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             438                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2631989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2632427                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.863014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999979                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999956                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.863014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999979                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999956                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88917.989418                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91644.235245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91643.843756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88917.989418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91644.235245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91643.843756                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2627681                       # number of writebacks
system.l2.writebacks::total                   2627681                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632302                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29755500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 214881597000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 214911352500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29755500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 214881597000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 214911352500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.860731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999953                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.860731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999953                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78927.055703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81644.270638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81643.881477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78927.055703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81644.270638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81643.881477                       # average overall mshr miss latency
system.l2.replacements                        2628292                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2631285                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2631285                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2631285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2631285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          206                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              206                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          206                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          206                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631754                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631754                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 241183937000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  241183937000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91643.799914                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91643.799914                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 214866397000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 214866397000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81643.799914                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81643.799914                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             60                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 60                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33611000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33611000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.863014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.863014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88917.989418                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88917.989418                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29755500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29755500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.860731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.860731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78927.055703                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78927.055703                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17550000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17550000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.795556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.795556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98044.692737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98044.692737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15200000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15200000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.760000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.760000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88888.888889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88888.888889                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4069.832120                       # Cycle average of tags in use
system.l2.tags.total_refs                     5264049                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632388                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999724                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.102024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.296665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4067.433432                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.993026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993611                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          702                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3315                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44744852                       # Number of tag accesses
system.l2.tags.data_accesses                 44744852                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          48256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336886400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336934656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        48256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336343168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336343168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2631925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2632302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2627681                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2627681                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            141900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         990639403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             990781303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       141900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           141900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      989041989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            989041989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      989041989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           141900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        990639403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1979823292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5255362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000119677500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328451                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328451                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10274320                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4940323                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632302                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2627681                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255362                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328404                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 102973728000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26323020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            201685053000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19559.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38309.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4858146                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4880649                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264604                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255362                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 269922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  58531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       781150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    861.903972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   756.384393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.393786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2462      0.32%      0.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        76968      9.85%     10.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25844      3.31%     13.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15034      1.92%     15.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12642      1.62%     17.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12855      1.65%     18.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55270      7.08%     25.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36283      4.64%     30.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       543792     69.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       781150                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       328451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.028577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.003981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.798315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        328450    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328451                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.034501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328404     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328451                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336934656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336341952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336934656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336343168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       990.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       989.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    990.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    989.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  340069631000                       # Total gap between requests
system.mem_ctrls.avgGap                      64652.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        48256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336886400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336341952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 141900.340975733328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 990639402.977604627609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 989038413.321529626846                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5255362                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26558500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 201658494500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8297586954250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35223.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38310.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1578880.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2787984360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1481848830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18789566880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13713441120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26844402000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82473658530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      61135245600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       207226147320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        609.363830                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 156083373250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11355500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 172630781750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2789440920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1482615420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18799705680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13719449340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26844402000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      82495063740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61117220160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       207247897260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        609.427787                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 156035178500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11355500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 172678976500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    340069655000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31784483                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31784483                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31784483                       # number of overall hits
system.cpu.icache.overall_hits::total        31784483                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          438                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            438                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          438                       # number of overall misses
system.cpu.icache.overall_misses::total           438                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35405500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35405500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35405500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35405500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31784921                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31784921                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31784921                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31784921                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80834.474886                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80834.474886                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80834.474886                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80834.474886                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.icache.writebacks::total               210                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          438                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          438                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34967500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34967500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34967500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34967500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79834.474886                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79834.474886                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79834.474886                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79834.474886                       # average overall mshr miss latency
system.cpu.icache.replacements                    210                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31784483                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31784483                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          438                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           438                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35405500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35405500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31784921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31784921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80834.474886                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80834.474886                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34967500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34967500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79834.474886                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79834.474886                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           210.580990                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31784921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               438                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          72568.312785                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   210.580990                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.822582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.822582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63570280                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63570280                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81122545                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81122545                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81122579                       # number of overall hits
system.cpu.dcache.overall_hits::total        81122579                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262370                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262370                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262383                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262383                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 499362082000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 499362082000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 499362082000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 499362082000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86384915                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86384915                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86384962                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86384962                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94893.001062                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94893.001062                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94892.766642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94892.766642                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2631285                       # number of writebacks
system.cpu.dcache.writebacks::total           2631285                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630390                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630390                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630390                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630390                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2631980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2631980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2631988                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2631988                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 245149205500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245149205500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 245150051500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 245150051500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93142.503173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93142.503173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93142.541493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93142.541493                       # average overall mshr miss latency
system.cpu.dcache.replacements                2631477                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18990000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18990000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043635                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043635                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81153.846154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81153.846154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17516500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17516500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81094.907407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81094.907407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79079144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79079144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5262136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5262136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 499343092000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 499343092000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84341280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84341280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94893.612024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94893.612024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630372                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630372                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 245131689000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 245131689000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93143.491970                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93143.491970                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.276596                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.276596                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       846000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       846000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.170213                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.170213                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       105750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       105750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.794003                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83754667                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2631989                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.821815                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.794003                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999598                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999598                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175402113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175402113                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 340069655000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
