--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.388ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.612ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.694ns (Tcl)
  Physical resource: vga/clk_div/clk_out1/CLK
  Logical resource: vga/clk_div/clk_out/CK
  Location pin: SLICE_X15Y8.CLK
  Clock network: clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 38.612ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.694ns (Tch)
  Physical resource: vga/clk_div/clk_out1/CLK
  Logical resource: vga/clk_div/clk_out/CK
  Location pin: SLICE_X15Y8.CLK
  Clock network: clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 38.612ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.388ns (720.461MHz) (Tcp)
  Physical resource: vga/clk_div/clk_out1/CLK
  Logical resource: vga/clk_div/clk_out/CK
  Location pin: SLICE_X15Y8.CLK
  Clock network: clk_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_25MHz = PERIOD TIMEGRP "vga/clk_div/clk_out1" 25 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19054 paths analyzed, 321 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.010ns.
--------------------------------------------------------------------------------

Paths for end point collision (SLICE_X26Y31.CE), 2376 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_0_1 (FF)
  Destination:          collision (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.002ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.024 - 0.027)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_0_1 to collision
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y8.YQ       Tcko                  0.567   vga/CurrentY_0_1
                                                       vga/CurrentY_0_1
    SLICE_X1Y12.F1       net (fanout=34)       2.794   vga/CurrentY_0_1
    SLICE_X1Y12.COUT     Topcyf                1.011   Mcompar_color_cmp_ge0008_cy<1>
                                                       Mcompar_color_cmp_ge0008_lut<0>
                                                       Mcompar_color_cmp_ge0008_cy<0>
                                                       Mcompar_color_cmp_ge0008_cy<1>
    SLICE_X1Y13.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<1>
    SLICE_X1Y13.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<3>
                                                       Mcompar_color_cmp_ge0008_cy<2>
                                                       Mcompar_color_cmp_ge0008_cy<3>
    SLICE_X1Y14.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<3>
    SLICE_X1Y14.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<5>
                                                       Mcompar_color_cmp_ge0008_cy<4>
                                                       Mcompar_color_cmp_ge0008_cy<5>
    SLICE_X1Y15.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<5>
    SLICE_X1Y15.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<7>
                                                       Mcompar_color_cmp_ge0008_cy<6>
                                                       Mcompar_color_cmp_ge0008_cy<7>
    SLICE_X1Y16.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<7>
    SLICE_X1Y16.COUT     Tbyp                  0.103   color_cmp_ge0008
                                                       Mcompar_color_cmp_ge0008_cy<8>
                                                       Mcompar_color_cmp_ge0008_cy<9>
    SLICE_X16Y17.F1      net (fanout=3)        1.588   color_cmp_ge0008
    SLICE_X16Y17.X       Tilo                  0.660   color_and0000183
                                                       color_and0000183
    SLICE_X19Y18.F1      net (fanout=1)        0.673   color_and0000183
    SLICE_X19Y18.X       Tilo                  0.612   color_and0000196
                                                       color_and0000196
    SLICE_X22Y20.F2      net (fanout=1)        0.573   color_and0000196
    SLICE_X22Y20.X       Tilo                  0.660   color_and0000216
                                                       color_and0000216
    SLICE_X22Y22.F3      net (fanout=1)        0.273   color_and0000216
    SLICE_X22Y22.X       Tilo                  0.660   color_and0000
                                                       color_and0000242
    SLICE_X27Y31.F2      net (fanout=7)        0.919   color_and0000
    SLICE_X27Y31.X       Tilo                  0.612   collision_not0001
                                                       collision_not00011
    SLICE_X26Y31.CE      net (fanout=1)        0.505   collision_not0001
    SLICE_X26Y31.CLK     Tceck                 0.483   collision
                                                       collision
    -------------------------------------------------  ---------------------------
    Total                                     13.002ns (5.677ns logic, 7.325ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_0_1 (FF)
  Destination:          collision (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.821ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.024 - 0.027)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_0_1 to collision
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y8.YQ       Tcko                  0.567   vga/CurrentY_0_1
                                                       vga/CurrentY_0_1
    SLICE_X1Y12.F1       net (fanout=34)       2.794   vga/CurrentY_0_1
    SLICE_X1Y12.COUT     Topcyf                0.830   Mcompar_color_cmp_ge0008_cy<1>
                                                       Mcompar_color_cmp_ge0008_cy<0>
                                                       Mcompar_color_cmp_ge0008_cy<1>
    SLICE_X1Y13.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<1>
    SLICE_X1Y13.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<3>
                                                       Mcompar_color_cmp_ge0008_cy<2>
                                                       Mcompar_color_cmp_ge0008_cy<3>
    SLICE_X1Y14.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<3>
    SLICE_X1Y14.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<5>
                                                       Mcompar_color_cmp_ge0008_cy<4>
                                                       Mcompar_color_cmp_ge0008_cy<5>
    SLICE_X1Y15.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<5>
    SLICE_X1Y15.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<7>
                                                       Mcompar_color_cmp_ge0008_cy<6>
                                                       Mcompar_color_cmp_ge0008_cy<7>
    SLICE_X1Y16.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<7>
    SLICE_X1Y16.COUT     Tbyp                  0.103   color_cmp_ge0008
                                                       Mcompar_color_cmp_ge0008_cy<8>
                                                       Mcompar_color_cmp_ge0008_cy<9>
    SLICE_X16Y17.F1      net (fanout=3)        1.588   color_cmp_ge0008
    SLICE_X16Y17.X       Tilo                  0.660   color_and0000183
                                                       color_and0000183
    SLICE_X19Y18.F1      net (fanout=1)        0.673   color_and0000183
    SLICE_X19Y18.X       Tilo                  0.612   color_and0000196
                                                       color_and0000196
    SLICE_X22Y20.F2      net (fanout=1)        0.573   color_and0000196
    SLICE_X22Y20.X       Tilo                  0.660   color_and0000216
                                                       color_and0000216
    SLICE_X22Y22.F3      net (fanout=1)        0.273   color_and0000216
    SLICE_X22Y22.X       Tilo                  0.660   color_and0000
                                                       color_and0000242
    SLICE_X27Y31.F2      net (fanout=7)        0.919   color_and0000
    SLICE_X27Y31.X       Tilo                  0.612   collision_not0001
                                                       collision_not00011
    SLICE_X26Y31.CE      net (fanout=1)        0.505   collision_not0001
    SLICE_X26Y31.CLK     Tceck                 0.483   collision
                                                       collision
    -------------------------------------------------  ---------------------------
    Total                                     12.821ns (5.496ns logic, 7.325ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_7 (FF)
  Destination:          collision (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.805ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_7 to collision
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.XQ      Tcko                  0.515   vga/CurrentY<7>
                                                       vga/CurrentY_7
    SLICE_X3Y3.G3        net (fanout=41)       2.903   vga/CurrentY<7>
    SLICE_X3Y3.COUT      Topcyg                0.871   Mcompar_color_cmp_le0000_cy<7>
                                                       Mcompar_color_cmp_le0000_lut<7>
                                                       Mcompar_color_cmp_le0000_cy<7>
    SLICE_X3Y4.CIN       net (fanout=1)        0.000   Mcompar_color_cmp_le0000_cy<7>
    SLICE_X3Y4.COUT      Tbyp                  0.103   color_cmp_le0000
                                                       Mcompar_color_cmp_le0000_cy<8>
                                                       Mcompar_color_cmp_le0000_cy<9>
    SLICE_X19Y21.G1      net (fanout=4)        2.222   color_cmp_le0000
    SLICE_X19Y21.Y       Tilo                  0.612   color_and000012
                                                       color_and00011
    SLICE_X19Y21.F4      net (fanout=1)        0.020   color_and00011/O
    SLICE_X19Y21.X       Tilo                  0.612   color_and000012
                                                       color_and000012
    SLICE_X22Y18.F3      net (fanout=1)        0.785   color_and000012
    SLICE_X22Y18.X       Tilo                  0.660   color_and0000120
                                                       color_and0000120
    SLICE_X22Y22.F1      net (fanout=1)        0.323   color_and0000120
    SLICE_X22Y22.X       Tilo                  0.660   color_and0000
                                                       color_and0000242
    SLICE_X27Y31.F2      net (fanout=7)        0.919   color_and0000
    SLICE_X27Y31.X       Tilo                  0.612   collision_not0001
                                                       collision_not00011
    SLICE_X26Y31.CE      net (fanout=1)        0.505   collision_not0001
    SLICE_X26Y31.CLK     Tceck                 0.483   collision
                                                       collision
    -------------------------------------------------  ---------------------------
    Total                                     12.805ns (5.128ns logic, 7.677ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point color_2 (SLICE_X27Y29.BY), 1203 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_0_1 (FF)
  Destination:          color_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.590ns (Levels of Logic = 9)
  Clock Path Skew:      -0.005ns (0.022 - 0.027)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_0_1 to color_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y8.YQ       Tcko                  0.567   vga/CurrentY_0_1
                                                       vga/CurrentY_0_1
    SLICE_X1Y12.F1       net (fanout=34)       2.794   vga/CurrentY_0_1
    SLICE_X1Y12.COUT     Topcyf                1.011   Mcompar_color_cmp_ge0008_cy<1>
                                                       Mcompar_color_cmp_ge0008_lut<0>
                                                       Mcompar_color_cmp_ge0008_cy<0>
                                                       Mcompar_color_cmp_ge0008_cy<1>
    SLICE_X1Y13.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<1>
    SLICE_X1Y13.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<3>
                                                       Mcompar_color_cmp_ge0008_cy<2>
                                                       Mcompar_color_cmp_ge0008_cy<3>
    SLICE_X1Y14.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<3>
    SLICE_X1Y14.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<5>
                                                       Mcompar_color_cmp_ge0008_cy<4>
                                                       Mcompar_color_cmp_ge0008_cy<5>
    SLICE_X1Y15.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<5>
    SLICE_X1Y15.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<7>
                                                       Mcompar_color_cmp_ge0008_cy<6>
                                                       Mcompar_color_cmp_ge0008_cy<7>
    SLICE_X1Y16.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<7>
    SLICE_X1Y16.COUT     Tbyp                  0.103   color_cmp_ge0008
                                                       Mcompar_color_cmp_ge0008_cy<8>
                                                       Mcompar_color_cmp_ge0008_cy<9>
    SLICE_X16Y17.F1      net (fanout=3)        1.588   color_cmp_ge0008
    SLICE_X16Y17.X       Tilo                  0.660   color_and0000183
                                                       color_and0000183
    SLICE_X19Y18.F1      net (fanout=1)        0.673   color_and0000183
    SLICE_X19Y18.X       Tilo                  0.612   color_and0000196
                                                       color_and0000196
    SLICE_X22Y20.F2      net (fanout=1)        0.573   color_and0000196
    SLICE_X22Y20.X       Tilo                  0.660   color_and0000216
                                                       color_and0000216
    SLICE_X22Y22.F3      net (fanout=1)        0.273   color_and0000216
    SLICE_X22Y22.X       Tilo                  0.660   color_and0000
                                                       color_and0000242
    SLICE_X27Y29.BY      net (fanout=7)        1.154   color_and0000
    SLICE_X27Y29.CLK     Tsrck                 0.953   color<2>
                                                       color_2
    -------------------------------------------------  ---------------------------
    Total                                     12.590ns (5.535ns logic, 7.055ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_0_1 (FF)
  Destination:          color_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.409ns (Levels of Logic = 9)
  Clock Path Skew:      -0.005ns (0.022 - 0.027)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_0_1 to color_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y8.YQ       Tcko                  0.567   vga/CurrentY_0_1
                                                       vga/CurrentY_0_1
    SLICE_X1Y12.F1       net (fanout=34)       2.794   vga/CurrentY_0_1
    SLICE_X1Y12.COUT     Topcyf                0.830   Mcompar_color_cmp_ge0008_cy<1>
                                                       Mcompar_color_cmp_ge0008_cy<0>
                                                       Mcompar_color_cmp_ge0008_cy<1>
    SLICE_X1Y13.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<1>
    SLICE_X1Y13.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<3>
                                                       Mcompar_color_cmp_ge0008_cy<2>
                                                       Mcompar_color_cmp_ge0008_cy<3>
    SLICE_X1Y14.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<3>
    SLICE_X1Y14.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<5>
                                                       Mcompar_color_cmp_ge0008_cy<4>
                                                       Mcompar_color_cmp_ge0008_cy<5>
    SLICE_X1Y15.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<5>
    SLICE_X1Y15.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<7>
                                                       Mcompar_color_cmp_ge0008_cy<6>
                                                       Mcompar_color_cmp_ge0008_cy<7>
    SLICE_X1Y16.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<7>
    SLICE_X1Y16.COUT     Tbyp                  0.103   color_cmp_ge0008
                                                       Mcompar_color_cmp_ge0008_cy<8>
                                                       Mcompar_color_cmp_ge0008_cy<9>
    SLICE_X16Y17.F1      net (fanout=3)        1.588   color_cmp_ge0008
    SLICE_X16Y17.X       Tilo                  0.660   color_and0000183
                                                       color_and0000183
    SLICE_X19Y18.F1      net (fanout=1)        0.673   color_and0000183
    SLICE_X19Y18.X       Tilo                  0.612   color_and0000196
                                                       color_and0000196
    SLICE_X22Y20.F2      net (fanout=1)        0.573   color_and0000196
    SLICE_X22Y20.X       Tilo                  0.660   color_and0000216
                                                       color_and0000216
    SLICE_X22Y22.F3      net (fanout=1)        0.273   color_and0000216
    SLICE_X22Y22.X       Tilo                  0.660   color_and0000
                                                       color_and0000242
    SLICE_X27Y29.BY      net (fanout=7)        1.154   color_and0000
    SLICE_X27Y29.CLK     Tsrck                 0.953   color<2>
                                                       color_2
    -------------------------------------------------  ---------------------------
    Total                                     12.409ns (5.354ns logic, 7.055ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_7 (FF)
  Destination:          color_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.393ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_7 to color_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.XQ      Tcko                  0.515   vga/CurrentY<7>
                                                       vga/CurrentY_7
    SLICE_X3Y3.G3        net (fanout=41)       2.903   vga/CurrentY<7>
    SLICE_X3Y3.COUT      Topcyg                0.871   Mcompar_color_cmp_le0000_cy<7>
                                                       Mcompar_color_cmp_le0000_lut<7>
                                                       Mcompar_color_cmp_le0000_cy<7>
    SLICE_X3Y4.CIN       net (fanout=1)        0.000   Mcompar_color_cmp_le0000_cy<7>
    SLICE_X3Y4.COUT      Tbyp                  0.103   color_cmp_le0000
                                                       Mcompar_color_cmp_le0000_cy<8>
                                                       Mcompar_color_cmp_le0000_cy<9>
    SLICE_X19Y21.G1      net (fanout=4)        2.222   color_cmp_le0000
    SLICE_X19Y21.Y       Tilo                  0.612   color_and000012
                                                       color_and00011
    SLICE_X19Y21.F4      net (fanout=1)        0.020   color_and00011/O
    SLICE_X19Y21.X       Tilo                  0.612   color_and000012
                                                       color_and000012
    SLICE_X22Y18.F3      net (fanout=1)        0.785   color_and000012
    SLICE_X22Y18.X       Tilo                  0.660   color_and0000120
                                                       color_and0000120
    SLICE_X22Y22.F1      net (fanout=1)        0.323   color_and0000120
    SLICE_X22Y22.X       Tilo                  0.660   color_and0000
                                                       color_and0000242
    SLICE_X27Y29.BY      net (fanout=7)        1.154   color_and0000
    SLICE_X27Y29.CLK     Tsrck                 0.953   color<2>
                                                       color_2
    -------------------------------------------------  ---------------------------
    Total                                     12.393ns (4.986ns logic, 7.407ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point color_3 (SLICE_X27Y30.BY), 1203 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_0_1 (FF)
  Destination:          color_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.370ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.024 - 0.027)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_0_1 to color_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y8.YQ       Tcko                  0.567   vga/CurrentY_0_1
                                                       vga/CurrentY_0_1
    SLICE_X1Y12.F1       net (fanout=34)       2.794   vga/CurrentY_0_1
    SLICE_X1Y12.COUT     Topcyf                1.011   Mcompar_color_cmp_ge0008_cy<1>
                                                       Mcompar_color_cmp_ge0008_lut<0>
                                                       Mcompar_color_cmp_ge0008_cy<0>
                                                       Mcompar_color_cmp_ge0008_cy<1>
    SLICE_X1Y13.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<1>
    SLICE_X1Y13.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<3>
                                                       Mcompar_color_cmp_ge0008_cy<2>
                                                       Mcompar_color_cmp_ge0008_cy<3>
    SLICE_X1Y14.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<3>
    SLICE_X1Y14.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<5>
                                                       Mcompar_color_cmp_ge0008_cy<4>
                                                       Mcompar_color_cmp_ge0008_cy<5>
    SLICE_X1Y15.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<5>
    SLICE_X1Y15.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<7>
                                                       Mcompar_color_cmp_ge0008_cy<6>
                                                       Mcompar_color_cmp_ge0008_cy<7>
    SLICE_X1Y16.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<7>
    SLICE_X1Y16.COUT     Tbyp                  0.103   color_cmp_ge0008
                                                       Mcompar_color_cmp_ge0008_cy<8>
                                                       Mcompar_color_cmp_ge0008_cy<9>
    SLICE_X16Y17.F1      net (fanout=3)        1.588   color_cmp_ge0008
    SLICE_X16Y17.X       Tilo                  0.660   color_and0000183
                                                       color_and0000183
    SLICE_X19Y18.F1      net (fanout=1)        0.673   color_and0000183
    SLICE_X19Y18.X       Tilo                  0.612   color_and0000196
                                                       color_and0000196
    SLICE_X22Y20.F2      net (fanout=1)        0.573   color_and0000196
    SLICE_X22Y20.X       Tilo                  0.660   color_and0000216
                                                       color_and0000216
    SLICE_X22Y22.F3      net (fanout=1)        0.273   color_and0000216
    SLICE_X22Y22.X       Tilo                  0.660   color_and0000
                                                       color_and0000242
    SLICE_X27Y30.BY      net (fanout=7)        0.934   color_and0000
    SLICE_X27Y30.CLK     Tsrck                 0.953   color<3>
                                                       color_3
    -------------------------------------------------  ---------------------------
    Total                                     12.370ns (5.535ns logic, 6.835ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_0_1 (FF)
  Destination:          color_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.189ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.024 - 0.027)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_0_1 to color_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y8.YQ       Tcko                  0.567   vga/CurrentY_0_1
                                                       vga/CurrentY_0_1
    SLICE_X1Y12.F1       net (fanout=34)       2.794   vga/CurrentY_0_1
    SLICE_X1Y12.COUT     Topcyf                0.830   Mcompar_color_cmp_ge0008_cy<1>
                                                       Mcompar_color_cmp_ge0008_cy<0>
                                                       Mcompar_color_cmp_ge0008_cy<1>
    SLICE_X1Y13.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<1>
    SLICE_X1Y13.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<3>
                                                       Mcompar_color_cmp_ge0008_cy<2>
                                                       Mcompar_color_cmp_ge0008_cy<3>
    SLICE_X1Y14.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<3>
    SLICE_X1Y14.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<5>
                                                       Mcompar_color_cmp_ge0008_cy<4>
                                                       Mcompar_color_cmp_ge0008_cy<5>
    SLICE_X1Y15.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<5>
    SLICE_X1Y15.COUT     Tbyp                  0.103   Mcompar_color_cmp_ge0008_cy<7>
                                                       Mcompar_color_cmp_ge0008_cy<6>
                                                       Mcompar_color_cmp_ge0008_cy<7>
    SLICE_X1Y16.CIN      net (fanout=1)        0.000   Mcompar_color_cmp_ge0008_cy<7>
    SLICE_X1Y16.COUT     Tbyp                  0.103   color_cmp_ge0008
                                                       Mcompar_color_cmp_ge0008_cy<8>
                                                       Mcompar_color_cmp_ge0008_cy<9>
    SLICE_X16Y17.F1      net (fanout=3)        1.588   color_cmp_ge0008
    SLICE_X16Y17.X       Tilo                  0.660   color_and0000183
                                                       color_and0000183
    SLICE_X19Y18.F1      net (fanout=1)        0.673   color_and0000183
    SLICE_X19Y18.X       Tilo                  0.612   color_and0000196
                                                       color_and0000196
    SLICE_X22Y20.F2      net (fanout=1)        0.573   color_and0000196
    SLICE_X22Y20.X       Tilo                  0.660   color_and0000216
                                                       color_and0000216
    SLICE_X22Y22.F3      net (fanout=1)        0.273   color_and0000216
    SLICE_X22Y22.X       Tilo                  0.660   color_and0000
                                                       color_and0000242
    SLICE_X27Y30.BY      net (fanout=7)        0.934   color_and0000
    SLICE_X27Y30.CLK     Tsrck                 0.953   color<3>
                                                       color_3
    -------------------------------------------------  ---------------------------
    Total                                     12.189ns (5.354ns logic, 6.835ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_7 (FF)
  Destination:          color_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.173ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_7 to color_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.XQ      Tcko                  0.515   vga/CurrentY<7>
                                                       vga/CurrentY_7
    SLICE_X3Y3.G3        net (fanout=41)       2.903   vga/CurrentY<7>
    SLICE_X3Y3.COUT      Topcyg                0.871   Mcompar_color_cmp_le0000_cy<7>
                                                       Mcompar_color_cmp_le0000_lut<7>
                                                       Mcompar_color_cmp_le0000_cy<7>
    SLICE_X3Y4.CIN       net (fanout=1)        0.000   Mcompar_color_cmp_le0000_cy<7>
    SLICE_X3Y4.COUT      Tbyp                  0.103   color_cmp_le0000
                                                       Mcompar_color_cmp_le0000_cy<8>
                                                       Mcompar_color_cmp_le0000_cy<9>
    SLICE_X19Y21.G1      net (fanout=4)        2.222   color_cmp_le0000
    SLICE_X19Y21.Y       Tilo                  0.612   color_and000012
                                                       color_and00011
    SLICE_X19Y21.F4      net (fanout=1)        0.020   color_and00011/O
    SLICE_X19Y21.X       Tilo                  0.612   color_and000012
                                                       color_and000012
    SLICE_X22Y18.F3      net (fanout=1)        0.785   color_and000012
    SLICE_X22Y18.X       Tilo                  0.660   color_and0000120
                                                       color_and0000120
    SLICE_X22Y22.F1      net (fanout=1)        0.323   color_and0000120
    SLICE_X22Y22.X       Tilo                  0.660   color_and0000
                                                       color_and0000242
    SLICE_X27Y30.BY      net (fanout=7)        0.934   color_and0000
    SLICE_X27Y30.CLK     Tsrck                 0.953   color<3>
                                                       color_3
    -------------------------------------------------  ---------------------------
    Total                                     12.173ns (4.986ns logic, 7.187ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_25MHz = PERIOD TIMEGRP "vga/clk_div/clk_out1" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga/CurrentX_2 (SLICE_X29Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/CurHPos_2 (FF)
  Destination:          vga/CurrentX_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         vga/clk_div/clk_out rising at 40.000ns
  Destination Clock:    vga/clk_div/clk_out rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga/CurHPos_2 to vga/CurrentX_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.411   vga/CurHPos<2>
                                                       vga/CurHPos_2
    SLICE_X29Y23.BY      net (fanout=3)        0.367   vga/CurHPos<2>
    SLICE_X29Y23.CLK     Tckdi       (-Th)    -0.117   vga/CurrentX<3>
                                                       vga/CurrentX_2
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.528ns logic, 0.367ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point vga/CurrentX_1 (SLICE_X28Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/CurHPos_1 (FF)
  Destination:          vga/CurrentX_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         vga/clk_div/clk_out rising at 40.000ns
  Destination Clock:    vga/clk_div/clk_out rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga/CurHPos_1 to vga/CurrentX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.YQ      Tcko                  0.409   vga/CurHPos<0>
                                                       vga/CurHPos_1
    SLICE_X28Y23.BX      net (fanout=3)        0.405   vga/CurHPos<1>
    SLICE_X28Y23.CLK     Tckdi       (-Th)    -0.116   vga/CurrentX<1>
                                                       vga/CurrentX_1
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.525ns logic, 0.405ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point vga/CurrentX_0 (SLICE_X28Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/CurHPos_0 (FF)
  Destination:          vga/CurrentX_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         vga/clk_div/clk_out rising at 40.000ns
  Destination Clock:    vga/clk_div/clk_out rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga/CurHPos_0 to vga/CurrentX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.XQ      Tcko                  0.411   vga/CurHPos<0>
                                                       vga/CurHPos_0
    SLICE_X28Y23.BY      net (fanout=3)        0.402   vga/CurHPos<0>
    SLICE_X28Y23.CLK     Tckdi       (-Th)    -0.132   vga/CurrentX<1>
                                                       vga/CurrentX_0
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.543ns logic, 0.402ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_25MHz = PERIOD TIMEGRP "vga/clk_div/clk_out1" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: vga/HS/CLK
  Logical resource: vga/HS/CK
  Location pin: SLICE_X30Y20.CLK
  Clock network: vga/clk_div/clk_out
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: vga/HS/CLK
  Logical resource: vga/HS/CK
  Location pin: SLICE_X30Y20.CLK
  Clock network: vga/clk_div/clk_out
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: vga/VS/CLK
  Logical resource: vga/VS/CK
  Location pin: SLICE_X30Y11.CLK
  Clock network: vga/clk_div/clk_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz      |    1.511|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19054 paths, 0 nets, and 1391 connections

Design statistics:
   Minimum period:  26.010ns{1}   (Maximum frequency:  38.447MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 26 20:22:28 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



