Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue May 14 16:08:50 2024
| Host         : stud209-4 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file oled_top_control_sets_placed.rpt
| Design       : oled_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |              41 |           14 |
| No           | Yes                   | No                     |             120 |           37 |
| Yes          | No                    | No                     |              26 |            9 |
| Yes          | No                    | Yes                    |              42 |           10 |
| Yes          | Yes                   | No                     |              86 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                           Enable Signal                                          |                                              Set/Reset Signal                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | Init/res_i_1_n_0                                                                                 | RST_IBUF                                                                                                  |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Init/vdd_i_1_n_0                                                                                 | RST_IBUF                                                                                                  |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/shift_counter0                                                                     | Init/SPI_COMP/shift_counter                                                                               |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | Operation/SPI_COMP/shift_counter0                                                                | Operation/SPI_COMP/Q[0]                                                                                   |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | Init/cnt_cmd                                                                                     | RST_IBUF                                                                                                  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | uart_top/slave/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                           |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | uart_top/slave/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart_top/slave/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | Operation/cnt_ind0                                                                               | Operation/cnt_ind[4]_i_1_n_0                                                                              |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG | uart_top/master/addr[4]_i_1_n_0                                                                  | RST_IBUF                                                                                                  |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG |                                                                                                  | Operation/SPI_COMP/counter                                                                                |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG |                                                                                                  | Init/SPI_COMP/counter                                                                                     |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG | Operation/current_screen                                                                         | RST_IBUF                                                                                                  |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG |                                                                                                  | uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG |                                                                                                  | uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG | uart_top/master/maxd_0                                                                           | RST_IBUF                                                                                                  |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG | uart_top/slave/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                 |                1 |              7 |         7.00 |
|  CLK_IBUF_BUFG | uart_top/master/wr_reg_0                                                                         |                                                                                                           |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | uart_top/master/wr_reg_1                                                                         |                                                                                                           |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                           |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | uart_top/master/E[0]                                                                             |                                                                                                           |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | uart_top/slave/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                           |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | Operation/spi_data_data_0                                                                        | RST_IBUF                                                                                                  |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | Operation/SPI_COMP/shift_register[7]_i_1__0_n_0                                                  |                                                                                                           |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG | uart_top/master/incar                                                                            | RST_IBUF                                                                                                  |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | Init/DELAY_COMP/ms_counter__0                                                                    | Init/DELAY_COMP/ms_counter[7]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | uart_top/slave/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                               | uart_top/slave/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/shift_register[7]_i_1_n_0                                                          |                                                                                                           |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Init/FSM_onehot_current_state[1]_i_1__0_n_0                                                      | RST_IBUF                                                                                                  |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG |                                                                                                  | uart_top/slave/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |             10 |         3.33 |
|  CLK_IBUF_BUFG | Operation/DELAY_COMP/ms_counter__0                                                               | Operation/DELAY_COMP/clk_counter                                                                          |                3 |             12 |         4.00 |
|  CLK_IBUF_BUFG |                                                                                                  |                                                                                                           |                8 |             16 |         2.00 |
|  CLK_IBUF_BUFG |                                                                                                  | Operation/DELAY_COMP/clk_counter[0]_i_1__0_n_0                                                            |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG |                                                                                                  | Init/DELAY_COMP/clk_counter[0]_i_1_n_0                                                                    |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG | uart_top/slave/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | RST_IBUF                                                                                                  |                5 |             28 |         5.60 |
|  CLK_IBUF_BUFG |                                                                                                  | RST_IBUF                                                                                                  |               31 |             95 |         3.06 |
+----------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


