#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 14 18:02:15 2021
# Process ID: 1264
# Current directory: C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.runs/design_1_hopfield_vitis_0_0_synth_1
# Command line: vivado.exe -log design_1_hopfield_vitis_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hopfield_vitis_0_0.tcl
# Log file: C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.runs/design_1_hopfield_vitis_0_0_synth_1/design_1_hopfield_vitis_0_0.vds
# Journal file: C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.runs/design_1_hopfield_vitis_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_hopfield_vitis_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.cache/ip 
Command: synth_design -top design_1_hopfield_vitis_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 952.934 ; gain = 234.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_hopfield_vitis_0_0' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ip/design_1_hopfield_vitis_0_0/synth/design_1_hopfield_vitis_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hopfield_vitis' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis.v:12]
	Parameter ap_ST_fsm_state1 bound to: 39'b000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 39'b000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 39'b000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 39'b000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 39'b000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 39'b000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 39'b000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 39'b000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 39'b000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 39'b000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 39'b000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 39'b000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 39'b000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 39'b000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 39'b000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 39'b000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 39'b000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 39'b000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 39'b000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 39'b000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 39'b000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 39'b000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 39'b000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 39'b000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 39'b000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 39'b000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 39'b000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 39'b000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 39'b000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 39'b000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 39'b000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 39'b000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 39'b000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 39'b000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 39'b000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 39'b000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 39'b001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 39'b010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 39'b100000000000000000000000000000000000000 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis.v:139]
INFO: [Synth 8-6157] synthesizing module 'hopfield_vitis_CRTL_BUS_s_axi' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_CRTL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_L_DATA_0 bound to: 5'b10000 
	Parameter ADDR_L_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_CRTL_BUS_s_axi.v:191]
INFO: [Synth 8-6155] done synthesizing module 'hopfield_vitis_CRTL_BUS_s_axi' (1#1) [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'hopfield_vitis_fabkb' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_fabkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hopfield_vitis_ap_fadd_3_full_dsp_32' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/ip/hopfield_vitis_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/ip/hopfield_vitis_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'hopfield_vitis_ap_fadd_3_full_dsp_32' (19#1) [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/ip/hopfield_vitis_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'hopfield_vitis_fabkb' (20#1) [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_fabkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'hopfield_vitis_fmcud' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_fmcud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hopfield_vitis_ap_fmul_2_max_dsp_32' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/ip/hopfield_vitis_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/ip/hopfield_vitis_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'hopfield_vitis_ap_fmul_2_max_dsp_32' (28#1) [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/ip/hopfield_vitis_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'hopfield_vitis_fmcud' (29#1) [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_fmcud.v:8]
INFO: [Synth 8-6157] synthesizing module 'hopfield_vitis_fddEe' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_fddEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hopfield_vitis_ap_fdiv_14_no_dsp_32' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/ip/hopfield_vitis_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/ip/hopfield_vitis_ap_fdiv_14_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'hopfield_vitis_ap_fdiv_14_no_dsp_32' (36#1) [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/ip/hopfield_vitis_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'hopfield_vitis_fddEe' (37#1) [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_fddEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'hopfield_vitis_feeOg' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_feeOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hopfield_vitis_ap_fexp_7_full_dsp_32' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/ip/hopfield_vitis_ap_fexp_7_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/ip/hopfield_vitis_ap_fexp_7_full_dsp_32.vhd:205]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'hopfield_vitis_ap_fexp_7_full_dsp_32' (50#1) [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/ip/hopfield_vitis_ap_fexp_7_full_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'hopfield_vitis_feeOg' (51#1) [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_feeOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hopfield_vitis' (52#1) [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hopfield_vitis_0_0' (53#1) [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ip/design_1_hopfield_vitis_0_0/synth/design_1_hopfield_vitis_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized132 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized132 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized132 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design compare_eq_im__parameterized4 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized130 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized130 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized130 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized130 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized130 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized8 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized128 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized128 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized128 has unconnected port SINIT
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[7]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[6]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[5]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[4]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[3]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[2]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[1]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized126 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized126 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1192.996 ; gain = 474.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1192.996 ; gain = 474.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1192.996 ; gain = 474.754
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.846 . Memory (MB): peak = 1192.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ip/design_1_hopfield_vitis_0_0/constraints/hopfield_vitis_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ip/design_1_hopfield_vitis_0_0/constraints/hopfield_vitis_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.runs/design_1_hopfield_vitis_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.runs/design_1_hopfield_vitis_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1203.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDE => FDRE: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1211.313 ; gain = 7.840
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1211.313 ; gain = 493.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1211.313 ; gain = 493.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.runs/design_1_hopfield_vitis_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1211.313 ; gain = 493.070
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'hopfield_vitis_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'hopfield_vitis_CRTL_BUS_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'hopfield_vitis_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'hopfield_vitis_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 1211.313 ; gain = 493.070
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_fabkb_U1/hopfield_vitis_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/hopfield_vitis_fabkb_U1/hopfield_vitis_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_fabkb_U1/hopfield_vitis_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/hopfield_vitis_fabkb_U1/hopfield_vitis_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_fabkb_U1/hopfield_vitis_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/hopfield_vitis_fabkb_U1/hopfield_vitis_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_fmcud_U2/hopfield_vitis_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/hopfield_vitis_fmcud_U2/hopfield_vitis_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_fmcud_U2/hopfield_vitis_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/hopfield_vitis_fmcud_U2/hopfield_vitis_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_fddEe_U3/hopfield_vitis_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/hopfield_vitis_fddEe_U3/hopfield_vitis_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_fddEe_U3/hopfield_vitis_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/hopfield_vitis_fddEe_U3/hopfield_vitis_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_fddEe_U3/hopfield_vitis_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/hopfield_vitis_fddEe_U3/hopfield_vitis_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_fddEe_U3/hopfield_vitis_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/hopfield_vitis_fddEe_U3/hopfield_vitis_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_fddEe_U3/hopfield_vitis_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/hopfield_vitis_fddEe_U3/hopfield_vitis_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'hopfield_vitis_fmcud_U2/ce_r_reg' into 'hopfield_vitis_fabkb_U1/ce_r_reg' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_fmcud.v:50]
INFO: [Synth 8-4471] merging register 'hopfield_vitis_fddEe_U3/ce_r_reg' into 'hopfield_vitis_fabkb_U1/ce_r_reg' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_fddEe.v:50]
INFO: [Synth 8-4471] merging register 'hopfield_vitis_fddEe_U3/din0_buf1_reg[31:0]' into 'hopfield_vitis_fabkb_U1/din1_buf1_reg[31:0]' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_fddEe.v:52]
INFO: [Synth 8-4471] merging register 'hopfield_vitis_feeOg_U4/ce_r_reg' into 'hopfield_vitis_fabkb_U1/ce_r_reg' [c:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.srcs/sources_1/bd/design_1/ipshared/f7bc/hdl/verilog/hopfield_vitis_feeOg.v:45]
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Fr_less_than_one_at_res_exp/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'inst/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[31]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[30]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[31]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[32]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[33]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[34]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[35]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[36]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[37]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[38]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[39]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[40]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[41]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[42]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[43]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[44]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[45]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[46]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[47]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[48]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[49]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[50]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[51]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[52]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[53]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[54]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[55]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[56]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[57]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[58]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[59]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[60]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[61]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[62]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[63]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[23]' (FD) to 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[24]' (FD) to 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[25]' (FD) to 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[26]' (FD) to 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[27]' (FD) to 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[28]' (FD) to 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[29]' (FD) to 'inst/hopfield_vitis_fabkb_U1/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[30]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fddEe_U3/hopfield_vitis_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/hopfield_vitis_fddEe_U3/hopfield_vitis_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[0]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[1]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[2]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[3]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[4]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[5]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[6]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[7]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[8]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[9]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[10]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[11]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[12]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[13]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[14]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[15]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[16]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[17]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[18]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[19]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[20]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[21]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hopfield_vitis_fabkb_U1/din1_buf1_reg[22]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\hopfield_vitis_fabkb_U1/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/shl_ln_reg_232_reg[4]' (FDE) to 'inst/V_addr_reg_237_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/shl_ln_reg_232_reg[0]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/shl_ln_reg_232_reg[1]' (FD) to 'inst/shl_ln_reg_232_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/shl_ln_reg_232_reg[2]' (FD) to 'inst/zext_ln25_reg_254_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/shl_ln_reg_232_reg[3]' (FDE) to 'inst/V_addr_reg_237_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/shl_ln_reg_232_reg[5]' (FDE) to 'inst/V_addr_reg_237_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[6]' (FD) to 'inst/zext_ln25_reg_254_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[7]' (FD) to 'inst/zext_ln25_reg_254_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[8]' (FD) to 'inst/zext_ln25_reg_254_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[9]' (FD) to 'inst/zext_ln25_reg_254_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[10]' (FD) to 'inst/zext_ln25_reg_254_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[11]' (FD) to 'inst/zext_ln25_reg_254_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[12]' (FD) to 'inst/zext_ln25_reg_254_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[13]' (FD) to 'inst/zext_ln25_reg_254_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[14]' (FD) to 'inst/zext_ln25_reg_254_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[15]' (FD) to 'inst/zext_ln25_reg_254_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[16]' (FD) to 'inst/zext_ln25_reg_254_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[17]' (FD) to 'inst/zext_ln25_reg_254_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[18]' (FD) to 'inst/zext_ln25_reg_254_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[19]' (FD) to 'inst/zext_ln25_reg_254_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[20]' (FD) to 'inst/zext_ln25_reg_254_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[21]' (FD) to 'inst/zext_ln25_reg_254_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[22]' (FD) to 'inst/zext_ln25_reg_254_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln25_reg_254_reg[23]' (FD) to 'inst/zext_ln25_reg_254_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln25_reg_254_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hopfield_vitis_feeOg_U4/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_i_i_reg_284_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hopfield_vitis_fabkb_U1/hopfield_vitis_ap_fadd_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hopfield_vitis_feeOg_U4/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hopfield_vitis_fabkb_U1/hopfield_vitis_ap_fadd_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (hopfield_vitis_CRTL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module hopfield_vitis.
WARNING: [Synth 8-3332] Sequential element (hopfield_vitis_CRTL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module hopfield_vitis.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:07 . Memory (MB): peak = 1211.313 ; gain = 493.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:41 . Memory (MB): peak = 1226.313 ; gain = 508.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:02:46 . Memory (MB): peak = 1253.438 ; gain = 535.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:39 ; elapsed = 00:02:53 . Memory (MB): peak = 1255.277 ; gain = 537.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:54 ; elapsed = 00:03:09 . Memory (MB): peak = 1260.090 ; gain = 541.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:54 ; elapsed = 00:03:09 . Memory (MB): peak = 1260.090 ; gain = 541.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:56 ; elapsed = 00:03:11 . Memory (MB): peak = 1260.090 ; gain = 541.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:56 ; elapsed = 00:03:11 . Memory (MB): peak = 1260.090 ; gain = 541.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:56 ; elapsed = 00:03:11 . Memory (MB): peak = 1260.090 ; gain = 541.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:56 ; elapsed = 00:03:11 . Memory (MB): peak = 1260.090 ; gain = 541.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     4|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_3 |     1|
|6     |DSP48E1_4 |     4|
|7     |DSP48E1_5 |     2|
|8     |DSP48E1_6 |     1|
|9     |DSP48E1_7 |     1|
|10    |LUT1      |    54|
|11    |LUT2      |   249|
|12    |LUT3      |   773|
|13    |LUT4      |   170|
|14    |LUT5      |   151|
|15    |LUT6      |   619|
|16    |MUXCY     |   797|
|17    |MUXF7     |   193|
|18    |MUXF8     |     2|
|19    |SRL16E    |    47|
|20    |XORCY     |   715|
|21    |FDE       |     5|
|22    |FDRE      |  1468|
|23    |FDSE      |     8|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:56 ; elapsed = 00:03:11 . Memory (MB): peak = 1260.090 ; gain = 541.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 289 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:03:00 . Memory (MB): peak = 1260.090 ; gain = 523.531
Synthesis Optimization Complete : Time (s): cpu = 00:02:57 ; elapsed = 00:03:12 . Memory (MB): peak = 1260.090 ; gain = 541.848
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1260.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1728 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1275.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 236 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 231 instances
  FDE => FDRE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
194 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:17 ; elapsed = 00:03:35 . Memory (MB): peak = 1275.945 ; gain = 859.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1275.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.runs/design_1_hopfield_vitis_0_0_synth_1/design_1_hopfield_vitis_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_hopfield_vitis_0_0, cache-ID = b52a0172f6a7c596
INFO: [Coretcl 2-1174] Renamed 319 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1275.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vivado.runs/design_1_hopfield_vitis_0_0_synth_1/design_1_hopfield_vitis_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_hopfield_vitis_0_0_utilization_synth.rpt -pb design_1_hopfield_vitis_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 14 18:06:22 2021...
