

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Nov 13 22:57:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cordic_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.60 ns|  6.581 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.112 us|  0.112 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_cordic_loop_fu_106  |cordiccart2pol_Pipeline_cordic_loop  |       14|       14|  92.400 ns|  92.400 ns|   14|   14|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    194|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     114|    337|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     25|    -|
|Register         |        -|    -|      71|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     185|    556|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_cordiccart2pol_Pipeline_cordic_loop_fu_106  |cordiccart2pol_Pipeline_cordic_loop  |        0|   0|  114|  337|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                     |        0|   0|  114|  337|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_297_p2         |         +|   0|  0|  20|          15|          15|
    |add_ln859_1_fu_317_p2      |         +|   0|  0|  15|          15|          15|
    |add_ln859_2_fu_260_p2      |         +|   0|  0|   9|           9|           9|
    |add_ln859_3_fu_266_p2      |         +|   0|  0|  14|           6|           6|
    |add_ln859_4_fu_276_p2      |         +|   0|  0|   9|           9|           9|
    |add_ln859_fu_254_p2        |         +|   0|  0|  12|          12|          12|
    |r                          |         +|   0|  0|  15|          15|          15|
    |x_cordic_V_fu_124_p2       |         -|   0|  0|  20|           1|          15|
    |y_cordic_V_fu_130_p2       |         -|   0|  0|  20|           1|          15|
    |select_ln1697_1_fu_145_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln1697_fu_136_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln56_fu_289_p3      |    select|   0|  0|  15|           1|          15|
    |theta                      |    select|   0|  0|  15|           1|          15|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 194|          87|         171|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln859_4_reg_375                                          |   9|   0|    9|          0|
    |add_ln859_reg_370                                            |  12|   0|   12|          0|
    |ap_CS_fsm                                                    |   4|   0|    4|          0|
    |grp_cordiccart2pol_Pipeline_cordic_loop_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |r_1_reg_365                                                  |  14|   0|   14|          0|
    |select_ln1697_1_reg_360                                      |  15|   0|   15|          0|
    |select_ln1697_reg_355                                        |  15|   0|   15|          0|
    |tmp_reg_350                                                  |   1|   0|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  71|   0|   71|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   15|     ap_none|               x|        scalar|
|y             |   in|   15|     ap_none|               y|        scalar|
|r             |  out|   15|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   15|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %y"   --->   Operation 5 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %x"   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%theta_out_V_loc = alloca i64 1"   --->   Operation 7 'alloca' 'theta_out_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_cordic_V_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'x_cordic_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %x_read, i32 14"   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.94ns)   --->   "%x_cordic_V = sub i15 0, i15 %x_read"   --->   Operation 10 'sub' 'x_cordic_V' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.94ns)   --->   "%y_cordic_V = sub i15 0, i15 %y_read"   --->   Operation 11 'sub' 'y_cordic_V' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "%select_ln1697 = select i1 %tmp, i15 %y_cordic_V, i15 %y_read"   --->   Operation 12 'select' 'select_ln1697' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "%select_ln1697_1 = select i1 %tmp, i15 %x_cordic_V, i15 %x_read"   --->   Operation 13 'select' 'select_ln1697_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [2/2] (1.58ns)   --->   "%call_ln1697 = call void @cordiccart2pol_Pipeline_cordic_loop, i15 %select_ln1697, i15 %select_ln1697_1, i15 %x_cordic_V_1_loc, i15 %theta_out_V_loc, i12 %angles_V"   --->   Operation 14 'call' 'call_ln1697' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln1697 = call void @cordiccart2pol_Pipeline_cordic_loop, i15 %select_ln1697, i15 %select_ln1697_1, i15 %x_cordic_V_1_loc, i15 %theta_out_V_loc, i12 %angles_V"   --->   Operation 15 'call' 'call_ln1697' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.47>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%x_cordic_V_1_loc_load = load i15 %x_cordic_V_1_loc"   --->   Operation 16 'load' 'x_cordic_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%theta_out_V_loc_load = load i15 %theta_out_V_loc"   --->   Operation 17 'load' 'theta_out_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%r_1 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 1, i32 14"   --->   Operation 18 'partselect' 'r_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%r_2 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 4, i32 14"   --->   Operation 19 'partselect' 'r_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1533 = sext i11 %r_2"   --->   Operation 20 'sext' 'sext_ln1533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%r_3 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 5, i32 14"   --->   Operation 21 'partselect' 'r_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1533_1 = sext i10 %r_3"   --->   Operation 22 'sext' 'sext_ln1533_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%r_V = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 7, i32 14"   --->   Operation 23 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1533_2 = sext i8 %r_V"   --->   Operation 24 'sext' 'sext_ln1533_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 8, i32 14"   --->   Operation 25 'partselect' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1533_3 = sext i7 %r_V_1"   --->   Operation 26 'sext' 'sext_ln1533_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 10, i32 14"   --->   Operation 27 'partselect' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1533_4 = sext i5 %r_V_2"   --->   Operation 28 'sext' 'sext_ln1533_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_3 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 11, i32 14"   --->   Operation 29 'partselect' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1533_5 = sext i4 %r_V_3"   --->   Operation 30 'sext' 'sext_ln1533_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.63ns)   --->   "%add_ln859 = add i12 %sext_ln1533, i12 %sext_ln1533_1"   --->   Operation 31 'add' 'add_ln859' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_2 = add i9 %sext_ln1533_2, i9 %sext_ln1533_3"   --->   Operation 32 'add' 'add_ln859_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln859_3 = add i6 %sext_ln1533_4, i6 %sext_ln1533_5"   --->   Operation 33 'add' 'add_ln859_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i6 %add_ln859_3"   --->   Operation 34 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln859_4 = add i9 %sext_ln859_1, i9 %add_ln859_2"   --->   Operation 35 'add' 'add_ln859_4' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_read, i32 14" [cordic_HLS/cordiccart2pol.cpp:56]   --->   Operation 36 'bitselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%select_ln56 = select i1 %tmp_1, i15 19900, i15 12868" [cordic_HLS/cordiccart2pol.cpp:56]   --->   Operation 37 'select' 'select_ln56' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln56 = add i15 %select_ln56, i15 %theta_out_V_loc_load" [cordic_HLS/cordiccart2pol.cpp:56]   --->   Operation 38 'add' 'add_ln56' <Predicate = (tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.75ns)   --->   "%select_ln1697_2 = select i1 %tmp, i15 %add_ln56, i15 %theta_out_V_loc_load"   --->   Operation 39 'select' 'select_ln1697_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %theta, i15 %select_ln1697_2" [cordic_HLS/cordiccart2pol.cpp:54]   --->   Operation 40 'write' 'write_ln54' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [cordic_HLS/cordiccart2pol.cpp:20]   --->   Operation 41 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %x"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %y"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %r"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %theta"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1534 = sext i14 %r_1"   --->   Operation 50 'sext' 'sext_ln1534' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i12 %add_ln859"   --->   Operation 51 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_1 = add i15 %sext_ln859, i15 %sext_ln1534"   --->   Operation 52 'add' 'add_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i9 %add_ln859_4"   --->   Operation 53 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_5 = add i15 %sext_ln859_2, i15 %add_ln859_1"   --->   Operation 54 'add' 'add_ln859_5' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %r, i15 %add_ln859_5" [cordic_HLS/cordiccart2pol.cpp:53]   --->   Operation 55 'write' 'write_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [cordic_HLS/cordiccart2pol.cpp:59]   --->   Operation 56 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ theta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ angles_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read                (read         ) [ 00110]
x_read                (read         ) [ 00000]
theta_out_V_loc       (alloca       ) [ 01110]
x_cordic_V_1_loc      (alloca       ) [ 01110]
tmp                   (bitselect    ) [ 00110]
x_cordic_V            (sub          ) [ 00000]
y_cordic_V            (sub          ) [ 00000]
select_ln1697         (select       ) [ 00100]
select_ln1697_1       (select       ) [ 00100]
call_ln1697           (call         ) [ 00000]
x_cordic_V_1_loc_load (load         ) [ 00000]
theta_out_V_loc_load  (load         ) [ 00000]
r_1                   (partselect   ) [ 00001]
r_2                   (partselect   ) [ 00000]
sext_ln1533           (sext         ) [ 00000]
r_3                   (partselect   ) [ 00000]
sext_ln1533_1         (sext         ) [ 00000]
r_V                   (partselect   ) [ 00000]
sext_ln1533_2         (sext         ) [ 00000]
r_V_1                 (partselect   ) [ 00000]
sext_ln1533_3         (sext         ) [ 00000]
r_V_2                 (partselect   ) [ 00000]
sext_ln1533_4         (sext         ) [ 00000]
r_V_3                 (partselect   ) [ 00000]
sext_ln1533_5         (sext         ) [ 00000]
add_ln859             (add          ) [ 00001]
add_ln859_2           (add          ) [ 00000]
add_ln859_3           (add          ) [ 00000]
sext_ln859_1          (sext         ) [ 00000]
add_ln859_4           (add          ) [ 00001]
tmp_1                 (bitselect    ) [ 00000]
select_ln56           (select       ) [ 00000]
add_ln56              (add          ) [ 00000]
select_ln1697_2       (select       ) [ 00000]
write_ln54            (write        ) [ 00000]
spectopmodule_ln20    (spectopmodule) [ 00000]
specbitsmap_ln0       (specbitsmap  ) [ 00000]
specinterface_ln0     (specinterface) [ 00000]
specbitsmap_ln0       (specbitsmap  ) [ 00000]
specinterface_ln0     (specinterface) [ 00000]
specbitsmap_ln0       (specbitsmap  ) [ 00000]
specinterface_ln0     (specinterface) [ 00000]
specbitsmap_ln0       (specbitsmap  ) [ 00000]
specinterface_ln0     (specinterface) [ 00000]
sext_ln1534           (sext         ) [ 00000]
sext_ln859            (sext         ) [ 00000]
add_ln859_1           (add          ) [ 00000]
sext_ln859_2          (sext         ) [ 00000]
add_ln859_5           (add          ) [ 00000]
write_ln53            (write        ) [ 00000]
ret_ln59              (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="theta">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="angles_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angles_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordiccart2pol_Pipeline_cordic_loop"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i15P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="theta_out_V_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="theta_out_V_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_cordic_V_1_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_cordic_V_1_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="y_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="15" slack="0"/>
<pin id="82" dir="0" index="1" bw="15" slack="0"/>
<pin id="83" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="x_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="15" slack="0"/>
<pin id="88" dir="0" index="1" bw="15" slack="0"/>
<pin id="89" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln54_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="15" slack="0"/>
<pin id="95" dir="0" index="2" bw="15" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln53_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="15" slack="0"/>
<pin id="102" dir="0" index="2" bw="15" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_cordiccart2pol_Pipeline_cordic_loop_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="15" slack="0"/>
<pin id="109" dir="0" index="2" bw="15" slack="0"/>
<pin id="110" dir="0" index="3" bw="15" slack="0"/>
<pin id="111" dir="0" index="4" bw="15" slack="0"/>
<pin id="112" dir="0" index="5" bw="12" slack="0"/>
<pin id="113" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1697/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="15" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_cordic_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="15" slack="0"/>
<pin id="127" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_cordic_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="y_cordic_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="15" slack="0"/>
<pin id="133" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_cordic_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln1697_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="15" slack="0"/>
<pin id="139" dir="0" index="2" bw="15" slack="0"/>
<pin id="140" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1697/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="select_ln1697_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="15" slack="0"/>
<pin id="148" dir="0" index="2" bw="15" slack="0"/>
<pin id="149" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1697_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="x_cordic_V_1_loc_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="2"/>
<pin id="156" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_cordic_V_1_loc_load/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="theta_out_V_loc_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="15" slack="2"/>
<pin id="159" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="theta_out_V_loc_load/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="r_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="14" slack="0"/>
<pin id="162" dir="0" index="1" bw="15" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="5" slack="0"/>
<pin id="165" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="r_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="15" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="5" slack="0"/>
<pin id="175" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_2/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln1533_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1533/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="r_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="15" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="5" slack="0"/>
<pin id="189" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_3/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln1533_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1533_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="r_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="15" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="5" slack="0"/>
<pin id="203" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln1533_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1533_2/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="r_V_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="15" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="5" slack="0"/>
<pin id="217" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln1533_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1533_3/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="r_V_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="15" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="0" index="3" bw="5" slack="0"/>
<pin id="231" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln1533_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1533_4/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="r_V_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="15" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="0" index="3" bw="5" slack="0"/>
<pin id="245" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_3/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln1533_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1533_5/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln859_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="0" index="1" bw="10" slack="0"/>
<pin id="257" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln859_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_2/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln859_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_3/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln859_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_1/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln859_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="9" slack="0"/>
<pin id="279" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_4/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="15" slack="2"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln56_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="15" slack="0"/>
<pin id="292" dir="0" index="2" bw="15" slack="0"/>
<pin id="293" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln56_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="15" slack="0"/>
<pin id="299" dir="0" index="1" bw="15" slack="0"/>
<pin id="300" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln1697_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="2"/>
<pin id="305" dir="0" index="1" bw="15" slack="0"/>
<pin id="306" dir="0" index="2" bw="15" slack="0"/>
<pin id="307" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1697_2/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sext_ln1534_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="1"/>
<pin id="313" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1534/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln859_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="1"/>
<pin id="316" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln859_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="0"/>
<pin id="319" dir="0" index="1" bw="14" slack="0"/>
<pin id="320" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_1/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln859_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="1"/>
<pin id="325" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_2/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln859_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="15" slack="0"/>
<pin id="329" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_5/4 "/>
</bind>
</comp>

<comp id="333" class="1005" name="y_read_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="15" slack="2"/>
<pin id="335" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="338" class="1005" name="theta_out_V_loc_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="15" slack="0"/>
<pin id="340" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="theta_out_V_loc "/>
</bind>
</comp>

<comp id="344" class="1005" name="x_cordic_V_1_loc_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="15" slack="0"/>
<pin id="346" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="x_cordic_V_1_loc "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="2"/>
<pin id="352" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="355" class="1005" name="select_ln1697_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="15" slack="1"/>
<pin id="357" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1697 "/>
</bind>
</comp>

<comp id="360" class="1005" name="select_ln1697_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="15" slack="1"/>
<pin id="362" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1697_1 "/>
</bind>
</comp>

<comp id="365" class="1005" name="r_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="14" slack="1"/>
<pin id="367" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="add_ln859_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="1"/>
<pin id="372" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln859 "/>
</bind>
</comp>

<comp id="375" class="1005" name="add_ln859_4_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="1"/>
<pin id="377" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln859_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="106" pin=5"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="86" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="86" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="80" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="116" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="80" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="136" pin="3"/><net_sink comp="106" pin=1"/></net>

<net id="150"><net_src comp="116" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="124" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="86" pin="2"/><net_sink comp="145" pin=2"/></net>

<net id="153"><net_src comp="145" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="154" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="154" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="197"><net_src comp="184" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="154" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="198" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="154" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="212" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="154" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="226" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="154" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="240" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="180" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="194" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="208" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="222" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="236" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="250" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="260" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="52" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="157" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="157" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="310"><net_src comp="303" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="311" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="317" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="99" pin=2"/></net>

<net id="336"><net_src comp="80" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="341"><net_src comp="72" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="347"><net_src comp="76" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="353"><net_src comp="116" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="358"><net_src comp="136" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="363"><net_src comp="145" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="368"><net_src comp="160" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="373"><net_src comp="254" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="378"><net_src comp="276" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="323" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {4 }
	Port: theta | {3 }
 - Input state : 
	Port: cordiccart2pol : x | {1 }
	Port: cordiccart2pol : y | {1 }
	Port: cordiccart2pol : angles_V | {1 2 }
  - Chain level:
	State 1
		select_ln1697 : 1
		select_ln1697_1 : 1
		call_ln1697 : 2
	State 2
	State 3
		r_1 : 1
		r_2 : 1
		sext_ln1533 : 2
		r_3 : 1
		sext_ln1533_1 : 2
		r_V : 1
		sext_ln1533_2 : 2
		r_V_1 : 1
		sext_ln1533_3 : 2
		r_V_2 : 1
		sext_ln1533_4 : 2
		r_V_3 : 1
		sext_ln1533_5 : 2
		add_ln859 : 3
		add_ln859_2 : 3
		add_ln859_3 : 3
		sext_ln859_1 : 4
		add_ln859_4 : 5
		select_ln56 : 1
		add_ln56 : 2
		select_ln1697_2 : 3
		write_ln54 : 4
	State 4
		add_ln859_1 : 1
		add_ln859_5 : 2
		write_ln53 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   call   | grp_cordiccart2pol_Pipeline_cordic_loop_fu_106 |  1.588  |   101   |   260   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                add_ln859_fu_254                |    0    |    0    |    12   |
|          |               add_ln859_2_fu_260               |    0    |    0    |    8    |
|          |               add_ln859_3_fu_266               |    0    |    0    |    13   |
|    add   |               add_ln859_4_fu_276               |    0    |    0    |    9    |
|          |                 add_ln56_fu_297                |    0    |    0    |    20   |
|          |               add_ln859_1_fu_317               |    0    |    0    |    14   |
|          |               add_ln859_5_fu_326               |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|
|          |              select_ln1697_fu_136              |    0    |    0    |    15   |
|  select  |             select_ln1697_1_fu_145             |    0    |    0    |    15   |
|          |               select_ln56_fu_289               |    0    |    0    |    15   |
|          |             select_ln1697_2_fu_303             |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|
|    sub   |                x_cordic_V_fu_124               |    0    |    0    |    20   |
|          |                y_cordic_V_fu_130               |    0    |    0    |    20   |
|----------|------------------------------------------------|---------|---------|---------|
|   read   |                y_read_read_fu_80               |    0    |    0    |    0    |
|          |                x_read_read_fu_86               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   write  |             write_ln54_write_fu_92             |    0    |    0    |    0    |
|          |             write_ln53_write_fu_99             |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
| bitselect|                   tmp_fu_116                   |    0    |    0    |    0    |
|          |                  tmp_1_fu_282                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   r_1_fu_160                   |    0    |    0    |    0    |
|          |                   r_2_fu_170                   |    0    |    0    |    0    |
|          |                   r_3_fu_184                   |    0    |    0    |    0    |
|partselect|                   r_V_fu_198                   |    0    |    0    |    0    |
|          |                  r_V_1_fu_212                  |    0    |    0    |    0    |
|          |                  r_V_2_fu_226                  |    0    |    0    |    0    |
|          |                  r_V_3_fu_240                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |               sext_ln1533_fu_180               |    0    |    0    |    0    |
|          |              sext_ln1533_1_fu_194              |    0    |    0    |    0    |
|          |              sext_ln1533_2_fu_208              |    0    |    0    |    0    |
|          |              sext_ln1533_3_fu_222              |    0    |    0    |    0    |
|   sext   |              sext_ln1533_4_fu_236              |    0    |    0    |    0    |
|          |              sext_ln1533_5_fu_250              |    0    |    0    |    0    |
|          |               sext_ln859_1_fu_272              |    0    |    0    |    0    |
|          |               sext_ln1534_fu_311               |    0    |    0    |    0    |
|          |                sext_ln859_fu_314               |    0    |    0    |    0    |
|          |               sext_ln859_2_fu_323              |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |  1.588  |   101   |   451   |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|angles_V|    0   |   12   |    3   |
+--------+--------+--------+--------+
|  Total |    0   |   12   |    3   |
+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln859_4_reg_375  |    9   |
|    add_ln859_reg_370   |   12   |
|       r_1_reg_365      |   14   |
| select_ln1697_1_reg_360|   15   |
|  select_ln1697_reg_355 |   15   |
| theta_out_V_loc_reg_338|   15   |
|       tmp_reg_350      |    1   |
|x_cordic_V_1_loc_reg_344|   15   |
|     y_read_reg_333     |   15   |
+------------------------+--------+
|          Total         |   111  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_cordiccart2pol_Pipeline_cordic_loop_fu_106 |  p1  |   2  |  15  |   30   ||    9    |
| grp_cordiccart2pol_Pipeline_cordic_loop_fu_106 |  p2  |   2  |  15  |   30   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   60   ||  3.176  ||    18   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    1   |   101  |   451  |
|   Memory  |    0   |    -   |   12   |    3   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   111  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   224  |   472  |
+-----------+--------+--------+--------+--------+
