#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x208b770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x208b900 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x207fc40 .functor NOT 1, L_0x20be3a0, C4<0>, C4<0>, C4<0>;
L_0x20be0b0 .functor XOR 2, L_0x20bdee0, L_0x20be010, C4<00>, C4<00>;
L_0x20be290 .functor XOR 2, L_0x20be0b0, L_0x20be1c0, C4<00>, C4<00>;
v0x20bc660_0 .net "Y1_dut", 0 0, v0x20bc010_0;  1 drivers
v0x20bc720_0 .net "Y1_ref", 0 0, L_0x2074110;  1 drivers
v0x20bc7c0_0 .net "Y3_dut", 0 0, v0x20bc0f0_0;  1 drivers
v0x20bc8c0_0 .net "Y3_ref", 0 0, L_0x20bdca0;  1 drivers
v0x20bc990_0 .net *"_ivl_10", 1 0, L_0x20be1c0;  1 drivers
v0x20bca80_0 .net *"_ivl_12", 1 0, L_0x20be290;  1 drivers
v0x20bcb20_0 .net *"_ivl_2", 1 0, L_0x20bde40;  1 drivers
v0x20bcbe0_0 .net *"_ivl_4", 1 0, L_0x20bdee0;  1 drivers
v0x20bccc0_0 .net *"_ivl_6", 1 0, L_0x20be010;  1 drivers
v0x20bce30_0 .net *"_ivl_8", 1 0, L_0x20be0b0;  1 drivers
v0x20bcf10_0 .var "clk", 0 0;
v0x20bcfb0_0 .var/2u "stats1", 223 0;
v0x20bd070_0 .var/2u "strobe", 0 0;
v0x20bd130_0 .net "tb_match", 0 0, L_0x20be3a0;  1 drivers
v0x20bd200_0 .net "tb_mismatch", 0 0, L_0x207fc40;  1 drivers
v0x20bd2a0_0 .net "w", 0 0, v0x20bb780_0;  1 drivers
v0x20bd340_0 .net "y", 5 0, v0x20bb820_0;  1 drivers
L_0x20bde40 .concat [ 1 1 0 0], L_0x20bdca0, L_0x2074110;
L_0x20bdee0 .concat [ 1 1 0 0], L_0x20bdca0, L_0x2074110;
L_0x20be010 .concat [ 1 1 0 0], v0x20bc0f0_0, v0x20bc010_0;
L_0x20be1c0 .concat [ 1 1 0 0], L_0x20bdca0, L_0x2074110;
L_0x20be3a0 .cmp/eeq 2, L_0x20bde40, L_0x20be290;
S_0x208ba90 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x208b900;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x2074110 .functor AND 1, L_0x20bd450, v0x20bb780_0, C4<1>, C4<1>;
L_0x208c440 .functor OR 1, L_0x20bd610, L_0x20bd6b0, C4<0>, C4<0>;
L_0x207fcb0 .functor OR 1, L_0x208c440, L_0x20bd7d0, C4<0>, C4<0>;
L_0x20bdaf0 .functor OR 1, L_0x207fcb0, L_0x20bd940, C4<0>, C4<0>;
L_0x20bdc30 .functor NOT 1, v0x20bb780_0, C4<0>, C4<0>, C4<0>;
L_0x20bdca0 .functor AND 1, L_0x20bdaf0, L_0x20bdc30, C4<1>, C4<1>;
v0x207fdb0_0 .net "Y1", 0 0, L_0x2074110;  alias, 1 drivers
v0x207fe50_0 .net "Y3", 0 0, L_0x20bdca0;  alias, 1 drivers
v0x2074220_0 .net *"_ivl_1", 0 0, L_0x20bd450;  1 drivers
v0x20742f0_0 .net *"_ivl_11", 0 0, L_0x20bd7d0;  1 drivers
v0x20ba790_0 .net *"_ivl_12", 0 0, L_0x207fcb0;  1 drivers
v0x20ba8c0_0 .net *"_ivl_15", 0 0, L_0x20bd940;  1 drivers
v0x20ba9a0_0 .net *"_ivl_16", 0 0, L_0x20bdaf0;  1 drivers
v0x20baa80_0 .net *"_ivl_18", 0 0, L_0x20bdc30;  1 drivers
v0x20bab60_0 .net *"_ivl_5", 0 0, L_0x20bd610;  1 drivers
v0x20bacd0_0 .net *"_ivl_7", 0 0, L_0x20bd6b0;  1 drivers
v0x20badb0_0 .net *"_ivl_8", 0 0, L_0x208c440;  1 drivers
v0x20bae90_0 .net "w", 0 0, v0x20bb780_0;  alias, 1 drivers
v0x20baf50_0 .net "y", 5 0, v0x20bb820_0;  alias, 1 drivers
L_0x20bd450 .part v0x20bb820_0, 0, 1;
L_0x20bd610 .part v0x20bb820_0, 1, 1;
L_0x20bd6b0 .part v0x20bb820_0, 2, 1;
L_0x20bd7d0 .part v0x20bb820_0, 4, 1;
L_0x20bd940 .part v0x20bb820_0, 5, 1;
S_0x20bb0b0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x208b900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x20bb310_0 .net "clk", 0 0, v0x20bcf10_0;  1 drivers
v0x20bb3f0_0 .var/2s "errored1", 31 0;
v0x20bb4d0_0 .var/2s "onehot_error", 31 0;
v0x20bb590_0 .net "tb_match", 0 0, L_0x20be3a0;  alias, 1 drivers
v0x20bb650_0 .var/2s "temp", 31 0;
v0x20bb780_0 .var "w", 0 0;
v0x20bb820_0 .var "y", 5 0;
E_0x2085b30/0 .event negedge, v0x20bb310_0;
E_0x2085b30/1 .event posedge, v0x20bb310_0;
E_0x2085b30 .event/or E_0x2085b30/0, E_0x2085b30/1;
S_0x20bb920 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x208b900;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
P_0x20bbb00 .param/l "A" 1 4 8, C4<000001>;
P_0x20bbb40 .param/l "B" 1 4 9, C4<000010>;
P_0x20bbb80 .param/l "C" 1 4 10, C4<000100>;
P_0x20bbbc0 .param/l "D" 1 4 11, C4<001000>;
P_0x20bbc00 .param/l "E" 1 4 12, C4<010000>;
P_0x20bbc40 .param/l "F" 1 4 13, C4<100000>;
v0x20bc010_0 .var "Y1", 0 0;
v0x20bc0f0_0 .var "Y3", 0 0;
v0x20bc1b0_0 .net "w", 0 0, v0x20bb780_0;  alias, 1 drivers
v0x20bc2d0_0 .net "y", 5 0, v0x20bb820_0;  alias, 1 drivers
E_0x2085680 .event anyedge, v0x20baf50_0, v0x20bae90_0;
S_0x20bc440 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x208b900;
 .timescale -12 -12;
E_0x2085390 .event anyedge, v0x20bd070_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20bd070_0;
    %nor/r;
    %assign/vec4 v0x20bd070_0, 0;
    %wait E_0x2085390;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20bb0b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20bb3f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20bb4d0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x20bb0b0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2085b30;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x20bb820_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x20bb780_0, 0;
    %load/vec4 v0x20bb590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20bb4d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20bb4d0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20bb3f0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2085b30;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x20bb650_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x20bb650_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x20bb650_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x20bb650_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x20bb650_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x20bb650_0;
    %pad/s 6;
    %assign/vec4 v0x20bb820_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x20bb780_0, 0;
    %load/vec4 v0x20bb590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20bb3f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20bb3f0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x20bb4d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x20bb3f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x20bb4d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x20bb3f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x20bb920;
T_3 ;
    %wait E_0x2085680;
    %load/vec4 v0x20bc2d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20bc010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20bc0f0_0, 0, 1;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x20bc1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x20bc010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20bc0f0_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x20bc1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v0x20bc010_0, 0, 1;
    %load/vec4 v0x20bc1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0x20bc0f0_0, 0, 1;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20bc010_0, 0, 1;
    %load/vec4 v0x20bc1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0x20bc0f0_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20bc010_0, 0, 1;
    %load/vec4 v0x20bc1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %store/vec4 v0x20bc0f0_0, 0, 1;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20bc010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20bc0f0_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x20bc1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v0x20bc010_0, 0, 1;
    %load/vec4 v0x20bc1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.20, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %store/vec4 v0x20bc0f0_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x208b900;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20bcf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20bd070_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x208b900;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20bcf10_0;
    %inv;
    %store/vec4 v0x20bcf10_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x208b900;
T_6 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20bb310_0, v0x20bd200_0, v0x20bd340_0, v0x20bd2a0_0, v0x20bc720_0, v0x20bc660_0, v0x20bc8c0_0, v0x20bc7c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x208b900;
T_7 ;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_7.3 ;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x208b900;
T_8 ;
    %wait E_0x2085b30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20bcfb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20bcfb0_0, 4, 32;
    %load/vec4 v0x20bd130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20bcfb0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20bcfb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20bcfb0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20bc720_0;
    %load/vec4 v0x20bc720_0;
    %load/vec4 v0x20bc660_0;
    %xor;
    %load/vec4 v0x20bc720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20bcfb0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20bcfb0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x20bc8c0_0;
    %load/vec4 v0x20bc8c0_0;
    %load/vec4 v0x20bc7c0_0;
    %xor;
    %load/vec4 v0x20bc8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20bcfb0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x20bcfb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20bcfb0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/2012_q2b/iter0/response8/top_module.sv";
