// Seed: 741737907
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output tri0 id_2,
    output uwire id_3,
    input tri id_4,
    output wire id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri0 id_8,
    output wor id_9
);
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri id_3,
    output uwire id_4,
    output wire id_5
);
  assign id_0 = 1;
  wire id_7;
  module_0(
      id_1, id_5, id_5, id_0, id_2, id_0, id_1, id_1, id_2, id_5
  );
endmodule
