<?xml version="1.0"?>
<!--
////////////////////////////////////////////////////////////////////////////////
# THIS FILE WAS AUTOMATICALLY GENERATED FROM DO NOT EDIT
////////////////////////////////////////////////////////////////////////////////
-->
<!-- Heterogeneous FPGA Architecture with Carry Chain for VPR8

  - The chip layout is organized with a array of Configurable Logic Blocks (CLBs)
    surrounded by a ring of I/Os.

  Author: Kevin Liao, Tarachand Pagarani
-->
<architecture>
  <!--
       ODIN II specific config begins
       Describes the types of user-specified netlist blocks (in blif, this corresponds to
       ".model [type_of_block]") that this architecture supports.

       Note: Basic LUTs, I/Os, and flip-flops are not included here as there are
       already special structures in blif (.names, .input, .output, and .latch)
       that describe them.
  -->
  <models>
    <model name="io">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="outpad"/>
      </input_ports>
      <output_ports>
        <port name="inpad"/>
      </output_ports>
    </model>
    <model name="frac_lut6">
      <input_ports>
        <port name="in" combinational_sink_ports="lut4_out lut5_out lut6_out"/>
      </input_ports>
      <output_ports>
        <port name="lut4_out"/>
        <port name="lut5_out"/>
        <port name="lut6_out"/>
      </output_ports>
    </model>
    <model name="adder_carry">
      <input_ports>
        <port name="p" combinational_sink_ports="sumout cout"/>
        <port name="g" combinational_sink_ports="sumout cout"/>
        <port name="cin" combinational_sink_ports="sumout cout"/>
      </input_ports>
      <output_ports>
        <port name="sumout"/>
        <port name="cout"/>
      </output_ports>
    </model>
    <!-- Flipflop models definition starts -->
    <model name="dff">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffn">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffsre">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="C" is_clock="1"/>
        <port name="E" clock="C"/>
        <port name="R" clock="C"/>
        <port name="S" clock="C"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffnsre">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="C" is_clock="1"/>
        <port name="E" clock="C"/>
        <port name="R" clock="C"/>
        <port name="S" clock="C"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="sdffsre">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="C" is_clock="1"/>
        <port name="E" clock="C"/>
        <port name="R" clock="C"/>
        <port name="S" clock="C"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="sdffnsre">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="C" is_clock="1"/>
        <port name="E" clock="C"/>
        <port name="R" clock="C"/>
        <port name="S" clock="C"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="latch">
      <input_ports>
        <port name="G" is_clock="1"/>
        <port name="D" clock="G"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="G"/>
      </output_ports>
    </model>
    <model name="latchn">
      <input_ports>
        <port name="G" is_clock="1"/>
        <port name="D" clock="G"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="G"/>
      </output_ports>
    </model>
    <model name="latchsre">
      <input_ports>
        <port name="G" is_clock="1"/>
        <port name="E" clock="G"/>
        <port name="R" clock="G"/>
        <port name="S" clock="G"/>
        <port name="D" clock="G"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="G"/>
      </output_ports>
    </model>
    <model name="latchnsre">
      <input_ports>
        <port name="G" is_clock="1"/>
        <port name="E" clock="G"/>
        <port name="R" clock="G"/>
        <port name="S" clock="G"/>
        <port name="D" clock="G"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="G"/>
      </output_ports>
    </model>
    <model name="io_scff">
      <input_ports>
        <port name="D" clock="clk"/>
        <port name="SI" clock="clk"/>
        <port name="reset" clock="clk"/>
        <port name="clk" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="clk"/>
      </output_ports>
    </model>
    <model name="scff">
      <input_ports>
        <port name="D" clock="clk"/>
        <port name="SI" clock="clk"/>
        <port name="S" clock="clk"/>
        <port name="R" clock="clk"/>
        <!--port name="SYNC_S" clock="clk"/-->
        <!--port name="SYNC_R" clock="clk"/-->
        <port name="E" clock="clk"/>
        <port name="clk" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="clk"/>
        <port name="SO" clock="clk"/>
      </output_ports>
    </model>
    <!-- model name="sh_dff">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model-->
    <model name="clock_inverter">
      <input_ports>
        <port name="a"/>
      </input_ports>
      <output_ports>
        <port name="z"/>
      </output_ports>
    </model>
    <model name="inverter">
      <input_ports>
        <port name="a"/>
      </input_ports>
      <output_ports>
        <port name="z"/>
      </output_ports>
    </model>
    <model name="logic0">
      <input_ports>
      </input_ports>
      <output_ports>
        <port name="logic0"/>
      </output_ports>
    </model>
    <model name="logic1">
      <input_ports>
      </input_ports>
      <output_ports>
        <port name="logic1"/>
      </output_ports>
    </model>
    <model name="dsp_phy">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="a_i" clock="clk"/>
        <port name="b_i" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
        <port name="shift_right" clock="clk"/>
        <port name="saturate_enable" clock="clk"/>
        <port name="round" clock="clk"/>
        <port name="subtract" clock="clk"/>
        <port name="load_acc" clock="clk"/>
        <port name="acc_fir_i" clock="clk"/>
        <port name="reset"/>
        <port name="lreset"/>
        <port name="scan_reset"/>
        <port name="sc_in"/>
      </input_ports>
      <output_ports>
        <port name="z_o"/>
        <port name="dly_b_o"/>
        <port name="sc_out"/>
      </output_ports>
    </model>
    <!-- DSP_MULT is the only mode which is purely combinatorial -->
    <model name="RS_DSP_MULT">
      <input_ports>
        <port name="a" combinational_sink_ports="z"/>
        <port name="b" combinational_sink_ports="z"/>
        <port name="unsigned_a"/>
        <port name="unsigned_b"/>
        <port name="feedback"/>
        <!-- set feedback=3'b000 for combinatorial MULT -->
      </input_ports>
      <output_ports>
        <port name="z"/>
      </output_ports>
    </model>
    <model name="RS_DSP">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="lreset"/>
        <port name="a" clock="clk"/>
        <port name="b" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
        <port name="shift_right" clock="clk"/>
        <port name="saturate_enable" clock="clk"/>
        <port name="round" clock="clk"/>
        <port name="subtract" clock="clk"/>
        <port name="load_acc" clock="clk"/>
        <port name="acc_fir" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="z" clock="clk"/>
        <port name="dly_b" clock="clk"/>
      </output_ports>
    </model>
    <model name="RS_DSP_MULT_REGIN">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="lreset"/>
        <port name="a" clock="clk"/>
        <port name="b" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="z" clock="clk"/>
      </output_ports>
    </model>
    <model name="RS_DSP_MULT_REGOUT">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="lreset"/>
        <port name="a" clock="clk"/>
        <port name="b" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="z" clock="clk"/>
      </output_ports>
    </model>
    <model name="RS_DSP_MULT_REGIN_REGOUT">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="lreset"/>
        <port name="a" clock="clk"/>
        <port name="b" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="z" clock="clk"/>
      </output_ports>
    </model>
    <model name="RS_DSP_MULTACC">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="lreset"/>
        <port name="a" clock="clk"/>
        <port name="b" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
        <port name="shift_right" clock="clk"/>
        <port name="saturate_enable" clock="clk"/>
        <port name="round" clock="clk"/>
        <port name="subtract" clock="clk"/>
        <port name="load_acc" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="z" clock="clk"/>
      </output_ports>
    </model>
    <model name="RS_DSP_MULTACC_REGIN">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="lreset"/>
        <port name="a" clock="clk"/>
        <port name="b" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
        <port name="shift_right" clock="clk"/>
        <port name="saturate_enable" clock="clk"/>
        <port name="round" clock="clk"/>
        <port name="subtract" clock="clk"/>
        <port name="load_acc" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="z" clock="clk"/>
      </output_ports>
    </model>
    <model name="RS_DSP_MULTACC_REGOUT">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="lreset"/>
        <port name="a" clock="clk"/>
        <port name="b" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
        <port name="shift_right" clock="clk"/>
        <port name="saturate_enable" clock="clk"/>
        <port name="round" clock="clk"/>
        <port name="subtract" clock="clk"/>
        <port name="load_acc" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="z" clock="clk"/>
      </output_ports>
    </model>
    <model name="RS_DSP_MULTACC_REGIN_REGOUT">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="lreset"/>
        <port name="a" clock="clk"/>
        <port name="b" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
        <port name="shift_right" clock="clk"/>
        <port name="saturate_enable" clock="clk"/>
        <port name="round" clock="clk"/>
        <port name="subtract" clock="clk"/>
        <port name="load_acc" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="z" clock="clk"/>
      </output_ports>
    </model>
    <model name="RS_DSP_MULTADD">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="lreset"/>
        <port name="a" clock="clk"/>
        <port name="b" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
        <port name="shift_right" clock="clk"/>
        <port name="saturate_enable" clock="clk"/>
        <port name="round" clock="clk"/>
        <port name="subtract" clock="clk"/>
        <port name="load_acc" clock="clk"/>
        <port name="acc_fir" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="z" clock="clk"/>
        <port name="dly_b" clock="clk"/>
      </output_ports>
    </model>
    <model name="RS_DSP_MULTADD_REGIN">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="lreset"/>
        <port name="a" clock="clk"/>
        <port name="b" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
        <port name="shift_right" clock="clk"/>
        <port name="saturate_enable" clock="clk"/>
        <port name="round" clock="clk"/>
        <port name="subtract" clock="clk"/>
        <port name="load_acc" clock="clk"/>
        <port name="acc_fir" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="z" clock="clk"/>
        <port name="dly_b" clock="clk"/>
      </output_ports>
    </model>
    <model name="RS_DSP_MULTADD_REGOUT">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="lreset"/>
        <port name="a" clock="clk"/>
        <port name="b" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
        <port name="shift_right" clock="clk"/>
        <port name="saturate_enable" clock="clk"/>
        <port name="round" clock="clk"/>
        <port name="subtract" clock="clk"/>
        <port name="load_acc" clock="clk"/>
        <port name="acc_fir" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="z" clock="clk"/>
        <port name="dly_b" clock="clk"/>
      </output_ports>
    </model>
    <model name="RS_DSP_MULTADD_REGIN_REGOUT">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="lreset"/>
        <port name="a" clock="clk"/>
        <port name="b" clock="clk"/>
        <port name="feedback" clock="clk"/>
        <port name="unsigned_a" clock="clk"/>
        <port name="unsigned_b" clock="clk"/>
        <port name="shift_right" clock="clk"/>
        <port name="saturate_enable" clock="clk"/>
        <port name="round" clock="clk"/>
        <port name="subtract" clock="clk"/>
        <port name="load_acc" clock="clk"/>
        <port name="acc_fir" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="z" clock="clk"/>
        <port name="dly_b" clock="clk"/>
      </output_ports>
    </model>
    <!--BRAM models-->
    <model name="byp_reg18">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="d" clock="clk"/>
        <port name="reset"/>
        <port name="sr" clock="clk"/>
        <port name="en" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="q" clock="clk"/>
      </output_ports>
    </model>
    <model name="BRAM_BYPASS">
      <input_ports>
        <port name="d" combinational_sink_ports="q"/>
      </input_ports>
      <output_ports>
        <port name="q"/>
      </output_ports>
    </model>
    <model name="BRAM_REGISTER">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="d" clock="clk"/>
        <port name="sr" clock="clk"/>
        <port name="en" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="q" clock="clk"/>
      </output_ports>
    </model>
    <model name="BRAM_REGISTER_ASYNCSR">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="d" clock="clk"/>
        <port name="sr" clock="clk"/>
        <port name="en" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="q" clock="clk"/>
      </output_ports>
    </model>
    <model name="bram_phy">
      <input_ports>
        <port name="WDATA_A1_i" clock="CLK_A1_i"/>
        <port name="WDATA_A2_i" clock="CLK_A2_i"/>
        <port name="ADDR_A1_i" clock="CLK_A1_i"/>
        <port name="ADDR_A2_i" clock="CLK_A2_i"/>
        <port name="CLK_A1_i" is_clock="1"/>
        <port name="CLK_A2_i" is_clock="1"/>
        <port name="REN_A1_i" clock="CLK_A1_i"/>
        <port name="REN_A2_i" clock="CLK_A2_i"/>
        <port name="WEN_A1_i" clock="CLK_A1_i"/>
        <port name="WEN_A2_i" clock="CLK_A2_i"/>
        <port name="BE_A1_i" clock="CLK_A1_i"/>
        <port name="BE_A2_i" clock="CLK_A2_i"/>
        <port name="FLUSH1_i" clock="CLK_A1_i"/>
        <port name="WDATA_B1_i" clock="CLK_B1_i"/>
        <port name="WDATA_B2_i" clock="CLK_B2_i"/>
        <port name="ADDR_B1_i" clock="CLK_B1_i"/>
        <port name="ADDR_B2_i" clock="CLK_B2_i"/>
        <port name="CLK_B1_i" is_clock="1"/>
        <port name="CLK_B2_i" is_clock="1"/>
        <port name="REN_B1_i" clock="CLK_B1_i"/>
        <port name="REN_B2_i" clock="CLK_B2_i"/>
        <port name="WEN_B1_i" clock="CLK_B1_i"/>
        <port name="WEN_B2_i" clock="CLK_B2_i"/>
        <port name="BE_B1_i" clock="CLK_B1_i"/>
        <port name="BE_B2_i" clock="CLK_B2_i"/>
        <port name="FLUSH2_i" clock="CLK_B1_i"/>
        <port name="RAM_ID_i"/>
        <port name="PL_INIT_i"/>
        <port name="PL_ENA_i"/>
        <port name="PL_REN_i"/>
        <port name="PL_CLK_i" is_clock="1"/>
        <port name="PL_WEN_i"/>
        <port name="PL_ADDR_i"/>
        <port name="PL_DATA_i"/>
        <port name="reset"/>
        <port name="scan_reset"/>
        <port name="sc_in"/>
      </input_ports>
      <output_ports>
        <port name="RDATA_A1_o" clock="CLK_A1_i"/>
        <port name="RDATA_A2_o" clock="CLK_A2_i"/>
        <port name="RDATA_B1_o" clock="CLK_B1_i"/>
        <port name="RDATA_B2_o" clock="CLK_B2_i"/>
        <port name="PL_INIT_o"/>
        <port name="PL_ENA_o"/>
        <port name="PL_REN_o"/>
        <port name="PL_CLK_o"/>
        <port name="PL_WEN_o"/>
        <port name="PL_ADDR_o"/>
        <port name="PL_DATA_o"/>
        <port name="sc_out"/>
      </output_ports>
    </model>
    <!--bram_phy-->
    <model name="TDP36K">
      <input_ports>
        <port name="WDATA_A1" clock="CLK_A1"/>
        <port name="WDATA_A2" clock="CLK_A2"/>
        <port name="ADDR_A1" clock="CLK_A1"/>
        <port name="ADDR_A2" clock="CLK_A2"/>
        <port name="CLK_A1" is_clock="1"/>
        <port name="CLK_A2" is_clock="1"/>
        <port name="REN_A1" clock="CLK_A1"/>
        <port name="REN_A2" clock="CLK_A2"/>
        <port name="WEN_A1" clock="CLK_A1"/>
        <port name="WEN_A2" clock="CLK_A2"/>
        <port name="BE_A1" clock="CLK_A1"/>
        <port name="BE_A2" clock="CLK_A2"/>
        <port name="FLUSH1" clock="CLK_A1"/>
        <port name="WDATA_B1" clock="CLK_B1"/>
        <port name="WDATA_B2" clock="CLK_B2"/>
        <port name="ADDR_B1" clock="CLK_B1"/>
        <port name="ADDR_B2" clock="CLK_B2"/>
        <port name="CLK_B1" is_clock="1"/>
        <port name="CLK_B2" is_clock="1"/>
        <port name="REN_B1" clock="CLK_B1"/>
        <port name="REN_B2" clock="CLK_B2"/>
        <port name="WEN_B1" clock="CLK_B1"/>
        <port name="WEN_B2" clock="CLK_B2"/>
        <port name="BE_B1" clock="CLK_B1"/>
        <port name="BE_B2" clock="CLK_B2"/>
        <port name="FLUSH2" clock="CLK_B1"/>
      </input_ports>
      <output_ports>
        <port name="RDATA_A1" clock="CLK_A1"/>
        <port name="RDATA_A2" clock="CLK_A2"/>
        <port name="RDATA_B1" clock="CLK_B1"/>
        <port name="RDATA_B2" clock="CLK_B2"/>
      </output_ports>
    </model>
  </models>
  <tiles>
    <!-- Each I/O tile includes a GPIO -->
    <!-- IOs go on the periphery of the FPGA, for consistency,
         make it physically equivalent on all sides so that only one definition of I/Os is needed.
         If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA

         Each input of the tile can be driven by 15% of routing tracks
         Each output of the tile can drive 10% of routing tracks
    -->
    <!-- - - - - - - - - - - Common io_top- - - - - - - - - - -->
    <tile name="io_top" capacity="24" area="0">
      <equivalent_sites>
        <site pb_type="io"/>
      </equivalent_sites>
      <clock name="clk" num_pins="16"/>
      <!--original 4-->
      <input name="f2a_i" num_pins="1"/>
      <output name="a2f_o" num_pins="1"/>
      <input name="sc_in" num_pins="1"/>
      <output name="sc_out" num_pins="1"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <input name="scan_reset" num_pins="1" is_non_clock_global="true"/>
      <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.15">
        <!-- SIZE OF CBs and SB -->
        <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
        <fc_override port_name="scan_reset" fc_type="frac" fc_val="0"/>
      </fc>
      <pinlocations pattern="custom">
        <loc side="top">io_top[11:0].a2f_o io_top[13:0].f2a_i</loc>
        <loc side="right">io_top[23:12].a2f_o io_top[23:14].f2a_i</loc>
        <loc side="left">io_top.sc_in io_top.sc_out</loc>
        <loc side="bottom">io_top.clk  io_top.reset io_top.scan_reset</loc>
      </pinlocations>
    </tile>
    <!-- - - - - - - - - - - - - end io declaration - - - - - - - -->
    <!-- - - - - - - - - - - Common io_right- - - - - - - - - - -->
    <tile name="io_right" capacity="24" area="0">
      <equivalent_sites>
        <site pb_type="io"/>
      </equivalent_sites>
      <clock name="clk" num_pins="16"/>
      <!--original 4-->
      <input name="f2a_i" num_pins="1"/>
      <output name="a2f_o" num_pins="1"/>
      <input name="sc_in" num_pins="1"/>
      <output name="sc_out" num_pins="1"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <input name="scan_reset" num_pins="1" is_non_clock_global="true"/>
      <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.15">
        <!-- SIZE OF CBs and SB -->
        <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
        <fc_override port_name="scan_reset" fc_type="frac" fc_val="0"/>
      </fc>
      <pinlocations pattern="custom">
        <loc side="top">io_right[11:0].a2f_o io_right[13:0].f2a_i</loc>
        <loc side="right">io_right[23:12].a2f_o io_right[23:14].f2a_i</loc>
        <loc side="left">io_right.sc_in io_right.sc_out</loc>
        <loc side="bottom">io_right.clk io_right.reset io_right.scan_reset</loc>
      </pinlocations>
    </tile>
    <!-- - - - - - - - - - - - - end io declaration - - - - - - - -->
    <!-- - - - - - - - - - - Common io_bottom- - - - - - - - - - -->
    <tile name="io_bottom" capacity="24" area="0">
      <equivalent_sites>
        <site pb_type="io"/>
      </equivalent_sites>
      <clock name="clk" num_pins="16"/>
      <!--original 4-->
      <input name="f2a_i" num_pins="1"/>
      <output name="a2f_o" num_pins="1"/>
      <input name="sc_in" num_pins="1"/>
      <output name="sc_out" num_pins="1"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <input name="scan_reset" num_pins="1" is_non_clock_global="true"/>
      <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.15">
        <!-- SIZE OF CBs and SB -->
        <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
        <fc_override port_name="scan_reset" fc_type="frac" fc_val="0"/>
      </fc>
      <pinlocations pattern="custom">
        <loc side="top">io_bottom[11:0].a2f_o io_bottom[13:0].f2a_i</loc>
        <loc side="right">io_bottom[23:12].a2f_o io_bottom[23:14].f2a_i</loc>
        <loc side="left">io_bottom.sc_in io_bottom.sc_out</loc>
        <loc side="bottom">io_bottom.clk  io_bottom.reset io_bottom.scan_reset</loc>
      </pinlocations>
    </tile>
    <!-- - - - - - - - - - - - - end io declaration - - - - - - - -->
    <!-- - - - - - - - - - - Common io_left- - - - - - - - - - -->
    <tile name="io_left" capacity="24" area="0">
      <equivalent_sites>
        <site pb_type="io"/>
      </equivalent_sites>
      <clock name="clk" num_pins="16"/>
      <!--original 4-->
      <input name="f2a_i" num_pins="1"/>
      <output name="a2f_o" num_pins="1"/>
      <input name="sc_in" num_pins="1"/>
      <output name="sc_out" num_pins="1"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <input name="scan_reset" num_pins="1" is_non_clock_global="true"/>
      <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.15">
        <!-- SIZE OF CBs and SB -->
        <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
        <fc_override port_name="scan_reset" fc_type="frac" fc_val="0"/>
      </fc>
      <pinlocations pattern="custom">
        <loc side="top">io_left[11:0].a2f_o io_left[13:0].f2a_i</loc>
        <loc side="right">io_left[23:12].a2f_o io_left[23:14].f2a_i</loc>
        <loc side="left">io_left.sc_in io_left.sc_out</loc>
        <loc side="bottom">io_left.clk  io_left.reset io_left.scan_reset</loc>
      </pinlocations>
    </tile>
    <!-- - - - - - - - - - - - - end io declaration - - - - - - - -->
    <!-- Each CLB tile includes a Configurable Logic Block (CLB)
         Each input of the tile can be driven by 15% of routing tracks
         Each output of the tile can drive 15% of routing tracks
      -->
    <tile name="clb" area="53894">
      <equivalent_sites>
        <site pb_type="clb"/>
      </equivalent_sites>
      <input name="I0" num_pins="8" equivalent="full"/>
      <input name="I1" num_pins="8" equivalent="full"/>
      <input name="I2" num_pins="8" equivalent="full"/>
      <input name="I3" num_pins="8" equivalent="full"/>
      <input name="sc_in" num_pins="4"/>
      <!-- 1->4 -->
      <input name="cin" num_pins="1"/>
      <!--input name="cin_init" num_pins="1"/-->
      <input name="sr0" num_pins="1"/>
      <!-- FIX: make dual function set/reset; temp function= reset (low-true) -->
      <input name="sr1" num_pins="1"/>
      <!-- FIX: make dual function set/reset; temp function= set (low-true) -->
      <!--input name="set" num_pins="1"/-->
      <!--input name="lreset" num_pins="1"/-->
      <!-- logical (soft) reset -->
      <!--input name="sync_set" num_pins="1"/-->
      <!--input name="sync_reset" num_pins="1"/-->
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <!-- global reset -->
      <input name="scan_reset" num_pins="1" is_non_clock_global="true"/>
      <!--input name="enable" num_pins="1"/-->
      <input name="en1" num_pins="2"/>
      <!-- 2 enables for lower 4 FLEs -->
      <input name="en0" num_pins="2"/>
      <!-- 2 enables for upper 4 FLEs -->
      <output name="O" num_pins="16" equivalent="none"/>
      <output name="Ofast" num_pins="8" equivalent="none"/>
      <!-- fast LUT6 outputs -->
      <output name="sc_out" num_pins="4"/>
      <!-- 1->4 -->
      <output name="cout" num_pins="1"/>
      <clock name="clk" num_pins="16"/>
      <!-- 4->16 -->
      <!-- Each input of the tile can be driven by 15% of routing tracks
           Each output of the tile can drive 15% of routing tracks
           There are two pins (sc_in, sc_out) has not connection
           to routing tracks. There are directed wired from/to adjacent CLBs
        -->
      <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.15">
        <!-- CONTROLS SIZE OF CBs and SB -->
        <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        <fc_override port_name="cin" fc_type="frac" fc_val="0"/>
        <fc_override port_name="cout" fc_type="frac" fc_val="0"/>
        <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
        <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
        <fc_override port_name="scan_reset" fc_type="frac" fc_val="0"/>
      </fc>
      <!-- Highly recommand to customize pin location when direct connection is used!!! -->
      <!-- To ensure best tileable routing architecture (minimize the number of unique SBs
           We keep all the pins that touch routing architecture on the right and bottom sides of the tile
           Top side pins are mainly for direct connections
      -->
      <pinlocations pattern="custom">
        <!-- 2 merged sets/resets -->
        <!-- 2x2-bit enables -->
        <loc side="left"> clb.clk clb.scan_reset clb.reset clb.sc_in</loc>
        <!--loc side="top">  clb.cin clb.en0 clb.en1 clb.cin_init -->
        <loc side="top">  clb.cin clb.en0 clb.en1
                          clb.I0[7:0] clb.I1[7:0] clb.O[7:0] clb.Ofast[7:4]</loc>
        <!--loc side="right">clb.set clb.lreset clb.sync_set clb.sync_reset  -->
        <loc side="right">clb.sr0 clb.sr1
                          clb.I2[7:0] clb.I3[7:0] clb.O[15:8] clb.sc_out clb.Ofast[3:0]</loc>
        <loc side="bottom">clb.cout</loc>
      </pinlocations>
    </tile>
    <!--clb-->
    <tile name="dsp" height="3" width="1" area="548000">
      <!-- 65 Inputs and 56 outputs -->
      <equivalent_sites>
        <site pb_type="dsp"/>
      </equivalent_sites>
      <input name="a_i" num_pins="20" equivalent="none"/>
      <input name="b_i" num_pins="18" equivalent="none"/>
      <input name="acc_fir_i" num_pins="6" equivalent="none"/>
      <input name="load_acc" num_pins="1"/>
      <input name="feedback" num_pins="3"/>
      <input name="unsigned_a" num_pins="1"/>
      <input name="unsigned_b" num_pins="1"/>
      <input name="saturate_enable" num_pins="1"/>
      <input name="shift_right" num_pins="6"/>
      <input name="round" num_pins="1"/>
      <input name="subtract" num_pins="1"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <input name="sr" num_pins="1"/>
      <clock name="clk" num_pins="16"/>
      <!--4->16-->
      <input name="sc_in" num_pins="12"/>
      <!--3->12-->
      <input name="scan_reset" num_pins="1" is_non_clock_global="true"/>
      <output name="z_o" num_pins="46" equivalent="none"/>
      <output name="dly_b_o" num_pins="18" equivalent="none"/>
      <output name="sc_out" num_pins="12"/>
      <!--3->12-->
      <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.15">
        <!-- SIZE OF CBs and SB -->
        <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
        <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        <fc_override port_name="scan_reset" fc_type="frac" fc_val="0"/>
      </fc>
      <pinlocations pattern="custom">
        <loc side="left" yoffset="0">dsp.clk dsp.sc_in dsp.sc_out dsp.reset dsp.scan_reset</loc>
        <!-- right side : first line outputs, remaining inputs -->
        <!-- O: 12 I: 6+6+2+2 = 16 -->
        <!-- O: 04 I: 6+6+2+2 = 16 -->
        <!-- O: 12 I: 6+6+2+2 = 16 -->
        <loc side="right" yoffset="2">dsp.z_o[29:18]
                dsp.a_i[5:0]    dsp.b_i[5:0]    dsp.acc_fir_i[1:0] dsp.shift_right[1:0]
        </loc>
        <loc side="right" yoffset="1">dsp.z_o[33:30]
                dsp.a_i[11:6]   dsp.b_i[11:6]   dsp.acc_fir_i[3:2] dsp.shift_right[3:2]
        </loc>
        <loc side="right" yoffset="0"> dsp.z_o[45:34]
                dsp.a_i[17:12]  dsp.b_i[17:12]  dsp.acc_fir_i[5:4] dsp.shift_right[5:4]
        </loc>
        <!-- top side : first line outputs, remaining inputs -->
        <!-- O: 6*3 = 12 I: 3+1+1+1 = 6 -->
        <!-- O: 6*3 = 12 I: 3+1+1+1 = 6 -->
        <!-- O: 6*3 = 12 I: 2+1+1+1 = 5 -->
        <loc side="top" yoffset="2">dsp.dly_b_o[17:12] dsp.z_o[17:12]
            dsp.feedback dsp.load_acc dsp.sr dsp.unsigned_a
        </loc>
        <loc side="top" yoffset="1">dsp.dly_b_o[11:6]  dsp.z_o[11:6]
            dsp.unsigned_b dsp.saturate_enable
        </loc>
        <loc side="top" yoffset="0"> dsp.dly_b_o[5:0]  dsp.z_o[5:0]
            dsp.a_i[19:18]  dsp.round dsp.subtract 
        </loc>
      </pinlocations>
    </tile>
    <!--dsp-->
    <tile name="bram" height="3" width="1" area="548000">
      <equivalent_sites>
        <site pb_type="bram"/>
      </equivalent_sites>
      <clock name="clk" num_pins="16"/>
      <input name="sr" num_pins="4"/>
      <input name="en" num_pins="4"/>
      <input name="WDATA_A1_i" num_pins="18"/>
      <input name="WDATA_A2_i" num_pins="18"/>
      <output name="RDATA_A1_o" num_pins="18"/>
      <output name="RDATA_A2_o" num_pins="18"/>
      <input name="ADDR_A1_i" num_pins="15"/>
      <input name="ADDR_A2_i" num_pins="14"/>
      <input name="BE_A1_i" num_pins="2"/>
      <input name="BE_A2_i" num_pins="2"/>
      <input name="WDATA_B1_i" num_pins="18"/>
      <input name="WDATA_B2_i" num_pins="18"/>
      <output name="RDATA_B1_o" num_pins="18"/>
      <output name="RDATA_B2_o" num_pins="18"/>
      <input name="ADDR_B1_i" num_pins="15"/>
      <input name="ADDR_B2_i" num_pins="14"/>
      <input name="BE_B1_i" num_pins="2"/>
      <input name="BE_B2_i" num_pins="2"/>
      <!-- - - - - - - - - NC - - - - - - - - -->
      <input name="REN_A1_i" num_pins="1"/>
      <input name="REN_A2_i" num_pins="1"/>
      <input name="WEN_A1_i" num_pins="1"/>
      <input name="WEN_A2_i" num_pins="1"/>
      <input name="REN_B1_i" num_pins="1"/>
      <input name="REN_B2_i" num_pins="1"/>
      <input name="WEN_B1_i" num_pins="1"/>
      <input name="WEN_B2_i" num_pins="1"/>
      <input name="FLUSH1_i" num_pins="1"/>
      <input name="FLUSH2_i" num_pins="1"/>
      <input name="RAM_ID_i" num_pins="20"/>
      <input name="PL_INIT_i" num_pins="1"/>
      <input name="PL_ENA_i" num_pins="1"/>
      <input name="PL_REN_i" num_pins="1"/>
      <clock name="PL_CLK_i" num_pins="1"/>
      <input name="PL_WEN_i" num_pins="2"/>
      <input name="PL_ADDR_i" num_pins="32"/>
      <input name="PL_DATA_i" num_pins="36"/>
      <output name="PL_INIT_o" num_pins="1"/>
      <output name="PL_ENA_o" num_pins="1"/>
      <output name="PL_REN_o" num_pins="1"/>
      <output name="PL_CLK_o" num_pins="1"/>
      <output name="PL_WEN_o" num_pins="2"/>
      <output name="PL_DATA_o" num_pins="36"/>
      <output name="PL_ADDR_o" num_pins="32"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <input name="scan_reset" num_pins="1" is_non_clock_global="true"/>
      <input name="sc_in" num_pins="24"/>
      <output name="sc_out" num_pins="24"/>
      <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.15">
        <!-- SIZE OF CBs and SB -->
        <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
        <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
        <fc_override port_name="RAM_ID_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_INIT_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_ENA_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_REN_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_CLK_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_WEN_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_ADDR_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_DATA_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_INIT_o" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_ENA_o" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_REN_o" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_CLK_o" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_WEN_o" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_ADDR_o" fc_type="frac" fc_val="0"/>
        <fc_override port_name="PL_DATA_o" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
        <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        <fc_override port_name="scan_reset" fc_type="frac" fc_val="0"/>
        <!-- Additional overrides -->
        <fc_override port_name="FLUSH1_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="FLUSH2_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="REN_A1_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="REN_A2_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="WEN_A1_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="WEN_A2_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="REN_B1_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="REN_B2_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="WEN_B1_i" fc_type="frac" fc_val="0"/>
        <fc_override port_name="WEN_B2_i" fc_type="frac" fc_val="0"/>
      </fc>
      <pinlocations pattern="custom">
        <!-- These are override pin assignment does not affect routing around it -->
        <loc side="left" yoffset="0"> bram.sc_in bram.sc_out bram.scan_reset bram.clk bram.reset </loc>
        <loc side="left" yoffset="1"> bram.RAM_ID_i  bram.PL_INIT_i bram.PL_ENA_i   bram.PL_REN_i
                                      bram.PL_CLK_i  bram.PL_WEN_i  bram.PL_ADDR_i  bram.PL_DATA_i
                                      bram.PL_INIT_o bram.PL_ENA_o  bram.PL_REN_o   bram.PL_CLK_o
                                      bram.PL_WEN_o  bram.PL_ADDR_o bram.PL_DATA_o  bram.REN_A1_i
                                      bram.REN_A2_i  bram.WEN_A1_i  bram.WEN_A2_i
                                      bram.FLUSH1_i  bram.FLUSH2_i
                                      bram.REN_B1_i  bram.REN_B2_i  bram.WEN_B1_i bram.WEN_B2_i </loc>
        <!-- right side : first line outputs, remaining inputs -->
        <loc side="right" yoffset="2"><!-- O: 4*3 = 12 --><!-- I: 4*3 = 12 --><!-- I: 4*3 = 12 -->
          bram.RDATA_A1_o[2:0] bram.RDATA_A2_o[2:0] bram.RDATA_B1_o[2:0] bram.RDATA_B2_o[2:0]
          bram.WDATA_A1_i[2:0] bram.WDATA_A2_i[2:0] bram.WDATA_B1_i[2:0] bram.WDATA_B2_i[2:0]
          bram.ADDR_A1_i[2:0]  bram.ADDR_A2_i[2:0]  bram.ADDR_B1_i[2:0]  bram.ADDR_B2_i[2:0]
          bram.sr bram.en
        </loc>
        <loc side="right" yoffset="1"><!-- O: 4*3 = 12 --><!-- I: 4*3 = 12 --><!-- I: 4*3 = 12 -->
          bram.RDATA_A1_o[5:3] bram.RDATA_A2_o[5:3] bram.RDATA_B1_o[5:3] bram.RDATA_B2_o[5:3]
          bram.WDATA_A1_i[5:3] bram.WDATA_A2_i[5:3] bram.WDATA_B1_i[5:3] bram.WDATA_B2_i[5:3]
          bram.ADDR_A1_i[5:3]  bram.ADDR_A2_i[5:3]  bram.ADDR_B1_i[5:3]  bram.ADDR_B2_i[5:3]
        </loc>
        <loc side="right" yoffset="0"><!-- O: 4*3 = 12 --><!-- I: 4*3 = 12 --><!-- I: 4*3 = 12 -->
            bram.RDATA_A1_o[8:6] bram.RDATA_A2_o[8:6] bram.RDATA_B1_o[8:6] bram.RDATA_B2_o[8:6]
            bram.WDATA_A1_i[8:6] bram.WDATA_A2_i[8:6] bram.WDATA_B1_i[8:6] bram.WDATA_B2_i[8:6]
            bram.ADDR_A1_i[8:6]  bram.ADDR_A2_i[8:6]  bram.ADDR_B1_i[8:6]  bram.ADDR_B2_i[8:6]
        </loc>
        <!-- top side : first line outputs, remaining inputs -->
        <loc side="top" yoffset="2"><!-- O: 4*3 = 12 --><!-- I: 4*3 = 12 --><!-- I: 4*2 = 8 --><!-- I: 2*1 + 1 = 3 -->
            bram.RDATA_A1_o[11:9] bram.RDATA_A2_o[11:9] bram.RDATA_B1_o[11:9] bram.RDATA_B2_o[11:9]
            bram.WDATA_A1_i[11:9] bram.WDATA_A2_i[11:9] bram.WDATA_B1_i[11:9] bram.WDATA_B2_i[11:9]
            bram.ADDR_A1_i[10:9]  bram.ADDR_B1_i[10:9]  bram.ADDR_A2_i[10:9]  bram.ADDR_B2_i[10:9]
            bram.BE_B1_i          bram.BE_A2_i[0:0]
        </loc>
        <loc side="top" yoffset="1"><!-- O: 4*3 = 12 --><!-- I: 4*3 = 12 --><!-- I: 4*2 = 8 --><!-- I: 2*1 + 1 = 3 -->
            bram.RDATA_A1_o[14:12] bram.RDATA_A2_o[14:12] bram.RDATA_B1_o[14:12] bram.RDATA_B2_o[14:12]
            bram.WDATA_A1_i[14:12] bram.WDATA_A2_i[14:12] bram.WDATA_B1_i[14:12] bram.WDATA_B2_i[14:12]
            bram.ADDR_A1_i[12:11]  bram.ADDR_B1_i[12:11]  bram.ADDR_A2_i[12:11]  bram.ADDR_B2_i[12:11]
            bram.BE_B2_i           bram.BE_A2_i[1:1]
        </loc>
        <loc side="top" yoffset="0"><!-- O: 4*3 = 12 --><!-- I: 4*3 = 12 --><!-- I: 2*2 + 1*2 = 6 --><!-- I: 2*1 = 2 -->
            bram.RDATA_A1_o[17:15] bram.RDATA_A2_o[17:15] bram.RDATA_B1_o[17:15] bram.RDATA_B2_o[17:15]
            bram.WDATA_A1_i[17:15] bram.WDATA_A2_i[17:15] bram.WDATA_B1_i[17:15] bram.WDATA_B2_i[17:15]
            bram.ADDR_A1_i[14:13]  bram.ADDR_B1_i[14:13]  bram.ADDR_A2_i[13:13]  bram.ADDR_B2_i[13:13]
            bram.BE_A1_i
        </loc>
      </pinlocations>
    </tile>
    <!--bram-->
  </tiles>
  <!-- ODIN II specific config ends -->
  <!-- Physical descriptions begin -->
  <!-- Apply tileable routing architecture.
       This is strongly recommended if you want to PnR large FPGA fabric
    -->
  <device>
    <sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
    <!-- The grid_logic_tile_area below will be used for all blocks that do not explicitly set their own (non-routing)
         area; set to 0 since we explicitly set the area of all blocks currently in this architecture file.
      -->
    <area grid_logic_tile_area="0"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.000000"/>
      <y distr="uniform" peak="1.000000"/>
    </chan_width_distr>
    <!-- Use Wilton-style connecting pattern in switch block
         Each routing track has access to only three other routing tracks
         (one per each side of the switch block except the side where the routing track locates)
      -->
    <switch_block type="wilton" fs="3" sub_type="subset" sub_fs="3"/>
    <connection_block input_switch_name="ipin_cblock"/>
  </device>
  <switchlist>
    <switch type="mux" name="ipin_cblock" R="0." Cout="0." Cin="0" Tdel="1.637e-10" mux_trans_size="1.222260" buf_size="auto"/>
    <switch type="mux" name="L1_mux" R="0." Cin=".77e-15" Cout="0." Tdel="1.08e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="L2_mux" R="0." Cin=".77e-15" Cout="0." Tdel="1e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="L4_mux" R="0." Cin=".77e-15" Cout="0." Tdel="1.2e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
  </switchlist>
  <segmentlist>
    <!-- GIVE a specific name for the segment! OpenFPGA appreciate that! -->
    <!-- Uni-directional routing architecture  -->
    <segment name="L1" freq="0.20" length="1" type="unidir" Rmetal="0" Cmetal="0">
      <mux name="L1_mux"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <!--segment name="L2" freq="0.10" length="2" type="unidir" Rmetal="0" Cmetal="0">
      <mux name="L2_mux"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment-->
    <segment name="L4" freq="0.80" length="4" type="unidir" Rmetal="0" Cmetal="0">
      <mux name="L4_mux"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
  </segmentlist>
  <directlist>
    <direct name="carry_chain" from_pin="clb.cout" to_pin="clb.cin" x_offset="0" y_offset="-1" z_offset="0"/>
  </directlist>
  <complexblocklist>
    <!-- Define I/O pads begin -->
    <!-- Capacity is a unique property of I/Os, it is the maximum number of I/Os that can be placed at the same (X,Y) location on the FPGA -->
    <!-- Not sure of the area of an I/O (varies widely), and it's not relevant to the design of the FPGA core, so we're setting it to 0. -->
    <pb_type name="io">
      <clock name="clk" num_pins="16"/>
      <!--RESTRUCTURE: move 16:2 mux to seam -->
      <input name="f2a_i" num_pins="1"/>
      <output name="a2f_o" num_pins="1"/>
      <input name="sc_in" num_pins="1"/>
      <!--RESTRUCTURE to 4 scan chains, 5 IOs each-->
      <output name="sc_out" num_pins="1"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <input name="scan_reset" num_pins="1" is_non_clock_global="true"/>
      <mode name="physical" disable_packing="true">
        <pb_type name="iopad" num_pb="1">
          <clock name="clk" num_pins="1"/>
          <!--original 1-->
          <input name="f2a_i" num_pins="1"/>
          <output name="a2f_o" num_pins="1"/>
          <input name="sc_in" num_pins="1"/>
          <input name="reset" num_pins="1"/>
          <output name="sc_out" num_pins="1"/>
          <pb_type name="ff" blif_model=".subckt io_scff" num_pb="2">
            <input name="D" num_pins="1" port_class="D"/>
            <input name="SI" num_pins="1"/>
            <input name="reset" num_pins="1"/>
            <output name="Q" num_pins="1" port_class="Q"/>
            <clock name="clk" num_pins="1" port_class="clock"/>
            <T_setup value="5.98572e-11" port="ff[0:0].D" clock="clk"/>
            <T_setup value="5.98572e-11" port="ff[1:1].D" clock="clk"/>
            <T_setup value="7.06315e-11" port="ff.SI" clock="clk"/>
            <T_setup value="5.98572e-12" port="ff.reset" clock="clk"/>
            <T_clock_to_Q max="6.53908e-10" port="ff[0:0].Q" clock="clk"/>
            <T_clock_to_Q max="6.52179e-10" port="ff[1:1].Q" clock="clk"/>
          </pb_type>
          <!--ff-->
          <pb_type name="pad" blif_model=".subckt io" num_pb="1">
            <clock name="clk" num_pins="1" port_class="clock"/>
            <input name="outpad" num_pins="1"/>
            <output name="inpad" num_pins="1"/>
          </pb_type>
          <!--pad-->
          <interconnect>
            <complete name="pad-clk" input="iopad.clk" output="pad.clk"/>
            <!--2:1-->
            <complete name="ff[0:0]-clk" input="iopad.clk" output="ff.clk"/>
            <!--2:1-->
            <direct name="ff[0:0]-D" input="iopad.f2a_i" output="ff[0:0].D"/>
            <direct name="ff[1:1]-D" input="pad.inpad" output="ff[1:1].D"/>
            <direct name="ff[0:0]-DI" input="iopad.sc_in" output="ff[0:0].SI"/>
            <direct name="ff[1:1]-DI" input="ff[0:0].Q" output="ff[1:1].SI"/>
            <direct name="iopad-sc_out" input="ff[1:1].Q" output="iopad.sc_out"/>
            <complete name="complete1" input="iopad.reset" output="ff[1:0].reset"/>
            <mux name="mux1" input="iopad.f2a_i ff[0:0].Q" output="pad.outpad">
              <delay_constant max="1.17572e-10" min="1.0829e-10" in_port="iopad.f2a_i" out_port="pad.outpad"/>
              <delay_constant max="1.22454e-10" min="1.10841e-10" in_port="ff[0:0].Q" out_port="pad.outpad"/>
            </mux>
            <mux name="mux2" input="pad.inpad ff[1:1].Q" output="iopad.a2f_o">
              <delay_constant max="9.9076e-11" min="7.7936e-11" in_port="pad.inpad" out_port="iopad.a2f_o"/>
              <delay_constant max="9.7557e-11" min="7.8451e-11" in_port="ff[1:1].Q" out_port="iopad.a2f_o"/>
            </mux>
          </interconnect>
        </pb_type>
        <!--iopad-->
        <interconnect>
          <complete name="clks" input="io.clk" output="iopad.clk">
            <!--RESTRUCTURE to common 16:2 for all io in grid_io-->
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[0]" out_port="iopad.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[1]" out_port="iopad.clk"/>
            <delay_constant max="5.14103e-10" min="2.15106e-10" in_port="io.clk[2]" out_port="iopad.clk"/>
            <delay_constant max="5.0259e-10" min="2.14786e-10" in_port="io.clk[3]" out_port="iopad.clk"/>
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[4]" out_port="iopad.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[5]" out_port="iopad.clk"/>
            <delay_constant max="5.14103e-10" min="2.15106e-10" in_port="io.clk[6]" out_port="iopad.clk"/>
            <delay_constant max="5.0259e-10" min="2.14786e-10" in_port="io.clk[7]" out_port="iopad.clk"/>
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[8]" out_port="iopad.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[9]" out_port="iopad.clk"/>
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[10]" out_port="iopad.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[11]" out_port="iopad.clk"/>
            <delay_constant max="5.14103e-10" min="2.15106e-10" in_port="io.clk[12]" out_port="iopad.clk"/>
            <delay_constant max="5.0259e-10" min="2.14786e-10" in_port="io.clk[13]" out_port="iopad.clk"/>
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[14]" out_port="iopad.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[15]" out_port="iopad.clk"/>
          </complete>
          <direct name="direct3" input="io.f2a_i" output="iopad.f2a_i"/>
          <direct name="direct4" input="iopad.a2f_o" output="io.a2f_o"/>
          <direct name="direct6" input="io.sc_in" output="iopad.sc_in"/>
          <direct name="direct7" input="iopad.sc_out" output="io.sc_out"/>
          <direct name="direct8" input="io.reset" output="iopad.reset">
            <delay_constant max="5e-11" min="5e-11" in_port="io.reset" out_port="iopad.reset"/>
          </direct>
        </interconnect>
      </mode>
      <!--physical (pb_type "io")-->
      <mode name="io_output">
        <pb_type name="io_output" num_pb="1">
          <clock name="clk" num_pins="1"/>
          <input name="f2a_i" num_pins="1"/>
          <input name="reset" num_pins="1"/>
          <pb_type name="ff" num_pb="1">
            <input name="D" num_pins="1"/>
            <input name="R" num_pins="1"/>
            <output name="Q" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
            <mode name="LATCH">
              <pb_type name="LATCH" blif_model=".latch" num_pb="1" class="flipflop">
                <input name="D" num_pins="1" port_class="D"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="clk" num_pins="1" port_class="clock"/>
                <T_setup value="5.98572e-11" port="LATCH.D" clock="clk"/>
                <T_hold value="2.63372e-11" port="LATCH.D" clock="clk"/>
                <T_clock_to_Q max="6.53908e-10" port="LATCH.Q" clock="clk"/>
              </pb_type>
              <interconnect>
                <direct input="LATCH.Q" name="LATCH-Q" output="ff.Q">
                  <pack_pattern name="pack-OLATCH" in_port="LATCH.Q" out_port="ff.Q"/>
                </direct>
                <direct input="ff.D" name="LATCH-D" output="LATCH.D">
                </direct>
                <direct input="ff.clk" name="LATCH-clk" output="LATCH.clk"/>
              </interconnect>
            </mode>
            <!--LATCH-->
            <mode name="DFF">
              <pb_type name="DFF" blif_model=".subckt dff" num_pb="1">
                <input name="D" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <clock name="C" num_pins="1"/>
                <T_setup value="5.98572e-11" port="DFF.D" clock="C"/>
                <T_hold value="2.63372e-11" port="DFF.D" clock="C"/>
                <T_clock_to_Q max="6.53908e-10" port="DFF.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct input="DFF.Q" name="DFF-Q" output="ff.Q">
                  <pack_pattern name="pack-OREG" in_port="DFF.Q" out_port="ff.Q"/>
                </direct>
                <direct input="ff.D" name="DFF-D" output="DFF.D">
                </direct>
                <direct input="ff.clk" name="DFF-clk" output="DFF.C"/>
              </interconnect>
            </mode>
            <!--DFF-->
            <mode name="DFFN">
              <pb_type name="DFFN" blif_model=".subckt dffn" num_pb="1">
                <input name="D" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <clock name="C" num_pins="1"/>
                <T_setup value="5.98572e-11" port="DFFN.D" clock="C"/>
                <T_hold value="2.63372e-11" port="DFFN.D" clock="C"/>
                <T_clock_to_Q max="6.53908e-10" port="DFFN.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct input="DFFN.Q" name="DFFN-Q" output="ff.Q">
                  <pack_pattern name="pack-OREGN" in_port="DFFN.Q" out_port="ff.Q"/>
                </direct>
                <direct input="ff.D" name="DFFN-D" output="DFFN.D">
                </direct>
                <direct input="ff.clk" name="DFFN-clk" output="DFFN.C"/>
              </interconnect>
            </mode>
            <!--DFFN-->
          </pb_type>
          <!--ff-->
          <pb_type name="outpad" blif_model=".output" num_pb="1">
            <input name="outpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="ff-clk" input="io_output.clk" output="ff.clk"/>
            <direct name="ff-reset" input="io_output.reset" output="ff.R"/>
            <direct name="ff-D" input="io_output.f2a_i" output="ff.D"/>
            <mux name="mux1" input="io_output.f2a_i ff.Q" output="outpad.outpad">
              <pack_pattern name="pack-OLATCH" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-OREG" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-OREGN" in_port="ff.Q" out_port="outpad.outpad"/>
              <delay_constant max="1.17572e-10" min="1.0829e-10" in_port="io_output.f2a_i" out_port="outpad.outpad"/>
              <delay_constant max="1.22454e-10" min="1.10841e-10" in_port="ff.Q" out_port="outpad.outpad"/>
            </mux>
          </interconnect>
        </pb_type>
        <!--io_output (mode "io_output")-->
        <interconnect>
          <complete name="io_output-reset" input="io.reset" output="io_output.reset"/>
          <complete name="io_output-clk" input="io.clk" output="io_output.clk">
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[0]" out_port="io_output.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[1]" out_port="io_output.clk"/>
            <delay_constant max="5.14103e-10" min="2.15106e-10" in_port="io.clk[2]" out_port="io_output.clk"/>
            <delay_constant max="5.0259e-10" min="2.14786e-10" in_port="io.clk[3]" out_port="io_output.clk"/>
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[4]" out_port="io_output.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[5]" out_port="io_output.clk"/>
            <delay_constant max="5.14103e-10" min="2.15106e-10" in_port="io.clk[6]" out_port="io_output.clk"/>
            <delay_constant max="5.0259e-10" min="2.14786e-10" in_port="io.clk[7]" out_port="io_output.clk"/>
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[8]" out_port="io_output.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[9]" out_port="io_output.clk"/>
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[10]" out_port="io_output.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[11]" out_port="io_output.clk"/>
            <delay_constant max="5.14103e-10" min="2.15106e-10" in_port="io.clk[12]" out_port="io_output.clk"/>
            <delay_constant max="5.0259e-10" min="2.14786e-10" in_port="io.clk[13]" out_port="io_output.clk"/>
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[14]" out_port="io_output.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[15]" out_port="io_output.clk"/>
          </complete>
          <direct name="io_output-f2a_i" input="io.f2a_i" output="io_output.f2a_i"/>
        </interconnect>
      </mode>
      <!--io_output (pb_type "io")-->
      <mode name="io_input">
        <pb_type name="io_input" num_pb="1">
          <clock name="clk" num_pins="1"/>
          <output name="a2f_o" num_pins="1"/>
          <input name="reset" num_pins="1"/>
          <pb_type name="inpad" blif_model=".input" num_pb="1">
            <output name="inpad" num_pins="1"/>
          </pb_type>
          <pb_type name="ff" num_pb="1">
            <input name="D" num_pins="1" port_class="D"/>
            <output name="Q" num_pins="1" port_class="Q"/>
            <clock name="clk" num_pins="1" port_class="clock"/>
            <input name="R" num_pins="1"/>
            <mode name="LATCH">
              <pb_type name="LATCH" blif_model=".latch" num_pb="1" class="flipflop">
                <input name="D" num_pins="1" port_class="D"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="clk" num_pins="1" port_class="clock"/>
                <T_setup value="5.98572e-11" port="LATCH.D" clock="clk"/>
                <T_hold value="2.63372e-11" port="LATCH.D" clock="clk"/>
                <T_clock_to_Q max="6.52179e-10" port="LATCH.Q" clock="clk"/>
              </pb_type>
              <interconnect>
                <direct input="LATCH.Q" name="LATCH-Q" output="ff.Q"/>
                <direct input="ff.D" name="LATCH-D" output="LATCH.D">
                  <pack_pattern name="pack-ILATCH" in_port="ff.D" out_port="LATCH.D"/>
                </direct>
                <direct input="ff.clk" name="LATCH-clk" output="LATCH.clk"/>
              </interconnect>
            </mode>
            <mode name="DFF">
              <pb_type name="DFF" blif_model=".subckt dff" num_pb="1">
                <input name="D" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <clock name="C" num_pins="1"/>
                <T_setup value="5.98572e-11" port="DFF.D" clock="C"/>
                <T_hold value="2.63372e-11" port="DFF.D" clock="C"/>
                <T_clock_to_Q max="6.52179e-10" port="DFF.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct input="DFF.Q" name="DFF-Q" output="ff.Q"/>
                <direct input="ff.D" name="DFF-D" output="DFF.D">
                  <pack_pattern name="pack-IREG" in_port="ff.D" out_port="DFF.D"/>
                </direct>
                <direct input="ff.clk" name="DFF-clk" output="DFF.C"/>
              </interconnect>
            </mode>
            <mode name="DFFN">
              <pb_type name="DFFN" blif_model=".subckt dffn" num_pb="1">
                <input name="D" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <clock name="C" num_pins="1"/>
                <T_setup value="5.98572e-11" port="DFFN.D" clock="C"/>
                <T_hold value="2.63372e-11" port="DFFN.D" clock="C"/>
                <T_clock_to_Q max="6.52179e-10" port="DFFN.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct input="DFFN.Q" name="DFFN-Q" output="ff.Q"/>
                <direct input="ff.D" name="DFFN-D" output="DFFN.D">
                  <pack_pattern name="pack-IREGN" in_port="ff.D" out_port="DFFN.D"/>
                </direct>
                <direct input="ff.clk" name="DFFN-clk" output="DFFN.C"/>
              </interconnect>
            </mode>
          </pb_type>
          <!--ff-->
          <interconnect>
            <direct name="ff-clk" input="io_input.clk" output="ff.clk"/>
            <direct name="ff-reset" input="io_input.reset" output="ff.R"/>
            <direct name="ff-D" input="inpad.inpad" output="ff.D">
              <delay_constant max="1.06525e-10" min="1.06189e-10" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-ILATCH" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-IREG" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-IREGN" in_port="inpad.inpad" out_port="ff.D"/>
            </direct>
            <mux name="mux2" input="inpad.inpad ff.Q" output="io_input.a2f_o">
              <delay_constant max="9.9076e-11" min="7.7936e-11" in_port="inpad.inpad" out_port="io_input.a2f_o"/>
              <delay_constant max="9.7557e-11" min="7.8451e-11" in_port="ff.Q" out_port="io_input.a2f_o"/>
            </mux>
          </interconnect>
        </pb_type>
        <!--io_input-->
        <interconnect>
          <direct name="io-a2f_o" input="io_input.a2f_o" output="io.a2f_o"/>
          <complete name="io_input-reset" input="io.reset" output="io_input.reset"/>
          <complete name="io_input-clk" input="io.clk" output="io_input.clk">
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[0]" out_port="io_input.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[1]" out_port="io_input.clk"/>
            <delay_constant max="5.14103e-10" min="2.15106e-10" in_port="io.clk[2]" out_port="io_input.clk"/>
            <delay_constant max="5.0259e-10" min="2.14786e-10" in_port="io.clk[3]" out_port="io_input.clk"/>
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[4]" out_port="io_input.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[5]" out_port="io_input.clk"/>
            <delay_constant max="5.14103e-10" min="2.15106e-10" in_port="io.clk[6]" out_port="io_input.clk"/>
            <delay_constant max="5.0259e-10" min="2.14786e-10" in_port="io.clk[7]" out_port="io_input.clk"/>
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[8]" out_port="io_input.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[9]" out_port="io_input.clk"/>
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[10]" out_port="io_input.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[11]" out_port="io_input.clk"/>
            <delay_constant max="5.14103e-10" min="2.15106e-10" in_port="io.clk[12]" out_port="io_input.clk"/>
            <delay_constant max="5.0259e-10" min="2.14786e-10" in_port="io.clk[13]" out_port="io_input.clk"/>
            <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="io.clk[14]" out_port="io_input.clk"/>
            <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="io.clk[15]" out_port="io_input.clk"/>
          </complete>
        </interconnect>
      </mode>
      <!--io_input (pb_type "io")-->
    </pb_type>
    <!--io-->
    <!-- Define I/O pads ends -->
    <!-- Define MULTi-mode Configurable Logic Block (CLB) begin -->
    <!-- Technical highlight:
         - K6_frac: Each Logic Element (LE) contains a fracturable 6 LUT,
                    which can operate as one 6-LUT or two 5-LUTs or four 4-LUTs
                    In addition to 6-LUT, each LE also includes two Flip-Flops
         - N8: every CLB consists of 8 LEs and a local routing architecture
         - I40: every CLB has 40 inputs
         - chain: a soft adder chain across all the LEs in a CLB
                  The inputs of a carry chain mux are driven by 4-LUTs that are used to implement P&G for CLA
                  The sumout and carry-out of adder can optional drive an LE output or a Flip-Flop
                  The carry-out of adder will drive the carry-in of the next adder in the chain
         - shiftreg: Flip-flops inside CLB can be configured as shift registers.
                     The organization is similar the adder chain except it is programmable
         - crossbar: every local routing MULTiplexer accesses to 50% of the CLB inputs and 25% of the feedback
      -->
    <pb_type name="clb">
      <input name="I0" num_pins="8" equivalent="full"/>
      <!--10->8-->
      <input name="I1" num_pins="8" equivalent="full"/>
      <!--10->8-->
      <input name="I2" num_pins="8" equivalent="full"/>
      <!--10->8-->
      <input name="I3" num_pins="8" equivalent="full"/>
      <!--10->8-->
      <input name="sc_in" num_pins="4"/>
      <!--1->4-->
      <input name="cin" num_pins="1"/>
      <!--input name="cin_init" num_pins="1"/-->
      <input name="sr0" num_pins="1"/>
      <!-- FIX: implement flexible SR function; temporarily fucntions as (low-true) reset-->
      <input name="sr1" num_pins="1"/>
      <!-- FIX: implement flexible SR function; temporarily fucntions as (low-true) set-->
      <!--input name="set" num_pins="1"/>
      <input name="lreset" num_pins="1"/>
      <input name="sync_set" num_pins="1"/>
      <input name="sync_reset" num_pins="1"/-->
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <input name="scan_reset" num_pins="1" is_non_clock_global="true"/>
      <!--input name="enable" num_pins="1"/-->
      <input name="en1" num_pins="2"/>
      <!-- 2 enables for lower 4 FLEs -->
      <input name="en0" num_pins="2"/>
      <!-- 2 enables for upper 4 FLEs -->
      <output name="O" num_pins="16" equivalent="none"/>
      <!-- 20->16 -->
      <output name="Ofast" num_pins="8" equivalent="none"/>
      <output name="sc_out" num_pins="4"/>
      <!--1->4-->
      <output name="cout" num_pins="1"/>
      <clock name="clk" num_pins="16"/>
      <!--4->16-->
      <!-- Describe fracturable logic element -->
      <pb_type name="fle" num_pb="8">
        <input name="in" num_pins="6"/>
        <input name="cin" num_pins="1"/>
        <input name="sc_in" num_pins="2"/>
        <!-- 1->2 -->
        <input name="set" num_pins="1"/>
        <!-- FIX: combine into common SR, config as sync/async -->
        <input name="reset" num_pins="1"/>
        <!-- FIX: where's the second reset? -->
        <!--input name="sync_set" num_pins="1"/>
        <input name="sync_reset" num_pins="1"/-->
        <input name="enable" num_pins="2"/>
        <!-- 1->2 -->
        <input name="cascdn_i" num_pins="1"/>
        <input name="cascup_i" num_pins="1"/>
        <output name="cascdn_o" num_pins="1"/>
        <output name="cascup_o" num_pins="1"/>
        <output name="fast_o" num_pins="1"/>
        <output name="out" num_pins="2"/>
        <output name="cout" num_pins="1"/>
        <output name="sc_out" num_pins="2"/>
        <!-- 1->2 -->
        <clock name="clk" num_pins="1"/>
        <!-- Describe physical mode begins -->
        <!-- Timing annotation is not require for unpackable mode
             It will not be used by timing analyzer
          -->
        <mode name="physical" disable_packing="true">
          <pb_type name="fabric" num_pb="1">
            <input name="in" num_pins="6"/>
            <input name="cin" num_pins="1"/>
            <input name="sc_in" num_pins="2"/>
            <!-- 1->2 -->
            <input name="set" num_pins="1"/>
            <!-- FIX: combine into common SR, config as sync/async -->
            <input name="reset" num_pins="1"/>
            <!-- FIX: where's the second reset? -->
            <!--input name="sync_set" num_pins="1"/>
            <input name="sync_reset" num_pins="1"/-->
            <input name="enable" num_pins="2"/>
            <!-- 1->2 -->
            <input name="cascdn_i" num_pins="1"/>
            <!-- cascade -->
            <input name="cascup_i" num_pins="1"/>
            <!-- cascade -->
            <output name="cascdn_o" num_pins="1"/>
            <!-- cascade -->
            <output name="cascup_o" num_pins="1"/>
            <!-- cascade -->
            <output name="fast_o" num_pins="1"/>
            <!-- fast out -->
            <output name="out" num_pins="2"/>
            <output name="cout" num_pins="1"/>
            <output name="sc_out" num_pins="2"/>
            <!--1->2-->
            <clock name="clk" num_pins="1"/>
            <pb_type name="frac_logic" num_pb="1">
              <input name="in" num_pins="6"/>
              <input name="cin" num_pins="1"/>
              <output name="cout" num_pins="1"/>
              <output name="out" num_pins="2"/>
              <input name="cascdn_i" num_pins="1"/>
              <!-- cascade -->
              <input name="cascup_i" num_pins="1"/>
              <!-- cascade -->
              <output name="cascdn_o" num_pins="1"/>
              <!-- cascade -->
              <output name="cascup_o" num_pins="1"/>
              <!-- cascade -->
              <output name="lut6out" num_pins="1"/>
              <!-- fast out -->
              <pb_type name="frac_lut6" blif_model=".subckt frac_lut6" num_pb="1">
                <input name="in" num_pins="6"/>
                <output name="lut4_out" num_pins="4"/>
                <output name="lut5_out" num_pins="2"/>
                <output name="lut6_out" num_pins="1"/>
                <delay_matrix type="max" in_port="frac_lut6.in[0:5]" out_port="frac_lut6.lut6_out">
                  3.2e-10
                  2.6e-10
                  2e-10
                  1.6e-10
                  1.1e-10
                  7e-11
                </delay_matrix>
                <delay_matrix type="min" in_port="frac_lut6.in[0:5]" out_port="frac_lut6.lut6_out">
                  3e-10
                  2.4e-10
                  1.9e-10
                  1.4e-10
                  1e-10
                  6e-11
                </delay_matrix>
                <delay_matrix type="max" in_port="frac_lut6.in[0:4]" out_port="frac_lut6.lut5_out[0]">
                  2.8e-10
                  2.2e-10
                  1.7e-10
                  1.2e-10
                  7e-11
                </delay_matrix>
                <delay_matrix type="min" in_port="frac_lut6.in[0:4]" out_port="frac_lut6.lut5_out[0]">
                  2.6e-10
                  2e-10
                  1.5e-10
                  1.1e-10
                  6e-11
                </delay_matrix>
                <delay_matrix type="max" in_port="frac_lut6.in[0:4]" out_port="frac_lut6.lut5_out[1]">
                  2.8e-10
                  2.2e-10
                  1.7e-10
                  1.2e-10
                  7e-11
                </delay_matrix>
                <delay_matrix type="min" in_port="frac_lut6.in[0:4]" out_port="frac_lut6.lut5_out[1]">
                  2.6e-10
                  2e-10
                  1.5e-10
                  1.1e-10
                  6e-11
                </delay_matrix>
                <delay_matrix type="max" in_port="frac_lut6.in[0:3]" out_port="frac_lut6.lut4_out[0]">
                  2.4e-10
                  1.8e-10
                  1.2e-10
                  8e-11
                </delay_matrix>
                <delay_matrix type="min" in_port="frac_lut6.in[0:3]" out_port="frac_lut6.lut4_out[0]">
                  2.2e-10
                  1.6e-10
                  1.1e-10
                  7e-11
                </delay_matrix>
                <delay_matrix type="max" in_port="frac_lut6.in[0:3]" out_port="frac_lut6.lut4_out[1]">
                  2.4e-10
                  1.8e-10
                  1.2e-10
                  8e-11
                </delay_matrix>
                <delay_matrix type="min" in_port="frac_lut6.in[0:3]" out_port="frac_lut6.lut4_out[1]">
                  2.2e-10
                  1.6e-10
                  1.1e-10
                  7e-11
                </delay_matrix>
                <delay_matrix type="max" in_port="frac_lut6.in[0:3]" out_port="frac_lut6.lut4_out[2]">
                  2.4e-10
                  1.8e-10
                  1.2e-10
                  8e-11
                </delay_matrix>
                <delay_matrix type="min" in_port="frac_lut6.in[0:3]" out_port="frac_lut6.lut4_out[2]">
                  2.2e-10
                  1.6e-10
                  1.1e-10
                  7e-11
                </delay_matrix>
                <delay_matrix type="max" in_port="frac_lut6.in[0:3]" out_port="frac_lut6.lut4_out[3]">
                  2.4e-10
                  1.8e-10
                  1.2e-10
                  8e-11
                </delay_matrix>
                <delay_matrix type="min" in_port="frac_lut6.in[0:3]" out_port="frac_lut6.lut4_out[3]">
                  2.2e-10
                  1.6e-10
                  1.1e-10
                  7e-11
                </delay_matrix>
              </pb_type>
              <!--frac_lut6-->
              <pb_type name="adder_carry" blif_model=".subckt adder_carry" num_pb="2">
                <input name="p" num_pins="1"/>
                <input name="g" num_pins="1"/>
                <input name="cin" num_pins="1"/>
                <output name="sumout" num_pins="1"/>
                <output name="cout" num_pins="1"/>
                <delay_constant max="5e-11" min="4e-11" in_port="adder_carry.p" out_port="adder_carry.sumout"/>
                <delay_constant max="8.9626e-11" min="8.2339e-11" in_port="adder_carry.g" out_port="adder_carry.sumout"/>
                <delay_constant max="5e-11" min="3e-11" in_port="adder_carry.cin" out_port="adder_carry.sumout"/>
                <delay_constant max="5e-11" min="3e-11" in_port="adder_carry.p" out_port="adder_carry.cout"/>
                <delay_constant max="5e-11" min="3e-11" in_port="adder_carry.g" out_port="adder_carry.cout"/>
                <delay_constant max="5e-11" min="4e-11" in_port="adder_carry.cin" out_port="adder_carry.cout"/>
              </pb_type>
              <!--adder_carry-->
              <interconnect>
                <mux name="mux4" input="frac_logic.in[5] frac_logic.cascup_i frac_logic.cascdn_i" output="frac_lut6.in[5]">
                  <!-- cascade mux: give priority to frac_logic.in[5] -->
                  <delay_constant max="1e-10" min="8e-11" in_port="frac_logic.in[5]" out_port="frac_lut6.in[5]"/>
                  <delay_constant max="1.2e-10" min="9e-11" in_port="frac_logic.cascup_i" out_port="frac_lut6.in[5]"/>
                  <delay_constant max="1.2e-10" min="9e-11" in_port="frac_logic.cascdn_i" out_port="frac_lut6.in[5]"/>
                </mux>
                <direct name="direct1" input="frac_logic.in[4:0]" output="frac_lut6.in[4:0]"/>
                <direct name="direct2" input="frac_logic.cin" output="adder_carry[0].cin"/>
                <direct name="direct3" input="frac_lut6.lut4_out[0]" output="adder_carry[0].p"/>
                <direct name="direct4" input="frac_lut6.lut4_out[1]" output="adder_carry[0].g"/>
                <direct name="direct6" input="frac_lut6.lut4_out[2]" output="adder_carry[1].p"/>
                <direct name="direct7" input="frac_lut6.lut4_out[3]" output="adder_carry[1].g"/>
                <direct name="direct9" input="adder_carry[0].cout" output="adder_carry[1].cin">
                  <delay_constant max="5.1577e-11" min="4.0588e-11" in_port="adder_carry[0].cout" out_port="adder_carry[1].cin"/>
                </direct>
                <direct name="lut6out" input="frac_lut6.lut6_out" output="frac_logic.lut6out"/>
                <!-- fast output -->
                <!-- need single buffer for all other side loads -->
                <direct name="cascup_o" input="frac_lut6.lut6_out" output="frac_logic.cascup_o"/>
                <!-- cascade out -->
                <direct name="cascdn_o" input="frac_lut6.lut6_out" output="frac_logic.cascdn_o"/>
                <!-- cascade out -->
                <direct name="direct10" input="adder_carry[1].cout" output="frac_logic.cout"/>
                <!-- cout->cin -->
                <!-- remove; unneeded (but it's faster!) -->
                <mux name="mux0" input="adder_carry[0].sumout frac_lut6.lut5_out[0] frac_lut6.lut6_out" output="frac_logic.out[0]">
                  <delay_constant max="1.5e-10" min="1.4e-10" in_port="adder_carry[0].sumout" out_port="frac_logic.out[0]"/>
                  <delay_constant max="1.6e-10" min="1.5e-10" in_port="adder_carry[0].cout" out_port="frac_logic.out[0]"/>
                  <delay_constant max="1.1e-10" min="1e-10" in_port="frac_lut6.lut5_out[0]" out_port="frac_logic.out[0]"/>
                </mux>
                <mux name="mux1" input="adder_carry[1].sumout frac_lut6.lut5_out[1] frac_lut6.lut6_out" output="frac_logic.out[1]">
                  <delay_constant max="1.5e-10" min="1.4e-10" in_port="adder_carry[1].sumout" out_port="frac_logic.out[1]"/>
                  <delay_constant max="1.6e-10" min="1.4e-10" in_port="adder_carry[1].cout" out_port="frac_logic.out[1]"/>
                  <delay_constant max="1.5e-10" min="1.4e-10" in_port="frac_lut6.lut5_out[1]" out_port="frac_logic.out[1]"/>
                  <delay_constant max="1.5e-10" min="1.4e-10" in_port="frac_lut6.lut6_out" out_port="frac_logic.out[1]"/>
                </mux>
              </interconnect>
            </pb_type>
            <!--frac_logic-->
            <pb_type name="ff_phy" blif_model=".subckt scff" num_pb="2">
              <input name="D" num_pins="1"/>
              <input name="SI" num_pins="1"/>
              <output name="SO" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <!-- FIX: change to combined SR, config as sync/async;  Note: low-active in dti -->
              <input name="R" num_pins="1"/>
              <!-- FIX: where's the second reset??  Note: low-active in dti -->
              <!--input name="SYNC_S" num_pins="1"/-->
              <!--input name="SYNC_R" num_pins="1"/-->
              <input name="E" num_pins="1"/>
              <output name="Q" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <T_setup value="6.34486e-11" port="ff_phy.D" clock="clk"/>
              <T_setup value="7.42229e-11" port="ff_phy.SI" clock="clk"/>
              <T_setup value="8.14058e-11" port="ff_phy.E" clock="clk"/>
              <T_setup value="-6.704e-11" port="ff_phy.S" clock="clk"/>
              <T_setup value="-8.73915e-11" port="ff_phy.R" clock="clk"/>
              <!--T_setup value="-6.704e-11" port="ff_phy.SYNC_S" clock="clk"/-->
              <!--T_setup value="-8.73915e-11" port="ff_phy.SYNC_R" clock="clk"/-->
              <T_clock_to_Q max="7.09448e-10" port="ff_phy.Q" clock="clk"/>
              <T_clock_to_Q max="6.27806e-10" port="ff_phy.SO" clock="clk"/>
            </pb_type>
            <!--ff_phy-->
            <interconnect>
              <!--fabric (fle)-->
              <complete name="direct_clk" input="fabric.clk" output="ff_phy[1:0].clk"/>
              <complete name="direct_reset" input="fabric.reset" output="ff_phy[1:0].R"/>
              <!-- FIX: Where's the second reset?? -->
              <complete name="direct_set" input="fabric.set" output="ff_phy[1:0].S"/>
              <direct name="direct_enable" input="fabric.enable[1:0]" output="ff_phy[1:0].E"/>
              <!--complete name="direct_sync_reset" input="fabric.sync_reset" output="ff_phy[1:0].SYNC_R"/-->
              <!--complete name="direct_sync_set" input="fabric.sync_set" output="ff_phy[1:0].SYNC_S"/-->
              <direct name="direct_in" input="fabric.in[5:0]" output="frac_logic.in[5:0]"/>
              <direct name="direct_cin" input="fabric.cin" output="frac_logic.cin"/>
              <direct name="direct_cout" input="frac_logic.cout" output="fabric.cout"/>
              <direct name="fast_lut6_out" input="frac_logic.lut6out" output="fabric.fast_o"/>
              <!-- fast lut output -->
              <direct name="cascup_o" input="frac_logic.cascup_o" output="fabric.cascup_o"/>
              <!-- cascade -->
              <direct name="cascdn_o" input="frac_logic.cascdn_o" output="fabric.cascdn_o"/>
              <!-- cascade -->
              <direct name="cascup_i" input="fabric.cascup_i" output="frac_logic.cascup_i"/>
              <!-- cascade -->
              <direct name="cascdn_i" input="fabric.cascdn_i" output="frac_logic.cascdn_i"/>
              <!-- cascade -->
              <!--direct name="direct_fabric_scin" input="fabric.sc_in" output="ff_phy[0].SI"/-->
              <!--direct name="direct_fabric_sc_chain" input="ff_phy[0].SO" output="ff_phy[1].SI"/-->
              <!--direct name="direct_fabric_scout" input="ff_phy[1].SO" output="fabric.sc_out"/-->
              <direct name="direct_fabric_scin" input="fabric.sc_in" output="ff_phy[1:0].SI"/>
              <direct name="direct_fabric_scout" input="ff_phy[1:0].SO" output="fabric.sc_out"/>
              <direct name="direct_frac_out1" input="frac_logic.out[0]" output="ff_phy[0].D"/>
              <direct name="direct_frac_out2" input="frac_logic.out[1]" output="ff_phy[1].D"/>
              <mux name="mux2" input="frac_logic.out[0] ff_phy[0].Q" output="fabric.out[0]">
                <delay_constant max="9.6058e-11" min="8.359e-11" in_port="frac_logic.out[0]" out_port="fabric.out[0]"/>
                <delay_constant max="1.00905e-10" min="8.9674e-11" in_port="ff_phy[0].Q" out_port="fabric.out[0]"/>
              </mux>
              <mux name="mux3" input="frac_logic.out[1] ff_phy[1].Q" output="fabric.out[1]">
                <delay_constant max="9.6361e-11" min="8.4919e-11" in_port="frac_logic.out[1]" out_port="fabric.out[1]"/>
                <delay_constant max="1.42435e-10" min="9.1011e-11" in_port="ff_phy[1].Q" out_port="fabric.out[1]"/>
              </mux>
            </interconnect>
          </pb_type>
          <!--fabric (fle)-->
          <interconnect>
            <direct name="direct1" input="fle.in" output="fabric.in"/>
            <direct name="direct3" input="fle.sc_in" output="fabric.sc_in"/>
            <direct name="direct4" input="fle.cin" output="fabric.cin"/>
            <direct name="direct5" input="fabric.out" output="fle.out"/>
            <direct name="direct7" input="fabric.sc_out" output="fle.sc_out"/>
            <direct name="direct8" input="fabric.cout" output="fle.cout"/>
            <direct name="direct9" input="fle.clk" output="fabric.clk"/>
            <direct name="direct10" input="fle.reset" output="fabric.reset"/>
            <direct name="direct11" input="fle.set" output="fabric.set"/>
            <direct name="direct12" input="fle.enable" output="fabric.enable"/>
            <!--direct name="direct13" input="fle.sync_reset" output="fabric.sync_reset"/-->
            <!--direct name="direct14" input="fle.sync_set" output="fabric.sync_set"/-->
            <direct name="direct15" input="fabric.fast_o" output="fle.fast_o"/>
            <!-- fast output -->
            <direct name="direct16" input="fabric.cascup_o" output="fle.cascup_o"/>
            <!-- cascade -->
            <direct name="direct17" input="fabric.cascdn_o" output="fle.cascdn_o"/>
            <!-- cascade -->
            <direct name="direct18" input="fle.cascup_i" output="fabric.cascup_i"/>
            <!-- cascade -->
            <direct name="direct19" input="fle.cascdn_i" output="fabric.cascdn_i"/>
            <!-- cascade -->
          </interconnect>
        </mode>
        <!--physical (FLE)-->
        <!-- Define physical mode ends -->
        <!-- FLE logical mode: n1_lut6 (single LUT6) -->
        <mode name="n1_lut6">
          <pb_type name="ble6" num_pb="1">
            <input name="in" num_pins="6"/>
            <input name="set" num_pins="1"/>
            <input name="reset" num_pins="1"/>
            <!--input name="sync_set" num_pins="1"/-->
            <!--input name="sync_reset" num_pins="1"/-->
            <input name="enable" num_pins="2"/>
            <output name="out" num_pins="2"/>
            <output name="fast_o" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
            <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
              <input name="in" num_pins="6" port_class="lut_in"/>
              <output name="out" num_pins="1" port_class="lut_out"/>
              <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
                  3.2e-10
                  2.6e-10
                  2e-10
                  1.6e-10
                  1.1e-10
                  7e-11
              </delay_matrix>
              <delay_matrix type="min" in_port="lut6.in" out_port="lut6.out">
                  3e-10
                  2.4e-10
                  1.9e-10
                  1.4e-10
                  1e-10
                  6e-11
              </delay_matrix>
            </pb_type>
            <!--lut6-->
            <!--REGISTER-->
            <pb_type name="ff" num_pb="1">
              <input name="D" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <input name="R" num_pins="1"/>
              <!--input name="SYNC_S" num_pins="1"/-->
              <!--input name="SYNC_R" num_pins="1"/-->
              <input name="E" num_pins="1"/>
              <output name="Q" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <mode name="native_latch">
                <pb_type name="native_latch" blif_model=".latch" num_pb="1" class="flipflop">
                  <input name="D" num_pins="1" port_class="D"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="clk" num_pins="1" port_class="clock"/>
                  <T_setup value="6.34486e-11" port="native_latch.D" clock="clk"/>
                  <T_hold value="2.87314e-11" port="native_latch.D" clock="clk"/>
                  <T_clock_to_Q max="7.09448e-10" min="4.08795e-10" port="native_latch.Q" clock="clk"/>
                </pb_type>
                <interconnect>
                  <direct name="Q" input="native_latch.Q" output="ff.Q"/>
                  <direct name="D" input="ff.D" output="native_latch.D"/>
                  <direct name="clk" input="ff.clk" output="native_latch.clk"/>
                </interconnect>
              </mode>
              <mode name="DFF">
                <pb_type name="DFF" num_pb="1" blif_model=".subckt dff">
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <clock name="C" num_pins="1"/>
                  <T_setup value="6.34486e-11" port="DFF.D" clock="C"/>
                  <T_hold value="2.87314e-11" port="DFF.D" clock="C"/>
                  <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="DFF.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="D_to_D" input="ff.D" output="DFF.D"/>
                  <direct name="Q_to_Q" input="DFF.Q" output="ff.Q"/>
                  <direct name="clk_to_C" input="ff.clk" output="DFF.C"/>
                </interconnect>
              </mode>
              <mode name="DFFN">
                <pb_type name="DFFN" num_pb="1" blif_model=".subckt dffn">
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <clock name="C" num_pins="1"/>
                  <T_setup value="6.34486e-11" port="DFFN.D" clock="C"/>
                  <T_hold value="2.87314e-11" port="DFFN.D" clock="C"/>
                  <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="DFFN.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="D_to_D" input="ff.D" output="DFFN.D"/>
                  <direct name="Q_to_Q" input="DFFN.Q" output="ff.Q"/>
                  <direct name="clk_to_C" input="ff.clk" output="DFFN.C"/>
                </interconnect>
              </mode>
              <mode name="DFFSRE">
                <pb_type name="DFFSRE" num_pb="1" blif_model=".subckt dffsre">
                  <input name="D" num_pins="1"/>
                  <input name="S" num_pins="1"/>
                  <input name="R" num_pins="1"/>
                  <input name="E" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <clock name="C" num_pins="1"/>
                  <T_setup value="6.34486e-11" port="DFFSRE.D" clock="C"/>
                  <T_hold value="2.87314e-11" port="DFFSRE.D" clock="C"/>
                  <T_setup value="-6.704e-11" port="DFFSRE.S" clock="C"/>
                  <T_hold value="8.85886e-11" port="DFFSRE.S" clock="C"/>
                  <T_setup value="-8.73915e-11" port="DFFSRE.R" clock="C"/>
                  <T_hold value="1.3408e-10" port="DFFSRE.R" clock="C"/>
                  <T_setup value="8.14058e-11" port="DFFSRE.E" clock="C"/>
                  <T_hold value="1.07743e-11" port="DFFSRE.E" clock="C"/>
                  <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="DFFSRE.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="D_to_D" input="ff.D" output="DFFSRE.D"/>
                  <direct name="S_to_S" input="ff.S" output="DFFSRE.S"/>
                  <direct name="R_to_R" input="ff.R" output="DFFSRE.R"/>
                  <direct name="E_to_E" input="ff.E" output="DFFSRE.E"/>
                  <direct name="Q_to_Q" input="DFFSRE.Q" output="ff.Q"/>
                  <direct name="clk_to_C" input="ff.clk" output="DFFSRE.C"/>
                </interconnect>
              </mode>
              <mode name="DFFNSRE">
                <pb_type name="DFFNSRE" num_pb="1" blif_model=".subckt dffnsre">
                  <input name="D" num_pins="1"/>
                  <input name="S" num_pins="1"/>
                  <input name="R" num_pins="1"/>
                  <input name="E" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <clock name="C" num_pins="1"/>
                  <T_setup value="6.34486e-11" port="DFFNSRE.D" clock="C"/>
                  <T_hold value="2.87314e-11" port="DFFNSRE.D" clock="C"/>
                  <T_setup value="-6.704e-11" port="DFFNSRE.S" clock="C"/>
                  <T_hold value="8.85886e-11" port="DFFNSRE.S" clock="C"/>
                  <T_setup value="-8.73915e-11" port="DFFNSRE.R" clock="C"/>
                  <T_hold value="1.3408e-10" port="DFFNSRE.R" clock="C"/>
                  <T_setup value="8.14058e-11" port="DFFNSRE.E" clock="C"/>
                  <T_hold value="1.07743e-11" port="DFFNSRE.E" clock="C"/>
                  <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="DFFNSRE.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="D_to_D" input="ff.D" output="DFFNSRE.D"/>
                  <direct name="S_to_S" input="ff.S" output="DFFNSRE.S"/>
                  <direct name="R_to_R" input="ff.R" output="DFFNSRE.R"/>
                  <direct name="E_to_E" input="ff.E" output="DFFNSRE.E"/>
                  <direct name="Q_to_Q" input="DFFNSRE.Q" output="ff.Q"/>
                  <direct name="clk_to_C" input="ff.clk" output="DFFNSRE.C"/>
                </interconnect>
              </mode>
              <mode name="SDFFSRE">
                <pb_type name="SDFFSRE" num_pb="1" blif_model=".subckt sdffsre">
                  <input name="D" num_pins="1"/>
                  <input name="S" num_pins="1"/>
                  <input name="R" num_pins="1"/>
                  <input name="E" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <clock name="C" num_pins="1"/>
                  <T_setup value="6.34486e-11" port="SDFFSRE.D" clock="C"/>
                  <T_hold value="2.87314e-11" port="SDFFSRE.D" clock="C"/>
                  <T_setup value="-6.704e-11" port="SDFFSRE.S" clock="C"/>
                  <T_hold value="8.85886e-11" port="SDFFSRE.S" clock="C"/>
                  <T_setup value="-8.73915e-11" port="SDFFSRE.R" clock="C"/>
                  <T_hold value="1.3408e-10" port="SDFFSRE.R" clock="C"/>
                  <T_setup value="8.14058e-11" port="SDFFSRE.E" clock="C"/>
                  <T_hold value="1.07743e-11" port="SDFFSRE.E" clock="C"/>
                  <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="SDFFSRE.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="D_to_D" input="ff.D" output="SDFFSRE.D"/>
                  <!--direct name="S_to_S" input="ff.SYNC_S" output="SDFFSRE.S"/-->
                  <!--direct name="R_to_R" input="ff.SYNC_R" output="SDFFSRE.R"/-->
                  <direct name="E_to_E" input="ff.E" output="SDFFSRE.E"/>
                  <direct name="Q_to_Q" input="SDFFSRE.Q" output="ff.Q"/>
                  <direct name="clk_to_C" input="ff.clk" output="SDFFSRE.C"/>
                </interconnect>
              </mode>
              <mode name="SDFFNSRE">
                <pb_type name="SDFFNSRE" num_pb="1" blif_model=".subckt sdffnsre">
                  <input name="D" num_pins="1"/>
                  <input name="S" num_pins="1"/>
                  <input name="R" num_pins="1"/>
                  <input name="E" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <clock name="C" num_pins="1"/>
                  <T_setup value="6.34486e-11" port="SDFFNSRE.D" clock="C"/>
                  <T_hold value="2.87314e-11" port="SDFFNSRE.D" clock="C"/>
                  <T_setup value="-6.704e-11" port="SDFFNSRE.S" clock="C"/>
                  <T_hold value="8.85886e-11" port="SDFFNSRE.S" clock="C"/>
                  <T_setup value="-8.73915e-11" port="SDFFNSRE.R" clock="C"/>
                  <T_hold value="1.3408e-10" port="SDFFNSRE.R" clock="C"/>
                  <T_setup value="8.14058e-11" port="SDFFNSRE.E" clock="C"/>
                  <T_hold value="1.07743e-11" port="SDFFNSRE.E" clock="C"/>
                  <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="SDFFNSRE.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="D_to_D" input="ff.D" output="SDFFNSRE.D"/>
                  <!--direct name="S_to_S" input="ff.SYNC_S" output="SDFFNSRE.S"/-->
                  <!--direct name="R_to_R" input="ff.SYNC_R" output="SDFFNSRE.R"/-->
                  <direct name="E_to_E" input="ff.E" output="SDFFNSRE.E"/>
                  <direct name="Q_to_Q" input="SDFFNSRE.Q" output="ff.Q"/>
                  <direct name="clk_to_C" input="ff.clk" output="SDFFNSRE.C"/>
                </interconnect>
              </mode>
              <mode name="LATCH">
                <pb_type name="LATCH" num_pb="1" blif_model=".subckt latch">
                  <input name="D" num_pins="1"/>
                  <clock name="G" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <T_setup value="6.34486e-11" port="LATCH.D" clock="G"/>
                  <T_hold value="2.87314e-11" port="LATCH.D" clock="G"/>
                  <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="LATCH.Q" clock="G"/>
                </pb_type>
                <interconnect>
                  <direct name="D_to_D" input="ff.D" output="LATCH.D"/>
                  <direct name="clk_to_G" input="ff.clk" output="LATCH.G"/>
                  <direct name="Q_to_Q" input="LATCH.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="LATCHN">
                <pb_type name="LATCHN" num_pb="1" blif_model=".subckt latchn">
                  <input name="D" num_pins="1"/>
                  <clock name="G" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <T_setup value="6.34486e-11" port="LATCHN.D" clock="G"/>
                  <T_hold value="2.87314e-11" port="LATCHN.D" clock="G"/>
                  <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="LATCHN.Q" clock="G"/>
                </pb_type>
                <interconnect>
                  <direct name="D_to_D" input="ff.D" output="LATCHN.D"/>
                  <direct name="clk_to_G" input="ff.clk" output="LATCHN.G"/>
                  <direct name="Q_to_Q" input="LATCHN.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="LATCHSRE">
                <pb_type name="LATCHSRE" num_pb="1" blif_model=".subckt latchsre">
                  <input name="D" num_pins="1"/>
                  <input name="S" num_pins="1"/>
                  <input name="R" num_pins="1"/>
                  <input name="E" num_pins="1"/>
                  <clock name="G" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <T_setup value="6.34486e-11" port="LATCHSRE.D" clock="G"/>
                  <T_hold value="2.87314e-11" port="LATCHSRE.D" clock="G"/>
                  <T_setup value="-6.704e-11" port="LATCHSRE.S" clock="G"/>
                  <T_hold value="8.85886e-11" port="LATCHSRE.S" clock="G"/>
                  <T_setup value="-8.73915e-11" port="LATCHSRE.R" clock="G"/>
                  <T_hold value="1.3408e-10" port="LATCHSRE.R" clock="G"/>
                  <T_setup value="8.14058e-11" port="LATCHSRE.E" clock="G"/>
                  <T_hold value="1.07743e-11" port="LATCHSRE.E" clock="G"/>
                  <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="LATCHSRE.Q" clock="G"/>
                </pb_type>
                <interconnect>
                  <direct name="D_to_D" input="ff.D" output="LATCHSRE.D"/>
                  <direct name="S_to_S" input="ff.S" output="LATCHSRE.S"/>
                  <direct name="R_to_R" input="ff.R" output="LATCHSRE.R"/>
                  <direct name="E_to_E" input="ff.E" output="LATCHSRE.E"/>
                  <direct name="clk_to_G" input="ff.clk" output="LATCHSRE.G"/>
                  <direct name="Q_to_Q" input="LATCHSRE.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="LATCHNSRE">
                <pb_type name="LATCHNSRE" num_pb="1" blif_model=".subckt latchnsre">
                  <input name="D" num_pins="1"/>
                  <input name="S" num_pins="1"/>
                  <input name="R" num_pins="1"/>
                  <input name="E" num_pins="1"/>
                  <clock name="G" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <T_setup value="6.34486e-11" port="LATCHNSRE.D" clock="G"/>
                  <T_hold value="2.87314e-11" port="LATCHNSRE.D" clock="G"/>
                  <T_setup value="-6.704e-11" port="LATCHNSRE.S" clock="G"/>
                  <T_hold value="8.85886e-11" port="LATCHNSRE.S" clock="G"/>
                  <T_setup value="-8.73915e-11" port="LATCHNSRE.R" clock="G"/>
                  <T_hold value="1.3408e-10" port="LATCHNSRE.R" clock="G"/>
                  <T_setup value="8.14058e-11" port="LATCHNSRE.E" clock="G"/>
                  <T_hold value="1.07743e-11" port="LATCHNSRE.E" clock="G"/>
                  <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="LATCHNSRE.Q" clock="G"/>
                </pb_type>
                <interconnect>
                  <direct name="D_to_D" input="ff.D" output="LATCHNSRE.D"/>
                  <direct name="S_to_S" input="ff.S" output="LATCHNSRE.S"/>
                  <direct name="R_to_R" input="ff.R" output="LATCHNSRE.R"/>
                  <direct name="E_to_E" input="ff.E" output="LATCHNSRE.E"/>
                  <direct name="clk_to_G" input="ff.clk" output="LATCHNSRE.G"/>
                  <direct name="Q_to_Q" input="LATCHNSRE.Q" output="ff.Q"/>
                </interconnect>
              </mode>
            </pb_type>
            <!--ff-->
            <interconnect>
              <direct name="direct1" input="ble6.in" output="lut6[0:0].in"/>
              <direct name="direct2" input="lut6.out" output="ff.D">
                <pack_pattern name="lut6-out" in_port="lut6.out" out_port="ff.D"/>
              </direct>
              <direct name="direct3" input="ble6.clk" output="ff.clk"/>
              <direct name="direct4" input="ble6.set" output="ff.S"/>
              <direct name="direct5" input="ble6.reset" output="ff.R"/>
              <complete name="enable" input="ble6.enable" output="ff.E"/>
              <direct name="fast_out" input="lut6.out" output="ble6.fast_o"/>
              <!--direct name="direct7" input="ble6.sync_set" output="ff.SYNC_S"/-->
              <!--direct name="direct8" input="ble6.sync_reset" output="ff.SYNC_R"/-->
              <complete name="mux4" input="lut6.out ff.Q" output="ble6.out">
                <delay_constant max="1.42435e-10" min="9.1011e-11" in_port="ff.Q" out_port="ble6.out"/>
                <delay_constant max="1.48513e-10" min="1.42584e-10" in_port="lut6.out" out_port="ble6.out"/>
              </complete>
            </interconnect>
          </pb_type>
          <!--ble6-->
          <interconnect>
            <direct name="direct1" input="fle.in" output="ble6.in"/>
            <direct name="direct2" input="ble6.out" output="fle.out"/>
            <direct name="direct9" input="ble6.fast_o" output="fle.fast_o"/>
            <direct name="direct3" input="fle.clk" output="ble6.clk"/>
            <direct name="direct4" input="fle.set" output="ble6.set"/>
            <direct name="direct5" input="fle.reset" output="ble6.reset"/>
            <direct name="direct6" input="fle.enable" output="ble6.enable"/>
            <!--direct name="direct7" input="fle.sync_set" output="ble6.sync_set"/-->
            <!--direct name="direct8" input="fle.sync_reset" output="ble6.sync_reset"/-->
          </interconnect>
        </mode>
        <!--n1_lut6-->
        <!-- FLE logical mode: n2lut5 (2x LUT5s; separately usable as basic LUT or adder, plus a register) -->
        <mode name="n2_lut5" disable_packing="false">
          <pb_type name="lut5inter" num_pb="1">
            <input name="in" num_pins="5"/>
            <input name="cin" num_pins="1"/>
            <input name="set" num_pins="1"/>
            <input name="reset" num_pins="1"/>
            <!--input name="sync_set" num_pins="1"/>
            <input name="sync_reset" num_pins="1"/-->
            <input name="enable" num_pins="2"/>
            <output name="out" num_pins="2"/>
            <output name="cout" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
            <pb_type name="ble5" num_pb="2">
              <input name="in" num_pins="5"/>
              <input name="cin" num_pins="1"/>
              <input name="set" num_pins="1"/>
              <input name="reset" num_pins="1"/>
              <!--input name="sync_set" num_pins="1"/>
              <input name="sync_reset" num_pins="1"/-->
              <input name="enable" num_pins="1"/>
              <output name="out" num_pins="1"/>
              <output name="cout" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <mode name="blut5">
                <pb_type name="flut5" num_pb="1">
                  <input name="in" num_pins="5"/>
                  <input name="set" num_pins="1"/>
                  <input name="reset" num_pins="1"/>
                  <!-- FIX: where's the other reset? -->
                  <!--input name="sync_set" num_pins="1"/>
                  <input name="sync_reset" num_pins="1"/-->
                  <input name="enable" num_pins="1"/>
                  <output name="out" num_pins="1"/>
                  <clock name="clk" num_pins="1"/>
                  <!-- Regular LUT mode -->
                  <pb_type name="lut5" blif_model=".names" num_pb="1" class="lut">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <!-- LUT timing using delay matrix NOTE: IN0 should be slowest, IN4 fastest -->
                    <delay_matrix type="max" in_port="lut5.in" out_port="lut5.out">
                        2.8e-10
                        2.2e-10
                        1.7e-10
                        1.2e-10
                        7e-11
                    </delay_matrix>
                    <delay_matrix type="min" in_port="lut5.in" out_port="lut5.out">
                        2.6e-10
                        2e-10
                        1.5e-10
                        1.1e-10
                        6e-11
                    </delay_matrix>
                  </pb_type>
                  <!--lut5-->
                  <!--REGISTER-->
                  <pb_type name="ff" num_pb="1">
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <!--input name="SYNC_S" num_pins="1"/-->
                    <!--input name="SYNC_R" num_pins="1"/-->
                    <input name="E" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <clock name="clk" num_pins="1"/>
                    <mode name="native_latch">
                      <pb_type name="native_latch" blif_model=".latch" num_pb="1" class="flipflop">
                        <input name="D" num_pins="1" port_class="D"/>
                        <output name="Q" num_pins="1" port_class="Q"/>
                        <clock name="clk" num_pins="1" port_class="clock"/>
                        <T_setup value="6.34486e-11" port="native_latch.D" clock="clk"/>
                        <T_hold value="2.87314e-11" port="native_latch.D" clock="clk"/>
                        <T_clock_to_Q max="7.09448e-10" min="4.08795e-10" port="native_latch.Q" clock="clk"/>
                      </pb_type>
                      <interconnect>
                        <direct name="Q" input="native_latch.Q" output="ff.Q"/>
                        <direct name="D" input="ff.D" output="native_latch.D"/>
                        <direct name="clk" input="ff.clk" output="native_latch.clk"/>
                      </interconnect>
                    </mode>
                    <!--native_latch-->
                    <mode name="DFF">
                      <pb_type name="DFF" num_pb="1" blif_model=".subckt dff">
                        <input name="D" num_pins="1"/>
                        <output name="Q" num_pins="1"/>
                        <clock name="C" num_pins="1"/>
                        <T_setup value="6.34486e-11" port="DFF.D" clock="C"/>
                        <T_hold value="2.87314e-11" port="DFF.D" clock="C"/>
                        <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="DFF.Q" clock="C"/>
                      </pb_type>
                      <interconnect>
                        <direct name="D_to_D" input="ff.D" output="DFF.D"/>
                        <direct name="Q_to_Q" input="DFF.Q" output="ff.Q"/>
                        <direct name="clk_to_C" input="ff.clk" output="DFF.C"/>
                      </interconnect>
                    </mode>
                    <!--DFF-->
                    <mode name="DFFN">
                      <pb_type name="DFFN" num_pb="1" blif_model=".subckt dffn">
                        <input name="D" num_pins="1"/>
                        <output name="Q" num_pins="1"/>
                        <clock name="C" num_pins="1"/>
                        <T_setup value="6.34486e-11" port="DFFN.D" clock="C"/>
                        <T_hold value="2.87314e-11" port="DFFN.D" clock="C"/>
                        <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="DFFN.Q" clock="C"/>
                      </pb_type>
                      <interconnect>
                        <direct name="D_to_D" input="ff.D" output="DFFN.D"/>
                        <direct name="Q_to_Q" input="DFFN.Q" output="ff.Q"/>
                        <direct name="clk_to_C" input="ff.clk" output="DFFN.C"/>
                      </interconnect>
                    </mode>
                    <!--DFFN-->
                    <mode name="DFFSRE">
                      <pb_type name="DFFSRE" num_pb="1" blif_model=".subckt dffsre">
                        <input name="D" num_pins="1"/>
                        <input name="S" num_pins="1"/>
                        <input name="R" num_pins="1"/>
                        <input name="E" num_pins="1"/>
                        <output name="Q" num_pins="1"/>
                        <clock name="C" num_pins="1"/>
                        <T_setup value="6.34486e-11" port="DFFSRE.D" clock="C"/>
                        <T_hold value="2.87314e-11" port="DFFSRE.D" clock="C"/>
                        <T_setup value="-6.704e-11" port="DFFSRE.S" clock="C"/>
                        <T_hold value="8.85886e-11" port="DFFSRE.S" clock="C"/>
                        <T_setup value="-8.73915e-11" port="DFFSRE.R" clock="C"/>
                        <T_hold value="1.3408e-10" port="DFFSRE.R" clock="C"/>
                        <T_setup value="8.14058e-11" port="DFFSRE.E" clock="C"/>
                        <T_hold value="1.07743e-11" port="DFFSRE.E" clock="C"/>
                        <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="DFFSRE.Q" clock="C"/>
                      </pb_type>
                      <interconnect>
                        <direct name="D_to_D" input="ff.D" output="DFFSRE.D"/>
                        <direct name="S_to_S" input="ff.S" output="DFFSRE.S"/>
                        <direct name="R_to_R" input="ff.R" output="DFFSRE.R"/>
                        <direct name="E_to_E" input="ff.E" output="DFFSRE.E"/>
                        <direct name="Q_to_Q" input="DFFSRE.Q" output="ff.Q"/>
                        <direct name="clk_to_C" input="ff.clk" output="DFFSRE.C"/>
                      </interconnect>
                    </mode>
                    <!--DFFSRE-->
                    <mode name="DFFNSRE">
                      <pb_type name="DFFNSRE" num_pb="1" blif_model=".subckt dffnsre">
                        <input name="D" num_pins="1"/>
                        <input name="S" num_pins="1"/>
                        <input name="R" num_pins="1"/>
                        <input name="E" num_pins="1"/>
                        <output name="Q" num_pins="1"/>
                        <clock name="C" num_pins="1"/>
                        <T_setup value="6.34486e-11" port="DFFNSRE.D" clock="C"/>
                        <T_hold value="2.87314e-11" port="DFFNSRE.D" clock="C"/>
                        <T_setup value="-6.704e-11" port="DFFNSRE.S" clock="C"/>
                        <T_hold value="8.85886e-11" port="DFFNSRE.S" clock="C"/>
                        <T_setup value="-8.73915e-11" port="DFFNSRE.R" clock="C"/>
                        <T_hold value="1.3408e-10" port="DFFNSRE.R" clock="C"/>
                        <T_setup value="8.14058e-11" port="DFFNSRE.E" clock="C"/>
                        <T_hold value="1.07743e-11" port="DFFNSRE.E" clock="C"/>
                        <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="DFFNSRE.Q" clock="C"/>
                      </pb_type>
                      <interconnect>
                        <direct name="D_to_D" input="ff.D" output="DFFNSRE.D"/>
                        <direct name="S_to_S" input="ff.S" output="DFFNSRE.S"/>
                        <direct name="R_to_R" input="ff.R" output="DFFNSRE.R"/>
                        <direct name="E_to_E" input="ff.E" output="DFFNSRE.E"/>
                        <direct name="Q_to_Q" input="DFFNSRE.Q" output="ff.Q"/>
                        <direct name="clk_to_C" input="ff.clk" output="DFFNSRE.C"/>
                      </interconnect>
                    </mode>
                    <!--DFFNSRE-->
                    <mode name="SDFFSRE">
                      <pb_type name="SDFFSRE" num_pb="1" blif_model=".subckt sdffsre">
                        <input name="D" num_pins="1"/>
                        <input name="S" num_pins="1"/>
                        <input name="R" num_pins="1"/>
                        <input name="E" num_pins="1"/>
                        <output name="Q" num_pins="1"/>
                        <clock name="C" num_pins="1"/>
                        <T_setup value="6.34486e-11" port="SDFFSRE.D" clock="C"/>
                        <T_hold value="2.87314e-11" port="SDFFSRE.D" clock="C"/>
                        <T_setup value="-6.704e-11" port="SDFFSRE.S" clock="C"/>
                        <T_hold value="8.85886e-11" port="SDFFSRE.S" clock="C"/>
                        <T_setup value="-8.73915e-11" port="SDFFSRE.R" clock="C"/>
                        <T_hold value="1.3408e-10" port="SDFFSRE.R" clock="C"/>
                        <T_setup value="8.14058e-11" port="SDFFSRE.E" clock="C"/>
                        <T_hold value="1.07743e-11" port="SDFFSRE.E" clock="C"/>
                        <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="SDFFSRE.Q" clock="C"/>
                      </pb_type>
                      <interconnect>
                        <direct name="D_to_D" input="ff.D" output="SDFFSRE.D"/>
                        <!--direct name="S_to_S" input="ff.SYNC_S" output="SDFFSRE.S"/-->
                        <!--direct name="R_to_R" input="ff.SYNC_R" output="SDFFSRE.R"/-->
                        <direct name="E_to_E" input="ff.E" output="SDFFSRE.E"/>
                        <direct name="Q_to_Q" input="SDFFSRE.Q" output="ff.Q"/>
                        <direct name="clk_to_C" input="ff.clk" output="SDFFSRE.C"/>
                      </interconnect>
                    </mode>
                    <!--SDFFSRE-->
                    <mode name="SDFFNSRE">
                      <pb_type name="SDFFNSRE" num_pb="1" blif_model=".subckt sdffnsre">
                        <input name="D" num_pins="1"/>
                        <input name="S" num_pins="1"/>
                        <input name="R" num_pins="1"/>
                        <input name="E" num_pins="1"/>
                        <output name="Q" num_pins="1"/>
                        <clock name="C" num_pins="1"/>
                        <T_setup value="6.34486e-11" port="SDFFNSRE.D" clock="C"/>
                        <T_hold value="2.87314e-11" port="SDFFNSRE.D" clock="C"/>
                        <T_setup value="-6.704e-11" port="SDFFNSRE.S" clock="C"/>
                        <T_hold value="8.85886e-11" port="SDFFNSRE.S" clock="C"/>
                        <T_setup value="-8.73915e-11" port="SDFFNSRE.R" clock="C"/>
                        <T_hold value="1.3408e-10" port="SDFFNSRE.R" clock="C"/>
                        <T_setup value="8.14058e-11" port="SDFFNSRE.E" clock="C"/>
                        <T_hold value="1.07743e-11" port="SDFFNSRE.E" clock="C"/>
                        <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="SDFFNSRE.Q" clock="C"/>
                      </pb_type>
                      <interconnect>
                        <direct name="D_to_D" input="ff.D" output="SDFFNSRE.D"/>
                        <!--direct name="S_to_S" input="ff.SYNC_S" output="SDFFNSRE.S"/-->
                        <!--direct name="R_to_R" input="ff.SYNC_R" output="SDFFNSRE.R"/-->
                        <direct name="E_to_E" input="ff.E" output="SDFFNSRE.E"/>
                        <direct name="Q_to_Q" input="SDFFNSRE.Q" output="ff.Q"/>
                        <direct name="clk_to_C" input="ff.clk" output="SDFFNSRE.C"/>
                      </interconnect>
                    </mode>
                    <!--SDFFNSRE-->
                    <mode name="LATCH">
                      <pb_type name="LATCH" num_pb="1" blif_model=".subckt latch">
                        <input name="D" num_pins="1"/>
                        <clock name="G" num_pins="1"/>
                        <output name="Q" num_pins="1"/>
                        <T_setup value="6.34486e-11" port="LATCH.D" clock="G"/>
                        <T_hold value="2.87314e-11" port="LATCH.D" clock="G"/>
                        <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="LATCH.Q" clock="G"/>
                      </pb_type>
                      <interconnect>
                        <direct name="D_to_D" input="ff.D" output="LATCH.D"/>
                        <direct name="clk_to_G" input="ff.clk" output="LATCH.G"/>
                        <direct name="Q_to_Q" input="LATCH.Q" output="ff.Q"/>
                      </interconnect>
                    </mode>
                    <!--LATCH-->
                    <mode name="LATCHN">
                      <pb_type name="LATCHN" num_pb="1" blif_model=".subckt latchn">
                        <input name="D" num_pins="1"/>
                        <clock name="G" num_pins="1"/>
                        <output name="Q" num_pins="1"/>
                        <T_setup value="6.34486e-11" port="LATCHN.D" clock="G"/>
                        <T_hold value="2.87314e-11" port="LATCHN.D" clock="G"/>
                        <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="LATCHN.Q" clock="G"/>
                      </pb_type>
                      <interconnect>
                        <direct name="D_to_D" input="ff.D" output="LATCHN.D"/>
                        <direct name="clk_to_G" input="ff.clk" output="LATCHN.G"/>
                        <direct name="Q_to_Q" input="LATCHN.Q" output="ff.Q"/>
                      </interconnect>
                    </mode>
                    <!--LATCHN-->
                    <mode name="LATCHSRE">
                      <pb_type name="LATCHSRE" num_pb="1" blif_model=".subckt latchsre">
                        <input name="D" num_pins="1"/>
                        <input name="S" num_pins="1"/>
                        <input name="R" num_pins="1"/>
                        <input name="E" num_pins="1"/>
                        <clock name="G" num_pins="1"/>
                        <output name="Q" num_pins="1"/>
                        <T_setup value="6.34486e-11" port="LATCHSRE.D" clock="G"/>
                        <T_hold value="2.87314e-11" port="LATCHSRE.D" clock="G"/>
                        <T_setup value="-6.704e-11" port="LATCHSRE.S" clock="G"/>
                        <T_hold value="8.85886e-11" port="LATCHSRE.S" clock="G"/>
                        <T_setup value="-8.73915e-11" port="LATCHSRE.R" clock="G"/>
                        <T_hold value="1.3408e-10" port="LATCHSRE.R" clock="G"/>
                        <T_setup value="8.14058e-11" port="LATCHSRE.E" clock="G"/>
                        <T_hold value="1.07743e-11" port="LATCHSRE.E" clock="G"/>
                        <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="LATCHSRE.Q" clock="G"/>
                      </pb_type>
                      <interconnect>
                        <direct name="D_to_D" input="ff.D" output="LATCHSRE.D"/>
                        <direct name="S_to_S" input="ff.S" output="LATCHSRE.S"/>
                        <direct name="R_to_R" input="ff.R" output="LATCHSRE.R"/>
                        <direct name="E_to_E" input="ff.E" output="LATCHSRE.E"/>
                        <direct name="clk_to_G" input="ff.clk" output="LATCHSRE.G"/>
                        <direct name="Q_to_Q" input="LATCHSRE.Q" output="ff.Q"/>
                      </interconnect>
                    </mode>
                    <!--LATCHSRE-->
                    <mode name="LATCHNSRE">
                      <pb_type name="LATCHNSRE" num_pb="1" blif_model=".subckt latchnsre">
                        <input name="D" num_pins="1"/>
                        <input name="S" num_pins="1"/>
                        <input name="R" num_pins="1"/>
                        <input name="E" num_pins="1"/>
                        <clock name="G" num_pins="1"/>
                        <output name="Q" num_pins="1"/>
                        <T_setup value="6.34486e-11" port="LATCHNSRE.D" clock="G"/>
                        <T_hold value="2.87314e-11" port="LATCHNSRE.D" clock="G"/>
                        <T_setup value="-6.704e-11" port="LATCHNSRE.S" clock="G"/>
                        <T_hold value="8.85886e-11" port="LATCHNSRE.S" clock="G"/>
                        <T_setup value="-8.73915e-11" port="LATCHNSRE.R" clock="G"/>
                        <T_hold value="1.3408e-10" port="LATCHNSRE.R" clock="G"/>
                        <T_setup value="8.14058e-11" port="LATCHNSRE.E" clock="G"/>
                        <T_hold value="1.07743e-11" port="LATCHNSRE.E" clock="G"/>
                        <T_clock_to_Q min="4.08795e-10" max="7.09448e-10" port="LATCHNSRE.Q" clock="G"/>
                      </pb_type>
                      <interconnect>
                        <direct name="D_to_D" input="ff.D" output="LATCHNSRE.D"/>
                        <direct name="S_to_S" input="ff.S" output="LATCHNSRE.S"/>
                        <direct name="R_to_R" input="ff.R" output="LATCHNSRE.R"/>
                        <direct name="E_to_E" input="ff.E" output="LATCHNSRE.E"/>
                        <direct name="clk_to_G" input="ff.clk" output="LATCHNSRE.G"/>
                        <direct name="Q_to_Q" input="LATCHNSRE.Q" output="ff.Q"/>
                      </interconnect>
                    </mode>
                    <!--LATCHNSRE-->
                  </pb_type>
                  <!--ff-->
                  <interconnect>
                    <direct name="direct1" input="flut5.in" output="lut5.in"/>
                    <direct name="direct2" input="lut5.out" output="ff.D">
                      <pack_pattern name="lut5-out" in_port="lut5.out" out_port="ff.D"/>
                    </direct>
                    <direct name="direct3" input="flut5.clk" output="ff.clk"/>
                    <direct name="direct4" input="flut5.set" output="ff.S"/>
                    <direct name="direct5" input="flut5.reset" output="ff.R"/>
                    <direct name="direct6" input="flut5.enable" output="ff.E"/>
                    <!--direct name="direct7" input="flut5.sync_set" output="ff.SYNC_S"/-->
                    <!--direct name="direct8" input="flut5.sync_reset" output="ff.SYNC_R"/-->
                    <mux name="mux5" input="lut5.out ff.Q" output="flut5.out">
                      <delay_constant max="1.42314e-10" min="1.42314e-10" in_port="ff.Q" out_port="flut5.out"/>
                      <delay_constant max="1.48932e-10" min="1.4147e-10" in_port="lut5.out" out_port="flut5.out"/>
                    </mux>
                  </interconnect>
                </pb_type>
                <!--flut5-->
                <interconnect>
                  <direct name="direct1" input="ble5.in" output="flut5.in"/>
                  <direct name="direct2" input="flut5.out" output="ble5.out"/>
                  <direct name="direct3" input="ble5.clk" output="flut5.clk"/>
                  <direct name="direct4" input="ble5.set" output="flut5.set"/>
                  <direct name="direct5" input="ble5.reset" output="flut5.reset"/>
                  <direct name="direct6" input="ble5.enable" output="flut5.enable"/>
                  <!--direct name="direct7" input="ble5.sync_set" output="flut5.sync_set"/>
                  <direct name="direct8" input="ble5.sync_reset" output="flut5.sync_reset"/-->
                </interconnect>
              </mode>
              <!--blut5-->
              <!-- Single adder mode -->
              <mode name="arithmetic">
                <pb_type name="soft_adder" num_pb="1">
                  <input name="in" num_pins="4"/>
                  <input name="cin" num_pins="1"/>
                  <output name="out" num_pins="1"/>
                  <output name="cout" num_pins="1"/>
                  <clock name="clk" num_pins="1"/>
                  <pb_type name="adder" num_pb="1">
                    <input name="in" num_pins="4"/>
                    <input name="cin" num_pins="1"/>
                    <output name="out" num_pins="1"/>
                    <output name="cout" num_pins="1"/>
                    <pb_type name="lut4" blif_model=".names" num_pb="2" class="lut">
                      <input name="in" num_pins="4" port_class="lut_in"/>
                      <output name="out" num_pins="1" port_class="lut_out"/>
                      <delay_matrix type="max" in_port="lut4.in" out_port="lut4.out">
                          2.4e-10
                          1.8e-10
                          1.2e-10
                          8e-11
                      </delay_matrix>
                      <delay_matrix type="min" in_port="lut4.in" out_port="lut4.out">
                          2.2e-10
                          1.6e-10
                          1.1e-10
                          7e-11
                      </delay_matrix>
                    </pb_type>
                    <!--lut4-->
                    <pb_type name="adder_carry" blif_model=".subckt adder_carry" num_pb="1">
                      <input name="p" num_pins="1"/>
                      <input name="g" num_pins="1"/>
                      <input name="cin" num_pins="1"/>
                      <output name="sumout" num_pins="1"/>
                      <output name="cout" num_pins="1"/>
                      <delay_constant max="5e-11" min="4e-11" in_port="adder_carry.p" out_port="adder_carry.sumout"/>
                      <delay_constant max="8.9626e-11" min="8.2339e-11" in_port="adder_carry.g" out_port="adder_carry.sumout"/>
                      <delay_constant max="5e-11" min="3e-11" in_port="adder_carry.cin" out_port="adder_carry.sumout"/>
                      <delay_constant max="5e-11" min="3e-11" in_port="adder_carry.p" out_port="adder_carry.cout"/>
                      <delay_constant max="5e-11" min="3e-11" in_port="adder_carry.g" out_port="adder_carry.cout"/>
                      <delay_constant max="5e-11" min="4e-11" in_port="adder_carry.cin" out_port="adder_carry.cout"/>
                    </pb_type>
                    <!--adder_carry-->
                    <interconnect>
                      <direct name="direct2" input="adder.in[3:0]" output="lut4[0:0].in[3:0]"/>
                      <direct name="direct3" input="adder.in[3:0]" output="lut4[1:1].in[3:0]"/>
                      <direct name="direct4" input="lut4[0:0].out" output="adder_carry.p"/>
                      <direct name="direct5" input="lut4[1:1].out" output="adder_carry.g"/>
                      <direct name="carry_in" input="adder.cin" output="adder_carry.cin">
                        <pack_pattern name="carrychain" in_port="adder.cin" out_port="adder_carry.cin"/>
                      </direct>
                      <direct name="carry_out" input="adder_carry.cout" output="adder.cout">
                        <pack_pattern name="carrychain" in_port="adder_carry.cout" out_port="adder.cout"/>
                      </direct>
                      <!-- CHECK -->
                      <mux name="mux6" input="adder_carry.sumout adder_carry.cout" output="adder.out">
                        <delay_constant max="1.51897e-10" min="1.3619e-10" in_port="adder_carry.sumout" out_port="adder.out"/>
                        <delay_constant max="1.59941e-10" min="1.3733e-10" in_port="adder_carry.cout" out_port="adder.out"/>
                      </mux>
                    </interconnect>
                  </pb_type>
                  <!--adder-->
                  <!--REGISTER-->
                  <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
                    <input name="D" num_pins="1" port_class="D"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="clk" num_pins="1" port_class="clock"/>
                    <T_setup value="6.34486e-11" port="ff.D" clock="clk"/>
                    <T_hold value="2.87314e-11" port="ff.D" clock="clk"/>
                    <T_clock_to_Q max="7.09448e-10" min="4.08795e-10" port="ff.Q" clock="clk"/>
                  </pb_type>
                  <!--ff-->
                  <interconnect>
                    <direct name="direct1" input="soft_adder.clk" output="ff.clk"/>
                    <direct name="direct2" input="soft_adder.in" output="adder.in"/>
                    <direct name="add_to_ff" input="adder.out" output="ff.D">
                      <pack_pattern name="carrychain" in_port="adder.out" out_port="ff.D"/>
                    </direct>
                    <direct name="carry_in" input="soft_adder.cin" output="adder.cin">
                      <pack_pattern name="carrychain" in_port="soft_adder.cin" out_port="adder.cin"/>
                    </direct>
                    <direct name="carry_out" input="adder.cout" output="soft_adder.cout">
                      <pack_pattern name="carrychain" in_port="adder.cout" out_port="soft_adder.cout"/>
                    </direct>
                    <mux name="mux7" input="adder.out ff.Q" output="soft_adder.out">
                      <delay_constant max="9.6311e-11" min="8.3582e-11" in_port="adder.out" out_port="soft_adder.out"/>
                      <delay_constant max="1.42314e-10" min="8.9674e-11" in_port="ff.Q" out_port="soft_adder.out"/>
                    </mux>
                  </interconnect>
                </pb_type>
                <!--soft_adder-->
                <interconnect>
                  <direct name="direct1" input="ble5.in[3:0]" output="soft_adder.in"/>
                  <direct name="direct2" input="ble5.cin" output="soft_adder.cin"/>
                  <direct name="direct3" input="soft_adder.out" output="ble5.out"/>
                  <direct name="direct4" input="soft_adder.cout" output="ble5.cout">
                    <pack_pattern name="carrychain" in_port="soft_adder.cout" out_port="ble5.cout"/>
                  </direct>
                  <direct name="direct5" input="ble5.clk" output="soft_adder.clk"/>
                </interconnect>
              </mode>
              <!--arithmetic-->
            </pb_type>
            <!--ble5-->
            <interconnect>
              <direct name="direct1" input="lut5inter.in" output="ble5[0:0].in"/>
              <direct name="direct2" input="lut5inter.in" output="ble5[1:1].in"/>
              <direct name="direct3" input="ble5[1:0].out" output="lut5inter.out"/>
              <direct name="carry_in" input="lut5inter.cin" output="ble5[0:0].cin"/>
              <direct name="carry_out" input="ble5[1:1].cout" output="lut5inter.cout">
                <pack_pattern name="carrychain" in_port="ble5[1:1].cout" out_port="lut5inter.cout"/>
              </direct>
              <direct name="carry_link" input="ble5[0:0].cout" output="ble5[1:1].cin">
                <pack_pattern name="carrychain" in_port="ble5[0:0].cout" out_port="ble5[1:1].cin"/>
                <delay_constant max="5.1577e-11" min="4.0588e-11" in_port="ble5[0:0].cout" out_port="ble5[1:1].cin"/>
              </direct>
              <complete name="set" input="lut5inter.set" output="ble5[1:0].set"/>
              <complete name="reset" input="lut5inter.reset" output="ble5[1:0].reset"/>
              <!--complete name="sync_set" input="lut5inter.sync_set" output="ble5[1:0].sync_set"/>
              <complete name="sync_reset" input="lut5inter.sync_reset" output="ble5[1:0].sync_reset"/-->
              <direct name="enable" input="lut5inter.enable[1:0]" output="ble5[1:0].enable"/>
              <complete name="complete1" input="lut5inter.clk" output="ble5[1:0].clk"/>
            </interconnect>
          </pb_type>
          <!--lut5inter-->
          <interconnect>
            <direct name="direct1" input="fle.in[4:0]" output="lut5inter.in"/>
            <direct name="direct2" input="lut5inter.out" output="fle.out"/>
            <direct name="direct3" input="fle.clk" output="lut5inter.clk"/>
            <direct name="carry_in" input="fle.cin" output="lut5inter.cin"/>
            <direct name="carry_out" input="lut5inter.cout" output="fle.cout">
              <pack_pattern name="carrychain" in_port="lut5inter.cout" out_port="fle.cout"/>
            </direct>
            <direct name="set" input="fle.set" output="lut5inter.set"/>
            <direct name="reset" input="fle.reset" output="lut5inter.reset"/>
            <direct name="enable" input="fle.enable[1:0]" output="lut5inter.enable[1:0]"/>
            <!--direct name="sync_set" input="fle.sync_set" output="lut5inter.sync_set"/>
            <direct name="sync_reset" input="fle.sync_reset" output="lut5inter.sync_reset"/-->
          </interconnect>
        </mode>
        <!--n2_lut5-->
        <!--FLE logical mode: shift register-->
        <!-- Disabled this mode it requires restructuring-->
        <!-- mode name="shift_register">
          <pb_type name="shift_reg" num_pb="1">
            <input name="reg_in" num_pins="1"/>
            <output name="out" num_pins="2"/>
            <output name="reg_out" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
            <pb_type name="ff" num_pb="2">
              <input name="D" num_pins="1"/>
              <output name="Q" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <mode name="DFF">
                <pb_type name="DFF" blif_model=".subckt sh_dff" num_pb="1">
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <clock name="C" num_pins="1"/>
                  <T_setup value="6.34486e-11" port="DFF.D" clock="C"/>
                  <T_hold value="2.87314e-11" port="DFF.D" clock="C"/>
                  <T_clock_to_Q max="7.09448e-10" port="DFF.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct input="DFF.Q" name="FF-Q" output="ff.Q">
                    <pack_pattern name="shiftchain" in_port="DFF.Q" out_port="ff.Q"/>
                  </direct>
                  <direct input="ff.D" name="DFF-D" output="DFF.D">
                    <pack_pattern in_port="ff.D" name="shiftchain" out_port="DFF.D"/>
                  </direct>
                  <direct input="ff.clk" name="DFF-clk" output="DFF.C"/>
                </interconnect>
              </mode>
            </pb_type>
            <interconnect>
              <direct name="direct1" input="shift_reg.reg_in" output="ff[0].D">
                <pack_pattern name="shiftchain" in_port="shift_reg.reg_in" out_port="ff[0].D"/>
              </direct>
              <direct name="direct2" input="ff[0].Q" output="ff[1].D">
                <pack_pattern name="shiftchain" in_port="ff[0].Q" out_port="ff[1].D"/>
                <delay_constant max="1.99975e-10" min="1.99581e-10" in_port="ff[0].Q" out_port="ff[1].D"/>
              </direct>
              <direct name="direct3" input="ff[0].Q" output="shift_reg.out[0]"/>
              <direct name="direct4" input="ff[1].Q" output="shift_reg.out[1]"/>
              <direct name="direct5" input="ff[1].Q" output="shift_reg.reg_out">
                <pack_pattern name="shiftchain" in_port="ff[1].Q" out_port="shift_reg.reg_out"/>
              </direct>
              <complete name="complete" input="shift_reg.clk" output="ff[1:0].clk"/>
            </interconnect>
          </pb_type>
          <interconnect>
            <direct name="direct1" input="fle.reg_in" output="shift_reg.reg_in">
              <pack_pattern name="shiftchain" in_port="fle.reg_in" out_port="shift_reg.reg_in"/>
            </direct>
            <direct name="direct2" input="shift_reg.reg_out" output="fle.reg_out">
              <pack_pattern name="shiftchain" in_port="shift_reg.reg_out" out_port="fle.reg_out"/>
            </direct>
            <direct name="direct3" input="shift_reg.out" output="fle.out"/>
            <direct name="direct4" input="fle.clk" output="shift_reg.clk">
            </direct>
          </interconnect>
        </mode -->
        <!--shift_register-->
      </pb_type>
      <!--CLB ROUTING-->
      <!--original: -->
      <!--"crossbar0" input="clb.I0 lb.I3 fle[1:0].out fle[3:2].out fle[8:8].out" output="fle[9:0].in[0]"-->
      <!--"crossbar1" input="clb.I1 clb.I2 fle[3:2].out fle[5:4].out fle[9:9].out" output="fle[9:0].in[1]"-->
      <!--"crossbar2" input="clb.I0 clb.I2 fle[5:4].out fle[7:6].out fle[8:8].out" output="fle[9:0].in[2]"-->
      <!-- Jim's change#1 (feedback distribution; no change in mux sizes, no impact on area): -->
      <interconnect>
        <!--complete name="crossbar0" input="clb.I0 clb.I3 fle[7:0].out[0]" output="fle[7:0].in[0]"-->
        <!-- move these to faster pins -->
        <complete name="crossbar0" input="clb.I0 clb.I3" output="fle[7:0].in[0]">
          <delay_constant max="2.08e-10" min="1.43e-10" in_port="clb.I0 clb.I3" out_port="fle[7:0].in[0]"/>
          <!--delay_constant max="2.14e-10" min="1.69e-10" in_port="fle[7:0].out[0]" out_port="fle[7:0].in[0]" /-->
        </complete>
        <complete name="crossbar1" input="clb.I1 clb.I2 fle[7:0].out[1]" output="fle[7:0].in[1]">
          <delay_constant max="2.08e-10" min="1.43e-10" in_port="clb.I1 clb.I2" out_port="fle[7:0].in[1]"/>
          <delay_constant max="2.14e-10" min="1.69e-10" in_port="fle[7:0].out[1]" out_port="fle[7:0].in[1]"/>
        </complete>
        <!--complete name="crossbar2a" input="clb.I0 clb.I2 fle[3:0].out" output="fle[7:4].in[2]"-->
        <complete name="crossbar2" input="clb.I0 clb.I2 fle[7:0].out[0]" output="fle[7:0].in[2]">
          <delay_constant max="2.08e-10" min="1.43e-10" in_port="clb.I0 clb.I2" out_port="fle[7:0].in[2]"/>
          <delay_constant max="2.14e-10" min="1.69e-10" in_port="fle[7:0].out[0]" out_port="fle[7:0].in[2]"/>
        </complete>
        <!--complete name="crossbar2b" input="clb.I0 clb.I2 fle[7:4].out" output="fle[3:0].in[2]"-->
        <!--delay_constant max="2.08e-10" min="1.43e-10" in_port="clb.I0 clb.I2" out_port="fle[3:0].in[2]" /-->
        <!--delay_constant max="2.14e-10" min="1.69e-10" in_port="fle[7:4].out" out_port="fle[3:0].in[2]" /-->
        <!--/complete-->
        <!--complete name="crossbar3" input="clb.I1 clb.I3" output="fle[7:0].in[3]"-->
        <complete name="crossbar3" input="clb.I1 clb.I3 fle[7:0].fast_o" output="fle[7:0].in[3]">
          <!-- fast output to in3 -->
          <delay_constant max="2.08e-10" min="1.43e-10" in_port="clb.I1 clb.I3" out_port="fle[7:0].in[3]"/>
          <delay_constant max="2.14e-10" min="1.69e-10" in_port="fle[7:0].fast_o" out_port="fle[7:0].in[3]"/>
        </complete>
        <complete name="crossbar4" input="clb.I0 clb.I3" output="fle[7:0].in[4]">
          <delay_constant max="2.08e-10" min="1.43e-10" in_port="clb.I0 clb.I3" out_port="fle[7:0].in[4]"/>
        </complete>
        <complete name="crossbar5" input="clb.I1 clb.I2" output="fle[7:0].in[5]">
          <delay_constant max="2.08e-10" min="1.43e-10" in_port="clb.I1 clb.I2" out_port="fle[7:0].in[5]"/>
        </complete>
        <complete name="clks" input="clb.clk" output="fle[7:0].clk">
          <!--RESTRUCTURE: one 16:1 for all, move to seam-->
          <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="clb.clk[0]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="clb.clk[1]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.14103e-10" min="2.15106e-10" in_port="clb.clk[2]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.0259e-10" min="2.14786e-10" in_port="clb.clk[3]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="clb.clk[4]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="clb.clk[5]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.14103e-10" min="2.15106e-10" in_port="clb.clk[6]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.0259e-10" min="2.14786e-10" in_port="clb.clk[7]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="clb.clk[8]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="clb.clk[9]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="clb.clk[10]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="clb.clk[11]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.14103e-10" min="2.15106e-10" in_port="clb.clk[12]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.0259e-10" min="2.14786e-10" in_port="clb.clk[13]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.41094e-10" min="2.49897e-10" in_port="clb.clk[14]" out_port="fle[7:0].clk"/>
          <delay_constant max="5.56619e-10" min="2.51572e-10" in_port="clb.clk[15]" out_port="fle[7:0].clk"/>
        </complete>
        <!--complete name="set" input="clb.set" output="fle[7:0].set">
          <delay_constant max="2.0094e-11" min="2.0079e-11" in_port="clb.set" out_port="fle[7:0].set"/>
        </complete>
        <complete name="reset" input="clb.lreset" output="fle[7:0].reset">
          <delay_constant max="2.0094e-11" min="2.0079e-11" in_port="clb.lreset" out_port="fle[7:0].reset"/>
        </complete>
        <complete name="sync_set" input="clb.sync_set" output="fle[7:0].sync_set">
          <delay_constant max="2.0094e-11" min="2.0079e-11" in_port="clb.sync_set" out_port="fle[7:0].sync_set"/>
        </complete>
        <complete name="sync_reset" input="clb.sync_reset" output="fle[7:0].sync_reset">
          <delay_constant max="2.0094e-11" min="2.0079e-11" in_port="clb.sync_reset" out_port="fle[7:0].sync_reset"/>
        </complete-->
        <complete name="sr1" input="clb.sr1" output="fle[7:0].set">
          <!-- FIX!!: connect to fle[3:0].sr when function implemented -->
          <delay_constant max="2.0094e-11" min="2.0079e-11" in_port="clb.sr1" out_port="fle[7:0].set"/>
        </complete>
        <complete name="sr0" input="clb.sr0" output="fle[7:0].reset">
          <!-- FIX!!: connect to fle[3:0].sr when function implemented -->
          <delay_constant max="2.0094e-11" min="2.0079e-11" in_port="clb.sr0" out_port="fle[7:0].reset"/>
        </complete>
        <complete name="enable00" input="clb.en0[0]" output="fle[3:0].enable[0]">
          <!-- split enables -->
          <delay_constant max="1.53965e-10" min="3.8311e-11" in_port="clb.en0[0]" out_port="fle[3:0].enable[0]"/>
        </complete>
        <complete name="enable01" input="clb.en0[1]" output="fle[3:0].enable[1]">
          <!-- split enables -->
          <delay_constant max="1.53965e-10" min="3.8311e-11" in_port="clb.en0[1]" out_port="fle[3:0].enable[1]"/>
        </complete>
        <complete name="enable10" input="clb.en1[0]" output="fle[7:4].enable[0]">
          <!-- split enables -->
          <delay_constant max="1.53965e-10" min="3.8311e-11" in_port="clb.en1[0]" out_port="fle[7:4].enable[0]"/>
        </complete>
        <complete name="enable11" input="clb.en1[1]" output="fle[7:4].enable[1]">
          <!-- split enables -->
          <delay_constant max="1.53965e-10" min="3.8311e-11" in_port="clb.en1[1]" out_port="fle[7:4].enable[1]"/>
        </complete>
        <!-- FIX: what happened to global reset ???  -->
        <!--direct name="clbouts1" input="fle[9:0].out[0:0]" output="clb.O[9:0]"/>
        <direct name="clbouts2" input="fle[9:0].out[1:1]" output="clb.O[19:10]"/-->
        <direct name="clbouts1" input="fle[3:0].out[1:0]" output="clb.O[7:0]"/>
        <!-- reordered -->
        <direct name="clbouts2" input="fle[7:4].out[1:0]" output="clb.O[15:8]"/>
        <direct name="clbouts3" input="fle[7:0].fast_o" output="clb.Ofast[7:0]"/>
        <!-- fast output -->
        <!-- Cascade links -->
        <direct name="casc_dnloop" input="fle[0:0].cascdn_o" output="fle[7:7].cascdn_i">
          <!-- need to correct delay vectors -->
          <pack_pattern name="cascade" in_port="fle[0:0].cascdn_o" out_port="fle[7:7].cascdn_i"/>
          <delay_constant max="5.1577e-11" min="4.0588e-11" in_port="fle[0:0].cascdn_o" out_port="fle[7:7].cascdn_i"/>
        </direct>
        <direct name="casc_dnlink" input="fle[7:1].cascdn_o" output="fle[6:0].cascdn_i">
          <pack_pattern name="cascade" in_port="fle[7:1].cascdn_o" out_port="fle[6:0].cascdn_i"/>
          <delay_constant max="5.1577e-11" min="4.0588e-11" in_port="fle[7:1].cascdn_o" out_port="fle[6:0].cascdn_i"/>
        </direct>
        <direct name="casc_uploop" input="fle[7:7].cascup_o" output="fle[0:0].cascup_i">
          <pack_pattern name="cascade" in_port="fle[7:7].cascup_o" out_port="fle[0:0].cascup_i"/>
          <delay_constant max="5.1577e-11" min="4.0588e-11" in_port="fle[7:7].cascup_o" out_port="fle[0:0].cascup_i"/>
        </direct>
        <direct name="casc_uplink" input="fle[6:0].cascup_o" output="fle[7:1].cascup_i">
          <pack_pattern name="cascade" in_port="fle[6:0].cascup_o" out_port="fle[7:1].cascup_i"/>
          <delay_constant max="5.1577e-11" min="4.0588e-11" in_port="fle[6:0].cascup_o" out_port="fle[7:1].cascup_i"/>
        </direct>
        <!-- Carry chain links -->
        <!--complete name="carry_in" input="clb.cin clb.cin_trick" output="fle[0:0].cin"-->
        <!--mux name="carry_in" input="clb.cin clb.cin_init" output="fle[0:0].cin"-->
        <direct name="carry_in" input="clb.cin" output="fle[0:0].cin">
          <pack_pattern name="carrychain" in_port="clb.cin" out_port="fle[0:0].cin"/>
          <delay_constant max="1.22461e-10" min="1.00603e-10" in_port="clb.cin" out_port="fle[0:0].cin"/>
        </direct>
        <direct name="carry_out" input="fle[7:7].cout" output="clb.cout">
          <pack_pattern name="carrychain" in_port="fle[7:7].cout" out_port="clb.cout"/>
          <delay_constant max="5.6224e-11" min="4.0243e-11" in_port="fle[7:7].cout" out_port="clb.cout"/>
        </direct>
        <direct name="carry_link" input="fle[6:0].cout" output="fle[7:1].cin">
          <pack_pattern name="carrychain" in_port="fle[6:0].cout" out_port="fle[7:1].cin"/>
          <delay_constant max="5.1577e-11" min="4.0588e-11" in_port="fle[6:0].cout" out_port="fle[7:1].cin"/>
        </direct>
        <!-- Scan chain links -->
        <direct name="scff_in01" input="clb.sc_in[1:0]" output="fle[0:0].sc_in[1:0]"/>
        <direct name="scff_in23" input="clb.sc_in[3:2]" output="fle[4:4].sc_in[1:0]"/>
        <direct name="scff_link01" input="fle[2:0].sc_out" output="fle[3:1].sc_in"/>
        <direct name="scff_link23" input="fle[6:4].sc_out" output="fle[7:5].sc_in"/>
        <direct name="scff_out01" input="fle[3:3].sc_out[1:0]" output="clb.sc_out[1:0]"/>
        <direct name="scff_out23" input="fle[7:7].sc_out[1:0]" output="clb.sc_out[3:2]"/>
      </interconnect>
    </pb_type>
    <!--clb-->
    <!-- Define tile level dsp begin -->
    <pb_type name="dsp">
      <input name="a_i" num_pins="20" equivalent="none"/>
      <input name="b_i" num_pins="18" equivalent="none"/>
      <input name="acc_fir_i" num_pins="6" equivalent="none"/>
      <input name="load_acc" num_pins="1"/>
      <input name="feedback" num_pins="3"/>
      <input name="unsigned_a" num_pins="1"/>
      <input name="unsigned_b" num_pins="1"/>
      <input name="saturate_enable" num_pins="1"/>
      <input name="shift_right" num_pins="6"/>
      <input name="round" num_pins="1"/>
      <input name="subtract" num_pins="1"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <input name="sr" num_pins="1"/>
      <clock name="clk" num_pins="16"/>
      <!--4->16-->
      <input name="sc_in" num_pins="12"/>
      <!--3->12-->
      <input name="scan_reset" num_pins="1" is_non_clock_global="true"/>
      <output name="z_o" num_pins="46" equivalent="none"/>
      <output name="dly_b_o" num_pins="18" equivalent="none"/>
      <output name="sc_out" num_pins="12"/>
      <!--3->12-->
      <pb_type name="dsp_rtl" num_pb="1">
        <input name="a_i" num_pins="20"/>
        <input name="b_i" num_pins="18"/>
        <input name="feedback" num_pins="3"/>
        <input name="unsigned_a" num_pins="1"/>
        <input name="unsigned_b" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <clock name="clk" num_pins="1"/>
        <input name="reset" num_pins="1"/>
        <input name="shift_right" num_pins="6"/>
        <input name="saturate_enable" num_pins="1"/>
        <input name="round" num_pins="1"/>
        <input name="subtract" num_pins="1"/>
        <input name="load_acc" num_pins="1"/>
        <input name="acc_fir_i" num_pins="6"/>
        <output name="z_o" num_pins="38"/>
        <output name="dly_b_o" num_pins="18"/>
        <mode name="physical" disable_packing="true">
          <pb_type name="dsp_phy" blif_model=".subckt dsp_phy" num_pb="1">
            <input name="a_i" num_pins="20"/>
            <input name="b_i" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
            <input name="reset" num_pins="1"/>
            <input name="shift_right" num_pins="6"/>
            <input name="saturate_enable" num_pins="1"/>
            <input name="round" num_pins="1"/>
            <input name="subtract" num_pins="1"/>
            <input name="load_acc" num_pins="1"/>
            <input name="acc_fir_i" num_pins="6"/>
            <output name="z_o" num_pins="38"/>
            <output name="dly_b_o" num_pins="18"/>
            <T_setup value="100.0e-12" port="dsp_phy.acc_fir_i" clock="clk"/>
            <T_setup value="100.0e-12" port="dsp_phy.load_acc" clock="clk"/>
            <T_setup value="100.0e-12" port="dsp_phy.subtract" clock="clk"/>
            <T_setup value="100.0e-12" port="dsp_phy.round" clock="clk"/>
            <T_setup value="100.0e-12" port="dsp_phy.saturate_enable" clock="clk"/>
            <T_setup value="100.0e-12" port="dsp_phy.shift_right" clock="clk"/>
            <T_setup value="100.0e-12" port="dsp_phy.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="dsp_phy.unsigned_b" clock="clk"/>
            <T_setup value="100.0e-12" port="dsp_phy.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="dsp_phy.a_i" clock="clk"/>
            <T_setup value="100.0e-12" port="dsp_phy.b_i" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect dsp_phy to dsp_rtl -->
            <direct name="direct1" input="dsp_rtl.a_i" output="dsp_phy.a_i"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="dsp_phy.b_i"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="dsp_phy.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="dsp_phy.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="dsp_phy.unsigned_b"/>
            <direct name="direct6" input="dsp_rtl.lreset" output="dsp_phy.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="dsp_phy.clk"/>
            <direct name="direct8" input="dsp_rtl.reset" output="dsp_phy.reset"/>
            <direct name="direct9" input="dsp_rtl.shift_right" output="dsp_phy.shift_right"/>
            <direct name="direct10" input="dsp_rtl.saturate_enable" output="dsp_phy.saturate_enable"/>
            <direct name="direct11" input="dsp_rtl.round" output="dsp_phy.round"/>
            <direct name="direct12" input="dsp_rtl.subtract" output="dsp_phy.subtract"/>
            <direct name="direct13" input="dsp_rtl.load_acc" output="dsp_phy.load_acc"/>
            <direct name="direct14" input="dsp_rtl.acc_fir_i" output="dsp_phy.acc_fir_i"/>
            <direct name="direct15" input="dsp_phy.z_o" output="dsp_rtl.z_o"/>
            <direct name="direct16" input="dsp_phy.dly_b_o" output="dsp_rtl.dly_b_o"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP" disable_packing="false">
          <pb_type name="RS_DSP" blif_model=".subckt RS_DSP" num_pb="1">
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
            <input name="shift_right" num_pins="6"/>
            <input name="saturate_enable" num_pins="1"/>
            <input name="round" num_pins="1"/>
            <input name="subtract" num_pins="1"/>
            <input name="load_acc" num_pins="1"/>
            <input name="acc_fir" num_pins="6"/>
            <output name="z" num_pins="38"/>
            <output name="dly_b" num_pins="18"/>
            <T_setup value="100.0e-12" port="RS_DSP.acc_fir" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP.load_acc" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP.subtract" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP.round" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP.saturate_enable" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP.shift_right" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP.unsigned_b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP.a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP.b" clock="clk"/>
            <T_clock_to_Q max="100.0e-12" port="RS_DSP.z" clock="clk"/>
            <T_clock_to_Q max="100.0e-12" port="RS_DSP.dly_b" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP to dsp_rtl -->
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP.unsigned_b"/>
            <direct name="direct6" input="dsp_rtl.lreset" output="RS_DSP.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="RS_DSP.clk"/>
            <direct name="direct9" input="dsp_rtl.shift_right" output="RS_DSP.shift_right"/>
            <direct name="direct10" input="dsp_rtl.saturate_enable" output="RS_DSP.saturate_enable"/>
            <direct name="direct11" input="dsp_rtl.round" output="RS_DSP.round"/>
            <direct name="direct12" input="dsp_rtl.subtract" output="RS_DSP.subtract"/>
            <direct name="direct13" input="dsp_rtl.load_acc" output="RS_DSP.load_acc"/>
            <direct name="direct14" input="dsp_rtl.acc_fir_i" output="RS_DSP.acc_fir"/>
            <direct name="direct15" input="RS_DSP.z" output="dsp_rtl.z_o"/>
            <direct name="direct16" input="RS_DSP.dly_b" output="dsp_rtl.dly_b_o"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP_MULT" disable_packing="false">
          <pb_type name="RS_DSP_MULT" blif_model=".subckt RS_DSP_MULT" num_pb="1">
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <output name="z" num_pins="38"/>
            <delay_constant max="5e-11" min="4e-11" in_port="RS_DSP_MULT.a" out_port="RS_DSP_MULT.z"/>
            <delay_constant max="5e-11" min="4e-11" in_port="RS_DSP_MULT.b" out_port="RS_DSP_MULT.z"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP_MULT to dsp_rtl -->
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP_MULT.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP_MULT.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP_MULT.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP_MULT.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP_MULT.unsigned_b"/>
            <direct name="direct15" input="RS_DSP_MULT.z" output="dsp_rtl.z_o"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP_MULT_REGIN" disable_packing="false">
          <pb_type name="RS_DSP_MULT_REGIN" blif_model=".subckt RS_DSP_MULT_REGIN" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <output name="z" num_pins="38"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULT_REGIN.z" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGIN.a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGIN.b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGIN.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGIN.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGIN.unsigned_b" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP_* to dsp_rtl -->
            <direct name="direct6" input="dsp_rtl.lreset" output="RS_DSP_MULT_REGIN.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="RS_DSP_MULT_REGIN.clk"/>
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP_MULT_REGIN.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP_MULT_REGIN.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP_MULT_REGIN.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP_MULT_REGIN.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP_MULT_REGIN.unsigned_b"/>
            <direct name="direct15" input="RS_DSP_MULT_REGIN.z" output="dsp_rtl.z_o"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP_MULT_REGOUT" disable_packing="false">
          <pb_type name="RS_DSP_MULT_REGOUT" blif_model=".subckt RS_DSP_MULT_REGOUT" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <output name="z" num_pins="38"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULT_REGOUT.z" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGOUT.a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGOUT.b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGOUT.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGOUT.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGOUT.unsigned_b" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP_* to dsp_rtl -->
            <direct name="direct6" input="dsp_rtl.lreset" output="RS_DSP_MULT_REGOUT.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="RS_DSP_MULT_REGOUT.clk"/>
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP_MULT_REGOUT.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP_MULT_REGOUT.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP_MULT_REGOUT.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP_MULT_REGOUT.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP_MULT_REGOUT.unsigned_b"/>
            <direct name="direct15" input="RS_DSP_MULT_REGOUT.z" output="dsp_rtl.z_o"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP_MULT_REGIN_REGOUT" disable_packing="false">
          <pb_type name="RS_DSP_MULT_REGIN_REGOUT" blif_model=".subckt RS_DSP_MULT_REGIN_REGOUT" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <output name="z" num_pins="38"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULT_REGIN_REGOUT.z" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGIN_REGOUT.a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGIN_REGOUT.b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGIN_REGOUT.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGIN_REGOUT.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULT_REGIN_REGOUT.unsigned_b" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP_* to dsp_rtl -->
            <direct name="direct6" input="dsp_rtl.lreset" output="RS_DSP_MULT_REGIN_REGOUT.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="RS_DSP_MULT_REGIN_REGOUT.clk"/>
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP_MULT_REGIN_REGOUT.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP_MULT_REGIN_REGOUT.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP_MULT_REGIN_REGOUT.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP_MULT_REGIN_REGOUT.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP_MULT_REGIN_REGOUT.unsigned_b"/>
            <direct name="direct15" input="RS_DSP_MULT_REGIN_REGOUT.z" output="dsp_rtl.z_o"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP_MULTACC" disable_packing="false">
          <pb_type name="RS_DSP_MULTACC" blif_model=".subckt RS_DSP_MULTACC" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <input name="shift_right" num_pins="6"/>
            <input name="saturate_enable" num_pins="1"/>
            <input name="round" num_pins="1"/>
            <input name="subtract" num_pins="1"/>
            <input name="load_acc" num_pins="1"/>
            <output name="z" num_pins="38"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULTACC.z" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC.a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC.b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC.unsigned_b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC.shift_right" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC.saturate_enable" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC.round" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC.subtract" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC.load_acc" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP_* to dsp_rtl -->
            <direct name="direct6" input="dsp_rtl.lreset" output="RS_DSP_MULTACC.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="RS_DSP_MULTACC.clk"/>
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP_MULTACC.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP_MULTACC.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP_MULTACC.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP_MULTACC.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP_MULTACC.unsigned_b"/>
            <direct name="direct15" input="RS_DSP_MULTACC.z" output="dsp_rtl.z_o"/>
            <direct name="direct9" input="dsp_rtl.shift_right" output="RS_DSP_MULTACC.shift_right"/>
            <direct name="direct10" input="dsp_rtl.saturate_enable" output="RS_DSP_MULTACC.saturate_enable"/>
            <direct name="direct11" input="dsp_rtl.round" output="RS_DSP_MULTACC.round"/>
            <direct name="direct12" input="dsp_rtl.subtract" output="RS_DSP_MULTACC.subtract"/>
            <direct name="direct13" input="dsp_rtl.load_acc" output="RS_DSP_MULTACC.load_acc"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP_MULTACC_REGIN" disable_packing="false">
          <pb_type name="RS_DSP_MULTACC_REGIN" blif_model=".subckt RS_DSP_MULTACC_REGIN" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <input name="shift_right" num_pins="6"/>
            <input name="saturate_enable" num_pins="1"/>
            <input name="round" num_pins="1"/>
            <input name="subtract" num_pins="1"/>
            <input name="load_acc" num_pins="1"/>
            <output name="z" num_pins="38"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULTACC_REGIN.z" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN.a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN.b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN.unsigned_b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN.shift_right" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN.saturate_enable" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN.round" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN.subtract" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN.load_acc" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP_* to dsp_rtl -->
            <direct name="direct6" input="dsp_rtl.lreset" output="RS_DSP_MULTACC_REGIN.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="RS_DSP_MULTACC_REGIN.clk"/>
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP_MULTACC_REGIN.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP_MULTACC_REGIN.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP_MULTACC_REGIN.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP_MULTACC_REGIN.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP_MULTACC_REGIN.unsigned_b"/>
            <direct name="direct15" input="RS_DSP_MULTACC_REGIN.z" output="dsp_rtl.z_o"/>
            <direct name="direct9" input="dsp_rtl.shift_right" output="RS_DSP_MULTACC_REGIN.shift_right"/>
            <direct name="direct10" input="dsp_rtl.saturate_enable" output="RS_DSP_MULTACC_REGIN.saturate_enable"/>
            <direct name="direct11" input="dsp_rtl.round" output="RS_DSP_MULTACC_REGIN.round"/>
            <direct name="direct12" input="dsp_rtl.subtract" output="RS_DSP_MULTACC_REGIN.subtract"/>
            <direct name="direct13" input="dsp_rtl.load_acc" output="RS_DSP_MULTACC_REGIN.load_acc"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP_MULTACC_REGOUT" disable_packing="false">
          <pb_type name="RS_DSP_MULTACC_REGOUT" blif_model=".subckt RS_DSP_MULTACC_REGOUT" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <input name="shift_right" num_pins="6"/>
            <input name="saturate_enable" num_pins="1"/>
            <input name="round" num_pins="1"/>
            <input name="subtract" num_pins="1"/>
            <input name="load_acc" num_pins="1"/>
            <output name="z" num_pins="38"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULTACC_REGOUT.z" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGOUT.a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGOUT.b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGOUT.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGOUT.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGOUT.unsigned_b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGOUT.shift_right" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGOUT.saturate_enable" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGOUT.round" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGOUT.subtract" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGOUT.load_acc" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP_* to dsp_rtl -->
            <direct name="direct6" input="dsp_rtl.lreset" output="RS_DSP_MULTACC_REGOUT.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="RS_DSP_MULTACC_REGOUT.clk"/>
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP_MULTACC_REGOUT.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP_MULTACC_REGOUT.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP_MULTACC_REGOUT.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP_MULTACC_REGOUT.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP_MULTACC_REGOUT.unsigned_b"/>
            <direct name="direct15" input="RS_DSP_MULTACC_REGOUT.z" output="dsp_rtl.z_o"/>
            <direct name="direct9" input="dsp_rtl.shift_right" output="RS_DSP_MULTACC_REGOUT.shift_right"/>
            <direct name="direct10" input="dsp_rtl.saturate_enable" output="RS_DSP_MULTACC_REGOUT.saturate_enable"/>
            <direct name="direct11" input="dsp_rtl.round" output="RS_DSP_MULTACC_REGOUT.round"/>
            <direct name="direct12" input="dsp_rtl.subtract" output="RS_DSP_MULTACC_REGOUT.subtract"/>
            <direct name="direct13" input="dsp_rtl.load_acc" output="RS_DSP_MULTACC_REGOUT.load_acc"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP_MULTACC_REGIN_REGOUT" disable_packing="false">
          <pb_type name="RS_DSP_MULTACC_REGIN_REGOUT" blif_model=".subckt RS_DSP_MULTACC_REGIN_REGOUT" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <input name="shift_right" num_pins="6"/>
            <input name="saturate_enable" num_pins="1"/>
            <input name="round" num_pins="1"/>
            <input name="subtract" num_pins="1"/>
            <input name="load_acc" num_pins="1"/>
            <output name="z" num_pins="38"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULTACC_REGIN_REGOUT.z" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN_REGOUT.a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN_REGOUT.b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN_REGOUT.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN_REGOUT.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN_REGOUT.unsigned_b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN_REGOUT.shift_right" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN_REGOUT.saturate_enable" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN_REGOUT.round" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN_REGOUT.subtract" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTACC_REGIN_REGOUT.load_acc" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP_* to dsp_rtl -->
            <direct name="direct6" input="dsp_rtl.lreset" output="RS_DSP_MULTACC_REGIN_REGOUT.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="RS_DSP_MULTACC_REGIN_REGOUT.clk"/>
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP_MULTACC_REGIN_REGOUT.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP_MULTACC_REGIN_REGOUT.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP_MULTACC_REGIN_REGOUT.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP_MULTACC_REGIN_REGOUT.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP_MULTACC_REGIN_REGOUT.unsigned_b"/>
            <direct name="direct15" input="RS_DSP_MULTACC_REGIN_REGOUT.z" output="dsp_rtl.z_o"/>
            <direct name="direct9" input="dsp_rtl.shift_right" output="RS_DSP_MULTACC_REGIN_REGOUT.shift_right"/>
            <direct name="direct10" input="dsp_rtl.saturate_enable" output="RS_DSP_MULTACC_REGIN_REGOUT.saturate_enable"/>
            <direct name="direct11" input="dsp_rtl.round" output="RS_DSP_MULTACC_REGIN_REGOUT.round"/>
            <direct name="direct12" input="dsp_rtl.subtract" output="RS_DSP_MULTACC_REGIN_REGOUT.subtract"/>
            <direct name="direct13" input="dsp_rtl.load_acc" output="RS_DSP_MULTACC_REGIN_REGOUT.load_acc"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP_MULTADD" disable_packing="false">
          <pb_type name="RS_DSP_MULTADD" blif_model=".subckt RS_DSP_MULTADD" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <input name="shift_right" num_pins="6"/>
            <input name="saturate_enable" num_pins="1"/>
            <input name="round" num_pins="1"/>
            <input name="subtract" num_pins="1"/>
            <input name="load_acc" num_pins="1"/>
            <input name="acc_fir" num_pins="6"/>
            <output name="z" num_pins="38"/>
            <output name="dly_b" num_pins="18"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULTADD.z" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD.a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD.b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD.unsigned_b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD.shift_right" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD.saturate_enable" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD.round" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD.subtract" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD.load_acc" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD.acc_fir" clock="clk"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULTADD.dly_b" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP_* to dsp_rtl -->
            <direct name="direct6" input="dsp_rtl.lreset" output="RS_DSP_MULTADD.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="RS_DSP_MULTADD.clk"/>
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP_MULTADD.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP_MULTADD.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP_MULTADD.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP_MULTADD.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP_MULTADD.unsigned_b"/>
            <direct name="direct15" input="RS_DSP_MULTADD.z" output="dsp_rtl.z_o"/>
            <direct name="direct9" input="dsp_rtl.shift_right" output="RS_DSP_MULTADD.shift_right"/>
            <direct name="direct10" input="dsp_rtl.saturate_enable" output="RS_DSP_MULTADD.saturate_enable"/>
            <direct name="direct11" input="dsp_rtl.round" output="RS_DSP_MULTADD.round"/>
            <direct name="direct12" input="dsp_rtl.subtract" output="RS_DSP_MULTADD.subtract"/>
            <direct name="direct13" input="dsp_rtl.load_acc" output="RS_DSP_MULTADD.load_acc"/>
            <direct name="direct14" input="dsp_rtl.acc_fir_i" output="RS_DSP_MULTADD.acc_fir"/>
            <direct name="direct16" input="RS_DSP_MULTADD.dly_b" output="dsp_rtl.dly_b_o"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP_MULTADD_REGIN" disable_packing="false">
          <pb_type name="RS_DSP_MULTADD_REGIN" blif_model=".subckt RS_DSP_MULTADD_REGIN" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <input name="shift_right" num_pins="6"/>
            <input name="saturate_enable" num_pins="1"/>
            <input name="round" num_pins="1"/>
            <input name="subtract" num_pins="1"/>
            <input name="load_acc" num_pins="1"/>
            <input name="acc_fir" num_pins="6"/>
            <output name="z" num_pins="38"/>
            <output name="dly_b" num_pins="18"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULTADD_REGIN.z" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN.a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN.b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN.unsigned_b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN.shift_right" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN.saturate_enable" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN.round" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN.subtract" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN.load_acc" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN.acc_fir" clock="clk"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULTADD_REGIN.dly_b" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP_* to dsp_rtl -->
            <direct name="direct6" input="dsp_rtl.lreset" output="RS_DSP_MULTADD_REGIN.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="RS_DSP_MULTADD_REGIN.clk"/>
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP_MULTADD_REGIN.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP_MULTADD_REGIN.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP_MULTADD_REGIN.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP_MULTADD_REGIN.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP_MULTADD_REGIN.unsigned_b"/>
            <direct name="direct15" input="RS_DSP_MULTADD_REGIN.z" output="dsp_rtl.z_o"/>
            <direct name="direct9" input="dsp_rtl.shift_right" output="RS_DSP_MULTADD_REGIN.shift_right"/>
            <direct name="direct10" input="dsp_rtl.saturate_enable" output="RS_DSP_MULTADD_REGIN.saturate_enable"/>
            <direct name="direct11" input="dsp_rtl.round" output="RS_DSP_MULTADD_REGIN.round"/>
            <direct name="direct12" input="dsp_rtl.subtract" output="RS_DSP_MULTADD_REGIN.subtract"/>
            <direct name="direct13" input="dsp_rtl.load_acc" output="RS_DSP_MULTADD_REGIN.load_acc"/>
            <direct name="direct14" input="dsp_rtl.acc_fir_i" output="RS_DSP_MULTADD_REGIN.acc_fir"/>
            <direct name="direct16" input="RS_DSP_MULTADD_REGIN.dly_b" output="dsp_rtl.dly_b_o"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP_MULTADD_REGOUT" disable_packing="false">
          <pb_type name="RS_DSP_MULTADD_REGOUT" blif_model=".subckt RS_DSP_MULTADD_REGOUT" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <input name="shift_right" num_pins="6"/>
            <input name="saturate_enable" num_pins="1"/>
            <input name="round" num_pins="1"/>
            <input name="subtract" num_pins="1"/>
            <input name="load_acc" num_pins="1"/>
            <input name="acc_fir" num_pins="6"/>
            <output name="z" num_pins="38"/>
            <output name="dly_b" num_pins="18"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULTADD_REGOUT.z" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGOUT.a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGOUT.b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGOUT.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGOUT.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGOUT.unsigned_b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGOUT.shift_right" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGOUT.saturate_enable" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGOUT.round" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGOUT.subtract" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGOUT.load_acc" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGOUT.acc_fir" clock="clk"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULTADD_REGOUT.dly_b" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP_* to dsp_rtl -->
            <direct name="direct6" input="dsp_rtl.lreset" output="RS_DSP_MULTADD_REGOUT.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="RS_DSP_MULTADD_REGOUT.clk"/>
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP_MULTADD_REGOUT.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP_MULTADD_REGOUT.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP_MULTADD_REGOUT.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP_MULTADD_REGOUT.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP_MULTADD_REGOUT.unsigned_b"/>
            <direct name="direct15" input="RS_DSP_MULTADD_REGOUT.z" output="dsp_rtl.z_o"/>
            <direct name="direct9" input="dsp_rtl.shift_right" output="RS_DSP_MULTADD_REGOUT.shift_right"/>
            <direct name="direct10" input="dsp_rtl.saturate_enable" output="RS_DSP_MULTADD_REGOUT.saturate_enable"/>
            <direct name="direct11" input="dsp_rtl.round" output="RS_DSP_MULTADD_REGOUT.round"/>
            <direct name="direct12" input="dsp_rtl.subtract" output="RS_DSP_MULTADD_REGOUT.subtract"/>
            <direct name="direct13" input="dsp_rtl.load_acc" output="RS_DSP_MULTADD_REGOUT.load_acc"/>
            <direct name="direct14" input="dsp_rtl.acc_fir_i" output="RS_DSP_MULTADD_REGOUT.acc_fir"/>
            <direct name="direct16" input="RS_DSP_MULTADD_REGOUT.dly_b" output="dsp_rtl.dly_b_o"/>
          </interconnect>
        </mode>
        <mode name="RS_DSP_MULTADD_REGIN_REGOUT" disable_packing="false">
          <pb_type name="RS_DSP_MULTADD_REGIN_REGOUT" blif_model=".subckt RS_DSP_MULTADD_REGIN_REGOUT" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="lreset" num_pins="1"/>
            <input name="a" num_pins="20"/>
            <input name="b" num_pins="18"/>
            <input name="feedback" num_pins="3"/>
            <input name="unsigned_a" num_pins="1"/>
            <input name="unsigned_b" num_pins="1"/>
            <input name="shift_right" num_pins="6"/>
            <input name="saturate_enable" num_pins="1"/>
            <input name="round" num_pins="1"/>
            <input name="subtract" num_pins="1"/>
            <input name="load_acc" num_pins="1"/>
            <input name="acc_fir" num_pins="6"/>
            <output name="z" num_pins="38"/>
            <output name="dly_b" num_pins="18"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULTADD_REGIN_REGOUT.z" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN_REGOUT.a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN_REGOUT.b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN_REGOUT.feedback" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN_REGOUT.unsigned_a" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN_REGOUT.unsigned_b" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN_REGOUT.shift_right" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN_REGOUT.saturate_enable" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN_REGOUT.round" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN_REGOUT.subtract" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN_REGOUT.load_acc" clock="clk"/>
            <T_setup value="100.0e-12" port="RS_DSP_MULTADD_REGIN_REGOUT.acc_fir" clock="clk"/>
            <T_clock_to_Q max="6.53908e-10" port="RS_DSP_MULTADD_REGIN_REGOUT.dly_b" clock="clk"/>
          </pb_type>
          <interconnect>
            <!-- connect RS_DSP_* to dsp_rtl -->
            <direct name="direct6" input="dsp_rtl.lreset" output="RS_DSP_MULTADD_REGIN_REGOUT.lreset"/>
            <direct name="direct7" input="dsp_rtl.clk" output="RS_DSP_MULTADD_REGIN_REGOUT.clk"/>
            <direct name="direct1" input="dsp_rtl.a_i" output="RS_DSP_MULTADD_REGIN_REGOUT.a"/>
            <direct name="direct2" input="dsp_rtl.b_i" output="RS_DSP_MULTADD_REGIN_REGOUT.b"/>
            <direct name="direct3" input="dsp_rtl.feedback" output="RS_DSP_MULTADD_REGIN_REGOUT.feedback"/>
            <direct name="direct4" input="dsp_rtl.unsigned_a" output="RS_DSP_MULTADD_REGIN_REGOUT.unsigned_a"/>
            <direct name="direct5" input="dsp_rtl.unsigned_b" output="RS_DSP_MULTADD_REGIN_REGOUT.unsigned_b"/>
            <direct name="direct15" input="RS_DSP_MULTADD_REGIN_REGOUT.z" output="dsp_rtl.z_o"/>
            <direct name="direct9" input="dsp_rtl.shift_right" output="RS_DSP_MULTADD_REGIN_REGOUT.shift_right"/>
            <direct name="direct10" input="dsp_rtl.saturate_enable" output="RS_DSP_MULTADD_REGIN_REGOUT.saturate_enable"/>
            <direct name="direct11" input="dsp_rtl.round" output="RS_DSP_MULTADD_REGIN_REGOUT.round"/>
            <direct name="direct12" input="dsp_rtl.subtract" output="RS_DSP_MULTADD_REGIN_REGOUT.subtract"/>
            <direct name="direct13" input="dsp_rtl.load_acc" output="RS_DSP_MULTADD_REGIN_REGOUT.load_acc"/>
            <direct name="direct14" input="dsp_rtl.acc_fir_i" output="RS_DSP_MULTADD_REGIN_REGOUT.acc_fir"/>
            <direct name="direct16" input="RS_DSP_MULTADD_REGIN_REGOUT.dly_b" output="dsp_rtl.dly_b_o"/>
          </interconnect>
        </mode>
      </pb_type>
      <!-- dsp_rtl -->
      <!-- OPTIONAL CONSTANT GENERATORS -->
      <pb_type name="feedback_opt" num_pb="3">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="logic0" blif_model=".subckt logic0" num_pb="1">
          <output name="logic0" num_pins="1"/>
        </pb_type>
        <pb_type name="logic1" blif_model=".subckt logic1" num_pb="1">
          <output name="logic1" num_pins="1"/>
        </pb_type>
        <interconnect>
          <mux name="opt_const" input="feedback_opt.I logic0.logic0 logic1.logic1" output="feedback_opt.O"/>
        </interconnect>
      </pb_type>
      <pb_type name="unsigned_a_opt" num_pb="1">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="logic0" blif_model=".subckt logic0" num_pb="1">
          <output name="logic0" num_pins="1"/>
        </pb_type>
        <pb_type name="logic1" blif_model=".subckt logic1" num_pb="1">
          <output name="logic1" num_pins="1"/>
        </pb_type>
        <interconnect>
          <mux name="opt_const" input="unsigned_a_opt.I logic0.logic0 logic1.logic1" output="unsigned_a_opt.O"/>
        </interconnect>
      </pb_type>
      <pb_type name="unsigned_b_opt" num_pb="1">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="logic0" blif_model=".subckt logic0" num_pb="1">
          <output name="logic0" num_pins="1"/>
        </pb_type>
        <pb_type name="logic1" blif_model=".subckt logic1" num_pb="1">
          <output name="logic1" num_pins="1"/>
        </pb_type>
        <interconnect>
          <mux name="opt_const" input="unsigned_b_opt.I logic0.logic0 logic1.logic1" output="unsigned_b_opt.O"/>
        </interconnect>
      </pb_type>
      <pb_type name="shift_right_opt" num_pb="6">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="logic0" blif_model=".subckt logic0" num_pb="1">
          <output name="logic0" num_pins="1"/>
        </pb_type>
        <pb_type name="logic1" blif_model=".subckt logic1" num_pb="1">
          <output name="logic1" num_pins="1"/>
        </pb_type>
        <interconnect>
          <mux name="opt_const" input="shift_right_opt.I logic0.logic0 logic1.logic1" output="shift_right_opt.O"/>
        </interconnect>
      </pb_type>
      <pb_type name="saturate_enable_opt" num_pb="1">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="logic0" blif_model=".subckt logic0" num_pb="1">
          <output name="logic0" num_pins="1"/>
        </pb_type>
        <pb_type name="logic1" blif_model=".subckt logic1" num_pb="1">
          <output name="logic1" num_pins="1"/>
        </pb_type>
        <interconnect>
          <mux name="opt_const" input="saturate_enable_opt.I logic0.logic0 logic1.logic1" output="saturate_enable_opt.O"/>
        </interconnect>
      </pb_type>
      <pb_type name="round_opt" num_pb="1">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="logic0" blif_model=".subckt logic0" num_pb="1">
          <output name="logic0" num_pins="1"/>
        </pb_type>
        <pb_type name="logic1" blif_model=".subckt logic1" num_pb="1">
          <output name="logic1" num_pins="1"/>
        </pb_type>
        <interconnect>
          <mux name="opt_const" input="round_opt.I logic0.logic0 logic1.logic1" output="round_opt.O"/>
        </interconnect>
      </pb_type>
      <pb_type name="subtract_opt" num_pb="1">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="logic0" blif_model=".subckt logic0" num_pb="1">
          <output name="logic0" num_pins="1"/>
        </pb_type>
        <pb_type name="logic1" blif_model=".subckt logic1" num_pb="1">
          <output name="logic1" num_pins="1"/>
        </pb_type>
        <interconnect>
          <mux name="opt_const" input="subtract_opt.I logic0.logic0 logic1.logic1" output="subtract_opt.O"/>
        </interconnect>
      </pb_type>
      <pb_type name="load_acc_opt" num_pb="1">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="logic0" blif_model=".subckt logic0" num_pb="1">
          <output name="logic0" num_pins="1"/>
        </pb_type>
        <pb_type name="logic1" blif_model=".subckt logic1" num_pb="1">
          <output name="logic1" num_pins="1"/>
        </pb_type>
        <interconnect>
          <mux name="opt_const" input="load_acc_opt.I logic0.logic0 logic1.logic1" output="load_acc_opt.O"/>
        </interconnect>
      </pb_type>
      <!-- OPTIONAL USER RESET -->
      <pb_type name="sr_opt" num_pb="1">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="logic0" blif_model=".subckt logic0" num_pb="1">
          <output name="logic0" num_pins="1"/>
        </pb_type>
        <pb_type name="sr_inv" blif_model=".subckt inverter" num_pb="1">
          <input name="a" num_pins="1"/>
          <output name="z" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="direct1" input="sr_opt.I" output="sr_inv.a"/>
          <mux name="sr_mux" input="sr_opt.I sr_inv.z logic0.logic0" output="sr_opt.O"/>
        </interconnect>
      </pb_type>
      <!-- OPTIONAL CLOCK INVERSION -->
      <pb_type name="clk_opt" num_pb="1">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="clk_inv" blif_model=".subckt clock_inverter" num_pb="1">
          <input name="a" num_pins="1"/>
          <output name="z" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="direct1" input="clk_opt.I" output="clk_inv.a"/>
          <mux name="clk_mux" input="clk_opt.I clk_inv.z" output="clk_opt.O"/>
        </interconnect>
      </pb_type>
      <pb_type name="z_pad" blif_model=".subckt logic0" num_pb="8">
        <output name="logic0" num_pins="1"/>
      </pb_type>
      <interconnect>
        <direct name="direct11" input="dsp.reset" output="dsp_rtl.reset"/>
        <direct name="direct_sr1" input="dsp.sr" output="sr_opt.I"/>
        <direct name="direct_sr2" input="sr_opt.O" output="dsp_rtl.lreset"/>
        <complete name="clockmux1" input="dsp.clk" output="clk_opt.I"/>
        <direct name="clockmux2" input="clk_opt.O" output="dsp_rtl.clk"/>
        <direct name="direct1" input="dsp.a_i" output="dsp_rtl.a_i"/>
        <direct name="direct2" input="dsp.b_i" output="dsp_rtl.b_i"/>
        <direct name="direct3" input="dsp.feedback" output="feedback_opt.I"/>
        <direct name="direct4" input="feedback_opt.O" output="dsp_rtl.feedback"/>
        <direct name="direct5" input="dsp.unsigned_a" output="unsigned_a_opt.I"/>
        <direct name="direct6" input="unsigned_a_opt.O" output="dsp_rtl.unsigned_a"/>
        <direct name="direct7" input="dsp.unsigned_b" output="unsigned_b_opt.I"/>
        <direct name="direct8" input="unsigned_b_opt.O" output="dsp_rtl.unsigned_b"/>
        <direct name="direct12" input="dsp.shift_right" output="shift_right_opt.I"/>
        <direct name="direct13" input="shift_right_opt.O" output="dsp_rtl.shift_right"/>
        <direct name="direct14" input="dsp.saturate_enable" output="saturate_enable_opt.I"/>
        <direct name="direct15" input="saturate_enable_opt.O" output="dsp_rtl.saturate_enable"/>
        <direct name="direct16" input="dsp.round" output="round_opt.I"/>
        <direct name="direct17" input="round_opt.O" output="dsp_rtl.round"/>
        <direct name="direct18" input="dsp.subtract" output="subtract_opt.I"/>
        <direct name="direct19" input="subtract_opt.O" output="dsp_rtl.subtract"/>
        <direct name="direct20" input="dsp.load_acc" output="load_acc_opt.I"/>
        <direct name="direct21" input="load_acc_opt.O" output="dsp_rtl.load_acc"/>
        <direct name="direct22" input="dsp.acc_fir_i" output="dsp_rtl.acc_fir_i"/>
        <direct name="direct23" input="dsp_rtl.z_o" output="dsp.z_o[37:0]"/>
        <direct name="direct23b" input="z_pad.logic0" output="dsp.z_o[45:38]"/>
        <direct name="direct24" input="dsp_rtl.dly_b_o" output="dsp.dly_b_o"/>
      </interconnect>
    </pb_type>
    <!-- dsp -->
    <!-- Define RS_BRAM begin -->
    <!-- the port order must match the tile definition exactly (seriously!) -->
    <pb_type name="bram">
      <clock name="clk" num_pins="16"/>
      <input name="sr" num_pins="4"/>
      <input name="en" num_pins="4"/>
      <input name="WDATA_A1_i" num_pins="18"/>
      <input name="WDATA_A2_i" num_pins="18"/>
      <output name="RDATA_A1_o" num_pins="18"/>
      <output name="RDATA_A2_o" num_pins="18"/>
      <input name="ADDR_A1_i" num_pins="15"/>
      <input name="ADDR_A2_i" num_pins="14"/>
      <input name="BE_A1_i" num_pins="2"/>
      <input name="BE_A2_i" num_pins="2"/>
      <input name="WDATA_B1_i" num_pins="18"/>
      <input name="WDATA_B2_i" num_pins="18"/>
      <output name="RDATA_B1_o" num_pins="18"/>
      <output name="RDATA_B2_o" num_pins="18"/>
      <input name="ADDR_B1_i" num_pins="15"/>
      <input name="ADDR_B2_i" num_pins="14"/>
      <input name="BE_B1_i" num_pins="2"/>
      <input name="BE_B2_i" num_pins="2"/>
      <!-- - - - - - - - - NC - - - - - - - - -->
      <input name="REN_A1_i" num_pins="1"/>
      <input name="REN_A2_i" num_pins="1"/>
      <input name="WEN_A1_i" num_pins="1"/>
      <input name="WEN_A2_i" num_pins="1"/>
      <input name="REN_B1_i" num_pins="1"/>
      <input name="REN_B2_i" num_pins="1"/>
      <input name="WEN_B1_i" num_pins="1"/>
      <input name="WEN_B2_i" num_pins="1"/>
      <input name="FLUSH1_i" num_pins="1"/>
      <input name="FLUSH2_i" num_pins="1"/>
      <input name="RAM_ID_i" num_pins="20"/>
      <input name="PL_INIT_i" num_pins="1"/>
      <input name="PL_ENA_i" num_pins="1"/>
      <input name="PL_REN_i" num_pins="1"/>
      <clock name="PL_CLK_i" num_pins="1"/>
      <input name="PL_WEN_i" num_pins="2"/>
      <input name="PL_ADDR_i" num_pins="32"/>
      <input name="PL_DATA_i" num_pins="36"/>
      <output name="PL_INIT_o" num_pins="1"/>
      <output name="PL_ENA_o" num_pins="1"/>
      <output name="PL_REN_o" num_pins="1"/>
      <output name="PL_CLK_o" num_pins="1"/>
      <output name="PL_WEN_o" num_pins="2"/>
      <output name="PL_DATA_o" num_pins="36"/>
      <output name="PL_ADDR_o" num_pins="32"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <input name="scan_reset" num_pins="1" is_non_clock_global="true"/>
      <input name="sc_in" num_pins="24"/>
      <output name="sc_out" num_pins="24"/>
      <pb_type name="bram_rtl" num_pb="1">
        <input name="WDATA_A1_i" num_pins="18"/>
        <input name="WDATA_A2_i" num_pins="18"/>
        <output name="RDATA_A1_o" num_pins="18"/>
        <output name="RDATA_A2_o" num_pins="18"/>
        <input name="ADDR_A1_i" num_pins="15"/>
        <input name="ADDR_A2_i" num_pins="14"/>
        <clock name="CLK_A1_i" num_pins="1"/>
        <clock name="CLK_A2_i" num_pins="1"/>
        <input name="REN_A1_i" num_pins="1"/>
        <input name="REN_A2_i" num_pins="1"/>
        <input name="WEN_A1_i" num_pins="1"/>
        <input name="WEN_A2_i" num_pins="1"/>
        <input name="BE_A1_i" num_pins="2"/>
        <input name="BE_A2_i" num_pins="2"/>
        <input name="FLUSH1_i" num_pins="1"/>
        <input name="WDATA_B1_i" num_pins="18"/>
        <input name="WDATA_B2_i" num_pins="18"/>
        <output name="RDATA_B1_o" num_pins="18"/>
        <output name="RDATA_B2_o" num_pins="18"/>
        <input name="ADDR_B1_i" num_pins="15"/>
        <input name="ADDR_B2_i" num_pins="14"/>
        <clock name="CLK_B1_i" num_pins="1"/>
        <clock name="CLK_B2_i" num_pins="1"/>
        <input name="REN_B1_i" num_pins="1"/>
        <input name="REN_B2_i" num_pins="1"/>
        <input name="WEN_B1_i" num_pins="1"/>
        <input name="WEN_B2_i" num_pins="1"/>
        <input name="BE_B1_i" num_pins="2"/>
        <input name="BE_B2_i" num_pins="2"/>
        <input name="FLUSH2_i" num_pins="1"/>
        <input name="RAM_ID_i" num_pins="20"/>
        <input name="PL_INIT_i" num_pins="1"/>
        <input name="PL_ENA_i" num_pins="1"/>
        <input name="PL_REN_i" num_pins="1"/>
        <clock name="PL_CLK_i" num_pins="1"/>
        <input name="PL_WEN_i" num_pins="2"/>
        <input name="PL_ADDR_i" num_pins="32"/>
        <input name="PL_DATA_i" num_pins="36"/>
        <output name="PL_INIT_o" num_pins="1"/>
        <output name="PL_ENA_o" num_pins="1"/>
        <output name="PL_REN_o" num_pins="1"/>
        <output name="PL_CLK_o" num_pins="1"/>
        <output name="PL_WEN_o" num_pins="2"/>
        <output name="PL_ADDR_o" num_pins="32"/>
        <output name="PL_DATA_o" num_pins="36"/>
        <input name="reset" num_pins="1"/>
        <input name="scan_reset" num_pins="1"/>
        <input name="sc_in" num_pins="24"/>
        <output name="sc_out" num_pins="24"/>
        <mode name="physical" disable_packing="true">
          <pb_type name="bram_phy" blif_model=".subckt bram_phy" num_pb="1">
            <input name="WDATA_A1_i" num_pins="18"/>
            <input name="WDATA_A2_i" num_pins="18"/>
            <output name="RDATA_A1_o" num_pins="18"/>
            <output name="RDATA_A2_o" num_pins="18"/>
            <input name="ADDR_A1_i" num_pins="15"/>
            <input name="ADDR_A2_i" num_pins="14"/>
            <clock name="CLK_A1_i" num_pins="1"/>
            <clock name="CLK_A2_i" num_pins="1"/>
            <input name="REN_A1_i" num_pins="1"/>
            <input name="REN_A2_i" num_pins="1"/>
            <input name="WEN_A1_i" num_pins="1"/>
            <input name="WEN_A2_i" num_pins="1"/>
            <input name="BE_A1_i" num_pins="2"/>
            <input name="BE_A2_i" num_pins="2"/>
            <input name="FLUSH1_i" num_pins="1"/>
            <input name="WDATA_B1_i" num_pins="18"/>
            <input name="WDATA_B2_i" num_pins="18"/>
            <output name="RDATA_B1_o" num_pins="18"/>
            <output name="RDATA_B2_o" num_pins="18"/>
            <input name="ADDR_B1_i" num_pins="15"/>
            <input name="ADDR_B2_i" num_pins="14"/>
            <clock name="CLK_B1_i" num_pins="1"/>
            <clock name="CLK_B2_i" num_pins="1"/>
            <input name="REN_B1_i" num_pins="1"/>
            <input name="REN_B2_i" num_pins="1"/>
            <input name="WEN_B1_i" num_pins="1"/>
            <input name="WEN_B2_i" num_pins="1"/>
            <input name="BE_B1_i" num_pins="2"/>
            <input name="BE_B2_i" num_pins="2"/>
            <input name="FLUSH2_i" num_pins="1"/>
            <input name="RAM_ID_i" num_pins="20"/>
            <input name="PL_INIT_i" num_pins="1"/>
            <input name="PL_ENA_i" num_pins="1"/>
            <input name="PL_REN_i" num_pins="1"/>
            <clock name="PL_CLK_i" num_pins="1"/>
            <input name="PL_WEN_i" num_pins="2"/>
            <input name="PL_ADDR_i" num_pins="32"/>
            <input name="PL_DATA_i" num_pins="36"/>
            <output name="PL_INIT_o" num_pins="1"/>
            <output name="PL_ENA_o" num_pins="1"/>
            <output name="PL_REN_o" num_pins="1"/>
            <output name="PL_CLK_o" num_pins="1"/>
            <output name="PL_WEN_o" num_pins="2"/>
            <output name="PL_ADDR_o" num_pins="32"/>
            <output name="PL_DATA_o" num_pins="36"/>
            <input name="reset" num_pins="1"/>
            <input name="scan_reset" num_pins="1"/>
            <input name="sc_in" num_pins="24"/>
            <output name="sc_out" num_pins="24"/>
            <T_setup value="500e-12" port="bram_phy.WDATA_A1_i" clock="CLK_A1_i"/>
            <T_setup value="500e-12" port="bram_phy.WDATA_A2_i" clock="CLK_A2_i"/>
            <T_clock_to_Q max="500e-12" port="bram_phy.RDATA_A1_o" clock="CLK_A1_i"/>
            <T_clock_to_Q max="500e-12" port="bram_phy.RDATA_A2_o" clock="CLK_A2_i"/>
            <T_setup value="500e-12" port="bram_phy.ADDR_A1_i" clock="CLK_A1_i"/>
            <T_setup value="500e-12" port="bram_phy.ADDR_A2_i" clock="CLK_A2_i"/>
            <T_setup value="500e-12" port="bram_phy.REN_A1_i" clock="CLK_A1_i"/>
            <T_setup value="500e-12" port="bram_phy.REN_A2_i" clock="CLK_A2_i"/>
            <T_setup value="500e-12" port="bram_phy.WEN_A1_i" clock="CLK_A1_i"/>
            <T_setup value="500e-12" port="bram_phy.WEN_A2_i" clock="CLK_A2_i"/>
            <T_setup value="500e-12" port="bram_phy.BE_A1_i" clock="CLK_A1_i"/>
            <T_setup value="500e-12" port="bram_phy.BE_A2_i" clock="CLK_A2_i"/>
            <T_setup value="500e-12" port="bram_phy.FLUSH1_i" clock="CLK_A1_i"/>
            <T_setup value="500e-12" port="bram_phy.WDATA_B1_i" clock="CLK_B1_i"/>
            <T_setup value="500e-12" port="bram_phy.WDATA_B2_i" clock="CLK_B2_i"/>
            <T_clock_to_Q max="500e-12" port="bram_phy.RDATA_B1_o" clock="CLK_B1_i"/>
            <T_clock_to_Q max="500e-12" port="bram_phy.RDATA_B2_o" clock="CLK_B2_i"/>
            <T_setup value="500e-12" port="bram_phy.ADDR_B1_i" clock="CLK_B1_i"/>
            <T_setup value="500e-12" port="bram_phy.ADDR_B2_i" clock="CLK_B2_i"/>
            <T_setup value="500e-12" port="bram_phy.REN_B1_i" clock="CLK_B1_i"/>
            <T_setup value="500e-12" port="bram_phy.REN_B2_i" clock="CLK_B2_i"/>
            <T_setup value="500e-12" port="bram_phy.WEN_B1_i" clock="CLK_B1_i"/>
            <T_setup value="500e-12" port="bram_phy.WEN_B2_i" clock="CLK_B2_i"/>
            <T_setup value="500e-12" port="bram_phy.BE_B1_i" clock="CLK_B1_i"/>
            <T_setup value="500e-12" port="bram_phy.BE_B2_i" clock="CLK_B2_i"/>
            <T_setup value="500e-12" port="bram_phy.FLUSH2_i" clock="CLK_B1_i"/>
          </pb_type>
          <interconnect>
            <direct name="direct_WDATA_A1_i" input="bram_rtl.WDATA_A1_i" output="bram_phy.WDATA_A1_i"/>
            <direct name="direct_WDATA_A2_i" input="bram_rtl.WDATA_A2_i" output="bram_phy.WDATA_A2_i"/>
            <direct name="direct_RDATA_A1_o" input="bram_phy.RDATA_A1_o" output="bram_rtl.RDATA_A1_o"/>
            <direct name="direct_RDATA_A2_o" input="bram_phy.RDATA_A2_o" output="bram_rtl.RDATA_A2_o"/>
            <direct name="direct_ADDR_A1_i" input="bram_rtl.ADDR_A1_i" output="bram_phy.ADDR_A1_i"/>
            <direct name="direct_ADDR_A2_i" input="bram_rtl.ADDR_A2_i" output="bram_phy.ADDR_A2_i"/>
            <direct name="direct_CLK_A1_c" input="bram_rtl.CLK_A1_i" output="bram_phy.CLK_A1_i"/>
            <direct name="direct_CLK_A2_c" input="bram_rtl.CLK_A2_i" output="bram_phy.CLK_A2_i"/>
            <direct name="direct_REN_A1_i" input="bram_rtl.REN_A1_i" output="bram_phy.REN_A1_i"/>
            <direct name="direct_REN_A2_i" input="bram_rtl.REN_A2_i" output="bram_phy.REN_A2_i"/>
            <direct name="direct_WEN_A1_i" input="bram_rtl.WEN_A1_i" output="bram_phy.WEN_A1_i"/>
            <direct name="direct_WEN_A2_i" input="bram_rtl.WEN_A2_i" output="bram_phy.WEN_A2_i"/>
            <direct name="direct_BE_A1_i" input="bram_rtl.BE_A1_i" output="bram_phy.BE_A1_i"/>
            <direct name="direct_BE_A2_i" input="bram_rtl.BE_A2_i" output="bram_phy.BE_A2_i"/>
            <direct name="direct_FLUSH1_i" input="bram_rtl.FLUSH1_i" output="bram_phy.FLUSH1_i"/>
            <direct name="direct_WDATA_B1_i" input="bram_rtl.WDATA_B1_i" output="bram_phy.WDATA_B1_i"/>
            <direct name="direct_WDATA_B2_i" input="bram_rtl.WDATA_B2_i" output="bram_phy.WDATA_B2_i"/>
            <direct name="direct_RDATA_B1_o" input="bram_phy.RDATA_B1_o" output="bram_rtl.RDATA_B1_o"/>
            <direct name="direct_RDATA_B2_o" input="bram_phy.RDATA_B2_o" output="bram_rtl.RDATA_B2_o"/>
            <direct name="direct_ADDR_B1_i" input="bram_rtl.ADDR_B1_i" output="bram_phy.ADDR_B1_i"/>
            <direct name="direct_ADDR_B2_i" input="bram_rtl.ADDR_B2_i" output="bram_phy.ADDR_B2_i"/>
            <direct name="direct_CLK_B1_c" input="bram_rtl.CLK_B1_i" output="bram_phy.CLK_B1_i"/>
            <direct name="direct_CLK_B2_c" input="bram_rtl.CLK_B2_i" output="bram_phy.CLK_B2_i"/>
            <direct name="direct_REN_B1_i" input="bram_rtl.REN_B1_i" output="bram_phy.REN_B1_i"/>
            <direct name="direct_REN_B2_i" input="bram_rtl.REN_B2_i" output="bram_phy.REN_B2_i"/>
            <direct name="direct_WEN_B1_i" input="bram_rtl.WEN_B1_i" output="bram_phy.WEN_B1_i"/>
            <direct name="direct_WEN_B2_i" input="bram_rtl.WEN_B2_i" output="bram_phy.WEN_B2_i"/>
            <direct name="direct_BE_B1_i" input="bram_rtl.BE_B1_i" output="bram_phy.BE_B1_i"/>
            <direct name="direct_BE_B2_i" input="bram_rtl.BE_B2_i" output="bram_phy.BE_B2_i"/>
            <direct name="direct_FLUSH2_i" input="bram_rtl.FLUSH2_i" output="bram_phy.FLUSH2_i"/>
            <direct name="direct_RAM_ID_i_i" input="bram_rtl.RAM_ID_i" output="bram_phy.RAM_ID_i"/>
            <direct name="direct_PL_INIT_i_i" input="bram_rtl.PL_INIT_i" output="bram_phy.PL_INIT_i"/>
            <direct name="direct_PL_ENA_i_i" input="bram_rtl.PL_ENA_i" output="bram_phy.PL_ENA_i"/>
            <direct name="direct_PL_REN_i_i" input="bram_rtl.PL_REN_i" output="bram_phy.PL_REN_i"/>
            <direct name="direct_PL_CLK_i_c" input="bram_rtl.PL_CLK_i" output="bram_phy.PL_CLK_i"/>
            <direct name="direct_PL_WEN_i_i" input="bram_rtl.PL_WEN_i" output="bram_phy.PL_WEN_i"/>
            <direct name="direct_PL_ADDR_i_i" input="bram_rtl.PL_ADDR_i" output="bram_phy.PL_ADDR_i"/>
            <direct name="direct_PL_DATA_i_i" input="bram_rtl.PL_DATA_i" output="bram_phy.PL_DATA_i"/>
            <direct name="direct_PL_INIT_o_o" input="bram_phy.PL_INIT_o" output="bram_rtl.PL_INIT_o"/>
            <direct name="direct_PL_ENA_o_o" input="bram_phy.PL_ENA_o" output="bram_rtl.PL_ENA_o"/>
            <direct name="direct_PL_REN_o_o" input="bram_phy.PL_REN_o" output="bram_rtl.PL_REN_o"/>
            <direct name="direct_PL_CLK_o_o" input="bram_phy.PL_CLK_o" output="bram_rtl.PL_CLK_o"/>
            <direct name="direct_PL_WEN_o_o" input="bram_phy.PL_WEN_o" output="bram_rtl.PL_WEN_o"/>
            <direct name="direct_PL_ADDR_o_o" input="bram_phy.PL_ADDR_o" output="bram_rtl.PL_ADDR_o"/>
            <direct name="direct_PL_DATA_o_o" input="bram_phy.PL_DATA_o" output="bram_rtl.PL_DATA_o"/>
            <direct name="direct_reset_i" input="bram_rtl.reset" output="bram_phy.reset"/>
            <direct name="direct_scan_reset_i" input="bram_rtl.scan_reset" output="bram_phy.scan_reset"/>
            <direct name="direct_sc_in_i" input="bram_rtl.sc_in" output="bram_phy.sc_in"/>
            <direct name="direct_sc_out_o" input="bram_phy.sc_out" output="bram_rtl.sc_out"/>
          </interconnect>
        </mode>
        <mode name="TDP36K" disable_packing="false">
          <pb_type name="TDP36K" blif_model=".subckt TDP36K" num_pb="1">
            <input name="WDATA_A1" num_pins="18"/>
            <input name="WDATA_A2" num_pins="18"/>
            <output name="RDATA_A1" num_pins="18"/>
            <output name="RDATA_A2" num_pins="18"/>
            <input name="ADDR_A1" num_pins="15"/>
            <input name="ADDR_A2" num_pins="14"/>
            <clock name="CLK_A1" num_pins="1"/>
            <clock name="CLK_A2" num_pins="1"/>
            <input name="REN_A1" num_pins="1"/>
            <input name="REN_A2" num_pins="1"/>
            <input name="WEN_A1" num_pins="1"/>
            <input name="WEN_A2" num_pins="1"/>
            <input name="BE_A1" num_pins="2"/>
            <input name="BE_A2" num_pins="2"/>
            <input name="FLUSH1" num_pins="1"/>
            <input name="WDATA_B1" num_pins="18"/>
            <input name="WDATA_B2" num_pins="18"/>
            <output name="RDATA_B1" num_pins="18"/>
            <output name="RDATA_B2" num_pins="18"/>
            <input name="ADDR_B1" num_pins="15"/>
            <input name="ADDR_B2" num_pins="14"/>
            <clock name="CLK_B1" num_pins="1"/>
            <clock name="CLK_B2" num_pins="1"/>
            <input name="REN_B1" num_pins="1"/>
            <input name="REN_B2" num_pins="1"/>
            <input name="WEN_B1" num_pins="1"/>
            <input name="WEN_B2" num_pins="1"/>
            <input name="BE_B1" num_pins="2"/>
            <input name="BE_B2" num_pins="2"/>
            <input name="FLUSH2" num_pins="1"/>
            <T_setup value="500e-12" port="TDP36K.WDATA_A1" clock="CLK_A1"/>
            <T_setup value="500e-12" port="TDP36K.WDATA_A2" clock="CLK_A2"/>
            <T_clock_to_Q max="500e-12" port="TDP36K.RDATA_A1" clock="CLK_A1"/>
            <T_clock_to_Q max="500e-12" port="TDP36K.RDATA_A2" clock="CLK_A2"/>
            <T_setup value="500e-12" port="TDP36K.ADDR_A1" clock="CLK_A1"/>
            <T_setup value="500e-12" port="TDP36K.ADDR_A2" clock="CLK_A2"/>
            <T_setup value="500e-12" port="TDP36K.REN_A1" clock="CLK_A1"/>
            <T_setup value="500e-12" port="TDP36K.REN_A2" clock="CLK_A2"/>
            <T_setup value="500e-12" port="TDP36K.WEN_A1" clock="CLK_A1"/>
            <T_setup value="500e-12" port="TDP36K.WEN_A2" clock="CLK_A2"/>
            <T_setup value="500e-12" port="TDP36K.BE_A1" clock="CLK_A1"/>
            <T_setup value="500e-12" port="TDP36K.BE_A2" clock="CLK_A2"/>
            <T_setup value="500e-12" port="TDP36K.FLUSH1" clock="CLK_A1"/>
            <T_setup value="500e-12" port="TDP36K.WDATA_B1" clock="CLK_B1"/>
            <T_setup value="500e-12" port="TDP36K.WDATA_B2" clock="CLK_B2"/>
            <T_clock_to_Q max="500e-12" port="TDP36K.RDATA_B1" clock="CLK_B1"/>
            <T_clock_to_Q max="500e-12" port="TDP36K.RDATA_B2" clock="CLK_B2"/>
            <T_setup value="500e-12" port="TDP36K.ADDR_B1" clock="CLK_B1"/>
            <T_setup value="500e-12" port="TDP36K.ADDR_B2" clock="CLK_B2"/>
            <T_setup value="500e-12" port="TDP36K.REN_B1" clock="CLK_B1"/>
            <T_setup value="500e-12" port="TDP36K.REN_B2" clock="CLK_B2"/>
            <T_setup value="500e-12" port="TDP36K.WEN_B1" clock="CLK_B1"/>
            <T_setup value="500e-12" port="TDP36K.WEN_B2" clock="CLK_B2"/>
            <T_setup value="500e-12" port="TDP36K.BE_B1" clock="CLK_B1"/>
            <T_setup value="500e-12" port="TDP36K.BE_B2" clock="CLK_B2"/>
            <T_setup value="500e-12" port="TDP36K.FLUSH2" clock="CLK_B1"/>
          </pb_type>
          <interconnect>
            <direct name="direct_WDATA_A1_i" input="bram_rtl.WDATA_A1_i" output="TDP36K.WDATA_A1"/>
            <direct name="direct_WDATA_A2_i" input="bram_rtl.WDATA_A2_i" output="TDP36K.WDATA_A2"/>
            <direct name="direct_RDATA_A1_o" input="TDP36K.RDATA_A1" output="bram_rtl.RDATA_A1_o"/>
            <direct name="direct_RDATA_A2_o" input="TDP36K.RDATA_A2" output="bram_rtl.RDATA_A2_o"/>
            <direct name="direct_ADDR_A1_i" input="bram_rtl.ADDR_A1_i" output="TDP36K.ADDR_A1"/>
            <direct name="direct_ADDR_A2_i" input="bram_rtl.ADDR_A2_i" output="TDP36K.ADDR_A2"/>
            <direct name="direct_CLK_A1_c" input="bram_rtl.CLK_A1_i" output="TDP36K.CLK_A1"/>
            <direct name="direct_CLK_A2_c" input="bram_rtl.CLK_A2_i" output="TDP36K.CLK_A2"/>
            <direct name="direct_REN_A1_i" input="bram_rtl.REN_A1_i" output="TDP36K.REN_A1"/>
            <direct name="direct_REN_A2_i" input="bram_rtl.REN_A2_i" output="TDP36K.REN_A2"/>
            <direct name="direct_WEN_A1_i" input="bram_rtl.WEN_A1_i" output="TDP36K.WEN_A1"/>
            <direct name="direct_WEN_A2_i" input="bram_rtl.WEN_A2_i" output="TDP36K.WEN_A2"/>
            <direct name="direct_BE_A1_i" input="bram_rtl.BE_A1_i" output="TDP36K.BE_A1"/>
            <direct name="direct_BE_A2_i" input="bram_rtl.BE_A2_i" output="TDP36K.BE_A2"/>
            <direct name="direct_FLUSH1_i" input="bram_rtl.FLUSH1_i" output="TDP36K.FLUSH1"/>
            <direct name="direct_WDATA_B1_i" input="bram_rtl.WDATA_B1_i" output="TDP36K.WDATA_B1"/>
            <direct name="direct_WDATA_B2_i" input="bram_rtl.WDATA_B2_i" output="TDP36K.WDATA_B2"/>
            <direct name="direct_RDATA_B1_o" input="TDP36K.RDATA_B1" output="bram_rtl.RDATA_B1_o"/>
            <direct name="direct_RDATA_B2_o" input="TDP36K.RDATA_B2" output="bram_rtl.RDATA_B2_o"/>
            <direct name="direct_ADDR_B1_i" input="bram_rtl.ADDR_B1_i" output="TDP36K.ADDR_B1"/>
            <direct name="direct_ADDR_B2_i" input="bram_rtl.ADDR_B2_i" output="TDP36K.ADDR_B2"/>
            <direct name="direct_CLK_B1_c" input="bram_rtl.CLK_B1_i" output="TDP36K.CLK_B1"/>
            <direct name="direct_CLK_B2_c" input="bram_rtl.CLK_B2_i" output="TDP36K.CLK_B2"/>
            <direct name="direct_REN_B1_i" input="bram_rtl.REN_B1_i" output="TDP36K.REN_B1"/>
            <direct name="direct_REN_B2_i" input="bram_rtl.REN_B2_i" output="TDP36K.REN_B2"/>
            <direct name="direct_WEN_B1_i" input="bram_rtl.WEN_B1_i" output="TDP36K.WEN_B1"/>
            <direct name="direct_WEN_B2_i" input="bram_rtl.WEN_B2_i" output="TDP36K.WEN_B2"/>
            <direct name="direct_BE_B1_i" input="bram_rtl.BE_B1_i" output="TDP36K.BE_B1"/>
            <direct name="direct_BE_B2_i" input="bram_rtl.BE_B2_i" output="TDP36K.BE_B2"/>
            <direct name="direct_FLUSH2_i" input="bram_rtl.FLUSH2_i" output="TDP36K.FLUSH2"/>
          </interconnect>
        </mode>
      </pb_type>
      <!-- OPTIONAL CONSTANT GENERATORS -->
      <pb_type name="en_opt" num_pb="4">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="logic0" blif_model=".subckt logic0" num_pb="1">
          <output name="logic0" num_pins="1"/>
        </pb_type>
        <pb_type name="logic1" blif_model=".subckt logic1" num_pb="1">
          <output name="logic1" num_pins="1"/>
        </pb_type>
        <interconnect>
          <mux name="opt_const" input="en_opt.I logic0.logic0 logic1.logic1" output="en_opt.O"/>
        </interconnect>
      </pb_type>
      <!-- OPTIONAL CONSTANT GENERATOR AND INVERTER -->
      <pb_type name="sr_opt" num_pb="4">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="logic0" blif_model=".subckt logic0" num_pb="1">
          <output name="logic0" num_pins="1"/>
        </pb_type>
        <pb_type name="sr_inv" blif_model=".subckt inverter" num_pb="1">
          <input name="a" num_pins="1"/>
          <output name="z" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="direct1" input="sr_opt.I" output="sr_inv.a"/>
          <mux name="sr_mux" input="sr_opt.I sr_inv.z logic0.logic0" output="sr_opt.O"/>
        </interconnect>
      </pb_type>
      <!-- OPTIONAL CONSTANT GENERATORS -->
      <pb_type name="flush_opt" num_pb="2">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="logic0" blif_model=".subckt logic0" num_pb="1">
          <output name="logic0" num_pins="1"/>
        </pb_type>
        <pb_type name="logic1" blif_model=".subckt logic1" num_pb="1">
          <output name="logic1" num_pins="1"/>
        </pb_type>
        <interconnect>
          <mux name="opt_const" input="flush_opt.I logic0.logic0 logic1.logic1" output="flush_opt.O"/>
        </interconnect>
      </pb_type>
      <!-- OPTIONAL CLOCK INVERSION -->
      <pb_type name="clk_opt" num_pb="4">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <pb_type name="clk_inv" blif_model=".subckt clock_inverter" num_pb="1">
          <input name="a" num_pins="1"/>
          <output name="z" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="direct1" input="clk_opt.I" output="clk_inv.a"/>
          <mux name="clk_mux" input="clk_opt.I clk_inv.z" output="clk_opt.O"/>
        </interconnect>
      </pb_type>
      <!-- OPTIONAL OUTPUT REGISTER -->
      <pb_type name="byp_reg" num_pb="4">
        <clock name="clk" num_pins="1"/>
        <input name="d" num_pins="18"/>
        <output name="q" num_pins="18"/>
        <input name="reset" num_pins="1"/>
        <input name="sr" num_pins="1"/>
        <input name="en" num_pins="1"/>
        <mode name="physical" disable_packing="true">
          <pb_type name="byp_reg_phy" blif_model=".subckt byp_reg18" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="d" num_pins="18"/>
            <output name="q" num_pins="18"/>
            <input name="reset" num_pins="1"/>
            <input name="sr" num_pins="1"/>
            <input name="en" num_pins="1"/>
            <T_clock_to_Q max="100.0e-12" port="byp_reg_phy.q" clock="clk"/>
            <T_setup value="100.0e-12" port="byp_reg_phy.d" clock="clk"/>
            <T_setup value="100.0e-12" port="byp_reg_phy.sr" clock="clk"/>
            <T_setup value="100.0e-12" port="byp_reg_phy.en" clock="clk"/>
          </pb_type>
          <interconnect>
            <direct name="direct1" input="byp_reg.clk" output="byp_reg_phy.clk"/>
            <direct name="direct2" input="byp_reg.d" output="byp_reg_phy.d"/>
            <direct name="direct3" input="byp_reg_phy.q" output="byp_reg.q"/>
            <direct name="direct4" input="byp_reg.reset" output="byp_reg_phy.reset"/>
            <direct name="direct5" input="byp_reg.sr" output="byp_reg_phy.sr"/>
            <direct name="direct6" input="byp_reg.en" output="byp_reg_phy.en"/>
          </interconnect>
        </mode>
        <mode name="BRAM_BYPASS" disable_packing="false">
          <pb_type name="BRAM_BYPASS" blif_model=".subckt BRAM_BYPASS" num_pb="1">
            <input name="d" num_pins="18"/>
            <output name="q" num_pins="18"/>
            <delay_constant max="0e-12" min="0e-12" in_port="BRAM_BYPASS.d" out_port="BRAM_BYPASS.q"/>
          </pb_type>
          <interconnect>
            <direct name="direct2" input="byp_reg.d" output="BRAM_BYPASS.d"/>
            <direct name="direct3" input="BRAM_BYPASS.q" output="byp_reg.q"/>
          </interconnect>
        </mode>
        <mode name="BRAM_REGISTER" disable_packing="false">
          <pb_type name="BRAM_REGISTER" blif_model=".subckt BRAM_REGISTER" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="d" num_pins="18"/>
            <output name="q" num_pins="18"/>
            <input name="sr" num_pins="1"/>
            <input name="en" num_pins="1"/>
            <T_clock_to_Q max="100.0e-12" port="BRAM_REGISTER.q" clock="clk"/>
            <T_setup value="100.0e-12" port="BRAM_REGISTER.d" clock="clk"/>
            <T_setup value="100.0e-12" port="BRAM_REGISTER.sr" clock="clk"/>
            <T_setup value="100.0e-12" port="BRAM_REGISTER.en" clock="clk"/>
          </pb_type>
          <interconnect>
            <direct name="direct1" input="byp_reg.clk" output="BRAM_REGISTER.clk"/>
            <direct name="direct2" input="byp_reg.d" output="BRAM_REGISTER.d"/>
            <direct name="direct3" input="BRAM_REGISTER.q" output="byp_reg.q"/>
            <direct name="direct5" input="byp_reg.sr" output="BRAM_REGISTER.sr"/>
            <direct name="direct6" input="byp_reg.en" output="BRAM_REGISTER.en"/>
          </interconnect>
        </mode>
        <mode name="BRAM_REGISTER_ASYNCSR" disable_packing="false">
          <pb_type name="BRAM_REGISTER_ASYNCSR" blif_model=".subckt BRAM_REGISTER_ASYNCSR" num_pb="1">
            <clock name="clk" num_pins="1"/>
            <input name="d" num_pins="18"/>
            <output name="q" num_pins="18"/>
            <input name="sr" num_pins="1"/>
            <input name="en" num_pins="1"/>
            <T_clock_to_Q max="100.0e-12" port="BRAM_REGISTER_ASYNCSR.q" clock="clk"/>
            <T_setup value="100.0e-12" port="BRAM_REGISTER_ASYNCSR.d" clock="clk"/>
            <T_setup value="0.0e-12" port="BRAM_REGISTER_ASYNCSR.sr" clock="clk"/>
            <T_setup value="100.0e-12" port="BRAM_REGISTER_ASYNCSR.en" clock="clk"/>
          </pb_type>
          <interconnect>
            <direct name="direct1" input="byp_reg.clk" output="BRAM_REGISTER_ASYNCSR.clk"/>
            <direct name="direct2" input="byp_reg.d" output="BRAM_REGISTER_ASYNCSR.d"/>
            <direct name="direct3" input="BRAM_REGISTER_ASYNCSR.q" output="byp_reg.q"/>
            <direct name="direct5" input="byp_reg.sr" output="BRAM_REGISTER_ASYNCSR.sr"/>
            <direct name="direct6" input="byp_reg.en" output="BRAM_REGISTER_ASYNCSR.en"/>
          </interconnect>
        </mode>
      </pb_type>
      <interconnect>
        <!-- bram level interconnect -->
        <complete name="bram_clk_in" input="bram.clk" output="clk_opt.I"/>
        <!-- 16:4 -->
        <direct name="bram_clk_a1" input="clk_opt[0].O" output="bram_rtl.CLK_A1_i"/>
        <direct name="bram_clk_b1" input="clk_opt[1].O" output="bram_rtl.CLK_B1_i"/>
        <direct name="bram_clk_a2" input="clk_opt[2].O" output="bram_rtl.CLK_A2_i"/>
        <direct name="bram_clk_b2" input="clk_opt[3].O" output="bram_rtl.CLK_B2_i"/>
        <direct name="clk_bypreg" input="clk_opt.O" output="byp_reg.clk"/>
        <direct name="direct_sri" input="bram.sr" output="sr_opt.I"/>
        <direct name="direct_sro" input="sr_opt.O" output="byp_reg.sr"/>
        <direct name="direct_eni" input="bram.en" output="en_opt.I"/>
        <direct name="direct_eno" input="en_opt.O" output="byp_reg.en"/>
        <direct name="direct_reset_i" input="bram.reset" output="bram_rtl.reset"/>
        <direct name="direct_reset0" input="bram.reset" output="byp_reg[0].reset"/>
        <direct name="direct_reset1" input="bram.reset" output="byp_reg[1].reset"/>
        <direct name="direct_reset2" input="bram.reset" output="byp_reg[2].reset"/>
        <direct name="direct_reset3" input="bram.reset" output="byp_reg[3].reset"/>
        <direct name="direct11a" input="bram_rtl.RDATA_A1_o" output="byp_reg[0].d"/>
        <direct name="direct12a" input="bram_rtl.RDATA_B1_o" output="byp_reg[1].d"/>
        <direct name="direct35a" input="bram_rtl.RDATA_A2_o" output="byp_reg[2].d"/>
        <direct name="direct36a" input="bram_rtl.RDATA_B2_o" output="byp_reg[3].d"/>
        <direct name="direct11" input="byp_reg[0].q" output="bram.RDATA_A1_o"/>
        <direct name="direct12" input="byp_reg[1].q" output="bram.RDATA_B1_o"/>
        <direct name="direct35" input="byp_reg[2].q" output="bram.RDATA_A2_o"/>
        <direct name="direct36" input="byp_reg[3].q" output="bram.RDATA_B2_o"/>
        <direct name="direct13" input="bram.FLUSH1_i" output="flush_opt[0].I"/>
        <direct name="direct37" input="bram.FLUSH2_i" output="flush_opt[1].I"/>
        <direct name="direct13a" input="flush_opt[0].O" output="bram_rtl.FLUSH1_i"/>
        <direct name="direct37a" input="flush_opt[1].O" output="bram_rtl.FLUSH2_i"/>
        <direct name="direct_WDATA_A1_i" input="bram.WDATA_A1_i" output="bram_rtl.WDATA_A1_i"/>
        <direct name="direct_WDATA_A2_i" input="bram.WDATA_A2_i" output="bram_rtl.WDATA_A2_i"/>
        <direct name="direct_ADDR_A1_i" input="bram.ADDR_A1_i" output="bram_rtl.ADDR_A1_i"/>
        <direct name="direct_ADDR_A2_i" input="bram.ADDR_A2_i" output="bram_rtl.ADDR_A2_i"/>
        <direct name="direct_REN_A1_i" input="bram.REN_A1_i" output="bram_rtl.REN_A1_i"/>
        <direct name="direct_REN_A2_i" input="bram.REN_A2_i" output="bram_rtl.REN_A2_i"/>
        <direct name="direct_WEN_A1_i" input="bram.WEN_A1_i" output="bram_rtl.WEN_A1_i"/>
        <direct name="direct_WEN_A2_i" input="bram.WEN_A2_i" output="bram_rtl.WEN_A2_i"/>
        <direct name="direct_BE_A1_i" input="bram.BE_A1_i" output="bram_rtl.BE_A1_i"/>
        <direct name="direct_BE_A2_i" input="bram.BE_A2_i" output="bram_rtl.BE_A2_i"/>
        <direct name="direct_WDATA_B1_i" input="bram.WDATA_B1_i" output="bram_rtl.WDATA_B1_i"/>
        <direct name="direct_WDATA_B2_i" input="bram.WDATA_B2_i" output="bram_rtl.WDATA_B2_i"/>
        <direct name="direct_ADDR_B1_i" input="bram.ADDR_B1_i" output="bram_rtl.ADDR_B1_i"/>
        <direct name="direct_ADDR_B2_i" input="bram.ADDR_B2_i" output="bram_rtl.ADDR_B2_i"/>
        <direct name="direct_REN_B1_i" input="bram.REN_B1_i" output="bram_rtl.REN_B1_i"/>
        <direct name="direct_REN_B2_i" input="bram.REN_B2_i" output="bram_rtl.REN_B2_i"/>
        <direct name="direct_WEN_B1_i" input="bram.WEN_B1_i" output="bram_rtl.WEN_B1_i"/>
        <direct name="direct_WEN_B2_i" input="bram.WEN_B2_i" output="bram_rtl.WEN_B2_i"/>
        <direct name="direct_BE_B1_i" input="bram.BE_B1_i" output="bram_rtl.BE_B1_i"/>
        <direct name="direct_BE_B2_i" input="bram.BE_B2_i" output="bram_rtl.BE_B2_i"/>
        <direct name="direct_RAM_ID_i_i" input="bram.RAM_ID_i" output="bram_rtl.RAM_ID_i"/>
        <direct name="direct_PL_INIT_i_i" input="bram.PL_INIT_i" output="bram_rtl.PL_INIT_i"/>
        <direct name="direct_PL_ENA_i_i" input="bram.PL_ENA_i" output="bram_rtl.PL_ENA_i"/>
        <direct name="direct_PL_REN_i_i" input="bram.PL_REN_i" output="bram_rtl.PL_REN_i"/>
        <direct name="direct_PL_CLK_i_c" input="bram.PL_CLK_i" output="bram_rtl.PL_CLK_i"/>
        <direct name="direct_PL_WEN_i_i" input="bram.PL_WEN_i" output="bram_rtl.PL_WEN_i"/>
        <direct name="direct_PL_ADDR_i_i" input="bram.PL_ADDR_i" output="bram_rtl.PL_ADDR_i"/>
        <direct name="direct_PL_DATA_i_i" input="bram.PL_DATA_i" output="bram_rtl.PL_DATA_i"/>
        <direct name="direct_PL_INIT_o_o" input="bram_rtl.PL_INIT_o" output="bram.PL_INIT_o"/>
        <direct name="direct_PL_ENA_o_o" input="bram_rtl.PL_ENA_o" output="bram.PL_ENA_o"/>
        <direct name="direct_PL_REN_o_o" input="bram_rtl.PL_REN_o" output="bram.PL_REN_o"/>
        <direct name="direct_PL_CLK_o_o" input="bram_rtl.PL_CLK_o" output="bram.PL_CLK_o"/>
        <direct name="direct_PL_WEN_o_o" input="bram_rtl.PL_WEN_o" output="bram.PL_WEN_o"/>
        <direct name="direct_PL_ADDR_o_o" input="bram_rtl.PL_ADDR_o" output="bram.PL_ADDR_o"/>
        <direct name="direct_PL_DATA_o_o" input="bram_rtl.PL_DATA_o" output="bram.PL_DATA_o"/>
        <direct name="direct_scan_reset_i" input="bram.scan_reset" output="bram_rtl.scan_reset"/>
        <direct name="direct_sc_in_i" input="bram.sc_in" output="bram_rtl.sc_in"/>
        <direct name="direct_sc_out_o" input="bram_rtl.sc_out" output="bram.sc_out"/>
      </interconnect>
    </pb_type>
    <!-- bram -->
  </complexblocklist>
  <layout tileable="true" through_channel="true">
    <fixed_layout name="castor4x4_homogeneous" width="8" height="8">
      <!--Default perimeter to 'io' blocks (then add 'EMPTY' blocks at corners)-->
      <row type="io_top" starty="H-2" priority="90"/>
      <row type="io_bottom" starty="1" priority="91"/>
      <col type="io_right" startx="W-2" priority="92"/>
      <col type="io_left" startx="1" priority="93"/>
      <corners type="EMPTY" priority="100"/>
      <row type="EMPTY" starty="H-1" priority="101"/>
      <col type="EMPTY" startx="W-1" priority="102"/>
      <row type="EMPTY" starty="0" priority="103"/>
      <col type="EMPTY" startx="0" priority="104"/>
      <!--Default to clb-->
      <fill type="clb" priority="10"/>
    </fixed_layout>
    <fixed_layout name="castor10x8_heterogeneous" width="12" height="10">
      <!--Default perimeter to 'io' blocks (then add 'EMPTY' blocks at corners)-->
      <row type="io_top" starty="H-2" priority="90"/>
      <row type="io_bottom" starty="1" priority="91"/>
      <col type="io_right" startx="W-2" priority="92"/>
      <col type="io_left" startx="1" priority="93"/>
      <corners type="EMPTY" priority="100"/>
      <row type="EMPTY" starty="H-1" priority="101"/>
      <col type="EMPTY" startx="W-1" priority="102"/>
      <row type="EMPTY" starty="0" priority="103"/>
      <col type="EMPTY" startx="0" priority="104"/>
      <!--Default to clb-->
      <fill type="clb" priority="10"/>
      <!--Insert DSP column(s)-->
      <region type="dsp" startx="4" endx="4" starty="2" endy="H-3" priority="30"/>
      <!--Insert BRAM column(s)-->
      <region type="bram" startx="7" endx="7" starty="2" endy="H-3" priority="30"/>
    </fixed_layout>
    <fixed_layout name="6x6b" width="10" height="10">
      <!--Default to clb-->
      <fill type="clb" priority="1"/>
      <!--Insert DSP column(s)-->
      <col type="dsp" startx="3" starty="2" priority="30"/>
      <!--Insert DSP column(s)-->
      <col type="bram" startx="6" starty="2" priority="30"/>
      <!--Default perimeter to 'io' blocks (then add 'EMPTY' blocks at corners)-->
      <row type="io_top" starty="H-2" priority="90"/>
      <row type="io_bottom" starty="1" priority="91"/>
      <col type="io_right" startx="W-2" priority="92"/>
      <col type="io_left" startx="1" priority="93"/>
      <corners type="EMPTY" priority="100"/>
      <row type="EMPTY" starty="H-1" priority="101"/>
      <col type="EMPTY" startx="W-1" priority="102"/>
      <row type="EMPTY" starty="0" priority="103"/>
      <col type="EMPTY" startx="0" priority="104"/>
    </fixed_layout>
    <fixed_layout name="12x12" width="16" height="16">
      <!--Mini Castor array complete with DSP and BRAM-->
      <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
      <row type="io_top" starty="H-2" priority="90"/>
      <row type="io_bottom" starty="1" priority="91"/>
      <col type="io_right" startx="W-2" priority="92"/>
      <col type="io_left" startx="1" priority="93"/>
      <corners type="EMPTY" priority="100"/>
      <row type="EMPTY" starty="H-1" priority="101"/>
      <col type="EMPTY" startx="W-1" priority="102"/>
      <row type="EMPTY" starty="0" priority="103"/>
      <col type="EMPTY" startx="0" priority="104"/>
      <!--Default to clb-->
      <fill type="clb" priority="10"/>
      <!--Overlay with 'dsp'-->
      <col type="dsp" startx="3" starty="2" priority="30"/>
      <col type="dsp" startx="9" starty="2" priority="30"/>
      <!--Overlay with 'bram'-->
      <col type="bram" startx="6" starty="2" priority="20"/>
      <col type="bram" startx="12" starty="2" priority="20"/>
    </fixed_layout>
    <fixed_layout name="36x36b" width="40" height="40">
      <!--Medium array with double BRAM: enough to run aes_decrypt-->
      <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
      <row type="io_top" starty="H-2" priority="90"/>
      <row type="io_bottom" starty="1" priority="91"/>
      <col type="io_right" startx="W-2" priority="92"/>
      <col type="io_left" startx="1" priority="93"/>
      <corners type="EMPTY" priority="100"/>
      <row type="EMPTY" starty="H-1" priority="101"/>
      <col type="EMPTY" startx="W-1" priority="102"/>
      <row type="EMPTY" starty="0" priority="103"/>
      <col type="EMPTY" startx="0" priority="104"/>
      <!--Fill with 'clb'-->
      <fill type="clb" priority="10"/>
      <!--Overlay with 'bram'-->
      <col type="bram" startx="3" starty="2" priority="20"/>
      <col type="bram" startx="6" starty="2" priority="20"/>
      <col type="bram" startx="9" starty="2" priority="20"/>
      <col type="bram" startx="12" starty="2" priority="20"/>
      <col type="bram" startx="15" starty="2" priority="20"/>
      <col type="bram" startx="18" starty="2" priority="20"/>
      <col type="bram" startx="21" starty="2" priority="20"/>
      <col type="bram" startx="24" starty="2" priority="20"/>
      <col type="bram" startx="27" starty="2" priority="20"/>
      <col type="bram" startx="30" starty="2" priority="20"/>
      <col type="bram" startx="33" starty="2" priority="20"/>
      <col type="bram" startx="36" starty="2" priority="20"/>
    </fixed_layout>
    <fixed_layout name="40x40" width="44" height="44">
      <!--Default to clb-->
      <fill type="clb" priority="1"/>
      <!--Default perimeter to 'io' blocks (then add 'EMPTY' blocks at corners)-->
      <row type="io_top" starty="H-2" priority="90"/>
      <row type="io_bottom" starty="1" priority="91"/>
      <col type="io_right" startx="W-2" priority="92"/>
      <col type="io_left" startx="1" priority="93"/>
      <corners type="EMPTY" priority="100"/>
      <row type="EMPTY" starty="H-1" priority="101"/>
      <col type="EMPTY" startx="W-1" priority="102"/>
      <row type="EMPTY" starty="0" priority="103"/>
      <col type="EMPTY" startx="0" priority="104"/>
    </fixed_layout>
    <fixed_layout name="96x90" width="100" height="94">
      <!--Full-size Castor array-->
      <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
      <row type="io_top" starty="H-2" priority="90"/>
      <row type="io_bottom" starty="1" priority="91"/>
      <col type="io_right" startx="W-2" priority="92"/>
      <col type="io_left" startx="1" priority="93"/>
      <corners type="EMPTY" priority="100"/>
      <row type="EMPTY" starty="H-1" priority="101"/>
      <col type="EMPTY" startx="W-1" priority="102"/>
      <row type="EMPTY" starty="0" priority="103"/>
      <col type="EMPTY" startx="0" priority="104"/>
      <!--Fill with 'clb'-->
      <fill type="clb" priority="10"/>
      <!--Overlay with 'dsp'-->
      <col type="dsp" startx="3" starty="2" priority="30"/>
      <col type="dsp" startx="9" starty="2" priority="30"/>
      <col type="dsp" startx="15" starty="2" priority="30"/>
      <col type="dsp" startx="21" starty="2" priority="30"/>
      <col type="dsp" startx="27" starty="2" priority="30"/>
      <col type="dsp" startx="33" starty="2" priority="30"/>
      <col type="dsp" startx="39" starty="2" priority="30"/>
      <col type="dsp" startx="45" starty="2" priority="30"/>
      <col type="dsp" startx="51" starty="2" priority="30"/>
      <col type="dsp" startx="57" starty="2" priority="30"/>
      <col type="dsp" startx="63" starty="2" priority="30"/>
      <col type="dsp" startx="69" starty="2" priority="30"/>
      <col type="dsp" startx="75" starty="2" priority="30"/>
      <col type="dsp" startx="81" starty="2" priority="30"/>
      <col type="dsp" startx="87" starty="2" priority="30"/>
      <col type="dsp" startx="93" starty="2" priority="30"/>
      <!--Overlay with 'bram'-->
      <col type="bram" startx="6" starty="2" priority="20"/>
      <col type="bram" startx="12" starty="2" priority="20"/>
      <col type="bram" startx="18" starty="2" priority="20"/>
      <col type="bram" startx="24" starty="2" priority="20"/>
      <col type="bram" startx="30" starty="2" priority="20"/>
      <col type="bram" startx="36" starty="2" priority="20"/>
      <col type="bram" startx="42" starty="2" priority="20"/>
      <col type="bram" startx="48" starty="2" priority="20"/>
      <col type="bram" startx="54" starty="2" priority="20"/>
      <col type="bram" startx="60" starty="2" priority="20"/>
      <col type="bram" startx="66" starty="2" priority="20"/>
      <col type="bram" startx="72" starty="2" priority="20"/>
      <col type="bram" startx="78" starty="2" priority="20"/>
      <col type="bram" startx="84" starty="2" priority="20"/>
      <col type="bram" startx="90" starty="2" priority="20"/>
      <col type="bram" startx="96" starty="2" priority="20"/>
    </fixed_layout>
  </layout>
</architecture>
