###############################################################
#  Generated by:      Cadence Encounter 13.10-p003_1
#  OS:                Linux i686(Host ID cadence)
#  Generated on:      Wed Dec  4 17:23:33 2024
#  Design:            hybrid_mac
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix hybrid_mac_postCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin acc/accumulated_result_reg[17]/CK 
Endpoint:   acc/accumulated_result_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.069
- Setup                         0.141
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.919
- Arrival Time                  1.799
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.120 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.120 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.147 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.147 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.189 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.070 |    0.191 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1  | 0.358 |   0.428 |    0.549 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL    | 0.000 |   0.428 |    0.549 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.107 |   0.535 |    0.655 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.000 |   0.535 |    0.655 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL    | 0.262 |   0.797 |    0.918 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL   | 0.000 |   0.797 |    0.918 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL   | 0.296 |   1.094 |    1.214 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2    | 0.000 |   1.094 |    1.214 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2    | 0.167 |   1.260 |    1.381 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4   | 0.000 |   1.260 |    1.381 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.377 |    1.497 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4     | 0.000 |   1.377 |    1.497 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4     | 0.080 |   1.457 |    1.577 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX2     | 0.000 |   1.457 |    1.577 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | INVX2     | 0.066 |   1.522 |    1.643 | 
     | acc/add_17_54/g971/A1                 |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | OAI21X1   | 0.000 |   1.522 |    1.643 | 
     | acc/add_17_54/g971/Y                  |   ^   | acc/add_17_54/n_250                 | OAI21X1   | 0.128 |   1.650 |    1.771 | 
     | acc/add_17_54/FE_RC_81_0/B            |   ^   | acc/add_17_54/n_250                 | NAND2X1   | 0.000 |   1.650 |    1.771 | 
     | acc/add_17_54/FE_RC_81_0/Y            |   v   | acc/add_17_54/FE_RN_40_0            | NAND2X1   | 0.084 |   1.734 |    1.855 | 
     | acc/add_17_54/FE_RC_80_0/B0           |   v   | acc/add_17_54/FE_RN_40_0            | OAI21X1   | 0.000 |   1.734 |    1.855 | 
     | acc/add_17_54/FE_RC_80_0/Y            |   ^   | acc/n_79                            | OAI21X1   | 0.064 |   1.799 |    1.919 | 
     | acc/accumulated_result_reg[17]/D      |   ^   | acc/n_79                            | DFFRHQX1  | 0.000 |   1.799 |    1.919 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.120 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.120 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.094 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.094 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.052 | 
     | acc/accumulated_result_reg[17]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.069 |   -0.051 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin acc/accumulated_result_reg[28]/CK 
Endpoint:   acc/accumulated_result_reg[28]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.069
- Setup                         0.136
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.923
- Arrival Time                  1.799
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.124 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.124 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.150 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.150 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.192 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.070 |    0.194 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1  | 0.358 |   0.428 |    0.552 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL    | 0.000 |   0.428 |    0.552 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.107 |   0.535 |    0.659 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.000 |   0.535 |    0.659 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL    | 0.262 |   0.797 |    0.921 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL   | 0.000 |   0.797 |    0.921 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL   | 0.296 |   1.094 |    1.218 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2    | 0.000 |   1.094 |    1.218 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2    | 0.167 |   1.260 |    1.384 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4   | 0.000 |   1.260 |    1.384 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.377 |    1.501 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4     | 0.000 |   1.377 |    1.501 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4     | 0.080 |   1.457 |    1.581 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX2     | 0.000 |   1.457 |    1.581 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | INVX2     | 0.066 |   1.522 |    1.646 | 
     | acc/add_17_54/g1004/A1                |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | OAI21X1   | 0.000 |   1.522 |    1.646 | 
     | acc/add_17_54/g1004/Y                 |   ^   | acc/add_17_54/n_237                 | OAI21X1   | 0.123 |   1.646 |    1.769 | 
     | acc/add_17_54/FE_RC_94_0/A            |   ^   | acc/add_17_54/n_237                 | CLKINVX1  | 0.000 |   1.646 |    1.769 | 
     | acc/add_17_54/FE_RC_94_0/Y            |   v   | acc/add_17_54/FE_RN_47_0            | CLKINVX1  | 0.054 |   1.699 |    1.823 | 
     | acc/add_17_54/FE_RC_93_0/B            |   v   | acc/add_17_54/FE_RN_47_0            | MXI2X1    | 0.000 |   1.699 |    1.823 | 
     | acc/add_17_54/FE_RC_93_0/Y            |   ^   | acc/n_67                            | MXI2X1    | 0.100 |   1.799 |    1.923 | 
     | acc/accumulated_result_reg[28]/D      |   ^   | acc/n_67                            | DFFRHQX1  | 0.000 |   1.799 |    1.923 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.124 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.124 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.097 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.097 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.055 | 
     | acc/accumulated_result_reg[28]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.069 |   -0.055 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin acc/accumulated_result_reg[25]/CK 
Endpoint:   acc/accumulated_result_reg[25]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.137
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.922
- Arrival Time                  1.798
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.124 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.124 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.150 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.150 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.192 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.070 |    0.194 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1  | 0.358 |   0.428 |    0.553 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL    | 0.000 |   0.428 |    0.553 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.107 |   0.535 |    0.659 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.000 |   0.535 |    0.659 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL    | 0.262 |   0.797 |    0.921 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL   | 0.000 |   0.797 |    0.921 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL   | 0.296 |   1.094 |    1.218 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2    | 0.000 |   1.094 |    1.218 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2    | 0.167 |   1.260 |    1.385 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4   | 0.000 |   1.260 |    1.385 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.377 |    1.501 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4     | 0.000 |   1.377 |    1.501 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4     | 0.080 |   1.457 |    1.581 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX2     | 0.000 |   1.457 |    1.581 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | INVX2     | 0.066 |   1.523 |    1.647 | 
     | acc/add_17_54/g983/A1                 |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | OAI21X1   | 0.000 |   1.523 |    1.647 | 
     | acc/add_17_54/g983/Y                  |   ^   | acc/add_17_54/n_244                 | OAI21X1   | 0.125 |   1.647 |    1.771 | 
     | acc/add_17_54/FE_RC_102_0/B           |   ^   | acc/add_17_54/n_244                 | NAND2X1   | 0.000 |   1.647 |    1.771 | 
     | acc/add_17_54/FE_RC_102_0/Y           |   v   | acc/add_17_54/FE_RN_51_0            | NAND2X1   | 0.086 |   1.734 |    1.858 | 
     | acc/add_17_54/FE_RC_101_0/B0          |   v   | acc/add_17_54/FE_RN_51_0            | OAI21X1   | 0.000 |   1.734 |    1.858 | 
     | acc/add_17_54/FE_RC_101_0/Y           |   ^   | acc/n_71                            | OAI21X1   | 0.064 |   1.798 |    1.922 | 
     | acc/accumulated_result_reg[25]/D      |   ^   | acc/n_71                            | DFFRHQX1  | 0.000 |   1.798 |    1.922 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.124 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.124 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.098 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.098 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.056 | 
     | acc/accumulated_result_reg[25]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.054 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin acc/accumulated_result_reg[21]/CK 
Endpoint:   acc/accumulated_result_reg[21]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.138
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.922
- Arrival Time                  1.797
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.125 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.125 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.151 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.151 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.193 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.070 |    0.195 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1  | 0.358 |   0.428 |    0.553 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL    | 0.000 |   0.428 |    0.553 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.107 |   0.535 |    0.660 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.000 |   0.535 |    0.660 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL    | 0.262 |   0.797 |    0.922 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL   | 0.000 |   0.797 |    0.922 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL   | 0.296 |   1.094 |    1.218 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2    | 0.000 |   1.094 |    1.218 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2    | 0.167 |   1.260 |    1.385 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4   | 0.000 |   1.260 |    1.385 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.377 |    1.501 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4     | 0.000 |   1.377 |    1.501 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4     | 0.080 |   1.457 |    1.582 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX2     | 0.000 |   1.457 |    1.582 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | INVX2     | 0.066 |   1.523 |    1.647 | 
     | acc/add_17_54/g977/A1                 |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | OAI21X1   | 0.000 |   1.523 |    1.647 | 
     | acc/add_17_54/g977/Y                  |   ^   | acc/add_17_54/n_247                 | OAI21X1   | 0.125 |   1.648 |    1.772 | 
     | acc/add_17_54/FE_RC_100_0/B           |   ^   | acc/add_17_54/n_247                 | NAND2X1   | 0.000 |   1.648 |    1.772 | 
     | acc/add_17_54/FE_RC_100_0/Y           |   v   | acc/add_17_54/FE_RN_50_0            | NAND2X1   | 0.085 |   1.733 |    1.857 | 
     | acc/add_17_54/FE_RC_99_0/B0           |   v   | acc/add_17_54/FE_RN_50_0            | OAI21X1   | 0.000 |   1.733 |    1.857 | 
     | acc/add_17_54/FE_RC_99_0/Y            |   ^   | acc/n_75                            | OAI21X1   | 0.065 |   1.797 |    1.922 | 
     | acc/accumulated_result_reg[21]/D      |   ^   | acc/n_75                            | DFFRHQX1  | 0.000 |   1.797 |    1.922 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.125 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.125 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.098 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.098 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.056 | 
     | acc/accumulated_result_reg[21]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.055 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin acc/accumulated_result_reg[27]/CK 
Endpoint:   acc/accumulated_result_reg[27]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[17]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.069
- Setup                         0.140
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.919
- Arrival Time                  1.794
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                               |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                           |           |       |   0.000 |    0.125 | 
     | clk__L1_I0/A                      |   ^   | clk                           | CLKINVX20 | 0.000 |   0.000 |    0.125 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                    | CLKINVX20 | 0.026 |   0.026 |    0.151 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                    | CLKINVX20 | 0.000 |   0.026 |    0.151 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                    | CLKINVX20 | 0.042 |   0.068 |    0.194 | 
     | acc/accumulated_result_reg[17]/CK |   ^   | clk__L2_N0                    | DFFRHQX1  | 0.001 |   0.069 |    0.195 | 
     | acc/accumulated_result_reg[17]/Q  |   v   | mac_result[17]                | DFFRHQX1  | 0.371 |   0.440 |    0.566 | 
     | acc/add_17_54/g1179/B             |   v   | mac_result[17]                | NOR2XL    | 0.000 |   0.440 |    0.566 | 
     | acc/add_17_54/g1179/Y             |   ^   | acc/add_17_54/n_83            | NOR2XL    | 0.191 |   0.631 |    0.756 | 
     | acc/add_17_54/g1118/A1            |   ^   | acc/add_17_54/n_83            | OAI21X1   | 0.000 |   0.631 |    0.756 | 
     | acc/add_17_54/g1118/Y             |   v   | acc/add_17_54/n_135           | OAI21X1   | 0.162 |   0.793 |    0.919 | 
     | acc/add_17_54/g1066/A1            |   v   | acc/add_17_54/n_135           | AOI21X1   | 0.000 |   0.793 |    0.919 | 
     | acc/add_17_54/g1066/Y             |   ^   | acc/add_17_54/n_182           | AOI21X1   | 0.215 |   1.009 |    1.134 | 
     | acc/add_17_54/g1039/A1            |   ^   | acc/add_17_54/n_182           | OAI21X1   | 0.000 |   1.009 |    1.134 | 
     | acc/add_17_54/g1039/Y             |   v   | acc/add_17_54/n_204           | OAI21X1   | 0.104 |   1.113 |    1.238 | 
     | acc/add_17_54/FE_OCPC15_n_204/A   |   v   | acc/add_17_54/n_204           | CLKBUFX3  | 0.000 |   1.113 |    1.238 | 
     | acc/add_17_54/FE_OCPC15_n_204/Y   |   v   | acc/add_17_54/FE_OCPN15_n_204 | CLKBUFX3  | 0.145 |   1.258 |    1.383 | 
     | acc/add_17_54/g1024/B             |   v   | acc/add_17_54/FE_OCPN15_n_204 | NAND2XL   | 0.000 |   1.258 |    1.383 | 
     | acc/add_17_54/g1024/Y             |   ^   | acc/add_17_54/n_217           | NAND2XL   | 0.071 |   1.329 |    1.454 | 
     | acc/add_17_54/g1022/C0            |   ^   | acc/add_17_54/n_217           | OAI211X1  | 0.000 |   1.329 |    1.454 | 
     | acc/add_17_54/g1022/Y             |   v   | acc/add_17_54/n_219           | OAI211X1  | 0.176 |   1.505 |    1.630 | 
     | acc/add_17_54/g979/B0             |   v   | acc/add_17_54/n_219           | AOI31X2   | 0.000 |   1.505 |    1.630 | 
     | acc/add_17_54/g979/Y              |   ^   | acc/add_17_54/n_246           | AOI31X2   | 0.140 |   1.644 |    1.769 | 
     | acc/add_17_54/FE_RC_76_0/B        |   ^   | acc/add_17_54/n_246           | NAND2BX1  | 0.000 |   1.644 |    1.769 | 
     | acc/add_17_54/FE_RC_76_0/Y        |   v   | acc/add_17_54/FE_RN_38_0      | NAND2BX1  | 0.087 |   1.731 |    1.856 | 
     | acc/add_17_54/FE_RC_75_0/B0       |   v   | acc/add_17_54/FE_RN_38_0      | OAI21X1   | 0.000 |   1.731 |    1.856 | 
     | acc/add_17_54/FE_RC_75_0/Y        |   ^   | acc/n_68                      | OAI21X1   | 0.063 |   1.794 |    1.919 | 
     | acc/accumulated_result_reg[27]/D  |   ^   | acc/n_68                      | DFFRHQX1  | 0.000 |   1.794 |    1.919 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.125 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.125 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.099 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.099 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.057 | 
     | acc/accumulated_result_reg[27]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.069 |   -0.056 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin acc/accumulated_result_reg[26]/CK 
Endpoint:   acc/accumulated_result_reg[26]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.137
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.923
- Arrival Time                  1.798
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.125 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.125 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.152 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.152 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.194 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.070 |    0.196 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1  | 0.358 |   0.428 |    0.554 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL    | 0.000 |   0.428 |    0.554 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.107 |   0.535 |    0.661 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.000 |   0.535 |    0.661 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL    | 0.262 |   0.797 |    0.923 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL   | 0.000 |   0.797 |    0.923 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL   | 0.296 |   1.094 |    1.219 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2    | 0.000 |   1.094 |    1.219 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2    | 0.167 |   1.260 |    1.386 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4   | 0.000 |   1.260 |    1.386 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.377 |    1.502 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4     | 0.000 |   1.377 |    1.502 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4     | 0.080 |   1.457 |    1.582 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3     | 0.000 |   1.457 |    1.582 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | INVX3     | 0.054 |   1.511 |    1.637 | 
     | acc/add_17_54/g975/A1                 |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | OAI21X1   | 0.000 |   1.511 |    1.637 | 
     | acc/add_17_54/g975/Y                  |   ^   | acc/add_17_54/n_248                 | OAI21X1   | 0.136 |   1.647 |    1.773 | 
     | acc/add_17_54/FE_RC_83_0/A            |   ^   | acc/add_17_54/n_248                 | NAND2X1   | 0.000 |   1.647 |    1.773 | 
     | acc/add_17_54/FE_RC_83_0/Y            |   v   | acc/add_17_54/FE_RN_41_0            | NAND2X1   | 0.089 |   1.737 |    1.862 | 
     | acc/add_17_54/FE_RC_82_0/B0           |   v   | acc/add_17_54/FE_RN_41_0            | OAI21X1   | 0.000 |   1.737 |    1.862 | 
     | acc/add_17_54/FE_RC_82_0/Y            |   ^   | acc/n_70                            | OAI21X1   | 0.061 |   1.798 |    1.923 | 
     | acc/accumulated_result_reg[26]/D      |   ^   | acc/n_70                            | DFFRHQX1  | 0.000 |   1.798 |    1.923 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.125 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.125 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.099 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.099 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.057 | 
     | acc/accumulated_result_reg[26]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.070 |   -0.055 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin acc/accumulated_result_reg[30]/CK 
Endpoint:   acc/accumulated_result_reg[30]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.142
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.918
- Arrival Time                  1.792
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.126 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.126 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.153 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.153 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.195 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.070 |    0.197 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1  | 0.358 |   0.428 |    0.555 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL    | 0.000 |   0.428 |    0.555 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.107 |   0.535 |    0.662 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.000 |   0.535 |    0.662 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL    | 0.262 |   0.797 |    0.924 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL   | 0.000 |   0.797 |    0.924 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL   | 0.296 |   1.094 |    1.220 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2    | 0.000 |   1.094 |    1.220 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2    | 0.167 |   1.260 |    1.387 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4   | 0.000 |   1.260 |    1.387 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.377 |    1.503 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4     | 0.000 |   1.377 |    1.503 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4     | 0.080 |   1.457 |    1.583 | 
     | acc/add_17_54/FE_OCPC33_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3     | 0.000 |   1.457 |    1.583 | 
     | acc/add_17_54/FE_OCPC33_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN33_FE_RN_119_0 | INVX3     | 0.079 |   1.536 |    1.663 | 
     | acc/add_17_54/g981/A1                 |   v   | acc/add_17_54/FE_OCPN33_FE_RN_119_0 | OAI21X2   | 0.001 |   1.537 |    1.663 | 
     | acc/add_17_54/g981/Y                  |   ^   | acc/add_17_54/n_245                 | OAI21X2   | 0.106 |   1.643 |    1.769 | 
     | acc/add_17_54/FE_RC_74_0/B            |   ^   | acc/add_17_54/n_245                 | NAND2X1   | 0.000 |   1.643 |    1.769 | 
     | acc/add_17_54/FE_RC_74_0/Y            |   v   | acc/add_17_54/FE_RN_36_0            | NAND2X1   | 0.083 |   1.725 |    1.852 | 
     | acc/add_17_54/FE_RC_73_0/B0           |   v   | acc/add_17_54/FE_RN_36_0            | OAI21X1   | 0.000 |   1.725 |    1.852 | 
     | acc/add_17_54/FE_RC_73_0/Y            |   ^   | acc/n_65                            | OAI21X1   | 0.067 |   1.792 |    1.918 | 
     | acc/accumulated_result_reg[30]/D      |   ^   | acc/n_65                            | DFFRHQX1  | 0.000 |   1.792 |    1.918 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.126 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.126 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.100 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.100 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.058 | 
     | acc/accumulated_result_reg[30]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.070 |   -0.056 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin acc/accumulated_result_reg[20]/CK 
Endpoint:   acc/accumulated_result_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.141
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.919
- Arrival Time                  1.792
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.127 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.127 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.153 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.153 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.195 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.070 |    0.197 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1  | 0.358 |   0.428 |    0.555 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL    | 0.000 |   0.428 |    0.555 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.107 |   0.535 |    0.662 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.000 |   0.535 |    0.662 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL    | 0.262 |   0.797 |    0.924 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL   | 0.000 |   0.797 |    0.924 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL   | 0.296 |   1.094 |    1.221 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2    | 0.000 |   1.094 |    1.221 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2    | 0.167 |   1.260 |    1.387 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4   | 0.000 |   1.260 |    1.387 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.377 |    1.504 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4     | 0.000 |   1.377 |    1.504 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4     | 0.080 |   1.457 |    1.584 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3     | 0.000 |   1.457 |    1.584 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | INVX3     | 0.054 |   1.511 |    1.638 | 
     | acc/add_17_54/g991/A1                 |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | OAI21X1   | 0.000 |   1.511 |    1.638 | 
     | acc/add_17_54/g991/Y                  |   ^   | acc/add_17_54/n_240                 | OAI21X1   | 0.126 |   1.637 |    1.764 | 
     | acc/add_17_54/FE_RC_85_0/A            |   ^   | acc/add_17_54/n_240                 | NAND2X1   | 0.000 |   1.637 |    1.764 | 
     | acc/add_17_54/FE_RC_85_0/Y            |   v   | acc/add_17_54/FE_RN_42_0            | NAND2X1   | 0.090 |   1.727 |    1.854 | 
     | acc/add_17_54/FE_RC_84_0/B0           |   v   | acc/add_17_54/FE_RN_42_0            | OAI21X1   | 0.000 |   1.727 |    1.854 | 
     | acc/add_17_54/FE_RC_84_0/Y            |   ^   | acc/n_76                            | OAI21X1   | 0.065 |   1.792 |    1.919 | 
     | acc/accumulated_result_reg[20]/D      |   ^   | acc/n_76                            | DFFRHQX1  | 0.000 |   1.792 |    1.919 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.127 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.127 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.100 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.100 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.058 | 
     | acc/accumulated_result_reg[20]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.057 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin acc/accumulated_result_reg[19]/CK 
Endpoint:   acc/accumulated_result_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.136
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.924
- Arrival Time                  1.795
= Slack Time                    0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.129 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.129 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.155 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.155 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.198 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.070 |    0.200 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1  | 0.358 |   0.428 |    0.558 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL    | 0.000 |   0.428 |    0.558 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.107 |   0.535 |    0.664 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.000 |   0.535 |    0.664 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL    | 0.262 |   0.797 |    0.927 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL   | 0.000 |   0.797 |    0.927 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL   | 0.296 |   1.094 |    1.223 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2    | 0.000 |   1.094 |    1.223 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2    | 0.167 |   1.260 |    1.390 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4   | 0.000 |   1.260 |    1.390 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.377 |    1.506 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4     | 0.000 |   1.377 |    1.506 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4     | 0.080 |   1.457 |    1.586 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3     | 0.000 |   1.457 |    1.586 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | INVX3     | 0.054 |   1.511 |    1.641 | 
     | acc/add_17_54/g989/A1                 |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | OAI21X1   | 0.000 |   1.511 |    1.641 | 
     | acc/add_17_54/g989/Y                  |   ^   | acc/add_17_54/n_241                 | OAI21X1   | 0.130 |   1.642 |    1.771 | 
     | acc/add_17_54/FE_RC_98_0/B            |   ^   | acc/add_17_54/n_241                 | NAND2X1   | 0.000 |   1.642 |    1.771 | 
     | acc/add_17_54/FE_RC_98_0/Y            |   v   | acc/add_17_54/FE_RN_49_0            | NAND2X1   | 0.090 |   1.732 |    1.861 | 
     | acc/add_17_54/FE_RC_97_0/B0           |   v   | acc/add_17_54/FE_RN_49_0            | OAI21X1   | 0.000 |   1.732 |    1.861 | 
     | acc/add_17_54/FE_RC_97_0/Y            |   ^   | acc/n_77                            | OAI21X1   | 0.063 |   1.795 |    1.924 | 
     | acc/accumulated_result_reg[19]/D      |   ^   | acc/n_77                            | DFFRHQX1  | 0.000 |   1.795 |    1.924 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.129 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.129 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.103 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.103 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.061 | 
     | acc/accumulated_result_reg[19]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.059 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin acc/accumulated_result_reg[23]/CK 
Endpoint:   acc/accumulated_result_reg[23]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.135
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.924
- Arrival Time                  1.792
= Slack Time                    0.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.132 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.132 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.159 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.159 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.201 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.070 |    0.203 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1  | 0.358 |   0.428 |    0.561 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL    | 0.000 |   0.428 |    0.561 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.107 |   0.535 |    0.668 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.000 |   0.535 |    0.668 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL    | 0.262 |   0.797 |    0.930 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL   | 0.000 |   0.797 |    0.930 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL   | 0.296 |   1.094 |    1.226 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2    | 0.000 |   1.094 |    1.226 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2    | 0.167 |   1.260 |    1.393 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4   | 0.000 |   1.260 |    1.393 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.377 |    1.509 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4     | 0.000 |   1.377 |    1.509 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4     | 0.080 |   1.457 |    1.589 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3     | 0.000 |   1.457 |    1.589 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | INVX3     | 0.054 |   1.511 |    1.644 | 
     | acc/add_17_54/g987/A1                 |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | OAI21X1   | 0.000 |   1.511 |    1.644 | 
     | acc/add_17_54/g987/Y                  |   ^   | acc/add_17_54/n_242                 | OAI21X1   | 0.125 |   1.637 |    1.769 | 
     | acc/add_17_54/FE_RC_96_0/A            |   ^   | acc/add_17_54/n_242                 | CLKINVX1  | 0.000 |   1.637 |    1.769 | 
     | acc/add_17_54/FE_RC_96_0/Y            |   v   | acc/add_17_54/FE_RN_48_0            | CLKINVX1  | 0.057 |   1.694 |    1.826 | 
     | acc/add_17_54/FE_RC_95_0/B            |   v   | acc/add_17_54/FE_RN_48_0            | MXI2X1    | 0.000 |   1.694 |    1.826 | 
     | acc/add_17_54/FE_RC_95_0/Y            |   ^   | acc/n_73                            | MXI2X1    | 0.098 |   1.792 |    1.924 | 
     | acc/accumulated_result_reg[23]/D      |   ^   | acc/n_73                            | DFFRHQX1  | 0.000 |   1.792 |    1.924 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.132 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.132 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.106 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.106 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.064 | 
     | acc/accumulated_result_reg[23]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.063 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin acc/accumulated_result_reg[29]/CK 
Endpoint:   acc/accumulated_result_reg[29]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.147
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.913
- Arrival Time                  1.776
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.137 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.137 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.163 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.163 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.205 | 
     | acc/accumulated_result_reg[8]/CK      |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.071 |    0.208 | 
     | acc/accumulated_result_reg[8]/Q       |   v   | mac_result[8]                       | DFFRHQX1  | 0.366 |   0.437 |    0.574 | 
     | acc/add_17_54/g1176/B                 |   v   | mac_result[8]                       | NAND2XL   | 0.000 |   0.437 |    0.574 | 
     | acc/add_17_54/g1176/Y                 |   ^   | acc/add_17_54/n_86                  | NAND2XL   | 0.127 |   0.564 |    0.701 | 
     | acc/add_17_54/g1117/A0                |   ^   | acc/add_17_54/n_86                  | OAI21X1   | 0.000 |   0.564 |    0.701 | 
     | acc/add_17_54/g1117/Y                 |   v   | acc/add_17_54/n_136                 | OAI21X1   | 0.120 |   0.684 |    0.821 | 
     | acc/add_17_54/g1077/A                 |   v   | acc/add_17_54/n_136                 | NAND2XL   | 0.000 |   0.684 |    0.821 | 
     | acc/add_17_54/g1077/Y                 |   ^   | acc/add_17_54/n_172                 | NAND2XL   | 0.088 |   0.772 |    0.909 | 
     | acc/add_17_54/g1069/C0                |   ^   | acc/add_17_54/n_172                 | OAI211X1  | 0.000 |   0.772 |    0.909 | 
     | acc/add_17_54/g1069/Y                 |   v   | acc/add_17_54/n_179                 | OAI211X1  | 0.225 |   0.997 |    1.134 | 
     | acc/add_17_54/g1068/A                 |   v   | acc/add_17_54/n_179                 | CLKINVX1  | 0.000 |   0.997 |    1.134 | 
     | acc/add_17_54/g1068/Y                 |   ^   | acc/add_17_54/n_178                 | CLKINVX1  | 0.175 |   1.173 |    1.310 | 
     | acc/add_17_54/FE_RC_188_0/A1          |   ^   | acc/add_17_54/n_178                 | OAI21X2   | 0.000 |   1.173 |    1.310 | 
     | acc/add_17_54/FE_RC_188_0/Y           |   v   | acc/add_17_54/FE_RN_118_0           | OAI21X2   | 0.115 |   1.288 |    1.425 | 
     | acc/add_17_54/FE_RC_186_0/B0          |   v   | acc/add_17_54/FE_RN_118_0           | AOI21X4   | 0.000 |   1.288 |    1.425 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   ^   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.404 |    1.541 | 
     | acc/add_17_54/FE_OCPC29_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_RN_119_0           | INVX1     | 0.000 |   1.404 |    1.541 | 
     | acc/add_17_54/FE_OCPC29_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN29_FE_RN_119_0 | INVX1     | 0.110 |   1.514 |    1.651 | 
     | acc/add_17_54/g973/A2                 |   v   | acc/add_17_54/FE_OCPN29_FE_RN_119_0 | AOI31X2   | 0.000 |   1.514 |    1.651 | 
     | acc/add_17_54/g973/Y                  |   ^   | acc/add_17_54/n_249                 | AOI31X2   | 0.111 |   1.625 |    1.762 | 
     | acc/add_17_54/FE_RC_89_0/B            |   ^   | acc/add_17_54/n_249                 | NAND2BX1  | 0.000 |   1.625 |    1.762 | 
     | acc/add_17_54/FE_RC_89_0/Y            |   v   | acc/add_17_54/FE_RN_45_0            | NAND2BX1  | 0.081 |   1.706 |    1.843 | 
     | acc/add_17_54/FE_RC_88_0/B0           |   v   | acc/add_17_54/FE_RN_45_0            | OAI21X1   | 0.000 |   1.706 |    1.843 | 
     | acc/add_17_54/FE_RC_88_0/Y            |   ^   | acc/n_66                            | OAI21X1   | 0.069 |   1.776 |    1.913 | 
     | acc/accumulated_result_reg[29]/D      |   ^   | acc/n_66                            | DFFRHQX1  | 0.000 |   1.776 |    1.913 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.137 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.137 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.111 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.111 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.069 | 
     | acc/accumulated_result_reg[29]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.070 |   -0.067 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin acc/accumulated_result_reg[31]/CK 
Endpoint:   acc/accumulated_result_reg[31]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[26]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.120
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.940
- Arrival Time                  1.802
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                       |           |       |   0.000 |    0.138 | 
     | clk__L1_I0/A                      |   ^   | clk                       | CLKINVX20 | 0.000 |   0.000 |    0.138 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0                | CLKINVX20 | 0.026 |   0.026 |    0.164 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0                | CLKINVX20 | 0.000 |   0.026 |    0.164 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0                | CLKINVX20 | 0.042 |   0.068 |    0.206 | 
     | acc/accumulated_result_reg[26]/CK |   ^   | clk__L2_N0                | DFFRHQX1  | 0.002 |   0.070 |    0.208 | 
     | acc/accumulated_result_reg[26]/Q  |   v   | mac_result[26]            | DFFRHQX1  | 0.362 |   0.432 |    0.569 | 
     | acc/add_17_54/g1210/B             |   v   | mac_result[26]            | NOR2XL    | 0.000 |   0.432 |    0.569 | 
     | acc/add_17_54/g1210/Y             |   ^   | acc/add_17_54/n_52        | NOR2XL    | 0.259 |   0.691 |    0.829 | 
     | acc/add_17_54/g1141/A             |   ^   | acc/add_17_54/n_52        | NOR2XL    | 0.000 |   0.691 |    0.829 | 
     | acc/add_17_54/g1141/Y             |   v   | acc/add_17_54/n_114       | NOR2XL    | 0.115 |   0.806 |    0.944 | 
     | acc/add_17_54/g1084/B             |   v   | acc/add_17_54/n_114       | NAND2XL   | 0.000 |   0.806 |    0.944 | 
     | acc/add_17_54/g1084/Y             |   ^   | acc/add_17_54/n_165       | NAND2XL   | 0.106 |   0.913 |    1.050 | 
     | acc/add_17_54/g1071/C0            |   ^   | acc/add_17_54/n_165       | OAI211X1  | 0.000 |   0.913 |    1.050 | 
     | acc/add_17_54/g1071/Y             |   v   | acc/add_17_54/n_177       | OAI211X1  | 0.207 |   1.119 |    1.257 | 
     | acc/add_17_54/g1070/A             |   v   | acc/add_17_54/n_177       | CLKINVX1  | 0.000 |   1.119 |    1.257 | 
     | acc/add_17_54/g1070/Y             |   ^   | acc/add_17_54/n_176       | CLKINVX1  | 0.130 |   1.249 |    1.386 | 
     | acc/add_17_54/g1042/A1            |   ^   | acc/add_17_54/n_176       | OAI211X1  | 0.000 |   1.249 |    1.386 | 
     | acc/add_17_54/g1042/Y             |   v   | acc/add_17_54/n_200       | OAI211X1  | 0.111 |   1.360 |    1.497 | 
     | acc/add_17_54/g1015/B0            |   v   | acc/add_17_54/n_200       | AOI21XL   | 0.000 |   1.360 |    1.497 | 
     | acc/add_17_54/g1015/Y             |   ^   | acc/add_17_54/n_226       | AOI21XL   | 0.189 |   1.548 |    1.686 | 
     | acc/add_17_54/g995/B0             |   ^   | acc/add_17_54/n_226       | OAI21X2   | 0.000 |   1.548 |    1.686 | 
     | acc/add_17_54/g995/Y              |   v   | acc/add_17_54/n_238       | OAI21X2   | 0.108 |   1.657 |    1.794 | 
     | acc/add_17_54/FE_RC_194_0/A       |   v   | acc/add_17_54/n_238       | NAND2X1   | 0.000 |   1.657 |    1.794 | 
     | acc/add_17_54/FE_RC_194_0/Y       |   ^   | acc/add_17_54/FE_RN_120_0 | NAND2X1   | 0.072 |   1.729 |    1.866 | 
     | acc/add_17_54/FE_RC_193_0/B0      |   ^   | acc/add_17_54/FE_RN_120_0 | OAI21X1   | 0.000 |   1.729 |    1.866 | 
     | acc/add_17_54/FE_RC_193_0/Y       |   v   | acc/n_64                  | OAI21X1   | 0.073 |   1.802 |    1.940 | 
     | acc/accumulated_result_reg[31]/D  |   v   | acc/n_64                  | DFFRHQX1  | 0.000 |   1.802 |    1.940 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.138 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.138 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.111 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.111 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.069 | 
     | acc/accumulated_result_reg[31]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.070 |   -0.068 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin acc/accumulated_result_reg[22]/CK 
Endpoint:   acc/accumulated_result_reg[22]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.138
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.922
- Arrival Time                  1.783
= Slack Time                    0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.139 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.139 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.166 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.166 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.208 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.070 |    0.210 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1  | 0.358 |   0.428 |    0.568 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL    | 0.000 |   0.428 |    0.568 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.107 |   0.535 |    0.675 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.000 |   0.535 |    0.675 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL    | 0.262 |   0.797 |    0.937 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL   | 0.000 |   0.797 |    0.937 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL   | 0.296 |   1.094 |    1.233 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2    | 0.000 |   1.094 |    1.233 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2    | 0.167 |   1.260 |    1.400 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4   | 0.000 |   1.260 |    1.400 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.377 |    1.516 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4     | 0.000 |   1.377 |    1.516 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4     | 0.080 |   1.457 |    1.596 | 
     | acc/add_17_54/FE_OCPC33_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3     | 0.000 |   1.457 |    1.596 | 
     | acc/add_17_54/FE_OCPC33_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN33_FE_RN_119_0 | INVX3     | 0.079 |   1.536 |    1.676 | 
     | acc/add_17_54/g985/A1                 |   v   | acc/add_17_54/FE_OCPN33_FE_RN_119_0 | OAI21X2   | 0.001 |   1.537 |    1.676 | 
     | acc/add_17_54/g985/Y                  |   ^   | acc/add_17_54/n_243                 | OAI21X2   | 0.104 |   1.641 |    1.781 | 
     | acc/add_17_54/FE_RC_87_0/B            |   ^   | acc/add_17_54/n_243                 | NAND2X1   | 0.000 |   1.641 |    1.781 | 
     | acc/add_17_54/FE_RC_87_0/Y            |   v   | acc/add_17_54/FE_RN_43_0            | NAND2X1   | 0.081 |   1.722 |    1.862 | 
     | acc/add_17_54/FE_RC_86_0/B0           |   v   | acc/add_17_54/FE_RN_43_0            | OAI21X1   | 0.000 |   1.722 |    1.862 | 
     | acc/add_17_54/FE_RC_86_0/Y            |   ^   | acc/n_74                            | OAI21X1   | 0.060 |   1.783 |    1.922 | 
     | acc/accumulated_result_reg[22]/D      |   ^   | acc/n_74                            | DFFRHQX1  | 0.000 |   1.783 |    1.922 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.139 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.139 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.113 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.113 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.071 | 
     | acc/accumulated_result_reg[22]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.070 |   -0.070 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin acc/accumulated_result_reg[24]/CK 
Endpoint:   acc/accumulated_result_reg[24]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.133
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.927
- Arrival Time                  1.767
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.160 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.160 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.186 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.186 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.228 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.070 |    0.230 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1  | 0.358 |   0.428 |    0.589 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL    | 0.000 |   0.428 |    0.589 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.107 |   0.535 |    0.695 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.000 |   0.535 |    0.695 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL    | 0.262 |   0.797 |    0.957 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL   | 0.000 |   0.797 |    0.957 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL   | 0.296 |   1.094 |    1.254 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2    | 0.000 |   1.094 |    1.254 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2    | 0.167 |   1.260 |    1.421 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4   | 0.000 |   1.260 |    1.421 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.377 |    1.537 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4     | 0.000 |   1.377 |    1.537 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4     | 0.080 |   1.457 |    1.617 | 
     | acc/add_17_54/FE_OCPC33_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3     | 0.000 |   1.457 |    1.617 | 
     | acc/add_17_54/FE_OCPC33_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN33_FE_RN_119_0 | INVX3     | 0.079 |   1.536 |    1.696 | 
     | acc/add_17_54/g993/A1                 |   v   | acc/add_17_54/FE_OCPN33_FE_RN_119_0 | OAI21X2   | 0.001 |   1.537 |    1.697 | 
     | acc/add_17_54/g993/Y                  |   ^   | acc/add_17_54/n_239                 | OAI21X2   | 0.097 |   1.633 |    1.793 | 
     | acc/add_17_54/FE_RC_92_0/B            |   ^   | acc/add_17_54/n_239                 | NAND2X1   | 0.000 |   1.633 |    1.793 | 
     | acc/add_17_54/FE_RC_92_0/Y            |   v   | acc/add_17_54/FE_RN_46_0            | NAND2X1   | 0.076 |   1.710 |    1.870 | 
     | acc/add_17_54/FE_RC_91_0/B0           |   v   | acc/add_17_54/FE_RN_46_0            | OAI21X1   | 0.000 |   1.710 |    1.870 | 
     | acc/add_17_54/FE_RC_91_0/Y            |   ^   | acc/n_72                            | OAI21X1   | 0.057 |   1.767 |    1.927 | 
     | acc/accumulated_result_reg[24]/D      |   ^   | acc/n_72                            | DFFRHQX1  | 0.000 |   1.767 |    1.927 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.160 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.160 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.134 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.134 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.092 | 
     | acc/accumulated_result_reg[24]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.070 |   -0.090 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin acc/accumulated_result_reg[18]/CK 
Endpoint:   acc/accumulated_result_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.140
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.920
- Arrival Time                  1.750
= Slack Time                    0.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.170 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.170 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.196 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.196 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.238 | 
     | acc/accumulated_result_reg[8]/CK      |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.071 |    0.241 | 
     | acc/accumulated_result_reg[8]/Q       |   v   | mac_result[8]                       | DFFRHQX1  | 0.366 |   0.437 |    0.607 | 
     | acc/add_17_54/g1176/B                 |   v   | mac_result[8]                       | NAND2XL   | 0.000 |   0.437 |    0.607 | 
     | acc/add_17_54/g1176/Y                 |   ^   | acc/add_17_54/n_86                  | NAND2XL   | 0.127 |   0.564 |    0.734 | 
     | acc/add_17_54/g1117/A0                |   ^   | acc/add_17_54/n_86                  | OAI21X1   | 0.000 |   0.564 |    0.734 | 
     | acc/add_17_54/g1117/Y                 |   v   | acc/add_17_54/n_136                 | OAI21X1   | 0.120 |   0.684 |    0.854 | 
     | acc/add_17_54/g1077/A                 |   v   | acc/add_17_54/n_136                 | NAND2XL   | 0.000 |   0.684 |    0.854 | 
     | acc/add_17_54/g1077/Y                 |   ^   | acc/add_17_54/n_172                 | NAND2XL   | 0.088 |   0.772 |    0.942 | 
     | acc/add_17_54/g1069/C0                |   ^   | acc/add_17_54/n_172                 | OAI211X1  | 0.000 |   0.772 |    0.942 | 
     | acc/add_17_54/g1069/Y                 |   v   | acc/add_17_54/n_179                 | OAI211X1  | 0.225 |   0.997 |    1.167 | 
     | acc/add_17_54/g1068/A                 |   v   | acc/add_17_54/n_179                 | CLKINVX1  | 0.000 |   0.997 |    1.167 | 
     | acc/add_17_54/g1068/Y                 |   ^   | acc/add_17_54/n_178                 | CLKINVX1  | 0.175 |   1.173 |    1.342 | 
     | acc/add_17_54/FE_RC_188_0/A1          |   ^   | acc/add_17_54/n_178                 | OAI21X2   | 0.000 |   1.173 |    1.342 | 
     | acc/add_17_54/FE_RC_188_0/Y           |   v   | acc/add_17_54/FE_RN_118_0           | OAI21X2   | 0.115 |   1.288 |    1.458 | 
     | acc/add_17_54/FE_RC_186_0/B0          |   v   | acc/add_17_54/FE_RN_118_0           | AOI21X4   | 0.000 |   1.288 |    1.458 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   ^   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.404 |    1.574 | 
     | acc/add_17_54/FE_OCPC30_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_RN_119_0           | INVXL     | 0.000 |   1.404 |    1.574 | 
     | acc/add_17_54/FE_OCPC30_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN30_FE_RN_119_0 | INVXL     | 0.112 |   1.515 |    1.685 | 
     | acc/add_17_54/g969/A1                 |   v   | acc/add_17_54/FE_OCPN30_FE_RN_119_0 | AOI21X2   | 0.000 |   1.515 |    1.685 | 
     | acc/add_17_54/g969/Y                  |   ^   | acc/add_17_54/n_251                 | AOI21X2   | 0.118 |   1.633 |    1.803 | 
     | acc/add_17_54/FE_RC_42_0/B            |   ^   | acc/add_17_54/n_251                 | NAND2BX2  | 0.000 |   1.633 |    1.803 | 
     | acc/add_17_54/FE_RC_42_0/Y            |   v   | acc/add_17_54/FE_RN_19_0            | NAND2BX2  | 0.061 |   1.694 |    1.864 | 
     | acc/add_17_54/FE_RC_41_0/B0           |   v   | acc/add_17_54/FE_RN_19_0            | OAI21X1   | 0.000 |   1.694 |    1.864 | 
     | acc/add_17_54/FE_RC_41_0/Y            |   ^   | acc/n_78                            | OAI21X1   | 0.056 |   1.750 |    1.920 | 
     | acc/accumulated_result_reg[18]/D      |   ^   | acc/n_78                            | DFFRHQX1  | 0.000 |   1.750 |    1.920 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.170 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.170 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.143 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.143 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.101 | 
     | acc/accumulated_result_reg[18]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.070 |   -0.100 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin acc/accumulated_result_reg[16]/CK 
Endpoint:   acc/accumulated_result_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.069
- Setup                         0.147
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.912
- Arrival Time                  1.660
= Slack Time                    0.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |           |       |   0.000 |    0.252 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | CLKINVX20 | 0.000 |   0.000 |    0.252 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.026 |   0.026 |    0.278 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | CLKINVX20 | 0.000 |   0.026 |    0.278 | 
     | clk__L2_I0/Y                          |   ^   | clk__L2_N0                          | CLKINVX20 | 0.042 |   0.068 |    0.320 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk__L2_N0                          | DFFRHQX1  | 0.002 |   0.070 |    0.322 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1  | 0.358 |   0.428 |    0.680 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL    | 0.000 |   0.428 |    0.680 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.107 |   0.535 |    0.787 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL    | 0.000 |   0.535 |    0.787 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL    | 0.262 |   0.797 |    1.049 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL   | 0.000 |   0.797 |    1.049 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL   | 0.296 |   1.094 |    1.346 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2    | 0.000 |   1.094 |    1.346 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2    | 0.167 |   1.260 |    1.512 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4   | 0.000 |   1.260 |    1.512 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4   | 0.116 |   1.377 |    1.629 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4     | 0.000 |   1.377 |    1.629 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4     | 0.080 |   1.457 |    1.709 | 
     | acc/add_17_54/FE_OCPC33_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3     | 0.000 |   1.457 |    1.709 | 
     | acc/add_17_54/FE_OCPC33_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN33_FE_RN_119_0 | INVX3     | 0.079 |   1.536 |    1.788 | 
     | acc/add_17_54/g1005/A                 |   v   | acc/add_17_54/FE_OCPN33_FE_RN_119_0 | MXI2XL    | 0.000 |   1.537 |    1.789 | 
     | acc/add_17_54/g1005/Y                 |   ^   | acc/n_81                            | MXI2XL    | 0.123 |   1.660 |    1.912 | 
     | acc/accumulated_result_reg[16]/D      |   ^   | acc/n_81                            | DFFRHQX1  | 0.000 |   1.660 |    1.912 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.252 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.252 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.226 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.226 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.184 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.001 |   0.069 |   -0.183 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin acc/accumulated_result_reg[15]/CK 
Endpoint:   acc/accumulated_result_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.142
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.918
- Arrival Time                  1.622
= Slack Time                    0.296
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                          |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                      |           |       |   0.000 |    0.296 | 
     | clk__L1_I0/A                     |   ^   | clk                      | CLKINVX20 | 0.000 |   0.000 |    0.296 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0               | CLKINVX20 | 0.026 |   0.026 |    0.323 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0               | CLKINVX20 | 0.000 |   0.026 |    0.323 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0               | CLKINVX20 | 0.042 |   0.068 |    0.365 | 
     | acc/accumulated_result_reg[8]/CK |   ^   | clk__L2_N0               | DFFRHQX1  | 0.002 |   0.071 |    0.367 | 
     | acc/accumulated_result_reg[8]/Q  |   ^   | mac_result[8]            | DFFRHQX1  | 0.361 |   0.432 |    0.728 | 
     | acc/add_17_54/g1184/B            |   ^   | mac_result[8]            | NOR2XL    | 0.000 |   0.432 |    0.728 | 
     | acc/add_17_54/g1184/Y            |   v   | acc/add_17_54/n_78       | NOR2XL    | 0.104 |   0.535 |    0.832 | 
     | acc/add_17_54/g1143/A            |   v   | acc/add_17_54/n_78       | NOR2XL    | 0.000 |   0.535 |    0.832 | 
     | acc/add_17_54/g1143/Y            |   ^   | acc/add_17_54/n_113      | NOR2XL    | 0.187 |   0.722 |    1.019 | 
     | acc/add_17_54/g1101/A            |   ^   | acc/add_17_54/n_113      | NAND2XL   | 0.000 |   0.722 |    1.019 | 
     | acc/add_17_54/g1101/Y            |   v   | acc/add_17_54/n_153      | NAND2XL   | 0.313 |   1.035 |    1.332 | 
     | acc/add_17_54/g1100/A            |   v   | acc/add_17_54/n_153      | CLKINVX1  | 0.000 |   1.035 |    1.332 | 
     | acc/add_17_54/g1100/Y            |   ^   | acc/add_17_54/n_152      | CLKINVX1  | 0.135 |   1.171 |    1.467 | 
     | acc/add_17_54/g1097/B            |   ^   | acc/add_17_54/n_152      | NAND2XL   | 0.000 |   1.171 |    1.467 | 
     | acc/add_17_54/g1097/Y            |   v   | acc/add_17_54/n_156      | NAND2XL   | 0.126 |   1.296 |    1.593 | 
     | acc/add_17_54/g1013/A0           |   v   | acc/add_17_54/n_156      | OAI21X1   | 0.000 |   1.296 |    1.593 | 
     | acc/add_17_54/g1013/Y            |   ^   | acc/add_17_54/n_228      | OAI21X1   | 0.163 |   1.459 |    1.756 | 
     | acc/add_17_54/FE_RC_112_0/B      |   ^   | acc/add_17_54/n_228      | NAND2X1   | 0.000 |   1.459 |    1.756 | 
     | acc/add_17_54/FE_RC_112_0/Y      |   v   | acc/add_17_54/FE_RN_56_0 | NAND2X1   | 0.094 |   1.553 |    1.849 | 
     | acc/add_17_54/FE_RC_111_0/B0     |   v   | acc/add_17_54/FE_RN_56_0 | OAI21X1   | 0.000 |   1.553 |    1.849 | 
     | acc/add_17_54/FE_RC_111_0/Y      |   ^   | acc/n_82                 | OAI21X1   | 0.069 |   1.622 |    1.918 | 
     | acc/accumulated_result_reg[15]/D |   ^   | acc/n_82                 | DFFRHQX1  | 0.000 |   1.622 |    1.918 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.296 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.296 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.270 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.270 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.228 | 
     | acc/accumulated_result_reg[15]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.070 |   -0.226 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin acc/accumulated_result_reg[13]/CK 
Endpoint:   acc/accumulated_result_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.142
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.918
- Arrival Time                  1.577
= Slack Time                    0.341
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                          |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                      |           |       |   0.000 |    0.341 | 
     | clk__L1_I0/A                     |   ^   | clk                      | CLKINVX20 | 0.000 |   0.000 |    0.341 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0               | CLKINVX20 | 0.026 |   0.026 |    0.367 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0               | CLKINVX20 | 0.000 |   0.026 |    0.367 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0               | CLKINVX20 | 0.042 |   0.068 |    0.409 | 
     | acc/accumulated_result_reg[8]/CK |   ^   | clk__L2_N0               | DFFRHQX1  | 0.002 |   0.071 |    0.412 | 
     | acc/accumulated_result_reg[8]/Q  |   ^   | mac_result[8]            | DFFRHQX1  | 0.361 |   0.432 |    0.773 | 
     | acc/add_17_54/g1184/B            |   ^   | mac_result[8]            | NOR2XL    | 0.000 |   0.432 |    0.773 | 
     | acc/add_17_54/g1184/Y            |   v   | acc/add_17_54/n_78       | NOR2XL    | 0.104 |   0.535 |    0.876 | 
     | acc/add_17_54/g1143/A            |   v   | acc/add_17_54/n_78       | NOR2XL    | 0.000 |   0.535 |    0.876 | 
     | acc/add_17_54/g1143/Y            |   ^   | acc/add_17_54/n_113      | NOR2XL    | 0.187 |   0.722 |    1.063 | 
     | acc/add_17_54/g1101/A            |   ^   | acc/add_17_54/n_113      | NAND2XL   | 0.000 |   0.722 |    1.063 | 
     | acc/add_17_54/g1101/Y            |   v   | acc/add_17_54/n_153      | NAND2XL   | 0.313 |   1.035 |    1.376 | 
     | acc/add_17_54/g1100/A            |   v   | acc/add_17_54/n_153      | CLKINVX1  | 0.000 |   1.035 |    1.376 | 
     | acc/add_17_54/g1100/Y            |   ^   | acc/add_17_54/n_152      | CLKINVX1  | 0.135 |   1.171 |    1.512 | 
     | acc/add_17_54/g1086/B            |   ^   | acc/add_17_54/n_152      | NAND2BXL  | 0.000 |   1.171 |    1.512 | 
     | acc/add_17_54/g1086/Y            |   v   | acc/add_17_54/n_163      | NAND2BXL  | 0.104 |   1.275 |    1.616 | 
     | acc/add_17_54/g1010/A0           |   v   | acc/add_17_54/n_163      | OAI21X1   | 0.000 |   1.275 |    1.616 | 
     | acc/add_17_54/g1010/Y            |   ^   | acc/add_17_54/n_231      | OAI21X1   | 0.147 |   1.422 |    1.763 | 
     | acc/add_17_54/FE_RC_106_0/B      |   ^   | acc/add_17_54/n_231      | NAND2X1   | 0.000 |   1.422 |    1.763 | 
     | acc/add_17_54/FE_RC_106_0/Y      |   v   | acc/add_17_54/FE_RN_53_0 | NAND2X1   | 0.086 |   1.508 |    1.849 | 
     | acc/add_17_54/FE_RC_105_0/B0     |   v   | acc/add_17_54/FE_RN_53_0 | OAI21X1   | 0.000 |   1.508 |    1.849 | 
     | acc/add_17_54/FE_RC_105_0/Y      |   ^   | acc/n_84                 | OAI21X1   | 0.069 |   1.577 |    1.918 | 
     | acc/accumulated_result_reg[13]/D |   ^   | acc/n_84                 | DFFRHQX1  | 0.000 |   1.577 |    1.918 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.341 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.341 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.315 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.315 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.273 | 
     | acc/accumulated_result_reg[13]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.070 |   -0.271 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin acc/accumulated_result_reg[14]/CK 
Endpoint:   acc/accumulated_result_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.136
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.924
- Arrival Time                  1.579
= Slack Time                    0.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                          |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                      |           |       |   0.000 |    0.346 | 
     | clk__L1_I0/A                     |   ^   | clk                      | CLKINVX20 | 0.000 |   0.000 |    0.346 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0               | CLKINVX20 | 0.026 |   0.026 |    0.372 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0               | CLKINVX20 | 0.000 |   0.026 |    0.372 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0               | CLKINVX20 | 0.042 |   0.068 |    0.414 | 
     | acc/accumulated_result_reg[8]/CK |   ^   | clk__L2_N0               | DFFRHQX1  | 0.002 |   0.071 |    0.416 | 
     | acc/accumulated_result_reg[8]/Q  |   ^   | mac_result[8]            | DFFRHQX1  | 0.361 |   0.432 |    0.778 | 
     | acc/add_17_54/g1184/B            |   ^   | mac_result[8]            | NOR2XL    | 0.000 |   0.432 |    0.778 | 
     | acc/add_17_54/g1184/Y            |   v   | acc/add_17_54/n_78       | NOR2XL    | 0.104 |   0.535 |    0.881 | 
     | acc/add_17_54/g1143/A            |   v   | acc/add_17_54/n_78       | NOR2XL    | 0.000 |   0.535 |    0.881 | 
     | acc/add_17_54/g1143/Y            |   ^   | acc/add_17_54/n_113      | NOR2XL    | 0.187 |   0.722 |    1.068 | 
     | acc/add_17_54/g1101/A            |   ^   | acc/add_17_54/n_113      | NAND2XL   | 0.000 |   0.722 |    1.068 | 
     | acc/add_17_54/g1101/Y            |   v   | acc/add_17_54/n_153      | NAND2XL   | 0.313 |   1.035 |    1.381 | 
     | acc/add_17_54/g1100/A            |   v   | acc/add_17_54/n_153      | CLKINVX1  | 0.000 |   1.035 |    1.381 | 
     | acc/add_17_54/g1100/Y            |   ^   | acc/add_17_54/n_152      | CLKINVX1  | 0.135 |   1.171 |    1.516 | 
     | acc/add_17_54/g1082/B            |   ^   | acc/add_17_54/n_152      | NAND2XL   | 0.000 |   1.171 |    1.516 | 
     | acc/add_17_54/g1082/Y            |   v   | acc/add_17_54/n_167      | NAND2XL   | 0.108 |   1.279 |    1.625 | 
     | acc/add_17_54/g1011/A0           |   v   | acc/add_17_54/n_167      | OAI21X1   | 0.000 |   1.279 |    1.625 | 
     | acc/add_17_54/g1011/Y            |   ^   | acc/add_17_54/n_230      | OAI21X1   | 0.155 |   1.435 |    1.780 | 
     | acc/add_17_54/FE_RC_114_0/A      |   ^   | acc/add_17_54/n_230      | NAND2X1   | 0.000 |   1.435 |    1.780 | 
     | acc/add_17_54/FE_RC_114_0/Y      |   v   | acc/add_17_54/FE_RN_57_0 | NAND2X1   | 0.085 |   1.520 |    1.865 | 
     | acc/add_17_54/FE_RC_113_0/B0     |   v   | acc/add_17_54/FE_RN_57_0 | OAI21X1   | 0.000 |   1.520 |    1.865 | 
     | acc/add_17_54/FE_RC_113_0/Y      |   ^   | acc/n_83                 | OAI21X1   | 0.059 |   1.579 |    1.924 | 
     | acc/accumulated_result_reg[14]/D |   ^   | acc/n_83                 | DFFRHQX1  | 0.000 |   1.579 |    1.924 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.346 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.346 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.319 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.319 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.277 | 
     | acc/accumulated_result_reg[14]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.070 |   -0.276 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin acc/accumulated_result_reg[12]/CK 
Endpoint:   acc/accumulated_result_reg[12]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.070
- Setup                         0.119
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.941
- Arrival Time                  1.458
= Slack Time                    0.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                          |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                      |           |       |   0.000 |    0.483 | 
     | clk__L1_I0/A                     |   ^   | clk                      | CLKINVX20 | 0.000 |   0.000 |    0.483 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0               | CLKINVX20 | 0.026 |   0.026 |    0.509 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0               | CLKINVX20 | 0.000 |   0.026 |    0.509 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0               | CLKINVX20 | 0.042 |   0.068 |    0.551 | 
     | acc/accumulated_result_reg[8]/CK |   ^   | clk__L2_N0               | DFFRHQX1  | 0.002 |   0.071 |    0.554 | 
     | acc/accumulated_result_reg[8]/Q  |   v   | mac_result[8]            | DFFRHQX1  | 0.366 |   0.437 |    0.920 | 
     | acc/add_17_54/g1176/B            |   v   | mac_result[8]            | NAND2XL   | 0.000 |   0.437 |    0.920 | 
     | acc/add_17_54/g1176/Y            |   ^   | acc/add_17_54/n_86       | NAND2XL   | 0.127 |   0.564 |    1.047 | 
     | acc/add_17_54/g1117/A0           |   ^   | acc/add_17_54/n_86       | OAI21X1   | 0.000 |   0.564 |    1.047 | 
     | acc/add_17_54/g1117/Y            |   v   | acc/add_17_54/n_136      | OAI21X1   | 0.120 |   0.684 |    1.167 | 
     | acc/add_17_54/g1077/A            |   v   | acc/add_17_54/n_136      | NAND2XL   | 0.000 |   0.684 |    1.167 | 
     | acc/add_17_54/g1077/Y            |   ^   | acc/add_17_54/n_172      | NAND2XL   | 0.088 |   0.772 |    1.255 | 
     | acc/add_17_54/g1069/C0           |   ^   | acc/add_17_54/n_172      | OAI211X1  | 0.000 |   0.772 |    1.255 | 
     | acc/add_17_54/g1069/Y            |   v   | acc/add_17_54/n_179      | OAI211X1  | 0.225 |   0.997 |    1.480 | 
     | acc/add_17_54/g1068/A            |   v   | acc/add_17_54/n_179      | CLKINVX1  | 0.000 |   0.997 |    1.480 | 
     | acc/add_17_54/g1068/Y            |   ^   | acc/add_17_54/n_178      | CLKINVX1  | 0.175 |   1.173 |    1.656 | 
     | acc/add_17_54/g1016/B0           |   ^   | acc/add_17_54/n_178      | OAI21X1   | 0.000 |   1.173 |    1.656 | 
     | acc/add_17_54/g1016/Y            |   v   | acc/add_17_54/n_225      | OAI21X1   | 0.129 |   1.302 |    1.785 | 
     | acc/add_17_54/FE_RC_110_0/A      |   v   | acc/add_17_54/n_225      | NAND2X1   | 0.000 |   1.302 |    1.785 | 
     | acc/add_17_54/FE_RC_110_0/Y      |   ^   | acc/add_17_54/FE_RN_55_0 | NAND2X1   | 0.080 |   1.381 |    1.864 | 
     | acc/add_17_54/FE_RC_109_0/B0     |   ^   | acc/add_17_54/FE_RN_55_0 | OAI21X1   | 0.000 |   1.381 |    1.864 | 
     | acc/add_17_54/FE_RC_109_0/Y      |   v   | acc/n_85                 | OAI21X1   | 0.077 |   1.458 |    1.941 | 
     | acc/accumulated_result_reg[12]/D |   v   | acc/n_85                 | DFFRHQX1  | 0.000 |   1.458 |    1.941 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.483 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.483 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.457 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.457 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.415 | 
     | acc/accumulated_result_reg[12]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.070 |   -0.413 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin acc/accumulated_result_reg[9]/CK 
Endpoint:   acc/accumulated_result_reg[9]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.071
- Setup                         0.119
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.942
- Arrival Time                  1.343
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.599 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.599 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.026 |    0.625 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.026 |    0.625 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.042 |   0.068 |    0.668 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.003 |   0.071 |    0.670 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1  | 0.384 |   0.455 |    1.054 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1   | 0.000 |   0.455 |    1.054 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1   | 0.105 |   0.561 |    1.160 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2   | 0.000 |   0.561 |    1.160 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2   | 0.100 |   0.661 |    1.260 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4    | 0.000 |   0.661 |    1.260 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4    | 0.109 |   0.770 |    1.370 | 
     | acc/add_17_54/FE_RC_371_0/A      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NAND3X6   | 0.000 |   0.770 |    1.370 | 
     | acc/add_17_54/FE_RC_371_0/Y      |   v   | acc/add_17_54/n_309          | NAND3X6   | 0.112 |   0.883 |    1.482 | 
     | acc/add_17_54/g1035/A            |   v   | acc/add_17_54/n_309          | CLKINVX1  | 0.000 |   0.883 |    1.482 | 
     | acc/add_17_54/g1035/Y            |   ^   | acc/add_17_54/n_206          | CLKINVX1  | 0.080 |   0.963 |    1.562 | 
     | acc/add_17_54/FE_OCPC8_n_206/A   |   ^   | acc/add_17_54/n_206          | CLKBUFX6  | 0.000 |   0.963 |    1.562 | 
     | acc/add_17_54/FE_OCPC8_n_206/Y   |   ^   | acc/add_17_54/FE_OCPN8_n_206 | CLKBUFX6  | 0.124 |   1.087 |    1.686 | 
     | acc/add_17_54/g1007/A1           |   ^   | acc/add_17_54/FE_OCPN8_n_206 | OAI21X1   | 0.000 |   1.087 |    1.686 | 
     | acc/add_17_54/g1007/Y            |   v   | acc/add_17_54/n_234          | OAI21X1   | 0.101 |   1.188 |    1.787 | 
     | acc/add_17_54/FE_RC_104_0/B      |   v   | acc/add_17_54/n_234          | NAND2X1   | 0.000 |   1.188 |    1.787 | 
     | acc/add_17_54/FE_RC_104_0/Y      |   ^   | acc/add_17_54/FE_RN_52_0     | NAND2X1   | 0.072 |   1.260 |    1.859 | 
     | acc/add_17_54/FE_RC_103_0/B0     |   ^   | acc/add_17_54/FE_RN_52_0     | OAI21X1   | 0.000 |   1.260 |    1.859 | 
     | acc/add_17_54/FE_RC_103_0/Y      |   v   | acc/n_88                     | OAI21X1   | 0.083 |   1.343 |    1.942 | 
     | acc/accumulated_result_reg[9]/D  |   v   | acc/n_88                     | DFFRHQX1  | 0.000 |   1.343 |    1.942 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.599 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.599 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.573 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.573 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.531 | 
     | acc/accumulated_result_reg[9]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.528 | 
     +------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin acc/accumulated_result_reg[11]/CK 
Endpoint:   acc/accumulated_result_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.071
- Setup                         0.132
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.929
- Arrival Time                  1.328
= Slack Time                    0.601
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.601 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.601 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.026 |    0.627 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.026 |    0.627 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.042 |   0.068 |    0.669 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.003 |   0.071 |    0.672 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1  | 0.384 |   0.455 |    1.056 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1   | 0.000 |   0.455 |    1.056 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1   | 0.105 |   0.560 |    1.161 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2   | 0.000 |   0.560 |    1.161 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2   | 0.100 |   0.661 |    1.262 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4    | 0.000 |   0.661 |    1.262 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4    | 0.109 |   0.770 |    1.371 | 
     | acc/add_17_54/FE_RC_371_0/A      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NAND3X6   | 0.000 |   0.770 |    1.371 | 
     | acc/add_17_54/FE_RC_371_0/Y      |   v   | acc/add_17_54/n_309          | NAND3X6   | 0.112 |   0.882 |    1.483 | 
     | acc/add_17_54/g1035/A            |   v   | acc/add_17_54/n_309          | CLKINVX1  | 0.000 |   0.882 |    1.483 | 
     | acc/add_17_54/g1035/Y            |   ^   | acc/add_17_54/n_206          | CLKINVX1  | 0.080 |   0.963 |    1.564 | 
     | acc/add_17_54/FE_OCPC8_n_206/A   |   ^   | acc/add_17_54/n_206          | CLKBUFX6  | 0.000 |   0.963 |    1.564 | 
     | acc/add_17_54/FE_OCPC8_n_206/Y   |   ^   | acc/add_17_54/FE_OCPN8_n_206 | CLKBUFX6  | 0.124 |   1.087 |    1.688 | 
     | acc/add_17_54/g1014/A1           |   ^   | acc/add_17_54/FE_OCPN8_n_206 | OAI21X2   | 0.000 |   1.087 |    1.688 | 
     | acc/add_17_54/g1014/Y            |   v   | acc/add_17_54/n_227          | OAI21X2   | 0.066 |   1.152 |    1.753 | 
     | acc/add_17_54/g1257/B            |   v   | acc/add_17_54/n_227          | XOR2XL    | 0.000 |   1.152 |    1.753 | 
     | acc/add_17_54/g1257/Y            |   ^   | acc/n_86                     | XOR2XL    | 0.176 |   1.328 |    1.929 | 
     | acc/accumulated_result_reg[11]/D |   ^   | acc/n_86                     | DFFRHQX1  | 0.000 |   1.328 |    1.929 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.601 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.601 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.575 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.575 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.533 | 
     | acc/accumulated_result_reg[11]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.530 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin acc/accumulated_result_reg[10]/CK 
Endpoint:   acc/accumulated_result_reg[10]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.071
- Setup                         0.114
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.946
- Arrival Time                  1.334
= Slack Time                    0.612
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.612 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.612 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.026 |    0.638 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.026 |    0.638 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.042 |   0.068 |    0.680 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.003 |   0.071 |    0.683 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1  | 0.384 |   0.455 |    1.067 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1   | 0.000 |   0.455 |    1.067 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1   | 0.105 |   0.560 |    1.172 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2   | 0.000 |   0.560 |    1.172 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2   | 0.100 |   0.661 |    1.273 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4    | 0.000 |   0.661 |    1.273 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4    | 0.109 |   0.770 |    1.382 | 
     | acc/add_17_54/FE_RC_371_0/A      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NAND3X6   | 0.000 |   0.770 |    1.382 | 
     | acc/add_17_54/FE_RC_371_0/Y      |   v   | acc/add_17_54/n_309          | NAND3X6   | 0.112 |   0.882 |    1.494 | 
     | acc/add_17_54/g1035/A            |   v   | acc/add_17_54/n_309          | CLKINVX1  | 0.000 |   0.882 |    1.494 | 
     | acc/add_17_54/g1035/Y            |   ^   | acc/add_17_54/n_206          | CLKINVX1  | 0.080 |   0.963 |    1.575 | 
     | acc/add_17_54/FE_OCPC8_n_206/A   |   ^   | acc/add_17_54/n_206          | CLKBUFX6  | 0.000 |   0.963 |    1.575 | 
     | acc/add_17_54/FE_OCPC8_n_206/Y   |   ^   | acc/add_17_54/FE_OCPN8_n_206 | CLKBUFX6  | 0.124 |   1.087 |    1.699 | 
     | acc/add_17_54/g1006/A1           |   ^   | acc/add_17_54/FE_OCPN8_n_206 | OAI21X1   | 0.000 |   1.087 |    1.699 | 
     | acc/add_17_54/g1006/Y            |   v   | acc/add_17_54/n_235          | OAI21X1   | 0.100 |   1.187 |    1.799 | 
     | acc/add_17_54/FE_RC_108_0/A      |   v   | acc/add_17_54/n_235          | NAND2X1   | 0.000 |   1.187 |    1.799 | 
     | acc/add_17_54/FE_RC_108_0/Y      |   ^   | acc/add_17_54/FE_RN_54_0     | NAND2X1   | 0.073 |   1.260 |    1.872 | 
     | acc/add_17_54/FE_RC_107_0/B0     |   ^   | acc/add_17_54/FE_RN_54_0     | OAI21X1   | 0.000 |   1.260 |    1.872 | 
     | acc/add_17_54/FE_RC_107_0/Y      |   v   | acc/n_87                     | OAI21X1   | 0.075 |   1.334 |    1.946 | 
     | acc/accumulated_result_reg[10]/D |   v   | acc/n_87                     | DFFRHQX1  | 0.000 |   1.334 |    1.946 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.612 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.612 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.586 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.586 | 
     | clk__L2_I0/Y                      |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.544 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.541 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin acc/accumulated_result_reg[6]/CK 
Endpoint:   acc/accumulated_result_reg[6]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.071
- Setup                         0.109
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.952
- Arrival Time                  1.266
= Slack Time                    0.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.686 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.686 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.026 |    0.712 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.026 |    0.712 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.042 |   0.068 |    0.755 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.003 |   0.071 |    0.757 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1  | 0.384 |   0.455 |    1.141 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1   | 0.000 |   0.455 |    1.141 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1   | 0.105 |   0.560 |    1.247 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2   | 0.000 |   0.560 |    1.247 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2   | 0.100 |   0.661 |    1.347 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4    | 0.000 |   0.661 |    1.347 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4    | 0.109 |   0.770 |    1.457 | 
     | acc/add_17_54/FE_OCPC6_n_183/A   |   ^   | acc/add_17_54/FE_OCPN2_n_183 | CLKBUFX2  | 0.000 |   0.770 |    1.457 | 
     | acc/add_17_54/FE_OCPC6_n_183/Y   |   ^   | acc/add_17_54/FE_OCPN6_n_183 | CLKBUFX2  | 0.157 |   0.928 |    1.614 | 
     | acc/add_17_54/g1047/B            |   ^   | acc/add_17_54/FE_OCPN6_n_183 | AND2X1    | 0.000 |   0.928 |    1.614 | 
     | acc/add_17_54/g1047/Y            |   ^   | acc/add_17_54/n_196          | AND2X1    | 0.149 |   1.077 |    1.763 | 
     | acc/add_17_54/g1256/B            |   ^   | acc/add_17_54/n_196          | XOR2XL    | 0.000 |   1.077 |    1.763 | 
     | acc/add_17_54/g1256/Y            |   v   | acc/n_11                     | XOR2XL    | 0.189 |   1.266 |    1.952 | 
     | acc/accumulated_result_reg[6]/D  |   v   | acc/n_11                     | DFFRHQX1  | 0.000 |   1.266 |    1.952 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.686 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.686 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.660 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.660 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.618 | 
     | acc/accumulated_result_reg[6]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.615 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin acc/accumulated_result_reg[5]/CK 
Endpoint:   acc/accumulated_result_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.071
- Setup                         0.156
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.905
- Arrival Time                  1.185
= Slack Time                    0.720
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.720 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.720 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.026 |    0.746 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.026 |    0.746 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.042 |   0.068 |    0.788 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.003 |   0.071 |    0.791 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1  | 0.384 |   0.455 |    1.175 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1   | 0.000 |   0.455 |    1.175 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1   | 0.105 |   0.560 |    1.280 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2   | 0.000 |   0.560 |    1.280 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2   | 0.100 |   0.661 |    1.381 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4    | 0.000 |   0.661 |    1.381 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4    | 0.109 |   0.770 |    1.490 | 
     | acc/add_17_54/FE_OCPC6_n_183/A   |   ^   | acc/add_17_54/FE_OCPN2_n_183 | CLKBUFX2  | 0.000 |   0.770 |    1.490 | 
     | acc/add_17_54/FE_OCPC6_n_183/Y   |   ^   | acc/add_17_54/FE_OCPN6_n_183 | CLKBUFX2  | 0.157 |   0.928 |    1.647 | 
     | acc/add_17_54/g1045/B            |   ^   | acc/add_17_54/FE_OCPN6_n_183 | NAND2XL   | 0.000 |   0.928 |    1.647 | 
     | acc/add_17_54/g1045/Y            |   v   | acc/add_17_54/n_197          | NAND2XL   | 0.107 |   1.035 |    1.755 | 
     | acc/add_17_54/g1026/A0           |   v   | acc/add_17_54/n_197          | OAI21XL   | 0.000 |   1.035 |    1.755 | 
     | acc/add_17_54/g1026/Y            |   ^   | acc/n_22                     | OAI21XL   | 0.150 |   1.185 |    1.905 | 
     | acc/accumulated_result_reg[5]/D  |   ^   | acc/n_22                     | DFFRHQX1  | 0.000 |   1.185 |    1.905 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.720 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.720 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.694 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.694 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.652 | 
     | acc/accumulated_result_reg[5]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.649 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin acc/accumulated_result_reg[8]/CK 
Endpoint:   acc/accumulated_result_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.071
- Setup                         0.176
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.885
- Arrival Time                  1.164
= Slack Time                    0.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.721 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.721 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.026 |    0.747 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.026 |    0.747 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.042 |   0.068 |    0.789 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.003 |   0.071 |    0.792 | 
     | acc/accumulated_result_reg[3]/Q  |   ^   | mac_result[3]                | DFFRHQX1  | 0.385 |   0.456 |    1.176 | 
     | acc/add_17_54/g1236/A            |   ^   | mac_result[3]                | NAND2X1   | 0.000 |   0.456 |    1.176 | 
     | acc/add_17_54/g1236/Y            |   v   | acc/add_17_54/n_28           | NAND2X1   | 0.142 |   0.597 |    1.318 | 
     | acc/add_17_54/g1078/A            |   v   | acc/add_17_54/n_28           | NAND2X2   | 0.000 |   0.597 |    1.318 | 
     | acc/add_17_54/g1078/Y            |   ^   | acc/add_17_54/n_171          | NAND2X2   | 0.102 |   0.700 |    1.421 | 
     | acc/add_17_54/FE_RC_289_0/B      |   ^   | acc/add_17_54/n_171          | NOR2X4    | 0.000 |   0.700 |    1.421 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   v   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4    | 0.062 |   0.762 |    1.482 | 
     | acc/add_17_54/FE_RC_371_0/A      |   v   | acc/add_17_54/FE_OCPN2_n_183 | NAND3X6   | 0.000 |   0.762 |    1.482 | 
     | acc/add_17_54/FE_RC_371_0/Y      |   ^   | acc/add_17_54/n_309          | NAND3X6   | 0.062 |   0.823 |    1.544 | 
     | acc/add_17_54/g1035/A            |   ^   | acc/add_17_54/n_309          | CLKINVX1  | 0.000 |   0.823 |    1.544 | 
     | acc/add_17_54/g1035/Y            |   v   | acc/add_17_54/n_206          | CLKINVX1  | 0.053 |   0.876 |    1.597 | 
     | acc/add_17_54/FE_OCPC8_n_206/A   |   v   | acc/add_17_54/n_206          | CLKBUFX6  | 0.000 |   0.876 |    1.597 | 
     | acc/add_17_54/FE_OCPC8_n_206/Y   |   v   | acc/add_17_54/FE_OCPN8_n_206 | CLKBUFX6  | 0.121 |   0.997 |    1.718 | 
     | acc/add_17_54/g1021/A            |   v   | acc/add_17_54/FE_OCPN8_n_206 | MXI2XL    | 0.000 |   0.997 |    1.718 | 
     | acc/add_17_54/g1021/Y            |   ^   | acc/n_89                     | MXI2XL    | 0.167 |   1.164 |    1.885 | 
     | acc/accumulated_result_reg[8]/D  |   ^   | acc/n_89                     | DFFRHQX1  | 0.000 |   1.164 |    1.885 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.721 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.721 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.695 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.695 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.652 | 
     | acc/accumulated_result_reg[8]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.650 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin acc/accumulated_result_reg[7]/CK 
Endpoint:   acc/accumulated_result_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.071
- Setup                         0.151
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.910
- Arrival Time                  1.187
= Slack Time                    0.723
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.723 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.723 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.026 |    0.749 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.026 |    0.749 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.042 |   0.068 |    0.791 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.003 |   0.071 |    0.794 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1  | 0.384 |   0.455 |    1.178 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1   | 0.000 |   0.455 |    1.178 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1   | 0.105 |   0.560 |    1.283 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2   | 0.000 |   0.560 |    1.283 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2   | 0.100 |   0.661 |    1.384 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4    | 0.000 |   0.661 |    1.384 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4    | 0.109 |   0.770 |    1.493 | 
     | acc/add_17_54/FE_OCPC6_n_183/A   |   ^   | acc/add_17_54/FE_OCPN2_n_183 | CLKBUFX2  | 0.000 |   0.770 |    1.493 | 
     | acc/add_17_54/FE_OCPC6_n_183/Y   |   ^   | acc/add_17_54/FE_OCPN6_n_183 | CLKBUFX2  | 0.157 |   0.928 |    1.650 | 
     | acc/add_17_54/g1049/C            |   ^   | acc/add_17_54/FE_OCPN6_n_183 | NAND3X1   | 0.000 |   0.928 |    1.650 | 
     | acc/add_17_54/g1049/Y            |   v   | acc/add_17_54/n_194          | NAND3X1   | 0.117 |   1.044 |    1.767 | 
     | acc/add_17_54/g1027/A0           |   v   | acc/add_17_54/n_194          | OAI21XL   | 0.000 |   1.044 |    1.767 | 
     | acc/add_17_54/g1027/Y            |   ^   | acc/n_91                     | OAI21XL   | 0.143 |   1.187 |    1.910 | 
     | acc/accumulated_result_reg[7]/D  |   ^   | acc/n_91                     | DFFRHQX1  | 0.000 |   1.187 |    1.910 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.723 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.723 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.697 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.697 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.655 | 
     | acc/accumulated_result_reg[7]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.002 |   0.071 |   -0.652 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin acc/accumulated_result_reg[4]/CK 
Endpoint:   acc/accumulated_result_reg[4]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.071
- Setup                         0.107
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.954
- Arrival Time                  1.118
= Slack Time                    0.836
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.836 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.836 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.026 |    0.862 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.026 |    0.862 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.042 |   0.068 |    0.904 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.003 |   0.071 |    0.907 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1  | 0.384 |   0.455 |    1.291 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1   | 0.000 |   0.455 |    1.291 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1   | 0.105 |   0.561 |    1.396 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2   | 0.000 |   0.561 |    1.396 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2   | 0.100 |   0.661 |    1.497 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4    | 0.000 |   0.661 |    1.497 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4    | 0.109 |   0.770 |    1.606 | 
     | acc/add_17_54/FE_OCPC6_n_183/A   |   ^   | acc/add_17_54/FE_OCPN2_n_183 | CLKBUFX2  | 0.000 |   0.770 |    1.606 | 
     | acc/add_17_54/FE_OCPC6_n_183/Y   |   ^   | acc/add_17_54/FE_OCPN6_n_183 | CLKBUFX2  | 0.157 |   0.928 |    1.763 | 
     | acc/add_17_54/g1041/B            |   ^   | acc/add_17_54/FE_OCPN6_n_183 | XOR2XL    | 0.000 |   0.928 |    1.763 | 
     | acc/add_17_54/g1041/Y            |   v   | acc/n_26                     | XOR2XL    | 0.190 |   1.118 |    1.954 | 
     | acc/accumulated_result_reg[4]/D  |   v   | acc/n_26                     | DFFRHQX1  | 0.000 |   1.118 |    1.954 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.836 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.836 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.809 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.809 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.767 | 
     | acc/accumulated_result_reg[4]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.003 |   0.071 |   -0.765 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin acc/accumulated_result_reg[2]/CK 
Endpoint:   acc/accumulated_result_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[2]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.071
- Setup                         0.154
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.907
- Arrival Time                  0.978
= Slack Time                    0.929
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.929 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.929 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.026 |    0.955 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.026 |    0.955 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.042 |   0.068 |    0.998 | 
     | acc/accumulated_result_reg[2]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.003 |   0.071 |    1.000 | 
     | acc/accumulated_result_reg[2]/Q  |   ^   | mac_result[2]                | DFFRHQX1  | 0.385 |   0.456 |    1.385 | 
     | acc/add_17_54/g1187/B            |   ^   | mac_result[2]                | NAND2X1   | 0.000 |   0.456 |    1.385 | 
     | acc/add_17_54/g1187/Y            |   v   | acc/add_17_54/n_75           | NAND2X1   | 0.138 |   0.595 |    1.524 | 
     | acc/add_17_54/FE_OCPC26_n_75/A   |   v   | acc/add_17_54/n_75           | CLKBUFX2  | 0.000 |   0.595 |    1.524 | 
     | acc/add_17_54/FE_OCPC26_n_75/Y   |   v   | acc/add_17_54/FE_OCPN26_n_75 | CLKBUFX2  | 0.162 |   0.756 |    1.685 | 
     | acc/add_17_54/g1169/B0           |   v   | acc/add_17_54/FE_OCPN26_n_75 | OAI21X1   | 0.000 |   0.756 |    1.685 | 
     | acc/add_17_54/g1169/Y            |   ^   | acc/add_17_54/n_92           | OAI21X1   | 0.057 |   0.813 |    1.743 | 
     | acc/add_17_54/g1052/B            |   ^   | acc/add_17_54/n_92           | NAND2XL   | 0.000 |   0.813 |    1.743 | 
     | acc/add_17_54/g1052/Y            |   v   | acc/add_17_54/n_191          | NAND2XL   | 0.083 |   0.897 |    1.826 | 
     | acc/add_17_54/g1050/B0           |   v   | acc/add_17_54/n_191          | OAI21XL   | 0.000 |   0.897 |    1.826 | 
     | acc/add_17_54/g1050/Y            |   ^   | acc/n_48                     | OAI21XL   | 0.081 |   0.978 |    1.907 | 
     | acc/accumulated_result_reg[2]/D  |   ^   | acc/n_48                     | DFFRHQX1  | 0.000 |   0.978 |    1.907 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.929 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.929 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.903 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.903 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.861 | 
     | acc/accumulated_result_reg[2]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.003 |   0.071 |   -0.858 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin acc/accumulated_result_reg[3]/CK 
Endpoint:   acc/accumulated_result_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[2]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.071
- Setup                         0.140
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.921
- Arrival Time                  0.989
= Slack Time                    0.932
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.932 | 
     | clk__L1_I0/A                     |   ^   | clk                          | CLKINVX20 | 0.000 |   0.000 |    0.932 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.026 |   0.026 |    0.959 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                   | CLKINVX20 | 0.000 |   0.026 |    0.959 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0                   | CLKINVX20 | 0.042 |   0.068 |    1.001 | 
     | acc/accumulated_result_reg[2]/CK |   ^   | clk__L2_N0                   | DFFRHQX1  | 0.003 |   0.071 |    1.003 | 
     | acc/accumulated_result_reg[2]/Q  |   ^   | mac_result[2]                | DFFRHQX1  | 0.385 |   0.456 |    1.389 | 
     | acc/add_17_54/g1187/B            |   ^   | mac_result[2]                | NAND2X1   | 0.000 |   0.456 |    1.389 | 
     | acc/add_17_54/g1187/Y            |   v   | acc/add_17_54/n_75           | NAND2X1   | 0.138 |   0.595 |    1.527 | 
     | acc/add_17_54/FE_OCPC26_n_75/A   |   v   | acc/add_17_54/n_75           | CLKBUFX2  | 0.000 |   0.595 |    1.527 | 
     | acc/add_17_54/FE_OCPC26_n_75/Y   |   v   | acc/add_17_54/FE_OCPN26_n_75 | CLKBUFX2  | 0.162 |   0.756 |    1.689 | 
     | acc/add_17_54/g1051/B            |   v   | acc/add_17_54/FE_OCPN26_n_75 | NAND2BX1  | 0.000 |   0.756 |    1.689 | 
     | acc/add_17_54/g1051/Y            |   ^   | acc/add_17_54/n_192          | NAND2BX1  | 0.063 |   0.819 |    1.752 | 
     | acc/add_17_54/g1048/B            |   ^   | acc/add_17_54/n_192          | NAND2XL   | 0.000 |   0.819 |    1.752 | 
     | acc/add_17_54/g1048/Y            |   v   | acc/add_17_54/n_195          | NAND2XL   | 0.094 |   0.914 |    1.846 | 
     | acc/add_17_54/g1040/B0           |   v   | acc/add_17_54/n_195          | OAI21X1   | 0.000 |   0.914 |    1.846 | 
     | acc/add_17_54/g1040/Y            |   ^   | acc/n_37                     | OAI21X1   | 0.075 |   0.989 |    1.921 | 
     | acc/accumulated_result_reg[3]/D  |   ^   | acc/n_37                     | DFFRHQX1  | 0.000 |   0.989 |    1.921 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.932 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -0.932 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -0.906 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -0.906 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.864 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.003 |   0.071 |   -0.861 | 
     +------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin acc/accumulated_result_reg[1]/CK 
Endpoint:   acc/accumulated_result_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[1]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.071
- Setup                         0.153
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.908
- Arrival Time                  0.853
= Slack Time                    1.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                     |           |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                 |           |       |   0.000 |    1.055 | 
     | clk__L1_I0/A                     |   ^   | clk                 | CLKINVX20 | 0.000 |   0.000 |    1.055 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0          | CLKINVX20 | 0.026 |   0.026 |    1.081 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0          | CLKINVX20 | 0.000 |   0.026 |    1.081 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0          | CLKINVX20 | 0.042 |   0.068 |    1.123 | 
     | acc/accumulated_result_reg[1]/CK |   ^   | clk__L2_N0          | DFFRHQX1  | 0.003 |   0.071 |    1.126 | 
     | acc/accumulated_result_reg[1]/Q  |   v   | mac_result[1]       | DFFRHQX1  | 0.388 |   0.459 |    1.514 | 
     | acc/add_17_54/g1235/A            |   v   | mac_result[1]       | NAND2X2   | 0.000 |   0.459 |    1.514 | 
     | acc/add_17_54/g1235/Y            |   ^   | acc/add_17_54/n_29  | NAND2X2   | 0.089 |   0.548 |    1.603 | 
     | acc/add_17_54/g1170/B0           |   ^   | acc/add_17_54/n_29  | OA21X1    | 0.000 |   0.548 |    1.603 | 
     | acc/add_17_54/g1170/Y            |   ^   | acc/add_17_54/n_91  | OA21X1    | 0.157 |   0.705 |    1.760 | 
     | acc/add_17_54/g1087/B            |   ^   | acc/add_17_54/n_91  | NAND2XL   | 0.000 |   0.705 |    1.760 | 
     | acc/add_17_54/g1087/Y            |   v   | acc/add_17_54/n_162 | NAND2XL   | 0.073 |   0.778 |    1.833 | 
     | acc/add_17_54/g1073/B0           |   v   | acc/add_17_54/n_162 | OAI21XL   | 0.000 |   0.778 |    1.833 | 
     | acc/add_17_54/g1073/Y            |   ^   | acc/n_59            | OAI21XL   | 0.075 |   0.853 |    1.908 | 
     | acc/accumulated_result_reg[1]/D  |   ^   | acc/n_59            | DFFRHQX1  | 0.000 |   0.853 |    1.908 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -1.055 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -1.055 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -1.029 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -1.029 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -0.986 | 
     | acc/accumulated_result_reg[1]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.003 |   0.071 |   -0.984 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin acc/accumulated_result_reg[0]/CK 
Endpoint:   acc/accumulated_result_reg[0]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.071
- Setup                         0.133
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.928
- Arrival Time                  0.654
= Slack Time                    1.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |               |           |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk           |           |       |   0.000 |    1.274 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX20 | 0.000 |   0.000 |    1.274 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX20 | 0.026 |   0.026 |    1.300 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0    | CLKINVX20 | 0.000 |   0.026 |    1.300 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0    | CLKINVX20 | 0.042 |   0.068 |    1.342 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0    | DFFRHQX1  | 0.003 |   0.071 |    1.345 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0] | DFFRHQX1  | 0.399 |   0.470 |    1.744 | 
     | acc/add_17_54/g1264/B            |   v   | mac_result[0] | XOR2XL    | 0.000 |   0.470 |    1.744 | 
     | acc/add_17_54/g1264/Y            |   ^   | acc/n_69      | XOR2XL    | 0.184 |   0.654 |    1.928 | 
     | acc/accumulated_result_reg[0]/D  |   ^   | acc/n_69      | DFFRHQX1  | 0.000 |   0.654 |    1.928 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -1.274 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX20 | 0.000 |   0.000 |   -1.274 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX20 | 0.026 |   0.026 |   -1.247 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | CLKINVX20 | 0.000 |   0.026 |   -1.247 | 
     | clk__L2_I0/Y                     |   ^   | clk__L2_N0 | CLKINVX20 | 0.042 |   0.068 |   -1.205 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk__L2_N0 | DFFRHQX1  | 0.003 |   0.071 |   -1.203 | 
     +------------------------------------------------------------------------------------------------+ 

