sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
8.806940
instruction cache misses l2

  l2 cache instruction misses                                 6870000

