

================================================================
== Vitis HLS Report for 'kernel_gemm_relu_Pipeline_l_k'
================================================================
* Date:           Mon Jan 12 15:01:06 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.211 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      134|      134|  1.340 us|  1.340 us|  134|  134|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_k     |      132|      132|         7|          2|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v9 = alloca i32 1"   --->   Operation 10 'alloca' 'v9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln24_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln24"   --->   Operation 12 'read' 'zext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln28_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln28"   --->   Operation 13 'read' 'zext_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %empty"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%C_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %C_load"   --->   Operation 15 'read' 'C_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %tmp"   --->   Operation 16 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln24_cast = zext i7 %zext_ln24_read"   --->   Operation 17 'zext' 'zext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %C_load_read, i32 %v9"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [kernel.cpp:29]   --->   Operation 21 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %p_cast"   --->   Operation 22 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%icmp_ln26 = icmp_eq  i7 %k_1, i7 64" [kernel.cpp:26]   --->   Operation 23 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 24 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%add_ln26 = add i7 %k_1, i7 1" [kernel.cpp:26]   --->   Operation 25 'add' 'add_ln26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split10, void %.exitStub" [kernel.cpp:26]   --->   Operation 26 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i7 %k_1" [kernel.cpp:28]   --->   Operation 27 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%add_ln28 = add i12 %zext_ln28_read, i12 %zext_ln28_1" [kernel.cpp:28]   --->   Operation 28 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i12 %add_ln28" [kernel.cpp:28]   --->   Operation 29 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf0_addr = getelementptr i32 %buf0, i64 0, i64 %zext_ln28_2" [kernel.cpp:28]   --->   Operation 30 'getelementptr' 'buf0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i7 %k_1" [kernel.cpp:29]   --->   Operation 31 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln29, i6 0" [kernel.cpp:29]   --->   Operation 32 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%add_ln29 = add i12 %tmp_7_cast, i12 %zext_ln24_cast" [kernel.cpp:29]   --->   Operation 33 'add' 'add_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i12 %add_ln29" [kernel.cpp:29]   --->   Operation 34 'zext' 'zext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf1_addr = getelementptr i32 %buf1, i64 0, i64 %zext_ln29" [kernel.cpp:29]   --->   Operation 35 'getelementptr' 'buf1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.29ns)   --->   "%v6 = load i12 %buf0_addr" [kernel.cpp:28]   --->   Operation 36 'load' 'v6' <Predicate = (!icmp_ln26)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 37 [2/2] (1.29ns)   --->   "%v7 = load i12 %buf1_addr" [kernel.cpp:29]   --->   Operation 37 'load' 'v7' <Predicate = (!icmp_ln26)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%icmp_ln26_1 = icmp_eq  i7 %add_ln26, i7 64" [kernel.cpp:26]   --->   Operation 38 'icmp' 'icmp_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_1, void %ifFalse, void %ifTrue" [kernel.cpp:26]   --->   Operation 39 'br' 'br_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln26 = store i7 %add_ln26, i7 %k" [kernel.cpp:26]   --->   Operation 40 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 41 [1/2] (1.29ns)   --->   "%v6 = load i12 %buf0_addr" [kernel.cpp:28]   --->   Operation 41 'load' 'v6' <Predicate = (!icmp_ln26)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 42 [1/2] (1.29ns)   --->   "%v7 = load i12 %buf1_addr" [kernel.cpp:29]   --->   Operation 42 'load' 'v7' <Predicate = (!icmp_ln26)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 43 [2/2] (5.91ns)   --->   "%v8 = fmul i32 %v6, i32 %v7" [kernel.cpp:30]   --->   Operation 43 'fmul' 'v8' <Predicate = (!icmp_ln26)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 44 [1/2] (5.91ns)   --->   "%v8 = fmul i32 %v6, i32 %v7" [kernel.cpp:30]   --->   Operation 44 'fmul' 'v8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.73>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%v9_load = load i32 %v9" [kernel.cpp:32]   --->   Operation 45 'load' 'v9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [3/3] (6.73ns)   --->   "%v10 = fadd i32 %v9_load, i32 %v8" [kernel.cpp:32]   --->   Operation 46 'fadd' 'v10' <Predicate = true> <Delay = 6.73> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 2> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.73>
ST_5 : Operation 47 [2/3] (6.73ns)   --->   "%v10 = fadd i32 %v9_load, i32 %v8" [kernel.cpp:32]   --->   Operation 47 'fadd' 'v10' <Predicate = true> <Delay = 6.73> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 2> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.19>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [kernel.cpp:26]   --->   Operation 48 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel.cpp:26]   --->   Operation 49 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/3] (6.73ns)   --->   "%v10 = fadd i32 %v9_load, i32 %v8" [kernel.cpp:32]   --->   Operation 50 'fadd' 'v10' <Predicate = true> <Delay = 6.73> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 2> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln32 = store i32 %v10, i32 %v9" [kernel.cpp:32]   --->   Operation 51 'store' 'store_ln32' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln31 = store i32 %v10, i12 %C_addr" [kernel.cpp:31]   --->   Operation 53 'store' 'store_ln31' <Predicate = (icmp_ln26_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 54 'br' 'br_ln0' <Predicate = (icmp_ln26_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	'alloca' operation ('k') [9]  (0 ns)
	'load' operation ('k', kernel.cpp:29) on local variable 'k' [20]  (0 ns)
	'add' operation ('add_ln28', kernel.cpp:28) [29]  (0.996 ns)
	'getelementptr' operation ('buf0_addr', kernel.cpp:28) [31]  (0 ns)
	'load' operation ('v6', kernel.cpp:28) on array 'buf0' [39]  (1.3 ns)

 <State 2>: 7.21ns
The critical path consists of the following:
	'load' operation ('v6', kernel.cpp:28) on array 'buf0' [39]  (1.3 ns)
	'fmul' operation ('v8', kernel.cpp:30) [41]  (5.91 ns)

 <State 3>: 5.91ns
The critical path consists of the following:
	'fmul' operation ('v8', kernel.cpp:30) [41]  (5.91 ns)

 <State 4>: 6.74ns
The critical path consists of the following:
	'load' operation ('v9_load', kernel.cpp:32) on local variable 'v9' [27]  (0 ns)
	'fadd' operation ('v10', kernel.cpp:32) [42]  (6.74 ns)

 <State 5>: 6.74ns
The critical path consists of the following:
	'fadd' operation ('v10', kernel.cpp:32) [42]  (6.74 ns)

 <State 6>: 7.2ns
The critical path consists of the following:
	'fadd' operation ('v10', kernel.cpp:32) [42]  (6.74 ns)
	'store' operation ('store_ln32', kernel.cpp:32) of variable 'v10', kernel.cpp:32 on local variable 'v9' [50]  (0.46 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln31', kernel.cpp:31) of variable 'v10', kernel.cpp:32 on array 'C' [46]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
