// Seed: 3523814722
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_22 = id_22;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri id_4,
    output tri1 id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply1 id_8
    , id_11,
    input wor id_9
);
  wire id_12;
  xor (id_2, id_11, id_1, id_6, id_0, id_9, id_7, id_4, id_8, id_12);
  module_0(
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12,
      id_12,
      id_11,
      id_11,
      id_12,
      id_12,
      id_11,
      id_12,
      id_12,
      id_12,
      id_11,
      id_11,
      id_11
  );
endmodule
