/* ----------------------------------------------------------------------------

    (EN) armethyst - A simple ARM Simulator written in C++ for Computer Architecture
    teaching purposes. Free software licensed under the MIT License (see license
    below).

    (PT) armethyst - Um simulador ARM simples escrito em C++ para o ensino de
    Arquitetura de Computadores. Software livre licenciado pela MIT License
    (veja a licença, em inglês, abaixo).

    (EN) MIT LICENSE:

    Copyright 2020 André Vital Saúde

    Permission is hereby granted, free of charge, to any person obtaining a copy
    of this software and associated documentation files (the "Software"), to deal
    in the Software without restriction, including without limitation the rights
    to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
    copies of the Software, and to permit persons to whom the Software is
    furnished to do so, subject to the following conditions:

    The above copyright notice and this permission notice shall be included in
    all copies or substantial portions of the Software.

    THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
    IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
    FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
    AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
    LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
    OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
    SOFTWARE.

   ----------------------------------------------------------------------------
*/

#include "config.h"

#include "MemoryTest.h"
#include "BasicCPUTest.h"

#include <iostream>
#include <iomanip>

using namespace std;

#define STARTSP 0x10000000 // endereço inicial da pilha

#define CALLTEST() test(cpu,startAddress,startSP,xpctdIR,xpctdA,xpctdB,xpctdALUctrl,xpctdMEMctrl,xpctdWBctrl,xpctdALUout,xpctdMDR,xpctdRd)

#define RESETTEST()	startAddress=-1;xpctdIR=-1;xpctdA=-1;xpctdB=-1;xpctdALUctrl=ALUctrlFlag::ALU_UNDEF;xpctdALUout=-1;xpctdMEMctrl=MEMctrlFlag::MEM_UNDEF;xpctdMDR=-1;xpctdWBctrl=WBctrlFlag::WB_UNDEF;xpctdRd=-1;cpu->resetFlags();

void test(BasicCPUTest* cpu);
void test(BasicCPUTest* cpu,
			long startAddress,
			long startSP,
			int xpctdIR,
			int xpctdA,
			int xpctdB,
			ALUctrlFlag xpctdALUctrl,
			MEMctrlFlag xpctdMEMctrl,
			WBctrlFlag xpctdWBctrl,
			long xpctdALUout,
			long xpctdMDR,
			long xpctdRd);

int main()
{	
	// (EN) create memory
	// (PT) cria memória
	MemoryTest* memory = new MemoryTest(MEMORY_SIZE);
	
	// (EN) create CPU
	// (PT) cria CPU
	BasicCPUTest *cpu = new BasicCPUTest(memory);
		
	// (EN) load executable binary
	// (PT) carrega binário executável
	memory->loadBinary(FILENAME);
	memory->relocateManual();
	
	// (EN) create human readable representation of the binary file
	// (PT) cria representação legível do arquivo binário
	memory->writeBinaryAsText(FILENAME);

	// (EN) create human readable representation of the binary file
	// (PT) cria representação legível do arquivo binário
	memory->writeBinaryAsTextELF(FILENAME);
	
	// Teste:
	//		Como não temos o caminho de dados completo, faremos apenas testes.
	test(cpu);
	
	return 0;
}

/**
 * Testa o estágio IF e testa parcialmente os estágios ID e EXI, somente
 * para as instruções 'sub sp, sp, #16' e 'add w1, w1, w0'.
 */
void test(BasicCPUTest* cpu)
{
	long startAddress;
	long startSP = STARTSP;

	int xpctdIR;

	long xpctdA;
	long xpctdB;
	ALUctrlFlag xpctdALUctrl;
	MEMctrlFlag xpctdMEMctrl;
	WBctrlFlag xpctdWBctrl;

	long xpctdALUout;

	long xpctdMDR;

	long xpctdRd;

	RESETTEST();
	
	//
	// Test SUB
	//
	cout << "#\n#\n#\n# Testando 'sub sp, sp, #16'...\n#\n#\n#\n" << endl;
	startAddress = 0x40; // endereço de 'sub sp, sp, #16'
	xpctdIR = 0xD10043FF;
	xpctdA = STARTSP; // SP deve ser lido para A
	xpctdB = 16; 	 // valor imediato da instrução sub
	xpctdALUctrl = ALUctrlFlag::SUB;
	xpctdMEMctrl = MEMctrlFlag::MEM_NONE;
	xpctdWBctrl = WBctrlFlag::RegWrite;
	
	xpctdALUout = xpctdA - xpctdB;
	
	xpctdRd = xpctdALUout;
	
	
	CALLTEST();
	RESETTEST();
		
	cout << "Fim 'sub sp, sp, #16'." << endl << endl << endl;

	//
	// Test ADD
	//
	cout << "#\n#\n#\n# Testando 'add w1, w1, w0'...\n#\n#\n#\n" << endl;
	startAddress = 0x68; // endereço de 'add w1, w1, w0'
	xpctdIR = 0x0B000021;
	xpctdA = 7; 			// valor arbitrário para w1
	xpctdB = 16; 		// valor arbitrário para w0
	cpu->setW(1,xpctdA); // temos que fazer w1 valer xpctdA
	cpu->setW(0,xpctdB); // temos que fazer w1 valer xpctdB
	xpctdALUctrl = ALUctrlFlag::ADD;
	xpctdMEMctrl = MEMctrlFlag::MEM_NONE;
	xpctdWBctrl = WBctrlFlag::RegWrite;
	xpctdALUout = xpctdA + xpctdB;

	xpctdRd = xpctdALUout;

	CALLTEST();
	RESETTEST();

	cout << "Fim 'add w1, w1, w0'." << endl << endl << endl;


}

/**
 * Testa o estágio IF.
 */
void testIF(BasicCPUTest* cpu, int xpctdIR)
{
	//
	// Testa IF
	//
	cout << "Testando IF..." << endl;
	
	// executa
	cpu->runIF();
	cout << "	IR=0x" << cpu->getIR()
			<< ";  Esperado IR=0x" << xpctdIR << endl;
	
	// verifica
	if (cpu->getIR() != xpctdIR) {
		cout << "IF() FALHOU!" << endl;
		cout << "Saindo..." << endl;
		exit(1);
	}

	cout << "IF() passou no teste!" << endl << endl;
}

/**
 * Testa o estágio ID.
 */
void testID(BasicCPUTest* cpu,
			int xpctdIR,
			int xpctdA,
			int xpctdB,
			ALUctrlFlag xpctdALUctrl,
			MEMctrlFlag xpctdMEMctrl,
			WBctrlFlag xpctdWBctrl)
{
	//
	// Testa ID (depende do sucesso no teste de IF)
	//
	cout << "Testando ID..." << endl;
	
	// executa
	int iderror = cpu->runID();
	
	// verifica se a instrução está implementada
	if (iderror) {
		cout << "Instrução não implementada: 0x" << xpctdIR << endl;
		cout << "Saindo..." << endl;
		exit(1);
	}

	// verifica leitura de registradores
	long A = cpu->getA();
	long B = cpu->getB();
	cout << "	A=0x" << A << "; B=0x" << B << endl;
	cout << "Esperados: A=0x" << xpctdA << "; B=0x" << xpctdB << endl;
	if ((A != xpctdA) || (B != xpctdB)){
		cout << "ID() FALHOU na leitura de registradores!" << endl;
		cout << "Saindo..." << endl;
		exit(1);
	}

	cout << "ID() passou no teste de leitura de registradores!" << endl << endl;

	// verifica ALUctrl
	ALUctrlFlag ALUctrl = cpu->getALUctrl();
	cout << "	ALUctrl=0x" << ALUctrl << "; Esperado ALUctrl=0x"
			<< xpctdALUctrl << endl;
	if (ALUctrl != xpctdALUctrl)
	{
		cout << "ID() FALHOU no set do controle da ULA!" << endl;
		cout << "Saindo..." << endl;
		exit(1);
	}

	cout << "ID() passou no teste de set do controle da ULA!" << endl << endl;

	// verifica MEMctrl
	MEMctrlFlag MEMctrl = cpu->getMEMctrl();
	cout << "	MEMctrl=0x" << MEMctrl << "; Esperado MEMctrl=0x"
			<< xpctdMEMctrl << endl;
	if (MEMctrl != xpctdMEMctrl)
	{
		cout << "ID() FALHOU no set do controle de MEM!" << endl;
		cout << "Saindo..." << endl;
		exit(1);
	}

	cout << "ID() passou no teste de set do controle de MEM!" << endl << endl;

	// verifica WBctrl
	WBctrlFlag WBctrl = cpu->getWBctrl();
	cout << "	WBctrl=0x" << WBctrl << "; Esperado WBctrl=0x"
			<< xpctdWBctrl << endl;
	if (WBctrl != xpctdWBctrl)
	{
		cout << "ID() FALHOU no set do controle de WB!" << endl;
		cout << "Saindo..." << endl;
		exit(1);
	}

	cout << "ID() passou no teste de set do controle de WB!" << endl << endl;

	cout << "ID() passou nos testes de set dos controles da ULA, MEM e WB!" << endl << endl;
}

/**
 * Testa o estágio EXI.
 */
void testEXI(BasicCPUTest* cpu, long xpctdALUout)
{
	//
	// Testa EXI (depende do sucesso no teste de ID)
	//
	cout << "Testando EXI..." << endl;
	
	// executa
	int exierror = cpu->runEXI();
	if (exierror) {
		cout << "Controle não implementado: 0x" << cpu->getALUctrl() << endl;
		cout << "EXI() FALHOU!" << endl;
		cout << "Saindo..." << endl;
		exit(1);
	}
	
	// verifica ALUout
	long ALUout = cpu->getALUout();
	cout << "	ALUout=0x"
			<< setfill('0') << setw(8) << ALUout
			<< "; Esperado ALUout=0x"
			<< setfill('0') << setw(8) << xpctdALUout << endl;
	if (ALUout != xpctdALUout)
	{
		cout << "EXI() FALHOU!" << endl;
		cout << "Saindo..." << endl;
		exit(1);
	}
	
	cout << "EXI() passou no teste!" << endl;
}

/**
 * Testa o estágio MEM - NAO IMPLEMENTADO.
 */
void testMEM(MEMctrlFlag xpctdMEMctrl)
{
	//
	// Testa MEM (depende do sucesso nos testes de estágios anteriores)
	//
	cout << "Testando MEM..." << endl;
	
	cout << "MEM() NÃO TESTADO, AGUARDANDO IMPLEMENTAÇÕES DE ACESSO À MEMÓRIA!" << endl;
	
	cout << "MEM() IGNORADO!" << endl;
}

/**
 * Testa o estágio WB.
 */
void testWB(BasicCPUTest* cpu,
		WBctrlFlag xpctdWBctrl,
		long xpctdRd)
{
	//
	// Testa WB (depende do sucesso nos testes de estágios anteriores)
	//
	cout << "Testando WB..." << endl;
	
	// executa
	int wberror = cpu->runWB();
	if (wberror) {
		cout << "Controle não implementado: 0x" << cpu->getWBctrl() << endl;
		cout << "WB() FALHOU!" << endl;
		cout << "Saindo..." << endl;
		exit(1);
	}
	
	bool ok = true;
	unsigned long Rd = cpu->getRd();
	if(xpctdWBctrl == WBctrlFlag::RegWrite)
	{
		cout << "	Rd=0x"
			<< setfill('0') << setw(8) << Rd
			<< "; Esperado xpctdRd=0x"
			<< setfill('0') << setw(8) << xpctdRd << endl;
			
		if (Rd != xpctdRd)
		{
			cout << "WB() FALHOU!" << endl;
			cout << "Saindo..." << endl;
			exit(1);
		}
	}
	
	cout << "WB() passou no teste!" << endl;
}

/**
 * Testa o estágio IF e testa parcialmente os estágios ID e EXI, somente
 * para a instrução 'sub sp, sp, #16'.
 */
void test(BasicCPUTest* cpu,
			long startAddress,
			long startSP,
			int xpctdIR,
			int xpctdA,
			int xpctdB,
			ALUctrlFlag xpctdALUctrl,
			MEMctrlFlag xpctdMEMctrl,
			WBctrlFlag xpctdWBctrl,
			long xpctdALUout,
			long xpctdMDR,
			long xpctdRd)
{
	
	// saídas em hexadecimal
	cout << hex;	
	
	cout << "Iniciando processador..." << endl;
	cout << "	PC: 0x" << startAddress << endl;
	cout << "	SP: 0x" << startSP << endl;
	cpu->run(startAddress);
	cpu->setSP(startSP);
	cout << "processor iniciado." << endl << endl;
	
	testIF(cpu, xpctdIR);

	testID(cpu, xpctdIR, xpctdA, xpctdB, xpctdALUctrl,
			xpctdMEMctrl, xpctdWBctrl);
	
	testEXI(cpu, xpctdALUout);

	testMEM(xpctdMEMctrl);
	
	testWB(cpu, xpctdWBctrl, xpctdRd);
	
	cout << "SUCESSO!" << endl;
	
}

