$date
	Sun Oct 13 00:05:50 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Multiplier_tb $end
$var wire 1 ! c3 $end
$var wire 1 " c2 $end
$var wire 1 # c1 $end
$var wire 1 $ c0 $end
$var reg 1 % a0 $end
$var reg 1 & a1 $end
$var reg 1 ' b0 $end
$var reg 1 ( b1 $end
$scope module h1 $end
$var wire 1 % a0 $end
$var wire 1 & a1 $end
$var wire 1 ' b0 $end
$var wire 1 ( b1 $end
$var wire 1 $ c0 $end
$var wire 1 ) w $end
$var wire 1 * x $end
$var wire 1 + y $end
$var wire 1 , z $end
$var wire 1 ! c3 $end
$var wire 1 " c2 $end
$var wire 1 # c1 $end
$scope module h1 $end
$var wire 1 , Carry $end
$var wire 1 # Sum $end
$var wire 1 * in_a $end
$var wire 1 + in_b $end
$upscope $end
$scope module h2 $end
$var wire 1 ! Carry $end
$var wire 1 " Sum $end
$var wire 1 ) in_a $end
$var wire 1 , in_b $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1'
#20
0'
1(
#30
1'
#40
0'
0(
1%
#50
1$
1'
#60
1#
0$
1*
0'
1(
#70
1$
1'
#80
0#
0$
0*
0'
0(
0%
1&
#90
1#
1+
1'
#100
0#
1"
0+
1)
0'
1(
#110
1#
1+
1'
#120
0#
0"
0+
0)
0'
0(
1%
#130
1#
1$
1+
1'
#140
1!
1,
0#
0"
1*
1)
1(
#150
