

================================================================
== Vitis HLS Report for 'conv1_Pipeline_OUT_ROW_COL9'
================================================================
* Date:           Mon Nov  6 16:26:47 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   520254|   520254|  5.203 ms|  5.203 ms|  520254|  520254|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUT_ROW_COL  |   520252|   520252|        93|         51|         51|  10200|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 51, depth = 94


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 94
* Pipeline : 1
  Pipeline-0 : II = 51, D = 94, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 96 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 97 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%indvar_flatten378 = alloca i32 1"   --->   Operation 98 'alloca' 'indvar_flatten378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 99 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%indvar_flatten668 = alloca i32 1"   --->   Operation 100 'alloca' 'indvar_flatten668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten668"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %o"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten378"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %col"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.1.2.8"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.51>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%r_2 = load i4 %r"   --->   Operation 110 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%indvar_flatten378_load = load i11 %indvar_flatten378" [src/conv1.cpp:40]   --->   Operation 111 'load' 'indvar_flatten378_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%o_2 = load i4 %o" [src/conv1.cpp:37]   --->   Operation 112 'load' 'o_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%indvar_flatten668_load = load i14 %indvar_flatten668" [src/conv1.cpp:37]   --->   Operation 113 'load' 'indvar_flatten668_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %o_2" [src/conv1.cpp:37]   --->   Operation 114 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.23ns)   --->   "%mul_ln37 = mul i9 %zext_ln37, i9 22" [src/conv1.cpp:37]   --->   Operation 115 'mul' 'mul_ln37' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln37, i32 6, i32 8" [src/conv1.cpp:37]   --->   Operation 116 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%udiv_ln37_1_cast = zext i3 %tmp" [src/conv1.cpp:37]   --->   Operation 117 'zext' 'udiv_ln37_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.65ns)   --->   "%empty = mul i10 %udiv_ln37_1_cast, i10 81" [src/conv1.cpp:37]   --->   Operation 118 'mul' 'empty' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%empty_358 = trunc i10 %empty" [src/conv1.cpp:37]   --->   Operation 119 'trunc' 'empty_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.83ns)   --->   "%icmp_ln37 = icmp_eq  i14 %indvar_flatten668_load, i14 10200" [src/conv1.cpp:37]   --->   Operation 120 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.83ns)   --->   "%add_ln37 = add i14 %indvar_flatten668_load, i14 1" [src/conv1.cpp:37]   --->   Operation 121 'add' 'add_ln37' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc63.1, void %for.inc69.1.exitStub" [src/conv1.cpp:37]   --->   Operation 122 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [src/conv1.cpp:41]   --->   Operation 123 'load' 'col_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.79ns)   --->   "%add_ln37_1 = add i4 %o_2, i4 1" [src/conv1.cpp:37]   --->   Operation 124 'add' 'add_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.79ns)   --->   "%icmp_ln40 = icmp_eq  i11 %indvar_flatten378_load, i11 1275" [src/conv1.cpp:40]   --->   Operation 125 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.39ns)   --->   "%select_ln37 = select i1 %icmp_ln40, i4 0, i4 %r_2" [src/conv1.cpp:37]   --->   Operation 126 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.39ns)   --->   "%select_ln37_2 = select i1 %icmp_ln40, i4 %add_ln37_1, i4 %o_2" [src/conv1.cpp:37]   --->   Operation 127 'select' 'select_ln37_2' <Predicate = (!icmp_ln37)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %select_ln37_2" [src/conv1.cpp:40]   --->   Operation 128 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%empty_446 = trunc i4 %select_ln37_2" [src/conv1.cpp:37]   --->   Operation 129 'trunc' 'empty_446' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_872_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_446, i4 0" [src/conv1.cpp:40]   --->   Operation 130 'bitconcatenate' 'tmp_872_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln40 = sub i7 %tmp_872_cast, i7 %zext_ln40_1" [src/conv1.cpp:40]   --->   Operation 131 'sub' 'sub_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i4 %add_ln37_1" [src/conv1.cpp:37]   --->   Operation 132 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.23ns)   --->   "%mul_ln37_1 = mul i9 %zext_ln37_1, i9 22" [src/conv1.cpp:37]   --->   Operation 133 'mul' 'mul_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln37_1, i32 6, i32 8" [src/conv1.cpp:37]   --->   Operation 134 'partselect' 'tmp_132' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%udiv_ln37_1_mid1_cast = zext i3 %tmp_132" [src/conv1.cpp:37]   --->   Operation 135 'zext' 'udiv_ln37_1_mid1_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.65ns)   --->   "%empty_447 = mul i10 %udiv_ln37_1_mid1_cast, i10 81" [src/conv1.cpp:37]   --->   Operation 136 'mul' 'empty_447' <Predicate = (!icmp_ln37)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%empty_448 = trunc i10 %empty_447" [src/conv1.cpp:37]   --->   Operation 137 'trunc' 'empty_448' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln37)   --->   "%xor_ln37 = xor i1 %icmp_ln40, i1 1" [src/conv1.cpp:37]   --->   Operation 138 'xor' 'xor_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.76ns)   --->   "%icmp_ln41 = icmp_eq  i8 %col_load, i8 255" [src/conv1.cpp:41]   --->   Operation 139 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %icmp_ln41, i1 %xor_ln37" [src/conv1.cpp:37]   --->   Operation 140 'and' 'and_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.79ns)   --->   "%indvars_iv_next533_dup = add i4 %select_ln37, i4 1" [src/conv1.cpp:37]   --->   Operation 141 'add' 'indvars_iv_next533_dup' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%or_ln40 = or i1 %and_ln37, i1 %icmp_ln40" [src/conv1.cpp:40]   --->   Operation 142 'or' 'or_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln40 = select i1 %or_ln40, i8 0, i8 %col_load" [src/conv1.cpp:40]   --->   Operation 143 'select' 'select_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.39ns)   --->   "%select_ln40_3 = select i1 %and_ln37, i4 %indvars_iv_next533_dup, i4 %select_ln37" [src/conv1.cpp:40]   --->   Operation 144 'select' 'select_ln40_3' <Predicate = (!icmp_ln37)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i4 %select_ln40_3" [src/conv1.cpp:40]   --->   Operation 145 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln40 = add i7 %sub_ln40, i7 %zext_ln40_2" [src/conv1.cpp:40]   --->   Operation 146 'add' 'add_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %select_ln40" [src/conv1.cpp:41]   --->   Operation 147 'zext' 'zext_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i8 %select_ln40" [src/conv1.cpp:41]   --->   Operation 148 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_133 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln40, i7 %trunc_ln41" [src/conv1.cpp:40]   --->   Operation 149 'bitconcatenate' 'tmp_133' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_874_cast = zext i14 %tmp_133" [src/conv1.cpp:40]   --->   Operation 150 'zext' 'tmp_874_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_874_cast" [src/conv1.cpp:40]   --->   Operation 151 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_874_cast" [src/conv1.cpp:40]   --->   Operation 152 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln40, i32 7" [src/conv1.cpp:41]   --->   Operation 153 'bitselect' 'tmp_134' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.77ns)   --->   "%add_ln54_5 = add i7 %trunc_ln41, i7 1" [src/conv1.cpp:54]   --->   Operation 154 'add' 'add_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_137 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln40, i7 %add_ln54_5" [src/conv1.cpp:40]   --->   Operation 155 'bitconcatenate' 'tmp_137' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_875_cast = zext i14 %tmp_137" [src/conv1.cpp:40]   --->   Operation 156 'zext' 'tmp_875_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_875_cast" [src/conv1.cpp:40]   --->   Operation 157 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_875_cast" [src/conv1.cpp:40]   --->   Operation 158 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln52_4 = add i9 %zext_ln41, i9 2" [src/conv1.cpp:52]   --->   Operation 159 'add' 'add_ln52_4' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [13/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 160 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.76ns)   --->   "%add_ln54_9 = add i8 %select_ln40, i8 3" [src/conv1.cpp:54]   --->   Operation 161 'add' 'add_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22" [src/conv1.cpp:57]   --->   Operation 162 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 163 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23" [src/conv1.cpp:57]   --->   Operation 163 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 164 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24" [src/conv1.cpp:57]   --->   Operation 164 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 165 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25" [src/conv1.cpp:57]   --->   Operation 165 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_134, void %arrayidx522.1.case.0, void %arrayidx522.1.case.1" [src/conv1.cpp:57]   --->   Operation 166 'br' 'br_ln57' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.79ns)   --->   "%add_ln40_2 = add i11 %indvar_flatten378_load, i11 1" [src/conv1.cpp:40]   --->   Operation 167 'add' 'add_ln40_2' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.38ns)   --->   "%select_ln40_12 = select i1 %icmp_ln40, i11 1, i11 %add_ln40_2" [src/conv1.cpp:40]   --->   Operation 168 'select' 'select_ln40_12' <Predicate = (!icmp_ln37)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.42ns)   --->   "%store_ln41 = store i14 %add_ln37, i14 %indvar_flatten668" [src/conv1.cpp:41]   --->   Operation 169 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_2 : Operation 170 [1/1] (0.42ns)   --->   "%store_ln41 = store i4 %select_ln37_2, i4 %o" [src/conv1.cpp:41]   --->   Operation 170 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_2 : Operation 171 [1/1] (0.42ns)   --->   "%store_ln41 = store i11 %select_ln40_12, i11 %indvar_flatten378" [src/conv1.cpp:41]   --->   Operation 171 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_2 : Operation 172 [1/1] (0.42ns)   --->   "%store_ln41 = store i4 %select_ln40_3, i4 %r" [src/conv1.cpp:41]   --->   Operation 172 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_2 : Operation 173 [1/1] (0.42ns)   --->   "%store_ln41 = store i8 %add_ln54_9, i8 %col" [src/conv1.cpp:41]   --->   Operation 173 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc.1.2.8" [src/conv1.cpp:41]   --->   Operation 174 'br' 'br_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %select_ln40_3" [src/conv1.cpp:54]   --->   Operation 175 'zext' 'zext_ln54' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.65ns)   --->   "%mul_ln54 = mul i11 %zext_ln54, i11 88" [src/conv1.cpp:54]   --->   Operation 176 'mul' 'mul_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [12/12] (1.89ns)   --->   "%urem_ln41 = urem i8 %select_ln40, i8 88" [src/conv1.cpp:41]   --->   Operation 177 'urem' 'urem_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i8 %select_ln40" [src/conv1.cpp:41]   --->   Operation 178 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (2.11ns)   --->   "%mul_ln41_1 = mul i17 %zext_ln41_1, i17 373" [src/conv1.cpp:41]   --->   Operation 179 'mul' 'mul_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln41_1, i32 15, i32 16" [src/conv1.cpp:41]   --->   Operation 180 'partselect' 'trunc_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.76ns)   --->   "%add_ln52 = add i8 %select_ln40, i8 1" [src/conv1.cpp:52]   --->   Operation 181 'add' 'add_ln52' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln52, i32 7" [src/conv1.cpp:54]   --->   Operation 182 'bitselect' 'tmp_138' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln54_66 = zext i8 %add_ln52" [src/conv1.cpp:54]   --->   Operation 183 'zext' 'zext_ln54_66' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (2.11ns)   --->   "%mul_ln54_2 = mul i17 %zext_ln54_66, i17 373" [src/conv1.cpp:54]   --->   Operation 184 'mul' 'mul_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln54_s = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln54_2, i32 15, i32 16" [src/conv1.cpp:54]   --->   Operation 185 'partselect' 'trunc_ln54_s' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.76ns)   --->   "%add_ln54_6 = add i8 %select_ln40, i8 2" [src/conv1.cpp:54]   --->   Operation 186 'add' 'add_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.77ns)   --->   "%add_ln54_7 = add i7 %trunc_ln41, i7 2" [src/conv1.cpp:54]   --->   Operation 187 'add' 'add_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_141 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln40, i7 %add_ln54_7" [src/conv1.cpp:40]   --->   Operation 188 'bitconcatenate' 'tmp_141' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_876_cast = zext i14 %tmp_141" [src/conv1.cpp:40]   --->   Operation 189 'zext' 'tmp_876_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_876_cast" [src/conv1.cpp:40]   --->   Operation 190 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_876_cast" [src/conv1.cpp:40]   --->   Operation 191 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln54_6, i32 7" [src/conv1.cpp:54]   --->   Operation 192 'bitselect' 'tmp_142' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 193 [12/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 193 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln54_77 = zext i9 %add_ln52_4" [src/conv1.cpp:54]   --->   Operation 194 'zext' 'zext_ln54_77' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (2.14ns)   --->   "%mul_ln54_3 = mul i19 %zext_ln54_77, i19 745" [src/conv1.cpp:54]   --->   Operation 195 'mul' 'mul_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_3, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 196 'partselect' 'trunc_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 197 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22" [src/conv1.cpp:57]   --->   Operation 197 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 198 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23" [src/conv1.cpp:57]   --->   Operation 198 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 199 [1/1] (0.42ns)   --->   "%tmp_157 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29, i1 %tmp_134" [src/conv1.cpp:57]   --->   Operation 199 'mux' 'tmp_157' <Predicate = (!icmp_ln37)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24" [src/conv1.cpp:57]   --->   Operation 200 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 201 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25" [src/conv1.cpp:57]   --->   Operation 201 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 202 [1/1] (0.42ns)   --->   "%tmp_456 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31, i1 %tmp_138" [src/conv1.cpp:57]   --->   Operation 202 'mux' 'tmp_456' <Predicate = (!icmp_ln37)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26" [src/conv1.cpp:57]   --->   Operation 203 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 204 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27" [src/conv1.cpp:57]   --->   Operation 204 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_138, void %arrayidx522.1.1.case.0, void %arrayidx522.1.1.case.1" [src/conv1.cpp:57]   --->   Operation 205 'br' 'br_ln57' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_142, void %arrayidx522.1.2.case.0, void %arrayidx522.1.2.case.1" [src/conv1.cpp:57]   --->   Operation 206 'br' 'br_ln57' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.90>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %r_2" [src/conv1.cpp:40]   --->   Operation 207 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.79ns)   --->   "%indvars_iv_next533 = add i4 %r_2, i4 1"   --->   Operation 208 'add' 'indvars_iv_next533' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.79ns)   --->   "%empty_439 = add i5 %zext_ln40, i5 2" [src/conv1.cpp:40]   --->   Operation 209 'add' 'empty_439' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_4)   --->   "%select_ln37_84 = select i1 %icmp_ln40, i4 1, i4 %indvars_iv_next533" [src/conv1.cpp:37]   --->   Operation 210 'select' 'select_ln37_84' <Predicate = (!icmp_ln37 & !and_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_5)   --->   "%select_ln37_85 = select i1 %icmp_ln40, i5 2, i5 %empty_439" [src/conv1.cpp:37]   --->   Operation 211 'select' 'select_ln37_85' <Predicate = (!icmp_ln37 & !and_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i4 %indvars_iv_next533_dup" [src/conv1.cpp:40]   --->   Operation 212 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.79ns)   --->   "%indvars_iv_next533_mid1 = add i4 %select_ln37, i4 2" [src/conv1.cpp:37]   --->   Operation 213 'add' 'indvars_iv_next533_mid1' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln40_4 = select i1 %and_ln37, i4 %indvars_iv_next533_mid1, i4 %select_ln37_84" [src/conv1.cpp:40]   --->   Operation 214 'select' 'select_ln40_4' <Predicate = (!icmp_ln37)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln54_45 = zext i4 %select_ln40_4" [src/conv1.cpp:54]   --->   Operation 215 'zext' 'zext_ln54_45' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (1.65ns)   --->   "%mul_ln54_1 = mul i11 %zext_ln54_45, i11 88" [src/conv1.cpp:54]   --->   Operation 216 'mul' 'mul_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.79ns)   --->   "%p_mid1364 = add i5 %zext_ln40_3, i5 2" [src/conv1.cpp:40]   --->   Operation 217 'add' 'p_mid1364' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln40_5 = select i1 %and_ln37, i5 %p_mid1364, i5 %select_ln37_85" [src/conv1.cpp:40]   --->   Operation 218 'select' 'select_ln40_5' <Predicate = (!icmp_ln37)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%select_ln40_17_cast = zext i5 %select_ln40_5" [src/conv1.cpp:40]   --->   Operation 219 'zext' 'select_ln40_17_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (1.65ns)   --->   "%mul_ln54_25 = mul i11 %select_ln40_17_cast, i11 88" [src/conv1.cpp:40]   --->   Operation 220 'mul' 'mul_ln54_25' <Predicate = (!icmp_ln37)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [11/12] (1.89ns)   --->   "%urem_ln41 = urem i8 %select_ln40, i8 88" [src/conv1.cpp:41]   --->   Operation 221 'urem' 'urem_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [12/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 222 'urem' 'urem_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [11/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 223 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.76ns)   --->   "%add_ln54_8 = add i9 %zext_ln41, i9 3" [src/conv1.cpp:54]   --->   Operation 224 'add' 'add_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln54_88 = zext i9 %add_ln54_8" [src/conv1.cpp:54]   --->   Operation 225 'zext' 'zext_ln54_88' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (2.14ns)   --->   "%mul_ln54_4 = mul i19 %zext_ln54_88, i19 745" [src/conv1.cpp:54]   --->   Operation 226 'mul' 'mul_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_4, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 227 'partselect' 'trunc_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.76ns)   --->   "%add_ln52_5 = add i9 %zext_ln41, i9 4" [src/conv1.cpp:52]   --->   Operation 228 'add' 'add_ln52_5' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln54_99 = zext i9 %add_ln52_5" [src/conv1.cpp:54]   --->   Operation 229 'zext' 'zext_ln54_99' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (2.14ns)   --->   "%mul_ln54_5 = mul i19 %zext_ln54_99, i19 745" [src/conv1.cpp:54]   --->   Operation 230 'mul' 'mul_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln54_3 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_5, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 231 'partselect' 'trunc_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 232 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26" [src/conv1.cpp:57]   --->   Operation 232 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_4 : Operation 233 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27" [src/conv1.cpp:57]   --->   Operation 233 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_4 : Operation 234 [1/1] (0.42ns)   --->   "%tmp_457 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33, i1 %tmp_142" [src/conv1.cpp:57]   --->   Operation 234 'mux' 'tmp_457' <Predicate = (!icmp_ln37)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.90>
ST_5 : Operation 235 [8/8] (0.78ns)   --->   "%urem_ln37 = urem i4 %o_2, i4 3" [src/conv1.cpp:37]   --->   Operation 235 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.79ns)   --->   "%empty_440 = add i5 %zext_ln40, i5 3" [src/conv1.cpp:40]   --->   Operation 236 'add' 'empty_440' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.79ns)   --->   "%empty_441 = add i5 %zext_ln40, i5 4" [src/conv1.cpp:40]   --->   Operation 237 'add' 'empty_441' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_6)   --->   "%select_ln37_86 = select i1 %icmp_ln40, i5 3, i5 %empty_440" [src/conv1.cpp:37]   --->   Operation 238 'select' 'select_ln37_86' <Predicate = (!icmp_ln37 & !and_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_7)   --->   "%select_ln37_87 = select i1 %icmp_ln40, i5 4, i5 %empty_441" [src/conv1.cpp:37]   --->   Operation 239 'select' 'select_ln37_87' <Predicate = (!icmp_ln37 & !and_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.79ns)   --->   "%p_mid1366 = add i5 %zext_ln40_3, i5 3" [src/conv1.cpp:40]   --->   Operation 240 'add' 'p_mid1366' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln40_6 = select i1 %and_ln37, i5 %p_mid1366, i5 %select_ln37_86" [src/conv1.cpp:40]   --->   Operation 241 'select' 'select_ln40_6' <Predicate = (!icmp_ln37)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%select_ln40_18_cast = zext i5 %select_ln40_6" [src/conv1.cpp:40]   --->   Operation 242 'zext' 'select_ln40_18_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (1.65ns)   --->   "%mul_ln54_26 = mul i11 %select_ln40_18_cast, i11 88" [src/conv1.cpp:40]   --->   Operation 243 'mul' 'mul_ln54_26' <Predicate = (!icmp_ln37)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.79ns)   --->   "%p_mid1368 = add i5 %zext_ln40_3, i5 4" [src/conv1.cpp:40]   --->   Operation 244 'add' 'p_mid1368' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln40_7 = select i1 %and_ln37, i5 %p_mid1368, i5 %select_ln37_87" [src/conv1.cpp:40]   --->   Operation 245 'select' 'select_ln40_7' <Predicate = (!icmp_ln37)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%select_ln40_19_cast = zext i5 %select_ln40_7" [src/conv1.cpp:40]   --->   Operation 246 'zext' 'select_ln40_19_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (1.65ns)   --->   "%mul_ln54_27 = mul i11 %select_ln40_19_cast, i11 88" [src/conv1.cpp:40]   --->   Operation 247 'mul' 'mul_ln54_27' <Predicate = (!icmp_ln37)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [10/12] (1.89ns)   --->   "%urem_ln41 = urem i8 %select_ln40, i8 88" [src/conv1.cpp:41]   --->   Operation 248 'urem' 'urem_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [11/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 249 'urem' 'urem_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [10/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 250 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.76ns)   --->   "%add_ln52_6 = add i9 %zext_ln41, i9 5" [src/conv1.cpp:52]   --->   Operation 251 'add' 'add_ln52_6' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln54_110 = zext i9 %add_ln52_6" [src/conv1.cpp:54]   --->   Operation 252 'zext' 'zext_ln54_110' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (2.14ns)   --->   "%mul_ln54_6 = mul i19 %zext_ln54_110, i19 745" [src/conv1.cpp:54]   --->   Operation 253 'mul' 'mul_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln54_4 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_6, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 254 'partselect' 'trunc_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.76ns)   --->   "%add_ln52_7 = add i9 %zext_ln41, i9 6" [src/conv1.cpp:52]   --->   Operation 255 'add' 'add_ln52_7' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln54_121 = zext i9 %add_ln52_7" [src/conv1.cpp:54]   --->   Operation 256 'zext' 'zext_ln54_121' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (2.14ns)   --->   "%mul_ln54_7 = mul i19 %zext_ln54_121, i19 745" [src/conv1.cpp:54]   --->   Operation 257 'mul' 'mul_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln54_5 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_7, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 258 'partselect' 'trunc_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.90>
ST_6 : Operation 259 [7/8] (0.78ns)   --->   "%urem_ln37 = urem i4 %o_2, i4 3" [src/conv1.cpp:37]   --->   Operation 259 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (0.79ns)   --->   "%empty_442 = add i5 %zext_ln40, i5 5" [src/conv1.cpp:40]   --->   Operation 260 'add' 'empty_442' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.79ns)   --->   "%empty_443 = add i5 %zext_ln40, i5 6" [src/conv1.cpp:40]   --->   Operation 261 'add' 'empty_443' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (0.79ns)   --->   "%empty_444 = add i5 %zext_ln40, i5 7" [src/conv1.cpp:40]   --->   Operation 262 'add' 'empty_444' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.78ns)   --->   "%empty_445 = add i5 %zext_ln40, i5 8" [src/conv1.cpp:40]   --->   Operation 263 'add' 'empty_445' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [8/8] (0.78ns)   --->   "%urem_ln37_1 = urem i4 %add_ln37_1, i4 3" [src/conv1.cpp:37]   --->   Operation 264 'urem' 'urem_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_8)   --->   "%select_ln37_88 = select i1 %icmp_ln40, i5 5, i5 %empty_442" [src/conv1.cpp:37]   --->   Operation 265 'select' 'select_ln37_88' <Predicate = (!icmp_ln37 & !and_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_9)   --->   "%select_ln37_89 = select i1 %icmp_ln40, i5 6, i5 %empty_443" [src/conv1.cpp:37]   --->   Operation 266 'select' 'select_ln37_89' <Predicate = (!icmp_ln37 & !and_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_10)   --->   "%select_ln37_90 = select i1 %icmp_ln40, i5 7, i5 %empty_444" [src/conv1.cpp:37]   --->   Operation 267 'select' 'select_ln37_90' <Predicate = (!icmp_ln37 & !and_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_11)   --->   "%select_ln37_91 = select i1 %icmp_ln40, i5 8, i5 %empty_445" [src/conv1.cpp:37]   --->   Operation 268 'select' 'select_ln37_91' <Predicate = (!icmp_ln37 & !and_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.79ns)   --->   "%p_mid1370 = add i5 %zext_ln40_3, i5 5" [src/conv1.cpp:40]   --->   Operation 269 'add' 'p_mid1370' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 270 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln40_8 = select i1 %and_ln37, i5 %p_mid1370, i5 %select_ln37_88" [src/conv1.cpp:40]   --->   Operation 270 'select' 'select_ln40_8' <Predicate = (!icmp_ln37)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%select_ln40_20_cast = zext i5 %select_ln40_8" [src/conv1.cpp:40]   --->   Operation 271 'zext' 'select_ln40_20_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (1.65ns)   --->   "%mul_ln54_28 = mul i11 %select_ln40_20_cast, i11 88" [src/conv1.cpp:40]   --->   Operation 272 'mul' 'mul_ln54_28' <Predicate = (!icmp_ln37)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 273 [1/1] (0.79ns)   --->   "%p_mid1372 = add i5 %zext_ln40_3, i5 6" [src/conv1.cpp:40]   --->   Operation 273 'add' 'p_mid1372' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln40_9 = select i1 %and_ln37, i5 %p_mid1372, i5 %select_ln37_89" [src/conv1.cpp:40]   --->   Operation 274 'select' 'select_ln40_9' <Predicate = (!icmp_ln37)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%select_ln40_21_cast = zext i5 %select_ln40_9" [src/conv1.cpp:40]   --->   Operation 275 'zext' 'select_ln40_21_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (1.65ns)   --->   "%mul_ln54_29 = mul i11 %select_ln40_21_cast, i11 88" [src/conv1.cpp:40]   --->   Operation 276 'mul' 'mul_ln54_29' <Predicate = (!icmp_ln37)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (0.79ns)   --->   "%p_mid1374 = add i5 %zext_ln40_3, i5 7" [src/conv1.cpp:40]   --->   Operation 277 'add' 'p_mid1374' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln40_10 = select i1 %and_ln37, i5 %p_mid1374, i5 %select_ln37_90" [src/conv1.cpp:40]   --->   Operation 278 'select' 'select_ln40_10' <Predicate = (!icmp_ln37)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 279 [1/1] (0.78ns)   --->   "%p_mid1376 = add i5 %zext_ln40_3, i5 8" [src/conv1.cpp:40]   --->   Operation 279 'add' 'p_mid1376' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln40_11 = select i1 %and_ln37, i5 %p_mid1376, i5 %select_ln37_91" [src/conv1.cpp:40]   --->   Operation 280 'select' 'select_ln40_11' <Predicate = (!icmp_ln37)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 281 [9/12] (1.89ns)   --->   "%urem_ln41 = urem i8 %select_ln40, i8 88" [src/conv1.cpp:41]   --->   Operation 281 'urem' 'urem_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [10/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 282 'urem' 'urem_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [9/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 283 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (0.76ns)   --->   "%add_ln52_8 = add i9 %zext_ln41, i9 7" [src/conv1.cpp:52]   --->   Operation 284 'add' 'add_ln52_8' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln54_132 = zext i9 %add_ln52_8" [src/conv1.cpp:54]   --->   Operation 285 'zext' 'zext_ln54_132' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (2.14ns)   --->   "%mul_ln54_8 = mul i19 %zext_ln54_132, i19 745" [src/conv1.cpp:54]   --->   Operation 286 'mul' 'mul_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln54_6 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_8, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 287 'partselect' 'trunc_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.76ns)   --->   "%add_ln52_9 = add i9 %zext_ln41, i9 8" [src/conv1.cpp:52]   --->   Operation 288 'add' 'add_ln52_9' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln54_143 = zext i9 %add_ln52_9" [src/conv1.cpp:54]   --->   Operation 289 'zext' 'zext_ln54_143' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (2.14ns)   --->   "%mul_ln54_9 = mul i19 %zext_ln54_143, i19 745" [src/conv1.cpp:54]   --->   Operation 290 'mul' 'mul_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln54_7 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_9, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 291 'partselect' 'trunc_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.90>
ST_7 : Operation 292 [6/8] (0.78ns)   --->   "%urem_ln37 = urem i4 %o_2, i4 3" [src/conv1.cpp:37]   --->   Operation 292 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 293 [7/8] (0.78ns)   --->   "%urem_ln37_1 = urem i4 %add_ln37_1, i4 3" [src/conv1.cpp:37]   --->   Operation 293 'urem' 'urem_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%select_ln40_22_cast = zext i5 %select_ln40_10" [src/conv1.cpp:40]   --->   Operation 294 'zext' 'select_ln40_22_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (1.65ns)   --->   "%mul_ln54_30 = mul i11 %select_ln40_22_cast, i11 88" [src/conv1.cpp:40]   --->   Operation 295 'mul' 'mul_ln54_30' <Predicate = (!icmp_ln37)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i5 %select_ln40_11" [src/conv1.cpp:40]   --->   Operation 296 'zext' 'zext_ln40_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (1.65ns)   --->   "%mul_ln40 = mul i11 %zext_ln40_4, i11 88" [src/conv1.cpp:40]   --->   Operation 297 'mul' 'mul_ln40' <Predicate = (!icmp_ln37)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 298 [8/12] (1.89ns)   --->   "%urem_ln41 = urem i8 %select_ln40, i8 88" [src/conv1.cpp:41]   --->   Operation 298 'urem' 'urem_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [9/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 299 'urem' 'urem_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [8/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 300 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [13/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 301 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 302 [1/1] (0.76ns)   --->   "%add_ln52_10 = add i9 %zext_ln41, i9 9" [src/conv1.cpp:52]   --->   Operation 302 'add' 'add_ln52_10' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln54_154 = zext i9 %add_ln52_10" [src/conv1.cpp:54]   --->   Operation 303 'zext' 'zext_ln54_154' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (2.14ns)   --->   "%mul_ln54_10 = mul i19 %zext_ln54_154, i19 745" [src/conv1.cpp:54]   --->   Operation 304 'mul' 'mul_ln54_10' <Predicate = (!icmp_ln37)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln54_8 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_10, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 305 'partselect' 'trunc_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.76ns)   --->   "%add_ln52_11 = add i9 %zext_ln41, i9 10" [src/conv1.cpp:52]   --->   Operation 306 'add' 'add_ln52_11' <Predicate = (!icmp_ln37)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln54_165 = zext i9 %add_ln52_11" [src/conv1.cpp:54]   --->   Operation 307 'zext' 'zext_ln54_165' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (2.14ns)   --->   "%mul_ln54_11 = mul i19 %zext_ln54_165, i19 745" [src/conv1.cpp:54]   --->   Operation 308 'mul' 'mul_ln54_11' <Predicate = (!icmp_ln37)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln54_9 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_11, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 309 'partselect' 'trunc_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 310 [5/8] (0.78ns)   --->   "%urem_ln37 = urem i4 %o_2, i4 3" [src/conv1.cpp:37]   --->   Operation 310 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [6/8] (0.78ns)   --->   "%urem_ln37_1 = urem i4 %add_ln37_1, i4 3" [src/conv1.cpp:37]   --->   Operation 311 'urem' 'urem_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 312 [7/12] (1.89ns)   --->   "%urem_ln41 = urem i8 %select_ln40, i8 88" [src/conv1.cpp:41]   --->   Operation 312 'urem' 'urem_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [8/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 313 'urem' 'urem_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [7/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 314 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [12/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 315 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 316 [13/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 316 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 317 [4/8] (0.78ns)   --->   "%urem_ln37 = urem i4 %o_2, i4 3" [src/conv1.cpp:37]   --->   Operation 317 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [5/8] (0.78ns)   --->   "%urem_ln37_1 = urem i4 %add_ln37_1, i4 3" [src/conv1.cpp:37]   --->   Operation 318 'urem' 'urem_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 319 [6/12] (1.89ns)   --->   "%urem_ln41 = urem i8 %select_ln40, i8 88" [src/conv1.cpp:41]   --->   Operation 319 'urem' 'urem_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [7/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 320 'urem' 'urem_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [6/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 321 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [11/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 322 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [12/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 323 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [13/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 324 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 325 [3/8] (0.78ns)   --->   "%urem_ln37 = urem i4 %o_2, i4 3" [src/conv1.cpp:37]   --->   Operation 325 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 326 [4/8] (0.78ns)   --->   "%urem_ln37_1 = urem i4 %add_ln37_1, i4 3" [src/conv1.cpp:37]   --->   Operation 326 'urem' 'urem_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [5/12] (1.89ns)   --->   "%urem_ln41 = urem i8 %select_ln40, i8 88" [src/conv1.cpp:41]   --->   Operation 327 'urem' 'urem_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 328 [6/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 328 'urem' 'urem_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [5/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 329 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 330 [10/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 330 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [11/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 331 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 332 [12/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 332 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 333 [13/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 333 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.89>
ST_11 : Operation 334 [2/8] (0.78ns)   --->   "%urem_ln37 = urem i4 %o_2, i4 3" [src/conv1.cpp:37]   --->   Operation 334 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 335 [3/8] (0.78ns)   --->   "%urem_ln37_1 = urem i4 %add_ln37_1, i4 3" [src/conv1.cpp:37]   --->   Operation 335 'urem' 'urem_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 336 [4/12] (1.89ns)   --->   "%urem_ln41 = urem i8 %select_ln40, i8 88" [src/conv1.cpp:41]   --->   Operation 336 'urem' 'urem_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 337 [5/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 337 'urem' 'urem_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 338 [4/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 338 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 339 [9/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 339 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 340 [10/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 340 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 341 [11/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 341 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 342 [12/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 342 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 343 [13/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 343 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.89>
ST_12 : Operation 344 [1/8] (0.78ns)   --->   "%urem_ln37 = urem i4 %o_2, i4 3" [src/conv1.cpp:37]   --->   Operation 344 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i2 %urem_ln37" [src/conv1.cpp:37]   --->   Operation 345 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [2/8] (0.78ns)   --->   "%urem_ln37_1 = urem i4 %add_ln37_1, i4 3" [src/conv1.cpp:37]   --->   Operation 346 'urem' 'urem_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 347 [3/12] (1.89ns)   --->   "%urem_ln41 = urem i8 %select_ln40, i8 88" [src/conv1.cpp:41]   --->   Operation 347 'urem' 'urem_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [4/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 348 'urem' 'urem_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 349 [3/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 349 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 350 [8/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 350 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [9/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 351 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 352 [10/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 352 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [11/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 353 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 354 [12/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 354 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [13/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 355 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.89>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%p_cast4 = zext i10 %empty" [src/conv1.cpp:37]   --->   Operation 356 'zext' 'p_cast4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast4" [src/conv1.cpp:37]   --->   Operation 357 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (0.76ns)   --->   "%empty_360 = add i8 %empty_358, i8 1" [src/conv1.cpp:37]   --->   Operation 358 'add' 'empty_360' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "%p_cast6 = zext i8 %empty_360" [src/conv1.cpp:37]   --->   Operation 359 'zext' 'p_cast6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast6" [src/conv1.cpp:37]   --->   Operation 360 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast4" [src/conv1.cpp:37]   --->   Operation 361 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast6" [src/conv1.cpp:37]   --->   Operation 362 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 363 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast4" [src/conv1.cpp:37]   --->   Operation 363 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast6" [src/conv1.cpp:37]   --->   Operation 364 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 365 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1" [src/conv1.cpp:37]   --->   Operation 365 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 366 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1" [src/conv1.cpp:37]   --->   Operation 366 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 367 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_1" [src/conv1.cpp:37]   --->   Operation 367 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 368 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2" [src/conv1.cpp:37]   --->   Operation 368 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 369 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2" [src/conv1.cpp:37]   --->   Operation 369 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 370 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_1 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_2" [src/conv1.cpp:37]   --->   Operation 370 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_1' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_13 : Operation 371 [1/8] (0.78ns)   --->   "%urem_ln37_1 = urem i4 %add_ln37_1, i4 3" [src/conv1.cpp:37]   --->   Operation 371 'urem' 'urem_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = trunc i2 %urem_ln37_1" [src/conv1.cpp:37]   --->   Operation 372 'trunc' 'trunc_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 373 [2/12] (1.89ns)   --->   "%urem_ln41 = urem i8 %select_ln40, i8 88" [src/conv1.cpp:41]   --->   Operation 373 'urem' 'urem_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 374 [3/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 374 'urem' 'urem_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 375 [2/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 375 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 376 [7/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 376 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 377 [8/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 377 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 378 [9/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 378 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 379 [10/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 379 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 380 [11/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 380 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 381 [12/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 381 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 382 [13/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 382 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.92>
ST_14 : Operation 383 [1/1] (0.76ns)   --->   "%empty_361 = add i8 %empty_358, i8 2" [src/conv1.cpp:37]   --->   Operation 383 'add' 'empty_361' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%p_cast7 = zext i8 %empty_361" [src/conv1.cpp:37]   --->   Operation 384 'zext' 'p_cast7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast7" [src/conv1.cpp:37]   --->   Operation 385 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.76ns)   --->   "%empty_368 = add i8 %empty_358, i8 9" [src/conv1.cpp:37]   --->   Operation 386 'add' 'empty_368' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%p_cast14 = zext i8 %empty_368" [src/conv1.cpp:37]   --->   Operation 387 'zext' 'p_cast14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast14" [src/conv1.cpp:37]   --->   Operation 388 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast7" [src/conv1.cpp:37]   --->   Operation 389 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 390 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast14" [src/conv1.cpp:37]   --->   Operation 390 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast7" [src/conv1.cpp:37]   --->   Operation 391 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast14" [src/conv1.cpp:37]   --->   Operation 392 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 393 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1" [src/conv1.cpp:37]   --->   Operation 393 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 394 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1" [src/conv1.cpp:37]   --->   Operation 394 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 395 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_1" [src/conv1.cpp:37]   --->   Operation 395 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 396 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 396 'mux' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 397 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2" [src/conv1.cpp:37]   --->   Operation 397 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 398 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2" [src/conv1.cpp:37]   --->   Operation 398 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 399 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_1 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_2" [src/conv1.cpp:37]   --->   Operation 399 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_1' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 400 [1/1] (0.47ns)   --->   "%tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_1, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 400 'mux' 'tmp_52' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 401 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3" [src/conv1.cpp:37]   --->   Operation 401 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 402 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3" [src/conv1.cpp:37]   --->   Operation 402 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 403 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_2 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_3" [src/conv1.cpp:37]   --->   Operation 403 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_2' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 404 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10" [src/conv1.cpp:37]   --->   Operation 404 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 405 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10" [src/conv1.cpp:37]   --->   Operation 405 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 406 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_9 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_10" [src/conv1.cpp:37]   --->   Operation 406 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_9' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "%p_cast91 = zext i10 %empty_447" [src/conv1.cpp:37]   --->   Operation 407 'zext' 'p_cast91' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 408 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast91" [src/conv1.cpp:37]   --->   Operation 408 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 409 [1/1] (0.76ns)   --->   "%empty_449 = add i8 %empty_448, i8 1" [src/conv1.cpp:37]   --->   Operation 409 'add' 'empty_449' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 410 [1/1] (0.00ns)   --->   "%p_cast92 = zext i8 %empty_449" [src/conv1.cpp:37]   --->   Operation 410 'zext' 'p_cast92' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 411 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast92" [src/conv1.cpp:37]   --->   Operation 411 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 412 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast91" [src/conv1.cpp:37]   --->   Operation 412 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 413 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast92" [src/conv1.cpp:37]   --->   Operation 413 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast91" [src/conv1.cpp:37]   --->   Operation 414 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 415 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_82 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast92" [src/conv1.cpp:37]   --->   Operation 415 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_82' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 416 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81" [src/conv1.cpp:37]   --->   Operation 416 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 417 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81" [src/conv1.cpp:37]   --->   Operation 417 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 418 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_81 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81" [src/conv1.cpp:37]   --->   Operation 418 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_81' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 419 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82" [src/conv1.cpp:37]   --->   Operation 419 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 420 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82" [src/conv1.cpp:37]   --->   Operation 420 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 421 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_82 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_82" [src/conv1.cpp:37]   --->   Operation 421 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_82' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_14 : Operation 422 [1/12] (1.89ns)   --->   "%urem_ln41 = urem i8 %select_ln40, i8 88" [src/conv1.cpp:41]   --->   Operation 422 'urem' 'urem_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln54_46 = zext i8 %urem_ln41" [src/conv1.cpp:54]   --->   Operation 423 'zext' 'zext_ln54_46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 424 [1/1] (0.79ns)   --->   "%add_ln54 = add i11 %mul_ln54, i11 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 424 'add' 'add_ln54' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln54_47 = zext i11 %add_ln54" [src/conv1.cpp:54]   --->   Operation 425 'zext' 'zext_ln54_47' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 426 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_47" [src/conv1.cpp:54]   --->   Operation 426 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 427 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_12 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_47" [src/conv1.cpp:54]   --->   Operation 427 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_21 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_47" [src/conv1.cpp:54]   --->   Operation 428 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 429 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_30 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3" [src/conv1.cpp:54]   --->   Operation 429 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_30' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 430 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_31 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_12" [src/conv1.cpp:54]   --->   Operation 430 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_31' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 431 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_32 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_21" [src/conv1.cpp:54]   --->   Operation 431 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_32' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 432 [2/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 432 'urem' 'urem_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 433 [1/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 433 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln54_67 = zext i9 %urem_ln54_1" [src/conv1.cpp:54]   --->   Operation 434 'zext' 'zext_ln54_67' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (0.79ns)   --->   "%add_ln54_48 = add i11 %mul_ln54, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 435 'add' 'add_ln54_48' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln54_68 = zext i11 %add_ln54_48" [src/conv1.cpp:54]   --->   Operation 436 'zext' 'zext_ln54_68' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_63 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_68" [src/conv1.cpp:54]   --->   Operation 437 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_72 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_68" [src/conv1.cpp:54]   --->   Operation 438 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_72' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_81 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_68" [src/conv1.cpp:54]   --->   Operation 439 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_81' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 440 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_90 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_63" [src/conv1.cpp:54]   --->   Operation 440 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_90' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 441 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_91 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_72" [src/conv1.cpp:54]   --->   Operation 441 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_91' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 442 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_92 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_81" [src/conv1.cpp:54]   --->   Operation 442 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_92' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 443 [6/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 443 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 444 [7/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 444 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 445 [8/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 445 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 446 [9/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 446 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 447 [10/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 447 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 448 [11/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 448 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 449 [12/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 449 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 450 [13/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 450 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.92>
ST_15 : Operation 451 [1/1] (0.76ns)   --->   "%empty_369 = add i8 %empty_358, i8 10" [src/conv1.cpp:37]   --->   Operation 451 'add' 'empty_369' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 452 [1/1] (0.00ns)   --->   "%p_cast15 = zext i8 %empty_369" [src/conv1.cpp:37]   --->   Operation 452 'zext' 'p_cast15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 453 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast15" [src/conv1.cpp:37]   --->   Operation 453 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 454 [1/1] (0.76ns)   --->   "%empty_377 = add i8 %empty_358, i8 18" [src/conv1.cpp:37]   --->   Operation 454 'add' 'empty_377' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 455 [1/1] (0.00ns)   --->   "%p_cast23 = zext i8 %empty_377" [src/conv1.cpp:37]   --->   Operation 455 'zext' 'p_cast23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 456 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast23" [src/conv1.cpp:37]   --->   Operation 456 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 457 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast15" [src/conv1.cpp:37]   --->   Operation 457 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 458 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast23" [src/conv1.cpp:37]   --->   Operation 458 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 459 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast15" [src/conv1.cpp:37]   --->   Operation 459 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 460 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast23" [src/conv1.cpp:37]   --->   Operation 460 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 461 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3" [src/conv1.cpp:37]   --->   Operation 461 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 462 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3" [src/conv1.cpp:37]   --->   Operation 462 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 463 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_2 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_3" [src/conv1.cpp:37]   --->   Operation 463 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_2' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 464 [1/1] (0.47ns)   --->   "%tmp_53 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_2, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 464 'mux' 'tmp_53' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 465 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10" [src/conv1.cpp:37]   --->   Operation 465 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 466 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10" [src/conv1.cpp:37]   --->   Operation 466 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 467 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_9 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_10" [src/conv1.cpp:37]   --->   Operation 467 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_9' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 468 [1/1] (0.47ns)   --->   "%tmp_60 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_9, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 468 'mux' 'tmp_60' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 469 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11" [src/conv1.cpp:37]   --->   Operation 469 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 470 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11" [src/conv1.cpp:37]   --->   Operation 470 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 471 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_10 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_11" [src/conv1.cpp:37]   --->   Operation 471 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_10' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 472 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19" [src/conv1.cpp:37]   --->   Operation 472 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 473 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19" [src/conv1.cpp:37]   --->   Operation 473 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 474 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_18 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_19" [src/conv1.cpp:37]   --->   Operation 474 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_18' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 475 [1/1] (0.76ns)   --->   "%empty_450 = add i8 %empty_448, i8 2" [src/conv1.cpp:37]   --->   Operation 475 'add' 'empty_450' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%p_cast93 = zext i8 %empty_450" [src/conv1.cpp:37]   --->   Operation 476 'zext' 'p_cast93' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 477 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast93" [src/conv1.cpp:37]   --->   Operation 477 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 478 [1/1] (0.76ns)   --->   "%empty_457 = add i8 %empty_448, i8 9" [src/conv1.cpp:37]   --->   Operation 478 'add' 'empty_457' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 479 [1/1] (0.00ns)   --->   "%p_cast100 = zext i8 %empty_457" [src/conv1.cpp:37]   --->   Operation 479 'zext' 'p_cast100' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 480 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast100" [src/conv1.cpp:37]   --->   Operation 480 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 481 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast93" [src/conv1.cpp:37]   --->   Operation 481 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast100" [src/conv1.cpp:37]   --->   Operation 482 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_83 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast93" [src/conv1.cpp:37]   --->   Operation 483 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_83' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_90 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast100" [src/conv1.cpp:37]   --->   Operation 484 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_90' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 485 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81" [src/conv1.cpp:37]   --->   Operation 485 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 486 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81" [src/conv1.cpp:37]   --->   Operation 486 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 487 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_81 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81" [src/conv1.cpp:37]   --->   Operation 487 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_81' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 488 [1/1] (0.47ns)   --->   "%tmp_131_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_81, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 488 'mux' 'tmp_131_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 489 [1/1] (0.44ns)   --->   "%select_ln37_3 = select i1 %icmp_ln40, i32 %tmp_131_mid1, i32 %tmp_s" [src/conv1.cpp:37]   --->   Operation 489 'select' 'select_ln37_3' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 490 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82" [src/conv1.cpp:37]   --->   Operation 490 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 491 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82" [src/conv1.cpp:37]   --->   Operation 491 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 492 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_82 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_82" [src/conv1.cpp:37]   --->   Operation 492 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_82' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 493 [1/1] (0.47ns)   --->   "%tmp_132_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_82, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 493 'mux' 'tmp_132_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 494 [1/1] (0.44ns)   --->   "%select_ln37_4 = select i1 %icmp_ln40, i32 %tmp_132_mid1, i32 %tmp_52" [src/conv1.cpp:37]   --->   Operation 494 'select' 'select_ln37_4' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 495 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83" [src/conv1.cpp:37]   --->   Operation 495 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 496 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83" [src/conv1.cpp:37]   --->   Operation 496 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 497 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_83 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_83" [src/conv1.cpp:37]   --->   Operation 497 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_83' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 498 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90" [src/conv1.cpp:37]   --->   Operation 498 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 499 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90" [src/conv1.cpp:37]   --->   Operation 499 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 500 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_90 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_90" [src/conv1.cpp:37]   --->   Operation 500 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_90' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_15 : Operation 501 [1/1] (0.79ns)   --->   "%add_ln54_31 = add i11 %mul_ln54_1, i11 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 501 'add' 'add_ln54_31' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln54_48 = zext i11 %add_ln54_31" [src/conv1.cpp:54]   --->   Operation 502 'zext' 'zext_ln54_48' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_48" [src/conv1.cpp:54]   --->   Operation 503 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_13 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_48" [src/conv1.cpp:54]   --->   Operation 504 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_48" [src/conv1.cpp:54]   --->   Operation 505 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 506 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_30 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3" [src/conv1.cpp:54]   --->   Operation 506 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_30' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 507 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_31 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_12" [src/conv1.cpp:54]   --->   Operation 507 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_31' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 508 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_32 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_21" [src/conv1.cpp:54]   --->   Operation 508 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_32' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 509 [1/1] (0.47ns)   --->   "%tmp_135 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_30, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_31, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_32, i2 %trunc_ln41_2" [src/conv1.cpp:54]   --->   Operation 509 'mux' 'tmp_135' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 510 [1/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 510 'urem' 'urem_ln54' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln54_56 = zext i8 %urem_ln54" [src/conv1.cpp:54]   --->   Operation 511 'zext' 'zext_ln54_56' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 512 [1/1] (0.79ns)   --->   "%add_ln54_39 = add i11 %mul_ln54, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 512 'add' 'add_ln54_39' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln54_57 = zext i11 %add_ln54_39" [src/conv1.cpp:54]   --->   Operation 513 'zext' 'zext_ln54_57' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 514 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_33 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_57" [src/conv1.cpp:54]   --->   Operation 514 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_33' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 515 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_42 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_57" [src/conv1.cpp:54]   --->   Operation 515 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 516 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_51 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_57" [src/conv1.cpp:54]   --->   Operation 516 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_51' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 517 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_60 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_33" [src/conv1.cpp:54]   --->   Operation 517 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_60' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 518 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_61 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_42" [src/conv1.cpp:54]   --->   Operation 518 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_61' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 519 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_62 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_51" [src/conv1.cpp:54]   --->   Operation 519 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_62' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 520 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_90 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_63" [src/conv1.cpp:54]   --->   Operation 520 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_90' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 521 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_91 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_72" [src/conv1.cpp:54]   --->   Operation 521 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_91' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 522 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_92 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_81" [src/conv1.cpp:54]   --->   Operation 522 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_92' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 523 [1/1] (0.47ns)   --->   "%tmp_143 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_90, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_91, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_92, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 523 'mux' 'tmp_143' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 524 [5/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 524 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 525 [6/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 525 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 526 [7/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 526 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 527 [8/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 527 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 528 [9/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 528 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 529 [10/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 529 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 530 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_273 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4" [src/conv1.cpp:54]   --->   Operation 530 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_273' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 531 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_274 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_13" [src/conv1.cpp:54]   --->   Operation 531 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_274' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 532 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_275 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_22" [src/conv1.cpp:54]   --->   Operation 532 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_275' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 533 [11/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 533 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 534 [12/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 534 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 535 [1/1] (0.76ns)   --->   "%empty_362 = add i8 %empty_358, i8 3" [src/conv1.cpp:37]   --->   Operation 535 'add' 'empty_362' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 536 [1/1] (0.00ns)   --->   "%p_cast8 = zext i8 %empty_362" [src/conv1.cpp:37]   --->   Operation 536 'zext' 'p_cast8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 537 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast8" [src/conv1.cpp:37]   --->   Operation 537 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 538 [1/1] (0.76ns)   --->   "%empty_370 = add i8 %empty_358, i8 11" [src/conv1.cpp:37]   --->   Operation 538 'add' 'empty_370' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 539 [1/1] (0.00ns)   --->   "%p_cast16 = zext i8 %empty_370" [src/conv1.cpp:37]   --->   Operation 539 'zext' 'p_cast16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 540 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast16" [src/conv1.cpp:37]   --->   Operation 540 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 541 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast8" [src/conv1.cpp:37]   --->   Operation 541 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 542 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast16" [src/conv1.cpp:37]   --->   Operation 542 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 543 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast8" [src/conv1.cpp:37]   --->   Operation 543 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast16" [src/conv1.cpp:37]   --->   Operation 544 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 545 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4" [src/conv1.cpp:37]   --->   Operation 545 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 546 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4" [src/conv1.cpp:37]   --->   Operation 546 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 547 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_3 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_4" [src/conv1.cpp:37]   --->   Operation 547 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_3' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 548 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11" [src/conv1.cpp:37]   --->   Operation 548 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 549 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11" [src/conv1.cpp:37]   --->   Operation 549 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 550 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_10 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_11" [src/conv1.cpp:37]   --->   Operation 550 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_10' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 551 [1/1] (0.47ns)   --->   "%tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_10, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 551 'mux' 'tmp_61' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 552 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12" [src/conv1.cpp:37]   --->   Operation 552 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 553 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12" [src/conv1.cpp:37]   --->   Operation 553 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 554 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_11 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_12" [src/conv1.cpp:37]   --->   Operation 554 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_11' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 555 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19" [src/conv1.cpp:37]   --->   Operation 555 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 556 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19" [src/conv1.cpp:37]   --->   Operation 556 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 557 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_18 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_19" [src/conv1.cpp:37]   --->   Operation 557 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_18' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 558 [1/1] (0.47ns)   --->   "%tmp_69 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_18, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 558 'mux' 'tmp_69' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [1/1] (0.76ns)   --->   "%empty_458 = add i8 %empty_448, i8 10" [src/conv1.cpp:37]   --->   Operation 559 'add' 'empty_458' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%p_cast101 = zext i8 %empty_458" [src/conv1.cpp:37]   --->   Operation 560 'zext' 'p_cast101' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 561 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast101" [src/conv1.cpp:37]   --->   Operation 561 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 562 [1/1] (0.76ns)   --->   "%empty_466 = add i8 %empty_448, i8 18" [src/conv1.cpp:37]   --->   Operation 562 'add' 'empty_466' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 563 [1/1] (0.00ns)   --->   "%p_cast109 = zext i8 %empty_466" [src/conv1.cpp:37]   --->   Operation 563 'zext' 'p_cast109' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 564 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast109" [src/conv1.cpp:37]   --->   Operation 564 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 565 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast101" [src/conv1.cpp:37]   --->   Operation 565 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 566 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast109" [src/conv1.cpp:37]   --->   Operation 566 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 567 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_91 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast101" [src/conv1.cpp:37]   --->   Operation 567 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_91' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 568 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_99 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast109" [src/conv1.cpp:37]   --->   Operation 568 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_99' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 569 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83" [src/conv1.cpp:37]   --->   Operation 569 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 570 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83" [src/conv1.cpp:37]   --->   Operation 570 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 571 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_83 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_83" [src/conv1.cpp:37]   --->   Operation 571 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_83' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 572 [1/1] (0.47ns)   --->   "%tmp_133_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_83, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 572 'mux' 'tmp_133_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 573 [1/1] (0.44ns)   --->   "%select_ln37_5 = select i1 %icmp_ln40, i32 %tmp_133_mid1, i32 %tmp_53" [src/conv1.cpp:37]   --->   Operation 573 'select' 'select_ln37_5' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 574 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90" [src/conv1.cpp:37]   --->   Operation 574 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 575 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90" [src/conv1.cpp:37]   --->   Operation 575 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 576 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_90 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_90" [src/conv1.cpp:37]   --->   Operation 576 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_90' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 577 [1/1] (0.47ns)   --->   "%tmp_140_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_90, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 577 'mux' 'tmp_140_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 578 [1/1] (0.44ns)   --->   "%select_ln37_12 = select i1 %icmp_ln40, i32 %tmp_140_mid1, i32 %tmp_60" [src/conv1.cpp:37]   --->   Operation 578 'select' 'select_ln37_12' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 579 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91" [src/conv1.cpp:37]   --->   Operation 579 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 580 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91" [src/conv1.cpp:37]   --->   Operation 580 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 581 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_91 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_91" [src/conv1.cpp:37]   --->   Operation 581 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_91' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 582 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99" [src/conv1.cpp:37]   --->   Operation 582 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 583 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99" [src/conv1.cpp:37]   --->   Operation 583 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : Operation 584 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_99 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_99" [src/conv1.cpp:37]   --->   Operation 584 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_99' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 585 '%mul_1 = fmul i32 %select_ln37_3, i32 %tmp_135'
ST_16 : Operation 585 [3/3] (5.25ns)   --->   "%mul_1 = fmul i32 %select_ln37_3, i32 %tmp_135" [src/conv1.cpp:54]   --->   Operation 585 'fmul' 'mul_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 586 [1/1] (0.79ns)   --->   "%add_ln54_40 = add i11 %mul_ln54_1, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 586 'add' 'add_ln54_40' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln54_58 = zext i11 %add_ln54_40" [src/conv1.cpp:54]   --->   Operation 587 'zext' 'zext_ln54_58' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 588 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_34 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_58" [src/conv1.cpp:54]   --->   Operation 588 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_34' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 589 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_43 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_58" [src/conv1.cpp:54]   --->   Operation 589 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 590 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_52 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_58" [src/conv1.cpp:54]   --->   Operation 590 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_52' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 591 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_60 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_33" [src/conv1.cpp:54]   --->   Operation 591 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_60' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 592 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_61 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_42" [src/conv1.cpp:54]   --->   Operation 592 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_61' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 593 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_62 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_51" [src/conv1.cpp:54]   --->   Operation 593 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_62' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 594 [1/1] (0.47ns)   --->   "%tmp_139 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_60, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_61, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_62, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 594 'mux' 'tmp_139' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 595 [1/1] (0.79ns)   --->   "%add_ln54_49 = add i11 %mul_ln54_1, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 595 'add' 'add_ln54_49' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln54_69 = zext i11 %add_ln54_49" [src/conv1.cpp:54]   --->   Operation 596 'zext' 'zext_ln54_69' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 597 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_64 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_69" [src/conv1.cpp:54]   --->   Operation 597 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_64' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 598 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_73 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_69" [src/conv1.cpp:54]   --->   Operation 598 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_73' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 599 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_82 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_69" [src/conv1.cpp:54]   --->   Operation 599 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_82' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 600 [4/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 600 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 601 [5/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 601 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 602 [6/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 602 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 603 [7/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 603 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 604 [8/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 604 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 605 [9/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 605 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 606 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_273 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4" [src/conv1.cpp:54]   --->   Operation 606 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_273' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 607 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_274 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_13" [src/conv1.cpp:54]   --->   Operation 607 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_274' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 608 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_275 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_22" [src/conv1.cpp:54]   --->   Operation 608 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_275' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 609 [1/1] (0.47ns)   --->   "%tmp_158 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_273, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_274, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_275, i2 %trunc_ln41_2" [src/conv1.cpp:54]   --->   Operation 609 'mux' 'tmp_158' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 610 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_276 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_34" [src/conv1.cpp:54]   --->   Operation 610 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_276' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 611 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_277 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_43" [src/conv1.cpp:54]   --->   Operation 611 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_277' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 612 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_278 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_52" [src/conv1.cpp:54]   --->   Operation 612 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_278' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 613 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_279 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_64" [src/conv1.cpp:54]   --->   Operation 613 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_279' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 614 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_280 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_73" [src/conv1.cpp:54]   --->   Operation 614 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_280' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 615 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_281 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_82" [src/conv1.cpp:54]   --->   Operation 615 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_281' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 616 '%mul_1_1_s = fmul i32 %select_ln37_4, i32 %tmp_143'
ST_16 : Operation 616 [3/3] (5.25ns)   --->   "%mul_1_1_s = fmul i32 %select_ln37_4, i32 %tmp_143" [src/conv1.cpp:54]   --->   Operation 616 'fmul' 'mul_1_1_s' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 617 [10/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 617 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 618 '%mul_1_2 = fmul i32 %select_ln37_3, i32 %tmp_143'
ST_16 : Operation 618 [3/3] (5.25ns)   --->   "%mul_1_2 = fmul i32 %select_ln37_3, i32 %tmp_143" [src/conv1.cpp:54]   --->   Operation 618 'fmul' 'mul_1_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 619 [11/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 619 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 620 [1/1] (0.76ns)   --->   "%empty_378 = add i8 %empty_358, i8 19" [src/conv1.cpp:37]   --->   Operation 620 'add' 'empty_378' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 621 [1/1] (0.00ns)   --->   "%p_cast24 = zext i8 %empty_378" [src/conv1.cpp:37]   --->   Operation 621 'zext' 'p_cast24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 622 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast24" [src/conv1.cpp:37]   --->   Operation 622 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 623 [1/1] (0.76ns)   --->   "%empty_386 = add i8 %empty_358, i8 27" [src/conv1.cpp:37]   --->   Operation 623 'add' 'empty_386' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 624 [1/1] (0.00ns)   --->   "%p_cast32 = zext i8 %empty_386" [src/conv1.cpp:37]   --->   Operation 624 'zext' 'p_cast32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 625 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast32" [src/conv1.cpp:37]   --->   Operation 625 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 626 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast24" [src/conv1.cpp:37]   --->   Operation 626 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 627 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast32" [src/conv1.cpp:37]   --->   Operation 627 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 628 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast24" [src/conv1.cpp:37]   --->   Operation 628 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 629 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast32" [src/conv1.cpp:37]   --->   Operation 629 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 630 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4" [src/conv1.cpp:37]   --->   Operation 630 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 631 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4" [src/conv1.cpp:37]   --->   Operation 631 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 632 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_3 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_4" [src/conv1.cpp:37]   --->   Operation 632 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_3' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 633 [1/1] (0.47ns)   --->   "%tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_3, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 633 'mux' 'tmp_54' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 634 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12" [src/conv1.cpp:37]   --->   Operation 634 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 635 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12" [src/conv1.cpp:37]   --->   Operation 635 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 636 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_11 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_12" [src/conv1.cpp:37]   --->   Operation 636 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_11' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 637 [1/1] (0.47ns)   --->   "%tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_11, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 637 'mux' 'tmp_62' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 638 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20" [src/conv1.cpp:37]   --->   Operation 638 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 639 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20" [src/conv1.cpp:37]   --->   Operation 639 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 640 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_19 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_20" [src/conv1.cpp:37]   --->   Operation 640 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_19' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 641 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28" [src/conv1.cpp:37]   --->   Operation 641 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 642 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28" [src/conv1.cpp:37]   --->   Operation 642 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 643 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_27 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_28" [src/conv1.cpp:37]   --->   Operation 643 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_27' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 644 [1/1] (0.76ns)   --->   "%empty_451 = add i8 %empty_448, i8 3" [src/conv1.cpp:37]   --->   Operation 644 'add' 'empty_451' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 645 [1/1] (0.00ns)   --->   "%p_cast94 = zext i8 %empty_451" [src/conv1.cpp:37]   --->   Operation 645 'zext' 'p_cast94' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 646 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast94" [src/conv1.cpp:37]   --->   Operation 646 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 647 [1/1] (0.76ns)   --->   "%empty_459 = add i8 %empty_448, i8 11" [src/conv1.cpp:37]   --->   Operation 647 'add' 'empty_459' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 648 [1/1] (0.00ns)   --->   "%p_cast102 = zext i8 %empty_459" [src/conv1.cpp:37]   --->   Operation 648 'zext' 'p_cast102' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 649 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast102" [src/conv1.cpp:37]   --->   Operation 649 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 650 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast94" [src/conv1.cpp:37]   --->   Operation 650 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 651 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast102" [src/conv1.cpp:37]   --->   Operation 651 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 652 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_84 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast94" [src/conv1.cpp:37]   --->   Operation 652 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_84' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 653 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_92 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast102" [src/conv1.cpp:37]   --->   Operation 653 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_92' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 654 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84" [src/conv1.cpp:37]   --->   Operation 654 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 655 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84" [src/conv1.cpp:37]   --->   Operation 655 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 656 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_84 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_84" [src/conv1.cpp:37]   --->   Operation 656 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_84' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 657 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91" [src/conv1.cpp:37]   --->   Operation 657 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 658 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91" [src/conv1.cpp:37]   --->   Operation 658 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 659 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_91 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_91" [src/conv1.cpp:37]   --->   Operation 659 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_91' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 660 [1/1] (0.47ns)   --->   "%tmp_141_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_91, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 660 'mux' 'tmp_141_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 661 [1/1] (0.44ns)   --->   "%select_ln37_13 = select i1 %icmp_ln40, i32 %tmp_141_mid1, i32 %tmp_61" [src/conv1.cpp:37]   --->   Operation 661 'select' 'select_ln37_13' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 662 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92" [src/conv1.cpp:37]   --->   Operation 662 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 663 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92" [src/conv1.cpp:37]   --->   Operation 663 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 664 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_92 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_92" [src/conv1.cpp:37]   --->   Operation 664 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_92' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 665 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99" [src/conv1.cpp:37]   --->   Operation 665 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 666 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99" [src/conv1.cpp:37]   --->   Operation 666 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 667 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_99 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_99" [src/conv1.cpp:37]   --->   Operation 667 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_99' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_17 : Operation 668 [1/1] (0.47ns)   --->   "%tmp_149_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_99, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 668 'mux' 'tmp_149_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 669 [1/1] (0.44ns)   --->   "%select_ln37_21 = select i1 %icmp_ln40, i32 %tmp_149_mid1, i32 %tmp_69" [src/conv1.cpp:37]   --->   Operation 669 'select' 'select_ln37_21' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 670 [1/1] (0.79ns)   --->   "%add_ln54_32 = add i11 %mul_ln54_25, i11 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 670 'add' 'add_ln54_32' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln54_49 = zext i11 %add_ln54_32" [src/conv1.cpp:54]   --->   Operation 671 'zext' 'zext_ln54_49' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_17 : Operation 672 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_49" [src/conv1.cpp:54]   --->   Operation 672 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_17 : Operation 673 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_49" [src/conv1.cpp:54]   --->   Operation 673 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_17 : Operation 674 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_49" [src/conv1.cpp:54]   --->   Operation 674 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_17 : Operation 675 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %select_ln37_3, i32 %tmp_135" [src/conv1.cpp:54]   --->   Operation 675 'fmul' 'mul_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 676 [1/1] (0.79ns)   --->   "%add_ln54_41 = add i11 %mul_ln54_25, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 676 'add' 'add_ln54_41' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln54_59 = zext i11 %add_ln54_41" [src/conv1.cpp:54]   --->   Operation 677 'zext' 'zext_ln54_59' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_17 : Operation 678 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_35 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_59" [src/conv1.cpp:54]   --->   Operation 678 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_35' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_17 : Operation 679 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_44 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_59" [src/conv1.cpp:54]   --->   Operation 679 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_44' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_17 : Operation 680 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_53 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_59" [src/conv1.cpp:54]   --->   Operation 680 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_53' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 681 '%mul_1_s = fmul i32 %select_ln37_4, i32 %tmp_139'
ST_17 : Operation 681 [3/3] (5.25ns)   --->   "%mul_1_s = fmul i32 %select_ln37_4, i32 %tmp_139" [src/conv1.cpp:54]   --->   Operation 681 'fmul' 'mul_1_s' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 682 '%mul_1_9 = fmul i32 %select_ln37_5, i32 %tmp_143'
ST_17 : Operation 682 [3/3] (5.25ns)   --->   "%mul_1_9 = fmul i32 %select_ln37_5, i32 %tmp_143" [src/conv1.cpp:54]   --->   Operation 682 'fmul' 'mul_1_9' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 683 [3/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 683 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 684 [4/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 684 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 685 [5/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 685 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 686 [6/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 686 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 687 [7/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 687 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 688 [8/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 688 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 689 '%mul_1_16 = fmul i32 %select_ln37_12, i32 %tmp_158'
ST_17 : Operation 689 [3/3] (5.25ns)   --->   "%mul_1_16 = fmul i32 %select_ln37_12, i32 %tmp_158" [src/conv1.cpp:54]   --->   Operation 689 'fmul' 'mul_1_16' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 690 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_276 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_34" [src/conv1.cpp:54]   --->   Operation 690 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_276' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 691 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_277 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_43" [src/conv1.cpp:54]   --->   Operation 691 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_277' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 692 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_278 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_52" [src/conv1.cpp:54]   --->   Operation 692 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_278' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 693 [1/1] (0.47ns)   --->   "%tmp_160 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_276, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_277, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_278, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 693 'mux' 'tmp_160' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 694 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_279 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_64" [src/conv1.cpp:54]   --->   Operation 694 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_279' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 695 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_280 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_73" [src/conv1.cpp:54]   --->   Operation 695 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_280' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 696 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_281 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_82" [src/conv1.cpp:54]   --->   Operation 696 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_281' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 697 [1/1] (0.47ns)   --->   "%tmp_162 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_279, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_280, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_281, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 697 'mux' 'tmp_162' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 698 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_300 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5" [src/conv1.cpp:54]   --->   Operation 698 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_300' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 699 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_301 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_14" [src/conv1.cpp:54]   --->   Operation 699 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_301' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 700 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_302 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_23" [src/conv1.cpp:54]   --->   Operation 700 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_302' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 701 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_303 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_35" [src/conv1.cpp:54]   --->   Operation 701 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_303' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 702 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_304 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_44" [src/conv1.cpp:54]   --->   Operation 702 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_304' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 703 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_305 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_53" [src/conv1.cpp:54]   --->   Operation 703 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_305' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 704 '%mul_1_1 = fmul i32 %select_ln37_3, i32 %tmp_139'
ST_17 : Operation 704 [3/3] (5.25ns)   --->   "%mul_1_1 = fmul i32 %select_ln37_3, i32 %tmp_139" [src/conv1.cpp:54]   --->   Operation 704 'fmul' 'mul_1_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 705 [2/3] (7.01ns)   --->   "%mul_1_1_s = fmul i32 %select_ln37_4, i32 %tmp_143" [src/conv1.cpp:54]   --->   Operation 705 'fmul' 'mul_1_1_s' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 706 [9/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 706 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 707 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %select_ln37_3, i32 %tmp_143" [src/conv1.cpp:54]   --->   Operation 707 'fmul' 'mul_1_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 708 [10/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 708 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 709 [1/1] (0.76ns)   --->   "%empty_363 = add i8 %empty_358, i8 4" [src/conv1.cpp:37]   --->   Operation 709 'add' 'empty_363' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 710 [1/1] (0.00ns)   --->   "%p_cast9 = zext i8 %empty_363" [src/conv1.cpp:37]   --->   Operation 710 'zext' 'p_cast9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 711 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast9" [src/conv1.cpp:37]   --->   Operation 711 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 712 [1/1] (0.76ns)   --->   "%empty_371 = add i8 %empty_358, i8 12" [src/conv1.cpp:37]   --->   Operation 712 'add' 'empty_371' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 713 [1/1] (0.00ns)   --->   "%p_cast17 = zext i8 %empty_371" [src/conv1.cpp:37]   --->   Operation 713 'zext' 'p_cast17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 714 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast17" [src/conv1.cpp:37]   --->   Operation 714 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 715 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast9" [src/conv1.cpp:37]   --->   Operation 715 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 716 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast17" [src/conv1.cpp:37]   --->   Operation 716 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 717 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast9" [src/conv1.cpp:37]   --->   Operation 717 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 718 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast17" [src/conv1.cpp:37]   --->   Operation 718 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 719 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5" [src/conv1.cpp:37]   --->   Operation 719 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 720 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5" [src/conv1.cpp:37]   --->   Operation 720 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 721 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_4 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_5" [src/conv1.cpp:37]   --->   Operation 721 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_4' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 722 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13" [src/conv1.cpp:37]   --->   Operation 722 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 723 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13" [src/conv1.cpp:37]   --->   Operation 723 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 724 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_12 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_13" [src/conv1.cpp:37]   --->   Operation 724 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_12' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 725 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20" [src/conv1.cpp:37]   --->   Operation 725 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 726 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20" [src/conv1.cpp:37]   --->   Operation 726 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 727 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_19 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_20" [src/conv1.cpp:37]   --->   Operation 727 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_19' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 728 [1/1] (0.47ns)   --->   "%tmp_70 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_19, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 728 'mux' 'tmp_70' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 729 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28" [src/conv1.cpp:37]   --->   Operation 729 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 730 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28" [src/conv1.cpp:37]   --->   Operation 730 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 731 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_27 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_28" [src/conv1.cpp:37]   --->   Operation 731 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_27' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 732 [1/1] (0.47ns)   --->   "%tmp_78 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_27, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 732 'mux' 'tmp_78' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 733 [1/1] (0.76ns)   --->   "%empty_467 = add i8 %empty_448, i8 19" [src/conv1.cpp:37]   --->   Operation 733 'add' 'empty_467' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 734 [1/1] (0.00ns)   --->   "%p_cast110 = zext i8 %empty_467" [src/conv1.cpp:37]   --->   Operation 734 'zext' 'p_cast110' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 735 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast110" [src/conv1.cpp:37]   --->   Operation 735 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 736 [1/1] (0.76ns)   --->   "%empty_475 = add i8 %empty_448, i8 27" [src/conv1.cpp:37]   --->   Operation 736 'add' 'empty_475' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 737 [1/1] (0.00ns)   --->   "%p_cast118 = zext i8 %empty_475" [src/conv1.cpp:37]   --->   Operation 737 'zext' 'p_cast118' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 738 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast118" [src/conv1.cpp:37]   --->   Operation 738 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 739 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast110" [src/conv1.cpp:37]   --->   Operation 739 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 740 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast118" [src/conv1.cpp:37]   --->   Operation 740 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 741 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_100 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast110" [src/conv1.cpp:37]   --->   Operation 741 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_100' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 742 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_108 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast118" [src/conv1.cpp:37]   --->   Operation 742 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_108' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 743 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84" [src/conv1.cpp:37]   --->   Operation 743 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 744 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84" [src/conv1.cpp:37]   --->   Operation 744 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 745 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_84 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_84" [src/conv1.cpp:37]   --->   Operation 745 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_84' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 746 [1/1] (0.47ns)   --->   "%tmp_134_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_84, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 746 'mux' 'tmp_134_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 747 [1/1] (0.44ns)   --->   "%select_ln37_6 = select i1 %icmp_ln40, i32 %tmp_134_mid1, i32 %tmp_54" [src/conv1.cpp:37]   --->   Operation 747 'select' 'select_ln37_6' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 748 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92" [src/conv1.cpp:37]   --->   Operation 748 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 749 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92" [src/conv1.cpp:37]   --->   Operation 749 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 750 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_92 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_92" [src/conv1.cpp:37]   --->   Operation 750 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_92' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 751 [1/1] (0.47ns)   --->   "%tmp_142_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_92, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 751 'mux' 'tmp_142_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 752 [1/1] (0.44ns)   --->   "%select_ln37_14 = select i1 %icmp_ln40, i32 %tmp_142_mid1, i32 %tmp_62" [src/conv1.cpp:37]   --->   Operation 752 'select' 'select_ln37_14' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 753 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100" [src/conv1.cpp:37]   --->   Operation 753 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 754 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100" [src/conv1.cpp:37]   --->   Operation 754 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 755 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_100 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_100" [src/conv1.cpp:37]   --->   Operation 755 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_100' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 756 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108" [src/conv1.cpp:37]   --->   Operation 756 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 757 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108" [src/conv1.cpp:37]   --->   Operation 757 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 758 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_108 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_108" [src/conv1.cpp:37]   --->   Operation 758 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_108' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_18 : Operation 759 [1/1] (0.79ns)   --->   "%add_ln54_33 = add i11 %mul_ln54_26, i11 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 759 'add' 'add_ln54_33' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln54_50 = zext i11 %add_ln54_33" [src/conv1.cpp:54]   --->   Operation 760 'zext' 'zext_ln54_50' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_18 : Operation 761 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_6 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_50" [src/conv1.cpp:54]   --->   Operation 761 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_18 : Operation 762 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_50" [src/conv1.cpp:54]   --->   Operation 762 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_18 : Operation 763 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_24 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_50" [src/conv1.cpp:54]   --->   Operation 763 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_18 : Operation 764 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %select_ln37_3, i32 %tmp_135" [src/conv1.cpp:54]   --->   Operation 764 'fmul' 'mul_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 765 [2/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %select_ln37_4, i32 %tmp_139" [src/conv1.cpp:54]   --->   Operation 765 'fmul' 'mul_1_s' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 766 [1/1] (0.79ns)   --->   "%add_ln54_50 = add i11 %mul_ln54_25, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 766 'add' 'add_ln54_50' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln54_70 = zext i11 %add_ln54_50" [src/conv1.cpp:54]   --->   Operation 767 'zext' 'zext_ln54_70' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_18 : Operation 768 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_65 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_70" [src/conv1.cpp:54]   --->   Operation 768 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_65' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_18 : Operation 769 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_74 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_70" [src/conv1.cpp:54]   --->   Operation 769 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_74' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_18 : Operation 770 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_83 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_70" [src/conv1.cpp:54]   --->   Operation 770 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_83' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_18 : Operation 771 [2/3] (7.01ns)   --->   "%mul_1_9 = fmul i32 %select_ln37_5, i32 %tmp_143" [src/conv1.cpp:54]   --->   Operation 771 'fmul' 'mul_1_9' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 772 [2/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 772 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 773 [3/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 773 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 774 [4/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 774 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 775 [5/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 775 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 776 [6/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 776 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 777 [7/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 777 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 778 [2/3] (7.01ns)   --->   "%mul_1_16 = fmul i32 %select_ln37_12, i32 %tmp_158" [src/conv1.cpp:54]   --->   Operation 778 'fmul' 'mul_1_16' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 779 '%mul_1_1259_1 = fmul i32 %select_ln37_13, i32 %tmp_160'
ST_18 : Operation 779 [3/3] (5.25ns)   --->   "%mul_1_1259_1 = fmul i32 %select_ln37_13, i32 %tmp_160" [src/conv1.cpp:54]   --->   Operation 779 'fmul' 'mul_1_1259_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 780 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_300 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5" [src/conv1.cpp:54]   --->   Operation 780 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_300' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 781 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_301 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_14" [src/conv1.cpp:54]   --->   Operation 781 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_301' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 782 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_302 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_23" [src/conv1.cpp:54]   --->   Operation 782 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_302' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 783 [1/1] (0.47ns)   --->   "%tmp_176 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_300, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_301, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_302, i2 %trunc_ln41_2" [src/conv1.cpp:54]   --->   Operation 783 'mux' 'tmp_176' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 784 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_303 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_35" [src/conv1.cpp:54]   --->   Operation 784 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_303' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 785 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_304 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_44" [src/conv1.cpp:54]   --->   Operation 785 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_304' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 786 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_305 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_53" [src/conv1.cpp:54]   --->   Operation 786 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_305' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 787 [1/1] (0.47ns)   --->   "%tmp_178 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_303, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_304, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_305, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 787 'mux' 'tmp_178' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 788 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_306 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_65" [src/conv1.cpp:54]   --->   Operation 788 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_306' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 789 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_307 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_74" [src/conv1.cpp:54]   --->   Operation 789 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_307' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 790 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_308 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_83" [src/conv1.cpp:54]   --->   Operation 790 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_308' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 791 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_327 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6" [src/conv1.cpp:54]   --->   Operation 791 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_327' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 792 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_328 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_15" [src/conv1.cpp:54]   --->   Operation 792 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_328' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 793 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_329 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_24" [src/conv1.cpp:54]   --->   Operation 793 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_329' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 794 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %select_ln37_3, i32 %tmp_139" [src/conv1.cpp:54]   --->   Operation 794 'fmul' 'mul_1_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 795 [1/3] (7.01ns)   --->   "%mul_1_1_s = fmul i32 %select_ln37_4, i32 %tmp_143" [src/conv1.cpp:54]   --->   Operation 795 'fmul' 'mul_1_1_s' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 796 [8/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 796 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 797 '%mul_1_1_1 = fmul i32 %select_ln37_12, i32 %tmp_160'
ST_18 : Operation 797 [3/3] (5.25ns)   --->   "%mul_1_1_1 = fmul i32 %select_ln37_12, i32 %tmp_160" [src/conv1.cpp:54]   --->   Operation 797 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 798 '%mul_1_1_1_1 = fmul i32 %select_ln37_13, i32 %tmp_162'
ST_18 : Operation 798 [3/3] (5.25ns)   --->   "%mul_1_1_1_1 = fmul i32 %select_ln37_13, i32 %tmp_162" [src/conv1.cpp:54]   --->   Operation 798 'fmul' 'mul_1_1_1_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 799 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %select_ln37_3, i32 %tmp_143" [src/conv1.cpp:54]   --->   Operation 799 'fmul' 'mul_1_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 800 [9/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 800 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 801 '%mul_1_2_1 = fmul i32 %select_ln37_12, i32 %tmp_162'
ST_18 : Operation 801 [3/3] (5.25ns)   --->   "%mul_1_2_1 = fmul i32 %select_ln37_12, i32 %tmp_162" [src/conv1.cpp:54]   --->   Operation 801 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 802 [1/1] (0.76ns)   --->   "%empty_379 = add i8 %empty_358, i8 20" [src/conv1.cpp:37]   --->   Operation 802 'add' 'empty_379' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 803 [1/1] (0.00ns)   --->   "%p_cast25 = zext i8 %empty_379" [src/conv1.cpp:37]   --->   Operation 803 'zext' 'p_cast25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 804 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast25" [src/conv1.cpp:37]   --->   Operation 804 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 805 [1/1] (0.76ns)   --->   "%empty_387 = add i8 %empty_358, i8 28" [src/conv1.cpp:37]   --->   Operation 805 'add' 'empty_387' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 806 [1/1] (0.00ns)   --->   "%p_cast33 = zext i8 %empty_387" [src/conv1.cpp:37]   --->   Operation 806 'zext' 'p_cast33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 807 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast33" [src/conv1.cpp:37]   --->   Operation 807 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 808 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast25" [src/conv1.cpp:37]   --->   Operation 808 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 809 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast33" [src/conv1.cpp:37]   --->   Operation 809 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 810 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast25" [src/conv1.cpp:37]   --->   Operation 810 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 811 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast33" [src/conv1.cpp:37]   --->   Operation 811 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 812 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5" [src/conv1.cpp:37]   --->   Operation 812 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 813 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5" [src/conv1.cpp:37]   --->   Operation 813 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 814 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_4 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_5" [src/conv1.cpp:37]   --->   Operation 814 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_4' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 815 [1/1] (0.47ns)   --->   "%tmp_55 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_4, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 815 'mux' 'tmp_55' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 816 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13" [src/conv1.cpp:37]   --->   Operation 816 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 817 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13" [src/conv1.cpp:37]   --->   Operation 817 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 818 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_12 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_13" [src/conv1.cpp:37]   --->   Operation 818 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_12' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 819 [1/1] (0.47ns)   --->   "%tmp_63 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_12, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 819 'mux' 'tmp_63' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 820 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21" [src/conv1.cpp:37]   --->   Operation 820 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 821 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21" [src/conv1.cpp:37]   --->   Operation 821 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 822 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_20 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_21" [src/conv1.cpp:37]   --->   Operation 822 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_20' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 823 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29" [src/conv1.cpp:37]   --->   Operation 823 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 824 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29" [src/conv1.cpp:37]   --->   Operation 824 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 825 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_28 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_29" [src/conv1.cpp:37]   --->   Operation 825 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_28' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 826 [1/1] (0.76ns)   --->   "%empty_452 = add i8 %empty_448, i8 4" [src/conv1.cpp:37]   --->   Operation 826 'add' 'empty_452' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 827 [1/1] (0.00ns)   --->   "%p_cast95 = zext i8 %empty_452" [src/conv1.cpp:37]   --->   Operation 827 'zext' 'p_cast95' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 828 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast95" [src/conv1.cpp:37]   --->   Operation 828 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 829 [1/1] (0.76ns)   --->   "%empty_460 = add i8 %empty_448, i8 12" [src/conv1.cpp:37]   --->   Operation 829 'add' 'empty_460' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 830 [1/1] (0.00ns)   --->   "%p_cast103 = zext i8 %empty_460" [src/conv1.cpp:37]   --->   Operation 830 'zext' 'p_cast103' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 831 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast103" [src/conv1.cpp:37]   --->   Operation 831 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 832 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast95" [src/conv1.cpp:37]   --->   Operation 832 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 833 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast103" [src/conv1.cpp:37]   --->   Operation 833 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 834 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_85 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast95" [src/conv1.cpp:37]   --->   Operation 834 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_85' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 835 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_93 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast103" [src/conv1.cpp:37]   --->   Operation 835 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_93' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 836 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85" [src/conv1.cpp:37]   --->   Operation 836 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 837 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85" [src/conv1.cpp:37]   --->   Operation 837 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 838 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_85 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_85" [src/conv1.cpp:37]   --->   Operation 838 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_85' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 839 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93" [src/conv1.cpp:37]   --->   Operation 839 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 840 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93" [src/conv1.cpp:37]   --->   Operation 840 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 841 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_93 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_93" [src/conv1.cpp:37]   --->   Operation 841 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_93' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 842 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100" [src/conv1.cpp:37]   --->   Operation 842 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 843 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100" [src/conv1.cpp:37]   --->   Operation 843 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 844 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_100 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_100" [src/conv1.cpp:37]   --->   Operation 844 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_100' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 845 [1/1] (0.47ns)   --->   "%tmp_150_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_100, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 845 'mux' 'tmp_150_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 846 [1/1] (0.44ns)   --->   "%select_ln37_22 = select i1 %icmp_ln40, i32 %tmp_150_mid1, i32 %tmp_70" [src/conv1.cpp:37]   --->   Operation 846 'select' 'select_ln37_22' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 847 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108" [src/conv1.cpp:37]   --->   Operation 847 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 848 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108" [src/conv1.cpp:37]   --->   Operation 848 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 849 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_108 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_108" [src/conv1.cpp:37]   --->   Operation 849 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_108' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_19 : Operation 850 [1/1] (0.47ns)   --->   "%tmp_158_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_108, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 850 'mux' 'tmp_158_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 851 [1/1] (0.44ns)   --->   "%select_ln37_30 = select i1 %icmp_ln40, i32 %tmp_158_mid1, i32 %tmp_78" [src/conv1.cpp:37]   --->   Operation 851 'select' 'select_ln37_30' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 852 '%tmp_136 = fadd i32 %mul_1, i32 0'
ST_19 : Operation 852 [4/4] (4.67ns)   --->   "%tmp_136 = fadd i32 %mul_1, i32 0" [src/conv1.cpp:54]   --->   Operation 852 'fadd' 'tmp_136' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 853 [1/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %select_ln37_4, i32 %tmp_139" [src/conv1.cpp:54]   --->   Operation 853 'fmul' 'mul_1_s' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 854 [1/3] (7.01ns)   --->   "%mul_1_9 = fmul i32 %select_ln37_5, i32 %tmp_143" [src/conv1.cpp:54]   --->   Operation 854 'fmul' 'mul_1_9' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 855 [1/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_8, i9 88" [src/conv1.cpp:54]   --->   Operation 855 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln54_78 = zext i9 %urem_ln54_2" [src/conv1.cpp:54]   --->   Operation 856 'zext' 'zext_ln54_78' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 857 [1/1] (0.79ns)   --->   "%add_ln54_57 = add i11 %mul_ln54, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 857 'add' 'add_ln54_57' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln54_79 = zext i11 %add_ln54_57" [src/conv1.cpp:54]   --->   Operation 858 'zext' 'zext_ln54_79' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 859 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_93 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_79" [src/conv1.cpp:54]   --->   Operation 859 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_93' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 860 [1/1] (0.79ns)   --->   "%add_ln54_58 = add i11 %mul_ln54_1, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 860 'add' 'add_ln54_58' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln54_80 = zext i11 %add_ln54_58" [src/conv1.cpp:54]   --->   Operation 861 'zext' 'zext_ln54_80' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 862 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_94 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_80" [src/conv1.cpp:54]   --->   Operation 862 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_94' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 863 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_102 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_79" [src/conv1.cpp:54]   --->   Operation 863 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_102' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 864 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_103 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_80" [src/conv1.cpp:54]   --->   Operation 864 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_103' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 865 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_111 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_79" [src/conv1.cpp:54]   --->   Operation 865 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_111' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 866 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_112 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_80" [src/conv1.cpp:54]   --->   Operation 866 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_112' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 867 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_120 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_93" [src/conv1.cpp:54]   --->   Operation 867 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_120' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 868 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_121 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_102" [src/conv1.cpp:54]   --->   Operation 868 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_121' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 869 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_122 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_111" [src/conv1.cpp:54]   --->   Operation 869 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_122' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 870 [2/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 870 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 871 [3/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 871 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 872 [4/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 872 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 873 [5/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 873 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 874 [6/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 874 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 875 [1/3] (7.01ns)   --->   "%mul_1_16 = fmul i32 %select_ln37_12, i32 %tmp_158" [src/conv1.cpp:54]   --->   Operation 875 'fmul' 'mul_1_16' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 876 [2/3] (7.01ns)   --->   "%mul_1_1259_1 = fmul i32 %select_ln37_13, i32 %tmp_160" [src/conv1.cpp:54]   --->   Operation 876 'fmul' 'mul_1_1259_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 877 '%mul_1_1259_2 = fmul i32 %select_ln37_14, i32 %tmp_162'
ST_19 : Operation 877 [3/3] (5.25ns)   --->   "%mul_1_1259_2 = fmul i32 %select_ln37_14, i32 %tmp_162" [src/conv1.cpp:54]   --->   Operation 877 'fmul' 'mul_1_1259_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 878 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_282 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_94" [src/conv1.cpp:54]   --->   Operation 878 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_282' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 879 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_283 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_103" [src/conv1.cpp:54]   --->   Operation 879 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_283' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 880 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_284 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_112" [src/conv1.cpp:54]   --->   Operation 880 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_284' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 881 '%mul_1_17 = fmul i32 %select_ln37_21, i32 %tmp_176'
ST_19 : Operation 881 [3/3] (5.25ns)   --->   "%mul_1_17 = fmul i32 %select_ln37_21, i32 %tmp_176" [src/conv1.cpp:54]   --->   Operation 881 'fmul' 'mul_1_17' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 882 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_306 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_65" [src/conv1.cpp:54]   --->   Operation 882 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_306' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 883 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_307 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_74" [src/conv1.cpp:54]   --->   Operation 883 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_307' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 884 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_308 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_83" [src/conv1.cpp:54]   --->   Operation 884 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_308' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 885 [1/1] (0.47ns)   --->   "%tmp_180 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_306, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_307, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_308, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 885 'mux' 'tmp_180' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 886 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_327 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6" [src/conv1.cpp:54]   --->   Operation 886 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_327' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 887 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_328 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_15" [src/conv1.cpp:54]   --->   Operation 887 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_328' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 888 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_329 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_24" [src/conv1.cpp:54]   --->   Operation 888 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_329' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 889 [1/1] (0.47ns)   --->   "%tmp_194 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_327, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_328, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_329, i2 %trunc_ln41_2" [src/conv1.cpp:54]   --->   Operation 889 'mux' 'tmp_194' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 890 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %select_ln37_3, i32 %tmp_139" [src/conv1.cpp:54]   --->   Operation 890 'fmul' 'mul_1_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 891 [7/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 891 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 892 [2/3] (7.01ns)   --->   "%mul_1_1_1 = fmul i32 %select_ln37_12, i32 %tmp_160" [src/conv1.cpp:54]   --->   Operation 892 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 893 [2/3] (7.01ns)   --->   "%mul_1_1_1_1 = fmul i32 %select_ln37_13, i32 %tmp_162" [src/conv1.cpp:54]   --->   Operation 893 'fmul' 'mul_1_1_1_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 894 '%mul_1_1_2 = fmul i32 %select_ln37_21, i32 %tmp_178'
ST_19 : Operation 894 [3/3] (5.25ns)   --->   "%mul_1_1_2 = fmul i32 %select_ln37_21, i32 %tmp_178" [src/conv1.cpp:54]   --->   Operation 894 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 895 '%tmp_374 = fadd i32 %mul_1_2, i32 0'
ST_19 : Operation 895 [4/4] (4.67ns)   --->   "%tmp_374 = fadd i32 %mul_1_2, i32 0" [src/conv1.cpp:54]   --->   Operation 895 'fadd' 'tmp_374' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 896 [8/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 896 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 897 [2/3] (7.01ns)   --->   "%mul_1_2_1 = fmul i32 %select_ln37_12, i32 %tmp_162" [src/conv1.cpp:54]   --->   Operation 897 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 898 [1/1] (0.76ns)   --->   "%empty_364 = add i8 %empty_358, i8 5" [src/conv1.cpp:37]   --->   Operation 898 'add' 'empty_364' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 899 [1/1] (0.00ns)   --->   "%p_cast10 = zext i8 %empty_364" [src/conv1.cpp:37]   --->   Operation 899 'zext' 'p_cast10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 900 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast10" [src/conv1.cpp:37]   --->   Operation 900 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 901 [1/1] (0.76ns)   --->   "%empty_395 = add i8 %empty_358, i8 36" [src/conv1.cpp:37]   --->   Operation 901 'add' 'empty_395' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 902 [1/1] (0.00ns)   --->   "%p_cast47 = zext i8 %empty_395" [src/conv1.cpp:37]   --->   Operation 902 'zext' 'p_cast47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 903 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast47" [src/conv1.cpp:37]   --->   Operation 903 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 904 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast10" [src/conv1.cpp:37]   --->   Operation 904 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 905 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast47" [src/conv1.cpp:37]   --->   Operation 905 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 906 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast10" [src/conv1.cpp:37]   --->   Operation 906 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 907 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast47" [src/conv1.cpp:37]   --->   Operation 907 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 908 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6" [src/conv1.cpp:37]   --->   Operation 908 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 909 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6" [src/conv1.cpp:37]   --->   Operation 909 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 910 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_5 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_6" [src/conv1.cpp:37]   --->   Operation 910 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_5' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 911 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21" [src/conv1.cpp:37]   --->   Operation 911 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 912 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21" [src/conv1.cpp:37]   --->   Operation 912 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 913 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_20 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_21" [src/conv1.cpp:37]   --->   Operation 913 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_20' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 914 [1/1] (0.47ns)   --->   "%tmp_71 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_20, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 914 'mux' 'tmp_71' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 915 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29" [src/conv1.cpp:37]   --->   Operation 915 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 916 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29" [src/conv1.cpp:37]   --->   Operation 916 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 917 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_28 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_29" [src/conv1.cpp:37]   --->   Operation 917 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_28' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 918 [1/1] (0.47ns)   --->   "%tmp_79 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_28, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 918 'mux' 'tmp_79' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 919 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37" [src/conv1.cpp:37]   --->   Operation 919 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 920 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37" [src/conv1.cpp:37]   --->   Operation 920 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 921 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_36 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_37" [src/conv1.cpp:37]   --->   Operation 921 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_36' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 922 [1/1] (0.76ns)   --->   "%empty_468 = add i8 %empty_448, i8 20" [src/conv1.cpp:37]   --->   Operation 922 'add' 'empty_468' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 923 [1/1] (0.00ns)   --->   "%p_cast111 = zext i8 %empty_468" [src/conv1.cpp:37]   --->   Operation 923 'zext' 'p_cast111' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 924 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast111" [src/conv1.cpp:37]   --->   Operation 924 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 925 [1/1] (0.76ns)   --->   "%empty_476 = add i8 %empty_448, i8 28" [src/conv1.cpp:37]   --->   Operation 925 'add' 'empty_476' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 926 [1/1] (0.00ns)   --->   "%p_cast119 = zext i8 %empty_476" [src/conv1.cpp:37]   --->   Operation 926 'zext' 'p_cast119' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 927 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast119" [src/conv1.cpp:37]   --->   Operation 927 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 928 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast111" [src/conv1.cpp:37]   --->   Operation 928 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 929 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast119" [src/conv1.cpp:37]   --->   Operation 929 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 930 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_101 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast111" [src/conv1.cpp:37]   --->   Operation 930 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_101' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 931 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_109 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast119" [src/conv1.cpp:37]   --->   Operation 931 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_109' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 932 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85" [src/conv1.cpp:37]   --->   Operation 932 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 933 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85" [src/conv1.cpp:37]   --->   Operation 933 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 934 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_85 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_85" [src/conv1.cpp:37]   --->   Operation 934 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_85' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 935 [1/1] (0.47ns)   --->   "%tmp_135_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_85, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 935 'mux' 'tmp_135_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 936 [1/1] (0.44ns)   --->   "%select_ln37_7 = select i1 %icmp_ln40, i32 %tmp_135_mid1, i32 %tmp_55" [src/conv1.cpp:37]   --->   Operation 936 'select' 'select_ln37_7' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 937 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93" [src/conv1.cpp:37]   --->   Operation 937 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 938 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93" [src/conv1.cpp:37]   --->   Operation 938 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 939 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_93 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_93" [src/conv1.cpp:37]   --->   Operation 939 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_93' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 940 [1/1] (0.47ns)   --->   "%tmp_143_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_93, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 940 'mux' 'tmp_143_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 941 [1/1] (0.44ns)   --->   "%select_ln37_15 = select i1 %icmp_ln40, i32 %tmp_143_mid1, i32 %tmp_63" [src/conv1.cpp:37]   --->   Operation 941 'select' 'select_ln37_15' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 942 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101" [src/conv1.cpp:37]   --->   Operation 942 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 943 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101" [src/conv1.cpp:37]   --->   Operation 943 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 944 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_101 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_101" [src/conv1.cpp:37]   --->   Operation 944 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_101' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 945 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109" [src/conv1.cpp:37]   --->   Operation 945 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 946 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109" [src/conv1.cpp:37]   --->   Operation 946 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 947 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_109 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_109" [src/conv1.cpp:37]   --->   Operation 947 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_109' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_20 : Operation 948 [3/4] (6.43ns)   --->   "%tmp_136 = fadd i32 %mul_1, i32 0" [src/conv1.cpp:54]   --->   Operation 948 'fadd' 'tmp_136' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 949 [1/1] (0.79ns)   --->   "%add_ln54_42 = add i11 %mul_ln54_26, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 949 'add' 'add_ln54_42' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln54_60 = zext i11 %add_ln54_42" [src/conv1.cpp:54]   --->   Operation 950 'zext' 'zext_ln54_60' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 951 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_36 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_60" [src/conv1.cpp:54]   --->   Operation 951 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_36' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 952 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_45 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_60" [src/conv1.cpp:54]   --->   Operation 952 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_45' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 953 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_54 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_60" [src/conv1.cpp:54]   --->   Operation 953 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_54' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 954 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_120 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_93" [src/conv1.cpp:54]   --->   Operation 954 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_120' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 955 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_121 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_102" [src/conv1.cpp:54]   --->   Operation 955 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_121' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 956 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_122 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_111" [src/conv1.cpp:54]   --->   Operation 956 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_122' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 957 [1/1] (0.47ns)   --->   "%tmp_145 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_120, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_121, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_122, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 957 'mux' 'tmp_145' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 958 [1/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 958 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln54_89 = zext i9 %urem_ln54_3" [src/conv1.cpp:54]   --->   Operation 959 'zext' 'zext_ln54_89' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 960 [1/1] (0.79ns)   --->   "%add_ln54_66 = add i11 %mul_ln54, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 960 'add' 'add_ln54_66' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln54_90 = zext i11 %add_ln54_66" [src/conv1.cpp:54]   --->   Operation 961 'zext' 'zext_ln54_90' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 962 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_123 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_90" [src/conv1.cpp:54]   --->   Operation 962 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_123' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 963 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_132 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_90" [src/conv1.cpp:54]   --->   Operation 963 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_132' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 964 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_141 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_90" [src/conv1.cpp:54]   --->   Operation 964 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_141' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 965 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_150 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_123" [src/conv1.cpp:54]   --->   Operation 965 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_150' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 966 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_151 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_132" [src/conv1.cpp:54]   --->   Operation 966 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_151' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 967 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_152 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_141" [src/conv1.cpp:54]   --->   Operation 967 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_152' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 968 [2/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 968 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 969 [3/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 969 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 970 [4/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 970 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 971 [5/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 971 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 972 '%tmp_159 = fadd i32 %mul_1_16, i32 0'
ST_20 : Operation 972 [4/4] (4.67ns)   --->   "%tmp_159 = fadd i32 %mul_1_16, i32 0" [src/conv1.cpp:54]   --->   Operation 972 'fadd' 'tmp_159' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 973 [1/3] (7.01ns)   --->   "%mul_1_1259_1 = fmul i32 %select_ln37_13, i32 %tmp_160" [src/conv1.cpp:54]   --->   Operation 973 'fmul' 'mul_1_1259_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 974 [2/3] (7.01ns)   --->   "%mul_1_1259_2 = fmul i32 %select_ln37_14, i32 %tmp_162" [src/conv1.cpp:54]   --->   Operation 974 'fmul' 'mul_1_1259_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 975 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_282 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_94" [src/conv1.cpp:54]   --->   Operation 975 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_282' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 976 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_283 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_103" [src/conv1.cpp:54]   --->   Operation 976 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_283' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 977 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_284 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_112" [src/conv1.cpp:54]   --->   Operation 977 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_284' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 978 [1/1] (0.47ns)   --->   "%tmp_164 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_282, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_283, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_284, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 978 'mux' 'tmp_164' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 979 [2/3] (7.01ns)   --->   "%mul_1_17 = fmul i32 %select_ln37_21, i32 %tmp_176" [src/conv1.cpp:54]   --->   Operation 979 'fmul' 'mul_1_17' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 980 '%mul_1_2281_1 = fmul i32 %select_ln37_22, i32 %tmp_178'
ST_20 : Operation 980 [3/3] (5.25ns)   --->   "%mul_1_2281_1 = fmul i32 %select_ln37_22, i32 %tmp_178" [src/conv1.cpp:54]   --->   Operation 980 'fmul' 'mul_1_2281_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 981 '%mul_1_3 = fmul i32 %select_ln37_30, i32 %tmp_194'
ST_20 : Operation 981 [3/3] (5.25ns)   --->   "%mul_1_3 = fmul i32 %select_ln37_30, i32 %tmp_194" [src/conv1.cpp:54]   --->   Operation 981 'fmul' 'mul_1_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 982 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_330 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_36" [src/conv1.cpp:54]   --->   Operation 982 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_330' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 983 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_331 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_45" [src/conv1.cpp:54]   --->   Operation 983 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_331' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 984 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_332 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_54" [src/conv1.cpp:54]   --->   Operation 984 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_332' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 985 '%tmp_302 = fadd i32 %mul_1_1, i32 0'
ST_20 : Operation 985 [4/4] (4.67ns)   --->   "%tmp_302 = fadd i32 %mul_1_1, i32 0" [src/conv1.cpp:54]   --->   Operation 985 'fadd' 'tmp_302' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 986 [6/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 986 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 987 [1/3] (7.01ns)   --->   "%mul_1_1_1 = fmul i32 %select_ln37_12, i32 %tmp_160" [src/conv1.cpp:54]   --->   Operation 987 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 988 [1/3] (7.01ns)   --->   "%mul_1_1_1_1 = fmul i32 %select_ln37_13, i32 %tmp_162" [src/conv1.cpp:54]   --->   Operation 988 'fmul' 'mul_1_1_1_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 989 [2/3] (7.01ns)   --->   "%mul_1_1_2 = fmul i32 %select_ln37_21, i32 %tmp_178" [src/conv1.cpp:54]   --->   Operation 989 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 990 '%mul_1_1_2_1 = fmul i32 %select_ln37_22, i32 %tmp_180'
ST_20 : Operation 990 [3/3] (5.25ns)   --->   "%mul_1_1_2_1 = fmul i32 %select_ln37_22, i32 %tmp_180" [src/conv1.cpp:54]   --->   Operation 990 'fmul' 'mul_1_1_2_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 991 [3/4] (6.43ns)   --->   "%tmp_374 = fadd i32 %mul_1_2, i32 0" [src/conv1.cpp:54]   --->   Operation 991 'fadd' 'tmp_374' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 992 [7/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 992 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 993 [1/3] (7.01ns)   --->   "%mul_1_2_1 = fmul i32 %select_ln37_12, i32 %tmp_162" [src/conv1.cpp:54]   --->   Operation 993 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 994 '%mul_1_2_2 = fmul i32 %select_ln37_21, i32 %tmp_180'
ST_20 : Operation 994 [3/3] (5.25ns)   --->   "%mul_1_2_2 = fmul i32 %select_ln37_21, i32 %tmp_180" [src/conv1.cpp:54]   --->   Operation 994 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 995 [1/1] (0.76ns)   --->   "%empty_372 = add i8 %empty_358, i8 13" [src/conv1.cpp:37]   --->   Operation 995 'add' 'empty_372' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 996 [1/1] (0.00ns)   --->   "%p_cast18 = zext i8 %empty_372" [src/conv1.cpp:37]   --->   Operation 996 'zext' 'p_cast18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 997 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast18" [src/conv1.cpp:37]   --->   Operation 997 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 998 [1/1] (0.76ns)   --->   "%empty_380 = add i8 %empty_358, i8 21" [src/conv1.cpp:37]   --->   Operation 998 'add' 'empty_380' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 999 [1/1] (0.00ns)   --->   "%p_cast26 = zext i8 %empty_380" [src/conv1.cpp:37]   --->   Operation 999 'zext' 'p_cast26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1000 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast26" [src/conv1.cpp:37]   --->   Operation 1000 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1001 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast18" [src/conv1.cpp:37]   --->   Operation 1001 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1002 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast26" [src/conv1.cpp:37]   --->   Operation 1002 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1003 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast18" [src/conv1.cpp:37]   --->   Operation 1003 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1004 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast26" [src/conv1.cpp:37]   --->   Operation 1004 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1005 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6" [src/conv1.cpp:37]   --->   Operation 1005 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1006 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6" [src/conv1.cpp:37]   --->   Operation 1006 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1007 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_5 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_6" [src/conv1.cpp:37]   --->   Operation 1007 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_5' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1008 [1/1] (0.47ns)   --->   "%tmp_56 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_5, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1008 'mux' 'tmp_56' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1009 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14" [src/conv1.cpp:37]   --->   Operation 1009 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1010 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14" [src/conv1.cpp:37]   --->   Operation 1010 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1011 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_13 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_14" [src/conv1.cpp:37]   --->   Operation 1011 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_13' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1012 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22" [src/conv1.cpp:37]   --->   Operation 1012 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1013 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22" [src/conv1.cpp:37]   --->   Operation 1013 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1014 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_21 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_22" [src/conv1.cpp:37]   --->   Operation 1014 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_21' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1015 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37" [src/conv1.cpp:37]   --->   Operation 1015 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1016 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37" [src/conv1.cpp:37]   --->   Operation 1016 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1017 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_36 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_37" [src/conv1.cpp:37]   --->   Operation 1017 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_36' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1018 [1/1] (0.47ns)   --->   "%tmp_87 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_36, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1018 'mux' 'tmp_87' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1019 [1/1] (0.76ns)   --->   "%empty_453 = add i8 %empty_448, i8 5" [src/conv1.cpp:37]   --->   Operation 1019 'add' 'empty_453' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1020 [1/1] (0.00ns)   --->   "%p_cast96 = zext i8 %empty_453" [src/conv1.cpp:37]   --->   Operation 1020 'zext' 'p_cast96' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1021 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast96" [src/conv1.cpp:37]   --->   Operation 1021 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1022 [1/1] (0.76ns)   --->   "%empty_484 = add i8 %empty_448, i8 36" [src/conv1.cpp:37]   --->   Operation 1022 'add' 'empty_484' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1023 [1/1] (0.00ns)   --->   "%p_cast127 = zext i8 %empty_484" [src/conv1.cpp:37]   --->   Operation 1023 'zext' 'p_cast127' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1024 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast127" [src/conv1.cpp:37]   --->   Operation 1024 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1025 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast96" [src/conv1.cpp:37]   --->   Operation 1025 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1026 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast127" [src/conv1.cpp:37]   --->   Operation 1026 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1027 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_86 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast96" [src/conv1.cpp:37]   --->   Operation 1027 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_86' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1028 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_117 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast127" [src/conv1.cpp:37]   --->   Operation 1028 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_117' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 1029 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86" [src/conv1.cpp:37]   --->   Operation 1029 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1030 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86" [src/conv1.cpp:37]   --->   Operation 1030 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1031 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_86 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_86" [src/conv1.cpp:37]   --->   Operation 1031 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_86' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1032 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101" [src/conv1.cpp:37]   --->   Operation 1032 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1033 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101" [src/conv1.cpp:37]   --->   Operation 1033 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1034 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_101 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_101" [src/conv1.cpp:37]   --->   Operation 1034 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_101' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1035 [1/1] (0.47ns)   --->   "%tmp_151_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_101, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1035 'mux' 'tmp_151_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1036 [1/1] (0.44ns)   --->   "%select_ln37_23 = select i1 %icmp_ln40, i32 %tmp_151_mid1, i32 %tmp_71" [src/conv1.cpp:37]   --->   Operation 1036 'select' 'select_ln37_23' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1037 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109" [src/conv1.cpp:37]   --->   Operation 1037 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1038 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109" [src/conv1.cpp:37]   --->   Operation 1038 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1039 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_109 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_109" [src/conv1.cpp:37]   --->   Operation 1039 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_109' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1040 [1/1] (0.47ns)   --->   "%tmp_159_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_109, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1040 'mux' 'tmp_159_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1041 [1/1] (0.44ns)   --->   "%select_ln37_31 = select i1 %icmp_ln40, i32 %tmp_159_mid1, i32 %tmp_79" [src/conv1.cpp:37]   --->   Operation 1041 'select' 'select_ln37_31' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1042 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117" [src/conv1.cpp:37]   --->   Operation 1042 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1043 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117" [src/conv1.cpp:37]   --->   Operation 1043 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1044 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_117 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_117" [src/conv1.cpp:37]   --->   Operation 1044 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_117' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_21 : Operation 1045 [2/4] (6.43ns)   --->   "%tmp_136 = fadd i32 %mul_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1045 'fadd' 'tmp_136' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1046 '%mul_1_10 = fmul i32 %select_ln37_6, i32 %tmp_145'
ST_21 : Operation 1046 [3/3] (5.25ns)   --->   "%mul_1_10 = fmul i32 %select_ln37_6, i32 %tmp_145" [src/conv1.cpp:54]   --->   Operation 1046 'fmul' 'mul_1_10' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1047 [1/1] (0.79ns)   --->   "%add_ln54_67 = add i11 %mul_ln54_1, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 1047 'add' 'add_ln54_67' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln54_91 = zext i11 %add_ln54_67" [src/conv1.cpp:54]   --->   Operation 1048 'zext' 'zext_ln54_91' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1049 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_124 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_91" [src/conv1.cpp:54]   --->   Operation 1049 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_124' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1050 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_133 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_91" [src/conv1.cpp:54]   --->   Operation 1050 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_133' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1051 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_142 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_91" [src/conv1.cpp:54]   --->   Operation 1051 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_142' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1052 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_150 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_123" [src/conv1.cpp:54]   --->   Operation 1052 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_150' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1053 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_151 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_132" [src/conv1.cpp:54]   --->   Operation 1053 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_151' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1054 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_152 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_141" [src/conv1.cpp:54]   --->   Operation 1054 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_152' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1055 [1/1] (0.47ns)   --->   "%tmp_147 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_150, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_151, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_152, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 1055 'mux' 'tmp_147' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1056 [1/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1056 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln54_100 = zext i9 %urem_ln54_4" [src/conv1.cpp:54]   --->   Operation 1057 'zext' 'zext_ln54_100' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1058 [1/1] (0.79ns)   --->   "%add_ln54_75 = add i11 %mul_ln54, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 1058 'add' 'add_ln54_75' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln54_101 = zext i11 %add_ln54_75" [src/conv1.cpp:54]   --->   Operation 1059 'zext' 'zext_ln54_101' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1060 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_153 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_101" [src/conv1.cpp:54]   --->   Operation 1060 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_153' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1061 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_162 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_101" [src/conv1.cpp:54]   --->   Operation 1061 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_162' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1062 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_171 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_101" [src/conv1.cpp:54]   --->   Operation 1062 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_171' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1063 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_180 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_153" [src/conv1.cpp:54]   --->   Operation 1063 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_180' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1064 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_181 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_162" [src/conv1.cpp:54]   --->   Operation 1064 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_181' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1065 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_182 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_171" [src/conv1.cpp:54]   --->   Operation 1065 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_182' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1066 [2/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1066 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1067 [3/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1067 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1068 [4/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 1068 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1069 [3/4] (6.43ns)   --->   "%tmp_159 = fadd i32 %mul_1_16, i32 0" [src/conv1.cpp:54]   --->   Operation 1069 'fadd' 'tmp_159' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1070 [1/3] (7.01ns)   --->   "%mul_1_1259_2 = fmul i32 %select_ln37_14, i32 %tmp_162" [src/conv1.cpp:54]   --->   Operation 1070 'fmul' 'mul_1_1259_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1071 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_285 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_124" [src/conv1.cpp:54]   --->   Operation 1071 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_285' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1072 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_286 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_133" [src/conv1.cpp:54]   --->   Operation 1072 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_286' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1073 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_287 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_142" [src/conv1.cpp:54]   --->   Operation 1073 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_287' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1074 [1/3] (7.01ns)   --->   "%mul_1_17 = fmul i32 %select_ln37_21, i32 %tmp_176" [src/conv1.cpp:54]   --->   Operation 1074 'fmul' 'mul_1_17' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1075 [2/3] (7.01ns)   --->   "%mul_1_2281_1 = fmul i32 %select_ln37_22, i32 %tmp_178" [src/conv1.cpp:54]   --->   Operation 1075 'fmul' 'mul_1_2281_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1076 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %select_ln37_30, i32 %tmp_194" [src/conv1.cpp:54]   --->   Operation 1076 'fmul' 'mul_1_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1077 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_330 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_36" [src/conv1.cpp:54]   --->   Operation 1077 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_330' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1078 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_331 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_45" [src/conv1.cpp:54]   --->   Operation 1078 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_331' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1079 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_332 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_54" [src/conv1.cpp:54]   --->   Operation 1079 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_332' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1080 [1/1] (0.47ns)   --->   "%tmp_196 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_330, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_331, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_332, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 1080 'mux' 'tmp_196' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1081 [3/4] (6.43ns)   --->   "%tmp_302 = fadd i32 %mul_1_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1081 'fadd' 'tmp_302' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1082 '%mul_1_1_9 = fmul i32 %select_ln37_5, i32 %tmp_145'
ST_21 : Operation 1082 [3/3] (5.25ns)   --->   "%mul_1_1_9 = fmul i32 %select_ln37_5, i32 %tmp_145" [src/conv1.cpp:54]   --->   Operation 1082 'fmul' 'mul_1_1_9' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1083 [5/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 1083 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1084 '%tmp_310 = fadd i32 %mul_1_1_1, i32 0'
ST_21 : Operation 1084 [4/4] (4.67ns)   --->   "%tmp_310 = fadd i32 %mul_1_1_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1084 'fadd' 'tmp_310' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1085 '%mul_1_1_1_2 = fmul i32 %select_ln37_14, i32 %tmp_164'
ST_21 : Operation 1085 [3/3] (5.25ns)   --->   "%mul_1_1_1_2 = fmul i32 %select_ln37_14, i32 %tmp_164" [src/conv1.cpp:54]   --->   Operation 1085 'fmul' 'mul_1_1_1_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1086 [1/3] (7.01ns)   --->   "%mul_1_1_2 = fmul i32 %select_ln37_21, i32 %tmp_178" [src/conv1.cpp:54]   --->   Operation 1086 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1087 [2/3] (7.01ns)   --->   "%mul_1_1_2_1 = fmul i32 %select_ln37_22, i32 %tmp_180" [src/conv1.cpp:54]   --->   Operation 1087 'fmul' 'mul_1_1_2_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1088 [2/4] (6.43ns)   --->   "%tmp_374 = fadd i32 %mul_1_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1088 'fadd' 'tmp_374' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1089 '%mul_1_2_s = fmul i32 %select_ln37_4, i32 %tmp_145'
ST_21 : Operation 1089 [3/3] (5.25ns)   --->   "%mul_1_2_s = fmul i32 %select_ln37_4, i32 %tmp_145" [src/conv1.cpp:54]   --->   Operation 1089 'fmul' 'mul_1_2_s' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1090 [6/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 1090 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1091 '%tmp_381 = fadd i32 %mul_1_2_1, i32 0'
ST_21 : Operation 1091 [4/4] (4.67ns)   --->   "%tmp_381 = fadd i32 %mul_1_2_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1091 'fadd' 'tmp_381' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1092 '%mul_1_2_1_1 = fmul i32 %select_ln37_13, i32 %tmp_164'
ST_21 : Operation 1092 [3/3] (5.25ns)   --->   "%mul_1_2_1_1 = fmul i32 %select_ln37_13, i32 %tmp_164" [src/conv1.cpp:54]   --->   Operation 1092 'fmul' 'mul_1_2_1_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1093 [2/3] (7.01ns)   --->   "%mul_1_2_2 = fmul i32 %select_ln37_21, i32 %tmp_180" [src/conv1.cpp:54]   --->   Operation 1093 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 1094 [1/1] (0.76ns)   --->   "%empty_388 = add i8 %empty_358, i8 29" [src/conv1.cpp:37]   --->   Operation 1094 'add' 'empty_388' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1095 [1/1] (0.00ns)   --->   "%p_cast34 = zext i8 %empty_388" [src/conv1.cpp:37]   --->   Operation 1095 'zext' 'p_cast34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1096 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast34" [src/conv1.cpp:37]   --->   Operation 1096 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1097 [1/1] (0.76ns)   --->   "%empty_396 = add i8 %empty_358, i8 37" [src/conv1.cpp:37]   --->   Operation 1097 'add' 'empty_396' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1098 [1/1] (0.00ns)   --->   "%p_cast48 = zext i8 %empty_396" [src/conv1.cpp:37]   --->   Operation 1098 'zext' 'p_cast48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1099 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast48" [src/conv1.cpp:37]   --->   Operation 1099 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1100 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast34" [src/conv1.cpp:37]   --->   Operation 1100 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1101 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast48" [src/conv1.cpp:37]   --->   Operation 1101 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1102 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast34" [src/conv1.cpp:37]   --->   Operation 1102 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1103 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast48" [src/conv1.cpp:37]   --->   Operation 1103 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_38' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1104 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14" [src/conv1.cpp:37]   --->   Operation 1104 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1105 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14" [src/conv1.cpp:37]   --->   Operation 1105 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1106 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_13 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_14" [src/conv1.cpp:37]   --->   Operation 1106 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_13' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1107 [1/1] (0.47ns)   --->   "%tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_13, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1107 'mux' 'tmp_64' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1108 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22" [src/conv1.cpp:37]   --->   Operation 1108 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1109 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22" [src/conv1.cpp:37]   --->   Operation 1109 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1110 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_21 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_22" [src/conv1.cpp:37]   --->   Operation 1110 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_21' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1111 [1/1] (0.47ns)   --->   "%tmp_72 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_21, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1111 'mux' 'tmp_72' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1112 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30" [src/conv1.cpp:37]   --->   Operation 1112 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1113 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30" [src/conv1.cpp:37]   --->   Operation 1113 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1114 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_29 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_30" [src/conv1.cpp:37]   --->   Operation 1114 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_29' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1115 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38" [src/conv1.cpp:37]   --->   Operation 1115 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1116 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38" [src/conv1.cpp:37]   --->   Operation 1116 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1117 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_37 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_38" [src/conv1.cpp:37]   --->   Operation 1117 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_37' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1118 [1/1] (0.76ns)   --->   "%empty_461 = add i8 %empty_448, i8 13" [src/conv1.cpp:37]   --->   Operation 1118 'add' 'empty_461' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1119 [1/1] (0.00ns)   --->   "%p_cast104 = zext i8 %empty_461" [src/conv1.cpp:37]   --->   Operation 1119 'zext' 'p_cast104' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1120 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast104" [src/conv1.cpp:37]   --->   Operation 1120 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1121 [1/1] (0.76ns)   --->   "%empty_469 = add i8 %empty_448, i8 21" [src/conv1.cpp:37]   --->   Operation 1121 'add' 'empty_469' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1122 [1/1] (0.00ns)   --->   "%p_cast112 = zext i8 %empty_469" [src/conv1.cpp:37]   --->   Operation 1122 'zext' 'p_cast112' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1123 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast112" [src/conv1.cpp:37]   --->   Operation 1123 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1124 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast104" [src/conv1.cpp:37]   --->   Operation 1124 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1125 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast112" [src/conv1.cpp:37]   --->   Operation 1125 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1126 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_94 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast104" [src/conv1.cpp:37]   --->   Operation 1126 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_94' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1127 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_102 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast112" [src/conv1.cpp:37]   --->   Operation 1127 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_102' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 1128 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86" [src/conv1.cpp:37]   --->   Operation 1128 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1129 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86" [src/conv1.cpp:37]   --->   Operation 1129 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1130 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_86 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_86" [src/conv1.cpp:37]   --->   Operation 1130 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_86' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1131 [1/1] (0.47ns)   --->   "%tmp_136_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_86, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1131 'mux' 'tmp_136_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1132 [1/1] (0.44ns)   --->   "%select_ln37_8 = select i1 %icmp_ln40, i32 %tmp_136_mid1, i32 %tmp_56" [src/conv1.cpp:37]   --->   Operation 1132 'select' 'select_ln37_8' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1133 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94" [src/conv1.cpp:37]   --->   Operation 1133 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1134 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94" [src/conv1.cpp:37]   --->   Operation 1134 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1135 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_94 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_94" [src/conv1.cpp:37]   --->   Operation 1135 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_94' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1136 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102" [src/conv1.cpp:37]   --->   Operation 1136 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1137 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102" [src/conv1.cpp:37]   --->   Operation 1137 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1138 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_102 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_102" [src/conv1.cpp:37]   --->   Operation 1138 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_102' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1139 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117" [src/conv1.cpp:37]   --->   Operation 1139 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1140 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117" [src/conv1.cpp:37]   --->   Operation 1140 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1141 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_117 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_117" [src/conv1.cpp:37]   --->   Operation 1141 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_117' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_22 : Operation 1142 [1/1] (0.47ns)   --->   "%tmp_167_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_117, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1142 'mux' 'tmp_167_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1143 [1/1] (0.44ns)   --->   "%select_ln37_39 = select i1 %icmp_ln40, i32 %tmp_167_mid1, i32 %tmp_87" [src/conv1.cpp:37]   --->   Operation 1143 'select' 'select_ln37_39' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1144 [1/4] (6.43ns)   --->   "%tmp_136 = fadd i32 %mul_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1144 'fadd' 'tmp_136' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1145 [1/1] (0.79ns)   --->   "%add_ln54_51 = add i11 %mul_ln54_26, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 1145 'add' 'add_ln54_51' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln54_71 = zext i11 %add_ln54_51" [src/conv1.cpp:54]   --->   Operation 1146 'zext' 'zext_ln54_71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1147 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_66 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_71" [src/conv1.cpp:54]   --->   Operation 1147 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_66' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1148 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_75 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_71" [src/conv1.cpp:54]   --->   Operation 1148 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_75' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1149 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_84 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_71" [src/conv1.cpp:54]   --->   Operation 1149 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_84' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1150 [1/1] (0.79ns)   --->   "%add_ln54_59 = add i11 %mul_ln54_25, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 1150 'add' 'add_ln54_59' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln54_81 = zext i11 %add_ln54_59" [src/conv1.cpp:54]   --->   Operation 1151 'zext' 'zext_ln54_81' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1152 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_95 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_81" [src/conv1.cpp:54]   --->   Operation 1152 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_95' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1153 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_104 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_81" [src/conv1.cpp:54]   --->   Operation 1153 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_104' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1154 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_113 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_81" [src/conv1.cpp:54]   --->   Operation 1154 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_113' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1155 [2/3] (7.01ns)   --->   "%mul_1_10 = fmul i32 %select_ln37_6, i32 %tmp_145" [src/conv1.cpp:54]   --->   Operation 1155 'fmul' 'mul_1_10' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1156 '%mul_1_11 = fmul i32 %select_ln37_7, i32 %tmp_147'
ST_22 : Operation 1156 [3/3] (5.25ns)   --->   "%mul_1_11 = fmul i32 %select_ln37_7, i32 %tmp_147" [src/conv1.cpp:54]   --->   Operation 1156 'fmul' 'mul_1_11' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1157 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_180 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_153" [src/conv1.cpp:54]   --->   Operation 1157 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_180' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1158 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_181 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_162" [src/conv1.cpp:54]   --->   Operation 1158 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_181' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1159 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_182 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_171" [src/conv1.cpp:54]   --->   Operation 1159 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_182' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1160 [1/1] (0.47ns)   --->   "%tmp_149 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_180, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_181, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_182, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 1160 'mux' 'tmp_149' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1161 [1/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1161 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1162 [2/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1162 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1163 [3/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 1163 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1164 [2/4] (6.43ns)   --->   "%tmp_159 = fadd i32 %mul_1_16, i32 0" [src/conv1.cpp:54]   --->   Operation 1164 'fadd' 'tmp_159' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1165 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_285 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_124" [src/conv1.cpp:54]   --->   Operation 1165 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_285' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1166 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_286 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_133" [src/conv1.cpp:54]   --->   Operation 1166 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_286' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1167 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_287 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_142" [src/conv1.cpp:54]   --->   Operation 1167 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_287' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1168 [1/1] (0.47ns)   --->   "%tmp_166 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_285, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_286, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_287, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 1168 'mux' 'tmp_166' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1169 '%tmp_177 = fadd i32 %mul_1_17, i32 0'
ST_22 : Operation 1169 [4/4] (4.67ns)   --->   "%tmp_177 = fadd i32 %mul_1_17, i32 0" [src/conv1.cpp:54]   --->   Operation 1169 'fadd' 'tmp_177' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1170 [1/3] (7.01ns)   --->   "%mul_1_2281_1 = fmul i32 %select_ln37_22, i32 %tmp_178" [src/conv1.cpp:54]   --->   Operation 1170 'fmul' 'mul_1_2281_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1171 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_309 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_95" [src/conv1.cpp:54]   --->   Operation 1171 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_309' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1172 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_310 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_104" [src/conv1.cpp:54]   --->   Operation 1172 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_310' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1173 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_311 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_113" [src/conv1.cpp:54]   --->   Operation 1173 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_311' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1174 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %select_ln37_30, i32 %tmp_194" [src/conv1.cpp:54]   --->   Operation 1174 'fmul' 'mul_1_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1175 '%mul_1_3_1 = fmul i32 %select_ln37_31, i32 %tmp_196'
ST_22 : Operation 1175 [3/3] (5.25ns)   --->   "%mul_1_3_1 = fmul i32 %select_ln37_31, i32 %tmp_196" [src/conv1.cpp:54]   --->   Operation 1175 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1176 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_333 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_66" [src/conv1.cpp:54]   --->   Operation 1176 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_333' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1177 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_334 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_75" [src/conv1.cpp:54]   --->   Operation 1177 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_334' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1178 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_335 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_84" [src/conv1.cpp:54]   --->   Operation 1178 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_335' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1179 [2/4] (6.43ns)   --->   "%tmp_302 = fadd i32 %mul_1_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1179 'fadd' 'tmp_302' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1180 [2/3] (7.01ns)   --->   "%mul_1_1_9 = fmul i32 %select_ln37_5, i32 %tmp_145" [src/conv1.cpp:54]   --->   Operation 1180 'fmul' 'mul_1_1_9' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1181 '%mul_1_1_10 = fmul i32 %select_ln37_6, i32 %tmp_147'
ST_22 : Operation 1181 [3/3] (5.25ns)   --->   "%mul_1_1_10 = fmul i32 %select_ln37_6, i32 %tmp_147" [src/conv1.cpp:54]   --->   Operation 1181 'fmul' 'mul_1_1_10' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1182 [4/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 1182 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1183 [3/4] (6.43ns)   --->   "%tmp_310 = fadd i32 %mul_1_1_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1183 'fadd' 'tmp_310' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1184 [2/3] (7.01ns)   --->   "%mul_1_1_1_2 = fmul i32 %select_ln37_14, i32 %tmp_164" [src/conv1.cpp:54]   --->   Operation 1184 'fmul' 'mul_1_1_1_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1185 '%tmp_318 = fadd i32 %mul_1_1_2, i32 0'
ST_22 : Operation 1185 [4/4] (4.67ns)   --->   "%tmp_318 = fadd i32 %mul_1_1_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1185 'fadd' 'tmp_318' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1186 [1/3] (7.01ns)   --->   "%mul_1_1_2_1 = fmul i32 %select_ln37_22, i32 %tmp_180" [src/conv1.cpp:54]   --->   Operation 1186 'fmul' 'mul_1_1_2_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1187 '%mul_1_1_3 = fmul i32 %select_ln37_30, i32 %tmp_196'
ST_22 : Operation 1187 [3/3] (5.25ns)   --->   "%mul_1_1_3 = fmul i32 %select_ln37_30, i32 %tmp_196" [src/conv1.cpp:54]   --->   Operation 1187 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1188 [1/4] (6.43ns)   --->   "%tmp_374 = fadd i32 %mul_1_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1188 'fadd' 'tmp_374' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1189 [2/3] (7.01ns)   --->   "%mul_1_2_s = fmul i32 %select_ln37_4, i32 %tmp_145" [src/conv1.cpp:54]   --->   Operation 1189 'fmul' 'mul_1_2_s' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1190 '%mul_1_2_9 = fmul i32 %select_ln37_5, i32 %tmp_147'
ST_22 : Operation 1190 [3/3] (5.25ns)   --->   "%mul_1_2_9 = fmul i32 %select_ln37_5, i32 %tmp_147" [src/conv1.cpp:54]   --->   Operation 1190 'fmul' 'mul_1_2_9' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1191 [5/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 1191 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1192 [3/4] (6.43ns)   --->   "%tmp_381 = fadd i32 %mul_1_2_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1192 'fadd' 'tmp_381' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1193 [2/3] (7.01ns)   --->   "%mul_1_2_1_1 = fmul i32 %select_ln37_13, i32 %tmp_164" [src/conv1.cpp:54]   --->   Operation 1193 'fmul' 'mul_1_2_1_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1194 [1/3] (7.01ns)   --->   "%mul_1_2_2 = fmul i32 %select_ln37_21, i32 %tmp_180" [src/conv1.cpp:54]   --->   Operation 1194 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 1195 [1/1] (0.76ns)   --->   "%empty_365 = add i8 %empty_358, i8 6" [src/conv1.cpp:37]   --->   Operation 1195 'add' 'empty_365' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1196 [1/1] (0.00ns)   --->   "%p_cast11 = zext i8 %empty_365" [src/conv1.cpp:37]   --->   Operation 1196 'zext' 'p_cast11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1197 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast11" [src/conv1.cpp:37]   --->   Operation 1197 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1198 [1/1] (0.76ns)   --->   "%empty_404 = add i8 %empty_358, i8 45" [src/conv1.cpp:37]   --->   Operation 1198 'add' 'empty_404' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1199 [1/1] (0.00ns)   --->   "%p_cast56 = zext i8 %empty_404" [src/conv1.cpp:37]   --->   Operation 1199 'zext' 'p_cast56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1200 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast56" [src/conv1.cpp:37]   --->   Operation 1200 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1201 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast11" [src/conv1.cpp:37]   --->   Operation 1201 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1202 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast56" [src/conv1.cpp:37]   --->   Operation 1202 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1203 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast11" [src/conv1.cpp:37]   --->   Operation 1203 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1204 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast56" [src/conv1.cpp:37]   --->   Operation 1204 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1205 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7" [src/conv1.cpp:37]   --->   Operation 1205 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1206 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7" [src/conv1.cpp:37]   --->   Operation 1206 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1207 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_6 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_7" [src/conv1.cpp:37]   --->   Operation 1207 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_6' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1208 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30" [src/conv1.cpp:37]   --->   Operation 1208 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1209 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30" [src/conv1.cpp:37]   --->   Operation 1209 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1210 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_29 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_30" [src/conv1.cpp:37]   --->   Operation 1210 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_29' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1211 [1/1] (0.47ns)   --->   "%tmp_80 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_29, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1211 'mux' 'tmp_80' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1212 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38" [src/conv1.cpp:37]   --->   Operation 1212 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1213 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38" [src/conv1.cpp:37]   --->   Operation 1213 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1214 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_37 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_38" [src/conv1.cpp:37]   --->   Operation 1214 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_37' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1215 [1/1] (0.47ns)   --->   "%tmp_88 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_37, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1215 'mux' 'tmp_88' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1216 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46" [src/conv1.cpp:37]   --->   Operation 1216 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1217 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46" [src/conv1.cpp:37]   --->   Operation 1217 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1218 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_45 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_46" [src/conv1.cpp:37]   --->   Operation 1218 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_45' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1219 [1/1] (0.76ns)   --->   "%empty_477 = add i8 %empty_448, i8 29" [src/conv1.cpp:37]   --->   Operation 1219 'add' 'empty_477' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1220 [1/1] (0.00ns)   --->   "%p_cast120 = zext i8 %empty_477" [src/conv1.cpp:37]   --->   Operation 1220 'zext' 'p_cast120' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1221 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast120" [src/conv1.cpp:37]   --->   Operation 1221 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1222 [1/1] (0.76ns)   --->   "%empty_485 = add i8 %empty_448, i8 37" [src/conv1.cpp:37]   --->   Operation 1222 'add' 'empty_485' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1223 [1/1] (0.00ns)   --->   "%p_cast128 = zext i8 %empty_485" [src/conv1.cpp:37]   --->   Operation 1223 'zext' 'p_cast128' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1224 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast128" [src/conv1.cpp:37]   --->   Operation 1224 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1225 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast120" [src/conv1.cpp:37]   --->   Operation 1225 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1226 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast128" [src/conv1.cpp:37]   --->   Operation 1226 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1227 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_110 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast120" [src/conv1.cpp:37]   --->   Operation 1227 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_110' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1228 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_118 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast128" [src/conv1.cpp:37]   --->   Operation 1228 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_118' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 1229 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94" [src/conv1.cpp:37]   --->   Operation 1229 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1230 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94" [src/conv1.cpp:37]   --->   Operation 1230 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1231 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_94 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_94" [src/conv1.cpp:37]   --->   Operation 1231 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_94' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1232 [1/1] (0.47ns)   --->   "%tmp_144_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_94, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1232 'mux' 'tmp_144_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1233 [1/1] (0.44ns)   --->   "%select_ln37_16 = select i1 %icmp_ln40, i32 %tmp_144_mid1, i32 %tmp_64" [src/conv1.cpp:37]   --->   Operation 1233 'select' 'select_ln37_16' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1234 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102" [src/conv1.cpp:37]   --->   Operation 1234 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1235 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102" [src/conv1.cpp:37]   --->   Operation 1235 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1236 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_102 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_102" [src/conv1.cpp:37]   --->   Operation 1236 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_102' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1237 [1/1] (0.47ns)   --->   "%tmp_152_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_102, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1237 'mux' 'tmp_152_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1238 [1/1] (0.44ns)   --->   "%select_ln37_24 = select i1 %icmp_ln40, i32 %tmp_152_mid1, i32 %tmp_72" [src/conv1.cpp:37]   --->   Operation 1238 'select' 'select_ln37_24' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1239 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110" [src/conv1.cpp:37]   --->   Operation 1239 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1240 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110" [src/conv1.cpp:37]   --->   Operation 1240 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1241 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_110 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_110" [src/conv1.cpp:37]   --->   Operation 1241 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_110' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1242 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118" [src/conv1.cpp:37]   --->   Operation 1242 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1243 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118" [src/conv1.cpp:37]   --->   Operation 1243 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1244 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_118 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_118" [src/conv1.cpp:37]   --->   Operation 1244 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_118' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_23 : Operation 1245 [1/1] (0.79ns)   --->   "%add_ln54_34 = add i11 %mul_ln54_27, i11 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 1245 'add' 'add_ln54_34' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1246 [1/1] (0.00ns)   --->   "%zext_ln54_51 = zext i11 %add_ln54_34" [src/conv1.cpp:54]   --->   Operation 1246 'zext' 'zext_ln54_51' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1247 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_7 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_51" [src/conv1.cpp:54]   --->   Operation 1247 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1248 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_16 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_51" [src/conv1.cpp:54]   --->   Operation 1248 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1249 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_25 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_51" [src/conv1.cpp:54]   --->   Operation 1249 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1250 [1/1] (0.79ns)   --->   "%add_ln54_43 = add i11 %mul_ln54_27, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 1250 'add' 'add_ln54_43' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln54_61 = zext i11 %add_ln54_43" [src/conv1.cpp:54]   --->   Operation 1251 'zext' 'zext_ln54_61' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1252 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_37 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_61" [src/conv1.cpp:54]   --->   Operation 1252 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1253 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_46 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_61" [src/conv1.cpp:54]   --->   Operation 1253 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1254 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_55 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_61" [src/conv1.cpp:54]   --->   Operation 1254 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_55' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1255 '%tmp_140 = fadd i32 %tmp_136, i32 %mul_1_s'
ST_23 : Operation 1255 [4/4] (4.67ns)   --->   "%tmp_140 = fadd i32 %tmp_136, i32 %mul_1_s" [src/conv1.cpp:54]   --->   Operation 1255 'fadd' 'tmp_140' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1256 [1/3] (7.01ns)   --->   "%mul_1_10 = fmul i32 %select_ln37_6, i32 %tmp_145" [src/conv1.cpp:54]   --->   Operation 1256 'fmul' 'mul_1_10' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1257 [2/3] (7.01ns)   --->   "%mul_1_11 = fmul i32 %select_ln37_7, i32 %tmp_147" [src/conv1.cpp:54]   --->   Operation 1257 'fmul' 'mul_1_11' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1258 [1/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1258 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1259 [2/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 1259 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1260 [1/4] (6.43ns)   --->   "%tmp_159 = fadd i32 %mul_1_16, i32 0" [src/conv1.cpp:54]   --->   Operation 1260 'fadd' 'tmp_159' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1261 '%mul_1_1259_3 = fmul i32 %select_ln37_15, i32 %tmp_164'
ST_23 : Operation 1261 [3/3] (5.25ns)   --->   "%mul_1_1259_3 = fmul i32 %select_ln37_15, i32 %tmp_164" [src/conv1.cpp:54]   --->   Operation 1261 'fmul' 'mul_1_1259_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1262 [3/4] (6.43ns)   --->   "%tmp_177 = fadd i32 %mul_1_17, i32 0" [src/conv1.cpp:54]   --->   Operation 1262 'fadd' 'tmp_177' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1263 '%mul_1_2281_2 = fmul i32 %select_ln37_23, i32 %tmp_180'
ST_23 : Operation 1263 [3/3] (5.25ns)   --->   "%mul_1_2281_2 = fmul i32 %select_ln37_23, i32 %tmp_180" [src/conv1.cpp:54]   --->   Operation 1263 'fmul' 'mul_1_2281_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1264 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_309 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_95" [src/conv1.cpp:54]   --->   Operation 1264 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_309' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1265 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_310 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_104" [src/conv1.cpp:54]   --->   Operation 1265 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_310' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1266 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_311 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_113" [src/conv1.cpp:54]   --->   Operation 1266 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_311' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1267 [1/1] (0.47ns)   --->   "%tmp_182 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_309, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_310, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_311, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 1267 'mux' 'tmp_182' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1268 '%tmp_195 = fadd i32 %mul_1_3, i32 0'
ST_23 : Operation 1268 [4/4] (4.67ns)   --->   "%tmp_195 = fadd i32 %mul_1_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1268 'fadd' 'tmp_195' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1269 [2/3] (7.01ns)   --->   "%mul_1_3_1 = fmul i32 %select_ln37_31, i32 %tmp_196" [src/conv1.cpp:54]   --->   Operation 1269 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1270 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_333 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_66" [src/conv1.cpp:54]   --->   Operation 1270 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_333' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1271 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_334 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_75" [src/conv1.cpp:54]   --->   Operation 1271 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_334' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1272 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_335 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_84" [src/conv1.cpp:54]   --->   Operation 1272 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_335' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1273 [1/1] (0.47ns)   --->   "%tmp_198 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_333, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_334, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_335, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 1273 'mux' 'tmp_198' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1274 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_354 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7" [src/conv1.cpp:54]   --->   Operation 1274 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_354' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1275 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_355 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_16" [src/conv1.cpp:54]   --->   Operation 1275 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_355' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1276 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_356 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_25" [src/conv1.cpp:54]   --->   Operation 1276 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_356' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1277 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_357 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_37" [src/conv1.cpp:54]   --->   Operation 1277 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_357' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1278 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_358 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_46" [src/conv1.cpp:54]   --->   Operation 1278 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_358' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1279 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_359 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_55" [src/conv1.cpp:54]   --->   Operation 1279 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_359' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1280 [1/4] (6.43ns)   --->   "%tmp_302 = fadd i32 %mul_1_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1280 'fadd' 'tmp_302' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1281 [1/3] (7.01ns)   --->   "%mul_1_1_9 = fmul i32 %select_ln37_5, i32 %tmp_145" [src/conv1.cpp:54]   --->   Operation 1281 'fmul' 'mul_1_1_9' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1282 [2/3] (7.01ns)   --->   "%mul_1_1_10 = fmul i32 %select_ln37_6, i32 %tmp_147" [src/conv1.cpp:54]   --->   Operation 1282 'fmul' 'mul_1_1_10' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1283 '%mul_1_1_11 = fmul i32 %select_ln37_7, i32 %tmp_149'
ST_23 : Operation 1283 [3/3] (5.25ns)   --->   "%mul_1_1_11 = fmul i32 %select_ln37_7, i32 %tmp_149" [src/conv1.cpp:54]   --->   Operation 1283 'fmul' 'mul_1_1_11' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1284 [3/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 1284 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1285 [2/4] (6.43ns)   --->   "%tmp_310 = fadd i32 %mul_1_1_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1285 'fadd' 'tmp_310' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1286 [1/3] (7.01ns)   --->   "%mul_1_1_1_2 = fmul i32 %select_ln37_14, i32 %tmp_164" [src/conv1.cpp:54]   --->   Operation 1286 'fmul' 'mul_1_1_1_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1287 [3/4] (6.43ns)   --->   "%tmp_318 = fadd i32 %mul_1_1_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1287 'fadd' 'tmp_318' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1288 [2/3] (7.01ns)   --->   "%mul_1_1_3 = fmul i32 %select_ln37_30, i32 %tmp_196" [src/conv1.cpp:54]   --->   Operation 1288 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1289 [1/3] (7.01ns)   --->   "%mul_1_2_s = fmul i32 %select_ln37_4, i32 %tmp_145" [src/conv1.cpp:54]   --->   Operation 1289 'fmul' 'mul_1_2_s' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1290 [2/3] (7.01ns)   --->   "%mul_1_2_9 = fmul i32 %select_ln37_5, i32 %tmp_147" [src/conv1.cpp:54]   --->   Operation 1290 'fmul' 'mul_1_2_9' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1291 '%mul_1_2_10 = fmul i32 %select_ln37_6, i32 %tmp_149'
ST_23 : Operation 1291 [3/3] (5.25ns)   --->   "%mul_1_2_10 = fmul i32 %select_ln37_6, i32 %tmp_149" [src/conv1.cpp:54]   --->   Operation 1291 'fmul' 'mul_1_2_10' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1292 [4/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 1292 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1293 [2/4] (6.43ns)   --->   "%tmp_381 = fadd i32 %mul_1_2_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1293 'fadd' 'tmp_381' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1294 [1/3] (7.01ns)   --->   "%mul_1_2_1_1 = fmul i32 %select_ln37_13, i32 %tmp_164" [src/conv1.cpp:54]   --->   Operation 1294 'fmul' 'mul_1_2_1_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1295 '%mul_1_2_1_2 = fmul i32 %select_ln37_14, i32 %tmp_166'
ST_23 : Operation 1295 [3/3] (5.25ns)   --->   "%mul_1_2_1_2 = fmul i32 %select_ln37_14, i32 %tmp_166" [src/conv1.cpp:54]   --->   Operation 1295 'fmul' 'mul_1_2_1_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1296 '%tmp_388 = fadd i32 %mul_1_2_2, i32 0'
ST_23 : Operation 1296 [4/4] (4.67ns)   --->   "%tmp_388 = fadd i32 %mul_1_2_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1296 'fadd' 'tmp_388' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 1297 [1/1] (0.76ns)   --->   "%empty_373 = add i8 %empty_358, i8 14" [src/conv1.cpp:37]   --->   Operation 1297 'add' 'empty_373' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1298 [1/1] (0.00ns)   --->   "%p_cast19 = zext i8 %empty_373" [src/conv1.cpp:37]   --->   Operation 1298 'zext' 'p_cast19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1299 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast19" [src/conv1.cpp:37]   --->   Operation 1299 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1300 [1/1] (0.76ns)   --->   "%empty_381 = add i8 %empty_358, i8 22" [src/conv1.cpp:37]   --->   Operation 1300 'add' 'empty_381' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1301 [1/1] (0.00ns)   --->   "%p_cast27 = zext i8 %empty_381" [src/conv1.cpp:37]   --->   Operation 1301 'zext' 'p_cast27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1302 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast27" [src/conv1.cpp:37]   --->   Operation 1302 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1303 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast19" [src/conv1.cpp:37]   --->   Operation 1303 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1304 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast27" [src/conv1.cpp:37]   --->   Operation 1304 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1305 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast19" [src/conv1.cpp:37]   --->   Operation 1305 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1306 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast27" [src/conv1.cpp:37]   --->   Operation 1306 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1307 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7" [src/conv1.cpp:37]   --->   Operation 1307 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1308 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7" [src/conv1.cpp:37]   --->   Operation 1308 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1309 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_6 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_7" [src/conv1.cpp:37]   --->   Operation 1309 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_6' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1310 [1/1] (0.47ns)   --->   "%tmp_57 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_6, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1310 'mux' 'tmp_57' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1311 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15" [src/conv1.cpp:37]   --->   Operation 1311 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1312 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15" [src/conv1.cpp:37]   --->   Operation 1312 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1313 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_14 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_15" [src/conv1.cpp:37]   --->   Operation 1313 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_14' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1314 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23" [src/conv1.cpp:37]   --->   Operation 1314 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1315 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23" [src/conv1.cpp:37]   --->   Operation 1315 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1316 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_22 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_23" [src/conv1.cpp:37]   --->   Operation 1316 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_22' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1317 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46" [src/conv1.cpp:37]   --->   Operation 1317 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1318 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46" [src/conv1.cpp:37]   --->   Operation 1318 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1319 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_45 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_46" [src/conv1.cpp:37]   --->   Operation 1319 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_45' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1320 [1/1] (0.47ns)   --->   "%tmp_96 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_45, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1320 'mux' 'tmp_96' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1321 [1/1] (0.76ns)   --->   "%empty_454 = add i8 %empty_448, i8 6" [src/conv1.cpp:37]   --->   Operation 1321 'add' 'empty_454' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1322 [1/1] (0.00ns)   --->   "%p_cast97 = zext i8 %empty_454" [src/conv1.cpp:37]   --->   Operation 1322 'zext' 'p_cast97' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1323 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast97" [src/conv1.cpp:37]   --->   Operation 1323 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1324 [1/1] (0.76ns)   --->   "%empty_493 = add i8 %empty_448, i8 45" [src/conv1.cpp:37]   --->   Operation 1324 'add' 'empty_493' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1325 [1/1] (0.00ns)   --->   "%p_cast136 = zext i8 %empty_493" [src/conv1.cpp:37]   --->   Operation 1325 'zext' 'p_cast136' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1326 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast136" [src/conv1.cpp:37]   --->   Operation 1326 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1327 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast97" [src/conv1.cpp:37]   --->   Operation 1327 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1328 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast136" [src/conv1.cpp:37]   --->   Operation 1328 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1329 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_87 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast97" [src/conv1.cpp:37]   --->   Operation 1329 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_87' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1330 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_126 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast136" [src/conv1.cpp:37]   --->   Operation 1330 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_126' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 1331 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87" [src/conv1.cpp:37]   --->   Operation 1331 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1332 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87" [src/conv1.cpp:37]   --->   Operation 1332 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1333 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_87 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_87" [src/conv1.cpp:37]   --->   Operation 1333 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_87' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1334 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110" [src/conv1.cpp:37]   --->   Operation 1334 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1335 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110" [src/conv1.cpp:37]   --->   Operation 1335 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1336 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_110 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_110" [src/conv1.cpp:37]   --->   Operation 1336 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_110' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1337 [1/1] (0.47ns)   --->   "%tmp_160_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_110, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1337 'mux' 'tmp_160_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1338 [1/1] (0.44ns)   --->   "%select_ln37_32 = select i1 %icmp_ln40, i32 %tmp_160_mid1, i32 %tmp_80" [src/conv1.cpp:37]   --->   Operation 1338 'select' 'select_ln37_32' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1339 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118" [src/conv1.cpp:37]   --->   Operation 1339 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1340 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118" [src/conv1.cpp:37]   --->   Operation 1340 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1341 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_118 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_118" [src/conv1.cpp:37]   --->   Operation 1341 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_118' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1342 [1/1] (0.47ns)   --->   "%tmp_168_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_118, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1342 'mux' 'tmp_168_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1343 [1/1] (0.44ns)   --->   "%select_ln37_40 = select i1 %icmp_ln40, i32 %tmp_168_mid1, i32 %tmp_88" [src/conv1.cpp:37]   --->   Operation 1343 'select' 'select_ln37_40' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1344 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126" [src/conv1.cpp:37]   --->   Operation 1344 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1345 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126" [src/conv1.cpp:37]   --->   Operation 1345 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1346 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_126 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_126" [src/conv1.cpp:37]   --->   Operation 1346 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_126' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_24 : Operation 1347 [3/4] (6.43ns)   --->   "%tmp_140 = fadd i32 %tmp_136, i32 %mul_1_s" [src/conv1.cpp:54]   --->   Operation 1347 'fadd' 'tmp_140' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1348 [1/3] (7.01ns)   --->   "%mul_1_11 = fmul i32 %select_ln37_7, i32 %tmp_147" [src/conv1.cpp:54]   --->   Operation 1348 'fmul' 'mul_1_11' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1349 [1/1] (0.79ns)   --->   "%add_ln54_76 = add i11 %mul_ln54_1, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 1349 'add' 'add_ln54_76' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1350 [1/1] (0.00ns)   --->   "%zext_ln54_102 = zext i11 %add_ln54_76" [src/conv1.cpp:54]   --->   Operation 1350 'zext' 'zext_ln54_102' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1351 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_154 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_102" [src/conv1.cpp:54]   --->   Operation 1351 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_154' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1352 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_163 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_102" [src/conv1.cpp:54]   --->   Operation 1352 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_163' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1353 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_172 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_102" [src/conv1.cpp:54]   --->   Operation 1353 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_172' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln54_111 = zext i9 %urem_ln54_5" [src/conv1.cpp:54]   --->   Operation 1354 'zext' 'zext_ln54_111' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1355 [1/1] (0.79ns)   --->   "%add_ln54_84 = add i11 %mul_ln54, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 1355 'add' 'add_ln54_84' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln54_112 = zext i11 %add_ln54_84" [src/conv1.cpp:54]   --->   Operation 1356 'zext' 'zext_ln54_112' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1357 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_183 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_112" [src/conv1.cpp:54]   --->   Operation 1357 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_183' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1358 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_192 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_112" [src/conv1.cpp:54]   --->   Operation 1358 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_192' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1359 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_201 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_112" [src/conv1.cpp:54]   --->   Operation 1359 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_201' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1360 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_210 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_183" [src/conv1.cpp:54]   --->   Operation 1360 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_210' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1361 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_211 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_192" [src/conv1.cpp:54]   --->   Operation 1361 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_211' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1362 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_212 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_201" [src/conv1.cpp:54]   --->   Operation 1362 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_212' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1363 [1/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_9, i9 88" [src/conv1.cpp:54]   --->   Operation 1363 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1364 '%tmp_161 = fadd i32 %tmp_159, i32 %mul_1_1259_1'
ST_24 : Operation 1364 [4/4] (4.67ns)   --->   "%tmp_161 = fadd i32 %tmp_159, i32 %mul_1_1259_1" [src/conv1.cpp:54]   --->   Operation 1364 'fadd' 'tmp_161' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1365 [2/3] (7.01ns)   --->   "%mul_1_1259_3 = fmul i32 %select_ln37_15, i32 %tmp_164" [src/conv1.cpp:54]   --->   Operation 1365 'fmul' 'mul_1_1259_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1366 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_288 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_154" [src/conv1.cpp:54]   --->   Operation 1366 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_288' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1367 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_289 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_163" [src/conv1.cpp:54]   --->   Operation 1367 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_289' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1368 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_290 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_172" [src/conv1.cpp:54]   --->   Operation 1368 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_290' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1369 [2/4] (6.43ns)   --->   "%tmp_177 = fadd i32 %mul_1_17, i32 0" [src/conv1.cpp:54]   --->   Operation 1369 'fadd' 'tmp_177' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1370 [2/3] (7.01ns)   --->   "%mul_1_2281_2 = fmul i32 %select_ln37_23, i32 %tmp_180" [src/conv1.cpp:54]   --->   Operation 1370 'fmul' 'mul_1_2281_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1371 [3/4] (6.43ns)   --->   "%tmp_195 = fadd i32 %mul_1_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1371 'fadd' 'tmp_195' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1372 [1/3] (7.01ns)   --->   "%mul_1_3_1 = fmul i32 %select_ln37_31, i32 %tmp_196" [src/conv1.cpp:54]   --->   Operation 1372 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1373 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_354 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7" [src/conv1.cpp:54]   --->   Operation 1373 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_354' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1374 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_355 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_16" [src/conv1.cpp:54]   --->   Operation 1374 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_355' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1375 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_356 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_25" [src/conv1.cpp:54]   --->   Operation 1375 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_356' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1376 [1/1] (0.47ns)   --->   "%tmp_212 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_354, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_355, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_356, i2 %trunc_ln41_2" [src/conv1.cpp:54]   --->   Operation 1376 'mux' 'tmp_212' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1377 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_357 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_37" [src/conv1.cpp:54]   --->   Operation 1377 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_357' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1378 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_358 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_46" [src/conv1.cpp:54]   --->   Operation 1378 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_358' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1379 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_359 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_55" [src/conv1.cpp:54]   --->   Operation 1379 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_359' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1380 [1/1] (0.47ns)   --->   "%tmp_214 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_357, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_358, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_359, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 1380 'mux' 'tmp_214' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1381 '%tmp_303 = fadd i32 %tmp_302, i32 %mul_1_1_s'
ST_24 : Operation 1381 [4/4] (4.67ns)   --->   "%tmp_303 = fadd i32 %tmp_302, i32 %mul_1_1_s" [src/conv1.cpp:54]   --->   Operation 1381 'fadd' 'tmp_303' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1382 [1/3] (7.01ns)   --->   "%mul_1_1_10 = fmul i32 %select_ln37_6, i32 %tmp_147" [src/conv1.cpp:54]   --->   Operation 1382 'fmul' 'mul_1_1_10' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1383 [2/3] (7.01ns)   --->   "%mul_1_1_11 = fmul i32 %select_ln37_7, i32 %tmp_149" [src/conv1.cpp:54]   --->   Operation 1383 'fmul' 'mul_1_1_11' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1384 [2/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 1384 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1385 [1/4] (6.43ns)   --->   "%tmp_310 = fadd i32 %mul_1_1_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1385 'fadd' 'tmp_310' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1386 '%mul_1_1_1_3 = fmul i32 %select_ln37_15, i32 %tmp_166'
ST_24 : Operation 1386 [3/3] (5.25ns)   --->   "%mul_1_1_1_3 = fmul i32 %select_ln37_15, i32 %tmp_166" [src/conv1.cpp:54]   --->   Operation 1386 'fmul' 'mul_1_1_1_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1387 [2/4] (6.43ns)   --->   "%tmp_318 = fadd i32 %mul_1_1_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1387 'fadd' 'tmp_318' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1388 '%mul_1_1_2_2 = fmul i32 %select_ln37_23, i32 %tmp_182'
ST_24 : Operation 1388 [3/3] (5.25ns)   --->   "%mul_1_1_2_2 = fmul i32 %select_ln37_23, i32 %tmp_182" [src/conv1.cpp:54]   --->   Operation 1388 'fmul' 'mul_1_1_2_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1389 [1/3] (7.01ns)   --->   "%mul_1_1_3 = fmul i32 %select_ln37_30, i32 %tmp_196" [src/conv1.cpp:54]   --->   Operation 1389 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1390 '%mul_1_1_3_1 = fmul i32 %select_ln37_31, i32 %tmp_198'
ST_24 : Operation 1390 [3/3] (5.25ns)   --->   "%mul_1_1_3_1 = fmul i32 %select_ln37_31, i32 %tmp_198" [src/conv1.cpp:54]   --->   Operation 1390 'fmul' 'mul_1_1_3_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1391 '%tmp_375 = fadd i32 %tmp_374, i32 %mul_1_2_s'
ST_24 : Operation 1391 [4/4] (4.67ns)   --->   "%tmp_375 = fadd i32 %tmp_374, i32 %mul_1_2_s" [src/conv1.cpp:54]   --->   Operation 1391 'fadd' 'tmp_375' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1392 [1/3] (7.01ns)   --->   "%mul_1_2_9 = fmul i32 %select_ln37_5, i32 %tmp_147" [src/conv1.cpp:54]   --->   Operation 1392 'fmul' 'mul_1_2_9' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1393 [2/3] (7.01ns)   --->   "%mul_1_2_10 = fmul i32 %select_ln37_6, i32 %tmp_149" [src/conv1.cpp:54]   --->   Operation 1393 'fmul' 'mul_1_2_10' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1394 [3/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 1394 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1395 [1/4] (6.43ns)   --->   "%tmp_381 = fadd i32 %mul_1_2_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1395 'fadd' 'tmp_381' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1396 [2/3] (7.01ns)   --->   "%mul_1_2_1_2 = fmul i32 %select_ln37_14, i32 %tmp_166" [src/conv1.cpp:54]   --->   Operation 1396 'fmul' 'mul_1_2_1_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1397 [3/4] (6.43ns)   --->   "%tmp_388 = fadd i32 %mul_1_2_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1397 'fadd' 'tmp_388' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1398 '%mul_1_2_2_1 = fmul i32 %select_ln37_22, i32 %tmp_182'
ST_24 : Operation 1398 [3/3] (5.25ns)   --->   "%mul_1_2_2_1 = fmul i32 %select_ln37_22, i32 %tmp_182" [src/conv1.cpp:54]   --->   Operation 1398 'fmul' 'mul_1_2_2_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1399 '%mul_1_2_3 = fmul i32 %select_ln37_30, i32 %tmp_198'
ST_24 : Operation 1399 [3/3] (5.25ns)   --->   "%mul_1_2_3 = fmul i32 %select_ln37_30, i32 %tmp_198" [src/conv1.cpp:54]   --->   Operation 1399 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 1400 [1/1] (0.76ns)   --->   "%empty_389 = add i8 %empty_358, i8 30" [src/conv1.cpp:37]   --->   Operation 1400 'add' 'empty_389' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1401 [1/1] (0.00ns)   --->   "%p_cast35 = zext i8 %empty_389" [src/conv1.cpp:37]   --->   Operation 1401 'zext' 'p_cast35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1402 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast35" [src/conv1.cpp:37]   --->   Operation 1402 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1403 [1/1] (0.76ns)   --->   "%empty_397 = add i8 %empty_358, i8 38" [src/conv1.cpp:37]   --->   Operation 1403 'add' 'empty_397' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1404 [1/1] (0.00ns)   --->   "%p_cast49 = zext i8 %empty_397" [src/conv1.cpp:37]   --->   Operation 1404 'zext' 'p_cast49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1405 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast49" [src/conv1.cpp:37]   --->   Operation 1405 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1406 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast35" [src/conv1.cpp:37]   --->   Operation 1406 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1407 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast49" [src/conv1.cpp:37]   --->   Operation 1407 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1408 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast35" [src/conv1.cpp:37]   --->   Operation 1408 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1409 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast49" [src/conv1.cpp:37]   --->   Operation 1409 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1410 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15" [src/conv1.cpp:37]   --->   Operation 1410 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1411 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15" [src/conv1.cpp:37]   --->   Operation 1411 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1412 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_14 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_15" [src/conv1.cpp:37]   --->   Operation 1412 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_14' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1413 [1/1] (0.47ns)   --->   "%tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_14, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1413 'mux' 'tmp_65' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1414 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23" [src/conv1.cpp:37]   --->   Operation 1414 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1415 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23" [src/conv1.cpp:37]   --->   Operation 1415 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1416 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_22 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_23" [src/conv1.cpp:37]   --->   Operation 1416 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_22' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1417 [1/1] (0.47ns)   --->   "%tmp_73 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_22, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1417 'mux' 'tmp_73' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1418 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31" [src/conv1.cpp:37]   --->   Operation 1418 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1419 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31" [src/conv1.cpp:37]   --->   Operation 1419 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1420 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_30 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_31" [src/conv1.cpp:37]   --->   Operation 1420 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_30' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1421 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39" [src/conv1.cpp:37]   --->   Operation 1421 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1422 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39" [src/conv1.cpp:37]   --->   Operation 1422 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1423 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_38 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_39" [src/conv1.cpp:37]   --->   Operation 1423 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_38' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1424 [1/1] (0.76ns)   --->   "%empty_462 = add i8 %empty_448, i8 14" [src/conv1.cpp:37]   --->   Operation 1424 'add' 'empty_462' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1425 [1/1] (0.00ns)   --->   "%p_cast105 = zext i8 %empty_462" [src/conv1.cpp:37]   --->   Operation 1425 'zext' 'p_cast105' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1426 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast105" [src/conv1.cpp:37]   --->   Operation 1426 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1427 [1/1] (0.76ns)   --->   "%empty_470 = add i8 %empty_448, i8 22" [src/conv1.cpp:37]   --->   Operation 1427 'add' 'empty_470' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1428 [1/1] (0.00ns)   --->   "%p_cast113 = zext i8 %empty_470" [src/conv1.cpp:37]   --->   Operation 1428 'zext' 'p_cast113' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1429 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast113" [src/conv1.cpp:37]   --->   Operation 1429 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1430 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast105" [src/conv1.cpp:37]   --->   Operation 1430 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1431 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast113" [src/conv1.cpp:37]   --->   Operation 1431 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1432 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_95 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast105" [src/conv1.cpp:37]   --->   Operation 1432 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_95' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1433 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_103 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast113" [src/conv1.cpp:37]   --->   Operation 1433 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_103' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 1434 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87" [src/conv1.cpp:37]   --->   Operation 1434 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1435 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87" [src/conv1.cpp:37]   --->   Operation 1435 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1436 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_87 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_87" [src/conv1.cpp:37]   --->   Operation 1436 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_87' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1437 [1/1] (0.47ns)   --->   "%tmp_137_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_87, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1437 'mux' 'tmp_137_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1438 [1/1] (0.44ns)   --->   "%select_ln37_9 = select i1 %icmp_ln40, i32 %tmp_137_mid1, i32 %tmp_57" [src/conv1.cpp:37]   --->   Operation 1438 'select' 'select_ln37_9' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1439 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95" [src/conv1.cpp:37]   --->   Operation 1439 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1440 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95" [src/conv1.cpp:37]   --->   Operation 1440 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1441 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_95 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_95" [src/conv1.cpp:37]   --->   Operation 1441 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_95' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1442 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103" [src/conv1.cpp:37]   --->   Operation 1442 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1443 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103" [src/conv1.cpp:37]   --->   Operation 1443 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1444 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_103 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_103" [src/conv1.cpp:37]   --->   Operation 1444 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_103' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1445 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126" [src/conv1.cpp:37]   --->   Operation 1445 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1446 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126" [src/conv1.cpp:37]   --->   Operation 1446 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1447 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_126 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_126" [src/conv1.cpp:37]   --->   Operation 1447 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_126' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_25 : Operation 1448 [1/1] (0.47ns)   --->   "%tmp_176_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_126, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1448 'mux' 'tmp_176_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1449 [1/1] (0.44ns)   --->   "%select_ln37_48 = select i1 %icmp_ln40, i32 %tmp_176_mid1, i32 %tmp_96" [src/conv1.cpp:37]   --->   Operation 1449 'select' 'select_ln37_48' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1450 [2/4] (6.43ns)   --->   "%tmp_140 = fadd i32 %tmp_136, i32 %mul_1_s" [src/conv1.cpp:54]   --->   Operation 1450 'fadd' 'tmp_140' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1451 [1/1] (0.79ns)   --->   "%add_ln54_60 = add i11 %mul_ln54_26, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 1451 'add' 'add_ln54_60' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln54_82 = zext i11 %add_ln54_60" [src/conv1.cpp:54]   --->   Operation 1452 'zext' 'zext_ln54_82' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1453 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_96 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_82" [src/conv1.cpp:54]   --->   Operation 1453 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_96' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1454 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_105 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_82" [src/conv1.cpp:54]   --->   Operation 1454 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_105' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1455 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_114 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_82" [src/conv1.cpp:54]   --->   Operation 1455 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_114' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1456 [1/1] (0.79ns)   --->   "%add_ln54_68 = add i11 %mul_ln54_25, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 1456 'add' 'add_ln54_68' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln54_92 = zext i11 %add_ln54_68" [src/conv1.cpp:54]   --->   Operation 1457 'zext' 'zext_ln54_92' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1458 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_125 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_92" [src/conv1.cpp:54]   --->   Operation 1458 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_125' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1459 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_134 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_92" [src/conv1.cpp:54]   --->   Operation 1459 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_134' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1460 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_143 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_92" [src/conv1.cpp:54]   --->   Operation 1460 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_143' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1461 '%mul_1_12 = fmul i32 %select_ln37_8, i32 %tmp_149'
ST_25 : Operation 1461 [3/3] (5.25ns)   --->   "%mul_1_12 = fmul i32 %select_ln37_8, i32 %tmp_149" [src/conv1.cpp:54]   --->   Operation 1461 'fmul' 'mul_1_12' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1462 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_210 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_183" [src/conv1.cpp:54]   --->   Operation 1462 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_210' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1463 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_211 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_192" [src/conv1.cpp:54]   --->   Operation 1463 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_211' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1464 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_212 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_201" [src/conv1.cpp:54]   --->   Operation 1464 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_212' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1465 [1/1] (0.47ns)   --->   "%tmp_151 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_210, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_211, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_212, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 1465 'mux' 'tmp_151' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1466 [3/4] (6.43ns)   --->   "%tmp_161 = fadd i32 %tmp_159, i32 %mul_1_1259_1" [src/conv1.cpp:54]   --->   Operation 1466 'fadd' 'tmp_161' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1467 [1/3] (7.01ns)   --->   "%mul_1_1259_3 = fmul i32 %select_ln37_15, i32 %tmp_164" [src/conv1.cpp:54]   --->   Operation 1467 'fmul' 'mul_1_1259_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1468 '%mul_1_1259_4 = fmul i32 %select_ln37_16, i32 %tmp_166'
ST_25 : Operation 1468 [3/3] (5.25ns)   --->   "%mul_1_1259_4 = fmul i32 %select_ln37_16, i32 %tmp_166" [src/conv1.cpp:54]   --->   Operation 1468 'fmul' 'mul_1_1259_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1469 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_288 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_154" [src/conv1.cpp:54]   --->   Operation 1469 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_288' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1470 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_289 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_163" [src/conv1.cpp:54]   --->   Operation 1470 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_289' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1471 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_290 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_172" [src/conv1.cpp:54]   --->   Operation 1471 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_290' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1472 [1/1] (0.47ns)   --->   "%tmp_168 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_288, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_289, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_290, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 1472 'mux' 'tmp_168' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1473 [1/4] (6.43ns)   --->   "%tmp_177 = fadd i32 %mul_1_17, i32 0" [src/conv1.cpp:54]   --->   Operation 1473 'fadd' 'tmp_177' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1474 [1/3] (7.01ns)   --->   "%mul_1_2281_2 = fmul i32 %select_ln37_23, i32 %tmp_180" [src/conv1.cpp:54]   --->   Operation 1474 'fmul' 'mul_1_2281_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1475 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_312 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_125" [src/conv1.cpp:54]   --->   Operation 1475 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_312' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1476 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_313 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_134" [src/conv1.cpp:54]   --->   Operation 1476 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_313' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1477 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_314 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_143" [src/conv1.cpp:54]   --->   Operation 1477 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_314' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1478 [2/4] (6.43ns)   --->   "%tmp_195 = fadd i32 %mul_1_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1478 'fadd' 'tmp_195' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1479 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_336 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_96" [src/conv1.cpp:54]   --->   Operation 1479 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_336' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1480 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_337 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_105" [src/conv1.cpp:54]   --->   Operation 1480 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_337' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1481 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_338 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_114" [src/conv1.cpp:54]   --->   Operation 1481 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_338' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1482 '%mul_1_4 = fmul i32 %select_ln37_39, i32 %tmp_212'
ST_25 : Operation 1482 [3/3] (5.25ns)   --->   "%mul_1_4 = fmul i32 %select_ln37_39, i32 %tmp_212" [src/conv1.cpp:54]   --->   Operation 1482 'fmul' 'mul_1_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1483 '%mul_1_4_1 = fmul i32 %select_ln37_40, i32 %tmp_214'
ST_25 : Operation 1483 [3/3] (5.25ns)   --->   "%mul_1_4_1 = fmul i32 %select_ln37_40, i32 %tmp_214" [src/conv1.cpp:54]   --->   Operation 1483 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1484 [3/4] (6.43ns)   --->   "%tmp_303 = fadd i32 %tmp_302, i32 %mul_1_1_s" [src/conv1.cpp:54]   --->   Operation 1484 'fadd' 'tmp_303' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1485 [1/3] (7.01ns)   --->   "%mul_1_1_11 = fmul i32 %select_ln37_7, i32 %tmp_149" [src/conv1.cpp:54]   --->   Operation 1485 'fmul' 'mul_1_1_11' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1486 [1/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_10, i9 88" [src/conv1.cpp:54]   --->   Operation 1486 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1487 '%tmp_311 = fadd i32 %tmp_310, i32 %mul_1_1_1_1'
ST_25 : Operation 1487 [4/4] (4.67ns)   --->   "%tmp_311 = fadd i32 %tmp_310, i32 %mul_1_1_1_1" [src/conv1.cpp:54]   --->   Operation 1487 'fadd' 'tmp_311' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1488 [2/3] (7.01ns)   --->   "%mul_1_1_1_3 = fmul i32 %select_ln37_15, i32 %tmp_166" [src/conv1.cpp:54]   --->   Operation 1488 'fmul' 'mul_1_1_1_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1489 [1/4] (6.43ns)   --->   "%tmp_318 = fadd i32 %mul_1_1_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1489 'fadd' 'tmp_318' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1490 [2/3] (7.01ns)   --->   "%mul_1_1_2_2 = fmul i32 %select_ln37_23, i32 %tmp_182" [src/conv1.cpp:54]   --->   Operation 1490 'fmul' 'mul_1_1_2_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1491 '%tmp_326 = fadd i32 %mul_1_1_3, i32 0'
ST_25 : Operation 1491 [4/4] (4.67ns)   --->   "%tmp_326 = fadd i32 %mul_1_1_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1491 'fadd' 'tmp_326' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1492 [2/3] (7.01ns)   --->   "%mul_1_1_3_1 = fmul i32 %select_ln37_31, i32 %tmp_198" [src/conv1.cpp:54]   --->   Operation 1492 'fmul' 'mul_1_1_3_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1493 '%mul_1_1_4 = fmul i32 %select_ln37_39, i32 %tmp_214'
ST_25 : Operation 1493 [3/3] (5.25ns)   --->   "%mul_1_1_4 = fmul i32 %select_ln37_39, i32 %tmp_214" [src/conv1.cpp:54]   --->   Operation 1493 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1494 [3/4] (6.43ns)   --->   "%tmp_375 = fadd i32 %tmp_374, i32 %mul_1_2_s" [src/conv1.cpp:54]   --->   Operation 1494 'fadd' 'tmp_375' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1495 [1/3] (7.01ns)   --->   "%mul_1_2_10 = fmul i32 %select_ln37_6, i32 %tmp_149" [src/conv1.cpp:54]   --->   Operation 1495 'fmul' 'mul_1_2_10' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1496 [2/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 1496 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1497 '%tmp_382 = fadd i32 %tmp_381, i32 %mul_1_2_1_1'
ST_25 : Operation 1497 [4/4] (4.67ns)   --->   "%tmp_382 = fadd i32 %tmp_381, i32 %mul_1_2_1_1" [src/conv1.cpp:54]   --->   Operation 1497 'fadd' 'tmp_382' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1498 [1/3] (7.01ns)   --->   "%mul_1_2_1_2 = fmul i32 %select_ln37_14, i32 %tmp_166" [src/conv1.cpp:54]   --->   Operation 1498 'fmul' 'mul_1_2_1_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1499 [2/4] (6.43ns)   --->   "%tmp_388 = fadd i32 %mul_1_2_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1499 'fadd' 'tmp_388' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1500 [2/3] (7.01ns)   --->   "%mul_1_2_2_1 = fmul i32 %select_ln37_22, i32 %tmp_182" [src/conv1.cpp:54]   --->   Operation 1500 'fmul' 'mul_1_2_2_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1501 [2/3] (7.01ns)   --->   "%mul_1_2_3 = fmul i32 %select_ln37_30, i32 %tmp_198" [src/conv1.cpp:54]   --->   Operation 1501 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 1502 [1/1] (0.76ns)   --->   "%empty_405 = add i8 %empty_358, i8 46" [src/conv1.cpp:37]   --->   Operation 1502 'add' 'empty_405' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1503 [1/1] (0.00ns)   --->   "%p_cast57 = zext i8 %empty_405" [src/conv1.cpp:37]   --->   Operation 1503 'zext' 'p_cast57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1504 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast57" [src/conv1.cpp:37]   --->   Operation 1504 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1505 [1/1] (0.76ns)   --->   "%empty_413 = add i8 %empty_358, i8 54" [src/conv1.cpp:37]   --->   Operation 1505 'add' 'empty_413' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1506 [1/1] (0.00ns)   --->   "%p_cast65 = zext i8 %empty_413" [src/conv1.cpp:37]   --->   Operation 1506 'zext' 'p_cast65' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1507 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast65" [src/conv1.cpp:37]   --->   Operation 1507 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1508 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast57" [src/conv1.cpp:37]   --->   Operation 1508 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1509 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast65" [src/conv1.cpp:37]   --->   Operation 1509 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1510 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast57" [src/conv1.cpp:37]   --->   Operation 1510 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1511 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast65" [src/conv1.cpp:37]   --->   Operation 1511 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1512 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31" [src/conv1.cpp:37]   --->   Operation 1512 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1513 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31" [src/conv1.cpp:37]   --->   Operation 1513 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1514 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_30 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_31" [src/conv1.cpp:37]   --->   Operation 1514 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_30' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1515 [1/1] (0.47ns)   --->   "%tmp_81 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_30, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1515 'mux' 'tmp_81' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1516 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39" [src/conv1.cpp:37]   --->   Operation 1516 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1517 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39" [src/conv1.cpp:37]   --->   Operation 1517 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1518 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_38 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_39" [src/conv1.cpp:37]   --->   Operation 1518 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_38' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1519 [1/1] (0.47ns)   --->   "%tmp_89 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_38, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1519 'mux' 'tmp_89' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1520 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47" [src/conv1.cpp:37]   --->   Operation 1520 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1521 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47" [src/conv1.cpp:37]   --->   Operation 1521 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1522 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_46 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_47" [src/conv1.cpp:37]   --->   Operation 1522 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_46' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1523 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55" [src/conv1.cpp:37]   --->   Operation 1523 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1524 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55" [src/conv1.cpp:37]   --->   Operation 1524 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1525 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_54 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_55" [src/conv1.cpp:37]   --->   Operation 1525 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_54' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1526 [1/1] (0.76ns)   --->   "%empty_478 = add i8 %empty_448, i8 30" [src/conv1.cpp:37]   --->   Operation 1526 'add' 'empty_478' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1527 [1/1] (0.00ns)   --->   "%p_cast121 = zext i8 %empty_478" [src/conv1.cpp:37]   --->   Operation 1527 'zext' 'p_cast121' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1528 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast121" [src/conv1.cpp:37]   --->   Operation 1528 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1529 [1/1] (0.76ns)   --->   "%empty_486 = add i8 %empty_448, i8 38" [src/conv1.cpp:37]   --->   Operation 1529 'add' 'empty_486' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1530 [1/1] (0.00ns)   --->   "%p_cast129 = zext i8 %empty_486" [src/conv1.cpp:37]   --->   Operation 1530 'zext' 'p_cast129' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1531 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast129" [src/conv1.cpp:37]   --->   Operation 1531 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1532 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast121" [src/conv1.cpp:37]   --->   Operation 1532 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1533 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast129" [src/conv1.cpp:37]   --->   Operation 1533 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1534 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_111 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast121" [src/conv1.cpp:37]   --->   Operation 1534 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_111' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1535 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_119 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast129" [src/conv1.cpp:37]   --->   Operation 1535 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_119' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 1536 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95" [src/conv1.cpp:37]   --->   Operation 1536 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1537 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95" [src/conv1.cpp:37]   --->   Operation 1537 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1538 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_95 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_95" [src/conv1.cpp:37]   --->   Operation 1538 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_95' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1539 [1/1] (0.47ns)   --->   "%tmp_145_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_95, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1539 'mux' 'tmp_145_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1540 [1/1] (0.44ns)   --->   "%select_ln37_17 = select i1 %icmp_ln40, i32 %tmp_145_mid1, i32 %tmp_65" [src/conv1.cpp:37]   --->   Operation 1540 'select' 'select_ln37_17' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1541 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103" [src/conv1.cpp:37]   --->   Operation 1541 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1542 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103" [src/conv1.cpp:37]   --->   Operation 1542 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1543 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_103 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_103" [src/conv1.cpp:37]   --->   Operation 1543 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_103' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1544 [1/1] (0.47ns)   --->   "%tmp_153_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_103, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1544 'mux' 'tmp_153_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1545 [1/1] (0.44ns)   --->   "%select_ln37_25 = select i1 %icmp_ln40, i32 %tmp_153_mid1, i32 %tmp_73" [src/conv1.cpp:37]   --->   Operation 1545 'select' 'select_ln37_25' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1546 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111" [src/conv1.cpp:37]   --->   Operation 1546 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1547 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111" [src/conv1.cpp:37]   --->   Operation 1547 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1548 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_111 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_111" [src/conv1.cpp:37]   --->   Operation 1548 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_111' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1549 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119" [src/conv1.cpp:37]   --->   Operation 1549 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1550 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119" [src/conv1.cpp:37]   --->   Operation 1550 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1551 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_119 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_119" [src/conv1.cpp:37]   --->   Operation 1551 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_119' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_26 : Operation 1552 [1/1] (0.79ns)   --->   "%add_ln54_35 = add i11 %mul_ln54_28, i11 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 1552 'add' 'add_ln54_35' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1553 [1/1] (0.00ns)   --->   "%zext_ln54_52 = zext i11 %add_ln54_35" [src/conv1.cpp:54]   --->   Operation 1553 'zext' 'zext_ln54_52' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1554 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_8 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_52" [src/conv1.cpp:54]   --->   Operation 1554 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1555 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_17 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_52" [src/conv1.cpp:54]   --->   Operation 1555 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1556 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_26 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_52" [src/conv1.cpp:54]   --->   Operation 1556 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1557 [1/4] (6.43ns)   --->   "%tmp_140 = fadd i32 %tmp_136, i32 %mul_1_s" [src/conv1.cpp:54]   --->   Operation 1557 'fadd' 'tmp_140' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1558 [1/1] (0.79ns)   --->   "%add_ln54_52 = add i11 %mul_ln54_27, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 1558 'add' 'add_ln54_52' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln54_72 = zext i11 %add_ln54_52" [src/conv1.cpp:54]   --->   Operation 1559 'zext' 'zext_ln54_72' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1560 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_67 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_72" [src/conv1.cpp:54]   --->   Operation 1560 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_67' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1561 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_76 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_72" [src/conv1.cpp:54]   --->   Operation 1561 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_76' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1562 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_85 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_72" [src/conv1.cpp:54]   --->   Operation 1562 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_85' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1563 [2/3] (7.01ns)   --->   "%mul_1_12 = fmul i32 %select_ln37_8, i32 %tmp_149" [src/conv1.cpp:54]   --->   Operation 1563 'fmul' 'mul_1_12' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1564 [2/4] (6.43ns)   --->   "%tmp_161 = fadd i32 %tmp_159, i32 %mul_1_1259_1" [src/conv1.cpp:54]   --->   Operation 1564 'fadd' 'tmp_161' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1565 [2/3] (7.01ns)   --->   "%mul_1_1259_4 = fmul i32 %select_ln37_16, i32 %tmp_166" [src/conv1.cpp:54]   --->   Operation 1565 'fmul' 'mul_1_1259_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1566 '%tmp_179 = fadd i32 %tmp_177, i32 %mul_1_2281_1'
ST_26 : Operation 1566 [4/4] (4.67ns)   --->   "%tmp_179 = fadd i32 %tmp_177, i32 %mul_1_2281_1" [src/conv1.cpp:54]   --->   Operation 1566 'fadd' 'tmp_179' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1567 '%mul_1_2281_3 = fmul i32 %select_ln37_24, i32 %tmp_182'
ST_26 : Operation 1567 [3/3] (5.25ns)   --->   "%mul_1_2281_3 = fmul i32 %select_ln37_24, i32 %tmp_182" [src/conv1.cpp:54]   --->   Operation 1567 'fmul' 'mul_1_2281_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1568 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_312 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_125" [src/conv1.cpp:54]   --->   Operation 1568 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_312' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1569 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_313 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_134" [src/conv1.cpp:54]   --->   Operation 1569 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_313' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1570 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_314 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_143" [src/conv1.cpp:54]   --->   Operation 1570 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_314' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1571 [1/1] (0.47ns)   --->   "%tmp_184 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_312, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_313, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_314, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 1571 'mux' 'tmp_184' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1572 [1/4] (6.43ns)   --->   "%tmp_195 = fadd i32 %mul_1_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1572 'fadd' 'tmp_195' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1573 '%mul_1_3_2 = fmul i32 %select_ln37_32, i32 %tmp_198'
ST_26 : Operation 1573 [3/3] (5.25ns)   --->   "%mul_1_3_2 = fmul i32 %select_ln37_32, i32 %tmp_198" [src/conv1.cpp:54]   --->   Operation 1573 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1574 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_336 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_96" [src/conv1.cpp:54]   --->   Operation 1574 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_336' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1575 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_337 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_105" [src/conv1.cpp:54]   --->   Operation 1575 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_337' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1576 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_338 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_114" [src/conv1.cpp:54]   --->   Operation 1576 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_338' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1577 [1/1] (0.47ns)   --->   "%tmp_200 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_336, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_337, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_338, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 1577 'mux' 'tmp_200' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1578 [2/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %select_ln37_39, i32 %tmp_212" [src/conv1.cpp:54]   --->   Operation 1578 'fmul' 'mul_1_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1579 [2/3] (7.01ns)   --->   "%mul_1_4_1 = fmul i32 %select_ln37_40, i32 %tmp_214" [src/conv1.cpp:54]   --->   Operation 1579 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1580 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_360 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_67" [src/conv1.cpp:54]   --->   Operation 1580 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_360' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1581 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_361 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_76" [src/conv1.cpp:54]   --->   Operation 1581 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_361' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1582 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_362 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_85" [src/conv1.cpp:54]   --->   Operation 1582 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_362' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1583 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_381 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_8" [src/conv1.cpp:54]   --->   Operation 1583 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_381' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1584 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_382 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_17" [src/conv1.cpp:54]   --->   Operation 1584 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_382' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1585 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_383 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_26" [src/conv1.cpp:54]   --->   Operation 1585 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_383' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1586 [2/4] (6.43ns)   --->   "%tmp_303 = fadd i32 %tmp_302, i32 %mul_1_1_s" [src/conv1.cpp:54]   --->   Operation 1586 'fadd' 'tmp_303' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1587 '%mul_1_1_12 = fmul i32 %select_ln37_8, i32 %tmp_151'
ST_26 : Operation 1587 [3/3] (5.25ns)   --->   "%mul_1_1_12 = fmul i32 %select_ln37_8, i32 %tmp_151" [src/conv1.cpp:54]   --->   Operation 1587 'fmul' 'mul_1_1_12' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1588 [3/4] (6.43ns)   --->   "%tmp_311 = fadd i32 %tmp_310, i32 %mul_1_1_1_1" [src/conv1.cpp:54]   --->   Operation 1588 'fadd' 'tmp_311' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1589 [1/3] (7.01ns)   --->   "%mul_1_1_1_3 = fmul i32 %select_ln37_15, i32 %tmp_166" [src/conv1.cpp:54]   --->   Operation 1589 'fmul' 'mul_1_1_1_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1590 '%tmp_319 = fadd i32 %tmp_318, i32 %mul_1_1_2_1'
ST_26 : Operation 1590 [4/4] (4.67ns)   --->   "%tmp_319 = fadd i32 %tmp_318, i32 %mul_1_1_2_1" [src/conv1.cpp:54]   --->   Operation 1590 'fadd' 'tmp_319' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1591 [1/3] (7.01ns)   --->   "%mul_1_1_2_2 = fmul i32 %select_ln37_23, i32 %tmp_182" [src/conv1.cpp:54]   --->   Operation 1591 'fmul' 'mul_1_1_2_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1592 [3/4] (6.43ns)   --->   "%tmp_326 = fadd i32 %mul_1_1_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1592 'fadd' 'tmp_326' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1593 [1/3] (7.01ns)   --->   "%mul_1_1_3_1 = fmul i32 %select_ln37_31, i32 %tmp_198" [src/conv1.cpp:54]   --->   Operation 1593 'fmul' 'mul_1_1_3_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1594 [2/3] (7.01ns)   --->   "%mul_1_1_4 = fmul i32 %select_ln37_39, i32 %tmp_214" [src/conv1.cpp:54]   --->   Operation 1594 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1595 [2/4] (6.43ns)   --->   "%tmp_375 = fadd i32 %tmp_374, i32 %mul_1_2_s" [src/conv1.cpp:54]   --->   Operation 1595 'fadd' 'tmp_375' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1596 '%mul_1_2_11 = fmul i32 %select_ln37_7, i32 %tmp_151'
ST_26 : Operation 1596 [3/3] (5.25ns)   --->   "%mul_1_2_11 = fmul i32 %select_ln37_7, i32 %tmp_151" [src/conv1.cpp:54]   --->   Operation 1596 'fmul' 'mul_1_2_11' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1597 [1/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_11, i9 88" [src/conv1.cpp:54]   --->   Operation 1597 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln37)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1598 [3/4] (6.43ns)   --->   "%tmp_382 = fadd i32 %tmp_381, i32 %mul_1_2_1_1" [src/conv1.cpp:54]   --->   Operation 1598 'fadd' 'tmp_382' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1599 '%mul_1_2_1_3 = fmul i32 %select_ln37_15, i32 %tmp_168'
ST_26 : Operation 1599 [3/3] (5.25ns)   --->   "%mul_1_2_1_3 = fmul i32 %select_ln37_15, i32 %tmp_168" [src/conv1.cpp:54]   --->   Operation 1599 'fmul' 'mul_1_2_1_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1600 [1/4] (6.43ns)   --->   "%tmp_388 = fadd i32 %mul_1_2_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1600 'fadd' 'tmp_388' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1601 [1/3] (7.01ns)   --->   "%mul_1_2_2_1 = fmul i32 %select_ln37_22, i32 %tmp_182" [src/conv1.cpp:54]   --->   Operation 1601 'fmul' 'mul_1_2_2_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1602 [1/3] (7.01ns)   --->   "%mul_1_2_3 = fmul i32 %select_ln37_30, i32 %tmp_198" [src/conv1.cpp:54]   --->   Operation 1602 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 1603 [1/1] (0.76ns)   --->   "%empty_366 = add i8 %empty_358, i8 7" [src/conv1.cpp:37]   --->   Operation 1603 'add' 'empty_366' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1604 [1/1] (0.00ns)   --->   "%p_cast12 = zext i8 %empty_366" [src/conv1.cpp:37]   --->   Operation 1604 'zext' 'p_cast12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1605 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast12" [src/conv1.cpp:37]   --->   Operation 1605 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1606 [1/1] (0.76ns)   --->   "%empty_374 = add i8 %empty_358, i8 15" [src/conv1.cpp:37]   --->   Operation 1606 'add' 'empty_374' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1607 [1/1] (0.00ns)   --->   "%p_cast20 = zext i8 %empty_374" [src/conv1.cpp:37]   --->   Operation 1607 'zext' 'p_cast20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1608 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast20" [src/conv1.cpp:37]   --->   Operation 1608 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1609 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast12" [src/conv1.cpp:37]   --->   Operation 1609 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1610 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast20" [src/conv1.cpp:37]   --->   Operation 1610 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1611 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast12" [src/conv1.cpp:37]   --->   Operation 1611 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1612 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast20" [src/conv1.cpp:37]   --->   Operation 1612 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1613 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8" [src/conv1.cpp:37]   --->   Operation 1613 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1614 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8" [src/conv1.cpp:37]   --->   Operation 1614 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1615 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_7 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_8" [src/conv1.cpp:37]   --->   Operation 1615 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_7' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1616 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16" [src/conv1.cpp:37]   --->   Operation 1616 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1617 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16" [src/conv1.cpp:37]   --->   Operation 1617 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1618 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_15 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_16" [src/conv1.cpp:37]   --->   Operation 1618 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_15' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1619 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47" [src/conv1.cpp:37]   --->   Operation 1619 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1620 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47" [src/conv1.cpp:37]   --->   Operation 1620 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1621 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_46 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_47" [src/conv1.cpp:37]   --->   Operation 1621 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_46' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1622 [1/1] (0.47ns)   --->   "%tmp_97 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_46, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1622 'mux' 'tmp_97' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1623 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55" [src/conv1.cpp:37]   --->   Operation 1623 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1624 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55" [src/conv1.cpp:37]   --->   Operation 1624 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1625 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_54 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_55" [src/conv1.cpp:37]   --->   Operation 1625 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_54' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1626 [1/1] (0.47ns)   --->   "%tmp_105 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_54, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1626 'mux' 'tmp_105' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1627 [1/1] (0.76ns)   --->   "%empty_494 = add i8 %empty_448, i8 46" [src/conv1.cpp:37]   --->   Operation 1627 'add' 'empty_494' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1628 [1/1] (0.00ns)   --->   "%p_cast137 = zext i8 %empty_494" [src/conv1.cpp:37]   --->   Operation 1628 'zext' 'p_cast137' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1629 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast137" [src/conv1.cpp:37]   --->   Operation 1629 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1630 [1/1] (0.76ns)   --->   "%empty_502 = add i8 %empty_448, i8 54" [src/conv1.cpp:37]   --->   Operation 1630 'add' 'empty_502' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1631 [1/1] (0.00ns)   --->   "%p_cast145 = zext i8 %empty_502" [src/conv1.cpp:37]   --->   Operation 1631 'zext' 'p_cast145' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1632 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast145" [src/conv1.cpp:37]   --->   Operation 1632 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1633 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast137" [src/conv1.cpp:37]   --->   Operation 1633 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1634 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast145" [src/conv1.cpp:37]   --->   Operation 1634 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1635 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_127 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast137" [src/conv1.cpp:37]   --->   Operation 1635 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_127' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1636 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_135 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast145" [src/conv1.cpp:37]   --->   Operation 1636 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_135' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 1637 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111" [src/conv1.cpp:37]   --->   Operation 1637 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1638 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111" [src/conv1.cpp:37]   --->   Operation 1638 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1639 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_111 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_111" [src/conv1.cpp:37]   --->   Operation 1639 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_111' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1640 [1/1] (0.47ns)   --->   "%tmp_161_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_111, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1640 'mux' 'tmp_161_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1641 [1/1] (0.44ns)   --->   "%select_ln37_33 = select i1 %icmp_ln40, i32 %tmp_161_mid1, i32 %tmp_81" [src/conv1.cpp:37]   --->   Operation 1641 'select' 'select_ln37_33' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1642 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119" [src/conv1.cpp:37]   --->   Operation 1642 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1643 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119" [src/conv1.cpp:37]   --->   Operation 1643 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1644 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_119 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_119" [src/conv1.cpp:37]   --->   Operation 1644 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_119' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1645 [1/1] (0.47ns)   --->   "%tmp_169_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_119, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1645 'mux' 'tmp_169_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1646 [1/1] (0.44ns)   --->   "%select_ln37_41 = select i1 %icmp_ln40, i32 %tmp_169_mid1, i32 %tmp_89" [src/conv1.cpp:37]   --->   Operation 1646 'select' 'select_ln37_41' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1647 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127" [src/conv1.cpp:37]   --->   Operation 1647 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1648 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127" [src/conv1.cpp:37]   --->   Operation 1648 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1649 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_127 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_127" [src/conv1.cpp:37]   --->   Operation 1649 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_127' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1650 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135" [src/conv1.cpp:37]   --->   Operation 1650 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1651 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135" [src/conv1.cpp:37]   --->   Operation 1651 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1652 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_135 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_135" [src/conv1.cpp:37]   --->   Operation 1652 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_135' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_27 : Operation 1653 [1/1] (0.79ns)   --->   "%add_ln54_44 = add i11 %mul_ln54_28, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 1653 'add' 'add_ln54_44' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln54_62 = zext i11 %add_ln54_44" [src/conv1.cpp:54]   --->   Operation 1654 'zext' 'zext_ln54_62' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 1655 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_38 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_62" [src/conv1.cpp:54]   --->   Operation 1655 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 1656 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_47 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_62" [src/conv1.cpp:54]   --->   Operation 1656 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_47' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 1657 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_56 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_62" [src/conv1.cpp:54]   --->   Operation 1657 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_56' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1658 '%tmp_144 = fadd i32 %tmp_140, i32 %mul_1_9'
ST_27 : Operation 1658 [4/4] (4.67ns)   --->   "%tmp_144 = fadd i32 %tmp_140, i32 %mul_1_9" [src/conv1.cpp:54]   --->   Operation 1658 'fadd' 'tmp_144' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1659 [1/3] (7.01ns)   --->   "%mul_1_12 = fmul i32 %select_ln37_8, i32 %tmp_149" [src/conv1.cpp:54]   --->   Operation 1659 'fmul' 'mul_1_12' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln54_122 = zext i9 %urem_ln54_6" [src/conv1.cpp:54]   --->   Operation 1660 'zext' 'zext_ln54_122' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 1661 [1/1] (0.79ns)   --->   "%add_ln54_93 = add i11 %mul_ln54, i11 %zext_ln54_122" [src/conv1.cpp:54]   --->   Operation 1661 'add' 'add_ln54_93' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1662 [1/1] (0.00ns)   --->   "%zext_ln54_123 = zext i11 %add_ln54_93" [src/conv1.cpp:54]   --->   Operation 1662 'zext' 'zext_ln54_123' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 1663 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_213 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_123" [src/conv1.cpp:54]   --->   Operation 1663 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_213' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 1664 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_222 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_123" [src/conv1.cpp:54]   --->   Operation 1664 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_222' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 1665 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_231 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_123" [src/conv1.cpp:54]   --->   Operation 1665 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_231' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 1666 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_240 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_213" [src/conv1.cpp:54]   --->   Operation 1666 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_240' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1667 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_241 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_222" [src/conv1.cpp:54]   --->   Operation 1667 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_241' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1668 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_242 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_231" [src/conv1.cpp:54]   --->   Operation 1668 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_242' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1669 [1/4] (6.43ns)   --->   "%tmp_161 = fadd i32 %tmp_159, i32 %mul_1_1259_1" [src/conv1.cpp:54]   --->   Operation 1669 'fadd' 'tmp_161' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1670 [1/3] (7.01ns)   --->   "%mul_1_1259_4 = fmul i32 %select_ln37_16, i32 %tmp_166" [src/conv1.cpp:54]   --->   Operation 1670 'fmul' 'mul_1_1259_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1671 [3/4] (6.43ns)   --->   "%tmp_179 = fadd i32 %tmp_177, i32 %mul_1_2281_1" [src/conv1.cpp:54]   --->   Operation 1671 'fadd' 'tmp_179' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1672 [2/3] (7.01ns)   --->   "%mul_1_2281_3 = fmul i32 %select_ln37_24, i32 %tmp_182" [src/conv1.cpp:54]   --->   Operation 1672 'fmul' 'mul_1_2281_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1673 '%tmp_197 = fadd i32 %tmp_195, i32 %mul_1_3_1'
ST_27 : Operation 1673 [4/4] (4.67ns)   --->   "%tmp_197 = fadd i32 %tmp_195, i32 %mul_1_3_1" [src/conv1.cpp:54]   --->   Operation 1673 'fadd' 'tmp_197' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1674 [2/3] (7.01ns)   --->   "%mul_1_3_2 = fmul i32 %select_ln37_32, i32 %tmp_198" [src/conv1.cpp:54]   --->   Operation 1674 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1675 [1/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %select_ln37_39, i32 %tmp_212" [src/conv1.cpp:54]   --->   Operation 1675 'fmul' 'mul_1_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1676 [1/3] (7.01ns)   --->   "%mul_1_4_1 = fmul i32 %select_ln37_40, i32 %tmp_214" [src/conv1.cpp:54]   --->   Operation 1676 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1677 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_360 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_67" [src/conv1.cpp:54]   --->   Operation 1677 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_360' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1678 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_361 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_76" [src/conv1.cpp:54]   --->   Operation 1678 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_361' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1679 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_362 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_85" [src/conv1.cpp:54]   --->   Operation 1679 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_362' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1680 [1/1] (0.47ns)   --->   "%tmp_216 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_360, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_361, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_362, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 1680 'mux' 'tmp_216' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1681 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_381 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_8" [src/conv1.cpp:54]   --->   Operation 1681 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_381' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1682 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_382 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_17" [src/conv1.cpp:54]   --->   Operation 1682 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_382' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1683 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_383 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_26" [src/conv1.cpp:54]   --->   Operation 1683 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_383' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1684 [1/1] (0.47ns)   --->   "%tmp_230 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_381, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_382, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_383, i2 %trunc_ln41_2" [src/conv1.cpp:54]   --->   Operation 1684 'mux' 'tmp_230' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1685 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_384 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_38" [src/conv1.cpp:54]   --->   Operation 1685 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_384' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1686 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_385 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_47" [src/conv1.cpp:54]   --->   Operation 1686 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_385' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1687 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_386 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_56" [src/conv1.cpp:54]   --->   Operation 1687 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_386' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1688 [1/4] (6.43ns)   --->   "%tmp_303 = fadd i32 %tmp_302, i32 %mul_1_1_s" [src/conv1.cpp:54]   --->   Operation 1688 'fadd' 'tmp_303' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1689 [2/3] (7.01ns)   --->   "%mul_1_1_12 = fmul i32 %select_ln37_8, i32 %tmp_151" [src/conv1.cpp:54]   --->   Operation 1689 'fmul' 'mul_1_1_12' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1690 [2/4] (6.43ns)   --->   "%tmp_311 = fadd i32 %tmp_310, i32 %mul_1_1_1_1" [src/conv1.cpp:54]   --->   Operation 1690 'fadd' 'tmp_311' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1691 '%mul_1_1_1_4 = fmul i32 %select_ln37_16, i32 %tmp_168'
ST_27 : Operation 1691 [3/3] (5.25ns)   --->   "%mul_1_1_1_4 = fmul i32 %select_ln37_16, i32 %tmp_168" [src/conv1.cpp:54]   --->   Operation 1691 'fmul' 'mul_1_1_1_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1692 [3/4] (6.43ns)   --->   "%tmp_319 = fadd i32 %tmp_318, i32 %mul_1_1_2_1" [src/conv1.cpp:54]   --->   Operation 1692 'fadd' 'tmp_319' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1693 '%mul_1_1_2_3 = fmul i32 %select_ln37_24, i32 %tmp_184'
ST_27 : Operation 1693 [3/3] (5.25ns)   --->   "%mul_1_1_2_3 = fmul i32 %select_ln37_24, i32 %tmp_184" [src/conv1.cpp:54]   --->   Operation 1693 'fmul' 'mul_1_1_2_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1694 [2/4] (6.43ns)   --->   "%tmp_326 = fadd i32 %mul_1_1_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1694 'fadd' 'tmp_326' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1695 '%mul_1_1_3_2 = fmul i32 %select_ln37_32, i32 %tmp_200'
ST_27 : Operation 1695 [3/3] (5.25ns)   --->   "%mul_1_1_3_2 = fmul i32 %select_ln37_32, i32 %tmp_200" [src/conv1.cpp:54]   --->   Operation 1695 'fmul' 'mul_1_1_3_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1696 [1/3] (7.01ns)   --->   "%mul_1_1_4 = fmul i32 %select_ln37_39, i32 %tmp_214" [src/conv1.cpp:54]   --->   Operation 1696 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1697 [1/4] (6.43ns)   --->   "%tmp_375 = fadd i32 %tmp_374, i32 %mul_1_2_s" [src/conv1.cpp:54]   --->   Operation 1697 'fadd' 'tmp_375' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1698 [2/3] (7.01ns)   --->   "%mul_1_2_11 = fmul i32 %select_ln37_7, i32 %tmp_151" [src/conv1.cpp:54]   --->   Operation 1698 'fmul' 'mul_1_2_11' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1699 [2/4] (6.43ns)   --->   "%tmp_382 = fadd i32 %tmp_381, i32 %mul_1_2_1_1" [src/conv1.cpp:54]   --->   Operation 1699 'fadd' 'tmp_382' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1700 [2/3] (7.01ns)   --->   "%mul_1_2_1_3 = fmul i32 %select_ln37_15, i32 %tmp_168" [src/conv1.cpp:54]   --->   Operation 1700 'fmul' 'mul_1_2_1_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1701 '%tmp_389 = fadd i32 %tmp_388, i32 %mul_1_2_2_1'
ST_27 : Operation 1701 [4/4] (4.67ns)   --->   "%tmp_389 = fadd i32 %tmp_388, i32 %mul_1_2_2_1" [src/conv1.cpp:54]   --->   Operation 1701 'fadd' 'tmp_389' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1702 '%mul_1_2_2_2 = fmul i32 %select_ln37_23, i32 %tmp_184'
ST_27 : Operation 1702 [3/3] (5.25ns)   --->   "%mul_1_2_2_2 = fmul i32 %select_ln37_23, i32 %tmp_184" [src/conv1.cpp:54]   --->   Operation 1702 'fmul' 'mul_1_2_2_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1703 '%tmp_395 = fadd i32 %mul_1_2_3, i32 0'
ST_27 : Operation 1703 [4/4] (4.67ns)   --->   "%tmp_395 = fadd i32 %mul_1_2_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1703 'fadd' 'tmp_395' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1704 '%mul_1_2_3_1 = fmul i32 %select_ln37_31, i32 %tmp_200'
ST_27 : Operation 1704 [3/3] (5.25ns)   --->   "%mul_1_2_3_1 = fmul i32 %select_ln37_31, i32 %tmp_200" [src/conv1.cpp:54]   --->   Operation 1704 'fmul' 'mul_1_2_3_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 1705 [1/1] (0.76ns)   --->   "%empty_382 = add i8 %empty_358, i8 23" [src/conv1.cpp:37]   --->   Operation 1705 'add' 'empty_382' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1706 [1/1] (0.00ns)   --->   "%p_cast28 = zext i8 %empty_382" [src/conv1.cpp:37]   --->   Operation 1706 'zext' 'p_cast28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1707 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast28" [src/conv1.cpp:37]   --->   Operation 1707 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1708 [1/1] (0.76ns)   --->   "%empty_390 = add i8 %empty_358, i8 31" [src/conv1.cpp:37]   --->   Operation 1708 'add' 'empty_390' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1709 [1/1] (0.00ns)   --->   "%p_cast42 = zext i8 %empty_390" [src/conv1.cpp:37]   --->   Operation 1709 'zext' 'p_cast42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1710 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast42" [src/conv1.cpp:37]   --->   Operation 1710 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1711 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast28" [src/conv1.cpp:37]   --->   Operation 1711 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1712 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast42" [src/conv1.cpp:37]   --->   Operation 1712 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1713 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast28" [src/conv1.cpp:37]   --->   Operation 1713 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1714 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast42" [src/conv1.cpp:37]   --->   Operation 1714 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1715 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8" [src/conv1.cpp:37]   --->   Operation 1715 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1716 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8" [src/conv1.cpp:37]   --->   Operation 1716 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1717 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_7 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_8" [src/conv1.cpp:37]   --->   Operation 1717 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_7' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1718 [1/1] (0.47ns)   --->   "%tmp_58 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_7, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1718 'mux' 'tmp_58' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1719 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16" [src/conv1.cpp:37]   --->   Operation 1719 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1720 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16" [src/conv1.cpp:37]   --->   Operation 1720 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1721 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_15 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_16" [src/conv1.cpp:37]   --->   Operation 1721 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_15' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1722 [1/1] (0.47ns)   --->   "%tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_15, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1722 'mux' 'tmp_66' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1723 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24" [src/conv1.cpp:37]   --->   Operation 1723 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1724 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24" [src/conv1.cpp:37]   --->   Operation 1724 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1725 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_23 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_24" [src/conv1.cpp:37]   --->   Operation 1725 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_23' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1726 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32" [src/conv1.cpp:37]   --->   Operation 1726 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1727 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32" [src/conv1.cpp:37]   --->   Operation 1727 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1728 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_31 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_32" [src/conv1.cpp:37]   --->   Operation 1728 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_31' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1729 [1/1] (0.76ns)   --->   "%empty_455 = add i8 %empty_448, i8 7" [src/conv1.cpp:37]   --->   Operation 1729 'add' 'empty_455' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1730 [1/1] (0.00ns)   --->   "%p_cast98 = zext i8 %empty_455" [src/conv1.cpp:37]   --->   Operation 1730 'zext' 'p_cast98' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1731 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast98" [src/conv1.cpp:37]   --->   Operation 1731 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1732 [1/1] (0.76ns)   --->   "%empty_463 = add i8 %empty_448, i8 15" [src/conv1.cpp:37]   --->   Operation 1732 'add' 'empty_463' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1733 [1/1] (0.00ns)   --->   "%p_cast106 = zext i8 %empty_463" [src/conv1.cpp:37]   --->   Operation 1733 'zext' 'p_cast106' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1734 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast106" [src/conv1.cpp:37]   --->   Operation 1734 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1735 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast98" [src/conv1.cpp:37]   --->   Operation 1735 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1736 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast106" [src/conv1.cpp:37]   --->   Operation 1736 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1737 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_88 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast98" [src/conv1.cpp:37]   --->   Operation 1737 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_88' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1738 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_96 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast106" [src/conv1.cpp:37]   --->   Operation 1738 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_96' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 1739 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88" [src/conv1.cpp:37]   --->   Operation 1739 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1740 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88" [src/conv1.cpp:37]   --->   Operation 1740 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1741 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_88 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_88" [src/conv1.cpp:37]   --->   Operation 1741 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_88' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1742 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96" [src/conv1.cpp:37]   --->   Operation 1742 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1743 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96" [src/conv1.cpp:37]   --->   Operation 1743 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1744 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_96 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_96" [src/conv1.cpp:37]   --->   Operation 1744 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_96' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1745 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127" [src/conv1.cpp:37]   --->   Operation 1745 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1746 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127" [src/conv1.cpp:37]   --->   Operation 1746 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1747 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_127 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_127" [src/conv1.cpp:37]   --->   Operation 1747 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_127' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1748 [1/1] (0.47ns)   --->   "%tmp_177_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_127, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1748 'mux' 'tmp_177_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1749 [1/1] (0.44ns)   --->   "%select_ln37_49 = select i1 %icmp_ln40, i32 %tmp_177_mid1, i32 %tmp_97" [src/conv1.cpp:37]   --->   Operation 1749 'select' 'select_ln37_49' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1750 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135" [src/conv1.cpp:37]   --->   Operation 1750 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1751 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135" [src/conv1.cpp:37]   --->   Operation 1751 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1752 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_135 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_135" [src/conv1.cpp:37]   --->   Operation 1752 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_135' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_28 : Operation 1753 [1/1] (0.47ns)   --->   "%tmp_185_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_135, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1753 'mux' 'tmp_185_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1754 [1/1] (0.44ns)   --->   "%select_ln37_57 = select i1 %icmp_ln40, i32 %tmp_185_mid1, i32 %tmp_105" [src/conv1.cpp:37]   --->   Operation 1754 'select' 'select_ln37_57' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1755 [3/4] (6.43ns)   --->   "%tmp_144 = fadd i32 %tmp_140, i32 %mul_1_9" [src/conv1.cpp:54]   --->   Operation 1755 'fadd' 'tmp_144' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1756 [1/1] (0.79ns)   --->   "%add_ln54_77 = add i11 %mul_ln54_25, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 1756 'add' 'add_ln54_77' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1757 [1/1] (0.00ns)   --->   "%zext_ln54_103 = zext i11 %add_ln54_77" [src/conv1.cpp:54]   --->   Operation 1757 'zext' 'zext_ln54_103' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 1758 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_155 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_103" [src/conv1.cpp:54]   --->   Operation 1758 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_155' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 1759 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_164 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_103" [src/conv1.cpp:54]   --->   Operation 1759 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_164' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 1760 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_173 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_103" [src/conv1.cpp:54]   --->   Operation 1760 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_173' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 1761 [1/1] (0.79ns)   --->   "%add_ln54_85 = add i11 %mul_ln54_1, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 1761 'add' 'add_ln54_85' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1762 [1/1] (0.00ns)   --->   "%zext_ln54_113 = zext i11 %add_ln54_85" [src/conv1.cpp:54]   --->   Operation 1762 'zext' 'zext_ln54_113' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 1763 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_184 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_113" [src/conv1.cpp:54]   --->   Operation 1763 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_184' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 1764 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_193 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_113" [src/conv1.cpp:54]   --->   Operation 1764 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_193' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 1765 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_202 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_113" [src/conv1.cpp:54]   --->   Operation 1765 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_202' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 1766 '%mul_1_13 = fmul i32 %select_ln37_9, i32 %tmp_151'
ST_28 : Operation 1766 [3/3] (5.25ns)   --->   "%mul_1_13 = fmul i32 %select_ln37_9, i32 %tmp_151" [src/conv1.cpp:54]   --->   Operation 1766 'fmul' 'mul_1_13' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1767 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_240 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_213" [src/conv1.cpp:54]   --->   Operation 1767 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_240' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1768 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_241 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_222" [src/conv1.cpp:54]   --->   Operation 1768 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_241' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1769 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_242 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_231" [src/conv1.cpp:54]   --->   Operation 1769 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_242' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1770 [1/1] (0.47ns)   --->   "%tmp_153 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_240, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_241, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_242, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 1770 'mux' 'tmp_153' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 1771 '%tmp_163 = fadd i32 %tmp_161, i32 %mul_1_1259_2'
ST_28 : Operation 1771 [4/4] (4.67ns)   --->   "%tmp_163 = fadd i32 %tmp_161, i32 %mul_1_1259_2" [src/conv1.cpp:54]   --->   Operation 1771 'fadd' 'tmp_163' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 1772 '%mul_1_1259_5 = fmul i32 %select_ln37_17, i32 %tmp_168'
ST_28 : Operation 1772 [3/3] (5.25ns)   --->   "%mul_1_1259_5 = fmul i32 %select_ln37_17, i32 %tmp_168" [src/conv1.cpp:54]   --->   Operation 1772 'fmul' 'mul_1_1259_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1773 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_291 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_184" [src/conv1.cpp:54]   --->   Operation 1773 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_291' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1774 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_292 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_193" [src/conv1.cpp:54]   --->   Operation 1774 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_292' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1775 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_293 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_202" [src/conv1.cpp:54]   --->   Operation 1775 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_293' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1776 [2/4] (6.43ns)   --->   "%tmp_179 = fadd i32 %tmp_177, i32 %mul_1_2281_1" [src/conv1.cpp:54]   --->   Operation 1776 'fadd' 'tmp_179' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1777 [1/3] (7.01ns)   --->   "%mul_1_2281_3 = fmul i32 %select_ln37_24, i32 %tmp_182" [src/conv1.cpp:54]   --->   Operation 1777 'fmul' 'mul_1_2281_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1778 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_315 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_155" [src/conv1.cpp:54]   --->   Operation 1778 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_315' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1779 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_316 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_164" [src/conv1.cpp:54]   --->   Operation 1779 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_316' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1780 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_317 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_173" [src/conv1.cpp:54]   --->   Operation 1780 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_317' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1781 [3/4] (6.43ns)   --->   "%tmp_197 = fadd i32 %tmp_195, i32 %mul_1_3_1" [src/conv1.cpp:54]   --->   Operation 1781 'fadd' 'tmp_197' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1782 [1/3] (7.01ns)   --->   "%mul_1_3_2 = fmul i32 %select_ln37_32, i32 %tmp_198" [src/conv1.cpp:54]   --->   Operation 1782 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 1783 '%tmp_213 = fadd i32 %mul_1_4, i32 0'
ST_28 : Operation 1783 [4/4] (4.67ns)   --->   "%tmp_213 = fadd i32 %mul_1_4, i32 0" [src/conv1.cpp:54]   --->   Operation 1783 'fadd' 'tmp_213' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 1784 '%mul_1_5 = fmul i32 %select_ln37_48, i32 %tmp_230'
ST_28 : Operation 1784 [3/3] (5.25ns)   --->   "%mul_1_5 = fmul i32 %select_ln37_48, i32 %tmp_230" [src/conv1.cpp:54]   --->   Operation 1784 'fmul' 'mul_1_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1785 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_384 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_38" [src/conv1.cpp:54]   --->   Operation 1785 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_384' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1786 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_385 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_47" [src/conv1.cpp:54]   --->   Operation 1786 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_385' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1787 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_386 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_56" [src/conv1.cpp:54]   --->   Operation 1787 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_386' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1788 [1/1] (0.47ns)   --->   "%tmp_232 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_384, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_385, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_386, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 1788 'mux' 'tmp_232' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 1789 '%tmp_304 = fadd i32 %tmp_303, i32 %mul_1_1_9'
ST_28 : Operation 1789 [4/4] (4.67ns)   --->   "%tmp_304 = fadd i32 %tmp_303, i32 %mul_1_1_9" [src/conv1.cpp:54]   --->   Operation 1789 'fadd' 'tmp_304' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1790 [1/3] (7.01ns)   --->   "%mul_1_1_12 = fmul i32 %select_ln37_8, i32 %tmp_151" [src/conv1.cpp:54]   --->   Operation 1790 'fmul' 'mul_1_1_12' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1791 [1/4] (6.43ns)   --->   "%tmp_311 = fadd i32 %tmp_310, i32 %mul_1_1_1_1" [src/conv1.cpp:54]   --->   Operation 1791 'fadd' 'tmp_311' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1792 [2/3] (7.01ns)   --->   "%mul_1_1_1_4 = fmul i32 %select_ln37_16, i32 %tmp_168" [src/conv1.cpp:54]   --->   Operation 1792 'fmul' 'mul_1_1_1_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1793 [2/4] (6.43ns)   --->   "%tmp_319 = fadd i32 %tmp_318, i32 %mul_1_1_2_1" [src/conv1.cpp:54]   --->   Operation 1793 'fadd' 'tmp_319' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1794 [2/3] (7.01ns)   --->   "%mul_1_1_2_3 = fmul i32 %select_ln37_24, i32 %tmp_184" [src/conv1.cpp:54]   --->   Operation 1794 'fmul' 'mul_1_1_2_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1795 [1/4] (6.43ns)   --->   "%tmp_326 = fadd i32 %mul_1_1_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1795 'fadd' 'tmp_326' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1796 [2/3] (7.01ns)   --->   "%mul_1_1_3_2 = fmul i32 %select_ln37_32, i32 %tmp_200" [src/conv1.cpp:54]   --->   Operation 1796 'fmul' 'mul_1_1_3_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 1797 '%tmp_334 = fadd i32 %mul_1_1_4, i32 0'
ST_28 : Operation 1797 [4/4] (4.67ns)   --->   "%tmp_334 = fadd i32 %mul_1_1_4, i32 0" [src/conv1.cpp:54]   --->   Operation 1797 'fadd' 'tmp_334' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 1798 '%mul_1_1_4_1 = fmul i32 %select_ln37_40, i32 %tmp_216'
ST_28 : Operation 1798 [3/3] (5.25ns)   --->   "%mul_1_1_4_1 = fmul i32 %select_ln37_40, i32 %tmp_216" [src/conv1.cpp:54]   --->   Operation 1798 'fmul' 'mul_1_1_4_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 1799 '%tmp_376 = fadd i32 %tmp_375, i32 %mul_1_2_9'
ST_28 : Operation 1799 [4/4] (4.67ns)   --->   "%tmp_376 = fadd i32 %tmp_375, i32 %mul_1_2_9" [src/conv1.cpp:54]   --->   Operation 1799 'fadd' 'tmp_376' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1800 [1/3] (7.01ns)   --->   "%mul_1_2_11 = fmul i32 %select_ln37_7, i32 %tmp_151" [src/conv1.cpp:54]   --->   Operation 1800 'fmul' 'mul_1_2_11' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1801 [1/4] (6.43ns)   --->   "%tmp_382 = fadd i32 %tmp_381, i32 %mul_1_2_1_1" [src/conv1.cpp:54]   --->   Operation 1801 'fadd' 'tmp_382' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1802 [1/3] (7.01ns)   --->   "%mul_1_2_1_3 = fmul i32 %select_ln37_15, i32 %tmp_168" [src/conv1.cpp:54]   --->   Operation 1802 'fmul' 'mul_1_2_1_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1803 [3/4] (6.43ns)   --->   "%tmp_389 = fadd i32 %tmp_388, i32 %mul_1_2_2_1" [src/conv1.cpp:54]   --->   Operation 1803 'fadd' 'tmp_389' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1804 [2/3] (7.01ns)   --->   "%mul_1_2_2_2 = fmul i32 %select_ln37_23, i32 %tmp_184" [src/conv1.cpp:54]   --->   Operation 1804 'fmul' 'mul_1_2_2_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1805 [3/4] (6.43ns)   --->   "%tmp_395 = fadd i32 %mul_1_2_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1805 'fadd' 'tmp_395' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1806 [2/3] (7.01ns)   --->   "%mul_1_2_3_1 = fmul i32 %select_ln37_31, i32 %tmp_200" [src/conv1.cpp:54]   --->   Operation 1806 'fmul' 'mul_1_2_3_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 1807 '%mul_1_2_4 = fmul i32 %select_ln37_39, i32 %tmp_216'
ST_28 : Operation 1807 [3/3] (5.25ns)   --->   "%mul_1_2_4 = fmul i32 %select_ln37_39, i32 %tmp_216" [src/conv1.cpp:54]   --->   Operation 1807 'fmul' 'mul_1_2_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 1808 [1/1] (0.76ns)   --->   "%empty_398 = add i8 %empty_358, i8 39" [src/conv1.cpp:37]   --->   Operation 1808 'add' 'empty_398' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1809 [1/1] (0.00ns)   --->   "%p_cast50 = zext i8 %empty_398" [src/conv1.cpp:37]   --->   Operation 1809 'zext' 'p_cast50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1810 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast50" [src/conv1.cpp:37]   --->   Operation 1810 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1811 [1/1] (0.76ns)   --->   "%empty_406 = add i8 %empty_358, i8 47" [src/conv1.cpp:37]   --->   Operation 1811 'add' 'empty_406' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1812 [1/1] (0.00ns)   --->   "%p_cast58 = zext i8 %empty_406" [src/conv1.cpp:37]   --->   Operation 1812 'zext' 'p_cast58' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1813 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast58" [src/conv1.cpp:37]   --->   Operation 1813 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1814 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast50" [src/conv1.cpp:37]   --->   Operation 1814 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1815 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast58" [src/conv1.cpp:37]   --->   Operation 1815 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1816 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast50" [src/conv1.cpp:37]   --->   Operation 1816 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1817 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast58" [src/conv1.cpp:37]   --->   Operation 1817 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1818 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24" [src/conv1.cpp:37]   --->   Operation 1818 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1819 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24" [src/conv1.cpp:37]   --->   Operation 1819 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1820 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_23 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_24" [src/conv1.cpp:37]   --->   Operation 1820 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_23' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1821 [1/1] (0.47ns)   --->   "%tmp_74 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_23, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1821 'mux' 'tmp_74' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1822 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32" [src/conv1.cpp:37]   --->   Operation 1822 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1823 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32" [src/conv1.cpp:37]   --->   Operation 1823 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1824 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_31 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_32" [src/conv1.cpp:37]   --->   Operation 1824 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_31' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1825 [1/1] (0.47ns)   --->   "%tmp_82 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_31, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1825 'mux' 'tmp_82' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1826 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40" [src/conv1.cpp:37]   --->   Operation 1826 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1827 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40" [src/conv1.cpp:37]   --->   Operation 1827 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1828 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_39 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_40" [src/conv1.cpp:37]   --->   Operation 1828 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_39' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1829 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48" [src/conv1.cpp:37]   --->   Operation 1829 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1830 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48" [src/conv1.cpp:37]   --->   Operation 1830 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1831 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_47 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_48" [src/conv1.cpp:37]   --->   Operation 1831 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_47' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1832 [1/1] (0.76ns)   --->   "%empty_471 = add i8 %empty_448, i8 23" [src/conv1.cpp:37]   --->   Operation 1832 'add' 'empty_471' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1833 [1/1] (0.00ns)   --->   "%p_cast114 = zext i8 %empty_471" [src/conv1.cpp:37]   --->   Operation 1833 'zext' 'p_cast114' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1834 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast114" [src/conv1.cpp:37]   --->   Operation 1834 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1835 [1/1] (0.76ns)   --->   "%empty_479 = add i8 %empty_448, i8 31" [src/conv1.cpp:37]   --->   Operation 1835 'add' 'empty_479' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1836 [1/1] (0.00ns)   --->   "%p_cast122 = zext i8 %empty_479" [src/conv1.cpp:37]   --->   Operation 1836 'zext' 'p_cast122' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1837 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast122" [src/conv1.cpp:37]   --->   Operation 1837 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1838 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast114" [src/conv1.cpp:37]   --->   Operation 1838 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1839 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast122" [src/conv1.cpp:37]   --->   Operation 1839 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1840 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_104 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast114" [src/conv1.cpp:37]   --->   Operation 1840 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_104' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1841 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_112 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast122" [src/conv1.cpp:37]   --->   Operation 1841 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_112' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 1842 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88" [src/conv1.cpp:37]   --->   Operation 1842 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1843 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88" [src/conv1.cpp:37]   --->   Operation 1843 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1844 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_88 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_88" [src/conv1.cpp:37]   --->   Operation 1844 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_88' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1845 [1/1] (0.47ns)   --->   "%tmp_138_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_88, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1845 'mux' 'tmp_138_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1846 [1/1] (0.44ns)   --->   "%select_ln37_10 = select i1 %icmp_ln40, i32 %tmp_138_mid1, i32 %tmp_58" [src/conv1.cpp:37]   --->   Operation 1846 'select' 'select_ln37_10' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1847 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96" [src/conv1.cpp:37]   --->   Operation 1847 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1848 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96" [src/conv1.cpp:37]   --->   Operation 1848 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1849 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_96 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_96" [src/conv1.cpp:37]   --->   Operation 1849 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_96' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1850 [1/1] (0.47ns)   --->   "%tmp_146_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_96, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1850 'mux' 'tmp_146_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1851 [1/1] (0.44ns)   --->   "%select_ln37_18 = select i1 %icmp_ln40, i32 %tmp_146_mid1, i32 %tmp_66" [src/conv1.cpp:37]   --->   Operation 1851 'select' 'select_ln37_18' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1852 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104" [src/conv1.cpp:37]   --->   Operation 1852 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1853 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104" [src/conv1.cpp:37]   --->   Operation 1853 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1854 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_104 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_104" [src/conv1.cpp:37]   --->   Operation 1854 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_104' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1855 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112" [src/conv1.cpp:37]   --->   Operation 1855 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1856 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112" [src/conv1.cpp:37]   --->   Operation 1856 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1857 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_112 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_112" [src/conv1.cpp:37]   --->   Operation 1857 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_112' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_29 : Operation 1858 [2/4] (6.43ns)   --->   "%tmp_144 = fadd i32 %tmp_140, i32 %mul_1_9" [src/conv1.cpp:54]   --->   Operation 1858 'fadd' 'tmp_144' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1859 [1/1] (0.79ns)   --->   "%add_ln54_61 = add i11 %mul_ln54_27, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 1859 'add' 'add_ln54_61' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1860 [1/1] (0.00ns)   --->   "%zext_ln54_83 = zext i11 %add_ln54_61" [src/conv1.cpp:54]   --->   Operation 1860 'zext' 'zext_ln54_83' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 1861 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_97 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_83" [src/conv1.cpp:54]   --->   Operation 1861 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_97' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 1862 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_106 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_83" [src/conv1.cpp:54]   --->   Operation 1862 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_106' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 1863 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_115 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_83" [src/conv1.cpp:54]   --->   Operation 1863 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_115' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 1864 [1/1] (0.79ns)   --->   "%add_ln54_69 = add i11 %mul_ln54_26, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 1864 'add' 'add_ln54_69' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln54_93 = zext i11 %add_ln54_69" [src/conv1.cpp:54]   --->   Operation 1865 'zext' 'zext_ln54_93' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 1866 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_126 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_93" [src/conv1.cpp:54]   --->   Operation 1866 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_126' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 1867 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_135 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_93" [src/conv1.cpp:54]   --->   Operation 1867 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_135' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 1868 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_144 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_93" [src/conv1.cpp:54]   --->   Operation 1868 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_144' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 1869 [2/3] (7.01ns)   --->   "%mul_1_13 = fmul i32 %select_ln37_9, i32 %tmp_151" [src/conv1.cpp:54]   --->   Operation 1869 'fmul' 'mul_1_13' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1870 [3/4] (6.43ns)   --->   "%tmp_163 = fadd i32 %tmp_161, i32 %mul_1_1259_2" [src/conv1.cpp:54]   --->   Operation 1870 'fadd' 'tmp_163' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1871 [2/3] (7.01ns)   --->   "%mul_1_1259_5 = fmul i32 %select_ln37_17, i32 %tmp_168" [src/conv1.cpp:54]   --->   Operation 1871 'fmul' 'mul_1_1259_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1872 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_291 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_184" [src/conv1.cpp:54]   --->   Operation 1872 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_291' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1873 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_292 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_193" [src/conv1.cpp:54]   --->   Operation 1873 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_292' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1874 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_293 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_202" [src/conv1.cpp:54]   --->   Operation 1874 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_293' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1875 [1/1] (0.47ns)   --->   "%tmp_170 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_291, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_292, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_293, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 1875 'mux' 'tmp_170' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1876 [1/4] (6.43ns)   --->   "%tmp_179 = fadd i32 %tmp_177, i32 %mul_1_2281_1" [src/conv1.cpp:54]   --->   Operation 1876 'fadd' 'tmp_179' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 1877 '%mul_1_2281_4 = fmul i32 %select_ln37_25, i32 %tmp_184'
ST_29 : Operation 1877 [3/3] (5.25ns)   --->   "%mul_1_2281_4 = fmul i32 %select_ln37_25, i32 %tmp_184" [src/conv1.cpp:54]   --->   Operation 1877 'fmul' 'mul_1_2281_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1878 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_315 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_155" [src/conv1.cpp:54]   --->   Operation 1878 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_315' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1879 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_316 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_164" [src/conv1.cpp:54]   --->   Operation 1879 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_316' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1880 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_317 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_173" [src/conv1.cpp:54]   --->   Operation 1880 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_317' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1881 [1/1] (0.47ns)   --->   "%tmp_186 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_315, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_316, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_317, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 1881 'mux' 'tmp_186' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1882 [2/4] (6.43ns)   --->   "%tmp_197 = fadd i32 %tmp_195, i32 %mul_1_3_1" [src/conv1.cpp:54]   --->   Operation 1882 'fadd' 'tmp_197' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 1883 '%mul_1_3_3 = fmul i32 %select_ln37_33, i32 %tmp_200'
ST_29 : Operation 1883 [3/3] (5.25ns)   --->   "%mul_1_3_3 = fmul i32 %select_ln37_33, i32 %tmp_200" [src/conv1.cpp:54]   --->   Operation 1883 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1884 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_339 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_126" [src/conv1.cpp:54]   --->   Operation 1884 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_339' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1885 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_340 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_135" [src/conv1.cpp:54]   --->   Operation 1885 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_340' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1886 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_341 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_144" [src/conv1.cpp:54]   --->   Operation 1886 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_341' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1887 [3/4] (6.43ns)   --->   "%tmp_213 = fadd i32 %mul_1_4, i32 0" [src/conv1.cpp:54]   --->   Operation 1887 'fadd' 'tmp_213' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1888 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_363 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_97" [src/conv1.cpp:54]   --->   Operation 1888 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_363' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1889 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_364 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_106" [src/conv1.cpp:54]   --->   Operation 1889 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_364' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1890 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_365 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_115" [src/conv1.cpp:54]   --->   Operation 1890 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_365' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 1891 [2/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %select_ln37_48, i32 %tmp_230" [src/conv1.cpp:54]   --->   Operation 1891 'fmul' 'mul_1_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 1892 '%mul_1_5_1 = fmul i32 %select_ln37_49, i32 %tmp_232'
ST_29 : Operation 1892 [3/3] (5.25ns)   --->   "%mul_1_5_1 = fmul i32 %select_ln37_49, i32 %tmp_232" [src/conv1.cpp:54]   --->   Operation 1892 'fmul' 'mul_1_5_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1893 [3/4] (6.43ns)   --->   "%tmp_304 = fadd i32 %tmp_303, i32 %mul_1_1_9" [src/conv1.cpp:54]   --->   Operation 1893 'fadd' 'tmp_304' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 1894 '%tmp_312 = fadd i32 %tmp_311, i32 %mul_1_1_1_2'
ST_29 : Operation 1894 [4/4] (4.67ns)   --->   "%tmp_312 = fadd i32 %tmp_311, i32 %mul_1_1_1_2" [src/conv1.cpp:54]   --->   Operation 1894 'fadd' 'tmp_312' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1895 [1/3] (7.01ns)   --->   "%mul_1_1_1_4 = fmul i32 %select_ln37_16, i32 %tmp_168" [src/conv1.cpp:54]   --->   Operation 1895 'fmul' 'mul_1_1_1_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1896 [1/4] (6.43ns)   --->   "%tmp_319 = fadd i32 %tmp_318, i32 %mul_1_1_2_1" [src/conv1.cpp:54]   --->   Operation 1896 'fadd' 'tmp_319' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1897 [1/3] (7.01ns)   --->   "%mul_1_1_2_3 = fmul i32 %select_ln37_24, i32 %tmp_184" [src/conv1.cpp:54]   --->   Operation 1897 'fmul' 'mul_1_1_2_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 1898 '%tmp_327 = fadd i32 %tmp_326, i32 %mul_1_1_3_1'
ST_29 : Operation 1898 [4/4] (4.67ns)   --->   "%tmp_327 = fadd i32 %tmp_326, i32 %mul_1_1_3_1" [src/conv1.cpp:54]   --->   Operation 1898 'fadd' 'tmp_327' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1899 [1/3] (7.01ns)   --->   "%mul_1_1_3_2 = fmul i32 %select_ln37_32, i32 %tmp_200" [src/conv1.cpp:54]   --->   Operation 1899 'fmul' 'mul_1_1_3_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1900 [3/4] (6.43ns)   --->   "%tmp_334 = fadd i32 %mul_1_1_4, i32 0" [src/conv1.cpp:54]   --->   Operation 1900 'fadd' 'tmp_334' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1901 [2/3] (7.01ns)   --->   "%mul_1_1_4_1 = fmul i32 %select_ln37_40, i32 %tmp_216" [src/conv1.cpp:54]   --->   Operation 1901 'fmul' 'mul_1_1_4_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 1902 '%mul_1_1_5 = fmul i32 %select_ln37_48, i32 %tmp_232'
ST_29 : Operation 1902 [3/3] (5.25ns)   --->   "%mul_1_1_5 = fmul i32 %select_ln37_48, i32 %tmp_232" [src/conv1.cpp:54]   --->   Operation 1902 'fmul' 'mul_1_1_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1903 [3/4] (6.43ns)   --->   "%tmp_376 = fadd i32 %tmp_375, i32 %mul_1_2_9" [src/conv1.cpp:54]   --->   Operation 1903 'fadd' 'tmp_376' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 1904 '%mul_1_2_12 = fmul i32 %select_ln37_8, i32 %tmp_153'
ST_29 : Operation 1904 [3/3] (5.25ns)   --->   "%mul_1_2_12 = fmul i32 %select_ln37_8, i32 %tmp_153" [src/conv1.cpp:54]   --->   Operation 1904 'fmul' 'mul_1_2_12' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 1905 '%tmp_383 = fadd i32 %tmp_382, i32 %mul_1_2_1_2'
ST_29 : Operation 1905 [4/4] (4.67ns)   --->   "%tmp_383 = fadd i32 %tmp_382, i32 %mul_1_2_1_2" [src/conv1.cpp:54]   --->   Operation 1905 'fadd' 'tmp_383' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1906 [2/4] (6.43ns)   --->   "%tmp_389 = fadd i32 %tmp_388, i32 %mul_1_2_2_1" [src/conv1.cpp:54]   --->   Operation 1906 'fadd' 'tmp_389' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1907 [1/3] (7.01ns)   --->   "%mul_1_2_2_2 = fmul i32 %select_ln37_23, i32 %tmp_184" [src/conv1.cpp:54]   --->   Operation 1907 'fmul' 'mul_1_2_2_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1908 [2/4] (6.43ns)   --->   "%tmp_395 = fadd i32 %mul_1_2_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1908 'fadd' 'tmp_395' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1909 [1/3] (7.01ns)   --->   "%mul_1_2_3_1 = fmul i32 %select_ln37_31, i32 %tmp_200" [src/conv1.cpp:54]   --->   Operation 1909 'fmul' 'mul_1_2_3_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1910 [2/3] (7.01ns)   --->   "%mul_1_2_4 = fmul i32 %select_ln37_39, i32 %tmp_216" [src/conv1.cpp:54]   --->   Operation 1910 'fmul' 'mul_1_2_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 1911 [1/1] (0.76ns)   --->   "%empty_414 = add i8 %empty_358, i8 55" [src/conv1.cpp:37]   --->   Operation 1911 'add' 'empty_414' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1912 [1/1] (0.00ns)   --->   "%p_cast66 = zext i8 %empty_414" [src/conv1.cpp:37]   --->   Operation 1912 'zext' 'p_cast66' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1913 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast66" [src/conv1.cpp:37]   --->   Operation 1913 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1914 [1/1] (0.76ns)   --->   "%empty_422 = add i8 %empty_358, i8 63" [src/conv1.cpp:37]   --->   Operation 1914 'add' 'empty_422' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1915 [1/1] (0.00ns)   --->   "%p_cast74 = zext i8 %empty_422" [src/conv1.cpp:37]   --->   Operation 1915 'zext' 'p_cast74' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1916 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast74" [src/conv1.cpp:37]   --->   Operation 1916 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1917 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast66" [src/conv1.cpp:37]   --->   Operation 1917 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1918 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast74" [src/conv1.cpp:37]   --->   Operation 1918 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1919 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast66" [src/conv1.cpp:37]   --->   Operation 1919 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1920 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast74" [src/conv1.cpp:37]   --->   Operation 1920 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_64' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1921 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40" [src/conv1.cpp:37]   --->   Operation 1921 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1922 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40" [src/conv1.cpp:37]   --->   Operation 1922 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1923 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_39 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_40" [src/conv1.cpp:37]   --->   Operation 1923 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_39' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1924 [1/1] (0.47ns)   --->   "%tmp_90 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_39, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1924 'mux' 'tmp_90' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1925 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48" [src/conv1.cpp:37]   --->   Operation 1925 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1926 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48" [src/conv1.cpp:37]   --->   Operation 1926 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1927 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_47 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_48" [src/conv1.cpp:37]   --->   Operation 1927 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_47' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1928 [1/1] (0.47ns)   --->   "%tmp_98 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_47, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 1928 'mux' 'tmp_98' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1929 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56" [src/conv1.cpp:37]   --->   Operation 1929 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1930 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56" [src/conv1.cpp:37]   --->   Operation 1930 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1931 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_55 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_56" [src/conv1.cpp:37]   --->   Operation 1931 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_55' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1932 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64" [src/conv1.cpp:37]   --->   Operation 1932 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1933 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64" [src/conv1.cpp:37]   --->   Operation 1933 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1934 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_63 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_64" [src/conv1.cpp:37]   --->   Operation 1934 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_63' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1935 [1/1] (0.76ns)   --->   "%empty_487 = add i8 %empty_448, i8 39" [src/conv1.cpp:37]   --->   Operation 1935 'add' 'empty_487' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1936 [1/1] (0.00ns)   --->   "%p_cast130 = zext i8 %empty_487" [src/conv1.cpp:37]   --->   Operation 1936 'zext' 'p_cast130' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1937 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast130" [src/conv1.cpp:37]   --->   Operation 1937 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1938 [1/1] (0.76ns)   --->   "%empty_495 = add i8 %empty_448, i8 47" [src/conv1.cpp:37]   --->   Operation 1938 'add' 'empty_495' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1939 [1/1] (0.00ns)   --->   "%p_cast138 = zext i8 %empty_495" [src/conv1.cpp:37]   --->   Operation 1939 'zext' 'p_cast138' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1940 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast138" [src/conv1.cpp:37]   --->   Operation 1940 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1941 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast130" [src/conv1.cpp:37]   --->   Operation 1941 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1942 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast138" [src/conv1.cpp:37]   --->   Operation 1942 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1943 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_120 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast130" [src/conv1.cpp:37]   --->   Operation 1943 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_120' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1944 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_128 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast138" [src/conv1.cpp:37]   --->   Operation 1944 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_128' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 1945 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104" [src/conv1.cpp:37]   --->   Operation 1945 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1946 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104" [src/conv1.cpp:37]   --->   Operation 1946 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1947 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_104 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_104" [src/conv1.cpp:37]   --->   Operation 1947 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_104' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1948 [1/1] (0.47ns)   --->   "%tmp_154_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_104, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1948 'mux' 'tmp_154_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1949 [1/1] (0.44ns)   --->   "%select_ln37_26 = select i1 %icmp_ln40, i32 %tmp_154_mid1, i32 %tmp_74" [src/conv1.cpp:37]   --->   Operation 1949 'select' 'select_ln37_26' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1950 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112" [src/conv1.cpp:37]   --->   Operation 1950 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1951 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112" [src/conv1.cpp:37]   --->   Operation 1951 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1952 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_112 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_112" [src/conv1.cpp:37]   --->   Operation 1952 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_112' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1953 [1/1] (0.47ns)   --->   "%tmp_162_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_112, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 1953 'mux' 'tmp_162_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1954 [1/1] (0.44ns)   --->   "%select_ln37_34 = select i1 %icmp_ln40, i32 %tmp_162_mid1, i32 %tmp_82" [src/conv1.cpp:37]   --->   Operation 1954 'select' 'select_ln37_34' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1955 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120" [src/conv1.cpp:37]   --->   Operation 1955 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1956 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120" [src/conv1.cpp:37]   --->   Operation 1956 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1957 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_120 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_120" [src/conv1.cpp:37]   --->   Operation 1957 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_120' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1958 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128" [src/conv1.cpp:37]   --->   Operation 1958 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1959 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128" [src/conv1.cpp:37]   --->   Operation 1959 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1960 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_128 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_128" [src/conv1.cpp:37]   --->   Operation 1960 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_128' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_30 : Operation 1961 [1/1] (0.79ns)   --->   "%add_ln54_36 = add i11 %mul_ln54_29, i11 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 1961 'add' 'add_ln54_36' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln54_53 = zext i11 %add_ln54_36" [src/conv1.cpp:54]   --->   Operation 1962 'zext' 'zext_ln54_53' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 1963 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_9 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_53" [src/conv1.cpp:54]   --->   Operation 1963 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 1964 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_18 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_53" [src/conv1.cpp:54]   --->   Operation 1964 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 1965 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_27 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_53" [src/conv1.cpp:54]   --->   Operation 1965 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 1966 [1/1] (0.79ns)   --->   "%add_ln54_53 = add i11 %mul_ln54_28, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 1966 'add' 'add_ln54_53' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln54_73 = zext i11 %add_ln54_53" [src/conv1.cpp:54]   --->   Operation 1967 'zext' 'zext_ln54_73' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 1968 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_68 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_73" [src/conv1.cpp:54]   --->   Operation 1968 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_68' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 1969 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_77 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_73" [src/conv1.cpp:54]   --->   Operation 1969 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_77' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 1970 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_86 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_73" [src/conv1.cpp:54]   --->   Operation 1970 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_86' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 1971 [1/4] (6.43ns)   --->   "%tmp_144 = fadd i32 %tmp_140, i32 %mul_1_9" [src/conv1.cpp:54]   --->   Operation 1971 'fadd' 'tmp_144' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1972 [1/3] (7.01ns)   --->   "%mul_1_13 = fmul i32 %select_ln37_9, i32 %tmp_151" [src/conv1.cpp:54]   --->   Operation 1972 'fmul' 'mul_1_13' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1973 [2/4] (6.43ns)   --->   "%tmp_163 = fadd i32 %tmp_161, i32 %mul_1_1259_2" [src/conv1.cpp:54]   --->   Operation 1973 'fadd' 'tmp_163' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1974 [1/3] (7.01ns)   --->   "%mul_1_1259_5 = fmul i32 %select_ln37_17, i32 %tmp_168" [src/conv1.cpp:54]   --->   Operation 1974 'fmul' 'mul_1_1259_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 1975 '%tmp_181 = fadd i32 %tmp_179, i32 %mul_1_2281_2'
ST_30 : Operation 1975 [4/4] (4.67ns)   --->   "%tmp_181 = fadd i32 %tmp_179, i32 %mul_1_2281_2" [src/conv1.cpp:54]   --->   Operation 1975 'fadd' 'tmp_181' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1976 [2/3] (7.01ns)   --->   "%mul_1_2281_4 = fmul i32 %select_ln37_25, i32 %tmp_184" [src/conv1.cpp:54]   --->   Operation 1976 'fmul' 'mul_1_2281_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1977 [1/4] (6.43ns)   --->   "%tmp_197 = fadd i32 %tmp_195, i32 %mul_1_3_1" [src/conv1.cpp:54]   --->   Operation 1977 'fadd' 'tmp_197' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1978 [2/3] (7.01ns)   --->   "%mul_1_3_3 = fmul i32 %select_ln37_33, i32 %tmp_200" [src/conv1.cpp:54]   --->   Operation 1978 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1979 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_339 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_126" [src/conv1.cpp:54]   --->   Operation 1979 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_339' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1980 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_340 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_135" [src/conv1.cpp:54]   --->   Operation 1980 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_340' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1981 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_341 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_144" [src/conv1.cpp:54]   --->   Operation 1981 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_341' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1982 [1/1] (0.47ns)   --->   "%tmp_202 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_339, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_340, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_341, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 1982 'mux' 'tmp_202' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1983 [2/4] (6.43ns)   --->   "%tmp_213 = fadd i32 %mul_1_4, i32 0" [src/conv1.cpp:54]   --->   Operation 1983 'fadd' 'tmp_213' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 1984 '%mul_1_4_2 = fmul i32 %select_ln37_41, i32 %tmp_216'
ST_30 : Operation 1984 [3/3] (5.25ns)   --->   "%mul_1_4_2 = fmul i32 %select_ln37_41, i32 %tmp_216" [src/conv1.cpp:54]   --->   Operation 1984 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1985 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_363 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_97" [src/conv1.cpp:54]   --->   Operation 1985 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_363' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1986 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_364 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_106" [src/conv1.cpp:54]   --->   Operation 1986 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_364' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1987 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_365 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_115" [src/conv1.cpp:54]   --->   Operation 1987 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_365' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1988 [1/1] (0.47ns)   --->   "%tmp_218 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_363, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_364, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_365, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 1988 'mux' 'tmp_218' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1989 [1/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %select_ln37_48, i32 %tmp_230" [src/conv1.cpp:54]   --->   Operation 1989 'fmul' 'mul_1_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1990 [2/3] (7.01ns)   --->   "%mul_1_5_1 = fmul i32 %select_ln37_49, i32 %tmp_232" [src/conv1.cpp:54]   --->   Operation 1990 'fmul' 'mul_1_5_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1991 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_387 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_68" [src/conv1.cpp:54]   --->   Operation 1991 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_387' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1992 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_388 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_77" [src/conv1.cpp:54]   --->   Operation 1992 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_388' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1993 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_389 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_86" [src/conv1.cpp:54]   --->   Operation 1993 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_389' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1994 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_408 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_9" [src/conv1.cpp:54]   --->   Operation 1994 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_408' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1995 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_409 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_18" [src/conv1.cpp:54]   --->   Operation 1995 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_409' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1996 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_410 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_27" [src/conv1.cpp:54]   --->   Operation 1996 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_410' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 1997 [2/4] (6.43ns)   --->   "%tmp_304 = fadd i32 %tmp_303, i32 %mul_1_1_9" [src/conv1.cpp:54]   --->   Operation 1997 'fadd' 'tmp_304' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 1998 '%mul_1_1_13 = fmul i32 %select_ln37_9, i32 %tmp_153'
ST_30 : Operation 1998 [3/3] (5.25ns)   --->   "%mul_1_1_13 = fmul i32 %select_ln37_9, i32 %tmp_153" [src/conv1.cpp:54]   --->   Operation 1998 'fmul' 'mul_1_1_13' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1999 [3/4] (6.43ns)   --->   "%tmp_312 = fadd i32 %tmp_311, i32 %mul_1_1_1_2" [src/conv1.cpp:54]   --->   Operation 1999 'fadd' 'tmp_312' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2000 '%mul_1_1_1_5 = fmul i32 %select_ln37_17, i32 %tmp_170'
ST_30 : Operation 2000 [3/3] (5.25ns)   --->   "%mul_1_1_1_5 = fmul i32 %select_ln37_17, i32 %tmp_170" [src/conv1.cpp:54]   --->   Operation 2000 'fmul' 'mul_1_1_1_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2001 '%tmp_320 = fadd i32 %tmp_319, i32 %mul_1_1_2_2'
ST_30 : Operation 2001 [4/4] (4.67ns)   --->   "%tmp_320 = fadd i32 %tmp_319, i32 %mul_1_1_2_2" [src/conv1.cpp:54]   --->   Operation 2001 'fadd' 'tmp_320' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2002 [3/4] (6.43ns)   --->   "%tmp_327 = fadd i32 %tmp_326, i32 %mul_1_1_3_1" [src/conv1.cpp:54]   --->   Operation 2002 'fadd' 'tmp_327' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2003 [2/4] (6.43ns)   --->   "%tmp_334 = fadd i32 %mul_1_1_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2003 'fadd' 'tmp_334' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2004 [1/3] (7.01ns)   --->   "%mul_1_1_4_1 = fmul i32 %select_ln37_40, i32 %tmp_216" [src/conv1.cpp:54]   --->   Operation 2004 'fmul' 'mul_1_1_4_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2005 [2/3] (7.01ns)   --->   "%mul_1_1_5 = fmul i32 %select_ln37_48, i32 %tmp_232" [src/conv1.cpp:54]   --->   Operation 2005 'fmul' 'mul_1_1_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2006 [2/4] (6.43ns)   --->   "%tmp_376 = fadd i32 %tmp_375, i32 %mul_1_2_9" [src/conv1.cpp:54]   --->   Operation 2006 'fadd' 'tmp_376' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2007 [2/3] (7.01ns)   --->   "%mul_1_2_12 = fmul i32 %select_ln37_8, i32 %tmp_153" [src/conv1.cpp:54]   --->   Operation 2007 'fmul' 'mul_1_2_12' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2008 [3/4] (6.43ns)   --->   "%tmp_383 = fadd i32 %tmp_382, i32 %mul_1_2_1_2" [src/conv1.cpp:54]   --->   Operation 2008 'fadd' 'tmp_383' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2009 '%mul_1_2_1_4 = fmul i32 %select_ln37_16, i32 %tmp_170'
ST_30 : Operation 2009 [3/3] (5.25ns)   --->   "%mul_1_2_1_4 = fmul i32 %select_ln37_16, i32 %tmp_170" [src/conv1.cpp:54]   --->   Operation 2009 'fmul' 'mul_1_2_1_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2010 [1/4] (6.43ns)   --->   "%tmp_389 = fadd i32 %tmp_388, i32 %mul_1_2_2_1" [src/conv1.cpp:54]   --->   Operation 2010 'fadd' 'tmp_389' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2011 '%mul_1_2_2_3 = fmul i32 %select_ln37_24, i32 %tmp_186'
ST_30 : Operation 2011 [3/3] (5.25ns)   --->   "%mul_1_2_2_3 = fmul i32 %select_ln37_24, i32 %tmp_186" [src/conv1.cpp:54]   --->   Operation 2011 'fmul' 'mul_1_2_2_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2012 [1/4] (6.43ns)   --->   "%tmp_395 = fadd i32 %mul_1_2_3, i32 0" [src/conv1.cpp:54]   --->   Operation 2012 'fadd' 'tmp_395' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2013 [1/3] (7.01ns)   --->   "%mul_1_2_4 = fmul i32 %select_ln37_39, i32 %tmp_216" [src/conv1.cpp:54]   --->   Operation 2013 'fmul' 'mul_1_2_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 2014 [1/1] (0.76ns)   --->   "%empty_367 = add i8 %empty_358, i8 8" [src/conv1.cpp:37]   --->   Operation 2014 'add' 'empty_367' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2015 [1/1] (0.00ns)   --->   "%p_cast13 = zext i8 %empty_367" [src/conv1.cpp:37]   --->   Operation 2015 'zext' 'p_cast13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2016 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast13" [src/conv1.cpp:37]   --->   Operation 2016 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2017 [1/1] (0.76ns)   --->   "%empty_375 = add i8 %empty_358, i8 16" [src/conv1.cpp:37]   --->   Operation 2017 'add' 'empty_375' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2018 [1/1] (0.00ns)   --->   "%p_cast21 = zext i8 %empty_375" [src/conv1.cpp:37]   --->   Operation 2018 'zext' 'p_cast21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2019 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast21" [src/conv1.cpp:37]   --->   Operation 2019 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2020 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast13" [src/conv1.cpp:37]   --->   Operation 2020 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2021 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast21" [src/conv1.cpp:37]   --->   Operation 2021 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2022 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast13" [src/conv1.cpp:37]   --->   Operation 2022 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2023 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast21" [src/conv1.cpp:37]   --->   Operation 2023 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2024 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9" [src/conv1.cpp:37]   --->   Operation 2024 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2025 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9" [src/conv1.cpp:37]   --->   Operation 2025 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2026 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_8 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_9" [src/conv1.cpp:37]   --->   Operation 2026 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_8' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2027 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17" [src/conv1.cpp:37]   --->   Operation 2027 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2028 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17" [src/conv1.cpp:37]   --->   Operation 2028 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2029 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_16 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_17" [src/conv1.cpp:37]   --->   Operation 2029 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_16' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2030 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56" [src/conv1.cpp:37]   --->   Operation 2030 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2031 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56" [src/conv1.cpp:37]   --->   Operation 2031 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2032 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_55 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_56" [src/conv1.cpp:37]   --->   Operation 2032 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_55' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2033 [1/1] (0.47ns)   --->   "%tmp_106 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_55, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2033 'mux' 'tmp_106' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2034 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64" [src/conv1.cpp:37]   --->   Operation 2034 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2035 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64" [src/conv1.cpp:37]   --->   Operation 2035 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2036 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_63 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_64" [src/conv1.cpp:37]   --->   Operation 2036 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_63' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2037 [1/1] (0.47ns)   --->   "%tmp_114 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_63, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2037 'mux' 'tmp_114' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2038 [1/1] (0.76ns)   --->   "%empty_503 = add i8 %empty_448, i8 55" [src/conv1.cpp:37]   --->   Operation 2038 'add' 'empty_503' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2039 [1/1] (0.00ns)   --->   "%p_cast146 = zext i8 %empty_503" [src/conv1.cpp:37]   --->   Operation 2039 'zext' 'p_cast146' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2040 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast146" [src/conv1.cpp:37]   --->   Operation 2040 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2041 [1/1] (0.76ns)   --->   "%empty_511 = add i8 %empty_448, i8 63" [src/conv1.cpp:37]   --->   Operation 2041 'add' 'empty_511' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2042 [1/1] (0.00ns)   --->   "%p_cast154 = zext i8 %empty_511" [src/conv1.cpp:37]   --->   Operation 2042 'zext' 'p_cast154' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2043 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast154" [src/conv1.cpp:37]   --->   Operation 2043 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2044 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast146" [src/conv1.cpp:37]   --->   Operation 2044 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2045 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast154" [src/conv1.cpp:37]   --->   Operation 2045 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2046 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_136 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast146" [src/conv1.cpp:37]   --->   Operation 2046 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_136' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2047 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_144 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast154" [src/conv1.cpp:37]   --->   Operation 2047 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_144' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 2048 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120" [src/conv1.cpp:37]   --->   Operation 2048 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2049 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120" [src/conv1.cpp:37]   --->   Operation 2049 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2050 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_120 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_120" [src/conv1.cpp:37]   --->   Operation 2050 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_120' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2051 [1/1] (0.47ns)   --->   "%tmp_170_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_120, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2051 'mux' 'tmp_170_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2052 [1/1] (0.44ns)   --->   "%select_ln37_42 = select i1 %icmp_ln40, i32 %tmp_170_mid1, i32 %tmp_90" [src/conv1.cpp:37]   --->   Operation 2052 'select' 'select_ln37_42' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2053 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128" [src/conv1.cpp:37]   --->   Operation 2053 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2054 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128" [src/conv1.cpp:37]   --->   Operation 2054 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2055 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_128 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_128" [src/conv1.cpp:37]   --->   Operation 2055 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_128' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2056 [1/1] (0.47ns)   --->   "%tmp_178_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_128, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2056 'mux' 'tmp_178_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2057 [1/1] (0.44ns)   --->   "%select_ln37_50 = select i1 %icmp_ln40, i32 %tmp_178_mid1, i32 %tmp_98" [src/conv1.cpp:37]   --->   Operation 2057 'select' 'select_ln37_50' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2058 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136" [src/conv1.cpp:37]   --->   Operation 2058 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2059 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136" [src/conv1.cpp:37]   --->   Operation 2059 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2060 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_136 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_136" [src/conv1.cpp:37]   --->   Operation 2060 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_136' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2061 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144" [src/conv1.cpp:37]   --->   Operation 2061 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2062 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144" [src/conv1.cpp:37]   --->   Operation 2062 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2063 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_144 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_144" [src/conv1.cpp:37]   --->   Operation 2063 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_144' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_31 : Operation 2064 [1/1] (0.79ns)   --->   "%add_ln54_45 = add i11 %mul_ln54_29, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 2064 'add' 'add_ln54_45' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln54_63 = zext i11 %add_ln54_45" [src/conv1.cpp:54]   --->   Operation 2065 'zext' 'zext_ln54_63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2066 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_39 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_63" [src/conv1.cpp:54]   --->   Operation 2066 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2067 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_48 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_63" [src/conv1.cpp:54]   --->   Operation 2067 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_48' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2068 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_57 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_63" [src/conv1.cpp:54]   --->   Operation 2068 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_57' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2069 '%tmp_146 = fadd i32 %tmp_144, i32 %mul_1_10'
ST_31 : Operation 2069 [4/4] (4.67ns)   --->   "%tmp_146 = fadd i32 %tmp_144, i32 %mul_1_10" [src/conv1.cpp:54]   --->   Operation 2069 'fadd' 'tmp_146' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2070 [1/1] (0.00ns)   --->   "%zext_ln54_133 = zext i9 %urem_ln54_7" [src/conv1.cpp:54]   --->   Operation 2070 'zext' 'zext_ln54_133' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2071 [1/1] (0.79ns)   --->   "%add_ln54_102 = add i11 %mul_ln54, i11 %zext_ln54_133" [src/conv1.cpp:54]   --->   Operation 2071 'add' 'add_ln54_102' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2072 [1/1] (0.00ns)   --->   "%zext_ln54_134 = zext i11 %add_ln54_102" [src/conv1.cpp:54]   --->   Operation 2072 'zext' 'zext_ln54_134' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2073 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_243 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_134" [src/conv1.cpp:54]   --->   Operation 2073 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_243' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2074 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_252 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_134" [src/conv1.cpp:54]   --->   Operation 2074 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_252' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2075 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_261 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_134" [src/conv1.cpp:54]   --->   Operation 2075 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_261' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2076 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_270 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_243" [src/conv1.cpp:54]   --->   Operation 2076 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_270' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2077 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_271 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_252" [src/conv1.cpp:54]   --->   Operation 2077 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_271' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2078 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_272 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_261" [src/conv1.cpp:54]   --->   Operation 2078 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_272' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2079 [1/4] (6.43ns)   --->   "%tmp_163 = fadd i32 %tmp_161, i32 %mul_1_1259_2" [src/conv1.cpp:54]   --->   Operation 2079 'fadd' 'tmp_163' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2080 [3/4] (6.43ns)   --->   "%tmp_181 = fadd i32 %tmp_179, i32 %mul_1_2281_2" [src/conv1.cpp:54]   --->   Operation 2080 'fadd' 'tmp_181' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2081 [1/3] (7.01ns)   --->   "%mul_1_2281_4 = fmul i32 %select_ln37_25, i32 %tmp_184" [src/conv1.cpp:54]   --->   Operation 2081 'fmul' 'mul_1_2281_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2082 '%tmp_199 = fadd i32 %tmp_197, i32 %mul_1_3_2'
ST_31 : Operation 2082 [4/4] (4.67ns)   --->   "%tmp_199 = fadd i32 %tmp_197, i32 %mul_1_3_2" [src/conv1.cpp:54]   --->   Operation 2082 'fadd' 'tmp_199' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2083 [1/3] (7.01ns)   --->   "%mul_1_3_3 = fmul i32 %select_ln37_33, i32 %tmp_200" [src/conv1.cpp:54]   --->   Operation 2083 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2084 [1/4] (6.43ns)   --->   "%tmp_213 = fadd i32 %mul_1_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2084 'fadd' 'tmp_213' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2085 [2/3] (7.01ns)   --->   "%mul_1_4_2 = fmul i32 %select_ln37_41, i32 %tmp_216" [src/conv1.cpp:54]   --->   Operation 2085 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2086 '%tmp_231 = fadd i32 %mul_1_5, i32 0'
ST_31 : Operation 2086 [4/4] (4.67ns)   --->   "%tmp_231 = fadd i32 %mul_1_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2086 'fadd' 'tmp_231' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2087 [1/3] (7.01ns)   --->   "%mul_1_5_1 = fmul i32 %select_ln37_49, i32 %tmp_232" [src/conv1.cpp:54]   --->   Operation 2087 'fmul' 'mul_1_5_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2088 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_387 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_68" [src/conv1.cpp:54]   --->   Operation 2088 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_387' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2089 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_388 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_77" [src/conv1.cpp:54]   --->   Operation 2089 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_388' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2090 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_389 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_86" [src/conv1.cpp:54]   --->   Operation 2090 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_389' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2091 [1/1] (0.47ns)   --->   "%tmp_234 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_387, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_388, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_389, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 2091 'mux' 'tmp_234' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2092 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_408 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_9" [src/conv1.cpp:54]   --->   Operation 2092 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_408' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2093 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_409 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_18" [src/conv1.cpp:54]   --->   Operation 2093 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_409' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2094 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_410 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_27" [src/conv1.cpp:54]   --->   Operation 2094 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_410' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2095 [1/1] (0.47ns)   --->   "%tmp_248 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_408, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_409, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_410, i2 %trunc_ln41_2" [src/conv1.cpp:54]   --->   Operation 2095 'mux' 'tmp_248' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2096 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_411 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_39" [src/conv1.cpp:54]   --->   Operation 2096 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_411' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2097 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_412 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_48" [src/conv1.cpp:54]   --->   Operation 2097 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_412' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2098 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_413 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_57" [src/conv1.cpp:54]   --->   Operation 2098 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_413' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2099 [1/4] (6.43ns)   --->   "%tmp_304 = fadd i32 %tmp_303, i32 %mul_1_1_9" [src/conv1.cpp:54]   --->   Operation 2099 'fadd' 'tmp_304' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2100 [2/3] (7.01ns)   --->   "%mul_1_1_13 = fmul i32 %select_ln37_9, i32 %tmp_153" [src/conv1.cpp:54]   --->   Operation 2100 'fmul' 'mul_1_1_13' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2101 [2/4] (6.43ns)   --->   "%tmp_312 = fadd i32 %tmp_311, i32 %mul_1_1_1_2" [src/conv1.cpp:54]   --->   Operation 2101 'fadd' 'tmp_312' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2102 [2/3] (7.01ns)   --->   "%mul_1_1_1_5 = fmul i32 %select_ln37_17, i32 %tmp_170" [src/conv1.cpp:54]   --->   Operation 2102 'fmul' 'mul_1_1_1_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2103 [3/4] (6.43ns)   --->   "%tmp_320 = fadd i32 %tmp_319, i32 %mul_1_1_2_2" [src/conv1.cpp:54]   --->   Operation 2103 'fadd' 'tmp_320' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2104 '%mul_1_1_2_4 = fmul i32 %select_ln37_25, i32 %tmp_186'
ST_31 : Operation 2104 [3/3] (5.25ns)   --->   "%mul_1_1_2_4 = fmul i32 %select_ln37_25, i32 %tmp_186" [src/conv1.cpp:54]   --->   Operation 2104 'fmul' 'mul_1_1_2_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2105 [2/4] (6.43ns)   --->   "%tmp_327 = fadd i32 %tmp_326, i32 %mul_1_1_3_1" [src/conv1.cpp:54]   --->   Operation 2105 'fadd' 'tmp_327' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2106 '%mul_1_1_3_3 = fmul i32 %select_ln37_33, i32 %tmp_202'
ST_31 : Operation 2106 [3/3] (5.25ns)   --->   "%mul_1_1_3_3 = fmul i32 %select_ln37_33, i32 %tmp_202" [src/conv1.cpp:54]   --->   Operation 2106 'fmul' 'mul_1_1_3_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2107 [1/4] (6.43ns)   --->   "%tmp_334 = fadd i32 %mul_1_1_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2107 'fadd' 'tmp_334' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2108 '%mul_1_1_4_2 = fmul i32 %select_ln37_41, i32 %tmp_218'
ST_31 : Operation 2108 [3/3] (5.25ns)   --->   "%mul_1_1_4_2 = fmul i32 %select_ln37_41, i32 %tmp_218" [src/conv1.cpp:54]   --->   Operation 2108 'fmul' 'mul_1_1_4_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2109 [1/3] (7.01ns)   --->   "%mul_1_1_5 = fmul i32 %select_ln37_48, i32 %tmp_232" [src/conv1.cpp:54]   --->   Operation 2109 'fmul' 'mul_1_1_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2110 [1/4] (6.43ns)   --->   "%tmp_376 = fadd i32 %tmp_375, i32 %mul_1_2_9" [src/conv1.cpp:54]   --->   Operation 2110 'fadd' 'tmp_376' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2111 [1/3] (7.01ns)   --->   "%mul_1_2_12 = fmul i32 %select_ln37_8, i32 %tmp_153" [src/conv1.cpp:54]   --->   Operation 2111 'fmul' 'mul_1_2_12' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2112 [2/4] (6.43ns)   --->   "%tmp_383 = fadd i32 %tmp_382, i32 %mul_1_2_1_2" [src/conv1.cpp:54]   --->   Operation 2112 'fadd' 'tmp_383' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2113 [2/3] (7.01ns)   --->   "%mul_1_2_1_4 = fmul i32 %select_ln37_16, i32 %tmp_170" [src/conv1.cpp:54]   --->   Operation 2113 'fmul' 'mul_1_2_1_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2114 '%tmp_390 = fadd i32 %tmp_389, i32 %mul_1_2_2_2'
ST_31 : Operation 2114 [4/4] (4.67ns)   --->   "%tmp_390 = fadd i32 %tmp_389, i32 %mul_1_2_2_2" [src/conv1.cpp:54]   --->   Operation 2114 'fadd' 'tmp_390' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2115 [2/3] (7.01ns)   --->   "%mul_1_2_2_3 = fmul i32 %select_ln37_24, i32 %tmp_186" [src/conv1.cpp:54]   --->   Operation 2115 'fmul' 'mul_1_2_2_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2116 '%tmp_396 = fadd i32 %tmp_395, i32 %mul_1_2_3_1'
ST_31 : Operation 2116 [4/4] (4.67ns)   --->   "%tmp_396 = fadd i32 %tmp_395, i32 %mul_1_2_3_1" [src/conv1.cpp:54]   --->   Operation 2116 'fadd' 'tmp_396' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2117 '%mul_1_2_3_2 = fmul i32 %select_ln37_32, i32 %tmp_202'
ST_31 : Operation 2117 [3/3] (5.25ns)   --->   "%mul_1_2_3_2 = fmul i32 %select_ln37_32, i32 %tmp_202" [src/conv1.cpp:54]   --->   Operation 2117 'fmul' 'mul_1_2_3_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2118 '%tmp_402 = fadd i32 %mul_1_2_4, i32 0'
ST_31 : Operation 2118 [4/4] (4.67ns)   --->   "%tmp_402 = fadd i32 %mul_1_2_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2118 'fadd' 'tmp_402' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2119 '%mul_1_2_4_1 = fmul i32 %select_ln37_40, i32 %tmp_218'
ST_31 : Operation 2119 [3/3] (5.25ns)   --->   "%mul_1_2_4_1 = fmul i32 %select_ln37_40, i32 %tmp_218" [src/conv1.cpp:54]   --->   Operation 2119 'fmul' 'mul_1_2_4_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 2120 [1/1] (0.76ns)   --->   "%empty_383 = add i8 %empty_358, i8 24" [src/conv1.cpp:37]   --->   Operation 2120 'add' 'empty_383' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2121 [1/1] (0.00ns)   --->   "%p_cast29 = zext i8 %empty_383" [src/conv1.cpp:37]   --->   Operation 2121 'zext' 'p_cast29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2122 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast29" [src/conv1.cpp:37]   --->   Operation 2122 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2123 [1/1] (0.76ns)   --->   "%empty_391 = add i8 %empty_358, i8 32" [src/conv1.cpp:37]   --->   Operation 2123 'add' 'empty_391' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2124 [1/1] (0.00ns)   --->   "%p_cast43 = zext i8 %empty_391" [src/conv1.cpp:37]   --->   Operation 2124 'zext' 'p_cast43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2125 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast43" [src/conv1.cpp:37]   --->   Operation 2125 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2126 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast29" [src/conv1.cpp:37]   --->   Operation 2126 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2127 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast43" [src/conv1.cpp:37]   --->   Operation 2127 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2128 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast29" [src/conv1.cpp:37]   --->   Operation 2128 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2129 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast43" [src/conv1.cpp:37]   --->   Operation 2129 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2130 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9" [src/conv1.cpp:37]   --->   Operation 2130 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2131 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9" [src/conv1.cpp:37]   --->   Operation 2131 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2132 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_8 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_9" [src/conv1.cpp:37]   --->   Operation 2132 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_8' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2133 [1/1] (0.47ns)   --->   "%tmp_59 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_8, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2133 'mux' 'tmp_59' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2134 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17" [src/conv1.cpp:37]   --->   Operation 2134 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2135 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17" [src/conv1.cpp:37]   --->   Operation 2135 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2136 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_16 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_17" [src/conv1.cpp:37]   --->   Operation 2136 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_16' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2137 [1/1] (0.47ns)   --->   "%tmp_67 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_16, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2137 'mux' 'tmp_67' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2138 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25" [src/conv1.cpp:37]   --->   Operation 2138 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2139 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25" [src/conv1.cpp:37]   --->   Operation 2139 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2140 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_24 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_25" [src/conv1.cpp:37]   --->   Operation 2140 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_24' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2141 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33" [src/conv1.cpp:37]   --->   Operation 2141 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2142 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33" [src/conv1.cpp:37]   --->   Operation 2142 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2143 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_32 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_33" [src/conv1.cpp:37]   --->   Operation 2143 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_32' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2144 [1/1] (0.76ns)   --->   "%empty_456 = add i8 %empty_448, i8 8" [src/conv1.cpp:37]   --->   Operation 2144 'add' 'empty_456' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2145 [1/1] (0.00ns)   --->   "%p_cast99 = zext i8 %empty_456" [src/conv1.cpp:37]   --->   Operation 2145 'zext' 'p_cast99' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2146 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast99" [src/conv1.cpp:37]   --->   Operation 2146 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2147 [1/1] (0.76ns)   --->   "%empty_464 = add i8 %empty_448, i8 16" [src/conv1.cpp:37]   --->   Operation 2147 'add' 'empty_464' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2148 [1/1] (0.00ns)   --->   "%p_cast107 = zext i8 %empty_464" [src/conv1.cpp:37]   --->   Operation 2148 'zext' 'p_cast107' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2149 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast107" [src/conv1.cpp:37]   --->   Operation 2149 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2150 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast99" [src/conv1.cpp:37]   --->   Operation 2150 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2151 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast107" [src/conv1.cpp:37]   --->   Operation 2151 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2152 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_89 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast99" [src/conv1.cpp:37]   --->   Operation 2152 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_89' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2153 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_97 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast107" [src/conv1.cpp:37]   --->   Operation 2153 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_97' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 2154 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89" [src/conv1.cpp:37]   --->   Operation 2154 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2155 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89" [src/conv1.cpp:37]   --->   Operation 2155 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2156 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_89 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_89" [src/conv1.cpp:37]   --->   Operation 2156 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_89' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2157 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97" [src/conv1.cpp:37]   --->   Operation 2157 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2158 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97" [src/conv1.cpp:37]   --->   Operation 2158 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2159 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_97 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_97" [src/conv1.cpp:37]   --->   Operation 2159 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_97' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2160 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136" [src/conv1.cpp:37]   --->   Operation 2160 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2161 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136" [src/conv1.cpp:37]   --->   Operation 2161 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2162 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_136 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_136" [src/conv1.cpp:37]   --->   Operation 2162 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_136' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2163 [1/1] (0.47ns)   --->   "%tmp_186_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_136, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2163 'mux' 'tmp_186_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2164 [1/1] (0.44ns)   --->   "%select_ln37_58 = select i1 %icmp_ln40, i32 %tmp_186_mid1, i32 %tmp_106" [src/conv1.cpp:37]   --->   Operation 2164 'select' 'select_ln37_58' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2165 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144" [src/conv1.cpp:37]   --->   Operation 2165 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2166 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144" [src/conv1.cpp:37]   --->   Operation 2166 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2167 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_144 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_144" [src/conv1.cpp:37]   --->   Operation 2167 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_144' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_32 : Operation 2168 [1/1] (0.47ns)   --->   "%tmp_194_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_144, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2168 'mux' 'tmp_194_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2169 [1/1] (0.44ns)   --->   "%select_ln37_66 = select i1 %icmp_ln40, i32 %tmp_194_mid1, i32 %tmp_114" [src/conv1.cpp:37]   --->   Operation 2169 'select' 'select_ln37_66' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2170 [3/4] (6.43ns)   --->   "%tmp_146 = fadd i32 %tmp_144, i32 %mul_1_10" [src/conv1.cpp:54]   --->   Operation 2170 'fadd' 'tmp_146' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2171 [1/1] (0.79ns)   --->   "%add_ln54_86 = add i11 %mul_ln54_25, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 2171 'add' 'add_ln54_86' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2172 [1/1] (0.00ns)   --->   "%zext_ln54_114 = zext i11 %add_ln54_86" [src/conv1.cpp:54]   --->   Operation 2172 'zext' 'zext_ln54_114' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2173 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_185 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_114" [src/conv1.cpp:54]   --->   Operation 2173 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_185' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2174 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_194 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_114" [src/conv1.cpp:54]   --->   Operation 2174 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_194' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2175 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_203 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_114" [src/conv1.cpp:54]   --->   Operation 2175 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_203' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2176 [1/1] (0.79ns)   --->   "%add_ln54_94 = add i11 %mul_ln54_1, i11 %zext_ln54_122" [src/conv1.cpp:54]   --->   Operation 2176 'add' 'add_ln54_94' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2177 [1/1] (0.00ns)   --->   "%zext_ln54_124 = zext i11 %add_ln54_94" [src/conv1.cpp:54]   --->   Operation 2177 'zext' 'zext_ln54_124' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2178 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_214 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_124" [src/conv1.cpp:54]   --->   Operation 2178 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_214' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2179 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_223 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_124" [src/conv1.cpp:54]   --->   Operation 2179 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_223' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2180 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_232 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_124" [src/conv1.cpp:54]   --->   Operation 2180 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_232' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2181 '%mul_1_14 = fmul i32 %select_ln37_10, i32 %tmp_153'
ST_32 : Operation 2181 [3/3] (5.25ns)   --->   "%mul_1_14 = fmul i32 %select_ln37_10, i32 %tmp_153" [src/conv1.cpp:54]   --->   Operation 2181 'fmul' 'mul_1_14' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2182 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_270 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_243" [src/conv1.cpp:54]   --->   Operation 2182 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_270' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2183 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_271 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_252" [src/conv1.cpp:54]   --->   Operation 2183 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_271' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2184 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_272 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_261" [src/conv1.cpp:54]   --->   Operation 2184 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_272' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2185 [1/1] (0.47ns)   --->   "%tmp_155 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_270, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_271, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_272, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 2185 'mux' 'tmp_155' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2186 '%tmp_165 = fadd i32 %tmp_163, i32 %mul_1_1259_3'
ST_32 : Operation 2186 [4/4] (4.67ns)   --->   "%tmp_165 = fadd i32 %tmp_163, i32 %mul_1_1259_3" [src/conv1.cpp:54]   --->   Operation 2186 'fadd' 'tmp_165' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2187 '%mul_1_1259_6 = fmul i32 %select_ln37_18, i32 %tmp_170'
ST_32 : Operation 2187 [3/3] (5.25ns)   --->   "%mul_1_1259_6 = fmul i32 %select_ln37_18, i32 %tmp_170" [src/conv1.cpp:54]   --->   Operation 2187 'fmul' 'mul_1_1259_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2188 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_294 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_214" [src/conv1.cpp:54]   --->   Operation 2188 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_294' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2189 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_295 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_223" [src/conv1.cpp:54]   --->   Operation 2189 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_295' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2190 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_296 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_232" [src/conv1.cpp:54]   --->   Operation 2190 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_296' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2191 [2/4] (6.43ns)   --->   "%tmp_181 = fadd i32 %tmp_179, i32 %mul_1_2281_2" [src/conv1.cpp:54]   --->   Operation 2191 'fadd' 'tmp_181' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2192 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_318 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_185" [src/conv1.cpp:54]   --->   Operation 2192 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_318' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2193 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_319 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_194" [src/conv1.cpp:54]   --->   Operation 2193 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_319' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2194 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_320 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_203" [src/conv1.cpp:54]   --->   Operation 2194 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_320' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2195 [3/4] (6.43ns)   --->   "%tmp_199 = fadd i32 %tmp_197, i32 %mul_1_3_2" [src/conv1.cpp:54]   --->   Operation 2195 'fadd' 'tmp_199' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2196 '%tmp_215 = fadd i32 %tmp_213, i32 %mul_1_4_1'
ST_32 : Operation 2196 [4/4] (4.67ns)   --->   "%tmp_215 = fadd i32 %tmp_213, i32 %mul_1_4_1" [src/conv1.cpp:54]   --->   Operation 2196 'fadd' 'tmp_215' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2197 [1/3] (7.01ns)   --->   "%mul_1_4_2 = fmul i32 %select_ln37_41, i32 %tmp_216" [src/conv1.cpp:54]   --->   Operation 2197 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2198 [3/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %mul_1_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2198 'fadd' 'tmp_231' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2199 '%mul_1_6 = fmul i32 %select_ln37_57, i32 %tmp_248'
ST_32 : Operation 2199 [3/3] (5.25ns)   --->   "%mul_1_6 = fmul i32 %select_ln37_57, i32 %tmp_248" [src/conv1.cpp:54]   --->   Operation 2199 'fmul' 'mul_1_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2200 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_411 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_39" [src/conv1.cpp:54]   --->   Operation 2200 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_411' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2201 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_412 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_48" [src/conv1.cpp:54]   --->   Operation 2201 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_412' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2202 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_413 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_57" [src/conv1.cpp:54]   --->   Operation 2202 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_413' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2203 [1/1] (0.47ns)   --->   "%tmp_250 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_411, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_412, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_413, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 2203 'mux' 'tmp_250' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2204 '%tmp_305 = fadd i32 %tmp_304, i32 %mul_1_1_10'
ST_32 : Operation 2204 [4/4] (4.67ns)   --->   "%tmp_305 = fadd i32 %tmp_304, i32 %mul_1_1_10" [src/conv1.cpp:54]   --->   Operation 2204 'fadd' 'tmp_305' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2205 [1/3] (7.01ns)   --->   "%mul_1_1_13 = fmul i32 %select_ln37_9, i32 %tmp_153" [src/conv1.cpp:54]   --->   Operation 2205 'fmul' 'mul_1_1_13' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2206 [1/4] (6.43ns)   --->   "%tmp_312 = fadd i32 %tmp_311, i32 %mul_1_1_1_2" [src/conv1.cpp:54]   --->   Operation 2206 'fadd' 'tmp_312' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2207 [1/3] (7.01ns)   --->   "%mul_1_1_1_5 = fmul i32 %select_ln37_17, i32 %tmp_170" [src/conv1.cpp:54]   --->   Operation 2207 'fmul' 'mul_1_1_1_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2208 [2/4] (6.43ns)   --->   "%tmp_320 = fadd i32 %tmp_319, i32 %mul_1_1_2_2" [src/conv1.cpp:54]   --->   Operation 2208 'fadd' 'tmp_320' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2209 [2/3] (7.01ns)   --->   "%mul_1_1_2_4 = fmul i32 %select_ln37_25, i32 %tmp_186" [src/conv1.cpp:54]   --->   Operation 2209 'fmul' 'mul_1_1_2_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2210 [1/4] (6.43ns)   --->   "%tmp_327 = fadd i32 %tmp_326, i32 %mul_1_1_3_1" [src/conv1.cpp:54]   --->   Operation 2210 'fadd' 'tmp_327' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2211 [2/3] (7.01ns)   --->   "%mul_1_1_3_3 = fmul i32 %select_ln37_33, i32 %tmp_202" [src/conv1.cpp:54]   --->   Operation 2211 'fmul' 'mul_1_1_3_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2212 '%tmp_335 = fadd i32 %tmp_334, i32 %mul_1_1_4_1'
ST_32 : Operation 2212 [4/4] (4.67ns)   --->   "%tmp_335 = fadd i32 %tmp_334, i32 %mul_1_1_4_1" [src/conv1.cpp:54]   --->   Operation 2212 'fadd' 'tmp_335' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2213 [2/3] (7.01ns)   --->   "%mul_1_1_4_2 = fmul i32 %select_ln37_41, i32 %tmp_218" [src/conv1.cpp:54]   --->   Operation 2213 'fmul' 'mul_1_1_4_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2214 '%tmp_342 = fadd i32 %mul_1_1_5, i32 0'
ST_32 : Operation 2214 [4/4] (4.67ns)   --->   "%tmp_342 = fadd i32 %mul_1_1_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2214 'fadd' 'tmp_342' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2215 '%mul_1_1_5_1 = fmul i32 %select_ln37_49, i32 %tmp_234'
ST_32 : Operation 2215 [3/3] (5.25ns)   --->   "%mul_1_1_5_1 = fmul i32 %select_ln37_49, i32 %tmp_234" [src/conv1.cpp:54]   --->   Operation 2215 'fmul' 'mul_1_1_5_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2216 '%tmp_377 = fadd i32 %tmp_376, i32 %mul_1_2_10'
ST_32 : Operation 2216 [4/4] (4.67ns)   --->   "%tmp_377 = fadd i32 %tmp_376, i32 %mul_1_2_10" [src/conv1.cpp:54]   --->   Operation 2216 'fadd' 'tmp_377' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2217 [1/4] (6.43ns)   --->   "%tmp_383 = fadd i32 %tmp_382, i32 %mul_1_2_1_2" [src/conv1.cpp:54]   --->   Operation 2217 'fadd' 'tmp_383' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2218 [1/3] (7.01ns)   --->   "%mul_1_2_1_4 = fmul i32 %select_ln37_16, i32 %tmp_170" [src/conv1.cpp:54]   --->   Operation 2218 'fmul' 'mul_1_2_1_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2219 [3/4] (6.43ns)   --->   "%tmp_390 = fadd i32 %tmp_389, i32 %mul_1_2_2_2" [src/conv1.cpp:54]   --->   Operation 2219 'fadd' 'tmp_390' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2220 [1/3] (7.01ns)   --->   "%mul_1_2_2_3 = fmul i32 %select_ln37_24, i32 %tmp_186" [src/conv1.cpp:54]   --->   Operation 2220 'fmul' 'mul_1_2_2_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2221 [3/4] (6.43ns)   --->   "%tmp_396 = fadd i32 %tmp_395, i32 %mul_1_2_3_1" [src/conv1.cpp:54]   --->   Operation 2221 'fadd' 'tmp_396' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2222 [2/3] (7.01ns)   --->   "%mul_1_2_3_2 = fmul i32 %select_ln37_32, i32 %tmp_202" [src/conv1.cpp:54]   --->   Operation 2222 'fmul' 'mul_1_2_3_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2223 [3/4] (6.43ns)   --->   "%tmp_402 = fadd i32 %mul_1_2_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2223 'fadd' 'tmp_402' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2224 [2/3] (7.01ns)   --->   "%mul_1_2_4_1 = fmul i32 %select_ln37_40, i32 %tmp_218" [src/conv1.cpp:54]   --->   Operation 2224 'fmul' 'mul_1_2_4_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2225 '%mul_1_2_5 = fmul i32 %select_ln37_48, i32 %tmp_234'
ST_32 : Operation 2225 [3/3] (5.25ns)   --->   "%mul_1_2_5 = fmul i32 %select_ln37_48, i32 %tmp_234" [src/conv1.cpp:54]   --->   Operation 2225 'fmul' 'mul_1_2_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 2226 [1/1] (0.76ns)   --->   "%empty_399 = add i8 %empty_358, i8 40" [src/conv1.cpp:37]   --->   Operation 2226 'add' 'empty_399' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2227 [1/1] (0.00ns)   --->   "%p_cast51 = zext i8 %empty_399" [src/conv1.cpp:37]   --->   Operation 2227 'zext' 'p_cast51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2228 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast51" [src/conv1.cpp:37]   --->   Operation 2228 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2229 [1/1] (0.76ns)   --->   "%empty_407 = add i8 %empty_358, i8 48" [src/conv1.cpp:37]   --->   Operation 2229 'add' 'empty_407' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2230 [1/1] (0.00ns)   --->   "%p_cast59 = zext i8 %empty_407" [src/conv1.cpp:37]   --->   Operation 2230 'zext' 'p_cast59' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2231 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast59" [src/conv1.cpp:37]   --->   Operation 2231 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2232 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast51" [src/conv1.cpp:37]   --->   Operation 2232 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2233 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast59" [src/conv1.cpp:37]   --->   Operation 2233 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2234 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast51" [src/conv1.cpp:37]   --->   Operation 2234 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2235 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast59" [src/conv1.cpp:37]   --->   Operation 2235 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2236 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25" [src/conv1.cpp:37]   --->   Operation 2236 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2237 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25" [src/conv1.cpp:37]   --->   Operation 2237 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2238 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_24 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_25" [src/conv1.cpp:37]   --->   Operation 2238 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_24' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2239 [1/1] (0.47ns)   --->   "%tmp_75 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_24, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2239 'mux' 'tmp_75' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2240 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33" [src/conv1.cpp:37]   --->   Operation 2240 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2241 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33" [src/conv1.cpp:37]   --->   Operation 2241 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2242 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_32 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_33" [src/conv1.cpp:37]   --->   Operation 2242 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_32' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2243 [1/1] (0.47ns)   --->   "%tmp_83 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_32, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2243 'mux' 'tmp_83' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2244 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41" [src/conv1.cpp:37]   --->   Operation 2244 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2245 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41" [src/conv1.cpp:37]   --->   Operation 2245 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2246 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_40 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_41" [src/conv1.cpp:37]   --->   Operation 2246 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_40' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2247 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49" [src/conv1.cpp:37]   --->   Operation 2247 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2248 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49" [src/conv1.cpp:37]   --->   Operation 2248 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2249 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_48 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_49" [src/conv1.cpp:37]   --->   Operation 2249 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_48' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2250 [1/1] (0.76ns)   --->   "%empty_472 = add i8 %empty_448, i8 24" [src/conv1.cpp:37]   --->   Operation 2250 'add' 'empty_472' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2251 [1/1] (0.00ns)   --->   "%p_cast115 = zext i8 %empty_472" [src/conv1.cpp:37]   --->   Operation 2251 'zext' 'p_cast115' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2252 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast115" [src/conv1.cpp:37]   --->   Operation 2252 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2253 [1/1] (0.76ns)   --->   "%empty_480 = add i8 %empty_448, i8 32" [src/conv1.cpp:37]   --->   Operation 2253 'add' 'empty_480' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2254 [1/1] (0.00ns)   --->   "%p_cast123 = zext i8 %empty_480" [src/conv1.cpp:37]   --->   Operation 2254 'zext' 'p_cast123' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2255 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast123" [src/conv1.cpp:37]   --->   Operation 2255 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2256 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast115" [src/conv1.cpp:37]   --->   Operation 2256 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2257 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast123" [src/conv1.cpp:37]   --->   Operation 2257 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2258 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_105 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast115" [src/conv1.cpp:37]   --->   Operation 2258 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_105' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2259 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_113 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast123" [src/conv1.cpp:37]   --->   Operation 2259 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_113' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 2260 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89" [src/conv1.cpp:37]   --->   Operation 2260 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2261 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89" [src/conv1.cpp:37]   --->   Operation 2261 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2262 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_89 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_89" [src/conv1.cpp:37]   --->   Operation 2262 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_89' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2263 [1/1] (0.47ns)   --->   "%tmp_139_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_89, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2263 'mux' 'tmp_139_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2264 [1/1] (0.44ns)   --->   "%select_ln37_11 = select i1 %icmp_ln40, i32 %tmp_139_mid1, i32 %tmp_59" [src/conv1.cpp:37]   --->   Operation 2264 'select' 'select_ln37_11' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2265 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97" [src/conv1.cpp:37]   --->   Operation 2265 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2266 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97" [src/conv1.cpp:37]   --->   Operation 2266 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2267 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_97 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_97" [src/conv1.cpp:37]   --->   Operation 2267 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_97' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2268 [1/1] (0.47ns)   --->   "%tmp_147_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_97, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2268 'mux' 'tmp_147_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2269 [1/1] (0.44ns)   --->   "%select_ln37_19 = select i1 %icmp_ln40, i32 %tmp_147_mid1, i32 %tmp_67" [src/conv1.cpp:37]   --->   Operation 2269 'select' 'select_ln37_19' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2270 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105" [src/conv1.cpp:37]   --->   Operation 2270 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2271 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105" [src/conv1.cpp:37]   --->   Operation 2271 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2272 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_105 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_105" [src/conv1.cpp:37]   --->   Operation 2272 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_105' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2273 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113" [src/conv1.cpp:37]   --->   Operation 2273 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2274 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113" [src/conv1.cpp:37]   --->   Operation 2274 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2275 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_113 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_113" [src/conv1.cpp:37]   --->   Operation 2275 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_113' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_33 : Operation 2276 [2/4] (6.43ns)   --->   "%tmp_146 = fadd i32 %tmp_144, i32 %mul_1_10" [src/conv1.cpp:54]   --->   Operation 2276 'fadd' 'tmp_146' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2277 [1/1] (0.79ns)   --->   "%add_ln54_70 = add i11 %mul_ln54_27, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 2277 'add' 'add_ln54_70' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2278 [1/1] (0.00ns)   --->   "%zext_ln54_94 = zext i11 %add_ln54_70" [src/conv1.cpp:54]   --->   Operation 2278 'zext' 'zext_ln54_94' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2279 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_127 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_94" [src/conv1.cpp:54]   --->   Operation 2279 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_127' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2280 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_136 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_94" [src/conv1.cpp:54]   --->   Operation 2280 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_136' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2281 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_145 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_94" [src/conv1.cpp:54]   --->   Operation 2281 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_145' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2282 [1/1] (0.79ns)   --->   "%add_ln54_78 = add i11 %mul_ln54_26, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 2282 'add' 'add_ln54_78' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2283 [1/1] (0.00ns)   --->   "%zext_ln54_104 = zext i11 %add_ln54_78" [src/conv1.cpp:54]   --->   Operation 2283 'zext' 'zext_ln54_104' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2284 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_156 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_104" [src/conv1.cpp:54]   --->   Operation 2284 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_156' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2285 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_165 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_104" [src/conv1.cpp:54]   --->   Operation 2285 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_165' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2286 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_174 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_104" [src/conv1.cpp:54]   --->   Operation 2286 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_174' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2287 [2/3] (7.01ns)   --->   "%mul_1_14 = fmul i32 %select_ln37_10, i32 %tmp_153" [src/conv1.cpp:54]   --->   Operation 2287 'fmul' 'mul_1_14' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2288 [3/4] (6.43ns)   --->   "%tmp_165 = fadd i32 %tmp_163, i32 %mul_1_1259_3" [src/conv1.cpp:54]   --->   Operation 2288 'fadd' 'tmp_165' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2289 [2/3] (7.01ns)   --->   "%mul_1_1259_6 = fmul i32 %select_ln37_18, i32 %tmp_170" [src/conv1.cpp:54]   --->   Operation 2289 'fmul' 'mul_1_1259_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2290 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_294 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_214" [src/conv1.cpp:54]   --->   Operation 2290 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_294' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2291 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_295 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_223" [src/conv1.cpp:54]   --->   Operation 2291 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_295' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2292 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_296 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_232" [src/conv1.cpp:54]   --->   Operation 2292 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_296' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2293 [1/1] (0.47ns)   --->   "%tmp_172 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_294, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_295, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_296, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 2293 'mux' 'tmp_172' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2294 [1/4] (6.43ns)   --->   "%tmp_181 = fadd i32 %tmp_179, i32 %mul_1_2281_2" [src/conv1.cpp:54]   --->   Operation 2294 'fadd' 'tmp_181' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2295 '%mul_1_2281_5 = fmul i32 %select_ln37_26, i32 %tmp_186'
ST_33 : Operation 2295 [3/3] (5.25ns)   --->   "%mul_1_2281_5 = fmul i32 %select_ln37_26, i32 %tmp_186" [src/conv1.cpp:54]   --->   Operation 2295 'fmul' 'mul_1_2281_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2296 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_318 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_185" [src/conv1.cpp:54]   --->   Operation 2296 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_318' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2297 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_319 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_194" [src/conv1.cpp:54]   --->   Operation 2297 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_319' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2298 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_320 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_203" [src/conv1.cpp:54]   --->   Operation 2298 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_320' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2299 [1/1] (0.47ns)   --->   "%tmp_188 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_318, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_319, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_320, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 2299 'mux' 'tmp_188' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2300 [2/4] (6.43ns)   --->   "%tmp_199 = fadd i32 %tmp_197, i32 %mul_1_3_2" [src/conv1.cpp:54]   --->   Operation 2300 'fadd' 'tmp_199' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2301 '%mul_1_3_4 = fmul i32 %select_ln37_34, i32 %tmp_202'
ST_33 : Operation 2301 [3/3] (5.25ns)   --->   "%mul_1_3_4 = fmul i32 %select_ln37_34, i32 %tmp_202" [src/conv1.cpp:54]   --->   Operation 2301 'fmul' 'mul_1_3_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2302 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_342 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_156" [src/conv1.cpp:54]   --->   Operation 2302 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_342' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2303 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_343 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_165" [src/conv1.cpp:54]   --->   Operation 2303 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_343' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2304 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_344 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_174" [src/conv1.cpp:54]   --->   Operation 2304 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_344' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2305 [3/4] (6.43ns)   --->   "%tmp_215 = fadd i32 %tmp_213, i32 %mul_1_4_1" [src/conv1.cpp:54]   --->   Operation 2305 'fadd' 'tmp_215' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2306 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_366 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_127" [src/conv1.cpp:54]   --->   Operation 2306 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_366' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2307 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_367 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_136" [src/conv1.cpp:54]   --->   Operation 2307 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_367' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2308 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_368 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_145" [src/conv1.cpp:54]   --->   Operation 2308 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_368' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2309 [2/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %mul_1_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2309 'fadd' 'tmp_231' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2310 [2/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %select_ln37_57, i32 %tmp_248" [src/conv1.cpp:54]   --->   Operation 2310 'fmul' 'mul_1_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2311 '%mul_1_6_1 = fmul i32 %select_ln37_58, i32 %tmp_250'
ST_33 : Operation 2311 [3/3] (5.25ns)   --->   "%mul_1_6_1 = fmul i32 %select_ln37_58, i32 %tmp_250" [src/conv1.cpp:54]   --->   Operation 2311 'fmul' 'mul_1_6_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2312 [3/4] (6.43ns)   --->   "%tmp_305 = fadd i32 %tmp_304, i32 %mul_1_1_10" [src/conv1.cpp:54]   --->   Operation 2312 'fadd' 'tmp_305' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2313 '%tmp_313 = fadd i32 %tmp_312, i32 %mul_1_1_1_3'
ST_33 : Operation 2313 [4/4] (4.67ns)   --->   "%tmp_313 = fadd i32 %tmp_312, i32 %mul_1_1_1_3" [src/conv1.cpp:54]   --->   Operation 2313 'fadd' 'tmp_313' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2314 [1/4] (6.43ns)   --->   "%tmp_320 = fadd i32 %tmp_319, i32 %mul_1_1_2_2" [src/conv1.cpp:54]   --->   Operation 2314 'fadd' 'tmp_320' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2315 [1/3] (7.01ns)   --->   "%mul_1_1_2_4 = fmul i32 %select_ln37_25, i32 %tmp_186" [src/conv1.cpp:54]   --->   Operation 2315 'fmul' 'mul_1_1_2_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2316 '%tmp_328 = fadd i32 %tmp_327, i32 %mul_1_1_3_2'
ST_33 : Operation 2316 [4/4] (4.67ns)   --->   "%tmp_328 = fadd i32 %tmp_327, i32 %mul_1_1_3_2" [src/conv1.cpp:54]   --->   Operation 2316 'fadd' 'tmp_328' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2317 [1/3] (7.01ns)   --->   "%mul_1_1_3_3 = fmul i32 %select_ln37_33, i32 %tmp_202" [src/conv1.cpp:54]   --->   Operation 2317 'fmul' 'mul_1_1_3_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2318 [3/4] (6.43ns)   --->   "%tmp_335 = fadd i32 %tmp_334, i32 %mul_1_1_4_1" [src/conv1.cpp:54]   --->   Operation 2318 'fadd' 'tmp_335' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2319 [1/3] (7.01ns)   --->   "%mul_1_1_4_2 = fmul i32 %select_ln37_41, i32 %tmp_218" [src/conv1.cpp:54]   --->   Operation 2319 'fmul' 'mul_1_1_4_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2320 [3/4] (6.43ns)   --->   "%tmp_342 = fadd i32 %mul_1_1_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2320 'fadd' 'tmp_342' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2321 [2/3] (7.01ns)   --->   "%mul_1_1_5_1 = fmul i32 %select_ln37_49, i32 %tmp_234" [src/conv1.cpp:54]   --->   Operation 2321 'fmul' 'mul_1_1_5_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2322 '%mul_1_1_6 = fmul i32 %select_ln37_57, i32 %tmp_250'
ST_33 : Operation 2322 [3/3] (5.25ns)   --->   "%mul_1_1_6 = fmul i32 %select_ln37_57, i32 %tmp_250" [src/conv1.cpp:54]   --->   Operation 2322 'fmul' 'mul_1_1_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2323 [3/4] (6.43ns)   --->   "%tmp_377 = fadd i32 %tmp_376, i32 %mul_1_2_10" [src/conv1.cpp:54]   --->   Operation 2323 'fadd' 'tmp_377' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2324 '%mul_1_2_13 = fmul i32 %select_ln37_9, i32 %tmp_155'
ST_33 : Operation 2324 [3/3] (5.25ns)   --->   "%mul_1_2_13 = fmul i32 %select_ln37_9, i32 %tmp_155" [src/conv1.cpp:54]   --->   Operation 2324 'fmul' 'mul_1_2_13' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2325 '%tmp_384 = fadd i32 %tmp_383, i32 %mul_1_2_1_3'
ST_33 : Operation 2325 [4/4] (4.67ns)   --->   "%tmp_384 = fadd i32 %tmp_383, i32 %mul_1_2_1_3" [src/conv1.cpp:54]   --->   Operation 2325 'fadd' 'tmp_384' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2326 [2/4] (6.43ns)   --->   "%tmp_390 = fadd i32 %tmp_389, i32 %mul_1_2_2_2" [src/conv1.cpp:54]   --->   Operation 2326 'fadd' 'tmp_390' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2327 [2/4] (6.43ns)   --->   "%tmp_396 = fadd i32 %tmp_395, i32 %mul_1_2_3_1" [src/conv1.cpp:54]   --->   Operation 2327 'fadd' 'tmp_396' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2328 [1/3] (7.01ns)   --->   "%mul_1_2_3_2 = fmul i32 %select_ln37_32, i32 %tmp_202" [src/conv1.cpp:54]   --->   Operation 2328 'fmul' 'mul_1_2_3_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2329 [2/4] (6.43ns)   --->   "%tmp_402 = fadd i32 %mul_1_2_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2329 'fadd' 'tmp_402' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2330 [1/3] (7.01ns)   --->   "%mul_1_2_4_1 = fmul i32 %select_ln37_40, i32 %tmp_218" [src/conv1.cpp:54]   --->   Operation 2330 'fmul' 'mul_1_2_4_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2331 [2/3] (7.01ns)   --->   "%mul_1_2_5 = fmul i32 %select_ln37_48, i32 %tmp_234" [src/conv1.cpp:54]   --->   Operation 2331 'fmul' 'mul_1_2_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.01>
ST_34 : Operation 2332 [1/1] (0.76ns)   --->   "%empty_415 = add i8 %empty_358, i8 56" [src/conv1.cpp:37]   --->   Operation 2332 'add' 'empty_415' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2333 [1/1] (0.00ns)   --->   "%p_cast67 = zext i8 %empty_415" [src/conv1.cpp:37]   --->   Operation 2333 'zext' 'p_cast67' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2334 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast67" [src/conv1.cpp:37]   --->   Operation 2334 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2335 [1/1] (0.76ns)   --->   "%empty_423 = add i8 %empty_358, i8 64" [src/conv1.cpp:37]   --->   Operation 2335 'add' 'empty_423' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2336 [1/1] (0.00ns)   --->   "%p_cast75 = zext i8 %empty_423" [src/conv1.cpp:37]   --->   Operation 2336 'zext' 'p_cast75' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2337 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast75" [src/conv1.cpp:37]   --->   Operation 2337 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2338 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast67" [src/conv1.cpp:37]   --->   Operation 2338 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2339 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast75" [src/conv1.cpp:37]   --->   Operation 2339 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2340 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast67" [src/conv1.cpp:37]   --->   Operation 2340 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2341 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast75" [src/conv1.cpp:37]   --->   Operation 2341 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_65' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2342 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41" [src/conv1.cpp:37]   --->   Operation 2342 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2343 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41" [src/conv1.cpp:37]   --->   Operation 2343 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2344 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_40 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_41" [src/conv1.cpp:37]   --->   Operation 2344 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_40' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2345 [1/1] (0.47ns)   --->   "%tmp_91 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_40, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2345 'mux' 'tmp_91' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2346 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49" [src/conv1.cpp:37]   --->   Operation 2346 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2347 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49" [src/conv1.cpp:37]   --->   Operation 2347 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2348 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_48 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_49" [src/conv1.cpp:37]   --->   Operation 2348 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_48' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2349 [1/1] (0.47ns)   --->   "%tmp_99 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_48, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2349 'mux' 'tmp_99' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2350 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57" [src/conv1.cpp:37]   --->   Operation 2350 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2351 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57" [src/conv1.cpp:37]   --->   Operation 2351 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2352 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_56 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_57" [src/conv1.cpp:37]   --->   Operation 2352 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_56' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2353 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65" [src/conv1.cpp:37]   --->   Operation 2353 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2354 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65" [src/conv1.cpp:37]   --->   Operation 2354 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2355 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_64 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_65" [src/conv1.cpp:37]   --->   Operation 2355 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_64' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2356 [1/1] (0.76ns)   --->   "%empty_488 = add i8 %empty_448, i8 40" [src/conv1.cpp:37]   --->   Operation 2356 'add' 'empty_488' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2357 [1/1] (0.00ns)   --->   "%p_cast131 = zext i8 %empty_488" [src/conv1.cpp:37]   --->   Operation 2357 'zext' 'p_cast131' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2358 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast131" [src/conv1.cpp:37]   --->   Operation 2358 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2359 [1/1] (0.76ns)   --->   "%empty_496 = add i8 %empty_448, i8 48" [src/conv1.cpp:37]   --->   Operation 2359 'add' 'empty_496' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2360 [1/1] (0.00ns)   --->   "%p_cast139 = zext i8 %empty_496" [src/conv1.cpp:37]   --->   Operation 2360 'zext' 'p_cast139' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2361 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast139" [src/conv1.cpp:37]   --->   Operation 2361 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2362 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast131" [src/conv1.cpp:37]   --->   Operation 2362 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2363 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast139" [src/conv1.cpp:37]   --->   Operation 2363 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2364 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_121 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast131" [src/conv1.cpp:37]   --->   Operation 2364 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_121' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2365 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_129 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast139" [src/conv1.cpp:37]   --->   Operation 2365 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_129' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 2366 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105" [src/conv1.cpp:37]   --->   Operation 2366 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2367 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105" [src/conv1.cpp:37]   --->   Operation 2367 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2368 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_105 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_105" [src/conv1.cpp:37]   --->   Operation 2368 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_105' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2369 [1/1] (0.47ns)   --->   "%tmp_155_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_105, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2369 'mux' 'tmp_155_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2370 [1/1] (0.44ns)   --->   "%select_ln37_27 = select i1 %icmp_ln40, i32 %tmp_155_mid1, i32 %tmp_75" [src/conv1.cpp:37]   --->   Operation 2370 'select' 'select_ln37_27' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2371 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113" [src/conv1.cpp:37]   --->   Operation 2371 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2372 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113" [src/conv1.cpp:37]   --->   Operation 2372 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2373 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_113 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_113" [src/conv1.cpp:37]   --->   Operation 2373 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_113' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2374 [1/1] (0.47ns)   --->   "%tmp_163_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_113, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2374 'mux' 'tmp_163_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2375 [1/1] (0.44ns)   --->   "%select_ln37_35 = select i1 %icmp_ln40, i32 %tmp_163_mid1, i32 %tmp_83" [src/conv1.cpp:37]   --->   Operation 2375 'select' 'select_ln37_35' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2376 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121" [src/conv1.cpp:37]   --->   Operation 2376 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2377 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121" [src/conv1.cpp:37]   --->   Operation 2377 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2378 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_121 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_121" [src/conv1.cpp:37]   --->   Operation 2378 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_121' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2379 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129" [src/conv1.cpp:37]   --->   Operation 2379 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2380 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129" [src/conv1.cpp:37]   --->   Operation 2380 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2381 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_129 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_129" [src/conv1.cpp:37]   --->   Operation 2381 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_129' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_34 : Operation 2382 [1/1] (0.79ns)   --->   "%add_ln54_54 = add i11 %mul_ln54_29, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 2382 'add' 'add_ln54_54' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2383 [1/1] (0.00ns)   --->   "%zext_ln54_74 = zext i11 %add_ln54_54" [src/conv1.cpp:54]   --->   Operation 2383 'zext' 'zext_ln54_74' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2384 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_69 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_74" [src/conv1.cpp:54]   --->   Operation 2384 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_69' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2385 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_78 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_74" [src/conv1.cpp:54]   --->   Operation 2385 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_78' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2386 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_87 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_74" [src/conv1.cpp:54]   --->   Operation 2386 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_87' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2387 [1/1] (0.79ns)   --->   "%add_ln54_62 = add i11 %mul_ln54_28, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 2387 'add' 'add_ln54_62' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2388 [1/1] (0.00ns)   --->   "%zext_ln54_84 = zext i11 %add_ln54_62" [src/conv1.cpp:54]   --->   Operation 2388 'zext' 'zext_ln54_84' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2389 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_98 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_84" [src/conv1.cpp:54]   --->   Operation 2389 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_98' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2390 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_107 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_84" [src/conv1.cpp:54]   --->   Operation 2390 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_107' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2391 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_116 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_84" [src/conv1.cpp:54]   --->   Operation 2391 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_116' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2392 [1/4] (6.43ns)   --->   "%tmp_146 = fadd i32 %tmp_144, i32 %mul_1_10" [src/conv1.cpp:54]   --->   Operation 2392 'fadd' 'tmp_146' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2393 [1/3] (7.01ns)   --->   "%mul_1_14 = fmul i32 %select_ln37_10, i32 %tmp_153" [src/conv1.cpp:54]   --->   Operation 2393 'fmul' 'mul_1_14' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2394 [2/4] (6.43ns)   --->   "%tmp_165 = fadd i32 %tmp_163, i32 %mul_1_1259_3" [src/conv1.cpp:54]   --->   Operation 2394 'fadd' 'tmp_165' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2395 [1/3] (7.01ns)   --->   "%mul_1_1259_6 = fmul i32 %select_ln37_18, i32 %tmp_170" [src/conv1.cpp:54]   --->   Operation 2395 'fmul' 'mul_1_1259_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2396 '%tmp_183 = fadd i32 %tmp_181, i32 %mul_1_2281_3'
ST_34 : Operation 2396 [4/4] (4.67ns)   --->   "%tmp_183 = fadd i32 %tmp_181, i32 %mul_1_2281_3" [src/conv1.cpp:54]   --->   Operation 2396 'fadd' 'tmp_183' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2397 [2/3] (7.01ns)   --->   "%mul_1_2281_5 = fmul i32 %select_ln37_26, i32 %tmp_186" [src/conv1.cpp:54]   --->   Operation 2397 'fmul' 'mul_1_2281_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2398 [1/4] (6.43ns)   --->   "%tmp_199 = fadd i32 %tmp_197, i32 %mul_1_3_2" [src/conv1.cpp:54]   --->   Operation 2398 'fadd' 'tmp_199' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2399 [2/3] (7.01ns)   --->   "%mul_1_3_4 = fmul i32 %select_ln37_34, i32 %tmp_202" [src/conv1.cpp:54]   --->   Operation 2399 'fmul' 'mul_1_3_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2400 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_342 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_156" [src/conv1.cpp:54]   --->   Operation 2400 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_342' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2401 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_343 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_165" [src/conv1.cpp:54]   --->   Operation 2401 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_343' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2402 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_344 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_174" [src/conv1.cpp:54]   --->   Operation 2402 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_344' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2403 [1/1] (0.47ns)   --->   "%tmp_204 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_342, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_343, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_344, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 2403 'mux' 'tmp_204' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2404 [2/4] (6.43ns)   --->   "%tmp_215 = fadd i32 %tmp_213, i32 %mul_1_4_1" [src/conv1.cpp:54]   --->   Operation 2404 'fadd' 'tmp_215' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2405 '%mul_1_4_3 = fmul i32 %select_ln37_42, i32 %tmp_218'
ST_34 : Operation 2405 [3/3] (5.25ns)   --->   "%mul_1_4_3 = fmul i32 %select_ln37_42, i32 %tmp_218" [src/conv1.cpp:54]   --->   Operation 2405 'fmul' 'mul_1_4_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2406 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_366 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_127" [src/conv1.cpp:54]   --->   Operation 2406 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_366' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2407 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_367 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_136" [src/conv1.cpp:54]   --->   Operation 2407 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_367' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2408 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_368 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_145" [src/conv1.cpp:54]   --->   Operation 2408 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_368' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2409 [1/1] (0.47ns)   --->   "%tmp_220 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_366, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_367, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_368, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 2409 'mux' 'tmp_220' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2410 [1/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %mul_1_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2410 'fadd' 'tmp_231' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2411 '%mul_1_5_2 = fmul i32 %select_ln37_50, i32 %tmp_234'
ST_34 : Operation 2411 [3/3] (5.25ns)   --->   "%mul_1_5_2 = fmul i32 %select_ln37_50, i32 %tmp_234" [src/conv1.cpp:54]   --->   Operation 2411 'fmul' 'mul_1_5_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2412 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_390 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_98" [src/conv1.cpp:54]   --->   Operation 2412 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_390' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2413 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_391 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_107" [src/conv1.cpp:54]   --->   Operation 2413 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_391' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2414 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_392 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_116" [src/conv1.cpp:54]   --->   Operation 2414 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_392' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2415 [1/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %select_ln37_57, i32 %tmp_248" [src/conv1.cpp:54]   --->   Operation 2415 'fmul' 'mul_1_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2416 [2/3] (7.01ns)   --->   "%mul_1_6_1 = fmul i32 %select_ln37_58, i32 %tmp_250" [src/conv1.cpp:54]   --->   Operation 2416 'fmul' 'mul_1_6_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2417 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_414 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_69" [src/conv1.cpp:54]   --->   Operation 2417 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_414' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2418 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_415 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_78" [src/conv1.cpp:54]   --->   Operation 2418 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_415' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2419 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_416 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_87" [src/conv1.cpp:54]   --->   Operation 2419 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_416' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2420 [2/4] (6.43ns)   --->   "%tmp_305 = fadd i32 %tmp_304, i32 %mul_1_1_10" [src/conv1.cpp:54]   --->   Operation 2420 'fadd' 'tmp_305' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2421 '%mul_1_1_14 = fmul i32 %select_ln37_10, i32 %tmp_155'
ST_34 : Operation 2421 [3/3] (5.25ns)   --->   "%mul_1_1_14 = fmul i32 %select_ln37_10, i32 %tmp_155" [src/conv1.cpp:54]   --->   Operation 2421 'fmul' 'mul_1_1_14' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2422 [3/4] (6.43ns)   --->   "%tmp_313 = fadd i32 %tmp_312, i32 %mul_1_1_1_3" [src/conv1.cpp:54]   --->   Operation 2422 'fadd' 'tmp_313' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2423 '%tmp_321 = fadd i32 %tmp_320, i32 %mul_1_1_2_3'
ST_34 : Operation 2423 [4/4] (4.67ns)   --->   "%tmp_321 = fadd i32 %tmp_320, i32 %mul_1_1_2_3" [src/conv1.cpp:54]   --->   Operation 2423 'fadd' 'tmp_321' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2424 [3/4] (6.43ns)   --->   "%tmp_328 = fadd i32 %tmp_327, i32 %mul_1_1_3_2" [src/conv1.cpp:54]   --->   Operation 2424 'fadd' 'tmp_328' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2425 [2/4] (6.43ns)   --->   "%tmp_335 = fadd i32 %tmp_334, i32 %mul_1_1_4_1" [src/conv1.cpp:54]   --->   Operation 2425 'fadd' 'tmp_335' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2426 [2/4] (6.43ns)   --->   "%tmp_342 = fadd i32 %mul_1_1_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2426 'fadd' 'tmp_342' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2427 [1/3] (7.01ns)   --->   "%mul_1_1_5_1 = fmul i32 %select_ln37_49, i32 %tmp_234" [src/conv1.cpp:54]   --->   Operation 2427 'fmul' 'mul_1_1_5_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2428 [2/3] (7.01ns)   --->   "%mul_1_1_6 = fmul i32 %select_ln37_57, i32 %tmp_250" [src/conv1.cpp:54]   --->   Operation 2428 'fmul' 'mul_1_1_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2429 [2/4] (6.43ns)   --->   "%tmp_377 = fadd i32 %tmp_376, i32 %mul_1_2_10" [src/conv1.cpp:54]   --->   Operation 2429 'fadd' 'tmp_377' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2430 [2/3] (7.01ns)   --->   "%mul_1_2_13 = fmul i32 %select_ln37_9, i32 %tmp_155" [src/conv1.cpp:54]   --->   Operation 2430 'fmul' 'mul_1_2_13' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2431 [3/4] (6.43ns)   --->   "%tmp_384 = fadd i32 %tmp_383, i32 %mul_1_2_1_3" [src/conv1.cpp:54]   --->   Operation 2431 'fadd' 'tmp_384' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2432 '%mul_1_2_1_5 = fmul i32 %select_ln37_17, i32 %tmp_172'
ST_34 : Operation 2432 [3/3] (5.25ns)   --->   "%mul_1_2_1_5 = fmul i32 %select_ln37_17, i32 %tmp_172" [src/conv1.cpp:54]   --->   Operation 2432 'fmul' 'mul_1_2_1_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2433 [1/4] (6.43ns)   --->   "%tmp_390 = fadd i32 %tmp_389, i32 %mul_1_2_2_2" [src/conv1.cpp:54]   --->   Operation 2433 'fadd' 'tmp_390' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2434 '%mul_1_2_2_4 = fmul i32 %select_ln37_25, i32 %tmp_188'
ST_34 : Operation 2434 [3/3] (5.25ns)   --->   "%mul_1_2_2_4 = fmul i32 %select_ln37_25, i32 %tmp_188" [src/conv1.cpp:54]   --->   Operation 2434 'fmul' 'mul_1_2_2_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2435 [1/4] (6.43ns)   --->   "%tmp_396 = fadd i32 %tmp_395, i32 %mul_1_2_3_1" [src/conv1.cpp:54]   --->   Operation 2435 'fadd' 'tmp_396' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2436 [1/4] (6.43ns)   --->   "%tmp_402 = fadd i32 %mul_1_2_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2436 'fadd' 'tmp_402' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2437 [1/3] (7.01ns)   --->   "%mul_1_2_5 = fmul i32 %select_ln37_48, i32 %tmp_234" [src/conv1.cpp:54]   --->   Operation 2437 'fmul' 'mul_1_2_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 2438 [1/1] (0.76ns)   --->   "%empty_359 = add i8 %empty_358, i8 72" [src/conv1.cpp:37]   --->   Operation 2438 'add' 'empty_359' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2439 [1/1] (0.00ns)   --->   "%p_cast5 = zext i8 %empty_359" [src/conv1.cpp:37]   --->   Operation 2439 'zext' 'p_cast5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2440 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast5" [src/conv1.cpp:37]   --->   Operation 2440 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2441 [1/1] (0.76ns)   --->   "%empty_376 = add i8 %empty_358, i8 17" [src/conv1.cpp:37]   --->   Operation 2441 'add' 'empty_376' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2442 [1/1] (0.00ns)   --->   "%p_cast22 = zext i8 %empty_376" [src/conv1.cpp:37]   --->   Operation 2442 'zext' 'p_cast22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2443 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast22" [src/conv1.cpp:37]   --->   Operation 2443 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2444 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast5" [src/conv1.cpp:37]   --->   Operation 2444 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2445 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast22" [src/conv1.cpp:37]   --->   Operation 2445 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2446 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast5" [src/conv1.cpp:37]   --->   Operation 2446 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2447 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast22" [src/conv1.cpp:37]   --->   Operation 2447 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2448 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18" [src/conv1.cpp:37]   --->   Operation 2448 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2449 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18" [src/conv1.cpp:37]   --->   Operation 2449 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2450 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_17 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_18" [src/conv1.cpp:37]   --->   Operation 2450 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_17' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2451 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57" [src/conv1.cpp:37]   --->   Operation 2451 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2452 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57" [src/conv1.cpp:37]   --->   Operation 2452 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2453 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_56 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_57" [src/conv1.cpp:37]   --->   Operation 2453 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_56' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2454 [1/1] (0.47ns)   --->   "%tmp_107 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_56, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2454 'mux' 'tmp_107' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2455 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65" [src/conv1.cpp:37]   --->   Operation 2455 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2456 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65" [src/conv1.cpp:37]   --->   Operation 2456 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2457 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_64 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_65" [src/conv1.cpp:37]   --->   Operation 2457 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_64' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2458 [1/1] (0.47ns)   --->   "%tmp_115 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_64, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2458 'mux' 'tmp_115' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2459 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr" [src/conv1.cpp:37]   --->   Operation 2459 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2460 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr" [src/conv1.cpp:37]   --->   Operation 2460 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2461 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_72 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr" [src/conv1.cpp:37]   --->   Operation 2461 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_72' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2462 [1/1] (0.76ns)   --->   "%empty_504 = add i8 %empty_448, i8 56" [src/conv1.cpp:37]   --->   Operation 2462 'add' 'empty_504' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2463 [1/1] (0.00ns)   --->   "%p_cast147 = zext i8 %empty_504" [src/conv1.cpp:37]   --->   Operation 2463 'zext' 'p_cast147' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2464 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast147" [src/conv1.cpp:37]   --->   Operation 2464 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2465 [1/1] (0.76ns)   --->   "%empty_512 = add i8 %empty_448, i8 64" [src/conv1.cpp:37]   --->   Operation 2465 'add' 'empty_512' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2466 [1/1] (0.00ns)   --->   "%p_cast155 = zext i8 %empty_512" [src/conv1.cpp:37]   --->   Operation 2466 'zext' 'p_cast155' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2467 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast155" [src/conv1.cpp:37]   --->   Operation 2467 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2468 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast147" [src/conv1.cpp:37]   --->   Operation 2468 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2469 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast155" [src/conv1.cpp:37]   --->   Operation 2469 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2470 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_137 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast147" [src/conv1.cpp:37]   --->   Operation 2470 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_137' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2471 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_145 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast155" [src/conv1.cpp:37]   --->   Operation 2471 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_145' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 2472 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121" [src/conv1.cpp:37]   --->   Operation 2472 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2473 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121" [src/conv1.cpp:37]   --->   Operation 2473 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2474 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_121 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_121" [src/conv1.cpp:37]   --->   Operation 2474 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_121' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2475 [1/1] (0.47ns)   --->   "%tmp_171_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_121, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2475 'mux' 'tmp_171_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2476 [1/1] (0.44ns)   --->   "%select_ln37_43 = select i1 %icmp_ln40, i32 %tmp_171_mid1, i32 %tmp_91" [src/conv1.cpp:37]   --->   Operation 2476 'select' 'select_ln37_43' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2477 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129" [src/conv1.cpp:37]   --->   Operation 2477 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2478 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129" [src/conv1.cpp:37]   --->   Operation 2478 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2479 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_129 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_129" [src/conv1.cpp:37]   --->   Operation 2479 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_129' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2480 [1/1] (0.47ns)   --->   "%tmp_179_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_129, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2480 'mux' 'tmp_179_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2481 [1/1] (0.44ns)   --->   "%select_ln37_51 = select i1 %icmp_ln40, i32 %tmp_179_mid1, i32 %tmp_99" [src/conv1.cpp:37]   --->   Operation 2481 'select' 'select_ln37_51' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2482 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137" [src/conv1.cpp:37]   --->   Operation 2482 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2483 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137" [src/conv1.cpp:37]   --->   Operation 2483 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2484 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_137 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_137" [src/conv1.cpp:37]   --->   Operation 2484 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_137' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2485 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145" [src/conv1.cpp:37]   --->   Operation 2485 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2486 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145" [src/conv1.cpp:37]   --->   Operation 2486 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2487 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_145 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_145" [src/conv1.cpp:37]   --->   Operation 2487 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_145' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_35 : Operation 2488 [1/1] (0.79ns)   --->   "%add_ln54_37 = add i11 %mul_ln54_30, i11 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 2488 'add' 'add_ln54_37' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2489 [1/1] (0.00ns)   --->   "%zext_ln54_54 = zext i11 %add_ln54_37" [src/conv1.cpp:54]   --->   Operation 2489 'zext' 'zext_ln54_54' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 2490 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_54" [src/conv1.cpp:54]   --->   Operation 2490 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 2491 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_19 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_54" [src/conv1.cpp:54]   --->   Operation 2491 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 2492 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_28 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_54" [src/conv1.cpp:54]   --->   Operation 2492 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 2493 [1/1] (0.79ns)   --->   "%add_ln54_46 = add i11 %mul_ln54_30, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 2493 'add' 'add_ln54_46' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2494 [1/1] (0.00ns)   --->   "%zext_ln54_64 = zext i11 %add_ln54_46" [src/conv1.cpp:54]   --->   Operation 2494 'zext' 'zext_ln54_64' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 2495 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_40 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_64" [src/conv1.cpp:54]   --->   Operation 2495 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 2496 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_49 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_64" [src/conv1.cpp:54]   --->   Operation 2496 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_49' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 2497 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_58 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_64" [src/conv1.cpp:54]   --->   Operation 2497 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_58' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2498 '%tmp_148 = fadd i32 %tmp_146, i32 %mul_1_11'
ST_35 : Operation 2498 [4/4] (4.67ns)   --->   "%tmp_148 = fadd i32 %tmp_146, i32 %mul_1_11" [src/conv1.cpp:54]   --->   Operation 2498 'fadd' 'tmp_148' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2499 [1/4] (6.43ns)   --->   "%tmp_165 = fadd i32 %tmp_163, i32 %mul_1_1259_3" [src/conv1.cpp:54]   --->   Operation 2499 'fadd' 'tmp_165' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2500 [3/4] (6.43ns)   --->   "%tmp_183 = fadd i32 %tmp_181, i32 %mul_1_2281_3" [src/conv1.cpp:54]   --->   Operation 2500 'fadd' 'tmp_183' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2501 [1/3] (7.01ns)   --->   "%mul_1_2281_5 = fmul i32 %select_ln37_26, i32 %tmp_186" [src/conv1.cpp:54]   --->   Operation 2501 'fmul' 'mul_1_2281_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2502 [1/3] (7.01ns)   --->   "%mul_1_3_4 = fmul i32 %select_ln37_34, i32 %tmp_202" [src/conv1.cpp:54]   --->   Operation 2502 'fmul' 'mul_1_3_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2503 [1/4] (6.43ns)   --->   "%tmp_215 = fadd i32 %tmp_213, i32 %mul_1_4_1" [src/conv1.cpp:54]   --->   Operation 2503 'fadd' 'tmp_215' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2504 [2/3] (7.01ns)   --->   "%mul_1_4_3 = fmul i32 %select_ln37_42, i32 %tmp_218" [src/conv1.cpp:54]   --->   Operation 2504 'fmul' 'mul_1_4_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2505 [2/3] (7.01ns)   --->   "%mul_1_5_2 = fmul i32 %select_ln37_50, i32 %tmp_234" [src/conv1.cpp:54]   --->   Operation 2505 'fmul' 'mul_1_5_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2506 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_390 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_98" [src/conv1.cpp:54]   --->   Operation 2506 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_390' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2507 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_391 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_107" [src/conv1.cpp:54]   --->   Operation 2507 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_391' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2508 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_392 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_116" [src/conv1.cpp:54]   --->   Operation 2508 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_392' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2509 [1/1] (0.47ns)   --->   "%tmp_236 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_390, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_391, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_392, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 2509 'mux' 'tmp_236' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2510 '%tmp_249 = fadd i32 %mul_1_6, i32 0'
ST_35 : Operation 2510 [4/4] (4.67ns)   --->   "%tmp_249 = fadd i32 %mul_1_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2510 'fadd' 'tmp_249' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2511 [1/3] (7.01ns)   --->   "%mul_1_6_1 = fmul i32 %select_ln37_58, i32 %tmp_250" [src/conv1.cpp:54]   --->   Operation 2511 'fmul' 'mul_1_6_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2512 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_414 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_69" [src/conv1.cpp:54]   --->   Operation 2512 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_414' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2513 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_415 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_78" [src/conv1.cpp:54]   --->   Operation 2513 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_415' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2514 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_416 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_87" [src/conv1.cpp:54]   --->   Operation 2514 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_416' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2515 [1/1] (0.47ns)   --->   "%tmp_252 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_414, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_415, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_416, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 2515 'mux' 'tmp_252' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2516 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_435 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_10" [src/conv1.cpp:54]   --->   Operation 2516 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_435' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2517 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_436 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_19" [src/conv1.cpp:54]   --->   Operation 2517 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_436' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2518 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_437 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_28" [src/conv1.cpp:54]   --->   Operation 2518 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_437' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2519 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_438 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_40" [src/conv1.cpp:54]   --->   Operation 2519 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_438' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2520 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_439 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_49" [src/conv1.cpp:54]   --->   Operation 2520 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_439' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2521 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_440 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_58" [src/conv1.cpp:54]   --->   Operation 2521 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_440' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2522 [1/4] (6.43ns)   --->   "%tmp_305 = fadd i32 %tmp_304, i32 %mul_1_1_10" [src/conv1.cpp:54]   --->   Operation 2522 'fadd' 'tmp_305' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2523 [2/3] (7.01ns)   --->   "%mul_1_1_14 = fmul i32 %select_ln37_10, i32 %tmp_155" [src/conv1.cpp:54]   --->   Operation 2523 'fmul' 'mul_1_1_14' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2524 [2/4] (6.43ns)   --->   "%tmp_313 = fadd i32 %tmp_312, i32 %mul_1_1_1_3" [src/conv1.cpp:54]   --->   Operation 2524 'fadd' 'tmp_313' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2525 '%mul_1_1_1_6 = fmul i32 %select_ln37_18, i32 %tmp_172'
ST_35 : Operation 2525 [3/3] (5.25ns)   --->   "%mul_1_1_1_6 = fmul i32 %select_ln37_18, i32 %tmp_172" [src/conv1.cpp:54]   --->   Operation 2525 'fmul' 'mul_1_1_1_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2526 [3/4] (6.43ns)   --->   "%tmp_321 = fadd i32 %tmp_320, i32 %mul_1_1_2_3" [src/conv1.cpp:54]   --->   Operation 2526 'fadd' 'tmp_321' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2527 '%mul_1_1_2_5 = fmul i32 %select_ln37_26, i32 %tmp_188'
ST_35 : Operation 2527 [3/3] (5.25ns)   --->   "%mul_1_1_2_5 = fmul i32 %select_ln37_26, i32 %tmp_188" [src/conv1.cpp:54]   --->   Operation 2527 'fmul' 'mul_1_1_2_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2528 [2/4] (6.43ns)   --->   "%tmp_328 = fadd i32 %tmp_327, i32 %mul_1_1_3_2" [src/conv1.cpp:54]   --->   Operation 2528 'fadd' 'tmp_328' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2529 '%mul_1_1_3_4 = fmul i32 %select_ln37_34, i32 %tmp_204'
ST_35 : Operation 2529 [3/3] (5.25ns)   --->   "%mul_1_1_3_4 = fmul i32 %select_ln37_34, i32 %tmp_204" [src/conv1.cpp:54]   --->   Operation 2529 'fmul' 'mul_1_1_3_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2530 [1/4] (6.43ns)   --->   "%tmp_335 = fadd i32 %tmp_334, i32 %mul_1_1_4_1" [src/conv1.cpp:54]   --->   Operation 2530 'fadd' 'tmp_335' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2531 [1/4] (6.43ns)   --->   "%tmp_342 = fadd i32 %mul_1_1_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2531 'fadd' 'tmp_342' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2532 [1/3] (7.01ns)   --->   "%mul_1_1_6 = fmul i32 %select_ln37_57, i32 %tmp_250" [src/conv1.cpp:54]   --->   Operation 2532 'fmul' 'mul_1_1_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2533 [1/4] (6.43ns)   --->   "%tmp_377 = fadd i32 %tmp_376, i32 %mul_1_2_10" [src/conv1.cpp:54]   --->   Operation 2533 'fadd' 'tmp_377' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2534 [1/3] (7.01ns)   --->   "%mul_1_2_13 = fmul i32 %select_ln37_9, i32 %tmp_155" [src/conv1.cpp:54]   --->   Operation 2534 'fmul' 'mul_1_2_13' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2535 [2/4] (6.43ns)   --->   "%tmp_384 = fadd i32 %tmp_383, i32 %mul_1_2_1_3" [src/conv1.cpp:54]   --->   Operation 2535 'fadd' 'tmp_384' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2536 [2/3] (7.01ns)   --->   "%mul_1_2_1_5 = fmul i32 %select_ln37_17, i32 %tmp_172" [src/conv1.cpp:54]   --->   Operation 2536 'fmul' 'mul_1_2_1_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2537 '%tmp_391 = fadd i32 %tmp_390, i32 %mul_1_2_2_3'
ST_35 : Operation 2537 [4/4] (4.67ns)   --->   "%tmp_391 = fadd i32 %tmp_390, i32 %mul_1_2_2_3" [src/conv1.cpp:54]   --->   Operation 2537 'fadd' 'tmp_391' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2538 [2/3] (7.01ns)   --->   "%mul_1_2_2_4 = fmul i32 %select_ln37_25, i32 %tmp_188" [src/conv1.cpp:54]   --->   Operation 2538 'fmul' 'mul_1_2_2_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2539 '%tmp_397 = fadd i32 %tmp_396, i32 %mul_1_2_3_2'
ST_35 : Operation 2539 [4/4] (4.67ns)   --->   "%tmp_397 = fadd i32 %tmp_396, i32 %mul_1_2_3_2" [src/conv1.cpp:54]   --->   Operation 2539 'fadd' 'tmp_397' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2540 '%mul_1_2_3_3 = fmul i32 %select_ln37_33, i32 %tmp_204'
ST_35 : Operation 2540 [3/3] (5.25ns)   --->   "%mul_1_2_3_3 = fmul i32 %select_ln37_33, i32 %tmp_204" [src/conv1.cpp:54]   --->   Operation 2540 'fmul' 'mul_1_2_3_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2541 '%tmp_403 = fadd i32 %tmp_402, i32 %mul_1_2_4_1'
ST_35 : Operation 2541 [4/4] (4.67ns)   --->   "%tmp_403 = fadd i32 %tmp_402, i32 %mul_1_2_4_1" [src/conv1.cpp:54]   --->   Operation 2541 'fadd' 'tmp_403' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2542 '%mul_1_2_4_2 = fmul i32 %select_ln37_41, i32 %tmp_220'
ST_35 : Operation 2542 [3/3] (5.25ns)   --->   "%mul_1_2_4_2 = fmul i32 %select_ln37_41, i32 %tmp_220" [src/conv1.cpp:54]   --->   Operation 2542 'fmul' 'mul_1_2_4_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2543 '%tmp_409 = fadd i32 %mul_1_2_5, i32 0'
ST_35 : Operation 2543 [4/4] (4.67ns)   --->   "%tmp_409 = fadd i32 %mul_1_2_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2543 'fadd' 'tmp_409' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 2544 [1/1] (0.76ns)   --->   "%empty_384 = add i8 %empty_358, i8 25" [src/conv1.cpp:37]   --->   Operation 2544 'add' 'empty_384' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2545 [1/1] (0.00ns)   --->   "%p_cast30 = zext i8 %empty_384" [src/conv1.cpp:37]   --->   Operation 2545 'zext' 'p_cast30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2546 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast30" [src/conv1.cpp:37]   --->   Operation 2546 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2547 [1/1] (0.76ns)   --->   "%empty_392 = add i8 %empty_358, i8 33" [src/conv1.cpp:37]   --->   Operation 2547 'add' 'empty_392' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2548 [1/1] (0.00ns)   --->   "%p_cast44 = zext i8 %empty_392" [src/conv1.cpp:37]   --->   Operation 2548 'zext' 'p_cast44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2549 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast44" [src/conv1.cpp:37]   --->   Operation 2549 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2550 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast30" [src/conv1.cpp:37]   --->   Operation 2550 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2551 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast44" [src/conv1.cpp:37]   --->   Operation 2551 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2552 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast30" [src/conv1.cpp:37]   --->   Operation 2552 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2553 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast44" [src/conv1.cpp:37]   --->   Operation 2553 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2554 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18" [src/conv1.cpp:37]   --->   Operation 2554 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2555 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18" [src/conv1.cpp:37]   --->   Operation 2555 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2556 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_17 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_18" [src/conv1.cpp:37]   --->   Operation 2556 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_17' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2557 [1/1] (0.47ns)   --->   "%tmp_68 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_17, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2557 'mux' 'tmp_68' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2558 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26" [src/conv1.cpp:37]   --->   Operation 2558 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2559 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26" [src/conv1.cpp:37]   --->   Operation 2559 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2560 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_25 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_26" [src/conv1.cpp:37]   --->   Operation 2560 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_25' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2561 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34" [src/conv1.cpp:37]   --->   Operation 2561 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2562 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34" [src/conv1.cpp:37]   --->   Operation 2562 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2563 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_33 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_34" [src/conv1.cpp:37]   --->   Operation 2563 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_33' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2564 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr" [src/conv1.cpp:37]   --->   Operation 2564 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2565 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr" [src/conv1.cpp:37]   --->   Operation 2565 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2566 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_72 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr" [src/conv1.cpp:37]   --->   Operation 2566 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_72' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2567 [1/1] (0.47ns)   --->   "%tmp_123 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_72, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2567 'mux' 'tmp_123' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2568 [1/1] (0.76ns)   --->   "%empty_465 = add i8 %empty_448, i8 17" [src/conv1.cpp:37]   --->   Operation 2568 'add' 'empty_465' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2569 [1/1] (0.00ns)   --->   "%p_cast108 = zext i8 %empty_465" [src/conv1.cpp:37]   --->   Operation 2569 'zext' 'p_cast108' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2570 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast108" [src/conv1.cpp:37]   --->   Operation 2570 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2571 [1/1] (0.76ns)   --->   "%empty_520 = add i8 %empty_448, i8 72" [src/conv1.cpp:37]   --->   Operation 2571 'add' 'empty_520' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2572 [1/1] (0.00ns)   --->   "%p_cast163 = zext i8 %empty_520" [src/conv1.cpp:37]   --->   Operation 2572 'zext' 'p_cast163' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2573 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast163" [src/conv1.cpp:37]   --->   Operation 2573 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2574 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast108" [src/conv1.cpp:37]   --->   Operation 2574 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2575 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast163" [src/conv1.cpp:37]   --->   Operation 2575 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2576 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_98 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast108" [src/conv1.cpp:37]   --->   Operation 2576 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_98' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2577 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_153 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast163" [src/conv1.cpp:37]   --->   Operation 2577 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_153' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 2578 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98" [src/conv1.cpp:37]   --->   Operation 2578 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2579 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98" [src/conv1.cpp:37]   --->   Operation 2579 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2580 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_98 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_98" [src/conv1.cpp:37]   --->   Operation 2580 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_98' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2581 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137" [src/conv1.cpp:37]   --->   Operation 2581 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2582 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137" [src/conv1.cpp:37]   --->   Operation 2582 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2583 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_137 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_137" [src/conv1.cpp:37]   --->   Operation 2583 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_137' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2584 [1/1] (0.47ns)   --->   "%tmp_187_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_137, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2584 'mux' 'tmp_187_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2585 [1/1] (0.44ns)   --->   "%select_ln37_59 = select i1 %icmp_ln40, i32 %tmp_187_mid1, i32 %tmp_107" [src/conv1.cpp:37]   --->   Operation 2585 'select' 'select_ln37_59' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2586 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145" [src/conv1.cpp:37]   --->   Operation 2586 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2587 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145" [src/conv1.cpp:37]   --->   Operation 2587 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2588 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_145 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_145" [src/conv1.cpp:37]   --->   Operation 2588 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_145' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2589 [1/1] (0.47ns)   --->   "%tmp_195_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_145, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2589 'mux' 'tmp_195_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2590 [1/1] (0.44ns)   --->   "%select_ln37_67 = select i1 %icmp_ln40, i32 %tmp_195_mid1, i32 %tmp_115" [src/conv1.cpp:37]   --->   Operation 2590 'select' 'select_ln37_67' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2591 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153" [src/conv1.cpp:37]   --->   Operation 2591 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2592 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153" [src/conv1.cpp:37]   --->   Operation 2592 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2593 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_153 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_153" [src/conv1.cpp:37]   --->   Operation 2593 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_153' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_36 : Operation 2594 [3/4] (6.43ns)   --->   "%tmp_148 = fadd i32 %tmp_146, i32 %mul_1_11" [src/conv1.cpp:54]   --->   Operation 2594 'fadd' 'tmp_148' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2595 [1/1] (0.79ns)   --->   "%add_ln54_95 = add i11 %mul_ln54_25, i11 %zext_ln54_122" [src/conv1.cpp:54]   --->   Operation 2595 'add' 'add_ln54_95' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2596 [1/1] (0.00ns)   --->   "%zext_ln54_125 = zext i11 %add_ln54_95" [src/conv1.cpp:54]   --->   Operation 2596 'zext' 'zext_ln54_125' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 2597 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_215 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_125" [src/conv1.cpp:54]   --->   Operation 2597 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_215' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 2598 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_224 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_125" [src/conv1.cpp:54]   --->   Operation 2598 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_224' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 2599 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_233 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_125" [src/conv1.cpp:54]   --->   Operation 2599 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_233' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 2600 [1/1] (0.79ns)   --->   "%add_ln54_103 = add i11 %mul_ln54_1, i11 %zext_ln54_133" [src/conv1.cpp:54]   --->   Operation 2600 'add' 'add_ln54_103' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2601 [1/1] (0.00ns)   --->   "%zext_ln54_135 = zext i11 %add_ln54_103" [src/conv1.cpp:54]   --->   Operation 2601 'zext' 'zext_ln54_135' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 2602 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_244 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_135" [src/conv1.cpp:54]   --->   Operation 2602 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_244' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 2603 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_253 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_135" [src/conv1.cpp:54]   --->   Operation 2603 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_253' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 2604 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_262 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_135" [src/conv1.cpp:54]   --->   Operation 2604 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_262' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2605 '%tmp_167 = fadd i32 %tmp_165, i32 %mul_1_1259_4'
ST_36 : Operation 2605 [4/4] (4.67ns)   --->   "%tmp_167 = fadd i32 %tmp_165, i32 %mul_1_1259_4" [src/conv1.cpp:54]   --->   Operation 2605 'fadd' 'tmp_167' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2606 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_297 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_244" [src/conv1.cpp:54]   --->   Operation 2606 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_297' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2607 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_298 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_253" [src/conv1.cpp:54]   --->   Operation 2607 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_298' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2608 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_299 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_262" [src/conv1.cpp:54]   --->   Operation 2608 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_299' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2609 [2/4] (6.43ns)   --->   "%tmp_183 = fadd i32 %tmp_181, i32 %mul_1_2281_3" [src/conv1.cpp:54]   --->   Operation 2609 'fadd' 'tmp_183' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2610 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_321 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_215" [src/conv1.cpp:54]   --->   Operation 2610 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_321' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2611 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_322 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_224" [src/conv1.cpp:54]   --->   Operation 2611 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_322' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2612 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_323 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_233" [src/conv1.cpp:54]   --->   Operation 2612 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_323' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2613 [1/3] (7.01ns)   --->   "%mul_1_4_3 = fmul i32 %select_ln37_42, i32 %tmp_218" [src/conv1.cpp:54]   --->   Operation 2613 'fmul' 'mul_1_4_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2614 '%tmp_233 = fadd i32 %tmp_231, i32 %mul_1_5_1'
ST_36 : Operation 2614 [4/4] (4.67ns)   --->   "%tmp_233 = fadd i32 %tmp_231, i32 %mul_1_5_1" [src/conv1.cpp:54]   --->   Operation 2614 'fadd' 'tmp_233' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2615 [1/3] (7.01ns)   --->   "%mul_1_5_2 = fmul i32 %select_ln37_50, i32 %tmp_234" [src/conv1.cpp:54]   --->   Operation 2615 'fmul' 'mul_1_5_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2616 [3/4] (6.43ns)   --->   "%tmp_249 = fadd i32 %mul_1_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2616 'fadd' 'tmp_249' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2617 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_435 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_10" [src/conv1.cpp:54]   --->   Operation 2617 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_435' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2618 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_436 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_19" [src/conv1.cpp:54]   --->   Operation 2618 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_436' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2619 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_437 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_28" [src/conv1.cpp:54]   --->   Operation 2619 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_437' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2620 [1/1] (0.47ns)   --->   "%tmp_266 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_435, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_436, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_437, i2 %trunc_ln41_2" [src/conv1.cpp:54]   --->   Operation 2620 'mux' 'tmp_266' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2621 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_438 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_40" [src/conv1.cpp:54]   --->   Operation 2621 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_438' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2622 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_439 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_49" [src/conv1.cpp:54]   --->   Operation 2622 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_439' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2623 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_440 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_58" [src/conv1.cpp:54]   --->   Operation 2623 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_440' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2624 [1/1] (0.47ns)   --->   "%tmp_268 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_438, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_439, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_440, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 2624 'mux' 'tmp_268' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2625 '%tmp_306 = fadd i32 %tmp_305, i32 %mul_1_1_11'
ST_36 : Operation 2625 [4/4] (4.67ns)   --->   "%tmp_306 = fadd i32 %tmp_305, i32 %mul_1_1_11" [src/conv1.cpp:54]   --->   Operation 2625 'fadd' 'tmp_306' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2626 [1/3] (7.01ns)   --->   "%mul_1_1_14 = fmul i32 %select_ln37_10, i32 %tmp_155" [src/conv1.cpp:54]   --->   Operation 2626 'fmul' 'mul_1_1_14' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2627 [1/4] (6.43ns)   --->   "%tmp_313 = fadd i32 %tmp_312, i32 %mul_1_1_1_3" [src/conv1.cpp:54]   --->   Operation 2627 'fadd' 'tmp_313' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2628 [2/3] (7.01ns)   --->   "%mul_1_1_1_6 = fmul i32 %select_ln37_18, i32 %tmp_172" [src/conv1.cpp:54]   --->   Operation 2628 'fmul' 'mul_1_1_1_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2629 [2/4] (6.43ns)   --->   "%tmp_321 = fadd i32 %tmp_320, i32 %mul_1_1_2_3" [src/conv1.cpp:54]   --->   Operation 2629 'fadd' 'tmp_321' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2630 [2/3] (7.01ns)   --->   "%mul_1_1_2_5 = fmul i32 %select_ln37_26, i32 %tmp_188" [src/conv1.cpp:54]   --->   Operation 2630 'fmul' 'mul_1_1_2_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2631 [1/4] (6.43ns)   --->   "%tmp_328 = fadd i32 %tmp_327, i32 %mul_1_1_3_2" [src/conv1.cpp:54]   --->   Operation 2631 'fadd' 'tmp_328' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2632 [2/3] (7.01ns)   --->   "%mul_1_1_3_4 = fmul i32 %select_ln37_34, i32 %tmp_204" [src/conv1.cpp:54]   --->   Operation 2632 'fmul' 'mul_1_1_3_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2633 '%mul_1_1_4_3 = fmul i32 %select_ln37_42, i32 %tmp_220'
ST_36 : Operation 2633 [3/3] (5.25ns)   --->   "%mul_1_1_4_3 = fmul i32 %select_ln37_42, i32 %tmp_220" [src/conv1.cpp:54]   --->   Operation 2633 'fmul' 'mul_1_1_4_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2634 '%tmp_343 = fadd i32 %tmp_342, i32 %mul_1_1_5_1'
ST_36 : Operation 2634 [4/4] (4.67ns)   --->   "%tmp_343 = fadd i32 %tmp_342, i32 %mul_1_1_5_1" [src/conv1.cpp:54]   --->   Operation 2634 'fadd' 'tmp_343' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2635 '%mul_1_1_5_2 = fmul i32 %select_ln37_50, i32 %tmp_236'
ST_36 : Operation 2635 [3/3] (5.25ns)   --->   "%mul_1_1_5_2 = fmul i32 %select_ln37_50, i32 %tmp_236" [src/conv1.cpp:54]   --->   Operation 2635 'fmul' 'mul_1_1_5_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2636 '%tmp_350 = fadd i32 %mul_1_1_6, i32 0'
ST_36 : Operation 2636 [4/4] (4.67ns)   --->   "%tmp_350 = fadd i32 %mul_1_1_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2636 'fadd' 'tmp_350' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2637 '%mul_1_1_6_1 = fmul i32 %select_ln37_58, i32 %tmp_252'
ST_36 : Operation 2637 [3/3] (5.25ns)   --->   "%mul_1_1_6_1 = fmul i32 %select_ln37_58, i32 %tmp_252" [src/conv1.cpp:54]   --->   Operation 2637 'fmul' 'mul_1_1_6_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2638 '%tmp_378 = fadd i32 %tmp_377, i32 %mul_1_2_11'
ST_36 : Operation 2638 [4/4] (4.67ns)   --->   "%tmp_378 = fadd i32 %tmp_377, i32 %mul_1_2_11" [src/conv1.cpp:54]   --->   Operation 2638 'fadd' 'tmp_378' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2639 [1/4] (6.43ns)   --->   "%tmp_384 = fadd i32 %tmp_383, i32 %mul_1_2_1_3" [src/conv1.cpp:54]   --->   Operation 2639 'fadd' 'tmp_384' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2640 [1/3] (7.01ns)   --->   "%mul_1_2_1_5 = fmul i32 %select_ln37_17, i32 %tmp_172" [src/conv1.cpp:54]   --->   Operation 2640 'fmul' 'mul_1_2_1_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2641 [3/4] (6.43ns)   --->   "%tmp_391 = fadd i32 %tmp_390, i32 %mul_1_2_2_3" [src/conv1.cpp:54]   --->   Operation 2641 'fadd' 'tmp_391' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2642 [1/3] (7.01ns)   --->   "%mul_1_2_2_4 = fmul i32 %select_ln37_25, i32 %tmp_188" [src/conv1.cpp:54]   --->   Operation 2642 'fmul' 'mul_1_2_2_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2643 [3/4] (6.43ns)   --->   "%tmp_397 = fadd i32 %tmp_396, i32 %mul_1_2_3_2" [src/conv1.cpp:54]   --->   Operation 2643 'fadd' 'tmp_397' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2644 [2/3] (7.01ns)   --->   "%mul_1_2_3_3 = fmul i32 %select_ln37_33, i32 %tmp_204" [src/conv1.cpp:54]   --->   Operation 2644 'fmul' 'mul_1_2_3_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2645 [3/4] (6.43ns)   --->   "%tmp_403 = fadd i32 %tmp_402, i32 %mul_1_2_4_1" [src/conv1.cpp:54]   --->   Operation 2645 'fadd' 'tmp_403' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2646 [2/3] (7.01ns)   --->   "%mul_1_2_4_2 = fmul i32 %select_ln37_41, i32 %tmp_220" [src/conv1.cpp:54]   --->   Operation 2646 'fmul' 'mul_1_2_4_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2647 [3/4] (6.43ns)   --->   "%tmp_409 = fadd i32 %mul_1_2_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2647 'fadd' 'tmp_409' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2648 '%mul_1_2_5_1 = fmul i32 %select_ln37_49, i32 %tmp_236'
ST_36 : Operation 2648 [3/3] (5.25ns)   --->   "%mul_1_2_5_1 = fmul i32 %select_ln37_49, i32 %tmp_236" [src/conv1.cpp:54]   --->   Operation 2648 'fmul' 'mul_1_2_5_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2649 '%mul_1_2_6 = fmul i32 %select_ln37_57, i32 %tmp_252'
ST_36 : Operation 2649 [3/3] (5.25ns)   --->   "%mul_1_2_6 = fmul i32 %select_ln37_57, i32 %tmp_252" [src/conv1.cpp:54]   --->   Operation 2649 'fmul' 'mul_1_2_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 2650 [1/1] (0.76ns)   --->   "%empty_400 = add i8 %empty_358, i8 41" [src/conv1.cpp:37]   --->   Operation 2650 'add' 'empty_400' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2651 [1/1] (0.00ns)   --->   "%p_cast52 = zext i8 %empty_400" [src/conv1.cpp:37]   --->   Operation 2651 'zext' 'p_cast52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2652 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast52" [src/conv1.cpp:37]   --->   Operation 2652 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2653 [1/1] (0.76ns)   --->   "%empty_408 = add i8 %empty_358, i8 49" [src/conv1.cpp:37]   --->   Operation 2653 'add' 'empty_408' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2654 [1/1] (0.00ns)   --->   "%p_cast60 = zext i8 %empty_408" [src/conv1.cpp:37]   --->   Operation 2654 'zext' 'p_cast60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2655 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast60" [src/conv1.cpp:37]   --->   Operation 2655 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2656 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast52" [src/conv1.cpp:37]   --->   Operation 2656 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2657 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast60" [src/conv1.cpp:37]   --->   Operation 2657 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2658 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast52" [src/conv1.cpp:37]   --->   Operation 2658 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2659 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast60" [src/conv1.cpp:37]   --->   Operation 2659 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2660 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26" [src/conv1.cpp:37]   --->   Operation 2660 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2661 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26" [src/conv1.cpp:37]   --->   Operation 2661 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2662 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_25 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_26" [src/conv1.cpp:37]   --->   Operation 2662 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_25' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2663 [1/1] (0.47ns)   --->   "%tmp_76 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_25, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2663 'mux' 'tmp_76' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2664 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34" [src/conv1.cpp:37]   --->   Operation 2664 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2665 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34" [src/conv1.cpp:37]   --->   Operation 2665 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2666 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_33 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_34" [src/conv1.cpp:37]   --->   Operation 2666 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_33' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2667 [1/1] (0.47ns)   --->   "%tmp_84 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_33, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2667 'mux' 'tmp_84' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2668 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42" [src/conv1.cpp:37]   --->   Operation 2668 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2669 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42" [src/conv1.cpp:37]   --->   Operation 2669 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2670 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_41 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_42" [src/conv1.cpp:37]   --->   Operation 2670 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_41' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2671 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50" [src/conv1.cpp:37]   --->   Operation 2671 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2672 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50" [src/conv1.cpp:37]   --->   Operation 2672 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2673 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_49 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_50" [src/conv1.cpp:37]   --->   Operation 2673 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_49' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2674 [1/1] (0.76ns)   --->   "%empty_473 = add i8 %empty_448, i8 25" [src/conv1.cpp:37]   --->   Operation 2674 'add' 'empty_473' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2675 [1/1] (0.00ns)   --->   "%p_cast116 = zext i8 %empty_473" [src/conv1.cpp:37]   --->   Operation 2675 'zext' 'p_cast116' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2676 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast116" [src/conv1.cpp:37]   --->   Operation 2676 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2677 [1/1] (0.76ns)   --->   "%empty_481 = add i8 %empty_448, i8 33" [src/conv1.cpp:37]   --->   Operation 2677 'add' 'empty_481' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2678 [1/1] (0.00ns)   --->   "%p_cast124 = zext i8 %empty_481" [src/conv1.cpp:37]   --->   Operation 2678 'zext' 'p_cast124' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2679 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast124" [src/conv1.cpp:37]   --->   Operation 2679 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2680 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast116" [src/conv1.cpp:37]   --->   Operation 2680 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2681 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast124" [src/conv1.cpp:37]   --->   Operation 2681 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2682 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_106 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast116" [src/conv1.cpp:37]   --->   Operation 2682 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_106' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2683 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_114 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast124" [src/conv1.cpp:37]   --->   Operation 2683 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_114' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 2684 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98" [src/conv1.cpp:37]   --->   Operation 2684 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2685 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98" [src/conv1.cpp:37]   --->   Operation 2685 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2686 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_98 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_98" [src/conv1.cpp:37]   --->   Operation 2686 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_98' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2687 [1/1] (0.47ns)   --->   "%tmp_148_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_98, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2687 'mux' 'tmp_148_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2688 [1/1] (0.44ns)   --->   "%select_ln37_20 = select i1 %icmp_ln40, i32 %tmp_148_mid1, i32 %tmp_68" [src/conv1.cpp:37]   --->   Operation 2688 'select' 'select_ln37_20' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2689 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106" [src/conv1.cpp:37]   --->   Operation 2689 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2690 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106" [src/conv1.cpp:37]   --->   Operation 2690 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2691 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_106 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_106" [src/conv1.cpp:37]   --->   Operation 2691 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_106' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2692 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114" [src/conv1.cpp:37]   --->   Operation 2692 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2693 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114" [src/conv1.cpp:37]   --->   Operation 2693 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2694 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_114 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_114" [src/conv1.cpp:37]   --->   Operation 2694 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_114' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2695 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153" [src/conv1.cpp:37]   --->   Operation 2695 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2696 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153" [src/conv1.cpp:37]   --->   Operation 2696 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2697 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_153 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_153" [src/conv1.cpp:37]   --->   Operation 2697 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_153' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_37 : Operation 2698 [1/1] (0.47ns)   --->   "%tmp_203_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_153, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2698 'mux' 'tmp_203_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2699 [1/1] (0.44ns)   --->   "%select_ln37_75 = select i1 %icmp_ln40, i32 %tmp_203_mid1, i32 %tmp_123" [src/conv1.cpp:37]   --->   Operation 2699 'select' 'select_ln37_75' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2700 [2/4] (6.43ns)   --->   "%tmp_148 = fadd i32 %tmp_146, i32 %mul_1_11" [src/conv1.cpp:54]   --->   Operation 2700 'fadd' 'tmp_148' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2701 [1/1] (0.79ns)   --->   "%add_ln54_79 = add i11 %mul_ln54_27, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 2701 'add' 'add_ln54_79' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2702 [1/1] (0.00ns)   --->   "%zext_ln54_105 = zext i11 %add_ln54_79" [src/conv1.cpp:54]   --->   Operation 2702 'zext' 'zext_ln54_105' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 2703 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_157 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_105" [src/conv1.cpp:54]   --->   Operation 2703 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_157' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 2704 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_166 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_105" [src/conv1.cpp:54]   --->   Operation 2704 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_166' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 2705 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_175 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_105" [src/conv1.cpp:54]   --->   Operation 2705 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_175' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 2706 [1/1] (0.79ns)   --->   "%add_ln54_87 = add i11 %mul_ln54_26, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 2706 'add' 'add_ln54_87' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2707 [1/1] (0.00ns)   --->   "%zext_ln54_115 = zext i11 %add_ln54_87" [src/conv1.cpp:54]   --->   Operation 2707 'zext' 'zext_ln54_115' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 2708 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_186 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_115" [src/conv1.cpp:54]   --->   Operation 2708 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_186' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 2709 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_195 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_115" [src/conv1.cpp:54]   --->   Operation 2709 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_195' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 2710 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_204 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_115" [src/conv1.cpp:54]   --->   Operation 2710 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_204' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2711 '%mul_1_15 = fmul i32 %select_ln37_11, i32 %tmp_155'
ST_37 : Operation 2711 [3/3] (5.25ns)   --->   "%mul_1_15 = fmul i32 %select_ln37_11, i32 %tmp_155" [src/conv1.cpp:54]   --->   Operation 2711 'fmul' 'mul_1_15' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2712 [3/4] (6.43ns)   --->   "%tmp_167 = fadd i32 %tmp_165, i32 %mul_1_1259_4" [src/conv1.cpp:54]   --->   Operation 2712 'fadd' 'tmp_167' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2713 '%mul_1_1259_7 = fmul i32 %select_ln37_19, i32 %tmp_172'
ST_37 : Operation 2713 [3/3] (5.25ns)   --->   "%mul_1_1259_7 = fmul i32 %select_ln37_19, i32 %tmp_172" [src/conv1.cpp:54]   --->   Operation 2713 'fmul' 'mul_1_1259_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2714 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_297 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_244" [src/conv1.cpp:54]   --->   Operation 2714 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_297' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2715 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_298 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_253" [src/conv1.cpp:54]   --->   Operation 2715 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_298' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2716 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_299 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_262" [src/conv1.cpp:54]   --->   Operation 2716 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_299' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2717 [1/1] (0.47ns)   --->   "%tmp_174 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_297, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_298, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_299, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 2717 'mux' 'tmp_174' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2718 [1/4] (6.43ns)   --->   "%tmp_183 = fadd i32 %tmp_181, i32 %mul_1_2281_3" [src/conv1.cpp:54]   --->   Operation 2718 'fadd' 'tmp_183' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2719 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_321 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_215" [src/conv1.cpp:54]   --->   Operation 2719 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_321' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2720 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_322 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_224" [src/conv1.cpp:54]   --->   Operation 2720 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_322' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2721 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_323 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_233" [src/conv1.cpp:54]   --->   Operation 2721 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_323' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2722 [1/1] (0.47ns)   --->   "%tmp_190 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_321, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_322, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_323, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 2722 'mux' 'tmp_190' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2723 '%tmp_201 = fadd i32 %tmp_199, i32 %mul_1_3_3'
ST_37 : Operation 2723 [4/4] (4.67ns)   --->   "%tmp_201 = fadd i32 %tmp_199, i32 %mul_1_3_3" [src/conv1.cpp:54]   --->   Operation 2723 'fadd' 'tmp_201' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2724 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_345 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_186" [src/conv1.cpp:54]   --->   Operation 2724 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_345' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2725 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_346 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_195" [src/conv1.cpp:54]   --->   Operation 2725 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_346' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2726 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_347 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_204" [src/conv1.cpp:54]   --->   Operation 2726 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_347' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2727 '%tmp_217 = fadd i32 %tmp_215, i32 %mul_1_4_2'
ST_37 : Operation 2727 [4/4] (4.67ns)   --->   "%tmp_217 = fadd i32 %tmp_215, i32 %mul_1_4_2" [src/conv1.cpp:54]   --->   Operation 2727 'fadd' 'tmp_217' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2728 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_369 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_157" [src/conv1.cpp:54]   --->   Operation 2728 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_369' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2729 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_370 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_166" [src/conv1.cpp:54]   --->   Operation 2729 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_370' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2730 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_371 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_175" [src/conv1.cpp:54]   --->   Operation 2730 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_371' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2731 [3/4] (6.43ns)   --->   "%tmp_233 = fadd i32 %tmp_231, i32 %mul_1_5_1" [src/conv1.cpp:54]   --->   Operation 2731 'fadd' 'tmp_233' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2732 [2/4] (6.43ns)   --->   "%tmp_249 = fadd i32 %mul_1_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2732 'fadd' 'tmp_249' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2733 '%mul_1_7 = fmul i32 %select_ln37_66, i32 %tmp_266'
ST_37 : Operation 2733 [3/3] (5.25ns)   --->   "%mul_1_7 = fmul i32 %select_ln37_66, i32 %tmp_266" [src/conv1.cpp:54]   --->   Operation 2733 'fmul' 'mul_1_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2734 '%mul_1_7_1 = fmul i32 %select_ln37_67, i32 %tmp_268'
ST_37 : Operation 2734 [3/3] (5.25ns)   --->   "%mul_1_7_1 = fmul i32 %select_ln37_67, i32 %tmp_268" [src/conv1.cpp:54]   --->   Operation 2734 'fmul' 'mul_1_7_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2735 [3/4] (6.43ns)   --->   "%tmp_306 = fadd i32 %tmp_305, i32 %mul_1_1_11" [src/conv1.cpp:54]   --->   Operation 2735 'fadd' 'tmp_306' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2736 '%tmp_314 = fadd i32 %tmp_313, i32 %mul_1_1_1_4'
ST_37 : Operation 2736 [4/4] (4.67ns)   --->   "%tmp_314 = fadd i32 %tmp_313, i32 %mul_1_1_1_4" [src/conv1.cpp:54]   --->   Operation 2736 'fadd' 'tmp_314' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2737 [1/3] (7.01ns)   --->   "%mul_1_1_1_6 = fmul i32 %select_ln37_18, i32 %tmp_172" [src/conv1.cpp:54]   --->   Operation 2737 'fmul' 'mul_1_1_1_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2738 [1/4] (6.43ns)   --->   "%tmp_321 = fadd i32 %tmp_320, i32 %mul_1_1_2_3" [src/conv1.cpp:54]   --->   Operation 2738 'fadd' 'tmp_321' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2739 [1/3] (7.01ns)   --->   "%mul_1_1_2_5 = fmul i32 %select_ln37_26, i32 %tmp_188" [src/conv1.cpp:54]   --->   Operation 2739 'fmul' 'mul_1_1_2_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2740 '%tmp_329 = fadd i32 %tmp_328, i32 %mul_1_1_3_3'
ST_37 : Operation 2740 [4/4] (4.67ns)   --->   "%tmp_329 = fadd i32 %tmp_328, i32 %mul_1_1_3_3" [src/conv1.cpp:54]   --->   Operation 2740 'fadd' 'tmp_329' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2741 [1/3] (7.01ns)   --->   "%mul_1_1_3_4 = fmul i32 %select_ln37_34, i32 %tmp_204" [src/conv1.cpp:54]   --->   Operation 2741 'fmul' 'mul_1_1_3_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2742 '%tmp_336 = fadd i32 %tmp_335, i32 %mul_1_1_4_2'
ST_37 : Operation 2742 [4/4] (4.67ns)   --->   "%tmp_336 = fadd i32 %tmp_335, i32 %mul_1_1_4_2" [src/conv1.cpp:54]   --->   Operation 2742 'fadd' 'tmp_336' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2743 [2/3] (7.01ns)   --->   "%mul_1_1_4_3 = fmul i32 %select_ln37_42, i32 %tmp_220" [src/conv1.cpp:54]   --->   Operation 2743 'fmul' 'mul_1_1_4_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2744 [3/4] (6.43ns)   --->   "%tmp_343 = fadd i32 %tmp_342, i32 %mul_1_1_5_1" [src/conv1.cpp:54]   --->   Operation 2744 'fadd' 'tmp_343' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2745 [2/3] (7.01ns)   --->   "%mul_1_1_5_2 = fmul i32 %select_ln37_50, i32 %tmp_236" [src/conv1.cpp:54]   --->   Operation 2745 'fmul' 'mul_1_1_5_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2746 [3/4] (6.43ns)   --->   "%tmp_350 = fadd i32 %mul_1_1_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2746 'fadd' 'tmp_350' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2747 [2/3] (7.01ns)   --->   "%mul_1_1_6_1 = fmul i32 %select_ln37_58, i32 %tmp_252" [src/conv1.cpp:54]   --->   Operation 2747 'fmul' 'mul_1_1_6_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2748 '%mul_1_1_7 = fmul i32 %select_ln37_66, i32 %tmp_268'
ST_37 : Operation 2748 [3/3] (5.25ns)   --->   "%mul_1_1_7 = fmul i32 %select_ln37_66, i32 %tmp_268" [src/conv1.cpp:54]   --->   Operation 2748 'fmul' 'mul_1_1_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2749 [3/4] (6.43ns)   --->   "%tmp_378 = fadd i32 %tmp_377, i32 %mul_1_2_11" [src/conv1.cpp:54]   --->   Operation 2749 'fadd' 'tmp_378' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2750 '%tmp_385 = fadd i32 %tmp_384, i32 %mul_1_2_1_4'
ST_37 : Operation 2750 [4/4] (4.67ns)   --->   "%tmp_385 = fadd i32 %tmp_384, i32 %mul_1_2_1_4" [src/conv1.cpp:54]   --->   Operation 2750 'fadd' 'tmp_385' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2751 [2/4] (6.43ns)   --->   "%tmp_391 = fadd i32 %tmp_390, i32 %mul_1_2_2_3" [src/conv1.cpp:54]   --->   Operation 2751 'fadd' 'tmp_391' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2752 [2/4] (6.43ns)   --->   "%tmp_397 = fadd i32 %tmp_396, i32 %mul_1_2_3_2" [src/conv1.cpp:54]   --->   Operation 2752 'fadd' 'tmp_397' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2753 [1/3] (7.01ns)   --->   "%mul_1_2_3_3 = fmul i32 %select_ln37_33, i32 %tmp_204" [src/conv1.cpp:54]   --->   Operation 2753 'fmul' 'mul_1_2_3_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2754 [2/4] (6.43ns)   --->   "%tmp_403 = fadd i32 %tmp_402, i32 %mul_1_2_4_1" [src/conv1.cpp:54]   --->   Operation 2754 'fadd' 'tmp_403' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2755 [1/3] (7.01ns)   --->   "%mul_1_2_4_2 = fmul i32 %select_ln37_41, i32 %tmp_220" [src/conv1.cpp:54]   --->   Operation 2755 'fmul' 'mul_1_2_4_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2756 [2/4] (6.43ns)   --->   "%tmp_409 = fadd i32 %mul_1_2_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2756 'fadd' 'tmp_409' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2757 [2/3] (7.01ns)   --->   "%mul_1_2_5_1 = fmul i32 %select_ln37_49, i32 %tmp_236" [src/conv1.cpp:54]   --->   Operation 2757 'fmul' 'mul_1_2_5_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2758 [2/3] (7.01ns)   --->   "%mul_1_2_6 = fmul i32 %select_ln37_57, i32 %tmp_252" [src/conv1.cpp:54]   --->   Operation 2758 'fmul' 'mul_1_2_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.01>
ST_38 : Operation 2759 [1/1] (0.76ns)   --->   "%empty_416 = add i8 %empty_358, i8 57" [src/conv1.cpp:37]   --->   Operation 2759 'add' 'empty_416' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2760 [1/1] (0.00ns)   --->   "%p_cast68 = zext i8 %empty_416" [src/conv1.cpp:37]   --->   Operation 2760 'zext' 'p_cast68' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2761 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast68" [src/conv1.cpp:37]   --->   Operation 2761 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2762 [1/1] (0.76ns)   --->   "%empty_424 = add i8 %empty_358, i8 65" [src/conv1.cpp:37]   --->   Operation 2762 'add' 'empty_424' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2763 [1/1] (0.00ns)   --->   "%p_cast76 = zext i8 %empty_424" [src/conv1.cpp:37]   --->   Operation 2763 'zext' 'p_cast76' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2764 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast76" [src/conv1.cpp:37]   --->   Operation 2764 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2765 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast68" [src/conv1.cpp:37]   --->   Operation 2765 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2766 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast76" [src/conv1.cpp:37]   --->   Operation 2766 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2767 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast68" [src/conv1.cpp:37]   --->   Operation 2767 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_58' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2768 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast76" [src/conv1.cpp:37]   --->   Operation 2768 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_66' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2769 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42" [src/conv1.cpp:37]   --->   Operation 2769 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2770 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42" [src/conv1.cpp:37]   --->   Operation 2770 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2771 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_41 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_42" [src/conv1.cpp:37]   --->   Operation 2771 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_41' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2772 [1/1] (0.47ns)   --->   "%tmp_92 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_41, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2772 'mux' 'tmp_92' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2773 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50" [src/conv1.cpp:37]   --->   Operation 2773 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2774 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50" [src/conv1.cpp:37]   --->   Operation 2774 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2775 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_49 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_50" [src/conv1.cpp:37]   --->   Operation 2775 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_49' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2776 [1/1] (0.47ns)   --->   "%tmp_100 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_49, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2776 'mux' 'tmp_100' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2777 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58" [src/conv1.cpp:37]   --->   Operation 2777 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2778 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58" [src/conv1.cpp:37]   --->   Operation 2778 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2779 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_57 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_58" [src/conv1.cpp:37]   --->   Operation 2779 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_57' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2780 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66" [src/conv1.cpp:37]   --->   Operation 2780 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2781 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66" [src/conv1.cpp:37]   --->   Operation 2781 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2782 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_65 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_66" [src/conv1.cpp:37]   --->   Operation 2782 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_65' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2783 [1/1] (0.76ns)   --->   "%empty_489 = add i8 %empty_448, i8 41" [src/conv1.cpp:37]   --->   Operation 2783 'add' 'empty_489' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2784 [1/1] (0.00ns)   --->   "%p_cast132 = zext i8 %empty_489" [src/conv1.cpp:37]   --->   Operation 2784 'zext' 'p_cast132' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2785 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast132" [src/conv1.cpp:37]   --->   Operation 2785 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2786 [1/1] (0.76ns)   --->   "%empty_497 = add i8 %empty_448, i8 49" [src/conv1.cpp:37]   --->   Operation 2786 'add' 'empty_497' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2787 [1/1] (0.00ns)   --->   "%p_cast140 = zext i8 %empty_497" [src/conv1.cpp:37]   --->   Operation 2787 'zext' 'p_cast140' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2788 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast140" [src/conv1.cpp:37]   --->   Operation 2788 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2789 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast132" [src/conv1.cpp:37]   --->   Operation 2789 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2790 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast140" [src/conv1.cpp:37]   --->   Operation 2790 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2791 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_122 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast132" [src/conv1.cpp:37]   --->   Operation 2791 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_122' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2792 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_130 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast140" [src/conv1.cpp:37]   --->   Operation 2792 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_130' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 2793 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106" [src/conv1.cpp:37]   --->   Operation 2793 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2794 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106" [src/conv1.cpp:37]   --->   Operation 2794 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2795 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_106 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_106" [src/conv1.cpp:37]   --->   Operation 2795 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_106' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2796 [1/1] (0.47ns)   --->   "%tmp_156_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_106, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2796 'mux' 'tmp_156_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2797 [1/1] (0.44ns)   --->   "%select_ln37_28 = select i1 %icmp_ln40, i32 %tmp_156_mid1, i32 %tmp_76" [src/conv1.cpp:37]   --->   Operation 2797 'select' 'select_ln37_28' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2798 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114" [src/conv1.cpp:37]   --->   Operation 2798 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2799 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114" [src/conv1.cpp:37]   --->   Operation 2799 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2800 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_114 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_114" [src/conv1.cpp:37]   --->   Operation 2800 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_114' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2801 [1/1] (0.47ns)   --->   "%tmp_164_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_114, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2801 'mux' 'tmp_164_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2802 [1/1] (0.44ns)   --->   "%select_ln37_36 = select i1 %icmp_ln40, i32 %tmp_164_mid1, i32 %tmp_84" [src/conv1.cpp:37]   --->   Operation 2802 'select' 'select_ln37_36' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2803 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122" [src/conv1.cpp:37]   --->   Operation 2803 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2804 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122" [src/conv1.cpp:37]   --->   Operation 2804 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2805 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_122 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_122" [src/conv1.cpp:37]   --->   Operation 2805 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_122' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2806 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130" [src/conv1.cpp:37]   --->   Operation 2806 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2807 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130" [src/conv1.cpp:37]   --->   Operation 2807 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2808 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_130 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_130" [src/conv1.cpp:37]   --->   Operation 2808 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_130' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_38 : Operation 2809 [1/1] (0.79ns)   --->   "%add_ln54_63 = add i11 %mul_ln54_29, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 2809 'add' 'add_ln54_63' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2810 [1/1] (0.00ns)   --->   "%zext_ln54_85 = zext i11 %add_ln54_63" [src/conv1.cpp:54]   --->   Operation 2810 'zext' 'zext_ln54_85' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 2811 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_99 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_85" [src/conv1.cpp:54]   --->   Operation 2811 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_99' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 2812 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_108 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_85" [src/conv1.cpp:54]   --->   Operation 2812 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_108' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 2813 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_117 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_85" [src/conv1.cpp:54]   --->   Operation 2813 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_117' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 2814 [1/1] (0.79ns)   --->   "%add_ln54_71 = add i11 %mul_ln54_28, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 2814 'add' 'add_ln54_71' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2815 [1/1] (0.00ns)   --->   "%zext_ln54_95 = zext i11 %add_ln54_71" [src/conv1.cpp:54]   --->   Operation 2815 'zext' 'zext_ln54_95' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 2816 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_128 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_95" [src/conv1.cpp:54]   --->   Operation 2816 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_128' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 2817 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_137 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_95" [src/conv1.cpp:54]   --->   Operation 2817 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_137' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 2818 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_146 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_95" [src/conv1.cpp:54]   --->   Operation 2818 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_146' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 2819 [1/4] (6.43ns)   --->   "%tmp_148 = fadd i32 %tmp_146, i32 %mul_1_11" [src/conv1.cpp:54]   --->   Operation 2819 'fadd' 'tmp_148' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2820 [2/3] (7.01ns)   --->   "%mul_1_15 = fmul i32 %select_ln37_11, i32 %tmp_155" [src/conv1.cpp:54]   --->   Operation 2820 'fmul' 'mul_1_15' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2821 [2/4] (6.43ns)   --->   "%tmp_167 = fadd i32 %tmp_165, i32 %mul_1_1259_4" [src/conv1.cpp:54]   --->   Operation 2821 'fadd' 'tmp_167' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2822 [2/3] (7.01ns)   --->   "%mul_1_1259_7 = fmul i32 %select_ln37_19, i32 %tmp_172" [src/conv1.cpp:54]   --->   Operation 2822 'fmul' 'mul_1_1259_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2823 '%tmp_185 = fadd i32 %tmp_183, i32 %mul_1_2281_4'
ST_38 : Operation 2823 [4/4] (4.67ns)   --->   "%tmp_185 = fadd i32 %tmp_183, i32 %mul_1_2281_4" [src/conv1.cpp:54]   --->   Operation 2823 'fadd' 'tmp_185' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2824 '%mul_1_2281_6 = fmul i32 %select_ln37_27, i32 %tmp_188'
ST_38 : Operation 2824 [3/3] (5.25ns)   --->   "%mul_1_2281_6 = fmul i32 %select_ln37_27, i32 %tmp_188" [src/conv1.cpp:54]   --->   Operation 2824 'fmul' 'mul_1_2281_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2825 [3/4] (6.43ns)   --->   "%tmp_201 = fadd i32 %tmp_199, i32 %mul_1_3_3" [src/conv1.cpp:54]   --->   Operation 2825 'fadd' 'tmp_201' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2826 '%mul_1_3_5 = fmul i32 %select_ln37_35, i32 %tmp_204'
ST_38 : Operation 2826 [3/3] (5.25ns)   --->   "%mul_1_3_5 = fmul i32 %select_ln37_35, i32 %tmp_204" [src/conv1.cpp:54]   --->   Operation 2826 'fmul' 'mul_1_3_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2827 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_345 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_186" [src/conv1.cpp:54]   --->   Operation 2827 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_345' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2828 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_346 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_195" [src/conv1.cpp:54]   --->   Operation 2828 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_346' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2829 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_347 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_204" [src/conv1.cpp:54]   --->   Operation 2829 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_347' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2830 [1/1] (0.47ns)   --->   "%tmp_206 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_345, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_346, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_347, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 2830 'mux' 'tmp_206' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2831 [3/4] (6.43ns)   --->   "%tmp_217 = fadd i32 %tmp_215, i32 %mul_1_4_2" [src/conv1.cpp:54]   --->   Operation 2831 'fadd' 'tmp_217' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2832 '%mul_1_4_4 = fmul i32 %select_ln37_43, i32 %tmp_220'
ST_38 : Operation 2832 [3/3] (5.25ns)   --->   "%mul_1_4_4 = fmul i32 %select_ln37_43, i32 %tmp_220" [src/conv1.cpp:54]   --->   Operation 2832 'fmul' 'mul_1_4_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2833 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_369 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_157" [src/conv1.cpp:54]   --->   Operation 2833 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_369' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2834 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_370 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_166" [src/conv1.cpp:54]   --->   Operation 2834 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_370' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2835 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_371 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_175" [src/conv1.cpp:54]   --->   Operation 2835 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_371' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2836 [1/1] (0.47ns)   --->   "%tmp_222 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_369, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_370, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_371, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 2836 'mux' 'tmp_222' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2837 [2/4] (6.43ns)   --->   "%tmp_233 = fadd i32 %tmp_231, i32 %mul_1_5_1" [src/conv1.cpp:54]   --->   Operation 2837 'fadd' 'tmp_233' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2838 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_393 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_128" [src/conv1.cpp:54]   --->   Operation 2838 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_393' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2839 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_394 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_137" [src/conv1.cpp:54]   --->   Operation 2839 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_394' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2840 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_395 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_146" [src/conv1.cpp:54]   --->   Operation 2840 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_395' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2841 [1/4] (6.43ns)   --->   "%tmp_249 = fadd i32 %mul_1_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2841 'fadd' 'tmp_249' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2842 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_417 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_99" [src/conv1.cpp:54]   --->   Operation 2842 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_417' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2843 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_418 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_108" [src/conv1.cpp:54]   --->   Operation 2843 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_418' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2844 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_419 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_117" [src/conv1.cpp:54]   --->   Operation 2844 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_419' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2845 [2/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %select_ln37_66, i32 %tmp_266" [src/conv1.cpp:54]   --->   Operation 2845 'fmul' 'mul_1_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2846 [2/3] (7.01ns)   --->   "%mul_1_7_1 = fmul i32 %select_ln37_67, i32 %tmp_268" [src/conv1.cpp:54]   --->   Operation 2846 'fmul' 'mul_1_7_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2847 [2/4] (6.43ns)   --->   "%tmp_306 = fadd i32 %tmp_305, i32 %mul_1_1_11" [src/conv1.cpp:54]   --->   Operation 2847 'fadd' 'tmp_306' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2848 [3/4] (6.43ns)   --->   "%tmp_314 = fadd i32 %tmp_313, i32 %mul_1_1_1_4" [src/conv1.cpp:54]   --->   Operation 2848 'fadd' 'tmp_314' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2849 '%tmp_322 = fadd i32 %tmp_321, i32 %mul_1_1_2_4'
ST_38 : Operation 2849 [4/4] (4.67ns)   --->   "%tmp_322 = fadd i32 %tmp_321, i32 %mul_1_1_2_4" [src/conv1.cpp:54]   --->   Operation 2849 'fadd' 'tmp_322' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2850 [3/4] (6.43ns)   --->   "%tmp_329 = fadd i32 %tmp_328, i32 %mul_1_1_3_3" [src/conv1.cpp:54]   --->   Operation 2850 'fadd' 'tmp_329' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2851 [3/4] (6.43ns)   --->   "%tmp_336 = fadd i32 %tmp_335, i32 %mul_1_1_4_2" [src/conv1.cpp:54]   --->   Operation 2851 'fadd' 'tmp_336' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2852 [1/3] (7.01ns)   --->   "%mul_1_1_4_3 = fmul i32 %select_ln37_42, i32 %tmp_220" [src/conv1.cpp:54]   --->   Operation 2852 'fmul' 'mul_1_1_4_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2853 [2/4] (6.43ns)   --->   "%tmp_343 = fadd i32 %tmp_342, i32 %mul_1_1_5_1" [src/conv1.cpp:54]   --->   Operation 2853 'fadd' 'tmp_343' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2854 [1/3] (7.01ns)   --->   "%mul_1_1_5_2 = fmul i32 %select_ln37_50, i32 %tmp_236" [src/conv1.cpp:54]   --->   Operation 2854 'fmul' 'mul_1_1_5_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2855 [2/4] (6.43ns)   --->   "%tmp_350 = fadd i32 %mul_1_1_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2855 'fadd' 'tmp_350' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2856 [1/3] (7.01ns)   --->   "%mul_1_1_6_1 = fmul i32 %select_ln37_58, i32 %tmp_252" [src/conv1.cpp:54]   --->   Operation 2856 'fmul' 'mul_1_1_6_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2857 [2/3] (7.01ns)   --->   "%mul_1_1_7 = fmul i32 %select_ln37_66, i32 %tmp_268" [src/conv1.cpp:54]   --->   Operation 2857 'fmul' 'mul_1_1_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2858 [2/4] (6.43ns)   --->   "%tmp_378 = fadd i32 %tmp_377, i32 %mul_1_2_11" [src/conv1.cpp:54]   --->   Operation 2858 'fadd' 'tmp_378' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2859 [3/4] (6.43ns)   --->   "%tmp_385 = fadd i32 %tmp_384, i32 %mul_1_2_1_4" [src/conv1.cpp:54]   --->   Operation 2859 'fadd' 'tmp_385' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2860 '%mul_1_2_1_6 = fmul i32 %select_ln37_18, i32 %tmp_174'
ST_38 : Operation 2860 [3/3] (5.25ns)   --->   "%mul_1_2_1_6 = fmul i32 %select_ln37_18, i32 %tmp_174" [src/conv1.cpp:54]   --->   Operation 2860 'fmul' 'mul_1_2_1_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2861 [1/4] (6.43ns)   --->   "%tmp_391 = fadd i32 %tmp_390, i32 %mul_1_2_2_3" [src/conv1.cpp:54]   --->   Operation 2861 'fadd' 'tmp_391' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2862 '%mul_1_2_2_5 = fmul i32 %select_ln37_26, i32 %tmp_190'
ST_38 : Operation 2862 [3/3] (5.25ns)   --->   "%mul_1_2_2_5 = fmul i32 %select_ln37_26, i32 %tmp_190" [src/conv1.cpp:54]   --->   Operation 2862 'fmul' 'mul_1_2_2_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2863 [1/4] (6.43ns)   --->   "%tmp_397 = fadd i32 %tmp_396, i32 %mul_1_2_3_2" [src/conv1.cpp:54]   --->   Operation 2863 'fadd' 'tmp_397' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2864 [1/4] (6.43ns)   --->   "%tmp_403 = fadd i32 %tmp_402, i32 %mul_1_2_4_1" [src/conv1.cpp:54]   --->   Operation 2864 'fadd' 'tmp_403' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2865 [1/4] (6.43ns)   --->   "%tmp_409 = fadd i32 %mul_1_2_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2865 'fadd' 'tmp_409' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2866 [1/3] (7.01ns)   --->   "%mul_1_2_5_1 = fmul i32 %select_ln37_49, i32 %tmp_236" [src/conv1.cpp:54]   --->   Operation 2866 'fmul' 'mul_1_2_5_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2867 [1/3] (7.01ns)   --->   "%mul_1_2_6 = fmul i32 %select_ln37_57, i32 %tmp_252" [src/conv1.cpp:54]   --->   Operation 2867 'fmul' 'mul_1_2_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.01>
ST_39 : Operation 2868 [1/1] (0.76ns)   --->   "%empty_385 = add i8 %empty_358, i8 26" [src/conv1.cpp:37]   --->   Operation 2868 'add' 'empty_385' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2869 [1/1] (0.00ns)   --->   "%p_cast31 = zext i8 %empty_385" [src/conv1.cpp:37]   --->   Operation 2869 'zext' 'p_cast31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2870 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast31" [src/conv1.cpp:37]   --->   Operation 2870 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2871 [1/1] (0.76ns)   --->   "%empty_431 = add i8 %empty_358, i8 73" [src/conv1.cpp:37]   --->   Operation 2871 'add' 'empty_431' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2872 [1/1] (0.00ns)   --->   "%p_cast83 = zext i8 %empty_431" [src/conv1.cpp:37]   --->   Operation 2872 'zext' 'p_cast83' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2873 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast83" [src/conv1.cpp:37]   --->   Operation 2873 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2874 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast31" [src/conv1.cpp:37]   --->   Operation 2874 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2875 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast83" [src/conv1.cpp:37]   --->   Operation 2875 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2876 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast31" [src/conv1.cpp:37]   --->   Operation 2876 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2877 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast83" [src/conv1.cpp:37]   --->   Operation 2877 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_73' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2878 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27" [src/conv1.cpp:37]   --->   Operation 2878 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2879 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27" [src/conv1.cpp:37]   --->   Operation 2879 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2880 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_26 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_27" [src/conv1.cpp:37]   --->   Operation 2880 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_26' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2881 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58" [src/conv1.cpp:37]   --->   Operation 2881 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2882 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58" [src/conv1.cpp:37]   --->   Operation 2882 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2883 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_57 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_58" [src/conv1.cpp:37]   --->   Operation 2883 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_57' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2884 [1/1] (0.47ns)   --->   "%tmp_108 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_57, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2884 'mux' 'tmp_108' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2885 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66" [src/conv1.cpp:37]   --->   Operation 2885 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2886 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66" [src/conv1.cpp:37]   --->   Operation 2886 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2887 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_65 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_66" [src/conv1.cpp:37]   --->   Operation 2887 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_65' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2888 [1/1] (0.47ns)   --->   "%tmp_116 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_65, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2888 'mux' 'tmp_116' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2889 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73" [src/conv1.cpp:37]   --->   Operation 2889 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2890 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73" [src/conv1.cpp:37]   --->   Operation 2890 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2891 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_73 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_73" [src/conv1.cpp:37]   --->   Operation 2891 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_73' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2892 [1/1] (0.76ns)   --->   "%empty_505 = add i8 %empty_448, i8 57" [src/conv1.cpp:37]   --->   Operation 2892 'add' 'empty_505' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2893 [1/1] (0.00ns)   --->   "%p_cast148 = zext i8 %empty_505" [src/conv1.cpp:37]   --->   Operation 2893 'zext' 'p_cast148' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2894 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast148" [src/conv1.cpp:37]   --->   Operation 2894 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2895 [1/1] (0.76ns)   --->   "%empty_513 = add i8 %empty_448, i8 65" [src/conv1.cpp:37]   --->   Operation 2895 'add' 'empty_513' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2896 [1/1] (0.00ns)   --->   "%p_cast156 = zext i8 %empty_513" [src/conv1.cpp:37]   --->   Operation 2896 'zext' 'p_cast156' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2897 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast156" [src/conv1.cpp:37]   --->   Operation 2897 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2898 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast148" [src/conv1.cpp:37]   --->   Operation 2898 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2899 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast156" [src/conv1.cpp:37]   --->   Operation 2899 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2900 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_138 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast148" [src/conv1.cpp:37]   --->   Operation 2900 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_138' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2901 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_146 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast156" [src/conv1.cpp:37]   --->   Operation 2901 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_146' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 2902 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122" [src/conv1.cpp:37]   --->   Operation 2902 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2903 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122" [src/conv1.cpp:37]   --->   Operation 2903 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2904 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_122 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_122" [src/conv1.cpp:37]   --->   Operation 2904 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_122' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2905 [1/1] (0.47ns)   --->   "%tmp_172_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_122, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2905 'mux' 'tmp_172_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2906 [1/1] (0.44ns)   --->   "%select_ln37_44 = select i1 %icmp_ln40, i32 %tmp_172_mid1, i32 %tmp_92" [src/conv1.cpp:37]   --->   Operation 2906 'select' 'select_ln37_44' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2907 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130" [src/conv1.cpp:37]   --->   Operation 2907 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2908 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130" [src/conv1.cpp:37]   --->   Operation 2908 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2909 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_130 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_130" [src/conv1.cpp:37]   --->   Operation 2909 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_130' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2910 [1/1] (0.47ns)   --->   "%tmp_180_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_130, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 2910 'mux' 'tmp_180_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2911 [1/1] (0.44ns)   --->   "%select_ln37_52 = select i1 %icmp_ln40, i32 %tmp_180_mid1, i32 %tmp_100" [src/conv1.cpp:37]   --->   Operation 2911 'select' 'select_ln37_52' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2912 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138" [src/conv1.cpp:37]   --->   Operation 2912 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2913 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138" [src/conv1.cpp:37]   --->   Operation 2913 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2914 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_138 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_138" [src/conv1.cpp:37]   --->   Operation 2914 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_138' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2915 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146" [src/conv1.cpp:37]   --->   Operation 2915 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2916 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146" [src/conv1.cpp:37]   --->   Operation 2916 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2917 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_146 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_146" [src/conv1.cpp:37]   --->   Operation 2917 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_146' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_39 : Operation 2918 [1/1] (0.79ns)   --->   "%add_ln54_55 = add i11 %mul_ln54_30, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 2918 'add' 'add_ln54_55' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2919 [1/1] (0.00ns)   --->   "%zext_ln54_75 = zext i11 %add_ln54_55" [src/conv1.cpp:54]   --->   Operation 2919 'zext' 'zext_ln54_75' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2920 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_70 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_75" [src/conv1.cpp:54]   --->   Operation 2920 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_70' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2921 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_79 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_75" [src/conv1.cpp:54]   --->   Operation 2921 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_79' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2922 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_88 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_75" [src/conv1.cpp:54]   --->   Operation 2922 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_88' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2923 '%tmp_150 = fadd i32 %tmp_148, i32 %mul_1_12'
ST_39 : Operation 2923 [4/4] (4.67ns)   --->   "%tmp_150 = fadd i32 %tmp_148, i32 %mul_1_12" [src/conv1.cpp:54]   --->   Operation 2923 'fadd' 'tmp_150' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2924 [1/3] (7.01ns)   --->   "%mul_1_15 = fmul i32 %select_ln37_11, i32 %tmp_155" [src/conv1.cpp:54]   --->   Operation 2924 'fmul' 'mul_1_15' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2925 [1/4] (6.43ns)   --->   "%tmp_167 = fadd i32 %tmp_165, i32 %mul_1_1259_4" [src/conv1.cpp:54]   --->   Operation 2925 'fadd' 'tmp_167' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2926 [1/3] (7.01ns)   --->   "%mul_1_1259_7 = fmul i32 %select_ln37_19, i32 %tmp_172" [src/conv1.cpp:54]   --->   Operation 2926 'fmul' 'mul_1_1259_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2927 [3/4] (6.43ns)   --->   "%tmp_185 = fadd i32 %tmp_183, i32 %mul_1_2281_4" [src/conv1.cpp:54]   --->   Operation 2927 'fadd' 'tmp_185' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2928 [2/3] (7.01ns)   --->   "%mul_1_2281_6 = fmul i32 %select_ln37_27, i32 %tmp_188" [src/conv1.cpp:54]   --->   Operation 2928 'fmul' 'mul_1_2281_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2929 [2/4] (6.43ns)   --->   "%tmp_201 = fadd i32 %tmp_199, i32 %mul_1_3_3" [src/conv1.cpp:54]   --->   Operation 2929 'fadd' 'tmp_201' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2930 [2/3] (7.01ns)   --->   "%mul_1_3_5 = fmul i32 %select_ln37_35, i32 %tmp_204" [src/conv1.cpp:54]   --->   Operation 2930 'fmul' 'mul_1_3_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2931 [2/4] (6.43ns)   --->   "%tmp_217 = fadd i32 %tmp_215, i32 %mul_1_4_2" [src/conv1.cpp:54]   --->   Operation 2931 'fadd' 'tmp_217' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2932 [2/3] (7.01ns)   --->   "%mul_1_4_4 = fmul i32 %select_ln37_43, i32 %tmp_220" [src/conv1.cpp:54]   --->   Operation 2932 'fmul' 'mul_1_4_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2933 [1/4] (6.43ns)   --->   "%tmp_233 = fadd i32 %tmp_231, i32 %mul_1_5_1" [src/conv1.cpp:54]   --->   Operation 2933 'fadd' 'tmp_233' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2934 '%mul_1_5_3 = fmul i32 %select_ln37_51, i32 %tmp_236'
ST_39 : Operation 2934 [3/3] (5.25ns)   --->   "%mul_1_5_3 = fmul i32 %select_ln37_51, i32 %tmp_236" [src/conv1.cpp:54]   --->   Operation 2934 'fmul' 'mul_1_5_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2935 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_393 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_128" [src/conv1.cpp:54]   --->   Operation 2935 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_393' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2936 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_394 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_137" [src/conv1.cpp:54]   --->   Operation 2936 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_394' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2937 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_395 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_146" [src/conv1.cpp:54]   --->   Operation 2937 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_395' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2938 [1/1] (0.47ns)   --->   "%tmp_238 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_393, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_394, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_395, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 2938 'mux' 'tmp_238' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2939 '%mul_1_6_2 = fmul i32 %select_ln37_59, i32 %tmp_252'
ST_39 : Operation 2939 [3/3] (5.25ns)   --->   "%mul_1_6_2 = fmul i32 %select_ln37_59, i32 %tmp_252" [src/conv1.cpp:54]   --->   Operation 2939 'fmul' 'mul_1_6_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2940 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_417 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_99" [src/conv1.cpp:54]   --->   Operation 2940 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_417' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2941 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_418 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_108" [src/conv1.cpp:54]   --->   Operation 2941 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_418' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2942 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_419 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_117" [src/conv1.cpp:54]   --->   Operation 2942 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_419' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2943 [1/1] (0.47ns)   --->   "%tmp_254 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_417, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_418, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_419, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 2943 'mux' 'tmp_254' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2944 [1/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %select_ln37_66, i32 %tmp_266" [src/conv1.cpp:54]   --->   Operation 2944 'fmul' 'mul_1_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2945 [1/3] (7.01ns)   --->   "%mul_1_7_1 = fmul i32 %select_ln37_67, i32 %tmp_268" [src/conv1.cpp:54]   --->   Operation 2945 'fmul' 'mul_1_7_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2946 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_441 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_70" [src/conv1.cpp:54]   --->   Operation 2946 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_441' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2947 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_442 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_79" [src/conv1.cpp:54]   --->   Operation 2947 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_442' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2948 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_443 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_88" [src/conv1.cpp:54]   --->   Operation 2948 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_443' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2949 [1/4] (6.43ns)   --->   "%tmp_306 = fadd i32 %tmp_305, i32 %mul_1_1_11" [src/conv1.cpp:54]   --->   Operation 2949 'fadd' 'tmp_306' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2950 [1/1] (0.00ns)   --->   "%zext_ln54_144 = zext i9 %urem_ln54_8" [src/conv1.cpp:54]   --->   Operation 2950 'zext' 'zext_ln54_144' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2951 [1/1] (0.79ns)   --->   "%add_ln54_111 = add i11 %mul_ln54, i11 %zext_ln54_144" [src/conv1.cpp:54]   --->   Operation 2951 'add' 'add_ln54_111' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2952 [1/1] (0.00ns)   --->   "%zext_ln54_145 = zext i11 %add_ln54_111" [src/conv1.cpp:54]   --->   Operation 2952 'zext' 'zext_ln54_145' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2953 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_489 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_145" [src/conv1.cpp:54]   --->   Operation 2953 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_489' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2954 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_498 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_145" [src/conv1.cpp:54]   --->   Operation 2954 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_498' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2955 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_507 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_145" [src/conv1.cpp:54]   --->   Operation 2955 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_507' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2956 [2/4] (6.43ns)   --->   "%tmp_314 = fadd i32 %tmp_313, i32 %mul_1_1_1_4" [src/conv1.cpp:54]   --->   Operation 2956 'fadd' 'tmp_314' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2957 '%mul_1_1_1_7 = fmul i32 %select_ln37_19, i32 %tmp_174'
ST_39 : Operation 2957 [3/3] (5.25ns)   --->   "%mul_1_1_1_7 = fmul i32 %select_ln37_19, i32 %tmp_174" [src/conv1.cpp:54]   --->   Operation 2957 'fmul' 'mul_1_1_1_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2958 [3/4] (6.43ns)   --->   "%tmp_322 = fadd i32 %tmp_321, i32 %mul_1_1_2_4" [src/conv1.cpp:54]   --->   Operation 2958 'fadd' 'tmp_322' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2959 [2/4] (6.43ns)   --->   "%tmp_329 = fadd i32 %tmp_328, i32 %mul_1_1_3_3" [src/conv1.cpp:54]   --->   Operation 2959 'fadd' 'tmp_329' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2960 [2/4] (6.43ns)   --->   "%tmp_336 = fadd i32 %tmp_335, i32 %mul_1_1_4_2" [src/conv1.cpp:54]   --->   Operation 2960 'fadd' 'tmp_336' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2961 [1/4] (6.43ns)   --->   "%tmp_343 = fadd i32 %tmp_342, i32 %mul_1_1_5_1" [src/conv1.cpp:54]   --->   Operation 2961 'fadd' 'tmp_343' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2962 [1/4] (6.43ns)   --->   "%tmp_350 = fadd i32 %mul_1_1_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2962 'fadd' 'tmp_350' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2963 [1/3] (7.01ns)   --->   "%mul_1_1_7 = fmul i32 %select_ln37_66, i32 %tmp_268" [src/conv1.cpp:54]   --->   Operation 2963 'fmul' 'mul_1_1_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2964 [1/4] (6.43ns)   --->   "%tmp_378 = fadd i32 %tmp_377, i32 %mul_1_2_11" [src/conv1.cpp:54]   --->   Operation 2964 'fadd' 'tmp_378' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2965 [2/4] (6.43ns)   --->   "%tmp_385 = fadd i32 %tmp_384, i32 %mul_1_2_1_4" [src/conv1.cpp:54]   --->   Operation 2965 'fadd' 'tmp_385' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2966 [2/3] (7.01ns)   --->   "%mul_1_2_1_6 = fmul i32 %select_ln37_18, i32 %tmp_174" [src/conv1.cpp:54]   --->   Operation 2966 'fmul' 'mul_1_2_1_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2967 '%tmp_392 = fadd i32 %tmp_391, i32 %mul_1_2_2_4'
ST_39 : Operation 2967 [4/4] (4.67ns)   --->   "%tmp_392 = fadd i32 %tmp_391, i32 %mul_1_2_2_4" [src/conv1.cpp:54]   --->   Operation 2967 'fadd' 'tmp_392' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2968 [2/3] (7.01ns)   --->   "%mul_1_2_2_5 = fmul i32 %select_ln37_26, i32 %tmp_190" [src/conv1.cpp:54]   --->   Operation 2968 'fmul' 'mul_1_2_2_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2969 '%tmp_398 = fadd i32 %tmp_397, i32 %mul_1_2_3_3'
ST_39 : Operation 2969 [4/4] (4.67ns)   --->   "%tmp_398 = fadd i32 %tmp_397, i32 %mul_1_2_3_3" [src/conv1.cpp:54]   --->   Operation 2969 'fadd' 'tmp_398' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2970 '%mul_1_2_3_4 = fmul i32 %select_ln37_34, i32 %tmp_206'
ST_39 : Operation 2970 [3/3] (5.25ns)   --->   "%mul_1_2_3_4 = fmul i32 %select_ln37_34, i32 %tmp_206" [src/conv1.cpp:54]   --->   Operation 2970 'fmul' 'mul_1_2_3_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2971 '%tmp_404 = fadd i32 %tmp_403, i32 %mul_1_2_4_2'
ST_39 : Operation 2971 [4/4] (4.67ns)   --->   "%tmp_404 = fadd i32 %tmp_403, i32 %mul_1_2_4_2" [src/conv1.cpp:54]   --->   Operation 2971 'fadd' 'tmp_404' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2972 '%mul_1_2_4_3 = fmul i32 %select_ln37_42, i32 %tmp_222'
ST_39 : Operation 2972 [3/3] (5.25ns)   --->   "%mul_1_2_4_3 = fmul i32 %select_ln37_42, i32 %tmp_222" [src/conv1.cpp:54]   --->   Operation 2972 'fmul' 'mul_1_2_4_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2973 '%tmp_410 = fadd i32 %tmp_409, i32 %mul_1_2_5_1'
ST_39 : Operation 2973 [4/4] (4.67ns)   --->   "%tmp_410 = fadd i32 %tmp_409, i32 %mul_1_2_5_1" [src/conv1.cpp:54]   --->   Operation 2973 'fadd' 'tmp_410' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2974 '%tmp_416 = fadd i32 %mul_1_2_6, i32 0'
ST_39 : Operation 2974 [4/4] (4.67ns)   --->   "%tmp_416 = fadd i32 %mul_1_2_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2974 'fadd' 'tmp_416' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2975 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_543 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_489" [src/conv1.cpp:54]   --->   Operation 2975 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_543' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2976 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_544 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_498" [src/conv1.cpp:54]   --->   Operation 2976 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_544' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 2977 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_545 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_507" [src/conv1.cpp:54]   --->   Operation 2977 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_545' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 40 <SV = 39> <Delay = 7.01>
ST_40 : Operation 2978 [1/1] (0.76ns)   --->   "%empty_393 = add i8 %empty_358, i8 34" [src/conv1.cpp:37]   --->   Operation 2978 'add' 'empty_393' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2979 [1/1] (0.00ns)   --->   "%p_cast45 = zext i8 %empty_393" [src/conv1.cpp:37]   --->   Operation 2979 'zext' 'p_cast45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 2980 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast45" [src/conv1.cpp:37]   --->   Operation 2980 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 2981 [1/1] (0.76ns)   --->   "%empty_401 = add i8 %empty_358, i8 42" [src/conv1.cpp:37]   --->   Operation 2981 'add' 'empty_401' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2982 [1/1] (0.00ns)   --->   "%p_cast53 = zext i8 %empty_401" [src/conv1.cpp:37]   --->   Operation 2982 'zext' 'p_cast53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 2983 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast53" [src/conv1.cpp:37]   --->   Operation 2983 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 2984 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast45" [src/conv1.cpp:37]   --->   Operation 2984 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 2985 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast53" [src/conv1.cpp:37]   --->   Operation 2985 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 2986 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast45" [src/conv1.cpp:37]   --->   Operation 2986 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 2987 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast53" [src/conv1.cpp:37]   --->   Operation 2987 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 2988 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27" [src/conv1.cpp:37]   --->   Operation 2988 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2989 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27" [src/conv1.cpp:37]   --->   Operation 2989 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2990 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_26 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_27" [src/conv1.cpp:37]   --->   Operation 2990 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_26' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2991 [1/1] (0.47ns)   --->   "%tmp_77 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_26, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 2991 'mux' 'tmp_77' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2992 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35" [src/conv1.cpp:37]   --->   Operation 2992 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2993 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35" [src/conv1.cpp:37]   --->   Operation 2993 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2994 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_34 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_35" [src/conv1.cpp:37]   --->   Operation 2994 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_34' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2995 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43" [src/conv1.cpp:37]   --->   Operation 2995 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2996 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43" [src/conv1.cpp:37]   --->   Operation 2996 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2997 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_42 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_43" [src/conv1.cpp:37]   --->   Operation 2997 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_42' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2998 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73" [src/conv1.cpp:37]   --->   Operation 2998 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 2999 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73" [src/conv1.cpp:37]   --->   Operation 2999 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3000 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_73 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_73" [src/conv1.cpp:37]   --->   Operation 3000 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_73' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3001 [1/1] (0.47ns)   --->   "%tmp_124 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_73, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3001 'mux' 'tmp_124' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3002 [1/1] (0.76ns)   --->   "%empty_474 = add i8 %empty_448, i8 26" [src/conv1.cpp:37]   --->   Operation 3002 'add' 'empty_474' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3003 [1/1] (0.00ns)   --->   "%p_cast117 = zext i8 %empty_474" [src/conv1.cpp:37]   --->   Operation 3003 'zext' 'p_cast117' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 3004 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast117" [src/conv1.cpp:37]   --->   Operation 3004 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 3005 [1/1] (0.76ns)   --->   "%empty_521 = add i8 %empty_448, i8 73" [src/conv1.cpp:37]   --->   Operation 3005 'add' 'empty_521' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3006 [1/1] (0.00ns)   --->   "%p_cast164 = zext i8 %empty_521" [src/conv1.cpp:37]   --->   Operation 3006 'zext' 'p_cast164' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 3007 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast164" [src/conv1.cpp:37]   --->   Operation 3007 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 3008 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast117" [src/conv1.cpp:37]   --->   Operation 3008 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 3009 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast164" [src/conv1.cpp:37]   --->   Operation 3009 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 3010 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_107 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast117" [src/conv1.cpp:37]   --->   Operation 3010 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_107' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 3011 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_154 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast164" [src/conv1.cpp:37]   --->   Operation 3011 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_154' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 3012 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107" [src/conv1.cpp:37]   --->   Operation 3012 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3013 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107" [src/conv1.cpp:37]   --->   Operation 3013 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3014 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_107 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_107" [src/conv1.cpp:37]   --->   Operation 3014 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_107' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3015 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138" [src/conv1.cpp:37]   --->   Operation 3015 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3016 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138" [src/conv1.cpp:37]   --->   Operation 3016 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3017 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_138 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_138" [src/conv1.cpp:37]   --->   Operation 3017 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_138' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3018 [1/1] (0.47ns)   --->   "%tmp_188_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_138, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3018 'mux' 'tmp_188_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3019 [1/1] (0.44ns)   --->   "%select_ln37_60 = select i1 %icmp_ln40, i32 %tmp_188_mid1, i32 %tmp_108" [src/conv1.cpp:37]   --->   Operation 3019 'select' 'select_ln37_60' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3020 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146" [src/conv1.cpp:37]   --->   Operation 3020 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3021 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146" [src/conv1.cpp:37]   --->   Operation 3021 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3022 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_146 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_146" [src/conv1.cpp:37]   --->   Operation 3022 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_146' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3023 [1/1] (0.47ns)   --->   "%tmp_196_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_146, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3023 'mux' 'tmp_196_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3024 [1/1] (0.44ns)   --->   "%select_ln37_68 = select i1 %icmp_ln40, i32 %tmp_196_mid1, i32 %tmp_116" [src/conv1.cpp:37]   --->   Operation 3024 'select' 'select_ln37_68' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3025 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154" [src/conv1.cpp:37]   --->   Operation 3025 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3026 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154" [src/conv1.cpp:37]   --->   Operation 3026 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3027 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_154 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_154" [src/conv1.cpp:37]   --->   Operation 3027 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_154' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_40 : Operation 3028 [1/1] (0.79ns)   --->   "%add_ln54_38 = add i11 %mul_ln40, i11 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 3028 'add' 'add_ln54_38' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3029 [1/1] (0.00ns)   --->   "%zext_ln54_55 = zext i11 %add_ln54_38" [src/conv1.cpp:54]   --->   Operation 3029 'zext' 'zext_ln54_55' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3030 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_55" [src/conv1.cpp:54]   --->   Operation 3030 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3031 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_20 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_55" [src/conv1.cpp:54]   --->   Operation 3031 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3032 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_29 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_55" [src/conv1.cpp:54]   --->   Operation 3032 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3033 [1/1] (0.79ns)   --->   "%add_ln54_47 = add i11 %mul_ln40, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 3033 'add' 'add_ln54_47' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3034 [1/1] (0.00ns)   --->   "%zext_ln54_65 = zext i11 %add_ln54_47" [src/conv1.cpp:54]   --->   Operation 3034 'zext' 'zext_ln54_65' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3035 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_41 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_65" [src/conv1.cpp:54]   --->   Operation 3035 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3036 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_50 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_65" [src/conv1.cpp:54]   --->   Operation 3036 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_50' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3037 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_59 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_65" [src/conv1.cpp:54]   --->   Operation 3037 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_59' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3038 [3/4] (6.43ns)   --->   "%tmp_150 = fadd i32 %tmp_148, i32 %mul_1_12" [src/conv1.cpp:54]   --->   Operation 3038 'fadd' 'tmp_150' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 3039 '%tmp_169 = fadd i32 %tmp_167, i32 %mul_1_1259_5'
ST_40 : Operation 3039 [4/4] (4.67ns)   --->   "%tmp_169 = fadd i32 %tmp_167, i32 %mul_1_1259_5" [src/conv1.cpp:54]   --->   Operation 3039 'fadd' 'tmp_169' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3040 [2/4] (6.43ns)   --->   "%tmp_185 = fadd i32 %tmp_183, i32 %mul_1_2281_4" [src/conv1.cpp:54]   --->   Operation 3040 'fadd' 'tmp_185' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3041 [1/3] (7.01ns)   --->   "%mul_1_2281_6 = fmul i32 %select_ln37_27, i32 %tmp_188" [src/conv1.cpp:54]   --->   Operation 3041 'fmul' 'mul_1_2281_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3042 [1/4] (6.43ns)   --->   "%tmp_201 = fadd i32 %tmp_199, i32 %mul_1_3_3" [src/conv1.cpp:54]   --->   Operation 3042 'fadd' 'tmp_201' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3043 [1/3] (7.01ns)   --->   "%mul_1_3_5 = fmul i32 %select_ln37_35, i32 %tmp_204" [src/conv1.cpp:54]   --->   Operation 3043 'fmul' 'mul_1_3_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3044 [1/4] (6.43ns)   --->   "%tmp_217 = fadd i32 %tmp_215, i32 %mul_1_4_2" [src/conv1.cpp:54]   --->   Operation 3044 'fadd' 'tmp_217' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3045 [1/3] (7.01ns)   --->   "%mul_1_4_4 = fmul i32 %select_ln37_43, i32 %tmp_220" [src/conv1.cpp:54]   --->   Operation 3045 'fmul' 'mul_1_4_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3046 [2/3] (7.01ns)   --->   "%mul_1_5_3 = fmul i32 %select_ln37_51, i32 %tmp_236" [src/conv1.cpp:54]   --->   Operation 3046 'fmul' 'mul_1_5_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 3047 '%tmp_251 = fadd i32 %tmp_249, i32 %mul_1_6_1'
ST_40 : Operation 3047 [4/4] (4.67ns)   --->   "%tmp_251 = fadd i32 %tmp_249, i32 %mul_1_6_1" [src/conv1.cpp:54]   --->   Operation 3047 'fadd' 'tmp_251' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3048 [2/3] (7.01ns)   --->   "%mul_1_6_2 = fmul i32 %select_ln37_59, i32 %tmp_252" [src/conv1.cpp:54]   --->   Operation 3048 'fmul' 'mul_1_6_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 3049 '%tmp_267 = fadd i32 %mul_1_7, i32 0'
ST_40 : Operation 3049 [4/4] (4.67ns)   --->   "%tmp_267 = fadd i32 %mul_1_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3049 'fadd' 'tmp_267' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3050 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_441 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_70" [src/conv1.cpp:54]   --->   Operation 3050 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_441' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3051 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_442 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_79" [src/conv1.cpp:54]   --->   Operation 3051 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_442' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3052 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_443 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_88" [src/conv1.cpp:54]   --->   Operation 3052 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_443' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3053 [1/1] (0.47ns)   --->   "%tmp_270 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_441, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_442, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_443, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 3053 'mux' 'tmp_270' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3054 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_462 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_11" [src/conv1.cpp:54]   --->   Operation 3054 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_462' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3055 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_463 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_20" [src/conv1.cpp:54]   --->   Operation 3055 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_463' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3056 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_464 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_29" [src/conv1.cpp:54]   --->   Operation 3056 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_464' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3057 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_465 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_41" [src/conv1.cpp:54]   --->   Operation 3057 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_465' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3058 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_466 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_50" [src/conv1.cpp:54]   --->   Operation 3058 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_466' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3059 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_467 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_59" [src/conv1.cpp:54]   --->   Operation 3059 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_467' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 3060 '%tmp_307 = fadd i32 %tmp_306, i32 %mul_1_1_12'
ST_40 : Operation 3060 [4/4] (4.67ns)   --->   "%tmp_307 = fadd i32 %tmp_306, i32 %mul_1_1_12" [src/conv1.cpp:54]   --->   Operation 3060 'fadd' 'tmp_307' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3061 [1/4] (6.43ns)   --->   "%tmp_314 = fadd i32 %tmp_313, i32 %mul_1_1_1_4" [src/conv1.cpp:54]   --->   Operation 3061 'fadd' 'tmp_314' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3062 [2/3] (7.01ns)   --->   "%mul_1_1_1_7 = fmul i32 %select_ln37_19, i32 %tmp_174" [src/conv1.cpp:54]   --->   Operation 3062 'fmul' 'mul_1_1_1_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3063 [2/4] (6.43ns)   --->   "%tmp_322 = fadd i32 %tmp_321, i32 %mul_1_1_2_4" [src/conv1.cpp:54]   --->   Operation 3063 'fadd' 'tmp_322' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 3064 '%mul_1_1_2_6 = fmul i32 %select_ln37_27, i32 %tmp_190'
ST_40 : Operation 3064 [3/3] (5.25ns)   --->   "%mul_1_1_2_6 = fmul i32 %select_ln37_27, i32 %tmp_190" [src/conv1.cpp:54]   --->   Operation 3064 'fmul' 'mul_1_1_2_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3065 [1/4] (6.43ns)   --->   "%tmp_329 = fadd i32 %tmp_328, i32 %mul_1_1_3_3" [src/conv1.cpp:54]   --->   Operation 3065 'fadd' 'tmp_329' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 3066 '%mul_1_1_3_5 = fmul i32 %select_ln37_35, i32 %tmp_206'
ST_40 : Operation 3066 [3/3] (5.25ns)   --->   "%mul_1_1_3_5 = fmul i32 %select_ln37_35, i32 %tmp_206" [src/conv1.cpp:54]   --->   Operation 3066 'fmul' 'mul_1_1_3_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3067 [1/4] (6.43ns)   --->   "%tmp_336 = fadd i32 %tmp_335, i32 %mul_1_1_4_2" [src/conv1.cpp:54]   --->   Operation 3067 'fadd' 'tmp_336' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 3068 '%mul_1_1_4_4 = fmul i32 %select_ln37_43, i32 %tmp_222'
ST_40 : Operation 3068 [3/3] (5.25ns)   --->   "%mul_1_1_4_4 = fmul i32 %select_ln37_43, i32 %tmp_222" [src/conv1.cpp:54]   --->   Operation 3068 'fmul' 'mul_1_1_4_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 3069 '%tmp_358 = fadd i32 %mul_1_1_7, i32 0'
ST_40 : Operation 3069 [4/4] (4.67ns)   --->   "%tmp_358 = fadd i32 %mul_1_1_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3069 'fadd' 'tmp_358' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 3070 '%tmp_379 = fadd i32 %tmp_378, i32 %mul_1_2_12'
ST_40 : Operation 3070 [4/4] (4.67ns)   --->   "%tmp_379 = fadd i32 %tmp_378, i32 %mul_1_2_12" [src/conv1.cpp:54]   --->   Operation 3070 'fadd' 'tmp_379' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3071 [1/4] (6.43ns)   --->   "%tmp_385 = fadd i32 %tmp_384, i32 %mul_1_2_1_4" [src/conv1.cpp:54]   --->   Operation 3071 'fadd' 'tmp_385' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3072 [1/3] (7.01ns)   --->   "%mul_1_2_1_6 = fmul i32 %select_ln37_18, i32 %tmp_174" [src/conv1.cpp:54]   --->   Operation 3072 'fmul' 'mul_1_2_1_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3073 [3/4] (6.43ns)   --->   "%tmp_392 = fadd i32 %tmp_391, i32 %mul_1_2_2_4" [src/conv1.cpp:54]   --->   Operation 3073 'fadd' 'tmp_392' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3074 [1/3] (7.01ns)   --->   "%mul_1_2_2_5 = fmul i32 %select_ln37_26, i32 %tmp_190" [src/conv1.cpp:54]   --->   Operation 3074 'fmul' 'mul_1_2_2_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3075 [3/4] (6.43ns)   --->   "%tmp_398 = fadd i32 %tmp_397, i32 %mul_1_2_3_3" [src/conv1.cpp:54]   --->   Operation 3075 'fadd' 'tmp_398' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3076 [2/3] (7.01ns)   --->   "%mul_1_2_3_4 = fmul i32 %select_ln37_34, i32 %tmp_206" [src/conv1.cpp:54]   --->   Operation 3076 'fmul' 'mul_1_2_3_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3077 [3/4] (6.43ns)   --->   "%tmp_404 = fadd i32 %tmp_403, i32 %mul_1_2_4_2" [src/conv1.cpp:54]   --->   Operation 3077 'fadd' 'tmp_404' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3078 [2/3] (7.01ns)   --->   "%mul_1_2_4_3 = fmul i32 %select_ln37_42, i32 %tmp_222" [src/conv1.cpp:54]   --->   Operation 3078 'fmul' 'mul_1_2_4_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3079 [3/4] (6.43ns)   --->   "%tmp_410 = fadd i32 %tmp_409, i32 %mul_1_2_5_1" [src/conv1.cpp:54]   --->   Operation 3079 'fadd' 'tmp_410' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 3080 '%mul_1_2_5_2 = fmul i32 %select_ln37_50, i32 %tmp_238'
ST_40 : Operation 3080 [3/3] (5.25ns)   --->   "%mul_1_2_5_2 = fmul i32 %select_ln37_50, i32 %tmp_238" [src/conv1.cpp:54]   --->   Operation 3080 'fmul' 'mul_1_2_5_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3081 [3/4] (6.43ns)   --->   "%tmp_416 = fadd i32 %mul_1_2_6, i32 0" [src/conv1.cpp:54]   --->   Operation 3081 'fadd' 'tmp_416' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 3082 '%mul_1_2_6_1 = fmul i32 %select_ln37_58, i32 %tmp_254'
ST_40 : Operation 3082 [3/3] (5.25ns)   --->   "%mul_1_2_6_1 = fmul i32 %select_ln37_58, i32 %tmp_254" [src/conv1.cpp:54]   --->   Operation 3082 'fmul' 'mul_1_2_6_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3083 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_543 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_489" [src/conv1.cpp:54]   --->   Operation 3083 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_543' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3084 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_544 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_498" [src/conv1.cpp:54]   --->   Operation 3084 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_544' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3085 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_545 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_507" [src/conv1.cpp:54]   --->   Operation 3085 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_545' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3086 [1/1] (0.47ns)   --->   "%tmp_437 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_543, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_544, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_545, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 3086 'mux' 'tmp_437' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.01>
ST_41 : Operation 3087 [1/1] (0.76ns)   --->   "%empty_409 = add i8 %empty_358, i8 50" [src/conv1.cpp:37]   --->   Operation 3087 'add' 'empty_409' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3088 [1/1] (0.00ns)   --->   "%p_cast61 = zext i8 %empty_409" [src/conv1.cpp:37]   --->   Operation 3088 'zext' 'p_cast61' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3089 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast61" [src/conv1.cpp:37]   --->   Operation 3089 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3090 [1/1] (0.76ns)   --->   "%empty_417 = add i8 %empty_358, i8 58" [src/conv1.cpp:37]   --->   Operation 3090 'add' 'empty_417' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3091 [1/1] (0.00ns)   --->   "%p_cast69 = zext i8 %empty_417" [src/conv1.cpp:37]   --->   Operation 3091 'zext' 'p_cast69' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3092 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast69" [src/conv1.cpp:37]   --->   Operation 3092 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3093 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast61" [src/conv1.cpp:37]   --->   Operation 3093 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3094 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast69" [src/conv1.cpp:37]   --->   Operation 3094 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3095 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast61" [src/conv1.cpp:37]   --->   Operation 3095 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3096 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast69" [src/conv1.cpp:37]   --->   Operation 3096 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_59' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3097 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35" [src/conv1.cpp:37]   --->   Operation 3097 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3098 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35" [src/conv1.cpp:37]   --->   Operation 3098 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3099 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_34 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_35" [src/conv1.cpp:37]   --->   Operation 3099 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_34' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3100 [1/1] (0.47ns)   --->   "%tmp_85 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_34, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3100 'mux' 'tmp_85' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3101 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43" [src/conv1.cpp:37]   --->   Operation 3101 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3102 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43" [src/conv1.cpp:37]   --->   Operation 3102 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3103 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_42 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_43" [src/conv1.cpp:37]   --->   Operation 3103 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_42' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3104 [1/1] (0.47ns)   --->   "%tmp_93 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_42, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3104 'mux' 'tmp_93' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3105 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51" [src/conv1.cpp:37]   --->   Operation 3105 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3106 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51" [src/conv1.cpp:37]   --->   Operation 3106 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3107 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_50 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_51" [src/conv1.cpp:37]   --->   Operation 3107 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_50' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3108 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59" [src/conv1.cpp:37]   --->   Operation 3108 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3109 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59" [src/conv1.cpp:37]   --->   Operation 3109 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3110 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_58 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_59" [src/conv1.cpp:37]   --->   Operation 3110 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_58' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3111 [1/1] (0.76ns)   --->   "%empty_482 = add i8 %empty_448, i8 34" [src/conv1.cpp:37]   --->   Operation 3111 'add' 'empty_482' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3112 [1/1] (0.00ns)   --->   "%p_cast125 = zext i8 %empty_482" [src/conv1.cpp:37]   --->   Operation 3112 'zext' 'p_cast125' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3113 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast125" [src/conv1.cpp:37]   --->   Operation 3113 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3114 [1/1] (0.76ns)   --->   "%empty_490 = add i8 %empty_448, i8 42" [src/conv1.cpp:37]   --->   Operation 3114 'add' 'empty_490' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3115 [1/1] (0.00ns)   --->   "%p_cast133 = zext i8 %empty_490" [src/conv1.cpp:37]   --->   Operation 3115 'zext' 'p_cast133' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3116 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast133" [src/conv1.cpp:37]   --->   Operation 3116 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3117 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast125" [src/conv1.cpp:37]   --->   Operation 3117 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3118 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast133" [src/conv1.cpp:37]   --->   Operation 3118 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3119 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_115 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast125" [src/conv1.cpp:37]   --->   Operation 3119 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_115' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3120 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_123 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast133" [src/conv1.cpp:37]   --->   Operation 3120 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_123' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_41 : Operation 3121 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107" [src/conv1.cpp:37]   --->   Operation 3121 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3122 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107" [src/conv1.cpp:37]   --->   Operation 3122 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3123 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_107 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_107" [src/conv1.cpp:37]   --->   Operation 3123 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_107' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3124 [1/1] (0.47ns)   --->   "%tmp_157_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_107, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3124 'mux' 'tmp_157_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3125 [1/1] (0.44ns)   --->   "%select_ln37_29 = select i1 %icmp_ln40, i32 %tmp_157_mid1, i32 %tmp_77" [src/conv1.cpp:37]   --->   Operation 3125 'select' 'select_ln37_29' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3126 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115" [src/conv1.cpp:37]   --->   Operation 3126 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3127 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115" [src/conv1.cpp:37]   --->   Operation 3127 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3128 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_115 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_115" [src/conv1.cpp:37]   --->   Operation 3128 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_115' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3129 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123" [src/conv1.cpp:37]   --->   Operation 3129 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3130 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123" [src/conv1.cpp:37]   --->   Operation 3130 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3131 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_123 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_123" [src/conv1.cpp:37]   --->   Operation 3131 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_123' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3132 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154" [src/conv1.cpp:37]   --->   Operation 3132 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3133 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154" [src/conv1.cpp:37]   --->   Operation 3133 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3134 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_154 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_154" [src/conv1.cpp:37]   --->   Operation 3134 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_154' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_41 : Operation 3135 [1/1] (0.47ns)   --->   "%tmp_204_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_154, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3135 'mux' 'tmp_204_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3136 [1/1] (0.44ns)   --->   "%select_ln37_76 = select i1 %icmp_ln40, i32 %tmp_204_mid1, i32 %tmp_124" [src/conv1.cpp:37]   --->   Operation 3136 'select' 'select_ln37_76' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3137 [2/4] (6.43ns)   --->   "%tmp_150 = fadd i32 %tmp_148, i32 %mul_1_12" [src/conv1.cpp:54]   --->   Operation 3137 'fadd' 'tmp_150' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3138 [1/1] (0.79ns)   --->   "%add_ln54_96 = add i11 %mul_ln54_26, i11 %zext_ln54_122" [src/conv1.cpp:54]   --->   Operation 3138 'add' 'add_ln54_96' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3139 [1/1] (0.00ns)   --->   "%zext_ln54_126 = zext i11 %add_ln54_96" [src/conv1.cpp:54]   --->   Operation 3139 'zext' 'zext_ln54_126' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 3140 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_216 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_126" [src/conv1.cpp:54]   --->   Operation 3140 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_216' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 3141 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_225 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_126" [src/conv1.cpp:54]   --->   Operation 3141 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_225' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 3142 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_234 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_126" [src/conv1.cpp:54]   --->   Operation 3142 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_234' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 3143 [1/1] (0.79ns)   --->   "%add_ln54_104 = add i11 %mul_ln54_25, i11 %zext_ln54_133" [src/conv1.cpp:54]   --->   Operation 3143 'add' 'add_ln54_104' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3144 [1/1] (0.00ns)   --->   "%zext_ln54_136 = zext i11 %add_ln54_104" [src/conv1.cpp:54]   --->   Operation 3144 'zext' 'zext_ln54_136' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 3145 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_245 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_136" [src/conv1.cpp:54]   --->   Operation 3145 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_245' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 3146 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_254 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_136" [src/conv1.cpp:54]   --->   Operation 3146 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_254' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 3147 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_263 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_136" [src/conv1.cpp:54]   --->   Operation 3147 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_263' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 3148 [3/4] (6.43ns)   --->   "%tmp_169 = fadd i32 %tmp_167, i32 %mul_1_1259_5" [src/conv1.cpp:54]   --->   Operation 3148 'fadd' 'tmp_169' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3149 [1/4] (6.43ns)   --->   "%tmp_185 = fadd i32 %tmp_183, i32 %mul_1_2281_4" [src/conv1.cpp:54]   --->   Operation 3149 'fadd' 'tmp_185' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3150 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_324 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_245" [src/conv1.cpp:54]   --->   Operation 3150 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_324' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3151 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_325 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_254" [src/conv1.cpp:54]   --->   Operation 3151 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_325' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3152 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_326 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_263" [src/conv1.cpp:54]   --->   Operation 3152 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_326' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3153 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_348 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_216" [src/conv1.cpp:54]   --->   Operation 3153 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_348' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3154 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_349 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_225" [src/conv1.cpp:54]   --->   Operation 3154 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_349' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3155 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_350 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_234" [src/conv1.cpp:54]   --->   Operation 3155 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_350' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 3156 '%tmp_219 = fadd i32 %tmp_217, i32 %mul_1_4_3'
ST_41 : Operation 3156 [4/4] (4.67ns)   --->   "%tmp_219 = fadd i32 %tmp_217, i32 %mul_1_4_3" [src/conv1.cpp:54]   --->   Operation 3156 'fadd' 'tmp_219' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 3157 '%tmp_235 = fadd i32 %tmp_233, i32 %mul_1_5_2'
ST_41 : Operation 3157 [4/4] (4.67ns)   --->   "%tmp_235 = fadd i32 %tmp_233, i32 %mul_1_5_2" [src/conv1.cpp:54]   --->   Operation 3157 'fadd' 'tmp_235' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3158 [1/3] (7.01ns)   --->   "%mul_1_5_3 = fmul i32 %select_ln37_51, i32 %tmp_236" [src/conv1.cpp:54]   --->   Operation 3158 'fmul' 'mul_1_5_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3159 [3/4] (6.43ns)   --->   "%tmp_251 = fadd i32 %tmp_249, i32 %mul_1_6_1" [src/conv1.cpp:54]   --->   Operation 3159 'fadd' 'tmp_251' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3160 [1/3] (7.01ns)   --->   "%mul_1_6_2 = fmul i32 %select_ln37_59, i32 %tmp_252" [src/conv1.cpp:54]   --->   Operation 3160 'fmul' 'mul_1_6_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3161 [3/4] (6.43ns)   --->   "%tmp_267 = fadd i32 %mul_1_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3161 'fadd' 'tmp_267' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3162 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_462 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_11" [src/conv1.cpp:54]   --->   Operation 3162 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_462' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3163 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_463 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_20" [src/conv1.cpp:54]   --->   Operation 3163 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_463' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3164 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_464 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_29" [src/conv1.cpp:54]   --->   Operation 3164 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_464' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3165 [1/1] (0.47ns)   --->   "%tmp_284 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_462, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_463, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_464, i2 %trunc_ln41_2" [src/conv1.cpp:54]   --->   Operation 3165 'mux' 'tmp_284' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3166 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_465 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_41" [src/conv1.cpp:54]   --->   Operation 3166 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_465' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3167 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_466 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_50" [src/conv1.cpp:54]   --->   Operation 3167 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_466' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3168 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_467 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_59" [src/conv1.cpp:54]   --->   Operation 3168 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_467' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3169 [1/1] (0.47ns)   --->   "%tmp_286 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_465, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_466, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_467, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 3169 'mux' 'tmp_286' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3170 [3/4] (6.43ns)   --->   "%tmp_307 = fadd i32 %tmp_306, i32 %mul_1_1_12" [src/conv1.cpp:54]   --->   Operation 3170 'fadd' 'tmp_307' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 3171 '%tmp_315 = fadd i32 %tmp_314, i32 %mul_1_1_1_5'
ST_41 : Operation 3171 [4/4] (4.67ns)   --->   "%tmp_315 = fadd i32 %tmp_314, i32 %mul_1_1_1_5" [src/conv1.cpp:54]   --->   Operation 3171 'fadd' 'tmp_315' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3172 [1/3] (7.01ns)   --->   "%mul_1_1_1_7 = fmul i32 %select_ln37_19, i32 %tmp_174" [src/conv1.cpp:54]   --->   Operation 3172 'fmul' 'mul_1_1_1_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3173 [1/4] (6.43ns)   --->   "%tmp_322 = fadd i32 %tmp_321, i32 %mul_1_1_2_4" [src/conv1.cpp:54]   --->   Operation 3173 'fadd' 'tmp_322' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3174 [2/3] (7.01ns)   --->   "%mul_1_1_2_6 = fmul i32 %select_ln37_27, i32 %tmp_190" [src/conv1.cpp:54]   --->   Operation 3174 'fmul' 'mul_1_1_2_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3175 [2/3] (7.01ns)   --->   "%mul_1_1_3_5 = fmul i32 %select_ln37_35, i32 %tmp_206" [src/conv1.cpp:54]   --->   Operation 3175 'fmul' 'mul_1_1_3_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3176 [2/3] (7.01ns)   --->   "%mul_1_1_4_4 = fmul i32 %select_ln37_43, i32 %tmp_222" [src/conv1.cpp:54]   --->   Operation 3176 'fmul' 'mul_1_1_4_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 3177 '%tmp_344 = fadd i32 %tmp_343, i32 %mul_1_1_5_2'
ST_41 : Operation 3177 [4/4] (4.67ns)   --->   "%tmp_344 = fadd i32 %tmp_343, i32 %mul_1_1_5_2" [src/conv1.cpp:54]   --->   Operation 3177 'fadd' 'tmp_344' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 3178 '%mul_1_1_5_3 = fmul i32 %select_ln37_51, i32 %tmp_238'
ST_41 : Operation 3178 [3/3] (5.25ns)   --->   "%mul_1_1_5_3 = fmul i32 %select_ln37_51, i32 %tmp_238" [src/conv1.cpp:54]   --->   Operation 3178 'fmul' 'mul_1_1_5_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 3179 '%tmp_351 = fadd i32 %tmp_350, i32 %mul_1_1_6_1'
ST_41 : Operation 3179 [4/4] (4.67ns)   --->   "%tmp_351 = fadd i32 %tmp_350, i32 %mul_1_1_6_1" [src/conv1.cpp:54]   --->   Operation 3179 'fadd' 'tmp_351' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 3180 '%mul_1_1_6_2 = fmul i32 %select_ln37_59, i32 %tmp_254'
ST_41 : Operation 3180 [3/3] (5.25ns)   --->   "%mul_1_1_6_2 = fmul i32 %select_ln37_59, i32 %tmp_254" [src/conv1.cpp:54]   --->   Operation 3180 'fmul' 'mul_1_1_6_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3181 [3/4] (6.43ns)   --->   "%tmp_358 = fadd i32 %mul_1_1_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3181 'fadd' 'tmp_358' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 3182 '%mul_1_1_7_1 = fmul i32 %select_ln37_67, i32 %tmp_270'
ST_41 : Operation 3182 [3/3] (5.25ns)   --->   "%mul_1_1_7_1 = fmul i32 %select_ln37_67, i32 %tmp_270" [src/conv1.cpp:54]   --->   Operation 3182 'fmul' 'mul_1_1_7_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3183 [3/4] (6.43ns)   --->   "%tmp_379 = fadd i32 %tmp_378, i32 %mul_1_2_12" [src/conv1.cpp:54]   --->   Operation 3183 'fadd' 'tmp_379' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 3184 '%tmp_386 = fadd i32 %tmp_385, i32 %mul_1_2_1_5'
ST_41 : Operation 3184 [4/4] (4.67ns)   --->   "%tmp_386 = fadd i32 %tmp_385, i32 %mul_1_2_1_5" [src/conv1.cpp:54]   --->   Operation 3184 'fadd' 'tmp_386' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3185 [2/4] (6.43ns)   --->   "%tmp_392 = fadd i32 %tmp_391, i32 %mul_1_2_2_4" [src/conv1.cpp:54]   --->   Operation 3185 'fadd' 'tmp_392' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3186 [2/4] (6.43ns)   --->   "%tmp_398 = fadd i32 %tmp_397, i32 %mul_1_2_3_3" [src/conv1.cpp:54]   --->   Operation 3186 'fadd' 'tmp_398' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3187 [1/3] (7.01ns)   --->   "%mul_1_2_3_4 = fmul i32 %select_ln37_34, i32 %tmp_206" [src/conv1.cpp:54]   --->   Operation 3187 'fmul' 'mul_1_2_3_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3188 [2/4] (6.43ns)   --->   "%tmp_404 = fadd i32 %tmp_403, i32 %mul_1_2_4_2" [src/conv1.cpp:54]   --->   Operation 3188 'fadd' 'tmp_404' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3189 [1/3] (7.01ns)   --->   "%mul_1_2_4_3 = fmul i32 %select_ln37_42, i32 %tmp_222" [src/conv1.cpp:54]   --->   Operation 3189 'fmul' 'mul_1_2_4_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3190 [2/4] (6.43ns)   --->   "%tmp_410 = fadd i32 %tmp_409, i32 %mul_1_2_5_1" [src/conv1.cpp:54]   --->   Operation 3190 'fadd' 'tmp_410' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3191 [2/3] (7.01ns)   --->   "%mul_1_2_5_2 = fmul i32 %select_ln37_50, i32 %tmp_238" [src/conv1.cpp:54]   --->   Operation 3191 'fmul' 'mul_1_2_5_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3192 [2/4] (6.43ns)   --->   "%tmp_416 = fadd i32 %mul_1_2_6, i32 0" [src/conv1.cpp:54]   --->   Operation 3192 'fadd' 'tmp_416' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3193 [2/3] (7.01ns)   --->   "%mul_1_2_6_1 = fmul i32 %select_ln37_58, i32 %tmp_254" [src/conv1.cpp:54]   --->   Operation 3193 'fmul' 'mul_1_2_6_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 3194 '%mul_1_2_7 = fmul i32 %select_ln37_66, i32 %tmp_270'
ST_41 : Operation 3194 [3/3] (5.25ns)   --->   "%mul_1_2_7 = fmul i32 %select_ln37_66, i32 %tmp_270" [src/conv1.cpp:54]   --->   Operation 3194 'fmul' 'mul_1_2_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 3195 '%mul_1_2_14 = fmul i32 %select_ln37_10, i32 %tmp_437'
ST_41 : Operation 3195 [3/3] (5.25ns)   --->   "%mul_1_2_14 = fmul i32 %select_ln37_10, i32 %tmp_437" [src/conv1.cpp:54]   --->   Operation 3195 'fmul' 'mul_1_2_14' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.01>
ST_42 : Operation 3196 [1/1] (0.76ns)   --->   "%empty_425 = add i8 %empty_358, i8 66" [src/conv1.cpp:37]   --->   Operation 3196 'add' 'empty_425' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3197 [1/1] (0.00ns)   --->   "%p_cast77 = zext i8 %empty_425" [src/conv1.cpp:37]   --->   Operation 3197 'zext' 'p_cast77' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3198 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast77" [src/conv1.cpp:37]   --->   Operation 3198 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3199 [1/1] (0.76ns)   --->   "%empty_432 = add i8 %empty_358, i8 74" [src/conv1.cpp:37]   --->   Operation 3199 'add' 'empty_432' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3200 [1/1] (0.00ns)   --->   "%p_cast84 = zext i8 %empty_432" [src/conv1.cpp:37]   --->   Operation 3200 'zext' 'p_cast84' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3201 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast84" [src/conv1.cpp:37]   --->   Operation 3201 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3202 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast77" [src/conv1.cpp:37]   --->   Operation 3202 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3203 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast84" [src/conv1.cpp:37]   --->   Operation 3203 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3204 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast77" [src/conv1.cpp:37]   --->   Operation 3204 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_67' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3205 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast84" [src/conv1.cpp:37]   --->   Operation 3205 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_74' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3206 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51" [src/conv1.cpp:37]   --->   Operation 3206 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3207 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51" [src/conv1.cpp:37]   --->   Operation 3207 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3208 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_50 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_51" [src/conv1.cpp:37]   --->   Operation 3208 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_50' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3209 [1/1] (0.47ns)   --->   "%tmp_101 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_50, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3209 'mux' 'tmp_101' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3210 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59" [src/conv1.cpp:37]   --->   Operation 3210 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3211 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59" [src/conv1.cpp:37]   --->   Operation 3211 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3212 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_58 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_59" [src/conv1.cpp:37]   --->   Operation 3212 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_58' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3213 [1/1] (0.47ns)   --->   "%tmp_109 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_58, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3213 'mux' 'tmp_109' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3214 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67" [src/conv1.cpp:37]   --->   Operation 3214 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3215 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67" [src/conv1.cpp:37]   --->   Operation 3215 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3216 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_66 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_67" [src/conv1.cpp:37]   --->   Operation 3216 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_66' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3217 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74" [src/conv1.cpp:37]   --->   Operation 3217 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3218 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74" [src/conv1.cpp:37]   --->   Operation 3218 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3219 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_74 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_74" [src/conv1.cpp:37]   --->   Operation 3219 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_74' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3220 [1/1] (0.76ns)   --->   "%empty_498 = add i8 %empty_448, i8 50" [src/conv1.cpp:37]   --->   Operation 3220 'add' 'empty_498' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3221 [1/1] (0.00ns)   --->   "%p_cast141 = zext i8 %empty_498" [src/conv1.cpp:37]   --->   Operation 3221 'zext' 'p_cast141' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3222 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast141" [src/conv1.cpp:37]   --->   Operation 3222 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3223 [1/1] (0.76ns)   --->   "%empty_506 = add i8 %empty_448, i8 58" [src/conv1.cpp:37]   --->   Operation 3223 'add' 'empty_506' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3224 [1/1] (0.00ns)   --->   "%p_cast149 = zext i8 %empty_506" [src/conv1.cpp:37]   --->   Operation 3224 'zext' 'p_cast149' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3225 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast149" [src/conv1.cpp:37]   --->   Operation 3225 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3226 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast141" [src/conv1.cpp:37]   --->   Operation 3226 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3227 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast149" [src/conv1.cpp:37]   --->   Operation 3227 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3228 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_131 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast141" [src/conv1.cpp:37]   --->   Operation 3228 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_131' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3229 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_139 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast149" [src/conv1.cpp:37]   --->   Operation 3229 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_139' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_42 : Operation 3230 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115" [src/conv1.cpp:37]   --->   Operation 3230 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3231 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115" [src/conv1.cpp:37]   --->   Operation 3231 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3232 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_115 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_115" [src/conv1.cpp:37]   --->   Operation 3232 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_115' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3233 [1/1] (0.47ns)   --->   "%tmp_165_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_115, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3233 'mux' 'tmp_165_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3234 [1/1] (0.44ns)   --->   "%select_ln37_37 = select i1 %icmp_ln40, i32 %tmp_165_mid1, i32 %tmp_85" [src/conv1.cpp:37]   --->   Operation 3234 'select' 'select_ln37_37' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3235 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123" [src/conv1.cpp:37]   --->   Operation 3235 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3236 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123" [src/conv1.cpp:37]   --->   Operation 3236 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3237 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_123 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_123" [src/conv1.cpp:37]   --->   Operation 3237 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_123' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3238 [1/1] (0.47ns)   --->   "%tmp_173_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_123, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3238 'mux' 'tmp_173_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3239 [1/1] (0.44ns)   --->   "%select_ln37_45 = select i1 %icmp_ln40, i32 %tmp_173_mid1, i32 %tmp_93" [src/conv1.cpp:37]   --->   Operation 3239 'select' 'select_ln37_45' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3240 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131" [src/conv1.cpp:37]   --->   Operation 3240 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3241 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131" [src/conv1.cpp:37]   --->   Operation 3241 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3242 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_131 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_131" [src/conv1.cpp:37]   --->   Operation 3242 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_131' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3243 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139" [src/conv1.cpp:37]   --->   Operation 3243 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3244 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139" [src/conv1.cpp:37]   --->   Operation 3244 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3245 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_139 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_139" [src/conv1.cpp:37]   --->   Operation 3245 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_139' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_42 : Operation 3246 [1/1] (0.79ns)   --->   "%add_ln54_80 = add i11 %mul_ln54_28, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 3246 'add' 'add_ln54_80' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3247 [1/1] (0.00ns)   --->   "%zext_ln54_106 = zext i11 %add_ln54_80" [src/conv1.cpp:54]   --->   Operation 3247 'zext' 'zext_ln54_106' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 3248 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_158 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_106" [src/conv1.cpp:54]   --->   Operation 3248 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_158' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 3249 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_167 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_106" [src/conv1.cpp:54]   --->   Operation 3249 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_167' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 3250 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_176 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_106" [src/conv1.cpp:54]   --->   Operation 3250 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_176' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 3251 [1/4] (6.43ns)   --->   "%tmp_150 = fadd i32 %tmp_148, i32 %mul_1_12" [src/conv1.cpp:54]   --->   Operation 3251 'fadd' 'tmp_150' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3252 [1/1] (0.79ns)   --->   "%add_ln54_88 = add i11 %mul_ln54_27, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 3252 'add' 'add_ln54_88' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3253 [1/1] (0.00ns)   --->   "%zext_ln54_116 = zext i11 %add_ln54_88" [src/conv1.cpp:54]   --->   Operation 3253 'zext' 'zext_ln54_116' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 3254 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_187 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_116" [src/conv1.cpp:54]   --->   Operation 3254 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_187' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 3255 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_196 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_116" [src/conv1.cpp:54]   --->   Operation 3255 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_196' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 3256 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_205 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_116" [src/conv1.cpp:54]   --->   Operation 3256 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_205' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 3257 [2/4] (6.43ns)   --->   "%tmp_169 = fadd i32 %tmp_167, i32 %mul_1_1259_5" [src/conv1.cpp:54]   --->   Operation 3257 'fadd' 'tmp_169' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 3258 '%mul_1_1259_8 = fmul i32 %select_ln37_20, i32 %tmp_174'
ST_42 : Operation 3258 [3/3] (5.25ns)   --->   "%mul_1_1259_8 = fmul i32 %select_ln37_20, i32 %tmp_174" [src/conv1.cpp:54]   --->   Operation 3258 'fmul' 'mul_1_1259_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 3259 '%tmp_187 = fadd i32 %tmp_185, i32 %mul_1_2281_5'
ST_42 : Operation 3259 [4/4] (4.67ns)   --->   "%tmp_187 = fadd i32 %tmp_185, i32 %mul_1_2281_5" [src/conv1.cpp:54]   --->   Operation 3259 'fadd' 'tmp_187' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3260 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_324 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_245" [src/conv1.cpp:54]   --->   Operation 3260 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_324' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3261 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_325 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_254" [src/conv1.cpp:54]   --->   Operation 3261 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_325' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3262 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_326 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_263" [src/conv1.cpp:54]   --->   Operation 3262 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_326' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3263 [1/1] (0.47ns)   --->   "%tmp_192 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_324, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_325, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_326, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 3263 'mux' 'tmp_192' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 3264 '%tmp_203 = fadd i32 %tmp_201, i32 %mul_1_3_4'
ST_42 : Operation 3264 [4/4] (4.67ns)   --->   "%tmp_203 = fadd i32 %tmp_201, i32 %mul_1_3_4" [src/conv1.cpp:54]   --->   Operation 3264 'fadd' 'tmp_203' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3265 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_348 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_216" [src/conv1.cpp:54]   --->   Operation 3265 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_348' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3266 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_349 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_225" [src/conv1.cpp:54]   --->   Operation 3266 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_349' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3267 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_350 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_234" [src/conv1.cpp:54]   --->   Operation 3267 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_350' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3268 [1/1] (0.47ns)   --->   "%tmp_208 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_348, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_349, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_350, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 3268 'mux' 'tmp_208' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3269 [3/4] (6.43ns)   --->   "%tmp_219 = fadd i32 %tmp_217, i32 %mul_1_4_3" [src/conv1.cpp:54]   --->   Operation 3269 'fadd' 'tmp_219' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3270 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_372 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_187" [src/conv1.cpp:54]   --->   Operation 3270 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_372' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3271 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_373 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_196" [src/conv1.cpp:54]   --->   Operation 3271 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_373' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3272 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_374 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_205" [src/conv1.cpp:54]   --->   Operation 3272 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_374' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3273 [3/4] (6.43ns)   --->   "%tmp_235 = fadd i32 %tmp_233, i32 %mul_1_5_2" [src/conv1.cpp:54]   --->   Operation 3273 'fadd' 'tmp_235' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3274 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_396 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_158" [src/conv1.cpp:54]   --->   Operation 3274 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_396' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3275 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_397 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_167" [src/conv1.cpp:54]   --->   Operation 3275 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_397' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3276 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_398 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_176" [src/conv1.cpp:54]   --->   Operation 3276 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_398' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3277 [2/4] (6.43ns)   --->   "%tmp_251 = fadd i32 %tmp_249, i32 %mul_1_6_1" [src/conv1.cpp:54]   --->   Operation 3277 'fadd' 'tmp_251' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3278 [2/4] (6.43ns)   --->   "%tmp_267 = fadd i32 %mul_1_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3278 'fadd' 'tmp_267' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 3279 '%mul_1_8 = fmul i32 %select_ln37_75, i32 %tmp_284'
ST_42 : Operation 3279 [3/3] (5.25ns)   --->   "%mul_1_8 = fmul i32 %select_ln37_75, i32 %tmp_284" [src/conv1.cpp:54]   --->   Operation 3279 'fmul' 'mul_1_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 3280 '%mul_1_8_1 = fmul i32 %select_ln37_76, i32 %tmp_286'
ST_42 : Operation 3280 [3/3] (5.25ns)   --->   "%mul_1_8_1 = fmul i32 %select_ln37_76, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 3280 'fmul' 'mul_1_8_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3281 [2/4] (6.43ns)   --->   "%tmp_307 = fadd i32 %tmp_306, i32 %mul_1_1_12" [src/conv1.cpp:54]   --->   Operation 3281 'fadd' 'tmp_307' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3282 [3/4] (6.43ns)   --->   "%tmp_315 = fadd i32 %tmp_314, i32 %mul_1_1_1_5" [src/conv1.cpp:54]   --->   Operation 3282 'fadd' 'tmp_315' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 3283 '%tmp_323 = fadd i32 %tmp_322, i32 %mul_1_1_2_5'
ST_42 : Operation 3283 [4/4] (4.67ns)   --->   "%tmp_323 = fadd i32 %tmp_322, i32 %mul_1_1_2_5" [src/conv1.cpp:54]   --->   Operation 3283 'fadd' 'tmp_323' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3284 [1/3] (7.01ns)   --->   "%mul_1_1_2_6 = fmul i32 %select_ln37_27, i32 %tmp_190" [src/conv1.cpp:54]   --->   Operation 3284 'fmul' 'mul_1_1_2_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 3285 '%tmp_330 = fadd i32 %tmp_329, i32 %mul_1_1_3_4'
ST_42 : Operation 3285 [4/4] (4.67ns)   --->   "%tmp_330 = fadd i32 %tmp_329, i32 %mul_1_1_3_4" [src/conv1.cpp:54]   --->   Operation 3285 'fadd' 'tmp_330' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3286 [1/3] (7.01ns)   --->   "%mul_1_1_3_5 = fmul i32 %select_ln37_35, i32 %tmp_206" [src/conv1.cpp:54]   --->   Operation 3286 'fmul' 'mul_1_1_3_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 3287 '%tmp_337 = fadd i32 %tmp_336, i32 %mul_1_1_4_3'
ST_42 : Operation 3287 [4/4] (4.67ns)   --->   "%tmp_337 = fadd i32 %tmp_336, i32 %mul_1_1_4_3" [src/conv1.cpp:54]   --->   Operation 3287 'fadd' 'tmp_337' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3288 [1/3] (7.01ns)   --->   "%mul_1_1_4_4 = fmul i32 %select_ln37_43, i32 %tmp_222" [src/conv1.cpp:54]   --->   Operation 3288 'fmul' 'mul_1_1_4_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3289 [3/4] (6.43ns)   --->   "%tmp_344 = fadd i32 %tmp_343, i32 %mul_1_1_5_2" [src/conv1.cpp:54]   --->   Operation 3289 'fadd' 'tmp_344' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3290 [2/3] (7.01ns)   --->   "%mul_1_1_5_3 = fmul i32 %select_ln37_51, i32 %tmp_238" [src/conv1.cpp:54]   --->   Operation 3290 'fmul' 'mul_1_1_5_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3291 [3/4] (6.43ns)   --->   "%tmp_351 = fadd i32 %tmp_350, i32 %mul_1_1_6_1" [src/conv1.cpp:54]   --->   Operation 3291 'fadd' 'tmp_351' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3292 [2/3] (7.01ns)   --->   "%mul_1_1_6_2 = fmul i32 %select_ln37_59, i32 %tmp_254" [src/conv1.cpp:54]   --->   Operation 3292 'fmul' 'mul_1_1_6_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3293 [2/4] (6.43ns)   --->   "%tmp_358 = fadd i32 %mul_1_1_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3293 'fadd' 'tmp_358' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3294 [2/3] (7.01ns)   --->   "%mul_1_1_7_1 = fmul i32 %select_ln37_67, i32 %tmp_270" [src/conv1.cpp:54]   --->   Operation 3294 'fmul' 'mul_1_1_7_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 3295 '%mul_1_1_8 = fmul i32 %select_ln37_75, i32 %tmp_286'
ST_42 : Operation 3295 [3/3] (5.25ns)   --->   "%mul_1_1_8 = fmul i32 %select_ln37_75, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 3295 'fmul' 'mul_1_1_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3296 [2/4] (6.43ns)   --->   "%tmp_379 = fadd i32 %tmp_378, i32 %mul_1_2_12" [src/conv1.cpp:54]   --->   Operation 3296 'fadd' 'tmp_379' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3297 [3/4] (6.43ns)   --->   "%tmp_386 = fadd i32 %tmp_385, i32 %mul_1_2_1_5" [src/conv1.cpp:54]   --->   Operation 3297 'fadd' 'tmp_386' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3298 [1/4] (6.43ns)   --->   "%tmp_392 = fadd i32 %tmp_391, i32 %mul_1_2_2_4" [src/conv1.cpp:54]   --->   Operation 3298 'fadd' 'tmp_392' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3299 [1/4] (6.43ns)   --->   "%tmp_398 = fadd i32 %tmp_397, i32 %mul_1_2_3_3" [src/conv1.cpp:54]   --->   Operation 3299 'fadd' 'tmp_398' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3300 [1/4] (6.43ns)   --->   "%tmp_404 = fadd i32 %tmp_403, i32 %mul_1_2_4_2" [src/conv1.cpp:54]   --->   Operation 3300 'fadd' 'tmp_404' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3301 [1/4] (6.43ns)   --->   "%tmp_410 = fadd i32 %tmp_409, i32 %mul_1_2_5_1" [src/conv1.cpp:54]   --->   Operation 3301 'fadd' 'tmp_410' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3302 [1/3] (7.01ns)   --->   "%mul_1_2_5_2 = fmul i32 %select_ln37_50, i32 %tmp_238" [src/conv1.cpp:54]   --->   Operation 3302 'fmul' 'mul_1_2_5_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3303 [1/4] (6.43ns)   --->   "%tmp_416 = fadd i32 %mul_1_2_6, i32 0" [src/conv1.cpp:54]   --->   Operation 3303 'fadd' 'tmp_416' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3304 [1/3] (7.01ns)   --->   "%mul_1_2_6_1 = fmul i32 %select_ln37_58, i32 %tmp_254" [src/conv1.cpp:54]   --->   Operation 3304 'fmul' 'mul_1_2_6_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3305 [2/3] (7.01ns)   --->   "%mul_1_2_7 = fmul i32 %select_ln37_66, i32 %tmp_270" [src/conv1.cpp:54]   --->   Operation 3305 'fmul' 'mul_1_2_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 3306 '%mul_1_1_15 = fmul i32 %select_ln37_11, i32 %tmp_437'
ST_42 : Operation 3306 [3/3] (5.25ns)   --->   "%mul_1_1_15 = fmul i32 %select_ln37_11, i32 %tmp_437" [src/conv1.cpp:54]   --->   Operation 3306 'fmul' 'mul_1_1_15' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3307 [2/3] (7.01ns)   --->   "%mul_1_2_14 = fmul i32 %select_ln37_10, i32 %tmp_437" [src/conv1.cpp:54]   --->   Operation 3307 'fmul' 'mul_1_2_14' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.01>
ST_43 : Operation 3308 [1/1] (0.76ns)   --->   "%empty_394 = add i8 %empty_358, i8 35" [src/conv1.cpp:37]   --->   Operation 3308 'add' 'empty_394' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3309 [1/1] (0.00ns)   --->   "%p_cast46 = zext i8 %empty_394" [src/conv1.cpp:37]   --->   Operation 3309 'zext' 'p_cast46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3310 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast46" [src/conv1.cpp:37]   --->   Operation 3310 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3311 [1/1] (0.76ns)   --->   "%empty_402 = add i8 %empty_358, i8 43" [src/conv1.cpp:37]   --->   Operation 3311 'add' 'empty_402' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3312 [1/1] (0.00ns)   --->   "%p_cast54 = zext i8 %empty_402" [src/conv1.cpp:37]   --->   Operation 3312 'zext' 'p_cast54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3313 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast54" [src/conv1.cpp:37]   --->   Operation 3313 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3314 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast46" [src/conv1.cpp:37]   --->   Operation 3314 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3315 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast54" [src/conv1.cpp:37]   --->   Operation 3315 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3316 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast46" [src/conv1.cpp:37]   --->   Operation 3316 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3317 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast54" [src/conv1.cpp:37]   --->   Operation 3317 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3318 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36" [src/conv1.cpp:37]   --->   Operation 3318 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3319 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36" [src/conv1.cpp:37]   --->   Operation 3319 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3320 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_35 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_36" [src/conv1.cpp:37]   --->   Operation 3320 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_35' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3321 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44" [src/conv1.cpp:37]   --->   Operation 3321 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3322 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44" [src/conv1.cpp:37]   --->   Operation 3322 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3323 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_43 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_44" [src/conv1.cpp:37]   --->   Operation 3323 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_43' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3324 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67" [src/conv1.cpp:37]   --->   Operation 3324 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3325 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67" [src/conv1.cpp:37]   --->   Operation 3325 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3326 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_66 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_67" [src/conv1.cpp:37]   --->   Operation 3326 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_66' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3327 [1/1] (0.47ns)   --->   "%tmp_117 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_66, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3327 'mux' 'tmp_117' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3328 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74" [src/conv1.cpp:37]   --->   Operation 3328 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3329 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74" [src/conv1.cpp:37]   --->   Operation 3329 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3330 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_74 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_74" [src/conv1.cpp:37]   --->   Operation 3330 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_74' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3331 [1/1] (0.47ns)   --->   "%tmp_125 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_74, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3331 'mux' 'tmp_125' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3332 [1/1] (0.76ns)   --->   "%empty_514 = add i8 %empty_448, i8 66" [src/conv1.cpp:37]   --->   Operation 3332 'add' 'empty_514' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3333 [1/1] (0.00ns)   --->   "%p_cast157 = zext i8 %empty_514" [src/conv1.cpp:37]   --->   Operation 3333 'zext' 'p_cast157' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3334 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast157" [src/conv1.cpp:37]   --->   Operation 3334 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3335 [1/1] (0.76ns)   --->   "%empty_522 = add i8 %empty_448, i8 74" [src/conv1.cpp:37]   --->   Operation 3335 'add' 'empty_522' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3336 [1/1] (0.00ns)   --->   "%p_cast165 = zext i8 %empty_522" [src/conv1.cpp:37]   --->   Operation 3336 'zext' 'p_cast165' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3337 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast165" [src/conv1.cpp:37]   --->   Operation 3337 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3338 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast157" [src/conv1.cpp:37]   --->   Operation 3338 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3339 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast165" [src/conv1.cpp:37]   --->   Operation 3339 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3340 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_147 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast157" [src/conv1.cpp:37]   --->   Operation 3340 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_147' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3341 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_155 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast165" [src/conv1.cpp:37]   --->   Operation 3341 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_155' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_43 : Operation 3342 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131" [src/conv1.cpp:37]   --->   Operation 3342 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3343 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131" [src/conv1.cpp:37]   --->   Operation 3343 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3344 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_131 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_131" [src/conv1.cpp:37]   --->   Operation 3344 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_131' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3345 [1/1] (0.47ns)   --->   "%tmp_181_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_131, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3345 'mux' 'tmp_181_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3346 [1/1] (0.44ns)   --->   "%select_ln37_53 = select i1 %icmp_ln40, i32 %tmp_181_mid1, i32 %tmp_101" [src/conv1.cpp:37]   --->   Operation 3346 'select' 'select_ln37_53' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3347 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139" [src/conv1.cpp:37]   --->   Operation 3347 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3348 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139" [src/conv1.cpp:37]   --->   Operation 3348 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3349 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_139 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_139" [src/conv1.cpp:37]   --->   Operation 3349 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_139' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3350 [1/1] (0.47ns)   --->   "%tmp_189_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_139, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3350 'mux' 'tmp_189_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3351 [1/1] (0.44ns)   --->   "%select_ln37_61 = select i1 %icmp_ln40, i32 %tmp_189_mid1, i32 %tmp_109" [src/conv1.cpp:37]   --->   Operation 3351 'select' 'select_ln37_61' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3352 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147" [src/conv1.cpp:37]   --->   Operation 3352 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3353 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147" [src/conv1.cpp:37]   --->   Operation 3353 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3354 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_147 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_147" [src/conv1.cpp:37]   --->   Operation 3354 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_147' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3355 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155" [src/conv1.cpp:37]   --->   Operation 3355 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3356 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155" [src/conv1.cpp:37]   --->   Operation 3356 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3357 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_155 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_155" [src/conv1.cpp:37]   --->   Operation 3357 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_155' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_43 : Operation 3358 [1/1] (0.79ns)   --->   "%add_ln54_64 = add i11 %mul_ln54_30, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 3358 'add' 'add_ln54_64' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3359 [1/1] (0.00ns)   --->   "%zext_ln54_86 = zext i11 %add_ln54_64" [src/conv1.cpp:54]   --->   Operation 3359 'zext' 'zext_ln54_86' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 3360 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_100 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_86" [src/conv1.cpp:54]   --->   Operation 3360 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_100' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 3361 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_109 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_86" [src/conv1.cpp:54]   --->   Operation 3361 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_109' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 3362 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_118 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_86" [src/conv1.cpp:54]   --->   Operation 3362 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_118' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 3363 [1/1] (0.79ns)   --->   "%add_ln54_72 = add i11 %mul_ln54_29, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 3363 'add' 'add_ln54_72' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3364 [1/1] (0.00ns)   --->   "%zext_ln54_96 = zext i11 %add_ln54_72" [src/conv1.cpp:54]   --->   Operation 3364 'zext' 'zext_ln54_96' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 3365 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_129 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_96" [src/conv1.cpp:54]   --->   Operation 3365 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_129' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 3366 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_138 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_96" [src/conv1.cpp:54]   --->   Operation 3366 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_138' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 3367 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_147 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_96" [src/conv1.cpp:54]   --->   Operation 3367 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_147' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3368 '%tmp_152 = fadd i32 %tmp_150, i32 %mul_1_13'
ST_43 : Operation 3368 [4/4] (4.67ns)   --->   "%tmp_152 = fadd i32 %tmp_150, i32 %mul_1_13" [src/conv1.cpp:54]   --->   Operation 3368 'fadd' 'tmp_152' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3369 [1/4] (6.43ns)   --->   "%tmp_169 = fadd i32 %tmp_167, i32 %mul_1_1259_5" [src/conv1.cpp:54]   --->   Operation 3369 'fadd' 'tmp_169' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3370 [2/3] (7.01ns)   --->   "%mul_1_1259_8 = fmul i32 %select_ln37_20, i32 %tmp_174" [src/conv1.cpp:54]   --->   Operation 3370 'fmul' 'mul_1_1259_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3371 [3/4] (6.43ns)   --->   "%tmp_187 = fadd i32 %tmp_185, i32 %mul_1_2281_5" [src/conv1.cpp:54]   --->   Operation 3371 'fadd' 'tmp_187' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3372 '%mul_1_2281_7 = fmul i32 %select_ln37_28, i32 %tmp_190'
ST_43 : Operation 3372 [3/3] (5.25ns)   --->   "%mul_1_2281_7 = fmul i32 %select_ln37_28, i32 %tmp_190" [src/conv1.cpp:54]   --->   Operation 3372 'fmul' 'mul_1_2281_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3373 [3/4] (6.43ns)   --->   "%tmp_203 = fadd i32 %tmp_201, i32 %mul_1_3_4" [src/conv1.cpp:54]   --->   Operation 3373 'fadd' 'tmp_203' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3374 '%mul_1_3_6 = fmul i32 %select_ln37_36, i32 %tmp_206'
ST_43 : Operation 3374 [3/3] (5.25ns)   --->   "%mul_1_3_6 = fmul i32 %select_ln37_36, i32 %tmp_206" [src/conv1.cpp:54]   --->   Operation 3374 'fmul' 'mul_1_3_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3375 [2/4] (6.43ns)   --->   "%tmp_219 = fadd i32 %tmp_217, i32 %mul_1_4_3" [src/conv1.cpp:54]   --->   Operation 3375 'fadd' 'tmp_219' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3376 '%mul_1_4_5 = fmul i32 %select_ln37_44, i32 %tmp_222'
ST_43 : Operation 3376 [3/3] (5.25ns)   --->   "%mul_1_4_5 = fmul i32 %select_ln37_44, i32 %tmp_222" [src/conv1.cpp:54]   --->   Operation 3376 'fmul' 'mul_1_4_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3377 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_372 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_187" [src/conv1.cpp:54]   --->   Operation 3377 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_372' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3378 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_373 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_196" [src/conv1.cpp:54]   --->   Operation 3378 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_373' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3379 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_374 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_205" [src/conv1.cpp:54]   --->   Operation 3379 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_374' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3380 [1/1] (0.47ns)   --->   "%tmp_224 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_372, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_373, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_374, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 3380 'mux' 'tmp_224' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3381 [2/4] (6.43ns)   --->   "%tmp_235 = fadd i32 %tmp_233, i32 %mul_1_5_2" [src/conv1.cpp:54]   --->   Operation 3381 'fadd' 'tmp_235' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3382 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_396 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_158" [src/conv1.cpp:54]   --->   Operation 3382 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_396' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3383 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_397 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_167" [src/conv1.cpp:54]   --->   Operation 3383 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_397' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3384 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_398 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_176" [src/conv1.cpp:54]   --->   Operation 3384 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_398' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3385 [1/1] (0.47ns)   --->   "%tmp_240 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_396, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_397, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_398, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 3385 'mux' 'tmp_240' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3386 [1/4] (6.43ns)   --->   "%tmp_251 = fadd i32 %tmp_249, i32 %mul_1_6_1" [src/conv1.cpp:54]   --->   Operation 3386 'fadd' 'tmp_251' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3387 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_420 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_129" [src/conv1.cpp:54]   --->   Operation 3387 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_420' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3388 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_421 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_138" [src/conv1.cpp:54]   --->   Operation 3388 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_421' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3389 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_422 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_147" [src/conv1.cpp:54]   --->   Operation 3389 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_422' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3390 [1/4] (6.43ns)   --->   "%tmp_267 = fadd i32 %mul_1_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3390 'fadd' 'tmp_267' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3391 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_444 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_100" [src/conv1.cpp:54]   --->   Operation 3391 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_444' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3392 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_445 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_109" [src/conv1.cpp:54]   --->   Operation 3392 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_445' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3393 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_446 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_118" [src/conv1.cpp:54]   --->   Operation 3393 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_446' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3394 [2/3] (7.01ns)   --->   "%mul_1_8 = fmul i32 %select_ln37_75, i32 %tmp_284" [src/conv1.cpp:54]   --->   Operation 3394 'fmul' 'mul_1_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3395 [2/3] (7.01ns)   --->   "%mul_1_8_1 = fmul i32 %select_ln37_76, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 3395 'fmul' 'mul_1_8_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3396 [1/4] (6.43ns)   --->   "%tmp_307 = fadd i32 %tmp_306, i32 %mul_1_1_12" [src/conv1.cpp:54]   --->   Operation 3396 'fadd' 'tmp_307' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3397 [2/4] (6.43ns)   --->   "%tmp_315 = fadd i32 %tmp_314, i32 %mul_1_1_1_5" [src/conv1.cpp:54]   --->   Operation 3397 'fadd' 'tmp_315' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3398 [3/4] (6.43ns)   --->   "%tmp_323 = fadd i32 %tmp_322, i32 %mul_1_1_2_5" [src/conv1.cpp:54]   --->   Operation 3398 'fadd' 'tmp_323' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3399 [3/4] (6.43ns)   --->   "%tmp_330 = fadd i32 %tmp_329, i32 %mul_1_1_3_4" [src/conv1.cpp:54]   --->   Operation 3399 'fadd' 'tmp_330' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3400 [3/4] (6.43ns)   --->   "%tmp_337 = fadd i32 %tmp_336, i32 %mul_1_1_4_3" [src/conv1.cpp:54]   --->   Operation 3400 'fadd' 'tmp_337' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3401 [2/4] (6.43ns)   --->   "%tmp_344 = fadd i32 %tmp_343, i32 %mul_1_1_5_2" [src/conv1.cpp:54]   --->   Operation 3401 'fadd' 'tmp_344' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3402 [1/3] (7.01ns)   --->   "%mul_1_1_5_3 = fmul i32 %select_ln37_51, i32 %tmp_238" [src/conv1.cpp:54]   --->   Operation 3402 'fmul' 'mul_1_1_5_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3403 [2/4] (6.43ns)   --->   "%tmp_351 = fadd i32 %tmp_350, i32 %mul_1_1_6_1" [src/conv1.cpp:54]   --->   Operation 3403 'fadd' 'tmp_351' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3404 [1/3] (7.01ns)   --->   "%mul_1_1_6_2 = fmul i32 %select_ln37_59, i32 %tmp_254" [src/conv1.cpp:54]   --->   Operation 3404 'fmul' 'mul_1_1_6_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3405 [1/4] (6.43ns)   --->   "%tmp_358 = fadd i32 %mul_1_1_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3405 'fadd' 'tmp_358' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3406 [1/3] (7.01ns)   --->   "%mul_1_1_7_1 = fmul i32 %select_ln37_67, i32 %tmp_270" [src/conv1.cpp:54]   --->   Operation 3406 'fmul' 'mul_1_1_7_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3407 [2/3] (7.01ns)   --->   "%mul_1_1_8 = fmul i32 %select_ln37_75, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 3407 'fmul' 'mul_1_1_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3408 [1/4] (6.43ns)   --->   "%tmp_379 = fadd i32 %tmp_378, i32 %mul_1_2_12" [src/conv1.cpp:54]   --->   Operation 3408 'fadd' 'tmp_379' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3409 [2/4] (6.43ns)   --->   "%tmp_386 = fadd i32 %tmp_385, i32 %mul_1_2_1_5" [src/conv1.cpp:54]   --->   Operation 3409 'fadd' 'tmp_386' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3410 '%tmp_393 = fadd i32 %tmp_392, i32 %mul_1_2_2_5'
ST_43 : Operation 3410 [4/4] (4.67ns)   --->   "%tmp_393 = fadd i32 %tmp_392, i32 %mul_1_2_2_5" [src/conv1.cpp:54]   --->   Operation 3410 'fadd' 'tmp_393' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3411 '%mul_1_2_2_6 = fmul i32 %select_ln37_27, i32 %tmp_192'
ST_43 : Operation 3411 [3/3] (5.25ns)   --->   "%mul_1_2_2_6 = fmul i32 %select_ln37_27, i32 %tmp_192" [src/conv1.cpp:54]   --->   Operation 3411 'fmul' 'mul_1_2_2_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3412 '%tmp_399 = fadd i32 %tmp_398, i32 %mul_1_2_3_4'
ST_43 : Operation 3412 [4/4] (4.67ns)   --->   "%tmp_399 = fadd i32 %tmp_398, i32 %mul_1_2_3_4" [src/conv1.cpp:54]   --->   Operation 3412 'fadd' 'tmp_399' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3413 '%mul_1_2_3_5 = fmul i32 %select_ln37_35, i32 %tmp_208'
ST_43 : Operation 3413 [3/3] (5.25ns)   --->   "%mul_1_2_3_5 = fmul i32 %select_ln37_35, i32 %tmp_208" [src/conv1.cpp:54]   --->   Operation 3413 'fmul' 'mul_1_2_3_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3414 '%tmp_405 = fadd i32 %tmp_404, i32 %mul_1_2_4_3'
ST_43 : Operation 3414 [4/4] (4.67ns)   --->   "%tmp_405 = fadd i32 %tmp_404, i32 %mul_1_2_4_3" [src/conv1.cpp:54]   --->   Operation 3414 'fadd' 'tmp_405' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3415 '%tmp_411 = fadd i32 %tmp_410, i32 %mul_1_2_5_2'
ST_43 : Operation 3415 [4/4] (4.67ns)   --->   "%tmp_411 = fadd i32 %tmp_410, i32 %mul_1_2_5_2" [src/conv1.cpp:54]   --->   Operation 3415 'fadd' 'tmp_411' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3416 '%tmp_417 = fadd i32 %tmp_416, i32 %mul_1_2_6_1'
ST_43 : Operation 3416 [4/4] (4.67ns)   --->   "%tmp_417 = fadd i32 %tmp_416, i32 %mul_1_2_6_1" [src/conv1.cpp:54]   --->   Operation 3416 'fadd' 'tmp_417' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3417 [1/3] (7.01ns)   --->   "%mul_1_2_7 = fmul i32 %select_ln37_66, i32 %tmp_270" [src/conv1.cpp:54]   --->   Operation 3417 'fmul' 'mul_1_2_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3418 [2/3] (7.01ns)   --->   "%mul_1_1_15 = fmul i32 %select_ln37_11, i32 %tmp_437" [src/conv1.cpp:54]   --->   Operation 3418 'fmul' 'mul_1_1_15' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3419 [1/3] (7.01ns)   --->   "%mul_1_2_14 = fmul i32 %select_ln37_10, i32 %tmp_437" [src/conv1.cpp:54]   --->   Operation 3419 'fmul' 'mul_1_2_14' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.01>
ST_44 : Operation 3420 [1/1] (0.76ns)   --->   "%empty_410 = add i8 %empty_358, i8 51" [src/conv1.cpp:37]   --->   Operation 3420 'add' 'empty_410' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3421 [1/1] (0.00ns)   --->   "%p_cast62 = zext i8 %empty_410" [src/conv1.cpp:37]   --->   Operation 3421 'zext' 'p_cast62' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3422 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast62" [src/conv1.cpp:37]   --->   Operation 3422 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3423 [1/1] (0.76ns)   --->   "%empty_418 = add i8 %empty_358, i8 59" [src/conv1.cpp:37]   --->   Operation 3423 'add' 'empty_418' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3424 [1/1] (0.00ns)   --->   "%p_cast70 = zext i8 %empty_418" [src/conv1.cpp:37]   --->   Operation 3424 'zext' 'p_cast70' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3425 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast70" [src/conv1.cpp:37]   --->   Operation 3425 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3426 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast62" [src/conv1.cpp:37]   --->   Operation 3426 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3427 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast70" [src/conv1.cpp:37]   --->   Operation 3427 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3428 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast62" [src/conv1.cpp:37]   --->   Operation 3428 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3429 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast70" [src/conv1.cpp:37]   --->   Operation 3429 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3430 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36" [src/conv1.cpp:37]   --->   Operation 3430 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3431 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36" [src/conv1.cpp:37]   --->   Operation 3431 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3432 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_35 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_36" [src/conv1.cpp:37]   --->   Operation 3432 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_35' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3433 [1/1] (0.47ns)   --->   "%tmp_86 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_35, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3433 'mux' 'tmp_86' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3434 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44" [src/conv1.cpp:37]   --->   Operation 3434 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3435 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44" [src/conv1.cpp:37]   --->   Operation 3435 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3436 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_43 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_44" [src/conv1.cpp:37]   --->   Operation 3436 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_43' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3437 [1/1] (0.47ns)   --->   "%tmp_94 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_43, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3437 'mux' 'tmp_94' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3438 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52" [src/conv1.cpp:37]   --->   Operation 3438 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3439 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52" [src/conv1.cpp:37]   --->   Operation 3439 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3440 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_51 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_52" [src/conv1.cpp:37]   --->   Operation 3440 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_51' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3441 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60" [src/conv1.cpp:37]   --->   Operation 3441 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3442 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60" [src/conv1.cpp:37]   --->   Operation 3442 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3443 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_59 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_60" [src/conv1.cpp:37]   --->   Operation 3443 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_59' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3444 [1/1] (0.76ns)   --->   "%empty_483 = add i8 %empty_448, i8 35" [src/conv1.cpp:37]   --->   Operation 3444 'add' 'empty_483' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3445 [1/1] (0.00ns)   --->   "%p_cast126 = zext i8 %empty_483" [src/conv1.cpp:37]   --->   Operation 3445 'zext' 'p_cast126' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3446 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast126" [src/conv1.cpp:37]   --->   Operation 3446 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3447 [1/1] (0.76ns)   --->   "%empty_491 = add i8 %empty_448, i8 43" [src/conv1.cpp:37]   --->   Operation 3447 'add' 'empty_491' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3448 [1/1] (0.00ns)   --->   "%p_cast134 = zext i8 %empty_491" [src/conv1.cpp:37]   --->   Operation 3448 'zext' 'p_cast134' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3449 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast134" [src/conv1.cpp:37]   --->   Operation 3449 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3450 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast126" [src/conv1.cpp:37]   --->   Operation 3450 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3451 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast134" [src/conv1.cpp:37]   --->   Operation 3451 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3452 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_116 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast126" [src/conv1.cpp:37]   --->   Operation 3452 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_116' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3453 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_124 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast134" [src/conv1.cpp:37]   --->   Operation 3453 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_124' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_44 : Operation 3454 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116" [src/conv1.cpp:37]   --->   Operation 3454 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3455 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116" [src/conv1.cpp:37]   --->   Operation 3455 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3456 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_116 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_116" [src/conv1.cpp:37]   --->   Operation 3456 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_116' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3457 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124" [src/conv1.cpp:37]   --->   Operation 3457 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3458 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124" [src/conv1.cpp:37]   --->   Operation 3458 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3459 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_124 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_124" [src/conv1.cpp:37]   --->   Operation 3459 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_124' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3460 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147" [src/conv1.cpp:37]   --->   Operation 3460 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3461 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147" [src/conv1.cpp:37]   --->   Operation 3461 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3462 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_147 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_147" [src/conv1.cpp:37]   --->   Operation 3462 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_147' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3463 [1/1] (0.47ns)   --->   "%tmp_197_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_147, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3463 'mux' 'tmp_197_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3464 [1/1] (0.44ns)   --->   "%select_ln37_69 = select i1 %icmp_ln40, i32 %tmp_197_mid1, i32 %tmp_117" [src/conv1.cpp:37]   --->   Operation 3464 'select' 'select_ln37_69' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3465 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155" [src/conv1.cpp:37]   --->   Operation 3465 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3466 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155" [src/conv1.cpp:37]   --->   Operation 3466 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3467 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_155 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_155" [src/conv1.cpp:37]   --->   Operation 3467 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_155' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_44 : Operation 3468 [1/1] (0.47ns)   --->   "%tmp_205_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_155, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3468 'mux' 'tmp_205_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3469 [1/1] (0.44ns)   --->   "%select_ln37_77 = select i1 %icmp_ln40, i32 %tmp_205_mid1, i32 %tmp_125" [src/conv1.cpp:37]   --->   Operation 3469 'select' 'select_ln37_77' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3470 [1/1] (0.79ns)   --->   "%add_ln54_56 = add i11 %mul_ln40, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 3470 'add' 'add_ln54_56' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3471 [1/1] (0.00ns)   --->   "%zext_ln54_76 = zext i11 %add_ln54_56" [src/conv1.cpp:54]   --->   Operation 3471 'zext' 'zext_ln54_76' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 3472 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_71 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_76" [src/conv1.cpp:54]   --->   Operation 3472 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 3473 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_80 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_76" [src/conv1.cpp:54]   --->   Operation 3473 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_80' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 3474 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_89 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_76" [src/conv1.cpp:54]   --->   Operation 3474 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_89' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 3475 [3/4] (6.43ns)   --->   "%tmp_152 = fadd i32 %tmp_150, i32 %mul_1_13" [src/conv1.cpp:54]   --->   Operation 3475 'fadd' 'tmp_152' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3476 '%tmp_171 = fadd i32 %tmp_169, i32 %mul_1_1259_6'
ST_44 : Operation 3476 [4/4] (4.67ns)   --->   "%tmp_171 = fadd i32 %tmp_169, i32 %mul_1_1259_6" [src/conv1.cpp:54]   --->   Operation 3476 'fadd' 'tmp_171' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3477 [1/3] (7.01ns)   --->   "%mul_1_1259_8 = fmul i32 %select_ln37_20, i32 %tmp_174" [src/conv1.cpp:54]   --->   Operation 3477 'fmul' 'mul_1_1259_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3478 [2/4] (6.43ns)   --->   "%tmp_187 = fadd i32 %tmp_185, i32 %mul_1_2281_5" [src/conv1.cpp:54]   --->   Operation 3478 'fadd' 'tmp_187' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3479 [2/3] (7.01ns)   --->   "%mul_1_2281_7 = fmul i32 %select_ln37_28, i32 %tmp_190" [src/conv1.cpp:54]   --->   Operation 3479 'fmul' 'mul_1_2281_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3480 [2/4] (6.43ns)   --->   "%tmp_203 = fadd i32 %tmp_201, i32 %mul_1_3_4" [src/conv1.cpp:54]   --->   Operation 3480 'fadd' 'tmp_203' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3481 [2/3] (7.01ns)   --->   "%mul_1_3_6 = fmul i32 %select_ln37_36, i32 %tmp_206" [src/conv1.cpp:54]   --->   Operation 3481 'fmul' 'mul_1_3_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3482 [1/4] (6.43ns)   --->   "%tmp_219 = fadd i32 %tmp_217, i32 %mul_1_4_3" [src/conv1.cpp:54]   --->   Operation 3482 'fadd' 'tmp_219' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3483 [2/3] (7.01ns)   --->   "%mul_1_4_5 = fmul i32 %select_ln37_44, i32 %tmp_222" [src/conv1.cpp:54]   --->   Operation 3483 'fmul' 'mul_1_4_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3484 [1/4] (6.43ns)   --->   "%tmp_235 = fadd i32 %tmp_233, i32 %mul_1_5_2" [src/conv1.cpp:54]   --->   Operation 3484 'fadd' 'tmp_235' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3485 '%mul_1_5_4 = fmul i32 %select_ln37_52, i32 %tmp_238'
ST_44 : Operation 3485 [3/3] (5.25ns)   --->   "%mul_1_5_4 = fmul i32 %select_ln37_52, i32 %tmp_238" [src/conv1.cpp:54]   --->   Operation 3485 'fmul' 'mul_1_5_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3486 '%mul_1_6_3 = fmul i32 %select_ln37_60, i32 %tmp_254'
ST_44 : Operation 3486 [3/3] (5.25ns)   --->   "%mul_1_6_3 = fmul i32 %select_ln37_60, i32 %tmp_254" [src/conv1.cpp:54]   --->   Operation 3486 'fmul' 'mul_1_6_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3487 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_420 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_129" [src/conv1.cpp:54]   --->   Operation 3487 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_420' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3488 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_421 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_138" [src/conv1.cpp:54]   --->   Operation 3488 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_421' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3489 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_422 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_147" [src/conv1.cpp:54]   --->   Operation 3489 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_422' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3490 [1/1] (0.47ns)   --->   "%tmp_256 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_420, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_421, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_422, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 3490 'mux' 'tmp_256' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3491 '%tmp_269 = fadd i32 %tmp_267, i32 %mul_1_7_1'
ST_44 : Operation 3491 [4/4] (4.67ns)   --->   "%tmp_269 = fadd i32 %tmp_267, i32 %mul_1_7_1" [src/conv1.cpp:54]   --->   Operation 3491 'fadd' 'tmp_269' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3492 '%mul_1_7_2 = fmul i32 %select_ln37_68, i32 %tmp_270'
ST_44 : Operation 3492 [3/3] (5.25ns)   --->   "%mul_1_7_2 = fmul i32 %select_ln37_68, i32 %tmp_270" [src/conv1.cpp:54]   --->   Operation 3492 'fmul' 'mul_1_7_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3493 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_444 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_100" [src/conv1.cpp:54]   --->   Operation 3493 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_444' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3494 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_445 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_109" [src/conv1.cpp:54]   --->   Operation 3494 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_445' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3495 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_446 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_118" [src/conv1.cpp:54]   --->   Operation 3495 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_446' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3496 [1/1] (0.47ns)   --->   "%tmp_272 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_444, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_445, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_446, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 3496 'mux' 'tmp_272' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3497 [1/3] (7.01ns)   --->   "%mul_1_8 = fmul i32 %select_ln37_75, i32 %tmp_284" [src/conv1.cpp:54]   --->   Operation 3497 'fmul' 'mul_1_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3498 [1/3] (7.01ns)   --->   "%mul_1_8_1 = fmul i32 %select_ln37_76, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 3498 'fmul' 'mul_1_8_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3499 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_468 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_71" [src/conv1.cpp:54]   --->   Operation 3499 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_468' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3500 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_469 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_80" [src/conv1.cpp:54]   --->   Operation 3500 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_469' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3501 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_470 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_89" [src/conv1.cpp:54]   --->   Operation 3501 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_470' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3502 '%tmp_308 = fadd i32 %tmp_307, i32 %mul_1_1_13'
ST_44 : Operation 3502 [4/4] (4.67ns)   --->   "%tmp_308 = fadd i32 %tmp_307, i32 %mul_1_1_13" [src/conv1.cpp:54]   --->   Operation 3502 'fadd' 'tmp_308' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3503 [1/1] (0.79ns)   --->   "%add_ln54_112 = add i11 %mul_ln54_1, i11 %zext_ln54_144" [src/conv1.cpp:54]   --->   Operation 3503 'add' 'add_ln54_112' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3504 [1/1] (0.00ns)   --->   "%zext_ln54_146 = zext i11 %add_ln54_112" [src/conv1.cpp:54]   --->   Operation 3504 'zext' 'zext_ln54_146' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 3505 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_490 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_146" [src/conv1.cpp:54]   --->   Operation 3505 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_490' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 3506 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_499 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_146" [src/conv1.cpp:54]   --->   Operation 3506 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_499' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 3507 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_508 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_146" [src/conv1.cpp:54]   --->   Operation 3507 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_508' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 3508 [1/4] (6.43ns)   --->   "%tmp_315 = fadd i32 %tmp_314, i32 %mul_1_1_1_5" [src/conv1.cpp:54]   --->   Operation 3508 'fadd' 'tmp_315' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3509 [2/4] (6.43ns)   --->   "%tmp_323 = fadd i32 %tmp_322, i32 %mul_1_1_2_5" [src/conv1.cpp:54]   --->   Operation 3509 'fadd' 'tmp_323' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3510 [2/4] (6.43ns)   --->   "%tmp_330 = fadd i32 %tmp_329, i32 %mul_1_1_3_4" [src/conv1.cpp:54]   --->   Operation 3510 'fadd' 'tmp_330' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3511 [2/4] (6.43ns)   --->   "%tmp_337 = fadd i32 %tmp_336, i32 %mul_1_1_4_3" [src/conv1.cpp:54]   --->   Operation 3511 'fadd' 'tmp_337' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3512 [1/4] (6.43ns)   --->   "%tmp_344 = fadd i32 %tmp_343, i32 %mul_1_1_5_2" [src/conv1.cpp:54]   --->   Operation 3512 'fadd' 'tmp_344' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3513 [1/4] (6.43ns)   --->   "%tmp_351 = fadd i32 %tmp_350, i32 %mul_1_1_6_1" [src/conv1.cpp:54]   --->   Operation 3513 'fadd' 'tmp_351' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3514 '%tmp_359 = fadd i32 %tmp_358, i32 %mul_1_1_7_1'
ST_44 : Operation 3514 [4/4] (4.67ns)   --->   "%tmp_359 = fadd i32 %tmp_358, i32 %mul_1_1_7_1" [src/conv1.cpp:54]   --->   Operation 3514 'fadd' 'tmp_359' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3515 [1/3] (7.01ns)   --->   "%mul_1_1_8 = fmul i32 %select_ln37_75, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 3515 'fmul' 'mul_1_1_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3516 '%tmp_380 = fadd i32 %tmp_379, i32 %mul_1_2_13'
ST_44 : Operation 3516 [4/4] (4.67ns)   --->   "%tmp_380 = fadd i32 %tmp_379, i32 %mul_1_2_13" [src/conv1.cpp:54]   --->   Operation 3516 'fadd' 'tmp_380' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3517 [1/4] (6.43ns)   --->   "%tmp_386 = fadd i32 %tmp_385, i32 %mul_1_2_1_5" [src/conv1.cpp:54]   --->   Operation 3517 'fadd' 'tmp_386' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3518 [3/4] (6.43ns)   --->   "%tmp_393 = fadd i32 %tmp_392, i32 %mul_1_2_2_5" [src/conv1.cpp:54]   --->   Operation 3518 'fadd' 'tmp_393' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3519 [2/3] (7.01ns)   --->   "%mul_1_2_2_6 = fmul i32 %select_ln37_27, i32 %tmp_192" [src/conv1.cpp:54]   --->   Operation 3519 'fmul' 'mul_1_2_2_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3520 [3/4] (6.43ns)   --->   "%tmp_399 = fadd i32 %tmp_398, i32 %mul_1_2_3_4" [src/conv1.cpp:54]   --->   Operation 3520 'fadd' 'tmp_399' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3521 [2/3] (7.01ns)   --->   "%mul_1_2_3_5 = fmul i32 %select_ln37_35, i32 %tmp_208" [src/conv1.cpp:54]   --->   Operation 3521 'fmul' 'mul_1_2_3_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3522 [3/4] (6.43ns)   --->   "%tmp_405 = fadd i32 %tmp_404, i32 %mul_1_2_4_3" [src/conv1.cpp:54]   --->   Operation 3522 'fadd' 'tmp_405' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3523 '%mul_1_2_4_4 = fmul i32 %select_ln37_43, i32 %tmp_224'
ST_44 : Operation 3523 [3/3] (5.25ns)   --->   "%mul_1_2_4_4 = fmul i32 %select_ln37_43, i32 %tmp_224" [src/conv1.cpp:54]   --->   Operation 3523 'fmul' 'mul_1_2_4_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3524 [3/4] (6.43ns)   --->   "%tmp_411 = fadd i32 %tmp_410, i32 %mul_1_2_5_2" [src/conv1.cpp:54]   --->   Operation 3524 'fadd' 'tmp_411' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3525 '%mul_1_2_5_3 = fmul i32 %select_ln37_51, i32 %tmp_240'
ST_44 : Operation 3525 [3/3] (5.25ns)   --->   "%mul_1_2_5_3 = fmul i32 %select_ln37_51, i32 %tmp_240" [src/conv1.cpp:54]   --->   Operation 3525 'fmul' 'mul_1_2_5_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3526 [3/4] (6.43ns)   --->   "%tmp_417 = fadd i32 %tmp_416, i32 %mul_1_2_6_1" [src/conv1.cpp:54]   --->   Operation 3526 'fadd' 'tmp_417' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3527 '%tmp_423 = fadd i32 %mul_1_2_7, i32 0'
ST_44 : Operation 3527 [4/4] (4.67ns)   --->   "%tmp_423 = fadd i32 %mul_1_2_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3527 'fadd' 'tmp_423' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3528 [1/3] (7.01ns)   --->   "%mul_1_1_15 = fmul i32 %select_ln37_11, i32 %tmp_437" [src/conv1.cpp:54]   --->   Operation 3528 'fmul' 'mul_1_1_15' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3529 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_546 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_490" [src/conv1.cpp:54]   --->   Operation 3529 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_546' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3530 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_547 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_499" [src/conv1.cpp:54]   --->   Operation 3530 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_547' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3531 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_548 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_508" [src/conv1.cpp:54]   --->   Operation 3531 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_548' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 45 <SV = 44> <Delay = 7.01>
ST_45 : Operation 3532 [1/1] (0.76ns)   --->   "%empty_426 = add i8 %empty_358, i8 67" [src/conv1.cpp:37]   --->   Operation 3532 'add' 'empty_426' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3533 [1/1] (0.00ns)   --->   "%p_cast78 = zext i8 %empty_426" [src/conv1.cpp:37]   --->   Operation 3533 'zext' 'p_cast78' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3534 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast78" [src/conv1.cpp:37]   --->   Operation 3534 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3535 [1/1] (0.76ns)   --->   "%empty_433 = add i8 %empty_358, i8 75" [src/conv1.cpp:37]   --->   Operation 3535 'add' 'empty_433' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3536 [1/1] (0.00ns)   --->   "%p_cast85 = zext i8 %empty_433" [src/conv1.cpp:37]   --->   Operation 3536 'zext' 'p_cast85' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3537 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast85" [src/conv1.cpp:37]   --->   Operation 3537 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3538 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast78" [src/conv1.cpp:37]   --->   Operation 3538 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3539 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast85" [src/conv1.cpp:37]   --->   Operation 3539 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3540 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast78" [src/conv1.cpp:37]   --->   Operation 3540 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_68' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3541 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast85" [src/conv1.cpp:37]   --->   Operation 3541 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_75' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3542 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52" [src/conv1.cpp:37]   --->   Operation 3542 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3543 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52" [src/conv1.cpp:37]   --->   Operation 3543 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3544 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_51 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_52" [src/conv1.cpp:37]   --->   Operation 3544 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_51' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3545 [1/1] (0.47ns)   --->   "%tmp_102 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_51, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3545 'mux' 'tmp_102' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3546 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60" [src/conv1.cpp:37]   --->   Operation 3546 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3547 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60" [src/conv1.cpp:37]   --->   Operation 3547 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3548 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_59 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_60" [src/conv1.cpp:37]   --->   Operation 3548 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_59' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3549 [1/1] (0.47ns)   --->   "%tmp_110 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_59, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3549 'mux' 'tmp_110' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3550 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68" [src/conv1.cpp:37]   --->   Operation 3550 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3551 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68" [src/conv1.cpp:37]   --->   Operation 3551 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3552 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_67 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_68" [src/conv1.cpp:37]   --->   Operation 3552 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_67' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3553 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75" [src/conv1.cpp:37]   --->   Operation 3553 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3554 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75" [src/conv1.cpp:37]   --->   Operation 3554 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3555 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_75 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_75" [src/conv1.cpp:37]   --->   Operation 3555 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_75' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3556 [1/1] (0.76ns)   --->   "%empty_499 = add i8 %empty_448, i8 51" [src/conv1.cpp:37]   --->   Operation 3556 'add' 'empty_499' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3557 [1/1] (0.00ns)   --->   "%p_cast142 = zext i8 %empty_499" [src/conv1.cpp:37]   --->   Operation 3557 'zext' 'p_cast142' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3558 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast142" [src/conv1.cpp:37]   --->   Operation 3558 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3559 [1/1] (0.76ns)   --->   "%empty_507 = add i8 %empty_448, i8 59" [src/conv1.cpp:37]   --->   Operation 3559 'add' 'empty_507' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3560 [1/1] (0.00ns)   --->   "%p_cast150 = zext i8 %empty_507" [src/conv1.cpp:37]   --->   Operation 3560 'zext' 'p_cast150' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3561 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast150" [src/conv1.cpp:37]   --->   Operation 3561 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3562 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast142" [src/conv1.cpp:37]   --->   Operation 3562 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3563 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast150" [src/conv1.cpp:37]   --->   Operation 3563 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3564 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_132 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast142" [src/conv1.cpp:37]   --->   Operation 3564 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_132' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3565 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_140 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast150" [src/conv1.cpp:37]   --->   Operation 3565 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_140' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_45 : Operation 3566 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116" [src/conv1.cpp:37]   --->   Operation 3566 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3567 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116" [src/conv1.cpp:37]   --->   Operation 3567 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3568 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_116 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_116" [src/conv1.cpp:37]   --->   Operation 3568 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_116' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3569 [1/1] (0.47ns)   --->   "%tmp_166_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_116, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3569 'mux' 'tmp_166_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3570 [1/1] (0.44ns)   --->   "%select_ln37_38 = select i1 %icmp_ln40, i32 %tmp_166_mid1, i32 %tmp_86" [src/conv1.cpp:37]   --->   Operation 3570 'select' 'select_ln37_38' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 3571 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124" [src/conv1.cpp:37]   --->   Operation 3571 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3572 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124" [src/conv1.cpp:37]   --->   Operation 3572 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3573 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_124 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_124" [src/conv1.cpp:37]   --->   Operation 3573 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_124' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3574 [1/1] (0.47ns)   --->   "%tmp_174_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_124, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3574 'mux' 'tmp_174_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3575 [1/1] (0.44ns)   --->   "%select_ln37_46 = select i1 %icmp_ln40, i32 %tmp_174_mid1, i32 %tmp_94" [src/conv1.cpp:37]   --->   Operation 3575 'select' 'select_ln37_46' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 3576 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132" [src/conv1.cpp:37]   --->   Operation 3576 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3577 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132" [src/conv1.cpp:37]   --->   Operation 3577 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3578 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_132 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_132" [src/conv1.cpp:37]   --->   Operation 3578 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_132' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3579 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140" [src/conv1.cpp:37]   --->   Operation 3579 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3580 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140" [src/conv1.cpp:37]   --->   Operation 3580 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3581 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_140 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_140" [src/conv1.cpp:37]   --->   Operation 3581 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_140' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_45 : Operation 3582 [2/4] (6.43ns)   --->   "%tmp_152 = fadd i32 %tmp_150, i32 %mul_1_13" [src/conv1.cpp:54]   --->   Operation 3582 'fadd' 'tmp_152' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3583 [1/1] (0.79ns)   --->   "%add_ln54_105 = add i11 %mul_ln54_26, i11 %zext_ln54_133" [src/conv1.cpp:54]   --->   Operation 3583 'add' 'add_ln54_105' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3584 [1/1] (0.00ns)   --->   "%zext_ln54_137 = zext i11 %add_ln54_105" [src/conv1.cpp:54]   --->   Operation 3584 'zext' 'zext_ln54_137' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 3585 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_246 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_137" [src/conv1.cpp:54]   --->   Operation 3585 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_246' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 3586 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_255 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_137" [src/conv1.cpp:54]   --->   Operation 3586 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_255' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 3587 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_264 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_137" [src/conv1.cpp:54]   --->   Operation 3587 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_264' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 3588 [3/4] (6.43ns)   --->   "%tmp_171 = fadd i32 %tmp_169, i32 %mul_1_1259_6" [src/conv1.cpp:54]   --->   Operation 3588 'fadd' 'tmp_171' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3589 [1/4] (6.43ns)   --->   "%tmp_187 = fadd i32 %tmp_185, i32 %mul_1_2281_5" [src/conv1.cpp:54]   --->   Operation 3589 'fadd' 'tmp_187' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3590 [1/3] (7.01ns)   --->   "%mul_1_2281_7 = fmul i32 %select_ln37_28, i32 %tmp_190" [src/conv1.cpp:54]   --->   Operation 3590 'fmul' 'mul_1_2281_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3591 [1/4] (6.43ns)   --->   "%tmp_203 = fadd i32 %tmp_201, i32 %mul_1_3_4" [src/conv1.cpp:54]   --->   Operation 3591 'fadd' 'tmp_203' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3592 [1/3] (7.01ns)   --->   "%mul_1_3_6 = fmul i32 %select_ln37_36, i32 %tmp_206" [src/conv1.cpp:54]   --->   Operation 3592 'fmul' 'mul_1_3_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3593 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_351 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_246" [src/conv1.cpp:54]   --->   Operation 3593 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_351' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3594 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_352 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_255" [src/conv1.cpp:54]   --->   Operation 3594 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_352' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3595 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_353 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_264" [src/conv1.cpp:54]   --->   Operation 3595 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_353' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3596 [1/3] (7.01ns)   --->   "%mul_1_4_5 = fmul i32 %select_ln37_44, i32 %tmp_222" [src/conv1.cpp:54]   --->   Operation 3596 'fmul' 'mul_1_4_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3597 [2/3] (7.01ns)   --->   "%mul_1_5_4 = fmul i32 %select_ln37_52, i32 %tmp_238" [src/conv1.cpp:54]   --->   Operation 3597 'fmul' 'mul_1_5_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3598 '%tmp_253 = fadd i32 %tmp_251, i32 %mul_1_6_2'
ST_45 : Operation 3598 [4/4] (4.67ns)   --->   "%tmp_253 = fadd i32 %tmp_251, i32 %mul_1_6_2" [src/conv1.cpp:54]   --->   Operation 3598 'fadd' 'tmp_253' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3599 [2/3] (7.01ns)   --->   "%mul_1_6_3 = fmul i32 %select_ln37_60, i32 %tmp_254" [src/conv1.cpp:54]   --->   Operation 3599 'fmul' 'mul_1_6_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3600 [3/4] (6.43ns)   --->   "%tmp_269 = fadd i32 %tmp_267, i32 %mul_1_7_1" [src/conv1.cpp:54]   --->   Operation 3600 'fadd' 'tmp_269' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3601 [2/3] (7.01ns)   --->   "%mul_1_7_2 = fmul i32 %select_ln37_68, i32 %tmp_270" [src/conv1.cpp:54]   --->   Operation 3601 'fmul' 'mul_1_7_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3602 '%tmp_285 = fadd i32 %mul_1_8, i32 0'
ST_45 : Operation 3602 [4/4] (4.67ns)   --->   "%tmp_285 = fadd i32 %mul_1_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3602 'fadd' 'tmp_285' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3603 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_468 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_71" [src/conv1.cpp:54]   --->   Operation 3603 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_468' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3604 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_469 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_80" [src/conv1.cpp:54]   --->   Operation 3604 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_469' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3605 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_470 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_89" [src/conv1.cpp:54]   --->   Operation 3605 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_470' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3606 [1/1] (0.47ns)   --->   "%tmp_288 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_468, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_469, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_470, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 3606 'mux' 'tmp_288' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3607 [3/4] (6.43ns)   --->   "%tmp_308 = fadd i32 %tmp_307, i32 %mul_1_1_13" [src/conv1.cpp:54]   --->   Operation 3607 'fadd' 'tmp_308' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3608 '%tmp_316 = fadd i32 %tmp_315, i32 %mul_1_1_1_6'
ST_45 : Operation 3608 [4/4] (4.67ns)   --->   "%tmp_316 = fadd i32 %tmp_315, i32 %mul_1_1_1_6" [src/conv1.cpp:54]   --->   Operation 3608 'fadd' 'tmp_316' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3609 [1/4] (6.43ns)   --->   "%tmp_323 = fadd i32 %tmp_322, i32 %mul_1_1_2_5" [src/conv1.cpp:54]   --->   Operation 3609 'fadd' 'tmp_323' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3610 '%mul_1_1_2_7 = fmul i32 %select_ln37_28, i32 %tmp_192'
ST_45 : Operation 3610 [3/3] (5.25ns)   --->   "%mul_1_1_2_7 = fmul i32 %select_ln37_28, i32 %tmp_192" [src/conv1.cpp:54]   --->   Operation 3610 'fmul' 'mul_1_1_2_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3611 [1/4] (6.43ns)   --->   "%tmp_330 = fadd i32 %tmp_329, i32 %mul_1_1_3_4" [src/conv1.cpp:54]   --->   Operation 3611 'fadd' 'tmp_330' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3612 '%mul_1_1_3_6 = fmul i32 %select_ln37_36, i32 %tmp_208'
ST_45 : Operation 3612 [3/3] (5.25ns)   --->   "%mul_1_1_3_6 = fmul i32 %select_ln37_36, i32 %tmp_208" [src/conv1.cpp:54]   --->   Operation 3612 'fmul' 'mul_1_1_3_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3613 [1/4] (6.43ns)   --->   "%tmp_337 = fadd i32 %tmp_336, i32 %mul_1_1_4_3" [src/conv1.cpp:54]   --->   Operation 3613 'fadd' 'tmp_337' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3614 '%mul_1_1_4_5 = fmul i32 %select_ln37_44, i32 %tmp_224'
ST_45 : Operation 3614 [3/3] (5.25ns)   --->   "%mul_1_1_4_5 = fmul i32 %select_ln37_44, i32 %tmp_224" [src/conv1.cpp:54]   --->   Operation 3614 'fmul' 'mul_1_1_4_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3615 '%tmp_352 = fadd i32 %tmp_351, i32 %mul_1_1_6_2'
ST_45 : Operation 3615 [4/4] (4.67ns)   --->   "%tmp_352 = fadd i32 %tmp_351, i32 %mul_1_1_6_2" [src/conv1.cpp:54]   --->   Operation 3615 'fadd' 'tmp_352' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3616 [3/4] (6.43ns)   --->   "%tmp_359 = fadd i32 %tmp_358, i32 %mul_1_1_7_1" [src/conv1.cpp:54]   --->   Operation 3616 'fadd' 'tmp_359' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3617 '%tmp_366 = fadd i32 %mul_1_1_8, i32 0'
ST_45 : Operation 3617 [4/4] (4.67ns)   --->   "%tmp_366 = fadd i32 %mul_1_1_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3617 'fadd' 'tmp_366' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3618 [3/4] (6.43ns)   --->   "%tmp_380 = fadd i32 %tmp_379, i32 %mul_1_2_13" [src/conv1.cpp:54]   --->   Operation 3618 'fadd' 'tmp_380' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3619 [1/1] (0.00ns)   --->   "%zext_ln54_155 = zext i9 %urem_ln54_9" [src/conv1.cpp:54]   --->   Operation 3619 'zext' 'zext_ln54_155' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 3620 [1/1] (0.79ns)   --->   "%add_ln54_120 = add i11 %mul_ln54, i11 %zext_ln54_155" [src/conv1.cpp:54]   --->   Operation 3620 'add' 'add_ln54_120' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3621 [1/1] (0.00ns)   --->   "%zext_ln54_156 = zext i11 %add_ln54_120" [src/conv1.cpp:54]   --->   Operation 3621 'zext' 'zext_ln54_156' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 3622 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_516 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_156" [src/conv1.cpp:54]   --->   Operation 3622 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_516' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 3623 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_525 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_156" [src/conv1.cpp:54]   --->   Operation 3623 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_525' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 3624 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_534 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_156" [src/conv1.cpp:54]   --->   Operation 3624 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_534' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3625 '%tmp_387 = fadd i32 %tmp_386, i32 %mul_1_2_1_6'
ST_45 : Operation 3625 [4/4] (4.67ns)   --->   "%tmp_387 = fadd i32 %tmp_386, i32 %mul_1_2_1_6" [src/conv1.cpp:54]   --->   Operation 3625 'fadd' 'tmp_387' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3626 [2/4] (6.43ns)   --->   "%tmp_393 = fadd i32 %tmp_392, i32 %mul_1_2_2_5" [src/conv1.cpp:54]   --->   Operation 3626 'fadd' 'tmp_393' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3627 [1/3] (7.01ns)   --->   "%mul_1_2_2_6 = fmul i32 %select_ln37_27, i32 %tmp_192" [src/conv1.cpp:54]   --->   Operation 3627 'fmul' 'mul_1_2_2_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3628 [2/4] (6.43ns)   --->   "%tmp_399 = fadd i32 %tmp_398, i32 %mul_1_2_3_4" [src/conv1.cpp:54]   --->   Operation 3628 'fadd' 'tmp_399' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3629 [1/3] (7.01ns)   --->   "%mul_1_2_3_5 = fmul i32 %select_ln37_35, i32 %tmp_208" [src/conv1.cpp:54]   --->   Operation 3629 'fmul' 'mul_1_2_3_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3630 [2/4] (6.43ns)   --->   "%tmp_405 = fadd i32 %tmp_404, i32 %mul_1_2_4_3" [src/conv1.cpp:54]   --->   Operation 3630 'fadd' 'tmp_405' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3631 [2/3] (7.01ns)   --->   "%mul_1_2_4_4 = fmul i32 %select_ln37_43, i32 %tmp_224" [src/conv1.cpp:54]   --->   Operation 3631 'fmul' 'mul_1_2_4_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3632 [2/4] (6.43ns)   --->   "%tmp_411 = fadd i32 %tmp_410, i32 %mul_1_2_5_2" [src/conv1.cpp:54]   --->   Operation 3632 'fadd' 'tmp_411' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3633 [2/3] (7.01ns)   --->   "%mul_1_2_5_3 = fmul i32 %select_ln37_51, i32 %tmp_240" [src/conv1.cpp:54]   --->   Operation 3633 'fmul' 'mul_1_2_5_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3634 [2/4] (6.43ns)   --->   "%tmp_417 = fadd i32 %tmp_416, i32 %mul_1_2_6_1" [src/conv1.cpp:54]   --->   Operation 3634 'fadd' 'tmp_417' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3635 '%mul_1_2_6_2 = fmul i32 %select_ln37_59, i32 %tmp_256'
ST_45 : Operation 3635 [3/3] (5.25ns)   --->   "%mul_1_2_6_2 = fmul i32 %select_ln37_59, i32 %tmp_256" [src/conv1.cpp:54]   --->   Operation 3635 'fmul' 'mul_1_2_6_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3636 [3/4] (6.43ns)   --->   "%tmp_423 = fadd i32 %mul_1_2_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3636 'fadd' 'tmp_423' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3637 '%mul_1_2_7_1 = fmul i32 %select_ln37_67, i32 %tmp_272'
ST_45 : Operation 3637 [3/3] (5.25ns)   --->   "%mul_1_2_7_1 = fmul i32 %select_ln37_67, i32 %tmp_272" [src/conv1.cpp:54]   --->   Operation 3637 'fmul' 'mul_1_2_7_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3638 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_546 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_490" [src/conv1.cpp:54]   --->   Operation 3638 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_546' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3639 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_547 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_499" [src/conv1.cpp:54]   --->   Operation 3639 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_547' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3640 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_548 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_508" [src/conv1.cpp:54]   --->   Operation 3640 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_548' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3641 [1/1] (0.47ns)   --->   "%tmp_438 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_546, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_547, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_548, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 3641 'mux' 'tmp_438' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3642 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_570 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_516" [src/conv1.cpp:54]   --->   Operation 3642 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_570' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3643 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_571 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_525" [src/conv1.cpp:54]   --->   Operation 3643 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_571' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3644 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_572 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_534" [src/conv1.cpp:54]   --->   Operation 3644 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_572' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 46 <SV = 45> <Delay = 7.01>
ST_46 : Operation 3645 [1/1] (0.76ns)   --->   "%empty_403 = add i8 %empty_358, i8 44" [src/conv1.cpp:37]   --->   Operation 3645 'add' 'empty_403' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3646 [1/1] (0.00ns)   --->   "%p_cast55 = zext i8 %empty_403" [src/conv1.cpp:37]   --->   Operation 3646 'zext' 'p_cast55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3647 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast55" [src/conv1.cpp:37]   --->   Operation 3647 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3648 [1/1] (0.76ns)   --->   "%empty_411 = add i8 %empty_358, i8 52" [src/conv1.cpp:37]   --->   Operation 3648 'add' 'empty_411' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3649 [1/1] (0.00ns)   --->   "%p_cast63 = zext i8 %empty_411" [src/conv1.cpp:37]   --->   Operation 3649 'zext' 'p_cast63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3650 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast63" [src/conv1.cpp:37]   --->   Operation 3650 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3651 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast55" [src/conv1.cpp:37]   --->   Operation 3651 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3652 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast63" [src/conv1.cpp:37]   --->   Operation 3652 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3653 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast55" [src/conv1.cpp:37]   --->   Operation 3653 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3654 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast63" [src/conv1.cpp:37]   --->   Operation 3654 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3655 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45" [src/conv1.cpp:37]   --->   Operation 3655 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3656 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45" [src/conv1.cpp:37]   --->   Operation 3656 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3657 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_44 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_45" [src/conv1.cpp:37]   --->   Operation 3657 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_44' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3658 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53" [src/conv1.cpp:37]   --->   Operation 3658 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3659 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53" [src/conv1.cpp:37]   --->   Operation 3659 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3660 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_52 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_53" [src/conv1.cpp:37]   --->   Operation 3660 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_52' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3661 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68" [src/conv1.cpp:37]   --->   Operation 3661 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3662 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68" [src/conv1.cpp:37]   --->   Operation 3662 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3663 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_67 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_68" [src/conv1.cpp:37]   --->   Operation 3663 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_67' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3664 [1/1] (0.47ns)   --->   "%tmp_118 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_67, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3664 'mux' 'tmp_118' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3665 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75" [src/conv1.cpp:37]   --->   Operation 3665 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3666 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75" [src/conv1.cpp:37]   --->   Operation 3666 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3667 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_75 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_75" [src/conv1.cpp:37]   --->   Operation 3667 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_75' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3668 [1/1] (0.47ns)   --->   "%tmp_126 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_75, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3668 'mux' 'tmp_126' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3669 [1/1] (0.76ns)   --->   "%empty_515 = add i8 %empty_448, i8 67" [src/conv1.cpp:37]   --->   Operation 3669 'add' 'empty_515' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3670 [1/1] (0.00ns)   --->   "%p_cast158 = zext i8 %empty_515" [src/conv1.cpp:37]   --->   Operation 3670 'zext' 'p_cast158' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3671 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast158" [src/conv1.cpp:37]   --->   Operation 3671 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3672 [1/1] (0.76ns)   --->   "%empty_523 = add i8 %empty_448, i8 75" [src/conv1.cpp:37]   --->   Operation 3672 'add' 'empty_523' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3673 [1/1] (0.00ns)   --->   "%p_cast166 = zext i8 %empty_523" [src/conv1.cpp:37]   --->   Operation 3673 'zext' 'p_cast166' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3674 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast166" [src/conv1.cpp:37]   --->   Operation 3674 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3675 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast158" [src/conv1.cpp:37]   --->   Operation 3675 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3676 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast166" [src/conv1.cpp:37]   --->   Operation 3676 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3677 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_148 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast158" [src/conv1.cpp:37]   --->   Operation 3677 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_148' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3678 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_156 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast166" [src/conv1.cpp:37]   --->   Operation 3678 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_156' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 3679 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132" [src/conv1.cpp:37]   --->   Operation 3679 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3680 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132" [src/conv1.cpp:37]   --->   Operation 3680 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3681 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_132 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_132" [src/conv1.cpp:37]   --->   Operation 3681 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_132' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3682 [1/1] (0.47ns)   --->   "%tmp_182_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_132, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3682 'mux' 'tmp_182_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3683 [1/1] (0.44ns)   --->   "%select_ln37_54 = select i1 %icmp_ln40, i32 %tmp_182_mid1, i32 %tmp_102" [src/conv1.cpp:37]   --->   Operation 3683 'select' 'select_ln37_54' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 3684 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140" [src/conv1.cpp:37]   --->   Operation 3684 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3685 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140" [src/conv1.cpp:37]   --->   Operation 3685 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3686 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_140 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_140" [src/conv1.cpp:37]   --->   Operation 3686 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_140' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3687 [1/1] (0.47ns)   --->   "%tmp_190_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_140, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3687 'mux' 'tmp_190_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3688 [1/1] (0.44ns)   --->   "%select_ln37_62 = select i1 %icmp_ln40, i32 %tmp_190_mid1, i32 %tmp_110" [src/conv1.cpp:37]   --->   Operation 3688 'select' 'select_ln37_62' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 3689 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148" [src/conv1.cpp:37]   --->   Operation 3689 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3690 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148" [src/conv1.cpp:37]   --->   Operation 3690 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3691 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_148 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_148" [src/conv1.cpp:37]   --->   Operation 3691 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_148' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3692 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156" [src/conv1.cpp:37]   --->   Operation 3692 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3693 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156" [src/conv1.cpp:37]   --->   Operation 3693 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3694 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_156 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_156" [src/conv1.cpp:37]   --->   Operation 3694 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_156' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_46 : Operation 3695 [1/1] (0.79ns)   --->   "%add_ln54_89 = add i11 %mul_ln54_28, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 3695 'add' 'add_ln54_89' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3696 [1/1] (0.00ns)   --->   "%zext_ln54_117 = zext i11 %add_ln54_89" [src/conv1.cpp:54]   --->   Operation 3696 'zext' 'zext_ln54_117' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 3697 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_188 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_117" [src/conv1.cpp:54]   --->   Operation 3697 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_188' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 3698 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_197 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_117" [src/conv1.cpp:54]   --->   Operation 3698 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_197' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 3699 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_206 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_117" [src/conv1.cpp:54]   --->   Operation 3699 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_206' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 3700 [1/4] (6.43ns)   --->   "%tmp_152 = fadd i32 %tmp_150, i32 %mul_1_13" [src/conv1.cpp:54]   --->   Operation 3700 'fadd' 'tmp_152' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3701 [1/1] (0.79ns)   --->   "%add_ln54_97 = add i11 %mul_ln54_27, i11 %zext_ln54_122" [src/conv1.cpp:54]   --->   Operation 3701 'add' 'add_ln54_97' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3702 [1/1] (0.00ns)   --->   "%zext_ln54_127 = zext i11 %add_ln54_97" [src/conv1.cpp:54]   --->   Operation 3702 'zext' 'zext_ln54_127' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 3703 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_217 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_127" [src/conv1.cpp:54]   --->   Operation 3703 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_217' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 3704 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_226 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_127" [src/conv1.cpp:54]   --->   Operation 3704 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_226' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 3705 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_235 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_127" [src/conv1.cpp:54]   --->   Operation 3705 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_235' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 3706 [2/4] (6.43ns)   --->   "%tmp_171 = fadd i32 %tmp_169, i32 %mul_1_1259_6" [src/conv1.cpp:54]   --->   Operation 3706 'fadd' 'tmp_171' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3707 '%tmp_205 = fadd i32 %tmp_203, i32 %mul_1_3_5'
ST_46 : Operation 3707 [4/4] (4.67ns)   --->   "%tmp_205 = fadd i32 %tmp_203, i32 %mul_1_3_5" [src/conv1.cpp:54]   --->   Operation 3707 'fadd' 'tmp_205' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3708 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_351 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_246" [src/conv1.cpp:54]   --->   Operation 3708 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_351' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3709 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_352 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_255" [src/conv1.cpp:54]   --->   Operation 3709 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_352' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3710 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_353 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_264" [src/conv1.cpp:54]   --->   Operation 3710 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_353' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3711 [1/1] (0.47ns)   --->   "%tmp_210 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_351, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_352, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_353, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 3711 'mux' 'tmp_210' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3712 '%tmp_221 = fadd i32 %tmp_219, i32 %mul_1_4_4'
ST_46 : Operation 3712 [4/4] (4.67ns)   --->   "%tmp_221 = fadd i32 %tmp_219, i32 %mul_1_4_4" [src/conv1.cpp:54]   --->   Operation 3712 'fadd' 'tmp_221' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3713 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_375 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_217" [src/conv1.cpp:54]   --->   Operation 3713 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_375' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3714 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_376 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_226" [src/conv1.cpp:54]   --->   Operation 3714 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_376' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3715 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_377 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_235" [src/conv1.cpp:54]   --->   Operation 3715 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_377' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3716 '%tmp_237 = fadd i32 %tmp_235, i32 %mul_1_5_3'
ST_46 : Operation 3716 [4/4] (4.67ns)   --->   "%tmp_237 = fadd i32 %tmp_235, i32 %mul_1_5_3" [src/conv1.cpp:54]   --->   Operation 3716 'fadd' 'tmp_237' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3717 [1/3] (7.01ns)   --->   "%mul_1_5_4 = fmul i32 %select_ln37_52, i32 %tmp_238" [src/conv1.cpp:54]   --->   Operation 3717 'fmul' 'mul_1_5_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3718 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_399 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_188" [src/conv1.cpp:54]   --->   Operation 3718 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_399' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3719 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_400 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_197" [src/conv1.cpp:54]   --->   Operation 3719 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_400' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3720 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_401 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_206" [src/conv1.cpp:54]   --->   Operation 3720 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_401' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3721 [3/4] (6.43ns)   --->   "%tmp_253 = fadd i32 %tmp_251, i32 %mul_1_6_2" [src/conv1.cpp:54]   --->   Operation 3721 'fadd' 'tmp_253' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3722 [1/3] (7.01ns)   --->   "%mul_1_6_3 = fmul i32 %select_ln37_60, i32 %tmp_254" [src/conv1.cpp:54]   --->   Operation 3722 'fmul' 'mul_1_6_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3723 [2/4] (6.43ns)   --->   "%tmp_269 = fadd i32 %tmp_267, i32 %mul_1_7_1" [src/conv1.cpp:54]   --->   Operation 3723 'fadd' 'tmp_269' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3724 [1/3] (7.01ns)   --->   "%mul_1_7_2 = fmul i32 %select_ln37_68, i32 %tmp_270" [src/conv1.cpp:54]   --->   Operation 3724 'fmul' 'mul_1_7_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3725 [3/4] (6.43ns)   --->   "%tmp_285 = fadd i32 %mul_1_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3725 'fadd' 'tmp_285' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3726 [2/4] (6.43ns)   --->   "%tmp_308 = fadd i32 %tmp_307, i32 %mul_1_1_13" [src/conv1.cpp:54]   --->   Operation 3726 'fadd' 'tmp_308' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3727 [3/4] (6.43ns)   --->   "%tmp_316 = fadd i32 %tmp_315, i32 %mul_1_1_1_6" [src/conv1.cpp:54]   --->   Operation 3727 'fadd' 'tmp_316' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3728 [2/3] (7.01ns)   --->   "%mul_1_1_2_7 = fmul i32 %select_ln37_28, i32 %tmp_192" [src/conv1.cpp:54]   --->   Operation 3728 'fmul' 'mul_1_1_2_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3729 '%tmp_331 = fadd i32 %tmp_330, i32 %mul_1_1_3_5'
ST_46 : Operation 3729 [4/4] (4.67ns)   --->   "%tmp_331 = fadd i32 %tmp_330, i32 %mul_1_1_3_5" [src/conv1.cpp:54]   --->   Operation 3729 'fadd' 'tmp_331' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3730 [2/3] (7.01ns)   --->   "%mul_1_1_3_6 = fmul i32 %select_ln37_36, i32 %tmp_208" [src/conv1.cpp:54]   --->   Operation 3730 'fmul' 'mul_1_1_3_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3731 '%tmp_338 = fadd i32 %tmp_337, i32 %mul_1_1_4_4'
ST_46 : Operation 3731 [4/4] (4.67ns)   --->   "%tmp_338 = fadd i32 %tmp_337, i32 %mul_1_1_4_4" [src/conv1.cpp:54]   --->   Operation 3731 'fadd' 'tmp_338' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3732 [2/3] (7.01ns)   --->   "%mul_1_1_4_5 = fmul i32 %select_ln37_44, i32 %tmp_224" [src/conv1.cpp:54]   --->   Operation 3732 'fmul' 'mul_1_1_4_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3733 '%tmp_345 = fadd i32 %tmp_344, i32 %mul_1_1_5_3'
ST_46 : Operation 3733 [4/4] (4.67ns)   --->   "%tmp_345 = fadd i32 %tmp_344, i32 %mul_1_1_5_3" [src/conv1.cpp:54]   --->   Operation 3733 'fadd' 'tmp_345' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3734 '%mul_1_1_5_4 = fmul i32 %select_ln37_52, i32 %tmp_240'
ST_46 : Operation 3734 [3/3] (5.25ns)   --->   "%mul_1_1_5_4 = fmul i32 %select_ln37_52, i32 %tmp_240" [src/conv1.cpp:54]   --->   Operation 3734 'fmul' 'mul_1_1_5_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3735 [3/4] (6.43ns)   --->   "%tmp_352 = fadd i32 %tmp_351, i32 %mul_1_1_6_2" [src/conv1.cpp:54]   --->   Operation 3735 'fadd' 'tmp_352' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3736 '%mul_1_1_6_3 = fmul i32 %select_ln37_60, i32 %tmp_256'
ST_46 : Operation 3736 [3/3] (5.25ns)   --->   "%mul_1_1_6_3 = fmul i32 %select_ln37_60, i32 %tmp_256" [src/conv1.cpp:54]   --->   Operation 3736 'fmul' 'mul_1_1_6_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3737 [2/4] (6.43ns)   --->   "%tmp_359 = fadd i32 %tmp_358, i32 %mul_1_1_7_1" [src/conv1.cpp:54]   --->   Operation 3737 'fadd' 'tmp_359' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3738 '%mul_1_1_7_2 = fmul i32 %select_ln37_68, i32 %tmp_272'
ST_46 : Operation 3738 [3/3] (5.25ns)   --->   "%mul_1_1_7_2 = fmul i32 %select_ln37_68, i32 %tmp_272" [src/conv1.cpp:54]   --->   Operation 3738 'fmul' 'mul_1_1_7_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3739 [3/4] (6.43ns)   --->   "%tmp_366 = fadd i32 %mul_1_1_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3739 'fadd' 'tmp_366' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3740 [2/4] (6.43ns)   --->   "%tmp_380 = fadd i32 %tmp_379, i32 %mul_1_2_13" [src/conv1.cpp:54]   --->   Operation 3740 'fadd' 'tmp_380' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3741 [3/4] (6.43ns)   --->   "%tmp_387 = fadd i32 %tmp_386, i32 %mul_1_2_1_6" [src/conv1.cpp:54]   --->   Operation 3741 'fadd' 'tmp_387' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3742 [1/4] (6.43ns)   --->   "%tmp_393 = fadd i32 %tmp_392, i32 %mul_1_2_2_5" [src/conv1.cpp:54]   --->   Operation 3742 'fadd' 'tmp_393' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3743 [1/4] (6.43ns)   --->   "%tmp_399 = fadd i32 %tmp_398, i32 %mul_1_2_3_4" [src/conv1.cpp:54]   --->   Operation 3743 'fadd' 'tmp_399' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3744 [1/4] (6.43ns)   --->   "%tmp_405 = fadd i32 %tmp_404, i32 %mul_1_2_4_3" [src/conv1.cpp:54]   --->   Operation 3744 'fadd' 'tmp_405' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3745 [1/3] (7.01ns)   --->   "%mul_1_2_4_4 = fmul i32 %select_ln37_43, i32 %tmp_224" [src/conv1.cpp:54]   --->   Operation 3745 'fmul' 'mul_1_2_4_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3746 [1/4] (6.43ns)   --->   "%tmp_411 = fadd i32 %tmp_410, i32 %mul_1_2_5_2" [src/conv1.cpp:54]   --->   Operation 3746 'fadd' 'tmp_411' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3747 [1/3] (7.01ns)   --->   "%mul_1_2_5_3 = fmul i32 %select_ln37_51, i32 %tmp_240" [src/conv1.cpp:54]   --->   Operation 3747 'fmul' 'mul_1_2_5_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3748 [1/4] (6.43ns)   --->   "%tmp_417 = fadd i32 %tmp_416, i32 %mul_1_2_6_1" [src/conv1.cpp:54]   --->   Operation 3748 'fadd' 'tmp_417' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3749 [2/3] (7.01ns)   --->   "%mul_1_2_6_2 = fmul i32 %select_ln37_59, i32 %tmp_256" [src/conv1.cpp:54]   --->   Operation 3749 'fmul' 'mul_1_2_6_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3750 [2/4] (6.43ns)   --->   "%tmp_423 = fadd i32 %mul_1_2_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3750 'fadd' 'tmp_423' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3751 [2/3] (7.01ns)   --->   "%mul_1_2_7_1 = fmul i32 %select_ln37_67, i32 %tmp_272" [src/conv1.cpp:54]   --->   Operation 3751 'fmul' 'mul_1_2_7_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3752 '%mul_1_2_8 = fmul i32 %select_ln37_75, i32 %tmp_288'
ST_46 : Operation 3752 [3/3] (5.25ns)   --->   "%mul_1_2_8 = fmul i32 %select_ln37_75, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 3752 'fmul' 'mul_1_2_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3753 '%mul_1_2_1_7 = fmul i32 %select_ln37_19, i32 %tmp_438'
ST_46 : Operation 3753 [3/3] (5.25ns)   --->   "%mul_1_2_1_7 = fmul i32 %select_ln37_19, i32 %tmp_438" [src/conv1.cpp:54]   --->   Operation 3753 'fmul' 'mul_1_2_1_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3754 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_570 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_516" [src/conv1.cpp:54]   --->   Operation 3754 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_570' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3755 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_571 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_525" [src/conv1.cpp:54]   --->   Operation 3755 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_571' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3756 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_572 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_534" [src/conv1.cpp:54]   --->   Operation 3756 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_572' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3757 [1/1] (0.47ns)   --->   "%tmp_446 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_570, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_571, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_572, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 3757 'mux' 'tmp_446' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.01>
ST_47 : Operation 3758 [1/1] (0.76ns)   --->   "%empty_419 = add i8 %empty_358, i8 60" [src/conv1.cpp:37]   --->   Operation 3758 'add' 'empty_419' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3759 [1/1] (0.00ns)   --->   "%p_cast71 = zext i8 %empty_419" [src/conv1.cpp:37]   --->   Operation 3759 'zext' 'p_cast71' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3760 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast71" [src/conv1.cpp:37]   --->   Operation 3760 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3761 [1/1] (0.76ns)   --->   "%empty_427 = add i8 %empty_358, i8 68" [src/conv1.cpp:37]   --->   Operation 3761 'add' 'empty_427' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3762 [1/1] (0.00ns)   --->   "%p_cast79 = zext i8 %empty_427" [src/conv1.cpp:37]   --->   Operation 3762 'zext' 'p_cast79' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3763 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast79" [src/conv1.cpp:37]   --->   Operation 3763 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3764 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast71" [src/conv1.cpp:37]   --->   Operation 3764 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3765 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast79" [src/conv1.cpp:37]   --->   Operation 3765 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3766 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast71" [src/conv1.cpp:37]   --->   Operation 3766 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_61' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3767 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast79" [src/conv1.cpp:37]   --->   Operation 3767 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_69' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3768 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45" [src/conv1.cpp:37]   --->   Operation 3768 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3769 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45" [src/conv1.cpp:37]   --->   Operation 3769 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3770 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_44 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_45" [src/conv1.cpp:37]   --->   Operation 3770 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_44' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3771 [1/1] (0.47ns)   --->   "%tmp_95 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_44, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3771 'mux' 'tmp_95' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3772 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53" [src/conv1.cpp:37]   --->   Operation 3772 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3773 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53" [src/conv1.cpp:37]   --->   Operation 3773 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3774 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_52 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_53" [src/conv1.cpp:37]   --->   Operation 3774 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_52' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3775 [1/1] (0.47ns)   --->   "%tmp_103 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_52, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3775 'mux' 'tmp_103' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3776 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61" [src/conv1.cpp:37]   --->   Operation 3776 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3777 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61" [src/conv1.cpp:37]   --->   Operation 3777 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3778 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_60 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_61" [src/conv1.cpp:37]   --->   Operation 3778 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_60' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3779 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69" [src/conv1.cpp:37]   --->   Operation 3779 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3780 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69" [src/conv1.cpp:37]   --->   Operation 3780 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3781 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_68 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_69" [src/conv1.cpp:37]   --->   Operation 3781 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_68' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3782 [1/1] (0.76ns)   --->   "%empty_492 = add i8 %empty_448, i8 44" [src/conv1.cpp:37]   --->   Operation 3782 'add' 'empty_492' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3783 [1/1] (0.00ns)   --->   "%p_cast135 = zext i8 %empty_492" [src/conv1.cpp:37]   --->   Operation 3783 'zext' 'p_cast135' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3784 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast135" [src/conv1.cpp:37]   --->   Operation 3784 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3785 [1/1] (0.76ns)   --->   "%empty_500 = add i8 %empty_448, i8 52" [src/conv1.cpp:37]   --->   Operation 3785 'add' 'empty_500' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3786 [1/1] (0.00ns)   --->   "%p_cast143 = zext i8 %empty_500" [src/conv1.cpp:37]   --->   Operation 3786 'zext' 'p_cast143' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3787 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast143" [src/conv1.cpp:37]   --->   Operation 3787 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3788 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast135" [src/conv1.cpp:37]   --->   Operation 3788 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3789 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast143" [src/conv1.cpp:37]   --->   Operation 3789 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3790 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_125 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast135" [src/conv1.cpp:37]   --->   Operation 3790 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_125' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3791 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_133 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast143" [src/conv1.cpp:37]   --->   Operation 3791 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_133' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 3792 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125" [src/conv1.cpp:37]   --->   Operation 3792 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3793 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125" [src/conv1.cpp:37]   --->   Operation 3793 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3794 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_125 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_125" [src/conv1.cpp:37]   --->   Operation 3794 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_125' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3795 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133" [src/conv1.cpp:37]   --->   Operation 3795 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3796 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133" [src/conv1.cpp:37]   --->   Operation 3796 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3797 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_133 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_133" [src/conv1.cpp:37]   --->   Operation 3797 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_133' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3798 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148" [src/conv1.cpp:37]   --->   Operation 3798 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3799 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148" [src/conv1.cpp:37]   --->   Operation 3799 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3800 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_148 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_148" [src/conv1.cpp:37]   --->   Operation 3800 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_148' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3801 [1/1] (0.47ns)   --->   "%tmp_198_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_148, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3801 'mux' 'tmp_198_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3802 [1/1] (0.44ns)   --->   "%select_ln37_70 = select i1 %icmp_ln40, i32 %tmp_198_mid1, i32 %tmp_118" [src/conv1.cpp:37]   --->   Operation 3802 'select' 'select_ln37_70' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 3803 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156" [src/conv1.cpp:37]   --->   Operation 3803 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3804 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156" [src/conv1.cpp:37]   --->   Operation 3804 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3805 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_156 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_156" [src/conv1.cpp:37]   --->   Operation 3805 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_156' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_47 : Operation 3806 [1/1] (0.47ns)   --->   "%tmp_206_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_156, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3806 'mux' 'tmp_206_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3807 [1/1] (0.44ns)   --->   "%select_ln37_78 = select i1 %icmp_ln40, i32 %tmp_206_mid1, i32 %tmp_126" [src/conv1.cpp:37]   --->   Operation 3807 'select' 'select_ln37_78' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 3808 [1/1] (0.79ns)   --->   "%add_ln54_73 = add i11 %mul_ln54_30, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 3808 'add' 'add_ln54_73' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3809 [1/1] (0.00ns)   --->   "%zext_ln54_97 = zext i11 %add_ln54_73" [src/conv1.cpp:54]   --->   Operation 3809 'zext' 'zext_ln54_97' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 3810 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_130 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_97" [src/conv1.cpp:54]   --->   Operation 3810 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_130' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 3811 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_139 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_97" [src/conv1.cpp:54]   --->   Operation 3811 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_139' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 3812 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_148 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_97" [src/conv1.cpp:54]   --->   Operation 3812 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_148' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 3813 [1/1] (0.79ns)   --->   "%add_ln54_81 = add i11 %mul_ln54_29, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 3813 'add' 'add_ln54_81' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3814 [1/1] (0.00ns)   --->   "%zext_ln54_107 = zext i11 %add_ln54_81" [src/conv1.cpp:54]   --->   Operation 3814 'zext' 'zext_ln54_107' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 3815 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_159 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_107" [src/conv1.cpp:54]   --->   Operation 3815 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_159' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 3816 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_168 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_107" [src/conv1.cpp:54]   --->   Operation 3816 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_168' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 3817 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_177 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_107" [src/conv1.cpp:54]   --->   Operation 3817 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_177' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3818 '%tmp_154 = fadd i32 %tmp_152, i32 %mul_1_14'
ST_47 : Operation 3818 [4/4] (4.67ns)   --->   "%tmp_154 = fadd i32 %tmp_152, i32 %mul_1_14" [src/conv1.cpp:54]   --->   Operation 3818 'fadd' 'tmp_154' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3819 [1/4] (6.43ns)   --->   "%tmp_171 = fadd i32 %tmp_169, i32 %mul_1_1259_6" [src/conv1.cpp:54]   --->   Operation 3819 'fadd' 'tmp_171' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3820 '%tmp_189 = fadd i32 %tmp_187, i32 %mul_1_2281_6'
ST_47 : Operation 3820 [4/4] (4.67ns)   --->   "%tmp_189 = fadd i32 %tmp_187, i32 %mul_1_2281_6" [src/conv1.cpp:54]   --->   Operation 3820 'fadd' 'tmp_189' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3821 '%mul_1_2281_8 = fmul i32 %select_ln37_29, i32 %tmp_192'
ST_47 : Operation 3821 [3/3] (5.25ns)   --->   "%mul_1_2281_8 = fmul i32 %select_ln37_29, i32 %tmp_192" [src/conv1.cpp:54]   --->   Operation 3821 'fmul' 'mul_1_2281_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3822 [3/4] (6.43ns)   --->   "%tmp_205 = fadd i32 %tmp_203, i32 %mul_1_3_5" [src/conv1.cpp:54]   --->   Operation 3822 'fadd' 'tmp_205' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3823 [3/4] (6.43ns)   --->   "%tmp_221 = fadd i32 %tmp_219, i32 %mul_1_4_4" [src/conv1.cpp:54]   --->   Operation 3823 'fadd' 'tmp_221' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3824 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_375 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_217" [src/conv1.cpp:54]   --->   Operation 3824 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_375' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3825 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_376 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_226" [src/conv1.cpp:54]   --->   Operation 3825 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_376' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3826 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_377 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_235" [src/conv1.cpp:54]   --->   Operation 3826 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_377' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3827 [1/1] (0.47ns)   --->   "%tmp_226 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_375, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_376, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_377, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 3827 'mux' 'tmp_226' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3828 [3/4] (6.43ns)   --->   "%tmp_237 = fadd i32 %tmp_235, i32 %mul_1_5_3" [src/conv1.cpp:54]   --->   Operation 3828 'fadd' 'tmp_237' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3829 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_399 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_188" [src/conv1.cpp:54]   --->   Operation 3829 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_399' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3830 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_400 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_197" [src/conv1.cpp:54]   --->   Operation 3830 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_400' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3831 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_401 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_206" [src/conv1.cpp:54]   --->   Operation 3831 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_401' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3832 [1/1] (0.47ns)   --->   "%tmp_242 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_399, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_400, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_401, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 3832 'mux' 'tmp_242' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3833 [2/4] (6.43ns)   --->   "%tmp_253 = fadd i32 %tmp_251, i32 %mul_1_6_2" [src/conv1.cpp:54]   --->   Operation 3833 'fadd' 'tmp_253' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3834 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_423 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_159" [src/conv1.cpp:54]   --->   Operation 3834 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_423' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3835 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_424 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_168" [src/conv1.cpp:54]   --->   Operation 3835 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_424' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3836 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_425 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_177" [src/conv1.cpp:54]   --->   Operation 3836 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_425' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3837 [1/4] (6.43ns)   --->   "%tmp_269 = fadd i32 %tmp_267, i32 %mul_1_7_1" [src/conv1.cpp:54]   --->   Operation 3837 'fadd' 'tmp_269' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3838 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_447 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_130" [src/conv1.cpp:54]   --->   Operation 3838 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_447' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3839 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_448 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_139" [src/conv1.cpp:54]   --->   Operation 3839 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_448' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3840 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_449 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_148" [src/conv1.cpp:54]   --->   Operation 3840 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_449' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3841 [2/4] (6.43ns)   --->   "%tmp_285 = fadd i32 %mul_1_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3841 'fadd' 'tmp_285' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3842 [1/4] (6.43ns)   --->   "%tmp_308 = fadd i32 %tmp_307, i32 %mul_1_1_13" [src/conv1.cpp:54]   --->   Operation 3842 'fadd' 'tmp_308' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3843 [2/4] (6.43ns)   --->   "%tmp_316 = fadd i32 %tmp_315, i32 %mul_1_1_1_6" [src/conv1.cpp:54]   --->   Operation 3843 'fadd' 'tmp_316' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3844 '%tmp_324 = fadd i32 %tmp_323, i32 %mul_1_1_2_6'
ST_47 : Operation 3844 [4/4] (4.67ns)   --->   "%tmp_324 = fadd i32 %tmp_323, i32 %mul_1_1_2_6" [src/conv1.cpp:54]   --->   Operation 3844 'fadd' 'tmp_324' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3845 [1/3] (7.01ns)   --->   "%mul_1_1_2_7 = fmul i32 %select_ln37_28, i32 %tmp_192" [src/conv1.cpp:54]   --->   Operation 3845 'fmul' 'mul_1_1_2_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3846 [3/4] (6.43ns)   --->   "%tmp_331 = fadd i32 %tmp_330, i32 %mul_1_1_3_5" [src/conv1.cpp:54]   --->   Operation 3846 'fadd' 'tmp_331' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3847 [1/3] (7.01ns)   --->   "%mul_1_1_3_6 = fmul i32 %select_ln37_36, i32 %tmp_208" [src/conv1.cpp:54]   --->   Operation 3847 'fmul' 'mul_1_1_3_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3848 [3/4] (6.43ns)   --->   "%tmp_338 = fadd i32 %tmp_337, i32 %mul_1_1_4_4" [src/conv1.cpp:54]   --->   Operation 3848 'fadd' 'tmp_338' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3849 [1/3] (7.01ns)   --->   "%mul_1_1_4_5 = fmul i32 %select_ln37_44, i32 %tmp_224" [src/conv1.cpp:54]   --->   Operation 3849 'fmul' 'mul_1_1_4_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3850 [3/4] (6.43ns)   --->   "%tmp_345 = fadd i32 %tmp_344, i32 %mul_1_1_5_3" [src/conv1.cpp:54]   --->   Operation 3850 'fadd' 'tmp_345' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3851 [2/3] (7.01ns)   --->   "%mul_1_1_5_4 = fmul i32 %select_ln37_52, i32 %tmp_240" [src/conv1.cpp:54]   --->   Operation 3851 'fmul' 'mul_1_1_5_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3852 [2/4] (6.43ns)   --->   "%tmp_352 = fadd i32 %tmp_351, i32 %mul_1_1_6_2" [src/conv1.cpp:54]   --->   Operation 3852 'fadd' 'tmp_352' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3853 [2/3] (7.01ns)   --->   "%mul_1_1_6_3 = fmul i32 %select_ln37_60, i32 %tmp_256" [src/conv1.cpp:54]   --->   Operation 3853 'fmul' 'mul_1_1_6_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3854 [1/4] (6.43ns)   --->   "%tmp_359 = fadd i32 %tmp_358, i32 %mul_1_1_7_1" [src/conv1.cpp:54]   --->   Operation 3854 'fadd' 'tmp_359' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3855 [2/3] (7.01ns)   --->   "%mul_1_1_7_2 = fmul i32 %select_ln37_68, i32 %tmp_272" [src/conv1.cpp:54]   --->   Operation 3855 'fmul' 'mul_1_1_7_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3856 [2/4] (6.43ns)   --->   "%tmp_366 = fadd i32 %mul_1_1_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3856 'fadd' 'tmp_366' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3857 '%mul_1_1_8_1 = fmul i32 %select_ln37_76, i32 %tmp_288'
ST_47 : Operation 3857 [3/3] (5.25ns)   --->   "%mul_1_1_8_1 = fmul i32 %select_ln37_76, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 3857 'fmul' 'mul_1_1_8_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3858 [1/4] (6.43ns)   --->   "%tmp_380 = fadd i32 %tmp_379, i32 %mul_1_2_13" [src/conv1.cpp:54]   --->   Operation 3858 'fadd' 'tmp_380' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3859 [2/4] (6.43ns)   --->   "%tmp_387 = fadd i32 %tmp_386, i32 %mul_1_2_1_6" [src/conv1.cpp:54]   --->   Operation 3859 'fadd' 'tmp_387' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3860 '%tmp_400 = fadd i32 %tmp_399, i32 %mul_1_2_3_5'
ST_47 : Operation 3860 [4/4] (4.67ns)   --->   "%tmp_400 = fadd i32 %tmp_399, i32 %mul_1_2_3_5" [src/conv1.cpp:54]   --->   Operation 3860 'fadd' 'tmp_400' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3861 '%mul_1_2_3_6 = fmul i32 %select_ln37_36, i32 %tmp_210'
ST_47 : Operation 3861 [3/3] (5.25ns)   --->   "%mul_1_2_3_6 = fmul i32 %select_ln37_36, i32 %tmp_210" [src/conv1.cpp:54]   --->   Operation 3861 'fmul' 'mul_1_2_3_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3862 '%tmp_406 = fadd i32 %tmp_405, i32 %mul_1_2_4_4'
ST_47 : Operation 3862 [4/4] (4.67ns)   --->   "%tmp_406 = fadd i32 %tmp_405, i32 %mul_1_2_4_4" [src/conv1.cpp:54]   --->   Operation 3862 'fadd' 'tmp_406' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3863 '%tmp_412 = fadd i32 %tmp_411, i32 %mul_1_2_5_3'
ST_47 : Operation 3863 [4/4] (4.67ns)   --->   "%tmp_412 = fadd i32 %tmp_411, i32 %mul_1_2_5_3" [src/conv1.cpp:54]   --->   Operation 3863 'fadd' 'tmp_412' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3864 [1/3] (7.01ns)   --->   "%mul_1_2_6_2 = fmul i32 %select_ln37_59, i32 %tmp_256" [src/conv1.cpp:54]   --->   Operation 3864 'fmul' 'mul_1_2_6_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3865 [1/4] (6.43ns)   --->   "%tmp_423 = fadd i32 %mul_1_2_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3865 'fadd' 'tmp_423' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3866 [1/3] (7.01ns)   --->   "%mul_1_2_7_1 = fmul i32 %select_ln37_67, i32 %tmp_272" [src/conv1.cpp:54]   --->   Operation 3866 'fmul' 'mul_1_2_7_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3867 [2/3] (7.01ns)   --->   "%mul_1_2_8 = fmul i32 %select_ln37_75, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 3867 'fmul' 'mul_1_2_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3868 '%mul_1_1_1_8 = fmul i32 %select_ln37_20, i32 %tmp_438'
ST_47 : Operation 3868 [3/3] (5.25ns)   --->   "%mul_1_1_1_8 = fmul i32 %select_ln37_20, i32 %tmp_438" [src/conv1.cpp:54]   --->   Operation 3868 'fmul' 'mul_1_1_1_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3869 [2/3] (7.01ns)   --->   "%mul_1_2_1_7 = fmul i32 %select_ln37_19, i32 %tmp_438" [src/conv1.cpp:54]   --->   Operation 3869 'fmul' 'mul_1_2_1_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3870 '%mul_1_2_15 = fmul i32 %select_ln37_11, i32 %tmp_446'
ST_47 : Operation 3870 [3/3] (5.25ns)   --->   "%mul_1_2_15 = fmul i32 %select_ln37_11, i32 %tmp_446" [src/conv1.cpp:54]   --->   Operation 3870 'fmul' 'mul_1_2_15' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.01>
ST_48 : Operation 3871 [1/1] (0.76ns)   --->   "%empty_412 = add i8 %empty_358, i8 53" [src/conv1.cpp:37]   --->   Operation 3871 'add' 'empty_412' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3872 [1/1] (0.00ns)   --->   "%p_cast64 = zext i8 %empty_412" [src/conv1.cpp:37]   --->   Operation 3872 'zext' 'p_cast64' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3873 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast64" [src/conv1.cpp:37]   --->   Operation 3873 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3874 [1/1] (0.76ns)   --->   "%empty_434 = add i8 %empty_358, i8 76" [src/conv1.cpp:37]   --->   Operation 3874 'add' 'empty_434' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3875 [1/1] (0.00ns)   --->   "%p_cast86 = zext i8 %empty_434" [src/conv1.cpp:37]   --->   Operation 3875 'zext' 'p_cast86' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3876 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast86" [src/conv1.cpp:37]   --->   Operation 3876 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3877 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast64" [src/conv1.cpp:37]   --->   Operation 3877 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3878 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast86" [src/conv1.cpp:37]   --->   Operation 3878 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3879 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast64" [src/conv1.cpp:37]   --->   Operation 3879 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3880 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast86" [src/conv1.cpp:37]   --->   Operation 3880 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_76' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3881 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54" [src/conv1.cpp:37]   --->   Operation 3881 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3882 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54" [src/conv1.cpp:37]   --->   Operation 3882 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3883 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_53 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_54" [src/conv1.cpp:37]   --->   Operation 3883 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_53' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3884 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61" [src/conv1.cpp:37]   --->   Operation 3884 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3885 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61" [src/conv1.cpp:37]   --->   Operation 3885 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3886 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_60 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_61" [src/conv1.cpp:37]   --->   Operation 3886 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_60' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3887 [1/1] (0.47ns)   --->   "%tmp_111 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_60, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3887 'mux' 'tmp_111' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3888 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69" [src/conv1.cpp:37]   --->   Operation 3888 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3889 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69" [src/conv1.cpp:37]   --->   Operation 3889 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3890 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_68 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_69" [src/conv1.cpp:37]   --->   Operation 3890 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_68' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3891 [1/1] (0.47ns)   --->   "%tmp_119 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_68, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3891 'mux' 'tmp_119' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3892 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76" [src/conv1.cpp:37]   --->   Operation 3892 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3893 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76" [src/conv1.cpp:37]   --->   Operation 3893 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3894 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_76 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_76" [src/conv1.cpp:37]   --->   Operation 3894 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_76' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3895 [1/1] (0.76ns)   --->   "%empty_508 = add i8 %empty_448, i8 60" [src/conv1.cpp:37]   --->   Operation 3895 'add' 'empty_508' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3896 [1/1] (0.00ns)   --->   "%p_cast151 = zext i8 %empty_508" [src/conv1.cpp:37]   --->   Operation 3896 'zext' 'p_cast151' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3897 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast151" [src/conv1.cpp:37]   --->   Operation 3897 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3898 [1/1] (0.76ns)   --->   "%empty_516 = add i8 %empty_448, i8 68" [src/conv1.cpp:37]   --->   Operation 3898 'add' 'empty_516' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3899 [1/1] (0.00ns)   --->   "%p_cast159 = zext i8 %empty_516" [src/conv1.cpp:37]   --->   Operation 3899 'zext' 'p_cast159' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3900 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast159" [src/conv1.cpp:37]   --->   Operation 3900 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3901 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast151" [src/conv1.cpp:37]   --->   Operation 3901 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3902 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast159" [src/conv1.cpp:37]   --->   Operation 3902 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3903 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_141 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast151" [src/conv1.cpp:37]   --->   Operation 3903 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_141' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3904 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_149 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast159" [src/conv1.cpp:37]   --->   Operation 3904 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_149' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_48 : Operation 3905 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125" [src/conv1.cpp:37]   --->   Operation 3905 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3906 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125" [src/conv1.cpp:37]   --->   Operation 3906 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3907 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_125 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_125" [src/conv1.cpp:37]   --->   Operation 3907 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_125' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3908 [1/1] (0.47ns)   --->   "%tmp_175_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_125, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3908 'mux' 'tmp_175_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3909 [1/1] (0.44ns)   --->   "%select_ln37_47 = select i1 %icmp_ln40, i32 %tmp_175_mid1, i32 %tmp_95" [src/conv1.cpp:37]   --->   Operation 3909 'select' 'select_ln37_47' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 3910 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133" [src/conv1.cpp:37]   --->   Operation 3910 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3911 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133" [src/conv1.cpp:37]   --->   Operation 3911 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3912 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_133 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_133" [src/conv1.cpp:37]   --->   Operation 3912 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_133' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3913 [1/1] (0.47ns)   --->   "%tmp_183_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_133, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 3913 'mux' 'tmp_183_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3914 [1/1] (0.44ns)   --->   "%select_ln37_55 = select i1 %icmp_ln40, i32 %tmp_183_mid1, i32 %tmp_103" [src/conv1.cpp:37]   --->   Operation 3914 'select' 'select_ln37_55' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 3915 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141" [src/conv1.cpp:37]   --->   Operation 3915 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3916 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141" [src/conv1.cpp:37]   --->   Operation 3916 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3917 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_141 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_141" [src/conv1.cpp:37]   --->   Operation 3917 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_141' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3918 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149" [src/conv1.cpp:37]   --->   Operation 3918 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3919 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149" [src/conv1.cpp:37]   --->   Operation 3919 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3920 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_149 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_149" [src/conv1.cpp:37]   --->   Operation 3920 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_149' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_48 : Operation 3921 [1/1] (0.79ns)   --->   "%add_ln54_65 = add i11 %mul_ln40, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 3921 'add' 'add_ln54_65' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3922 [1/1] (0.00ns)   --->   "%zext_ln54_87 = zext i11 %add_ln54_65" [src/conv1.cpp:54]   --->   Operation 3922 'zext' 'zext_ln54_87' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 3923 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_101 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_87" [src/conv1.cpp:54]   --->   Operation 3923 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_101' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 3924 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_110 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_87" [src/conv1.cpp:54]   --->   Operation 3924 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_110' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 3925 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_119 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_87" [src/conv1.cpp:54]   --->   Operation 3925 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_119' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 3926 [3/4] (6.43ns)   --->   "%tmp_154 = fadd i32 %tmp_152, i32 %mul_1_14" [src/conv1.cpp:54]   --->   Operation 3926 'fadd' 'tmp_154' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3927 '%tmp_173 = fadd i32 %tmp_171, i32 %mul_1_1259_7'
ST_48 : Operation 3927 [4/4] (4.67ns)   --->   "%tmp_173 = fadd i32 %tmp_171, i32 %mul_1_1259_7" [src/conv1.cpp:54]   --->   Operation 3927 'fadd' 'tmp_173' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3928 [3/4] (6.43ns)   --->   "%tmp_189 = fadd i32 %tmp_187, i32 %mul_1_2281_6" [src/conv1.cpp:54]   --->   Operation 3928 'fadd' 'tmp_189' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3929 [2/3] (7.01ns)   --->   "%mul_1_2281_8 = fmul i32 %select_ln37_29, i32 %tmp_192" [src/conv1.cpp:54]   --->   Operation 3929 'fmul' 'mul_1_2281_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3930 [2/4] (6.43ns)   --->   "%tmp_205 = fadd i32 %tmp_203, i32 %mul_1_3_5" [src/conv1.cpp:54]   --->   Operation 3930 'fadd' 'tmp_205' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3931 '%mul_1_3_7 = fmul i32 %select_ln37_37, i32 %tmp_208'
ST_48 : Operation 3931 [3/3] (5.25ns)   --->   "%mul_1_3_7 = fmul i32 %select_ln37_37, i32 %tmp_208" [src/conv1.cpp:54]   --->   Operation 3931 'fmul' 'mul_1_3_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3932 [2/4] (6.43ns)   --->   "%tmp_221 = fadd i32 %tmp_219, i32 %mul_1_4_4" [src/conv1.cpp:54]   --->   Operation 3932 'fadd' 'tmp_221' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3933 '%mul_1_4_6 = fmul i32 %select_ln37_45, i32 %tmp_224'
ST_48 : Operation 3933 [3/3] (5.25ns)   --->   "%mul_1_4_6 = fmul i32 %select_ln37_45, i32 %tmp_224" [src/conv1.cpp:54]   --->   Operation 3933 'fmul' 'mul_1_4_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3934 [2/4] (6.43ns)   --->   "%tmp_237 = fadd i32 %tmp_235, i32 %mul_1_5_3" [src/conv1.cpp:54]   --->   Operation 3934 'fadd' 'tmp_237' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3935 '%mul_1_5_5 = fmul i32 %select_ln37_53, i32 %tmp_240'
ST_48 : Operation 3935 [3/3] (5.25ns)   --->   "%mul_1_5_5 = fmul i32 %select_ln37_53, i32 %tmp_240" [src/conv1.cpp:54]   --->   Operation 3935 'fmul' 'mul_1_5_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3936 [1/4] (6.43ns)   --->   "%tmp_253 = fadd i32 %tmp_251, i32 %mul_1_6_2" [src/conv1.cpp:54]   --->   Operation 3936 'fadd' 'tmp_253' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3937 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_423 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_159" [src/conv1.cpp:54]   --->   Operation 3937 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_423' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3938 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_424 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_168" [src/conv1.cpp:54]   --->   Operation 3938 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_424' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3939 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_425 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_177" [src/conv1.cpp:54]   --->   Operation 3939 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_425' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3940 [1/1] (0.47ns)   --->   "%tmp_258 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_423, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_424, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_425, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 3940 'mux' 'tmp_258' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3941 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_447 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_130" [src/conv1.cpp:54]   --->   Operation 3941 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_447' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3942 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_448 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_139" [src/conv1.cpp:54]   --->   Operation 3942 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_448' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3943 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_449 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_148" [src/conv1.cpp:54]   --->   Operation 3943 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_449' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3944 [1/1] (0.47ns)   --->   "%tmp_274 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_447, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_448, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_449, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 3944 'mux' 'tmp_274' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3945 [1/4] (6.43ns)   --->   "%tmp_285 = fadd i32 %mul_1_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3945 'fadd' 'tmp_285' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3946 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_471 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_101" [src/conv1.cpp:54]   --->   Operation 3946 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_471' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3947 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_472 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_110" [src/conv1.cpp:54]   --->   Operation 3947 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_472' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3948 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_473 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_119" [src/conv1.cpp:54]   --->   Operation 3948 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_473' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3949 '%tmp_309 = fadd i32 %tmp_308, i32 %mul_1_1_14'
ST_48 : Operation 3949 [4/4] (4.67ns)   --->   "%tmp_309 = fadd i32 %tmp_308, i32 %mul_1_1_14" [src/conv1.cpp:54]   --->   Operation 3949 'fadd' 'tmp_309' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3950 [1/1] (0.79ns)   --->   "%add_ln54_113 = add i11 %mul_ln54_25, i11 %zext_ln54_144" [src/conv1.cpp:54]   --->   Operation 3950 'add' 'add_ln54_113' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3951 [1/1] (0.00ns)   --->   "%zext_ln54_147 = zext i11 %add_ln54_113" [src/conv1.cpp:54]   --->   Operation 3951 'zext' 'zext_ln54_147' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 3952 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_491 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_147" [src/conv1.cpp:54]   --->   Operation 3952 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_491' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 3953 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_500 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_147" [src/conv1.cpp:54]   --->   Operation 3953 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_500' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 3954 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_509 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_147" [src/conv1.cpp:54]   --->   Operation 3954 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_509' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 3955 [1/4] (6.43ns)   --->   "%tmp_316 = fadd i32 %tmp_315, i32 %mul_1_1_1_6" [src/conv1.cpp:54]   --->   Operation 3955 'fadd' 'tmp_316' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3956 [3/4] (6.43ns)   --->   "%tmp_324 = fadd i32 %tmp_323, i32 %mul_1_1_2_6" [src/conv1.cpp:54]   --->   Operation 3956 'fadd' 'tmp_324' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3957 [2/4] (6.43ns)   --->   "%tmp_331 = fadd i32 %tmp_330, i32 %mul_1_1_3_5" [src/conv1.cpp:54]   --->   Operation 3957 'fadd' 'tmp_331' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3958 [2/4] (6.43ns)   --->   "%tmp_338 = fadd i32 %tmp_337, i32 %mul_1_1_4_4" [src/conv1.cpp:54]   --->   Operation 3958 'fadd' 'tmp_338' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3959 [2/4] (6.43ns)   --->   "%tmp_345 = fadd i32 %tmp_344, i32 %mul_1_1_5_3" [src/conv1.cpp:54]   --->   Operation 3959 'fadd' 'tmp_345' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3960 [1/3] (7.01ns)   --->   "%mul_1_1_5_4 = fmul i32 %select_ln37_52, i32 %tmp_240" [src/conv1.cpp:54]   --->   Operation 3960 'fmul' 'mul_1_1_5_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3961 [1/4] (6.43ns)   --->   "%tmp_352 = fadd i32 %tmp_351, i32 %mul_1_1_6_2" [src/conv1.cpp:54]   --->   Operation 3961 'fadd' 'tmp_352' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3962 [1/3] (7.01ns)   --->   "%mul_1_1_6_3 = fmul i32 %select_ln37_60, i32 %tmp_256" [src/conv1.cpp:54]   --->   Operation 3962 'fmul' 'mul_1_1_6_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3963 [1/3] (7.01ns)   --->   "%mul_1_1_7_2 = fmul i32 %select_ln37_68, i32 %tmp_272" [src/conv1.cpp:54]   --->   Operation 3963 'fmul' 'mul_1_1_7_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3964 [1/4] (6.43ns)   --->   "%tmp_366 = fadd i32 %mul_1_1_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3964 'fadd' 'tmp_366' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3965 [2/3] (7.01ns)   --->   "%mul_1_1_8_1 = fmul i32 %select_ln37_76, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 3965 'fmul' 'mul_1_1_8_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3966 [1/4] (6.43ns)   --->   "%tmp_387 = fadd i32 %tmp_386, i32 %mul_1_2_1_6" [src/conv1.cpp:54]   --->   Operation 3966 'fadd' 'tmp_387' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3967 '%tmp_394 = fadd i32 %tmp_393, i32 %mul_1_2_2_6'
ST_48 : Operation 3967 [4/4] (4.67ns)   --->   "%tmp_394 = fadd i32 %tmp_393, i32 %mul_1_2_2_6" [src/conv1.cpp:54]   --->   Operation 3967 'fadd' 'tmp_394' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3968 [3/4] (6.43ns)   --->   "%tmp_400 = fadd i32 %tmp_399, i32 %mul_1_2_3_5" [src/conv1.cpp:54]   --->   Operation 3968 'fadd' 'tmp_400' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3969 [2/3] (7.01ns)   --->   "%mul_1_2_3_6 = fmul i32 %select_ln37_36, i32 %tmp_210" [src/conv1.cpp:54]   --->   Operation 3969 'fmul' 'mul_1_2_3_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3970 [3/4] (6.43ns)   --->   "%tmp_406 = fadd i32 %tmp_405, i32 %mul_1_2_4_4" [src/conv1.cpp:54]   --->   Operation 3970 'fadd' 'tmp_406' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3971 '%mul_1_2_4_5 = fmul i32 %select_ln37_44, i32 %tmp_226'
ST_48 : Operation 3971 [3/3] (5.25ns)   --->   "%mul_1_2_4_5 = fmul i32 %select_ln37_44, i32 %tmp_226" [src/conv1.cpp:54]   --->   Operation 3971 'fmul' 'mul_1_2_4_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3972 [3/4] (6.43ns)   --->   "%tmp_412 = fadd i32 %tmp_411, i32 %mul_1_2_5_3" [src/conv1.cpp:54]   --->   Operation 3972 'fadd' 'tmp_412' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3973 '%mul_1_2_5_4 = fmul i32 %select_ln37_52, i32 %tmp_242'
ST_48 : Operation 3973 [3/3] (5.25ns)   --->   "%mul_1_2_5_4 = fmul i32 %select_ln37_52, i32 %tmp_242" [src/conv1.cpp:54]   --->   Operation 3973 'fmul' 'mul_1_2_5_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3974 '%tmp_418 = fadd i32 %tmp_417, i32 %mul_1_2_6_2'
ST_48 : Operation 3974 [4/4] (4.67ns)   --->   "%tmp_418 = fadd i32 %tmp_417, i32 %mul_1_2_6_2" [src/conv1.cpp:54]   --->   Operation 3974 'fadd' 'tmp_418' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3975 '%tmp_424 = fadd i32 %tmp_423, i32 %mul_1_2_7_1'
ST_48 : Operation 3975 [4/4] (4.67ns)   --->   "%tmp_424 = fadd i32 %tmp_423, i32 %mul_1_2_7_1" [src/conv1.cpp:54]   --->   Operation 3975 'fadd' 'tmp_424' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3976 [1/3] (7.01ns)   --->   "%mul_1_2_8 = fmul i32 %select_ln37_75, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 3976 'fmul' 'mul_1_2_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3977 '%tmp_27 = fadd i32 %tmp_380, i32 %mul_1_2_14'
ST_48 : Operation 3977 [4/4] (4.67ns)   --->   "%tmp_27 = fadd i32 %tmp_380, i32 %mul_1_2_14" [src/conv1.cpp:54]   --->   Operation 3977 'fadd' 'tmp_27' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3978 [2/3] (7.01ns)   --->   "%mul_1_1_1_8 = fmul i32 %select_ln37_20, i32 %tmp_438" [src/conv1.cpp:54]   --->   Operation 3978 'fmul' 'mul_1_1_1_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3979 [1/3] (7.01ns)   --->   "%mul_1_2_1_7 = fmul i32 %select_ln37_19, i32 %tmp_438" [src/conv1.cpp:54]   --->   Operation 3979 'fmul' 'mul_1_2_1_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3980 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_549 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_491" [src/conv1.cpp:54]   --->   Operation 3980 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_549' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3981 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_550 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_500" [src/conv1.cpp:54]   --->   Operation 3981 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_550' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3982 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_551 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_509" [src/conv1.cpp:54]   --->   Operation 3982 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_551' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3983 [2/3] (7.01ns)   --->   "%mul_1_2_15 = fmul i32 %select_ln37_11, i32 %tmp_446" [src/conv1.cpp:54]   --->   Operation 3983 'fmul' 'mul_1_2_15' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.01>
ST_49 : Operation 3984 [1/1] (0.76ns)   --->   "%empty_420 = add i8 %empty_358, i8 61" [src/conv1.cpp:37]   --->   Operation 3984 'add' 'empty_420' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3985 [1/1] (0.00ns)   --->   "%p_cast72 = zext i8 %empty_420" [src/conv1.cpp:37]   --->   Operation 3985 'zext' 'p_cast72' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 3986 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast72" [src/conv1.cpp:37]   --->   Operation 3986 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 3987 [1/1] (0.76ns)   --->   "%empty_428 = add i8 %empty_358, i8 69" [src/conv1.cpp:37]   --->   Operation 3987 'add' 'empty_428' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3988 [1/1] (0.00ns)   --->   "%p_cast80 = zext i8 %empty_428" [src/conv1.cpp:37]   --->   Operation 3988 'zext' 'p_cast80' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 3989 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast80" [src/conv1.cpp:37]   --->   Operation 3989 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 3990 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast72" [src/conv1.cpp:37]   --->   Operation 3990 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 3991 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast80" [src/conv1.cpp:37]   --->   Operation 3991 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 3992 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast72" [src/conv1.cpp:37]   --->   Operation 3992 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_62' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 3993 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast80" [src/conv1.cpp:37]   --->   Operation 3993 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_70' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 3994 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54" [src/conv1.cpp:37]   --->   Operation 3994 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3995 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54" [src/conv1.cpp:37]   --->   Operation 3995 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3996 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_53 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_54" [src/conv1.cpp:37]   --->   Operation 3996 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_53' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3997 [1/1] (0.47ns)   --->   "%tmp_104 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_53, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 3997 'mux' 'tmp_104' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3998 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62" [src/conv1.cpp:37]   --->   Operation 3998 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 3999 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62" [src/conv1.cpp:37]   --->   Operation 3999 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4000 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_61 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_62" [src/conv1.cpp:37]   --->   Operation 4000 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_61' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4001 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70" [src/conv1.cpp:37]   --->   Operation 4001 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4002 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70" [src/conv1.cpp:37]   --->   Operation 4002 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4003 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_69 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_70" [src/conv1.cpp:37]   --->   Operation 4003 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_69' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4004 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76" [src/conv1.cpp:37]   --->   Operation 4004 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4005 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76" [src/conv1.cpp:37]   --->   Operation 4005 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4006 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_76 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_76" [src/conv1.cpp:37]   --->   Operation 4006 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_76' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4007 [1/1] (0.47ns)   --->   "%tmp_127 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_76, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 4007 'mux' 'tmp_127' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4008 [1/1] (0.76ns)   --->   "%empty_501 = add i8 %empty_448, i8 53" [src/conv1.cpp:37]   --->   Operation 4008 'add' 'empty_501' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4009 [1/1] (0.00ns)   --->   "%p_cast144 = zext i8 %empty_501" [src/conv1.cpp:37]   --->   Operation 4009 'zext' 'p_cast144' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 4010 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast144" [src/conv1.cpp:37]   --->   Operation 4010 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 4011 [1/1] (0.76ns)   --->   "%empty_524 = add i8 %empty_448, i8 76" [src/conv1.cpp:37]   --->   Operation 4011 'add' 'empty_524' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4012 [1/1] (0.00ns)   --->   "%p_cast167 = zext i8 %empty_524" [src/conv1.cpp:37]   --->   Operation 4012 'zext' 'p_cast167' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 4013 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast167" [src/conv1.cpp:37]   --->   Operation 4013 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 4014 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast144" [src/conv1.cpp:37]   --->   Operation 4014 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 4015 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast167" [src/conv1.cpp:37]   --->   Operation 4015 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 4016 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_134 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast144" [src/conv1.cpp:37]   --->   Operation 4016 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_134' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 4017 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_157 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast167" [src/conv1.cpp:37]   --->   Operation 4017 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_157' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 4018 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134" [src/conv1.cpp:37]   --->   Operation 4018 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4019 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134" [src/conv1.cpp:37]   --->   Operation 4019 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4020 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_134 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_134" [src/conv1.cpp:37]   --->   Operation 4020 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_134' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4021 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141" [src/conv1.cpp:37]   --->   Operation 4021 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4022 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141" [src/conv1.cpp:37]   --->   Operation 4022 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4023 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_141 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_141" [src/conv1.cpp:37]   --->   Operation 4023 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_141' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4024 [1/1] (0.47ns)   --->   "%tmp_191_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_141, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4024 'mux' 'tmp_191_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4025 [1/1] (0.44ns)   --->   "%select_ln37_63 = select i1 %icmp_ln40, i32 %tmp_191_mid1, i32 %tmp_111" [src/conv1.cpp:37]   --->   Operation 4025 'select' 'select_ln37_63' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 4026 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149" [src/conv1.cpp:37]   --->   Operation 4026 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4027 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149" [src/conv1.cpp:37]   --->   Operation 4027 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4028 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_149 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_149" [src/conv1.cpp:37]   --->   Operation 4028 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_149' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4029 [1/1] (0.47ns)   --->   "%tmp_199_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_149, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4029 'mux' 'tmp_199_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4030 [1/1] (0.44ns)   --->   "%select_ln37_71 = select i1 %icmp_ln40, i32 %tmp_199_mid1, i32 %tmp_119" [src/conv1.cpp:37]   --->   Operation 4030 'select' 'select_ln37_71' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 4031 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157" [src/conv1.cpp:37]   --->   Operation 4031 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4032 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157" [src/conv1.cpp:37]   --->   Operation 4032 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4033 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_157 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_157" [src/conv1.cpp:37]   --->   Operation 4033 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_157' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_49 : Operation 4034 [2/4] (6.43ns)   --->   "%tmp_154 = fadd i32 %tmp_152, i32 %mul_1_14" [src/conv1.cpp:54]   --->   Operation 4034 'fadd' 'tmp_154' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4035 [1/1] (0.79ns)   --->   "%add_ln54_106 = add i11 %mul_ln54_27, i11 %zext_ln54_133" [src/conv1.cpp:54]   --->   Operation 4035 'add' 'add_ln54_106' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4036 [1/1] (0.00ns)   --->   "%zext_ln54_138 = zext i11 %add_ln54_106" [src/conv1.cpp:54]   --->   Operation 4036 'zext' 'zext_ln54_138' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 4037 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_247 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_138" [src/conv1.cpp:54]   --->   Operation 4037 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_247' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 4038 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_256 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_138" [src/conv1.cpp:54]   --->   Operation 4038 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_256' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 4039 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_265 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_138" [src/conv1.cpp:54]   --->   Operation 4039 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_265' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 4040 [3/4] (6.43ns)   --->   "%tmp_173 = fadd i32 %tmp_171, i32 %mul_1_1259_7" [src/conv1.cpp:54]   --->   Operation 4040 'fadd' 'tmp_173' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4041 [2/4] (6.43ns)   --->   "%tmp_189 = fadd i32 %tmp_187, i32 %mul_1_2281_6" [src/conv1.cpp:54]   --->   Operation 4041 'fadd' 'tmp_189' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4042 [1/3] (7.01ns)   --->   "%mul_1_2281_8 = fmul i32 %select_ln37_29, i32 %tmp_192" [src/conv1.cpp:54]   --->   Operation 4042 'fmul' 'mul_1_2281_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4043 [1/4] (6.43ns)   --->   "%tmp_205 = fadd i32 %tmp_203, i32 %mul_1_3_5" [src/conv1.cpp:54]   --->   Operation 4043 'fadd' 'tmp_205' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4044 [2/3] (7.01ns)   --->   "%mul_1_3_7 = fmul i32 %select_ln37_37, i32 %tmp_208" [src/conv1.cpp:54]   --->   Operation 4044 'fmul' 'mul_1_3_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4045 [1/4] (6.43ns)   --->   "%tmp_221 = fadd i32 %tmp_219, i32 %mul_1_4_4" [src/conv1.cpp:54]   --->   Operation 4045 'fadd' 'tmp_221' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4046 [2/3] (7.01ns)   --->   "%mul_1_4_6 = fmul i32 %select_ln37_45, i32 %tmp_224" [src/conv1.cpp:54]   --->   Operation 4046 'fmul' 'mul_1_4_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4047 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_378 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_247" [src/conv1.cpp:54]   --->   Operation 4047 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_378' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 4048 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_379 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_256" [src/conv1.cpp:54]   --->   Operation 4048 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_379' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 4049 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_380 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_265" [src/conv1.cpp:54]   --->   Operation 4049 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_380' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 4050 [1/4] (6.43ns)   --->   "%tmp_237 = fadd i32 %tmp_235, i32 %mul_1_5_3" [src/conv1.cpp:54]   --->   Operation 4050 'fadd' 'tmp_237' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4051 [2/3] (7.01ns)   --->   "%mul_1_5_5 = fmul i32 %select_ln37_53, i32 %tmp_240" [src/conv1.cpp:54]   --->   Operation 4051 'fmul' 'mul_1_5_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 4052 '%mul_1_6_4 = fmul i32 %select_ln37_61, i32 %tmp_256'
ST_49 : Operation 4052 [3/3] (5.25ns)   --->   "%mul_1_6_4 = fmul i32 %select_ln37_61, i32 %tmp_256" [src/conv1.cpp:54]   --->   Operation 4052 'fmul' 'mul_1_6_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 4053 '%tmp_271 = fadd i32 %tmp_269, i32 %mul_1_7_2'
ST_49 : Operation 4053 [4/4] (4.67ns)   --->   "%tmp_271 = fadd i32 %tmp_269, i32 %mul_1_7_2" [src/conv1.cpp:54]   --->   Operation 4053 'fadd' 'tmp_271' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 4054 '%mul_1_7_3 = fmul i32 %select_ln37_69, i32 %tmp_272'
ST_49 : Operation 4054 [3/3] (5.25ns)   --->   "%mul_1_7_3 = fmul i32 %select_ln37_69, i32 %tmp_272" [src/conv1.cpp:54]   --->   Operation 4054 'fmul' 'mul_1_7_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 4055 '%tmp_287 = fadd i32 %tmp_285, i32 %mul_1_8_1'
ST_49 : Operation 4055 [4/4] (4.67ns)   --->   "%tmp_287 = fadd i32 %tmp_285, i32 %mul_1_8_1" [src/conv1.cpp:54]   --->   Operation 4055 'fadd' 'tmp_287' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 4056 '%mul_1_8_2 = fmul i32 %select_ln37_77, i32 %tmp_288'
ST_49 : Operation 4056 [3/3] (5.25ns)   --->   "%mul_1_8_2 = fmul i32 %select_ln37_77, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 4056 'fmul' 'mul_1_8_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4057 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_471 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_101" [src/conv1.cpp:54]   --->   Operation 4057 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_471' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 4058 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_472 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_110" [src/conv1.cpp:54]   --->   Operation 4058 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_472' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 4059 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_473 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_119" [src/conv1.cpp:54]   --->   Operation 4059 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_473' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 4060 [1/1] (0.47ns)   --->   "%tmp_290 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_471, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_472, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_473, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 4060 'mux' 'tmp_290' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4061 [3/4] (6.43ns)   --->   "%tmp_309 = fadd i32 %tmp_308, i32 %mul_1_1_14" [src/conv1.cpp:54]   --->   Operation 4061 'fadd' 'tmp_309' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 4062 '%tmp_317 = fadd i32 %tmp_316, i32 %mul_1_1_1_7'
ST_49 : Operation 4062 [4/4] (4.67ns)   --->   "%tmp_317 = fadd i32 %tmp_316, i32 %mul_1_1_1_7" [src/conv1.cpp:54]   --->   Operation 4062 'fadd' 'tmp_317' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4063 [2/4] (6.43ns)   --->   "%tmp_324 = fadd i32 %tmp_323, i32 %mul_1_1_2_6" [src/conv1.cpp:54]   --->   Operation 4063 'fadd' 'tmp_324' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4064 [1/4] (6.43ns)   --->   "%tmp_331 = fadd i32 %tmp_330, i32 %mul_1_1_3_5" [src/conv1.cpp:54]   --->   Operation 4064 'fadd' 'tmp_331' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4065 [1/4] (6.43ns)   --->   "%tmp_338 = fadd i32 %tmp_337, i32 %mul_1_1_4_4" [src/conv1.cpp:54]   --->   Operation 4065 'fadd' 'tmp_338' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4066 [1/4] (6.43ns)   --->   "%tmp_345 = fadd i32 %tmp_344, i32 %mul_1_1_5_3" [src/conv1.cpp:54]   --->   Operation 4066 'fadd' 'tmp_345' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 4067 '%tmp_360 = fadd i32 %tmp_359, i32 %mul_1_1_7_2'
ST_49 : Operation 4067 [4/4] (4.67ns)   --->   "%tmp_360 = fadd i32 %tmp_359, i32 %mul_1_1_7_2" [src/conv1.cpp:54]   --->   Operation 4067 'fadd' 'tmp_360' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4068 [1/3] (7.01ns)   --->   "%mul_1_1_8_1 = fmul i32 %select_ln37_76, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 4068 'fmul' 'mul_1_1_8_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4069 [1/1] (0.79ns)   --->   "%add_ln54_121 = add i11 %mul_ln54_1, i11 %zext_ln54_155" [src/conv1.cpp:54]   --->   Operation 4069 'add' 'add_ln54_121' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4070 [1/1] (0.00ns)   --->   "%zext_ln54_157 = zext i11 %add_ln54_121" [src/conv1.cpp:54]   --->   Operation 4070 'zext' 'zext_ln54_157' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 4071 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_517 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_157" [src/conv1.cpp:54]   --->   Operation 4071 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_517' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 4072 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_526 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_157" [src/conv1.cpp:54]   --->   Operation 4072 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_526' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 4073 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_535 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_157" [src/conv1.cpp:54]   --->   Operation 4073 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_535' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 4074 [3/4] (6.43ns)   --->   "%tmp_394 = fadd i32 %tmp_393, i32 %mul_1_2_2_6" [src/conv1.cpp:54]   --->   Operation 4074 'fadd' 'tmp_394' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4075 [2/4] (6.43ns)   --->   "%tmp_400 = fadd i32 %tmp_399, i32 %mul_1_2_3_5" [src/conv1.cpp:54]   --->   Operation 4075 'fadd' 'tmp_400' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4076 [1/3] (7.01ns)   --->   "%mul_1_2_3_6 = fmul i32 %select_ln37_36, i32 %tmp_210" [src/conv1.cpp:54]   --->   Operation 4076 'fmul' 'mul_1_2_3_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4077 [2/4] (6.43ns)   --->   "%tmp_406 = fadd i32 %tmp_405, i32 %mul_1_2_4_4" [src/conv1.cpp:54]   --->   Operation 4077 'fadd' 'tmp_406' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4078 [2/3] (7.01ns)   --->   "%mul_1_2_4_5 = fmul i32 %select_ln37_44, i32 %tmp_226" [src/conv1.cpp:54]   --->   Operation 4078 'fmul' 'mul_1_2_4_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4079 [2/4] (6.43ns)   --->   "%tmp_412 = fadd i32 %tmp_411, i32 %mul_1_2_5_3" [src/conv1.cpp:54]   --->   Operation 4079 'fadd' 'tmp_412' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4080 [2/3] (7.01ns)   --->   "%mul_1_2_5_4 = fmul i32 %select_ln37_52, i32 %tmp_242" [src/conv1.cpp:54]   --->   Operation 4080 'fmul' 'mul_1_2_5_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4081 [3/4] (6.43ns)   --->   "%tmp_418 = fadd i32 %tmp_417, i32 %mul_1_2_6_2" [src/conv1.cpp:54]   --->   Operation 4081 'fadd' 'tmp_418' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 4082 '%mul_1_2_6_3 = fmul i32 %select_ln37_60, i32 %tmp_258'
ST_49 : Operation 4082 [3/3] (5.25ns)   --->   "%mul_1_2_6_3 = fmul i32 %select_ln37_60, i32 %tmp_258" [src/conv1.cpp:54]   --->   Operation 4082 'fmul' 'mul_1_2_6_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4083 [3/4] (6.43ns)   --->   "%tmp_424 = fadd i32 %tmp_423, i32 %mul_1_2_7_1" [src/conv1.cpp:54]   --->   Operation 4083 'fadd' 'tmp_424' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 4084 '%mul_1_2_7_2 = fmul i32 %select_ln37_68, i32 %tmp_274'
ST_49 : Operation 4084 [3/3] (5.25ns)   --->   "%mul_1_2_7_2 = fmul i32 %select_ln37_68, i32 %tmp_274" [src/conv1.cpp:54]   --->   Operation 4084 'fmul' 'mul_1_2_7_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 4085 '%tmp_430 = fadd i32 %mul_1_2_8, i32 0'
ST_49 : Operation 4085 [4/4] (4.67ns)   --->   "%tmp_430 = fadd i32 %mul_1_2_8, i32 0" [src/conv1.cpp:54]   --->   Operation 4085 'fadd' 'tmp_430' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4086 [3/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_380, i32 %mul_1_2_14" [src/conv1.cpp:54]   --->   Operation 4086 'fadd' 'tmp_27' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4087 [1/3] (7.01ns)   --->   "%mul_1_1_1_8 = fmul i32 %select_ln37_20, i32 %tmp_438" [src/conv1.cpp:54]   --->   Operation 4087 'fmul' 'mul_1_1_1_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 4088 '%tmp_29 = fadd i32 %tmp_387, i32 %mul_1_2_1_7'
ST_49 : Operation 4088 [4/4] (4.67ns)   --->   "%tmp_29 = fadd i32 %tmp_387, i32 %mul_1_2_1_7" [src/conv1.cpp:54]   --->   Operation 4088 'fadd' 'tmp_29' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4089 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_549 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_491" [src/conv1.cpp:54]   --->   Operation 4089 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_549' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 4090 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_550 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_500" [src/conv1.cpp:54]   --->   Operation 4090 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_550' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 4091 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_551 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_509" [src/conv1.cpp:54]   --->   Operation 4091 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_551' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 4092 [1/1] (0.47ns)   --->   "%tmp_439 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_549, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_550, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_551, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 4092 'mux' 'tmp_439' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4093 [1/3] (7.01ns)   --->   "%mul_1_2_15 = fmul i32 %select_ln37_11, i32 %tmp_446" [src/conv1.cpp:54]   --->   Operation 4093 'fmul' 'mul_1_2_15' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4094 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_573 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_517" [src/conv1.cpp:54]   --->   Operation 4094 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_573' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 4095 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_574 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_526" [src/conv1.cpp:54]   --->   Operation 4095 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_574' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 4096 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_575 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_535" [src/conv1.cpp:54]   --->   Operation 4096 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_575' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 50 <SV = 49> <Delay = 7.01>
ST_50 : Operation 4097 [1/1] (0.76ns)   --->   "%empty_421 = add i8 %empty_358, i8 62" [src/conv1.cpp:37]   --->   Operation 4097 'add' 'empty_421' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4098 [1/1] (0.00ns)   --->   "%p_cast73 = zext i8 %empty_421" [src/conv1.cpp:37]   --->   Operation 4098 'zext' 'p_cast73' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4099 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast73" [src/conv1.cpp:37]   --->   Operation 4099 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4100 [1/1] (0.76ns)   --->   "%empty_435 = add i8 %empty_358, i8 77" [src/conv1.cpp:37]   --->   Operation 4100 'add' 'empty_435' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4101 [1/1] (0.00ns)   --->   "%p_cast87 = zext i8 %empty_435" [src/conv1.cpp:37]   --->   Operation 4101 'zext' 'p_cast87' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4102 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast87" [src/conv1.cpp:37]   --->   Operation 4102 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4103 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast73" [src/conv1.cpp:37]   --->   Operation 4103 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4104 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast87" [src/conv1.cpp:37]   --->   Operation 4104 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4105 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast73" [src/conv1.cpp:37]   --->   Operation 4105 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4106 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast87" [src/conv1.cpp:37]   --->   Operation 4106 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_77' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4107 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62" [src/conv1.cpp:37]   --->   Operation 4107 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4108 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62" [src/conv1.cpp:37]   --->   Operation 4108 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4109 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_61 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_62" [src/conv1.cpp:37]   --->   Operation 4109 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_61' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4110 [1/1] (0.47ns)   --->   "%tmp_112 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_61, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 4110 'mux' 'tmp_112' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4111 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63" [src/conv1.cpp:37]   --->   Operation 4111 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4112 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63" [src/conv1.cpp:37]   --->   Operation 4112 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4113 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_62 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_63" [src/conv1.cpp:37]   --->   Operation 4113 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_62' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4114 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70" [src/conv1.cpp:37]   --->   Operation 4114 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4115 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70" [src/conv1.cpp:37]   --->   Operation 4115 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4116 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_69 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_70" [src/conv1.cpp:37]   --->   Operation 4116 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_69' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4117 [1/1] (0.47ns)   --->   "%tmp_120 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_69, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 4117 'mux' 'tmp_120' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4118 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77" [src/conv1.cpp:37]   --->   Operation 4118 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4119 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77" [src/conv1.cpp:37]   --->   Operation 4119 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4120 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_77 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_77" [src/conv1.cpp:37]   --->   Operation 4120 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_77' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4121 [1/1] (0.76ns)   --->   "%empty_509 = add i8 %empty_448, i8 61" [src/conv1.cpp:37]   --->   Operation 4121 'add' 'empty_509' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4122 [1/1] (0.00ns)   --->   "%p_cast152 = zext i8 %empty_509" [src/conv1.cpp:37]   --->   Operation 4122 'zext' 'p_cast152' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4123 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast152" [src/conv1.cpp:37]   --->   Operation 4123 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4124 [1/1] (0.76ns)   --->   "%empty_517 = add i8 %empty_448, i8 69" [src/conv1.cpp:37]   --->   Operation 4124 'add' 'empty_517' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4125 [1/1] (0.00ns)   --->   "%p_cast160 = zext i8 %empty_517" [src/conv1.cpp:37]   --->   Operation 4125 'zext' 'p_cast160' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4126 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast160" [src/conv1.cpp:37]   --->   Operation 4126 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4127 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast152" [src/conv1.cpp:37]   --->   Operation 4127 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4128 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast160" [src/conv1.cpp:37]   --->   Operation 4128 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4129 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_142 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast152" [src/conv1.cpp:37]   --->   Operation 4129 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_142' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4130 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_150 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast160" [src/conv1.cpp:37]   --->   Operation 4130 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_150' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 4131 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134" [src/conv1.cpp:37]   --->   Operation 4131 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4132 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134" [src/conv1.cpp:37]   --->   Operation 4132 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4133 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_134 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_134" [src/conv1.cpp:37]   --->   Operation 4133 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_134' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4134 [1/1] (0.47ns)   --->   "%tmp_184_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_134, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4134 'mux' 'tmp_184_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4135 [1/1] (0.44ns)   --->   "%select_ln37_56 = select i1 %icmp_ln40, i32 %tmp_184_mid1, i32 %tmp_104" [src/conv1.cpp:37]   --->   Operation 4135 'select' 'select_ln37_56' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 4136 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142" [src/conv1.cpp:37]   --->   Operation 4136 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4137 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142" [src/conv1.cpp:37]   --->   Operation 4137 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4138 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_142 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_142" [src/conv1.cpp:37]   --->   Operation 4138 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_142' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4139 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150" [src/conv1.cpp:37]   --->   Operation 4139 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4140 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150" [src/conv1.cpp:37]   --->   Operation 4140 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4141 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_150 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_150" [src/conv1.cpp:37]   --->   Operation 4141 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_150' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4142 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157" [src/conv1.cpp:37]   --->   Operation 4142 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4143 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157" [src/conv1.cpp:37]   --->   Operation 4143 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4144 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_157 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_157" [src/conv1.cpp:37]   --->   Operation 4144 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_157' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_50 : Operation 4145 [1/1] (0.47ns)   --->   "%tmp_207_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_157, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4145 'mux' 'tmp_207_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4146 [1/1] (0.44ns)   --->   "%select_ln37_79 = select i1 %icmp_ln40, i32 %tmp_207_mid1, i32 %tmp_127" [src/conv1.cpp:37]   --->   Operation 4146 'select' 'select_ln37_79' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 4147 [1/1] (0.79ns)   --->   "%add_ln54_90 = add i11 %mul_ln54_29, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4147 'add' 'add_ln54_90' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4148 [1/1] (0.00ns)   --->   "%zext_ln54_118 = zext i11 %add_ln54_90" [src/conv1.cpp:54]   --->   Operation 4148 'zext' 'zext_ln54_118' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 4149 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_189 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_118" [src/conv1.cpp:54]   --->   Operation 4149 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_189' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 4150 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_198 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_118" [src/conv1.cpp:54]   --->   Operation 4150 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_198' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 4151 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_207 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_118" [src/conv1.cpp:54]   --->   Operation 4151 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_207' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 4152 [1/1] (0.79ns)   --->   "%add_ln54_98 = add i11 %mul_ln54_28, i11 %zext_ln54_122" [src/conv1.cpp:54]   --->   Operation 4152 'add' 'add_ln54_98' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4153 [1/1] (0.00ns)   --->   "%zext_ln54_128 = zext i11 %add_ln54_98" [src/conv1.cpp:54]   --->   Operation 4153 'zext' 'zext_ln54_128' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 4154 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_218 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_128" [src/conv1.cpp:54]   --->   Operation 4154 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_218' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 4155 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_227 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_128" [src/conv1.cpp:54]   --->   Operation 4155 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_227' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 4156 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_236 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_128" [src/conv1.cpp:54]   --->   Operation 4156 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_236' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 4157 [1/4] (6.43ns)   --->   "%tmp_154 = fadd i32 %tmp_152, i32 %mul_1_14" [src/conv1.cpp:54]   --->   Operation 4157 'fadd' 'tmp_154' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4158 [2/4] (6.43ns)   --->   "%tmp_173 = fadd i32 %tmp_171, i32 %mul_1_1259_7" [src/conv1.cpp:54]   --->   Operation 4158 'fadd' 'tmp_173' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4159 [1/4] (6.43ns)   --->   "%tmp_189 = fadd i32 %tmp_187, i32 %mul_1_2281_6" [src/conv1.cpp:54]   --->   Operation 4159 'fadd' 'tmp_189' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4160 [1/3] (7.01ns)   --->   "%mul_1_3_7 = fmul i32 %select_ln37_37, i32 %tmp_208" [src/conv1.cpp:54]   --->   Operation 4160 'fmul' 'mul_1_3_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 4161 '%tmp_223 = fadd i32 %tmp_221, i32 %mul_1_4_5'
ST_50 : Operation 4161 [4/4] (4.67ns)   --->   "%tmp_223 = fadd i32 %tmp_221, i32 %mul_1_4_5" [src/conv1.cpp:54]   --->   Operation 4161 'fadd' 'tmp_223' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4162 [1/3] (7.01ns)   --->   "%mul_1_4_6 = fmul i32 %select_ln37_45, i32 %tmp_224" [src/conv1.cpp:54]   --->   Operation 4162 'fmul' 'mul_1_4_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4163 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_378 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_247" [src/conv1.cpp:54]   --->   Operation 4163 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_378' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 4164 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_379 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_256" [src/conv1.cpp:54]   --->   Operation 4164 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_379' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 4165 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_380 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_265" [src/conv1.cpp:54]   --->   Operation 4165 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_380' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 4166 [1/1] (0.47ns)   --->   "%tmp_228 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_378, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_379, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_380, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 4166 'mux' 'tmp_228' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 4167 '%tmp_239 = fadd i32 %tmp_237, i32 %mul_1_5_4'
ST_50 : Operation 4167 [4/4] (4.67ns)   --->   "%tmp_239 = fadd i32 %tmp_237, i32 %mul_1_5_4" [src/conv1.cpp:54]   --->   Operation 4167 'fadd' 'tmp_239' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4168 [1/3] (7.01ns)   --->   "%mul_1_5_5 = fmul i32 %select_ln37_53, i32 %tmp_240" [src/conv1.cpp:54]   --->   Operation 4168 'fmul' 'mul_1_5_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4169 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_402 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_218" [src/conv1.cpp:54]   --->   Operation 4169 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_402' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 4170 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_403 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_227" [src/conv1.cpp:54]   --->   Operation 4170 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_403' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 4171 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_404 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_236" [src/conv1.cpp:54]   --->   Operation 4171 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_404' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 4172 '%tmp_255 = fadd i32 %tmp_253, i32 %mul_1_6_3'
ST_50 : Operation 4172 [4/4] (4.67ns)   --->   "%tmp_255 = fadd i32 %tmp_253, i32 %mul_1_6_3" [src/conv1.cpp:54]   --->   Operation 4172 'fadd' 'tmp_255' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4173 [2/3] (7.01ns)   --->   "%mul_1_6_4 = fmul i32 %select_ln37_61, i32 %tmp_256" [src/conv1.cpp:54]   --->   Operation 4173 'fmul' 'mul_1_6_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4174 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_426 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_189" [src/conv1.cpp:54]   --->   Operation 4174 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_426' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 4175 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_427 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_198" [src/conv1.cpp:54]   --->   Operation 4175 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_427' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 4176 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_428 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_207" [src/conv1.cpp:54]   --->   Operation 4176 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_428' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 4177 [3/4] (6.43ns)   --->   "%tmp_271 = fadd i32 %tmp_269, i32 %mul_1_7_2" [src/conv1.cpp:54]   --->   Operation 4177 'fadd' 'tmp_271' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4178 [2/3] (7.01ns)   --->   "%mul_1_7_3 = fmul i32 %select_ln37_69, i32 %tmp_272" [src/conv1.cpp:54]   --->   Operation 4178 'fmul' 'mul_1_7_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4179 [3/4] (6.43ns)   --->   "%tmp_287 = fadd i32 %tmp_285, i32 %mul_1_8_1" [src/conv1.cpp:54]   --->   Operation 4179 'fadd' 'tmp_287' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4180 [2/3] (7.01ns)   --->   "%mul_1_8_2 = fmul i32 %select_ln37_77, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 4180 'fmul' 'mul_1_8_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4181 [2/4] (6.43ns)   --->   "%tmp_309 = fadd i32 %tmp_308, i32 %mul_1_1_14" [src/conv1.cpp:54]   --->   Operation 4181 'fadd' 'tmp_309' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4182 [3/4] (6.43ns)   --->   "%tmp_317 = fadd i32 %tmp_316, i32 %mul_1_1_1_7" [src/conv1.cpp:54]   --->   Operation 4182 'fadd' 'tmp_317' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4183 [1/4] (6.43ns)   --->   "%tmp_324 = fadd i32 %tmp_323, i32 %mul_1_1_2_6" [src/conv1.cpp:54]   --->   Operation 4183 'fadd' 'tmp_324' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 4184 '%mul_1_1_3_7 = fmul i32 %select_ln37_37, i32 %tmp_210'
ST_50 : Operation 4184 [3/3] (5.25ns)   --->   "%mul_1_1_3_7 = fmul i32 %select_ln37_37, i32 %tmp_210" [src/conv1.cpp:54]   --->   Operation 4184 'fmul' 'mul_1_1_3_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 4185 '%mul_1_1_4_6 = fmul i32 %select_ln37_45, i32 %tmp_226'
ST_50 : Operation 4185 [3/3] (5.25ns)   --->   "%mul_1_1_4_6 = fmul i32 %select_ln37_45, i32 %tmp_226" [src/conv1.cpp:54]   --->   Operation 4185 'fmul' 'mul_1_1_4_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 4186 '%tmp_346 = fadd i32 %tmp_345, i32 %mul_1_1_5_4'
ST_50 : Operation 4186 [4/4] (4.67ns)   --->   "%tmp_346 = fadd i32 %tmp_345, i32 %mul_1_1_5_4" [src/conv1.cpp:54]   --->   Operation 4186 'fadd' 'tmp_346' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 4187 '%mul_1_1_5_5 = fmul i32 %select_ln37_53, i32 %tmp_242'
ST_50 : Operation 4187 [3/3] (5.25ns)   --->   "%mul_1_1_5_5 = fmul i32 %select_ln37_53, i32 %tmp_242" [src/conv1.cpp:54]   --->   Operation 4187 'fmul' 'mul_1_1_5_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 4188 '%tmp_353 = fadd i32 %tmp_352, i32 %mul_1_1_6_3'
ST_50 : Operation 4188 [4/4] (4.67ns)   --->   "%tmp_353 = fadd i32 %tmp_352, i32 %mul_1_1_6_3" [src/conv1.cpp:54]   --->   Operation 4188 'fadd' 'tmp_353' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4189 [3/4] (6.43ns)   --->   "%tmp_360 = fadd i32 %tmp_359, i32 %mul_1_1_7_2" [src/conv1.cpp:54]   --->   Operation 4189 'fadd' 'tmp_360' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 4190 '%tmp_367 = fadd i32 %tmp_366, i32 %mul_1_1_8_1'
ST_50 : Operation 4190 [4/4] (4.67ns)   --->   "%tmp_367 = fadd i32 %tmp_366, i32 %mul_1_1_8_1" [src/conv1.cpp:54]   --->   Operation 4190 'fadd' 'tmp_367' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4191 [2/4] (6.43ns)   --->   "%tmp_394 = fadd i32 %tmp_393, i32 %mul_1_2_2_6" [src/conv1.cpp:54]   --->   Operation 4191 'fadd' 'tmp_394' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4192 [1/4] (6.43ns)   --->   "%tmp_400 = fadd i32 %tmp_399, i32 %mul_1_2_3_5" [src/conv1.cpp:54]   --->   Operation 4192 'fadd' 'tmp_400' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4193 [1/4] (6.43ns)   --->   "%tmp_406 = fadd i32 %tmp_405, i32 %mul_1_2_4_4" [src/conv1.cpp:54]   --->   Operation 4193 'fadd' 'tmp_406' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4194 [1/3] (7.01ns)   --->   "%mul_1_2_4_5 = fmul i32 %select_ln37_44, i32 %tmp_226" [src/conv1.cpp:54]   --->   Operation 4194 'fmul' 'mul_1_2_4_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4195 [1/4] (6.43ns)   --->   "%tmp_412 = fadd i32 %tmp_411, i32 %mul_1_2_5_3" [src/conv1.cpp:54]   --->   Operation 4195 'fadd' 'tmp_412' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4196 [1/3] (7.01ns)   --->   "%mul_1_2_5_4 = fmul i32 %select_ln37_52, i32 %tmp_242" [src/conv1.cpp:54]   --->   Operation 4196 'fmul' 'mul_1_2_5_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4197 [2/4] (6.43ns)   --->   "%tmp_418 = fadd i32 %tmp_417, i32 %mul_1_2_6_2" [src/conv1.cpp:54]   --->   Operation 4197 'fadd' 'tmp_418' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4198 [2/3] (7.01ns)   --->   "%mul_1_2_6_3 = fmul i32 %select_ln37_60, i32 %tmp_258" [src/conv1.cpp:54]   --->   Operation 4198 'fmul' 'mul_1_2_6_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4199 [2/4] (6.43ns)   --->   "%tmp_424 = fadd i32 %tmp_423, i32 %mul_1_2_7_1" [src/conv1.cpp:54]   --->   Operation 4199 'fadd' 'tmp_424' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4200 [2/3] (7.01ns)   --->   "%mul_1_2_7_2 = fmul i32 %select_ln37_68, i32 %tmp_274" [src/conv1.cpp:54]   --->   Operation 4200 'fmul' 'mul_1_2_7_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4201 [3/4] (6.43ns)   --->   "%tmp_430 = fadd i32 %mul_1_2_8, i32 0" [src/conv1.cpp:54]   --->   Operation 4201 'fadd' 'tmp_430' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 4202 '%mul_1_2_8_1 = fmul i32 %select_ln37_76, i32 %tmp_290'
ST_50 : Operation 4202 [3/3] (5.25ns)   --->   "%mul_1_2_8_1 = fmul i32 %select_ln37_76, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 4202 'fmul' 'mul_1_2_8_1' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4203 [2/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_380, i32 %mul_1_2_14" [src/conv1.cpp:54]   --->   Operation 4203 'fadd' 'tmp_27' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4204 [3/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_387, i32 %mul_1_2_1_7" [src/conv1.cpp:54]   --->   Operation 4204 'fadd' 'tmp_29' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 4205 '%mul_1_2_2_7 = fmul i32 %select_ln37_28, i32 %tmp_439'
ST_50 : Operation 4205 [3/3] (5.25ns)   --->   "%mul_1_2_2_7 = fmul i32 %select_ln37_28, i32 %tmp_439" [src/conv1.cpp:54]   --->   Operation 4205 'fmul' 'mul_1_2_2_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4206 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_573 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_517" [src/conv1.cpp:54]   --->   Operation 4206 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_573' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 4207 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_574 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_526" [src/conv1.cpp:54]   --->   Operation 4207 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_574' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 4208 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_575 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_535" [src/conv1.cpp:54]   --->   Operation 4208 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_575' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 4209 [1/1] (0.47ns)   --->   "%tmp_447 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_573, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_574, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_575, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 4209 'mux' 'tmp_447' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.01>
ST_51 : Operation 4210 [1/1] (0.76ns)   --->   "%empty_429 = add i8 %empty_358, i8 70" [src/conv1.cpp:37]   --->   Operation 4210 'add' 'empty_429' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4211 [1/1] (0.00ns)   --->   "%p_cast81 = zext i8 %empty_429" [src/conv1.cpp:37]   --->   Operation 4211 'zext' 'p_cast81' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4212 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast81" [src/conv1.cpp:37]   --->   Operation 4212 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4213 [1/1] (0.76ns)   --->   "%empty_436 = add i8 %empty_358, i8 78" [src/conv1.cpp:37]   --->   Operation 4213 'add' 'empty_436' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4214 [1/1] (0.00ns)   --->   "%p_cast88 = zext i8 %empty_436" [src/conv1.cpp:37]   --->   Operation 4214 'zext' 'p_cast88' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4215 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast88" [src/conv1.cpp:37]   --->   Operation 4215 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4216 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast81" [src/conv1.cpp:37]   --->   Operation 4216 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4217 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast88" [src/conv1.cpp:37]   --->   Operation 4217 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4218 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast81" [src/conv1.cpp:37]   --->   Operation 4218 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_71' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4219 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast88" [src/conv1.cpp:37]   --->   Operation 4219 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_78' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4220 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63" [src/conv1.cpp:37]   --->   Operation 4220 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4221 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63" [src/conv1.cpp:37]   --->   Operation 4221 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4222 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_62 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_63" [src/conv1.cpp:37]   --->   Operation 4222 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_62' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4223 [1/1] (0.47ns)   --->   "%tmp_113 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_62, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 4223 'mux' 'tmp_113' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4224 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71" [src/conv1.cpp:37]   --->   Operation 4224 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4225 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71" [src/conv1.cpp:37]   --->   Operation 4225 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4226 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_70 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_71" [src/conv1.cpp:37]   --->   Operation 4226 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_70' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4227 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77" [src/conv1.cpp:37]   --->   Operation 4227 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4228 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77" [src/conv1.cpp:37]   --->   Operation 4228 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4229 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_77 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_77" [src/conv1.cpp:37]   --->   Operation 4229 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_77' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4230 [1/1] (0.47ns)   --->   "%tmp_128 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_77, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 4230 'mux' 'tmp_128' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4231 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78" [src/conv1.cpp:37]   --->   Operation 4231 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4232 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78" [src/conv1.cpp:37]   --->   Operation 4232 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4233 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_78 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_78" [src/conv1.cpp:37]   --->   Operation 4233 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_78' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4234 [1/1] (0.76ns)   --->   "%empty_510 = add i8 %empty_448, i8 62" [src/conv1.cpp:37]   --->   Operation 4234 'add' 'empty_510' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4235 [1/1] (0.00ns)   --->   "%p_cast153 = zext i8 %empty_510" [src/conv1.cpp:37]   --->   Operation 4235 'zext' 'p_cast153' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4236 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast153" [src/conv1.cpp:37]   --->   Operation 4236 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4237 [1/1] (0.76ns)   --->   "%empty_525 = add i8 %empty_448, i8 77" [src/conv1.cpp:37]   --->   Operation 4237 'add' 'empty_525' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4238 [1/1] (0.00ns)   --->   "%p_cast168 = zext i8 %empty_525" [src/conv1.cpp:37]   --->   Operation 4238 'zext' 'p_cast168' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4239 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast168" [src/conv1.cpp:37]   --->   Operation 4239 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4240 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast153" [src/conv1.cpp:37]   --->   Operation 4240 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4241 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast168" [src/conv1.cpp:37]   --->   Operation 4241 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4242 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_143 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast153" [src/conv1.cpp:37]   --->   Operation 4242 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_143' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4243 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_158 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast168" [src/conv1.cpp:37]   --->   Operation 4243 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_158' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 4244 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142" [src/conv1.cpp:37]   --->   Operation 4244 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4245 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142" [src/conv1.cpp:37]   --->   Operation 4245 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4246 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_142 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_142" [src/conv1.cpp:37]   --->   Operation 4246 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_142' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4247 [1/1] (0.47ns)   --->   "%tmp_192_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_142, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4247 'mux' 'tmp_192_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4248 [1/1] (0.44ns)   --->   "%select_ln37_64 = select i1 %icmp_ln40, i32 %tmp_192_mid1, i32 %tmp_112" [src/conv1.cpp:37]   --->   Operation 4248 'select' 'select_ln37_64' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 4249 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143" [src/conv1.cpp:37]   --->   Operation 4249 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4250 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143" [src/conv1.cpp:37]   --->   Operation 4250 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4251 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_143 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_143" [src/conv1.cpp:37]   --->   Operation 4251 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_143' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4252 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150" [src/conv1.cpp:37]   --->   Operation 4252 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4253 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150" [src/conv1.cpp:37]   --->   Operation 4253 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4254 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_150 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_150" [src/conv1.cpp:37]   --->   Operation 4254 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_150' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4255 [1/1] (0.47ns)   --->   "%tmp_200_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_150, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4255 'mux' 'tmp_200_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4256 [1/1] (0.44ns)   --->   "%select_ln37_72 = select i1 %icmp_ln40, i32 %tmp_200_mid1, i32 %tmp_120" [src/conv1.cpp:37]   --->   Operation 4256 'select' 'select_ln37_72' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 4257 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158" [src/conv1.cpp:37]   --->   Operation 4257 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4258 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158" [src/conv1.cpp:37]   --->   Operation 4258 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4259 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_158 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_158" [src/conv1.cpp:37]   --->   Operation 4259 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_158' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_51 : Operation 4260 [1/1] (0.79ns)   --->   "%add_ln54_74 = add i11 %mul_ln40, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 4260 'add' 'add_ln54_74' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4261 [1/1] (0.00ns)   --->   "%zext_ln54_98 = zext i11 %add_ln54_74" [src/conv1.cpp:54]   --->   Operation 4261 'zext' 'zext_ln54_98' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 4262 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_131 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_98" [src/conv1.cpp:54]   --->   Operation 4262 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_131' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 4263 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_140 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_98" [src/conv1.cpp:54]   --->   Operation 4263 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_140' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 4264 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_149 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_98" [src/conv1.cpp:54]   --->   Operation 4264 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_149' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 4265 [1/1] (0.79ns)   --->   "%add_ln54_82 = add i11 %mul_ln54_30, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 4265 'add' 'add_ln54_82' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4266 [1/1] (0.00ns)   --->   "%zext_ln54_108 = zext i11 %add_ln54_82" [src/conv1.cpp:54]   --->   Operation 4266 'zext' 'zext_ln54_108' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 4267 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_160 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_108" [src/conv1.cpp:54]   --->   Operation 4267 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_160' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 4268 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_169 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_108" [src/conv1.cpp:54]   --->   Operation 4268 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_169' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 4269 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_178 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_108" [src/conv1.cpp:54]   --->   Operation 4269 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_178' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 4270 '%tmp_156 = fadd i32 %tmp_154, i32 %mul_1_15'
ST_51 : Operation 4270 [4/4] (4.67ns)   --->   "%tmp_156 = fadd i32 %tmp_154, i32 %mul_1_15" [src/conv1.cpp:54]   --->   Operation 4270 'fadd' 'tmp_156' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4271 [1/4] (6.43ns)   --->   "%tmp_173 = fadd i32 %tmp_171, i32 %mul_1_1259_7" [src/conv1.cpp:54]   --->   Operation 4271 'fadd' 'tmp_173' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 4272 '%tmp_207 = fadd i32 %tmp_205, i32 %mul_1_3_6'
ST_51 : Operation 4272 [4/4] (4.67ns)   --->   "%tmp_207 = fadd i32 %tmp_205, i32 %mul_1_3_6" [src/conv1.cpp:54]   --->   Operation 4272 'fadd' 'tmp_207' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4273 [3/4] (6.43ns)   --->   "%tmp_223 = fadd i32 %tmp_221, i32 %mul_1_4_5" [src/conv1.cpp:54]   --->   Operation 4273 'fadd' 'tmp_223' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4274 [3/4] (6.43ns)   --->   "%tmp_239 = fadd i32 %tmp_237, i32 %mul_1_5_4" [src/conv1.cpp:54]   --->   Operation 4274 'fadd' 'tmp_239' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4275 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_402 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_218" [src/conv1.cpp:54]   --->   Operation 4275 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_402' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4276 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_403 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_227" [src/conv1.cpp:54]   --->   Operation 4276 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_403' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4277 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_404 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_236" [src/conv1.cpp:54]   --->   Operation 4277 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_404' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4278 [1/1] (0.47ns)   --->   "%tmp_244 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_402, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_403, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_404, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 4278 'mux' 'tmp_244' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4279 [3/4] (6.43ns)   --->   "%tmp_255 = fadd i32 %tmp_253, i32 %mul_1_6_3" [src/conv1.cpp:54]   --->   Operation 4279 'fadd' 'tmp_255' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4280 [1/3] (7.01ns)   --->   "%mul_1_6_4 = fmul i32 %select_ln37_61, i32 %tmp_256" [src/conv1.cpp:54]   --->   Operation 4280 'fmul' 'mul_1_6_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4281 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_426 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_189" [src/conv1.cpp:54]   --->   Operation 4281 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_426' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4282 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_427 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_198" [src/conv1.cpp:54]   --->   Operation 4282 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_427' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4283 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_428 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_207" [src/conv1.cpp:54]   --->   Operation 4283 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_428' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4284 [1/1] (0.47ns)   --->   "%tmp_260 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_426, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_427, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_428, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 4284 'mux' 'tmp_260' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4285 [2/4] (6.43ns)   --->   "%tmp_271 = fadd i32 %tmp_269, i32 %mul_1_7_2" [src/conv1.cpp:54]   --->   Operation 4285 'fadd' 'tmp_271' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4286 [1/3] (7.01ns)   --->   "%mul_1_7_3 = fmul i32 %select_ln37_69, i32 %tmp_272" [src/conv1.cpp:54]   --->   Operation 4286 'fmul' 'mul_1_7_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4287 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_450 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_160" [src/conv1.cpp:54]   --->   Operation 4287 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_450' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4288 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_451 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_169" [src/conv1.cpp:54]   --->   Operation 4288 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_451' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4289 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_452 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_178" [src/conv1.cpp:54]   --->   Operation 4289 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_452' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4290 [2/4] (6.43ns)   --->   "%tmp_287 = fadd i32 %tmp_285, i32 %mul_1_8_1" [src/conv1.cpp:54]   --->   Operation 4290 'fadd' 'tmp_287' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4291 [1/3] (7.01ns)   --->   "%mul_1_8_2 = fmul i32 %select_ln37_77, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 4291 'fmul' 'mul_1_8_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4292 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_474 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_131" [src/conv1.cpp:54]   --->   Operation 4292 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_474' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4293 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_475 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_140" [src/conv1.cpp:54]   --->   Operation 4293 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_475' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4294 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_476 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_149" [src/conv1.cpp:54]   --->   Operation 4294 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_476' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 4295 [1/4] (6.43ns)   --->   "%tmp_309 = fadd i32 %tmp_308, i32 %mul_1_1_14" [src/conv1.cpp:54]   --->   Operation 4295 'fadd' 'tmp_309' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4296 [2/4] (6.43ns)   --->   "%tmp_317 = fadd i32 %tmp_316, i32 %mul_1_1_1_7" [src/conv1.cpp:54]   --->   Operation 4296 'fadd' 'tmp_317' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 4297 '%tmp_332 = fadd i32 %tmp_331, i32 %mul_1_1_3_6'
ST_51 : Operation 4297 [4/4] (4.67ns)   --->   "%tmp_332 = fadd i32 %tmp_331, i32 %mul_1_1_3_6" [src/conv1.cpp:54]   --->   Operation 4297 'fadd' 'tmp_332' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4298 [2/3] (7.01ns)   --->   "%mul_1_1_3_7 = fmul i32 %select_ln37_37, i32 %tmp_210" [src/conv1.cpp:54]   --->   Operation 4298 'fmul' 'mul_1_1_3_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 4299 '%tmp_339 = fadd i32 %tmp_338, i32 %mul_1_1_4_5'
ST_51 : Operation 4299 [4/4] (4.67ns)   --->   "%tmp_339 = fadd i32 %tmp_338, i32 %mul_1_1_4_5" [src/conv1.cpp:54]   --->   Operation 4299 'fadd' 'tmp_339' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4300 [2/3] (7.01ns)   --->   "%mul_1_1_4_6 = fmul i32 %select_ln37_45, i32 %tmp_226" [src/conv1.cpp:54]   --->   Operation 4300 'fmul' 'mul_1_1_4_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4301 [3/4] (6.43ns)   --->   "%tmp_346 = fadd i32 %tmp_345, i32 %mul_1_1_5_4" [src/conv1.cpp:54]   --->   Operation 4301 'fadd' 'tmp_346' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4302 [2/3] (7.01ns)   --->   "%mul_1_1_5_5 = fmul i32 %select_ln37_53, i32 %tmp_242" [src/conv1.cpp:54]   --->   Operation 4302 'fmul' 'mul_1_1_5_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4303 [3/4] (6.43ns)   --->   "%tmp_353 = fadd i32 %tmp_352, i32 %mul_1_1_6_3" [src/conv1.cpp:54]   --->   Operation 4303 'fadd' 'tmp_353' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 4304 '%mul_1_1_6_4 = fmul i32 %select_ln37_61, i32 %tmp_258'
ST_51 : Operation 4304 [3/3] (5.25ns)   --->   "%mul_1_1_6_4 = fmul i32 %select_ln37_61, i32 %tmp_258" [src/conv1.cpp:54]   --->   Operation 4304 'fmul' 'mul_1_1_6_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4305 [2/4] (6.43ns)   --->   "%tmp_360 = fadd i32 %tmp_359, i32 %mul_1_1_7_2" [src/conv1.cpp:54]   --->   Operation 4305 'fadd' 'tmp_360' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 4306 '%mul_1_1_7_3 = fmul i32 %select_ln37_69, i32 %tmp_274'
ST_51 : Operation 4306 [3/3] (5.25ns)   --->   "%mul_1_1_7_3 = fmul i32 %select_ln37_69, i32 %tmp_274" [src/conv1.cpp:54]   --->   Operation 4306 'fmul' 'mul_1_1_7_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4307 [3/4] (6.43ns)   --->   "%tmp_367 = fadd i32 %tmp_366, i32 %mul_1_1_8_1" [src/conv1.cpp:54]   --->   Operation 4307 'fadd' 'tmp_367' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 4308 '%mul_1_1_8_2 = fmul i32 %select_ln37_77, i32 %tmp_290'
ST_51 : Operation 4308 [3/3] (5.25ns)   --->   "%mul_1_1_8_2 = fmul i32 %select_ln37_77, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 4308 'fmul' 'mul_1_1_8_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4309 [1/4] (6.43ns)   --->   "%tmp_394 = fadd i32 %tmp_393, i32 %mul_1_2_2_6" [src/conv1.cpp:54]   --->   Operation 4309 'fadd' 'tmp_394' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 4310 '%tmp_407 = fadd i32 %tmp_406, i32 %mul_1_2_4_5'
ST_51 : Operation 4310 [4/4] (4.67ns)   --->   "%tmp_407 = fadd i32 %tmp_406, i32 %mul_1_2_4_5" [src/conv1.cpp:54]   --->   Operation 4310 'fadd' 'tmp_407' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 4311 '%mul_1_2_4_6 = fmul i32 %select_ln37_45, i32 %tmp_228'
ST_51 : Operation 4311 [3/3] (5.25ns)   --->   "%mul_1_2_4_6 = fmul i32 %select_ln37_45, i32 %tmp_228" [src/conv1.cpp:54]   --->   Operation 4311 'fmul' 'mul_1_2_4_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 4312 '%tmp_413 = fadd i32 %tmp_412, i32 %mul_1_2_5_4'
ST_51 : Operation 4312 [4/4] (4.67ns)   --->   "%tmp_413 = fadd i32 %tmp_412, i32 %mul_1_2_5_4" [src/conv1.cpp:54]   --->   Operation 4312 'fadd' 'tmp_413' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4313 [1/4] (6.43ns)   --->   "%tmp_418 = fadd i32 %tmp_417, i32 %mul_1_2_6_2" [src/conv1.cpp:54]   --->   Operation 4313 'fadd' 'tmp_418' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4314 [1/3] (7.01ns)   --->   "%mul_1_2_6_3 = fmul i32 %select_ln37_60, i32 %tmp_258" [src/conv1.cpp:54]   --->   Operation 4314 'fmul' 'mul_1_2_6_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4315 [1/4] (6.43ns)   --->   "%tmp_424 = fadd i32 %tmp_423, i32 %mul_1_2_7_1" [src/conv1.cpp:54]   --->   Operation 4315 'fadd' 'tmp_424' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4316 [1/3] (7.01ns)   --->   "%mul_1_2_7_2 = fmul i32 %select_ln37_68, i32 %tmp_274" [src/conv1.cpp:54]   --->   Operation 4316 'fmul' 'mul_1_2_7_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4317 [2/4] (6.43ns)   --->   "%tmp_430 = fadd i32 %mul_1_2_8, i32 0" [src/conv1.cpp:54]   --->   Operation 4317 'fadd' 'tmp_430' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4318 [2/3] (7.01ns)   --->   "%mul_1_2_8_1 = fmul i32 %select_ln37_76, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 4318 'fmul' 'mul_1_2_8_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4319 [1/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_380, i32 %mul_1_2_14" [src/conv1.cpp:54]   --->   Operation 4319 'fadd' 'tmp_27' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4320 [2/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_387, i32 %mul_1_2_1_7" [src/conv1.cpp:54]   --->   Operation 4320 'fadd' 'tmp_29' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4321 [2/3] (7.01ns)   --->   "%mul_1_2_2_7 = fmul i32 %select_ln37_28, i32 %tmp_439" [src/conv1.cpp:54]   --->   Operation 4321 'fmul' 'mul_1_2_2_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 4322 '%mul_1_2_1_8 = fmul i32 %select_ln37_20, i32 %tmp_447'
ST_51 : Operation 4322 [3/3] (5.25ns)   --->   "%mul_1_2_1_8 = fmul i32 %select_ln37_20, i32 %tmp_447" [src/conv1.cpp:54]   --->   Operation 4322 'fmul' 'mul_1_2_1_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.01>
ST_52 : Operation 4323 [1/1] (0.76ns)   --->   "%empty_430 = add i8 %empty_358, i8 71" [src/conv1.cpp:37]   --->   Operation 4323 'add' 'empty_430' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4324 [1/1] (0.00ns)   --->   "%p_cast82 = zext i8 %empty_430" [src/conv1.cpp:37]   --->   Operation 4324 'zext' 'p_cast82' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4325 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast82" [src/conv1.cpp:37]   --->   Operation 4325 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4326 [1/1] (0.76ns)   --->   "%empty_437 = add i8 %empty_358, i8 79" [src/conv1.cpp:37]   --->   Operation 4326 'add' 'empty_437' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4327 [1/1] (0.00ns)   --->   "%p_cast89 = zext i8 %empty_437" [src/conv1.cpp:37]   --->   Operation 4327 'zext' 'p_cast89' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4328 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast89" [src/conv1.cpp:37]   --->   Operation 4328 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4329 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast82" [src/conv1.cpp:37]   --->   Operation 4329 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4330 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast89" [src/conv1.cpp:37]   --->   Operation 4330 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4331 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast82" [src/conv1.cpp:37]   --->   Operation 4331 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_72' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4332 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast89" [src/conv1.cpp:37]   --->   Operation 4332 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_79' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4333 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71" [src/conv1.cpp:37]   --->   Operation 4333 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4334 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71" [src/conv1.cpp:37]   --->   Operation 4334 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4335 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_70 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_71" [src/conv1.cpp:37]   --->   Operation 4335 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_70' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4336 [1/1] (0.47ns)   --->   "%tmp_121 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_70, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 4336 'mux' 'tmp_121' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4337 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72" [src/conv1.cpp:37]   --->   Operation 4337 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4338 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72" [src/conv1.cpp:37]   --->   Operation 4338 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4339 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_71 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_72" [src/conv1.cpp:37]   --->   Operation 4339 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_71' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4340 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78" [src/conv1.cpp:37]   --->   Operation 4340 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4341 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78" [src/conv1.cpp:37]   --->   Operation 4341 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4342 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_78 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_78" [src/conv1.cpp:37]   --->   Operation 4342 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_78' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4343 [1/1] (0.47ns)   --->   "%tmp_129 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_78, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 4343 'mux' 'tmp_129' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4344 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79" [src/conv1.cpp:37]   --->   Operation 4344 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4345 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79" [src/conv1.cpp:37]   --->   Operation 4345 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4346 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_79 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_79" [src/conv1.cpp:37]   --->   Operation 4346 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_79' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4347 [1/1] (0.76ns)   --->   "%empty_518 = add i8 %empty_448, i8 70" [src/conv1.cpp:37]   --->   Operation 4347 'add' 'empty_518' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4348 [1/1] (0.00ns)   --->   "%p_cast161 = zext i8 %empty_518" [src/conv1.cpp:37]   --->   Operation 4348 'zext' 'p_cast161' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4349 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast161" [src/conv1.cpp:37]   --->   Operation 4349 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4350 [1/1] (0.76ns)   --->   "%empty_526 = add i8 %empty_448, i8 78" [src/conv1.cpp:37]   --->   Operation 4350 'add' 'empty_526' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4351 [1/1] (0.00ns)   --->   "%p_cast169 = zext i8 %empty_526" [src/conv1.cpp:37]   --->   Operation 4351 'zext' 'p_cast169' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4352 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast169" [src/conv1.cpp:37]   --->   Operation 4352 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4353 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast161" [src/conv1.cpp:37]   --->   Operation 4353 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4354 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast169" [src/conv1.cpp:37]   --->   Operation 4354 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4355 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_151 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast161" [src/conv1.cpp:37]   --->   Operation 4355 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_151' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4356 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_159 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast169" [src/conv1.cpp:37]   --->   Operation 4356 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_159' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 4357 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143" [src/conv1.cpp:37]   --->   Operation 4357 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4358 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143" [src/conv1.cpp:37]   --->   Operation 4358 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4359 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_143 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_143" [src/conv1.cpp:37]   --->   Operation 4359 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_143' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4360 [1/1] (0.47ns)   --->   "%tmp_193_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_143, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4360 'mux' 'tmp_193_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4361 [1/1] (0.44ns)   --->   "%select_ln37_65 = select i1 %icmp_ln40, i32 %tmp_193_mid1, i32 %tmp_113" [src/conv1.cpp:37]   --->   Operation 4361 'select' 'select_ln37_65' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 4362 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151" [src/conv1.cpp:37]   --->   Operation 4362 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4363 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151" [src/conv1.cpp:37]   --->   Operation 4363 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4364 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_151 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_151" [src/conv1.cpp:37]   --->   Operation 4364 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_151' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4365 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158" [src/conv1.cpp:37]   --->   Operation 4365 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4366 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158" [src/conv1.cpp:37]   --->   Operation 4366 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4367 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_158 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_158" [src/conv1.cpp:37]   --->   Operation 4367 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_158' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4368 [1/1] (0.47ns)   --->   "%tmp_208_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_158, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4368 'mux' 'tmp_208_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4369 [1/1] (0.44ns)   --->   "%select_ln37_80 = select i1 %icmp_ln40, i32 %tmp_208_mid1, i32 %tmp_128" [src/conv1.cpp:37]   --->   Operation 4369 'select' 'select_ln37_80' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 4370 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159" [src/conv1.cpp:37]   --->   Operation 4370 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4371 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159" [src/conv1.cpp:37]   --->   Operation 4371 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4372 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_159 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_159" [src/conv1.cpp:37]   --->   Operation 4372 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_159' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_52 : Operation 4373 [3/4] (6.43ns)   --->   "%tmp_156 = fadd i32 %tmp_154, i32 %mul_1_15" [src/conv1.cpp:54]   --->   Operation 4373 'fadd' 'tmp_156' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 4374 '%tmp_191 = fadd i32 %tmp_189, i32 %mul_1_2281_7'
ST_52 : Operation 4374 [4/4] (4.67ns)   --->   "%tmp_191 = fadd i32 %tmp_189, i32 %mul_1_2281_7" [src/conv1.cpp:54]   --->   Operation 4374 'fadd' 'tmp_191' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4375 [3/4] (6.43ns)   --->   "%tmp_207 = fadd i32 %tmp_205, i32 %mul_1_3_6" [src/conv1.cpp:54]   --->   Operation 4375 'fadd' 'tmp_207' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 4376 '%mul_1_3_8 = fmul i32 %select_ln37_38, i32 %tmp_210'
ST_52 : Operation 4376 [3/3] (5.25ns)   --->   "%mul_1_3_8 = fmul i32 %select_ln37_38, i32 %tmp_210" [src/conv1.cpp:54]   --->   Operation 4376 'fmul' 'mul_1_3_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4377 [2/4] (6.43ns)   --->   "%tmp_223 = fadd i32 %tmp_221, i32 %mul_1_4_5" [src/conv1.cpp:54]   --->   Operation 4377 'fadd' 'tmp_223' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 4378 '%mul_1_4_7 = fmul i32 %select_ln37_46, i32 %tmp_226'
ST_52 : Operation 4378 [3/3] (5.25ns)   --->   "%mul_1_4_7 = fmul i32 %select_ln37_46, i32 %tmp_226" [src/conv1.cpp:54]   --->   Operation 4378 'fmul' 'mul_1_4_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4379 [2/4] (6.43ns)   --->   "%tmp_239 = fadd i32 %tmp_237, i32 %mul_1_5_4" [src/conv1.cpp:54]   --->   Operation 4379 'fadd' 'tmp_239' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4380 [2/4] (6.43ns)   --->   "%tmp_255 = fadd i32 %tmp_253, i32 %mul_1_6_3" [src/conv1.cpp:54]   --->   Operation 4380 'fadd' 'tmp_255' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4381 [1/4] (6.43ns)   --->   "%tmp_271 = fadd i32 %tmp_269, i32 %mul_1_7_2" [src/conv1.cpp:54]   --->   Operation 4381 'fadd' 'tmp_271' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4382 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_450 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_160" [src/conv1.cpp:54]   --->   Operation 4382 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_450' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 4383 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_451 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_169" [src/conv1.cpp:54]   --->   Operation 4383 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_451' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 4384 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_452 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_178" [src/conv1.cpp:54]   --->   Operation 4384 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_452' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 4385 [1/1] (0.47ns)   --->   "%tmp_276 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_450, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_451, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_452, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 4385 'mux' 'tmp_276' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4386 [1/4] (6.43ns)   --->   "%tmp_287 = fadd i32 %tmp_285, i32 %mul_1_8_1" [src/conv1.cpp:54]   --->   Operation 4386 'fadd' 'tmp_287' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4387 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_474 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_131" [src/conv1.cpp:54]   --->   Operation 4387 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_474' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 4388 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_475 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_140" [src/conv1.cpp:54]   --->   Operation 4388 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_475' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 4389 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_476 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_149" [src/conv1.cpp:54]   --->   Operation 4389 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_476' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 4390 [1/1] (0.47ns)   --->   "%tmp_292 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_474, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_475, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_476, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 4390 'mux' 'tmp_292' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4391 [1/1] (0.79ns)   --->   "%add_ln54_114 = add i11 %mul_ln54_26, i11 %zext_ln54_144" [src/conv1.cpp:54]   --->   Operation 4391 'add' 'add_ln54_114' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4392 [1/1] (0.00ns)   --->   "%zext_ln54_148 = zext i11 %add_ln54_114" [src/conv1.cpp:54]   --->   Operation 4392 'zext' 'zext_ln54_148' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_52 : Operation 4393 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_492 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_148" [src/conv1.cpp:54]   --->   Operation 4393 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_492' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_52 : Operation 4394 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_501 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_148" [src/conv1.cpp:54]   --->   Operation 4394 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_501' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_52 : Operation 4395 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_510 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_148" [src/conv1.cpp:54]   --->   Operation 4395 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_510' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_52 : Operation 4396 [1/4] (6.43ns)   --->   "%tmp_317 = fadd i32 %tmp_316, i32 %mul_1_1_1_7" [src/conv1.cpp:54]   --->   Operation 4396 'fadd' 'tmp_317' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4397 [3/4] (6.43ns)   --->   "%tmp_332 = fadd i32 %tmp_331, i32 %mul_1_1_3_6" [src/conv1.cpp:54]   --->   Operation 4397 'fadd' 'tmp_332' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4398 [1/3] (7.01ns)   --->   "%mul_1_1_3_7 = fmul i32 %select_ln37_37, i32 %tmp_210" [src/conv1.cpp:54]   --->   Operation 4398 'fmul' 'mul_1_1_3_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4399 [3/4] (6.43ns)   --->   "%tmp_339 = fadd i32 %tmp_338, i32 %mul_1_1_4_5" [src/conv1.cpp:54]   --->   Operation 4399 'fadd' 'tmp_339' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4400 [1/3] (7.01ns)   --->   "%mul_1_1_4_6 = fmul i32 %select_ln37_45, i32 %tmp_226" [src/conv1.cpp:54]   --->   Operation 4400 'fmul' 'mul_1_1_4_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4401 [2/4] (6.43ns)   --->   "%tmp_346 = fadd i32 %tmp_345, i32 %mul_1_1_5_4" [src/conv1.cpp:54]   --->   Operation 4401 'fadd' 'tmp_346' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4402 [1/3] (7.01ns)   --->   "%mul_1_1_5_5 = fmul i32 %select_ln37_53, i32 %tmp_242" [src/conv1.cpp:54]   --->   Operation 4402 'fmul' 'mul_1_1_5_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4403 [2/4] (6.43ns)   --->   "%tmp_353 = fadd i32 %tmp_352, i32 %mul_1_1_6_3" [src/conv1.cpp:54]   --->   Operation 4403 'fadd' 'tmp_353' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4404 [2/3] (7.01ns)   --->   "%mul_1_1_6_4 = fmul i32 %select_ln37_61, i32 %tmp_258" [src/conv1.cpp:54]   --->   Operation 4404 'fmul' 'mul_1_1_6_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4405 [1/4] (6.43ns)   --->   "%tmp_360 = fadd i32 %tmp_359, i32 %mul_1_1_7_2" [src/conv1.cpp:54]   --->   Operation 4405 'fadd' 'tmp_360' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4406 [2/3] (7.01ns)   --->   "%mul_1_1_7_3 = fmul i32 %select_ln37_69, i32 %tmp_274" [src/conv1.cpp:54]   --->   Operation 4406 'fmul' 'mul_1_1_7_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4407 [2/4] (6.43ns)   --->   "%tmp_367 = fadd i32 %tmp_366, i32 %mul_1_1_8_1" [src/conv1.cpp:54]   --->   Operation 4407 'fadd' 'tmp_367' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4408 [2/3] (7.01ns)   --->   "%mul_1_1_8_2 = fmul i32 %select_ln37_77, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 4408 'fmul' 'mul_1_1_8_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4409 [1/1] (0.79ns)   --->   "%add_ln54_122 = add i11 %mul_ln54_25, i11 %zext_ln54_155" [src/conv1.cpp:54]   --->   Operation 4409 'add' 'add_ln54_122' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4410 [1/1] (0.00ns)   --->   "%zext_ln54_158 = zext i11 %add_ln54_122" [src/conv1.cpp:54]   --->   Operation 4410 'zext' 'zext_ln54_158' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_52 : Operation 4411 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_518 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_158" [src/conv1.cpp:54]   --->   Operation 4411 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_518' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_52 : Operation 4412 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_527 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_158" [src/conv1.cpp:54]   --->   Operation 4412 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_527' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_52 : Operation 4413 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_536 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_158" [src/conv1.cpp:54]   --->   Operation 4413 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_536' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 4414 '%tmp_401 = fadd i32 %tmp_400, i32 %mul_1_2_3_6'
ST_52 : Operation 4414 [4/4] (4.67ns)   --->   "%tmp_401 = fadd i32 %tmp_400, i32 %mul_1_2_3_6" [src/conv1.cpp:54]   --->   Operation 4414 'fadd' 'tmp_401' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4415 [3/4] (6.43ns)   --->   "%tmp_407 = fadd i32 %tmp_406, i32 %mul_1_2_4_5" [src/conv1.cpp:54]   --->   Operation 4415 'fadd' 'tmp_407' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4416 [2/3] (7.01ns)   --->   "%mul_1_2_4_6 = fmul i32 %select_ln37_45, i32 %tmp_228" [src/conv1.cpp:54]   --->   Operation 4416 'fmul' 'mul_1_2_4_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4417 [3/4] (6.43ns)   --->   "%tmp_413 = fadd i32 %tmp_412, i32 %mul_1_2_5_4" [src/conv1.cpp:54]   --->   Operation 4417 'fadd' 'tmp_413' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 4418 '%mul_1_2_5_5 = fmul i32 %select_ln37_53, i32 %tmp_244'
ST_52 : Operation 4418 [3/3] (5.25ns)   --->   "%mul_1_2_5_5 = fmul i32 %select_ln37_53, i32 %tmp_244" [src/conv1.cpp:54]   --->   Operation 4418 'fmul' 'mul_1_2_5_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 4419 '%tmp_419 = fadd i32 %tmp_418, i32 %mul_1_2_6_3'
ST_52 : Operation 4419 [4/4] (4.67ns)   --->   "%tmp_419 = fadd i32 %tmp_418, i32 %mul_1_2_6_3" [src/conv1.cpp:54]   --->   Operation 4419 'fadd' 'tmp_419' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 4420 '%mul_1_2_6_4 = fmul i32 %select_ln37_61, i32 %tmp_260'
ST_52 : Operation 4420 [3/3] (5.25ns)   --->   "%mul_1_2_6_4 = fmul i32 %select_ln37_61, i32 %tmp_260" [src/conv1.cpp:54]   --->   Operation 4420 'fmul' 'mul_1_2_6_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 4421 '%tmp_425 = fadd i32 %tmp_424, i32 %mul_1_2_7_2'
ST_52 : Operation 4421 [4/4] (4.67ns)   --->   "%tmp_425 = fadd i32 %tmp_424, i32 %mul_1_2_7_2" [src/conv1.cpp:54]   --->   Operation 4421 'fadd' 'tmp_425' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4422 [1/4] (6.43ns)   --->   "%tmp_430 = fadd i32 %mul_1_2_8, i32 0" [src/conv1.cpp:54]   --->   Operation 4422 'fadd' 'tmp_430' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4423 [1/3] (7.01ns)   --->   "%mul_1_2_8_1 = fmul i32 %select_ln37_76, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 4423 'fmul' 'mul_1_2_8_1' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 4424 '%tmp_26 = fadd i32 %tmp_309, i32 %mul_1_1_15'
ST_52 : Operation 4424 [4/4] (4.67ns)   --->   "%tmp_26 = fadd i32 %tmp_309, i32 %mul_1_1_15" [src/conv1.cpp:54]   --->   Operation 4424 'fadd' 'tmp_26' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4425 [1/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_387, i32 %mul_1_2_1_7" [src/conv1.cpp:54]   --->   Operation 4425 'fadd' 'tmp_29' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 4426 '%mul_1_1_2_8 = fmul i32 %select_ln37_29, i32 %tmp_439'
ST_52 : Operation 4426 [3/3] (5.25ns)   --->   "%mul_1_1_2_8 = fmul i32 %select_ln37_29, i32 %tmp_439" [src/conv1.cpp:54]   --->   Operation 4426 'fmul' 'mul_1_1_2_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4427 [1/3] (7.01ns)   --->   "%mul_1_2_2_7 = fmul i32 %select_ln37_28, i32 %tmp_439" [src/conv1.cpp:54]   --->   Operation 4427 'fmul' 'mul_1_2_2_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4428 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_552 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_492" [src/conv1.cpp:54]   --->   Operation 4428 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_552' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 4429 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_553 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_501" [src/conv1.cpp:54]   --->   Operation 4429 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_553' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 4430 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_554 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_510" [src/conv1.cpp:54]   --->   Operation 4430 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_554' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 4431 '%tmp_44 = fadd i32 %tmp_27, i32 %mul_1_2_15'
ST_52 : Operation 4431 [4/4] (4.67ns)   --->   "%tmp_44 = fadd i32 %tmp_27, i32 %mul_1_2_15" [src/conv1.cpp:54]   --->   Operation 4431 'fadd' 'tmp_44' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4432 [2/3] (7.01ns)   --->   "%mul_1_2_1_8 = fmul i32 %select_ln37_20, i32 %tmp_447" [src/conv1.cpp:54]   --->   Operation 4432 'fmul' 'mul_1_2_1_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4433 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_576 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_518" [src/conv1.cpp:54]   --->   Operation 4433 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_576' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 4434 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_577 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_527" [src/conv1.cpp:54]   --->   Operation 4434 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_577' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 4435 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_578 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_536" [src/conv1.cpp:54]   --->   Operation 4435 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_578' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 53 <SV = 52> <Delay = 7.01>
ST_53 : Operation 4436 [1/1] (0.76ns)   --->   "%empty_438 = add i8 %empty_358, i8 80" [src/conv1.cpp:37]   --->   Operation 4436 'add' 'empty_438' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4437 [1/1] (0.00ns)   --->   "%p_cast90 = zext i8 %empty_438" [src/conv1.cpp:37]   --->   Operation 4437 'zext' 'p_cast90' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 4438 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast90" [src/conv1.cpp:37]   --->   Operation 4438 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 4439 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast90" [src/conv1.cpp:37]   --->   Operation 4439 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 4440 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast90" [src/conv1.cpp:37]   --->   Operation 4440 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_80' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 4441 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72" [src/conv1.cpp:37]   --->   Operation 4441 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4442 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72" [src/conv1.cpp:37]   --->   Operation 4442 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4443 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_71 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_72" [src/conv1.cpp:37]   --->   Operation 4443 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_71' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4444 [1/1] (0.47ns)   --->   "%tmp_122 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_71, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 4444 'mux' 'tmp_122' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4445 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79" [src/conv1.cpp:37]   --->   Operation 4445 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4446 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79" [src/conv1.cpp:37]   --->   Operation 4446 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4447 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_79 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_79" [src/conv1.cpp:37]   --->   Operation 4447 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_79' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4448 [1/1] (0.47ns)   --->   "%tmp_130 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_79, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 4448 'mux' 'tmp_130' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4449 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80" [src/conv1.cpp:37]   --->   Operation 4449 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4450 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80" [src/conv1.cpp:37]   --->   Operation 4450 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4451 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_80 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_80" [src/conv1.cpp:37]   --->   Operation 4451 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_80' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4452 [1/1] (0.76ns)   --->   "%empty_519 = add i8 %empty_448, i8 71" [src/conv1.cpp:37]   --->   Operation 4452 'add' 'empty_519' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4453 [1/1] (0.00ns)   --->   "%p_cast162 = zext i8 %empty_519" [src/conv1.cpp:37]   --->   Operation 4453 'zext' 'p_cast162' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 4454 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast162" [src/conv1.cpp:37]   --->   Operation 4454 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 4455 [1/1] (0.76ns)   --->   "%empty_527 = add i8 %empty_448, i8 79" [src/conv1.cpp:37]   --->   Operation 4455 'add' 'empty_527' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4456 [1/1] (0.00ns)   --->   "%p_cast170 = zext i8 %empty_527" [src/conv1.cpp:37]   --->   Operation 4456 'zext' 'p_cast170' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 4457 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast170" [src/conv1.cpp:37]   --->   Operation 4457 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 4458 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast162" [src/conv1.cpp:37]   --->   Operation 4458 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 4459 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast170" [src/conv1.cpp:37]   --->   Operation 4459 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 4460 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_152 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast162" [src/conv1.cpp:37]   --->   Operation 4460 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_152' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 4461 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_160 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast170" [src/conv1.cpp:37]   --->   Operation 4461 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_160' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 4462 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151" [src/conv1.cpp:37]   --->   Operation 4462 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4463 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151" [src/conv1.cpp:37]   --->   Operation 4463 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4464 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_151 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_151" [src/conv1.cpp:37]   --->   Operation 4464 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_151' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4465 [1/1] (0.47ns)   --->   "%tmp_201_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_151, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4465 'mux' 'tmp_201_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4466 [1/1] (0.44ns)   --->   "%select_ln37_73 = select i1 %icmp_ln40, i32 %tmp_201_mid1, i32 %tmp_121" [src/conv1.cpp:37]   --->   Operation 4466 'select' 'select_ln37_73' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 4467 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152" [src/conv1.cpp:37]   --->   Operation 4467 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4468 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152" [src/conv1.cpp:37]   --->   Operation 4468 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4469 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_152 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_152" [src/conv1.cpp:37]   --->   Operation 4469 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_152' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4470 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159" [src/conv1.cpp:37]   --->   Operation 4470 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4471 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159" [src/conv1.cpp:37]   --->   Operation 4471 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4472 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_159 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_159" [src/conv1.cpp:37]   --->   Operation 4472 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_159' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4473 [1/1] (0.47ns)   --->   "%tmp_209_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_159, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4473 'mux' 'tmp_209_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4474 [1/1] (0.44ns)   --->   "%select_ln37_81 = select i1 %icmp_ln40, i32 %tmp_209_mid1, i32 %tmp_129" [src/conv1.cpp:37]   --->   Operation 4474 'select' 'select_ln37_81' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 4475 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160" [src/conv1.cpp:37]   --->   Operation 4475 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4476 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160" [src/conv1.cpp:37]   --->   Operation 4476 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4477 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_160 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_160" [src/conv1.cpp:37]   --->   Operation 4477 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_160' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_53 : Operation 4478 [1/1] (0.79ns)   --->   "%add_ln54_99 = add i11 %mul_ln54_29, i11 %zext_ln54_122" [src/conv1.cpp:54]   --->   Operation 4478 'add' 'add_ln54_99' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4479 [1/1] (0.00ns)   --->   "%zext_ln54_129 = zext i11 %add_ln54_99" [src/conv1.cpp:54]   --->   Operation 4479 'zext' 'zext_ln54_129' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_53 : Operation 4480 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_219 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_129" [src/conv1.cpp:54]   --->   Operation 4480 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_219' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_53 : Operation 4481 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_228 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_129" [src/conv1.cpp:54]   --->   Operation 4481 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_228' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_53 : Operation 4482 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_237 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_129" [src/conv1.cpp:54]   --->   Operation 4482 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_237' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_53 : Operation 4483 [1/1] (0.79ns)   --->   "%add_ln54_107 = add i11 %mul_ln54_28, i11 %zext_ln54_133" [src/conv1.cpp:54]   --->   Operation 4483 'add' 'add_ln54_107' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4484 [1/1] (0.00ns)   --->   "%zext_ln54_139 = zext i11 %add_ln54_107" [src/conv1.cpp:54]   --->   Operation 4484 'zext' 'zext_ln54_139' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_53 : Operation 4485 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_248 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_139" [src/conv1.cpp:54]   --->   Operation 4485 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_248' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_53 : Operation 4486 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_257 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_139" [src/conv1.cpp:54]   --->   Operation 4486 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_257' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_53 : Operation 4487 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_266 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_139" [src/conv1.cpp:54]   --->   Operation 4487 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_266' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_53 : Operation 4488 [2/4] (6.43ns)   --->   "%tmp_156 = fadd i32 %tmp_154, i32 %mul_1_15" [src/conv1.cpp:54]   --->   Operation 4488 'fadd' 'tmp_156' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 4489 '%tmp_175 = fadd i32 %tmp_173, i32 %mul_1_1259_8'
ST_53 : Operation 4489 [4/4] (4.67ns)   --->   "%tmp_175 = fadd i32 %tmp_173, i32 %mul_1_1259_8" [src/conv1.cpp:54]   --->   Operation 4489 'fadd' 'tmp_175' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4490 [3/4] (6.43ns)   --->   "%tmp_191 = fadd i32 %tmp_189, i32 %mul_1_2281_7" [src/conv1.cpp:54]   --->   Operation 4490 'fadd' 'tmp_191' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4491 [2/4] (6.43ns)   --->   "%tmp_207 = fadd i32 %tmp_205, i32 %mul_1_3_6" [src/conv1.cpp:54]   --->   Operation 4491 'fadd' 'tmp_207' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4492 [2/3] (7.01ns)   --->   "%mul_1_3_8 = fmul i32 %select_ln37_38, i32 %tmp_210" [src/conv1.cpp:54]   --->   Operation 4492 'fmul' 'mul_1_3_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4493 [1/4] (6.43ns)   --->   "%tmp_223 = fadd i32 %tmp_221, i32 %mul_1_4_5" [src/conv1.cpp:54]   --->   Operation 4493 'fadd' 'tmp_223' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4494 [2/3] (7.01ns)   --->   "%mul_1_4_7 = fmul i32 %select_ln37_46, i32 %tmp_226" [src/conv1.cpp:54]   --->   Operation 4494 'fmul' 'mul_1_4_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4495 [1/4] (6.43ns)   --->   "%tmp_239 = fadd i32 %tmp_237, i32 %mul_1_5_4" [src/conv1.cpp:54]   --->   Operation 4495 'fadd' 'tmp_239' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 4496 '%mul_1_5_6 = fmul i32 %select_ln37_54, i32 %tmp_242'
ST_53 : Operation 4496 [3/3] (5.25ns)   --->   "%mul_1_5_6 = fmul i32 %select_ln37_54, i32 %tmp_242" [src/conv1.cpp:54]   --->   Operation 4496 'fmul' 'mul_1_5_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4497 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_405 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_248" [src/conv1.cpp:54]   --->   Operation 4497 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_405' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4498 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_406 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_257" [src/conv1.cpp:54]   --->   Operation 4498 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_406' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4499 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_407 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_266" [src/conv1.cpp:54]   --->   Operation 4499 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_407' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4500 [1/4] (6.43ns)   --->   "%tmp_255 = fadd i32 %tmp_253, i32 %mul_1_6_3" [src/conv1.cpp:54]   --->   Operation 4500 'fadd' 'tmp_255' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 4501 '%mul_1_6_5 = fmul i32 %select_ln37_62, i32 %tmp_258'
ST_53 : Operation 4501 [3/3] (5.25ns)   --->   "%mul_1_6_5 = fmul i32 %select_ln37_62, i32 %tmp_258" [src/conv1.cpp:54]   --->   Operation 4501 'fmul' 'mul_1_6_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4502 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_429 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_219" [src/conv1.cpp:54]   --->   Operation 4502 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_429' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4503 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_430 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_228" [src/conv1.cpp:54]   --->   Operation 4503 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_430' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4504 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_431 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_237" [src/conv1.cpp:54]   --->   Operation 4504 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_431' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 4505 '%mul_1_7_4 = fmul i32 %select_ln37_70, i32 %tmp_274'
ST_53 : Operation 4505 [3/3] (5.25ns)   --->   "%mul_1_7_4 = fmul i32 %select_ln37_70, i32 %tmp_274" [src/conv1.cpp:54]   --->   Operation 4505 'fmul' 'mul_1_7_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 4506 '%tmp_289 = fadd i32 %tmp_287, i32 %mul_1_8_2'
ST_53 : Operation 4506 [4/4] (4.67ns)   --->   "%tmp_289 = fadd i32 %tmp_287, i32 %mul_1_8_2" [src/conv1.cpp:54]   --->   Operation 4506 'fadd' 'tmp_289' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 4507 '%tmp_325 = fadd i32 %tmp_324, i32 %mul_1_1_2_7'
ST_53 : Operation 4507 [4/4] (4.67ns)   --->   "%tmp_325 = fadd i32 %tmp_324, i32 %mul_1_1_2_7" [src/conv1.cpp:54]   --->   Operation 4507 'fadd' 'tmp_325' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4508 [2/4] (6.43ns)   --->   "%tmp_332 = fadd i32 %tmp_331, i32 %mul_1_1_3_6" [src/conv1.cpp:54]   --->   Operation 4508 'fadd' 'tmp_332' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4509 [2/4] (6.43ns)   --->   "%tmp_339 = fadd i32 %tmp_338, i32 %mul_1_1_4_5" [src/conv1.cpp:54]   --->   Operation 4509 'fadd' 'tmp_339' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4510 [1/4] (6.43ns)   --->   "%tmp_346 = fadd i32 %tmp_345, i32 %mul_1_1_5_4" [src/conv1.cpp:54]   --->   Operation 4510 'fadd' 'tmp_346' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4511 [1/4] (6.43ns)   --->   "%tmp_353 = fadd i32 %tmp_352, i32 %mul_1_1_6_3" [src/conv1.cpp:54]   --->   Operation 4511 'fadd' 'tmp_353' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4512 [1/3] (7.01ns)   --->   "%mul_1_1_6_4 = fmul i32 %select_ln37_61, i32 %tmp_258" [src/conv1.cpp:54]   --->   Operation 4512 'fmul' 'mul_1_1_6_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4513 [1/3] (7.01ns)   --->   "%mul_1_1_7_3 = fmul i32 %select_ln37_69, i32 %tmp_274" [src/conv1.cpp:54]   --->   Operation 4513 'fmul' 'mul_1_1_7_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4514 [1/4] (6.43ns)   --->   "%tmp_367 = fadd i32 %tmp_366, i32 %mul_1_1_8_1" [src/conv1.cpp:54]   --->   Operation 4514 'fadd' 'tmp_367' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4515 [1/3] (7.01ns)   --->   "%mul_1_1_8_2 = fmul i32 %select_ln37_77, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 4515 'fmul' 'mul_1_1_8_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4516 [3/4] (6.43ns)   --->   "%tmp_401 = fadd i32 %tmp_400, i32 %mul_1_2_3_6" [src/conv1.cpp:54]   --->   Operation 4516 'fadd' 'tmp_401' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4517 [2/4] (6.43ns)   --->   "%tmp_407 = fadd i32 %tmp_406, i32 %mul_1_2_4_5" [src/conv1.cpp:54]   --->   Operation 4517 'fadd' 'tmp_407' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4518 [1/3] (7.01ns)   --->   "%mul_1_2_4_6 = fmul i32 %select_ln37_45, i32 %tmp_228" [src/conv1.cpp:54]   --->   Operation 4518 'fmul' 'mul_1_2_4_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4519 [2/4] (6.43ns)   --->   "%tmp_413 = fadd i32 %tmp_412, i32 %mul_1_2_5_4" [src/conv1.cpp:54]   --->   Operation 4519 'fadd' 'tmp_413' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4520 [2/3] (7.01ns)   --->   "%mul_1_2_5_5 = fmul i32 %select_ln37_53, i32 %tmp_244" [src/conv1.cpp:54]   --->   Operation 4520 'fmul' 'mul_1_2_5_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4521 [3/4] (6.43ns)   --->   "%tmp_419 = fadd i32 %tmp_418, i32 %mul_1_2_6_3" [src/conv1.cpp:54]   --->   Operation 4521 'fadd' 'tmp_419' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4522 [2/3] (7.01ns)   --->   "%mul_1_2_6_4 = fmul i32 %select_ln37_61, i32 %tmp_260" [src/conv1.cpp:54]   --->   Operation 4522 'fmul' 'mul_1_2_6_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4523 [3/4] (6.43ns)   --->   "%tmp_425 = fadd i32 %tmp_424, i32 %mul_1_2_7_2" [src/conv1.cpp:54]   --->   Operation 4523 'fadd' 'tmp_425' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 4524 '%mul_1_2_7_3 = fmul i32 %select_ln37_69, i32 %tmp_276'
ST_53 : Operation 4524 [3/3] (5.25ns)   --->   "%mul_1_2_7_3 = fmul i32 %select_ln37_69, i32 %tmp_276" [src/conv1.cpp:54]   --->   Operation 4524 'fmul' 'mul_1_2_7_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 4525 '%tmp_431 = fadd i32 %tmp_430, i32 %mul_1_2_8_1'
ST_53 : Operation 4525 [4/4] (4.67ns)   --->   "%tmp_431 = fadd i32 %tmp_430, i32 %mul_1_2_8_1" [src/conv1.cpp:54]   --->   Operation 4525 'fadd' 'tmp_431' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 4526 '%mul_1_2_8_2 = fmul i32 %select_ln37_77, i32 %tmp_292'
ST_53 : Operation 4526 [3/3] (5.25ns)   --->   "%mul_1_2_8_2 = fmul i32 %select_ln37_77, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 4526 'fmul' 'mul_1_2_8_2' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4527 [3/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_309, i32 %mul_1_1_15" [src/conv1.cpp:54]   --->   Operation 4527 'fadd' 'tmp_26' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 4528 '%tmp_28 = fadd i32 %tmp_317, i32 %mul_1_1_1_8'
ST_53 : Operation 4528 [4/4] (4.67ns)   --->   "%tmp_28 = fadd i32 %tmp_317, i32 %mul_1_1_1_8" [src/conv1.cpp:54]   --->   Operation 4528 'fadd' 'tmp_28' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4529 [2/3] (7.01ns)   --->   "%mul_1_1_2_8 = fmul i32 %select_ln37_29, i32 %tmp_439" [src/conv1.cpp:54]   --->   Operation 4529 'fmul' 'mul_1_1_2_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 4530 '%tmp_31 = fadd i32 %tmp_394, i32 %mul_1_2_2_7'
ST_53 : Operation 4530 [4/4] (4.67ns)   --->   "%tmp_31 = fadd i32 %tmp_394, i32 %mul_1_2_2_7" [src/conv1.cpp:54]   --->   Operation 4530 'fadd' 'tmp_31' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4531 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_552 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_492" [src/conv1.cpp:54]   --->   Operation 4531 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_552' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4532 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_553 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_501" [src/conv1.cpp:54]   --->   Operation 4532 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_553' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4533 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_554 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_510" [src/conv1.cpp:54]   --->   Operation 4533 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_554' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4534 [1/1] (0.47ns)   --->   "%tmp_440 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_552, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_553, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_554, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 4534 'mux' 'tmp_440' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4535 [3/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %tmp_27, i32 %mul_1_2_15" [src/conv1.cpp:54]   --->   Operation 4535 'fadd' 'tmp_44' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4536 [1/3] (7.01ns)   --->   "%mul_1_2_1_8 = fmul i32 %select_ln37_20, i32 %tmp_447" [src/conv1.cpp:54]   --->   Operation 4536 'fmul' 'mul_1_2_1_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4537 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_576 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_518" [src/conv1.cpp:54]   --->   Operation 4537 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_576' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4538 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_577 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_527" [src/conv1.cpp:54]   --->   Operation 4538 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_577' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4539 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_578 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_536" [src/conv1.cpp:54]   --->   Operation 4539 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_578' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4540 [1/1] (0.47ns)   --->   "%tmp_448 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_576, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_577, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_578, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 4540 'mux' 'tmp_448' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.01>
ST_54 : Operation 4541 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80" [src/conv1.cpp:37]   --->   Operation 4541 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_54 : Operation 4542 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80" [src/conv1.cpp:37]   --->   Operation 4542 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_54 : Operation 4543 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_80 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_80" [src/conv1.cpp:37]   --->   Operation 4543 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_80' <Predicate = (!icmp_ln37 & !icmp_ln40 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_54 : Operation 4544 [1/1] (0.47ns)   --->   "%tmp_131 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_80, i2 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 4544 'mux' 'tmp_131' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4545 [1/1] (0.76ns)   --->   "%empty_528 = add i8 %empty_448, i8 80" [src/conv1.cpp:37]   --->   Operation 4545 'add' 'empty_528' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4546 [1/1] (0.00ns)   --->   "%p_cast171 = zext i8 %empty_528" [src/conv1.cpp:37]   --->   Operation 4546 'zext' 'p_cast171' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 4547 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast171" [src/conv1.cpp:37]   --->   Operation 4547 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 4548 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast171" [src/conv1.cpp:37]   --->   Operation 4548 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 4549 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_161 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast171" [src/conv1.cpp:37]   --->   Operation 4549 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_161' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 4550 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152" [src/conv1.cpp:37]   --->   Operation 4550 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_54 : Operation 4551 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152" [src/conv1.cpp:37]   --->   Operation 4551 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_54 : Operation 4552 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_152 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_152" [src/conv1.cpp:37]   --->   Operation 4552 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_152' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_54 : Operation 4553 [1/1] (0.47ns)   --->   "%tmp_202_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_152, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4553 'mux' 'tmp_202_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4554 [1/1] (0.44ns)   --->   "%select_ln37_74 = select i1 %icmp_ln40, i32 %tmp_202_mid1, i32 %tmp_122" [src/conv1.cpp:37]   --->   Operation 4554 'select' 'select_ln37_74' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 4555 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160" [src/conv1.cpp:37]   --->   Operation 4555 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_54 : Operation 4556 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160" [src/conv1.cpp:37]   --->   Operation 4556 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_54 : Operation 4557 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_160 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_160" [src/conv1.cpp:37]   --->   Operation 4557 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_160' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_54 : Operation 4558 [1/1] (0.47ns)   --->   "%tmp_210_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_160, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4558 'mux' 'tmp_210_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4559 [1/1] (0.44ns)   --->   "%select_ln37_82 = select i1 %icmp_ln40, i32 %tmp_210_mid1, i32 %tmp_130" [src/conv1.cpp:37]   --->   Operation 4559 'select' 'select_ln37_82' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 4560 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161" [src/conv1.cpp:37]   --->   Operation 4560 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_54 : Operation 4561 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161" [src/conv1.cpp:37]   --->   Operation 4561 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_54 : Operation 4562 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_161 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_161" [src/conv1.cpp:37]   --->   Operation 4562 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_161' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_54 : Operation 4563 [1/1] (0.79ns)   --->   "%add_ln54_83 = add i11 %mul_ln40, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 4563 'add' 'add_ln54_83' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4564 [1/1] (0.00ns)   --->   "%zext_ln54_109 = zext i11 %add_ln54_83" [src/conv1.cpp:54]   --->   Operation 4564 'zext' 'zext_ln54_109' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_54 : Operation 4565 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_161 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_109" [src/conv1.cpp:54]   --->   Operation 4565 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_161' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_54 : Operation 4566 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_170 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_109" [src/conv1.cpp:54]   --->   Operation 4566 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_170' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_54 : Operation 4567 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_179 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_109" [src/conv1.cpp:54]   --->   Operation 4567 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_179' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_54 : Operation 4568 [1/1] (0.79ns)   --->   "%add_ln54_91 = add i11 %mul_ln54_30, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4568 'add' 'add_ln54_91' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4569 [1/1] (0.00ns)   --->   "%zext_ln54_119 = zext i11 %add_ln54_91" [src/conv1.cpp:54]   --->   Operation 4569 'zext' 'zext_ln54_119' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_54 : Operation 4570 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_190 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_119" [src/conv1.cpp:54]   --->   Operation 4570 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_190' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_54 : Operation 4571 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_199 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_119" [src/conv1.cpp:54]   --->   Operation 4571 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_199' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_54 : Operation 4572 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_208 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_119" [src/conv1.cpp:54]   --->   Operation 4572 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_208' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_54 : Operation 4573 [1/4] (6.43ns)   --->   "%tmp_156 = fadd i32 %tmp_154, i32 %mul_1_15" [src/conv1.cpp:54]   --->   Operation 4573 'fadd' 'tmp_156' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4574 [3/4] (6.43ns)   --->   "%tmp_175 = fadd i32 %tmp_173, i32 %mul_1_1259_8" [src/conv1.cpp:54]   --->   Operation 4574 'fadd' 'tmp_175' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4575 [2/4] (6.43ns)   --->   "%tmp_191 = fadd i32 %tmp_189, i32 %mul_1_2281_7" [src/conv1.cpp:54]   --->   Operation 4575 'fadd' 'tmp_191' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4576 [1/4] (6.43ns)   --->   "%tmp_207 = fadd i32 %tmp_205, i32 %mul_1_3_6" [src/conv1.cpp:54]   --->   Operation 4576 'fadd' 'tmp_207' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4577 [1/3] (7.01ns)   --->   "%mul_1_3_8 = fmul i32 %select_ln37_38, i32 %tmp_210" [src/conv1.cpp:54]   --->   Operation 4577 'fmul' 'mul_1_3_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4578 [1/3] (7.01ns)   --->   "%mul_1_4_7 = fmul i32 %select_ln37_46, i32 %tmp_226" [src/conv1.cpp:54]   --->   Operation 4578 'fmul' 'mul_1_4_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4579 [2/3] (7.01ns)   --->   "%mul_1_5_6 = fmul i32 %select_ln37_54, i32 %tmp_242" [src/conv1.cpp:54]   --->   Operation 4579 'fmul' 'mul_1_5_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4580 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_405 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_248" [src/conv1.cpp:54]   --->   Operation 4580 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_405' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4581 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_406 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_257" [src/conv1.cpp:54]   --->   Operation 4581 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_406' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4582 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_407 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_266" [src/conv1.cpp:54]   --->   Operation 4582 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_407' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4583 [1/1] (0.47ns)   --->   "%tmp_246 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_405, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_406, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_407, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 4583 'mux' 'tmp_246' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 4584 '%tmp_257 = fadd i32 %tmp_255, i32 %mul_1_6_4'
ST_54 : Operation 4584 [4/4] (4.67ns)   --->   "%tmp_257 = fadd i32 %tmp_255, i32 %mul_1_6_4" [src/conv1.cpp:54]   --->   Operation 4584 'fadd' 'tmp_257' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4585 [2/3] (7.01ns)   --->   "%mul_1_6_5 = fmul i32 %select_ln37_62, i32 %tmp_258" [src/conv1.cpp:54]   --->   Operation 4585 'fmul' 'mul_1_6_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4586 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_429 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_219" [src/conv1.cpp:54]   --->   Operation 4586 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_429' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4587 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_430 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_228" [src/conv1.cpp:54]   --->   Operation 4587 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_430' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4588 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_431 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_237" [src/conv1.cpp:54]   --->   Operation 4588 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_431' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4589 [1/1] (0.47ns)   --->   "%tmp_262 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_429, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_430, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_431, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 4589 'mux' 'tmp_262' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 4590 '%tmp_273 = fadd i32 %tmp_271, i32 %mul_1_7_3'
ST_54 : Operation 4590 [4/4] (4.67ns)   --->   "%tmp_273 = fadd i32 %tmp_271, i32 %mul_1_7_3" [src/conv1.cpp:54]   --->   Operation 4590 'fadd' 'tmp_273' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4591 [2/3] (7.01ns)   --->   "%mul_1_7_4 = fmul i32 %select_ln37_70, i32 %tmp_274" [src/conv1.cpp:54]   --->   Operation 4591 'fmul' 'mul_1_7_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4592 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_453 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_190" [src/conv1.cpp:54]   --->   Operation 4592 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_453' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4593 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_454 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_199" [src/conv1.cpp:54]   --->   Operation 4593 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_454' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4594 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_455 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_208" [src/conv1.cpp:54]   --->   Operation 4594 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_455' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4595 [3/4] (6.43ns)   --->   "%tmp_289 = fadd i32 %tmp_287, i32 %mul_1_8_2" [src/conv1.cpp:54]   --->   Operation 4595 'fadd' 'tmp_289' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 4596 '%mul_1_8_3 = fmul i32 %select_ln37_78, i32 %tmp_290'
ST_54 : Operation 4596 [3/3] (5.25ns)   --->   "%mul_1_8_3 = fmul i32 %select_ln37_78, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 4596 'fmul' 'mul_1_8_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4597 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_477 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_161" [src/conv1.cpp:54]   --->   Operation 4597 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_477' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4598 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_478 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_170" [src/conv1.cpp:54]   --->   Operation 4598 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_478' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4599 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_479 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_179" [src/conv1.cpp:54]   --->   Operation 4599 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_479' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4600 [3/4] (6.43ns)   --->   "%tmp_325 = fadd i32 %tmp_324, i32 %mul_1_1_2_7" [src/conv1.cpp:54]   --->   Operation 4600 'fadd' 'tmp_325' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4601 [1/4] (6.43ns)   --->   "%tmp_332 = fadd i32 %tmp_331, i32 %mul_1_1_3_6" [src/conv1.cpp:54]   --->   Operation 4601 'fadd' 'tmp_332' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4602 [1/4] (6.43ns)   --->   "%tmp_339 = fadd i32 %tmp_338, i32 %mul_1_1_4_5" [src/conv1.cpp:54]   --->   Operation 4602 'fadd' 'tmp_339' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 4603 '%mul_1_1_4_7 = fmul i32 %select_ln37_46, i32 %tmp_228'
ST_54 : Operation 4603 [3/3] (5.25ns)   --->   "%mul_1_1_4_7 = fmul i32 %select_ln37_46, i32 %tmp_228" [src/conv1.cpp:54]   --->   Operation 4603 'fmul' 'mul_1_1_4_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 4604 '%mul_1_1_5_6 = fmul i32 %select_ln37_54, i32 %tmp_244'
ST_54 : Operation 4604 [3/3] (5.25ns)   --->   "%mul_1_1_5_6 = fmul i32 %select_ln37_54, i32 %tmp_244" [src/conv1.cpp:54]   --->   Operation 4604 'fmul' 'mul_1_1_5_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 4605 '%tmp_354 = fadd i32 %tmp_353, i32 %mul_1_1_6_4'
ST_54 : Operation 4605 [4/4] (4.67ns)   --->   "%tmp_354 = fadd i32 %tmp_353, i32 %mul_1_1_6_4" [src/conv1.cpp:54]   --->   Operation 4605 'fadd' 'tmp_354' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 4606 '%tmp_361 = fadd i32 %tmp_360, i32 %mul_1_1_7_3'
ST_54 : Operation 4606 [4/4] (4.67ns)   --->   "%tmp_361 = fadd i32 %tmp_360, i32 %mul_1_1_7_3" [src/conv1.cpp:54]   --->   Operation 4606 'fadd' 'tmp_361' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 4607 '%tmp_368 = fadd i32 %tmp_367, i32 %mul_1_1_8_2'
ST_54 : Operation 4607 [4/4] (4.67ns)   --->   "%tmp_368 = fadd i32 %tmp_367, i32 %mul_1_1_8_2" [src/conv1.cpp:54]   --->   Operation 4607 'fadd' 'tmp_368' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4608 [2/4] (6.43ns)   --->   "%tmp_401 = fadd i32 %tmp_400, i32 %mul_1_2_3_6" [src/conv1.cpp:54]   --->   Operation 4608 'fadd' 'tmp_401' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4609 [1/4] (6.43ns)   --->   "%tmp_407 = fadd i32 %tmp_406, i32 %mul_1_2_4_5" [src/conv1.cpp:54]   --->   Operation 4609 'fadd' 'tmp_407' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4610 [1/4] (6.43ns)   --->   "%tmp_413 = fadd i32 %tmp_412, i32 %mul_1_2_5_4" [src/conv1.cpp:54]   --->   Operation 4610 'fadd' 'tmp_413' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4611 [1/3] (7.01ns)   --->   "%mul_1_2_5_5 = fmul i32 %select_ln37_53, i32 %tmp_244" [src/conv1.cpp:54]   --->   Operation 4611 'fmul' 'mul_1_2_5_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4612 [2/4] (6.43ns)   --->   "%tmp_419 = fadd i32 %tmp_418, i32 %mul_1_2_6_3" [src/conv1.cpp:54]   --->   Operation 4612 'fadd' 'tmp_419' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4613 [1/3] (7.01ns)   --->   "%mul_1_2_6_4 = fmul i32 %select_ln37_61, i32 %tmp_260" [src/conv1.cpp:54]   --->   Operation 4613 'fmul' 'mul_1_2_6_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4614 [2/4] (6.43ns)   --->   "%tmp_425 = fadd i32 %tmp_424, i32 %mul_1_2_7_2" [src/conv1.cpp:54]   --->   Operation 4614 'fadd' 'tmp_425' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4615 [2/3] (7.01ns)   --->   "%mul_1_2_7_3 = fmul i32 %select_ln37_69, i32 %tmp_276" [src/conv1.cpp:54]   --->   Operation 4615 'fmul' 'mul_1_2_7_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4616 [3/4] (6.43ns)   --->   "%tmp_431 = fadd i32 %tmp_430, i32 %mul_1_2_8_1" [src/conv1.cpp:54]   --->   Operation 4616 'fadd' 'tmp_431' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4617 [2/3] (7.01ns)   --->   "%mul_1_2_8_2 = fmul i32 %select_ln37_77, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 4617 'fmul' 'mul_1_2_8_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4618 [2/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_309, i32 %mul_1_1_15" [src/conv1.cpp:54]   --->   Operation 4618 'fadd' 'tmp_26' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4619 [3/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_317, i32 %mul_1_1_1_8" [src/conv1.cpp:54]   --->   Operation 4619 'fadd' 'tmp_28' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4620 [1/3] (7.01ns)   --->   "%mul_1_1_2_8 = fmul i32 %select_ln37_29, i32 %tmp_439" [src/conv1.cpp:54]   --->   Operation 4620 'fmul' 'mul_1_1_2_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4621 [3/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %tmp_394, i32 %mul_1_2_2_7" [src/conv1.cpp:54]   --->   Operation 4621 'fadd' 'tmp_31' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 4622 '%mul_1_2_3_7 = fmul i32 %select_ln37_37, i32 %tmp_440'
ST_54 : Operation 4622 [3/3] (5.25ns)   --->   "%mul_1_2_3_7 = fmul i32 %select_ln37_37, i32 %tmp_440" [src/conv1.cpp:54]   --->   Operation 4622 'fmul' 'mul_1_2_3_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4623 [2/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %tmp_27, i32 %mul_1_2_15" [src/conv1.cpp:54]   --->   Operation 4623 'fadd' 'tmp_44' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 4624 '%tmp_45 = fadd i32 %tmp_29, i32 %mul_1_2_1_8'
ST_54 : Operation 4624 [4/4] (4.67ns)   --->   "%tmp_45 = fadd i32 %tmp_29, i32 %mul_1_2_1_8" [src/conv1.cpp:54]   --->   Operation 4624 'fadd' 'tmp_45' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 4625 '%mul_1_2_2_8 = fmul i32 %select_ln37_29, i32 %tmp_448'
ST_54 : Operation 4625 [3/3] (5.25ns)   --->   "%mul_1_2_2_8 = fmul i32 %select_ln37_29, i32 %tmp_448" [src/conv1.cpp:54]   --->   Operation 4625 'fmul' 'mul_1_2_2_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 5496 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 5496 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 55 <SV = 54> <Delay = 7.01>
ST_55 : Operation 4626 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161" [src/conv1.cpp:37]   --->   Operation 4626 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_55 : Operation 4627 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161" [src/conv1.cpp:37]   --->   Operation 4627 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_55 : Operation 4628 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_161 = load i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_161" [src/conv1.cpp:37]   --->   Operation 4628 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_161' <Predicate = (!icmp_ln37 & icmp_ln40 & trunc_ln37_1 != 0 & trunc_ln37_1 != 1 & trunc_ln37_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_55 : Operation 4629 [1/1] (0.47ns)   --->   "%tmp_211_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_load_161, i2 %trunc_ln37_1" [src/conv1.cpp:37]   --->   Operation 4629 'mux' 'tmp_211_mid1' <Predicate = (!icmp_ln37 & icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4630 [1/1] (0.44ns)   --->   "%select_ln37_83 = select i1 %icmp_ln40, i32 %tmp_211_mid1, i32 %tmp_131" [src/conv1.cpp:37]   --->   Operation 4630 'select' 'select_ln37_83' <Predicate = (!icmp_ln37)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 4631 '%add53_1 = fadd i32 %tmp_157, i32 %tmp_156'
ST_55 : Operation 4631 [4/4] (4.67ns)   --->   "%add53_1 = fadd i32 %tmp_157, i32 %tmp_156" [src/conv1.cpp:57]   --->   Operation 4631 'fadd' 'add53_1' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4632 [2/4] (6.43ns)   --->   "%tmp_175 = fadd i32 %tmp_173, i32 %mul_1_1259_8" [src/conv1.cpp:54]   --->   Operation 4632 'fadd' 'tmp_175' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4633 [1/4] (6.43ns)   --->   "%tmp_191 = fadd i32 %tmp_189, i32 %mul_1_2281_7" [src/conv1.cpp:54]   --->   Operation 4633 'fadd' 'tmp_191' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 4634 '%tmp_225 = fadd i32 %tmp_223, i32 %mul_1_4_6'
ST_55 : Operation 4634 [4/4] (4.67ns)   --->   "%tmp_225 = fadd i32 %tmp_223, i32 %mul_1_4_6" [src/conv1.cpp:54]   --->   Operation 4634 'fadd' 'tmp_225' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 4635 '%tmp_241 = fadd i32 %tmp_239, i32 %mul_1_5_5'
ST_55 : Operation 4635 [4/4] (4.67ns)   --->   "%tmp_241 = fadd i32 %tmp_239, i32 %mul_1_5_5" [src/conv1.cpp:54]   --->   Operation 4635 'fadd' 'tmp_241' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4636 [1/3] (7.01ns)   --->   "%mul_1_5_6 = fmul i32 %select_ln37_54, i32 %tmp_242" [src/conv1.cpp:54]   --->   Operation 4636 'fmul' 'mul_1_5_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4637 [3/4] (6.43ns)   --->   "%tmp_257 = fadd i32 %tmp_255, i32 %mul_1_6_4" [src/conv1.cpp:54]   --->   Operation 4637 'fadd' 'tmp_257' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4638 [1/3] (7.01ns)   --->   "%mul_1_6_5 = fmul i32 %select_ln37_62, i32 %tmp_258" [src/conv1.cpp:54]   --->   Operation 4638 'fmul' 'mul_1_6_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4639 [3/4] (6.43ns)   --->   "%tmp_273 = fadd i32 %tmp_271, i32 %mul_1_7_3" [src/conv1.cpp:54]   --->   Operation 4639 'fadd' 'tmp_273' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4640 [1/3] (7.01ns)   --->   "%mul_1_7_4 = fmul i32 %select_ln37_70, i32 %tmp_274" [src/conv1.cpp:54]   --->   Operation 4640 'fmul' 'mul_1_7_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4641 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_453 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_190" [src/conv1.cpp:54]   --->   Operation 4641 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_453' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4642 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_454 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_199" [src/conv1.cpp:54]   --->   Operation 4642 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_454' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4643 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_455 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_208" [src/conv1.cpp:54]   --->   Operation 4643 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_455' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4644 [1/1] (0.47ns)   --->   "%tmp_278 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_453, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_454, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_455, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 4644 'mux' 'tmp_278' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4645 [2/4] (6.43ns)   --->   "%tmp_289 = fadd i32 %tmp_287, i32 %mul_1_8_2" [src/conv1.cpp:54]   --->   Operation 4645 'fadd' 'tmp_289' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4646 [2/3] (7.01ns)   --->   "%mul_1_8_3 = fmul i32 %select_ln37_78, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 4646 'fmul' 'mul_1_8_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4647 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_477 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_161" [src/conv1.cpp:54]   --->   Operation 4647 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_477' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4648 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_478 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_170" [src/conv1.cpp:54]   --->   Operation 4648 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_478' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4649 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_479 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_179" [src/conv1.cpp:54]   --->   Operation 4649 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_479' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4650 [1/1] (0.47ns)   --->   "%tmp_294 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_477, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_478, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_479, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 4650 'mux' 'tmp_294' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4651 [1/1] (0.79ns)   --->   "%add_ln54_115 = add i11 %mul_ln54_27, i11 %zext_ln54_144" [src/conv1.cpp:54]   --->   Operation 4651 'add' 'add_ln54_115' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4652 [1/1] (0.00ns)   --->   "%zext_ln54_149 = zext i11 %add_ln54_115" [src/conv1.cpp:54]   --->   Operation 4652 'zext' 'zext_ln54_149' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_55 : Operation 4653 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_493 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_149" [src/conv1.cpp:54]   --->   Operation 4653 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_493' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_55 : Operation 4654 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_502 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_149" [src/conv1.cpp:54]   --->   Operation 4654 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_502' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_55 : Operation 4655 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_511 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_149" [src/conv1.cpp:54]   --->   Operation 4655 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_511' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_55 : Operation 4656 [2/4] (6.43ns)   --->   "%tmp_325 = fadd i32 %tmp_324, i32 %mul_1_1_2_7" [src/conv1.cpp:54]   --->   Operation 4656 'fadd' 'tmp_325' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 4657 '%tmp_340 = fadd i32 %tmp_339, i32 %mul_1_1_4_6'
ST_55 : Operation 4657 [4/4] (4.67ns)   --->   "%tmp_340 = fadd i32 %tmp_339, i32 %mul_1_1_4_6" [src/conv1.cpp:54]   --->   Operation 4657 'fadd' 'tmp_340' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4658 [2/3] (7.01ns)   --->   "%mul_1_1_4_7 = fmul i32 %select_ln37_46, i32 %tmp_228" [src/conv1.cpp:54]   --->   Operation 4658 'fmul' 'mul_1_1_4_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 4659 '%tmp_347 = fadd i32 %tmp_346, i32 %mul_1_1_5_5'
ST_55 : Operation 4659 [4/4] (4.67ns)   --->   "%tmp_347 = fadd i32 %tmp_346, i32 %mul_1_1_5_5" [src/conv1.cpp:54]   --->   Operation 4659 'fadd' 'tmp_347' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4660 [2/3] (7.01ns)   --->   "%mul_1_1_5_6 = fmul i32 %select_ln37_54, i32 %tmp_244" [src/conv1.cpp:54]   --->   Operation 4660 'fmul' 'mul_1_1_5_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4661 [3/4] (6.43ns)   --->   "%tmp_354 = fadd i32 %tmp_353, i32 %mul_1_1_6_4" [src/conv1.cpp:54]   --->   Operation 4661 'fadd' 'tmp_354' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 4662 '%mul_1_1_6_5 = fmul i32 %select_ln37_62, i32 %tmp_260'
ST_55 : Operation 4662 [3/3] (5.25ns)   --->   "%mul_1_1_6_5 = fmul i32 %select_ln37_62, i32 %tmp_260" [src/conv1.cpp:54]   --->   Operation 4662 'fmul' 'mul_1_1_6_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4663 [3/4] (6.43ns)   --->   "%tmp_361 = fadd i32 %tmp_360, i32 %mul_1_1_7_3" [src/conv1.cpp:54]   --->   Operation 4663 'fadd' 'tmp_361' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 4664 '%mul_1_1_7_4 = fmul i32 %select_ln37_70, i32 %tmp_276'
ST_55 : Operation 4664 [3/3] (5.25ns)   --->   "%mul_1_1_7_4 = fmul i32 %select_ln37_70, i32 %tmp_276" [src/conv1.cpp:54]   --->   Operation 4664 'fmul' 'mul_1_1_7_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4665 [3/4] (6.43ns)   --->   "%tmp_368 = fadd i32 %tmp_367, i32 %mul_1_1_8_2" [src/conv1.cpp:54]   --->   Operation 4665 'fadd' 'tmp_368' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 4666 '%mul_1_1_8_3 = fmul i32 %select_ln37_78, i32 %tmp_292'
ST_55 : Operation 4666 [3/3] (5.25ns)   --->   "%mul_1_1_8_3 = fmul i32 %select_ln37_78, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 4666 'fmul' 'mul_1_1_8_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4667 [1/1] (0.79ns)   --->   "%add_ln54_123 = add i11 %mul_ln54_26, i11 %zext_ln54_155" [src/conv1.cpp:54]   --->   Operation 4667 'add' 'add_ln54_123' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4668 [1/1] (0.00ns)   --->   "%zext_ln54_159 = zext i11 %add_ln54_123" [src/conv1.cpp:54]   --->   Operation 4668 'zext' 'zext_ln54_159' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_55 : Operation 4669 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_519 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_159" [src/conv1.cpp:54]   --->   Operation 4669 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_519' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_55 : Operation 4670 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_528 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_159" [src/conv1.cpp:54]   --->   Operation 4670 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_528' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_55 : Operation 4671 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_537 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_159" [src/conv1.cpp:54]   --->   Operation 4671 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_537' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_55 : Operation 4672 [1/4] (6.43ns)   --->   "%tmp_401 = fadd i32 %tmp_400, i32 %mul_1_2_3_6" [src/conv1.cpp:54]   --->   Operation 4672 'fadd' 'tmp_401' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 4673 '%tmp_414 = fadd i32 %tmp_413, i32 %mul_1_2_5_5'
ST_55 : Operation 4673 [4/4] (4.67ns)   --->   "%tmp_414 = fadd i32 %tmp_413, i32 %mul_1_2_5_5" [src/conv1.cpp:54]   --->   Operation 4673 'fadd' 'tmp_414' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 4674 '%mul_1_2_5_6 = fmul i32 %select_ln37_54, i32 %tmp_246'
ST_55 : Operation 4674 [3/3] (5.25ns)   --->   "%mul_1_2_5_6 = fmul i32 %select_ln37_54, i32 %tmp_246" [src/conv1.cpp:54]   --->   Operation 4674 'fmul' 'mul_1_2_5_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4675 [1/4] (6.43ns)   --->   "%tmp_419 = fadd i32 %tmp_418, i32 %mul_1_2_6_3" [src/conv1.cpp:54]   --->   Operation 4675 'fadd' 'tmp_419' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 4676 '%mul_1_2_6_5 = fmul i32 %select_ln37_62, i32 %tmp_262'
ST_55 : Operation 4676 [3/3] (5.25ns)   --->   "%mul_1_2_6_5 = fmul i32 %select_ln37_62, i32 %tmp_262" [src/conv1.cpp:54]   --->   Operation 4676 'fmul' 'mul_1_2_6_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4677 [1/4] (6.43ns)   --->   "%tmp_425 = fadd i32 %tmp_424, i32 %mul_1_2_7_2" [src/conv1.cpp:54]   --->   Operation 4677 'fadd' 'tmp_425' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4678 [1/3] (7.01ns)   --->   "%mul_1_2_7_3 = fmul i32 %select_ln37_69, i32 %tmp_276" [src/conv1.cpp:54]   --->   Operation 4678 'fmul' 'mul_1_2_7_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4679 [2/4] (6.43ns)   --->   "%tmp_431 = fadd i32 %tmp_430, i32 %mul_1_2_8_1" [src/conv1.cpp:54]   --->   Operation 4679 'fadd' 'tmp_431' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4680 [1/3] (7.01ns)   --->   "%mul_1_2_8_2 = fmul i32 %select_ln37_77, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 4680 'fmul' 'mul_1_2_8_2' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4681 [1/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_309, i32 %mul_1_1_15" [src/conv1.cpp:54]   --->   Operation 4681 'fadd' 'tmp_26' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4682 [2/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_317, i32 %mul_1_1_1_8" [src/conv1.cpp:54]   --->   Operation 4682 'fadd' 'tmp_28' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4683 [2/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %tmp_394, i32 %mul_1_2_2_7" [src/conv1.cpp:54]   --->   Operation 4683 'fadd' 'tmp_31' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4684 [2/3] (7.01ns)   --->   "%mul_1_2_3_7 = fmul i32 %select_ln37_37, i32 %tmp_440" [src/conv1.cpp:54]   --->   Operation 4684 'fmul' 'mul_1_2_3_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4685 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_555 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_493" [src/conv1.cpp:54]   --->   Operation 4685 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_555' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4686 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_556 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_502" [src/conv1.cpp:54]   --->   Operation 4686 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_556' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4687 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_557 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_511" [src/conv1.cpp:54]   --->   Operation 4687 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_557' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4688 [1/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %tmp_27, i32 %mul_1_2_15" [src/conv1.cpp:54]   --->   Operation 4688 'fadd' 'tmp_44' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4689 [3/4] (6.43ns)   --->   "%tmp_45 = fadd i32 %tmp_29, i32 %mul_1_2_1_8" [src/conv1.cpp:54]   --->   Operation 4689 'fadd' 'tmp_45' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4690 [2/3] (7.01ns)   --->   "%mul_1_2_2_8 = fmul i32 %select_ln37_29, i32 %tmp_448" [src/conv1.cpp:54]   --->   Operation 4690 'fmul' 'mul_1_2_2_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4691 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_579 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_519" [src/conv1.cpp:54]   --->   Operation 4691 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_579' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4692 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_580 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_528" [src/conv1.cpp:54]   --->   Operation 4692 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_580' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4693 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_581 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_537" [src/conv1.cpp:54]   --->   Operation 4693 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_581' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 56 <SV = 55> <Delay = 7.01>
ST_56 : Operation 4694 [1/1] (0.79ns)   --->   "%add_ln54_100 = add i11 %mul_ln54_30, i11 %zext_ln54_122" [src/conv1.cpp:54]   --->   Operation 4694 'add' 'add_ln54_100' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4695 [1/1] (0.00ns)   --->   "%zext_ln54_130 = zext i11 %add_ln54_100" [src/conv1.cpp:54]   --->   Operation 4695 'zext' 'zext_ln54_130' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 4696 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_220 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_130" [src/conv1.cpp:54]   --->   Operation 4696 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_220' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 4697 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_229 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_130" [src/conv1.cpp:54]   --->   Operation 4697 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_229' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 4698 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_238 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_130" [src/conv1.cpp:54]   --->   Operation 4698 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_238' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 4699 [1/1] (0.79ns)   --->   "%add_ln54_108 = add i11 %mul_ln54_29, i11 %zext_ln54_133" [src/conv1.cpp:54]   --->   Operation 4699 'add' 'add_ln54_108' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4700 [1/1] (0.00ns)   --->   "%zext_ln54_140 = zext i11 %add_ln54_108" [src/conv1.cpp:54]   --->   Operation 4700 'zext' 'zext_ln54_140' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 4701 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_249 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_140" [src/conv1.cpp:54]   --->   Operation 4701 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_249' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 4702 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_258 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_140" [src/conv1.cpp:54]   --->   Operation 4702 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_258' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 4703 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_267 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_140" [src/conv1.cpp:54]   --->   Operation 4703 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_267' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 4704 [3/4] (6.43ns)   --->   "%add53_1 = fadd i32 %tmp_157, i32 %tmp_156" [src/conv1.cpp:57]   --->   Operation 4704 'fadd' 'add53_1' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4705 [1/4] (6.43ns)   --->   "%tmp_175 = fadd i32 %tmp_173, i32 %mul_1_1259_8" [src/conv1.cpp:54]   --->   Operation 4705 'fadd' 'tmp_175' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 4706 '%tmp_209 = fadd i32 %tmp_207, i32 %mul_1_3_7'
ST_56 : Operation 4706 [4/4] (4.67ns)   --->   "%tmp_209 = fadd i32 %tmp_207, i32 %mul_1_3_7" [src/conv1.cpp:54]   --->   Operation 4706 'fadd' 'tmp_209' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4707 [3/4] (6.43ns)   --->   "%tmp_225 = fadd i32 %tmp_223, i32 %mul_1_4_6" [src/conv1.cpp:54]   --->   Operation 4707 'fadd' 'tmp_225' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 4708 '%mul_1_4_8 = fmul i32 %select_ln37_47, i32 %tmp_228'
ST_56 : Operation 4708 [3/3] (5.25ns)   --->   "%mul_1_4_8 = fmul i32 %select_ln37_47, i32 %tmp_228" [src/conv1.cpp:54]   --->   Operation 4708 'fmul' 'mul_1_4_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4709 [3/4] (6.43ns)   --->   "%tmp_241 = fadd i32 %tmp_239, i32 %mul_1_5_5" [src/conv1.cpp:54]   --->   Operation 4709 'fadd' 'tmp_241' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 4710 '%mul_1_5_7 = fmul i32 %select_ln37_55, i32 %tmp_244'
ST_56 : Operation 4710 [3/3] (5.25ns)   --->   "%mul_1_5_7 = fmul i32 %select_ln37_55, i32 %tmp_244" [src/conv1.cpp:54]   --->   Operation 4710 'fmul' 'mul_1_5_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4711 [2/4] (6.43ns)   --->   "%tmp_257 = fadd i32 %tmp_255, i32 %mul_1_6_4" [src/conv1.cpp:54]   --->   Operation 4711 'fadd' 'tmp_257' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4712 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_432 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_249" [src/conv1.cpp:54]   --->   Operation 4712 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_432' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4713 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_433 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_258" [src/conv1.cpp:54]   --->   Operation 4713 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_433' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4714 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_434 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_267" [src/conv1.cpp:54]   --->   Operation 4714 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_434' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4715 [2/4] (6.43ns)   --->   "%tmp_273 = fadd i32 %tmp_271, i32 %mul_1_7_3" [src/conv1.cpp:54]   --->   Operation 4715 'fadd' 'tmp_273' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4716 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_456 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_220" [src/conv1.cpp:54]   --->   Operation 4716 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_456' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4717 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_457 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_229" [src/conv1.cpp:54]   --->   Operation 4717 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_457' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4718 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_458 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_238" [src/conv1.cpp:54]   --->   Operation 4718 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_458' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4719 [1/4] (6.43ns)   --->   "%tmp_289 = fadd i32 %tmp_287, i32 %mul_1_8_2" [src/conv1.cpp:54]   --->   Operation 4719 'fadd' 'tmp_289' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4720 [1/3] (7.01ns)   --->   "%mul_1_8_3 = fmul i32 %select_ln37_78, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 4720 'fmul' 'mul_1_8_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4721 [1/4] (6.43ns)   --->   "%tmp_325 = fadd i32 %tmp_324, i32 %mul_1_1_2_7" [src/conv1.cpp:54]   --->   Operation 4721 'fadd' 'tmp_325' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4722 [3/4] (6.43ns)   --->   "%tmp_340 = fadd i32 %tmp_339, i32 %mul_1_1_4_6" [src/conv1.cpp:54]   --->   Operation 4722 'fadd' 'tmp_340' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4723 [1/3] (7.01ns)   --->   "%mul_1_1_4_7 = fmul i32 %select_ln37_46, i32 %tmp_228" [src/conv1.cpp:54]   --->   Operation 4723 'fmul' 'mul_1_1_4_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4724 [3/4] (6.43ns)   --->   "%tmp_347 = fadd i32 %tmp_346, i32 %mul_1_1_5_5" [src/conv1.cpp:54]   --->   Operation 4724 'fadd' 'tmp_347' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4725 [1/3] (7.01ns)   --->   "%mul_1_1_5_6 = fmul i32 %select_ln37_54, i32 %tmp_244" [src/conv1.cpp:54]   --->   Operation 4725 'fmul' 'mul_1_1_5_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4726 [2/4] (6.43ns)   --->   "%tmp_354 = fadd i32 %tmp_353, i32 %mul_1_1_6_4" [src/conv1.cpp:54]   --->   Operation 4726 'fadd' 'tmp_354' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4727 [2/3] (7.01ns)   --->   "%mul_1_1_6_5 = fmul i32 %select_ln37_62, i32 %tmp_260" [src/conv1.cpp:54]   --->   Operation 4727 'fmul' 'mul_1_1_6_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4728 [2/4] (6.43ns)   --->   "%tmp_361 = fadd i32 %tmp_360, i32 %mul_1_1_7_3" [src/conv1.cpp:54]   --->   Operation 4728 'fadd' 'tmp_361' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4729 [2/3] (7.01ns)   --->   "%mul_1_1_7_4 = fmul i32 %select_ln37_70, i32 %tmp_276" [src/conv1.cpp:54]   --->   Operation 4729 'fmul' 'mul_1_1_7_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4730 [2/4] (6.43ns)   --->   "%tmp_368 = fadd i32 %tmp_367, i32 %mul_1_1_8_2" [src/conv1.cpp:54]   --->   Operation 4730 'fadd' 'tmp_368' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4731 [2/3] (7.01ns)   --->   "%mul_1_1_8_3 = fmul i32 %select_ln37_78, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 4731 'fmul' 'mul_1_1_8_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 4732 '%tmp_408 = fadd i32 %tmp_407, i32 %mul_1_2_4_6'
ST_56 : Operation 4732 [4/4] (4.67ns)   --->   "%tmp_408 = fadd i32 %tmp_407, i32 %mul_1_2_4_6" [src/conv1.cpp:54]   --->   Operation 4732 'fadd' 'tmp_408' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4733 [3/4] (6.43ns)   --->   "%tmp_414 = fadd i32 %tmp_413, i32 %mul_1_2_5_5" [src/conv1.cpp:54]   --->   Operation 4733 'fadd' 'tmp_414' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4734 [2/3] (7.01ns)   --->   "%mul_1_2_5_6 = fmul i32 %select_ln37_54, i32 %tmp_246" [src/conv1.cpp:54]   --->   Operation 4734 'fmul' 'mul_1_2_5_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 4735 '%tmp_420 = fadd i32 %tmp_419, i32 %mul_1_2_6_4'
ST_56 : Operation 4735 [4/4] (4.67ns)   --->   "%tmp_420 = fadd i32 %tmp_419, i32 %mul_1_2_6_4" [src/conv1.cpp:54]   --->   Operation 4735 'fadd' 'tmp_420' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4736 [2/3] (7.01ns)   --->   "%mul_1_2_6_5 = fmul i32 %select_ln37_62, i32 %tmp_262" [src/conv1.cpp:54]   --->   Operation 4736 'fmul' 'mul_1_2_6_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 4737 '%tmp_426 = fadd i32 %tmp_425, i32 %mul_1_2_7_3'
ST_56 : Operation 4737 [4/4] (4.67ns)   --->   "%tmp_426 = fadd i32 %tmp_425, i32 %mul_1_2_7_3" [src/conv1.cpp:54]   --->   Operation 4737 'fadd' 'tmp_426' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 4738 '%mul_1_2_7_4 = fmul i32 %select_ln37_70, i32 %tmp_278'
ST_56 : Operation 4738 [3/3] (5.25ns)   --->   "%mul_1_2_7_4 = fmul i32 %select_ln37_70, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 4738 'fmul' 'mul_1_2_7_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4739 [1/4] (6.43ns)   --->   "%tmp_431 = fadd i32 %tmp_430, i32 %mul_1_2_8_1" [src/conv1.cpp:54]   --->   Operation 4739 'fadd' 'tmp_431' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 4740 '%mul_1_2_8_3 = fmul i32 %select_ln37_78, i32 %tmp_294'
ST_56 : Operation 4740 [3/3] (5.25ns)   --->   "%mul_1_2_8_3 = fmul i32 %select_ln37_78, i32 %tmp_294" [src/conv1.cpp:54]   --->   Operation 4740 'fmul' 'mul_1_2_8_3' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4741 [1/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_317, i32 %mul_1_1_1_8" [src/conv1.cpp:54]   --->   Operation 4741 'fadd' 'tmp_28' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4742 [1/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %tmp_394, i32 %mul_1_2_2_7" [src/conv1.cpp:54]   --->   Operation 4742 'fadd' 'tmp_31' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 4743 '%mul_1_1_3_8 = fmul i32 %select_ln37_38, i32 %tmp_440'
ST_56 : Operation 4743 [3/3] (5.25ns)   --->   "%mul_1_1_3_8 = fmul i32 %select_ln37_38, i32 %tmp_440" [src/conv1.cpp:54]   --->   Operation 4743 'fmul' 'mul_1_1_3_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4744 [1/3] (7.01ns)   --->   "%mul_1_2_3_7 = fmul i32 %select_ln37_37, i32 %tmp_440" [src/conv1.cpp:54]   --->   Operation 4744 'fmul' 'mul_1_2_3_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4745 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_555 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_493" [src/conv1.cpp:54]   --->   Operation 4745 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_555' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4746 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_556 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_502" [src/conv1.cpp:54]   --->   Operation 4746 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_556' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4747 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_557 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_511" [src/conv1.cpp:54]   --->   Operation 4747 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_557' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4748 [1/1] (0.47ns)   --->   "%tmp_441 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_555, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_556, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_557, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 4748 'mux' 'tmp_441' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4749 [2/4] (6.43ns)   --->   "%tmp_45 = fadd i32 %tmp_29, i32 %mul_1_2_1_8" [src/conv1.cpp:54]   --->   Operation 4749 'fadd' 'tmp_45' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4750 [1/3] (7.01ns)   --->   "%mul_1_2_2_8 = fmul i32 %select_ln37_29, i32 %tmp_448" [src/conv1.cpp:54]   --->   Operation 4750 'fmul' 'mul_1_2_2_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4751 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_579 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_519" [src/conv1.cpp:54]   --->   Operation 4751 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_579' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4752 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_580 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_528" [src/conv1.cpp:54]   --->   Operation 4752 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_580' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4753 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_581 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_537" [src/conv1.cpp:54]   --->   Operation 4753 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_581' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4754 [1/1] (0.47ns)   --->   "%tmp_449 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_579, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_580, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_581, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 4754 'mux' 'tmp_449' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 4755 '%add53_1_1 = fadd i32 %tmp_456, i32 %tmp_26'
ST_56 : Operation 4755 [4/4] (4.67ns)   --->   "%add53_1_1 = fadd i32 %tmp_456, i32 %tmp_26" [src/conv1.cpp:57]   --->   Operation 4755 'fadd' 'add53_1_1' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 4756 '%add53_1_2 = fadd i32 %tmp_457, i32 %tmp_44'
ST_56 : Operation 4756 [4/4] (4.67ns)   --->   "%add53_1_2 = fadd i32 %tmp_457, i32 %tmp_44" [src/conv1.cpp:57]   --->   Operation 4756 'fadd' 'add53_1_2' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.01>
ST_57 : Operation 4757 [1/1] (0.79ns)   --->   "%add_ln54_92 = add i11 %mul_ln40, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4757 'add' 'add_ln54_92' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4758 [1/1] (0.00ns)   --->   "%zext_ln54_120 = zext i11 %add_ln54_92" [src/conv1.cpp:54]   --->   Operation 4758 'zext' 'zext_ln54_120' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_57 : Operation 4759 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_191 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_120" [src/conv1.cpp:54]   --->   Operation 4759 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_191' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_57 : Operation 4760 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_200 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_120" [src/conv1.cpp:54]   --->   Operation 4760 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_200' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_57 : Operation 4761 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_209 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_120" [src/conv1.cpp:54]   --->   Operation 4761 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_209' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_57 : Operation 4762 [2/4] (6.43ns)   --->   "%add53_1 = fadd i32 %tmp_157, i32 %tmp_156" [src/conv1.cpp:57]   --->   Operation 4762 'fadd' 'add53_1' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 4763 '%tmp_193 = fadd i32 %tmp_191, i32 %mul_1_2281_8'
ST_57 : Operation 4763 [4/4] (4.67ns)   --->   "%tmp_193 = fadd i32 %tmp_191, i32 %mul_1_2281_8" [src/conv1.cpp:54]   --->   Operation 4763 'fadd' 'tmp_193' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4764 [3/4] (6.43ns)   --->   "%tmp_209 = fadd i32 %tmp_207, i32 %mul_1_3_7" [src/conv1.cpp:54]   --->   Operation 4764 'fadd' 'tmp_209' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4765 [2/4] (6.43ns)   --->   "%tmp_225 = fadd i32 %tmp_223, i32 %mul_1_4_6" [src/conv1.cpp:54]   --->   Operation 4765 'fadd' 'tmp_225' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4766 [2/3] (7.01ns)   --->   "%mul_1_4_8 = fmul i32 %select_ln37_47, i32 %tmp_228" [src/conv1.cpp:54]   --->   Operation 4766 'fmul' 'mul_1_4_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4767 [2/4] (6.43ns)   --->   "%tmp_241 = fadd i32 %tmp_239, i32 %mul_1_5_5" [src/conv1.cpp:54]   --->   Operation 4767 'fadd' 'tmp_241' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4768 [2/3] (7.01ns)   --->   "%mul_1_5_7 = fmul i32 %select_ln37_55, i32 %tmp_244" [src/conv1.cpp:54]   --->   Operation 4768 'fmul' 'mul_1_5_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4769 [1/4] (6.43ns)   --->   "%tmp_257 = fadd i32 %tmp_255, i32 %mul_1_6_4" [src/conv1.cpp:54]   --->   Operation 4769 'fadd' 'tmp_257' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 4770 '%mul_1_6_6 = fmul i32 %select_ln37_63, i32 %tmp_260'
ST_57 : Operation 4770 [3/3] (5.25ns)   --->   "%mul_1_6_6 = fmul i32 %select_ln37_63, i32 %tmp_260" [src/conv1.cpp:54]   --->   Operation 4770 'fmul' 'mul_1_6_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4771 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_432 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_249" [src/conv1.cpp:54]   --->   Operation 4771 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_432' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4772 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_433 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_258" [src/conv1.cpp:54]   --->   Operation 4772 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_433' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4773 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_434 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_267" [src/conv1.cpp:54]   --->   Operation 4773 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_434' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4774 [1/1] (0.47ns)   --->   "%tmp_264 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_432, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_433, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_434, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 4774 'mux' 'tmp_264' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4775 [1/4] (6.43ns)   --->   "%tmp_273 = fadd i32 %tmp_271, i32 %mul_1_7_3" [src/conv1.cpp:54]   --->   Operation 4775 'fadd' 'tmp_273' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 4776 '%mul_1_7_5 = fmul i32 %select_ln37_71, i32 %tmp_276'
ST_57 : Operation 4776 [3/3] (5.25ns)   --->   "%mul_1_7_5 = fmul i32 %select_ln37_71, i32 %tmp_276" [src/conv1.cpp:54]   --->   Operation 4776 'fmul' 'mul_1_7_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4777 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_456 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_220" [src/conv1.cpp:54]   --->   Operation 4777 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_456' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4778 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_457 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_229" [src/conv1.cpp:54]   --->   Operation 4778 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_457' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4779 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_458 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_238" [src/conv1.cpp:54]   --->   Operation 4779 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_458' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4780 [1/1] (0.47ns)   --->   "%tmp_280 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_456, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_457, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_458, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 4780 'mux' 'tmp_280' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 4781 '%mul_1_8_4 = fmul i32 %select_ln37_79, i32 %tmp_292'
ST_57 : Operation 4781 [3/3] (5.25ns)   --->   "%mul_1_8_4 = fmul i32 %select_ln37_79, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 4781 'fmul' 'mul_1_8_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4782 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_480 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_191" [src/conv1.cpp:54]   --->   Operation 4782 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_480' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4783 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_481 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_200" [src/conv1.cpp:54]   --->   Operation 4783 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_481' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4784 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_482 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_209" [src/conv1.cpp:54]   --->   Operation 4784 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_482' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4785 [1/1] (0.79ns)   --->   "%add_ln54_116 = add i11 %mul_ln54_28, i11 %zext_ln54_144" [src/conv1.cpp:54]   --->   Operation 4785 'add' 'add_ln54_116' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4786 [1/1] (0.00ns)   --->   "%zext_ln54_150 = zext i11 %add_ln54_116" [src/conv1.cpp:54]   --->   Operation 4786 'zext' 'zext_ln54_150' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_57 : Operation 4787 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_494 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_150" [src/conv1.cpp:54]   --->   Operation 4787 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_494' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_57 : Operation 4788 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_503 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_150" [src/conv1.cpp:54]   --->   Operation 4788 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_503' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_57 : Operation 4789 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_512 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_150" [src/conv1.cpp:54]   --->   Operation 4789 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_512' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 4790 '%tmp_333 = fadd i32 %tmp_332, i32 %mul_1_1_3_7'
ST_57 : Operation 4790 [4/4] (4.67ns)   --->   "%tmp_333 = fadd i32 %tmp_332, i32 %mul_1_1_3_7" [src/conv1.cpp:54]   --->   Operation 4790 'fadd' 'tmp_333' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4791 [2/4] (6.43ns)   --->   "%tmp_340 = fadd i32 %tmp_339, i32 %mul_1_1_4_6" [src/conv1.cpp:54]   --->   Operation 4791 'fadd' 'tmp_340' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4792 [2/4] (6.43ns)   --->   "%tmp_347 = fadd i32 %tmp_346, i32 %mul_1_1_5_5" [src/conv1.cpp:54]   --->   Operation 4792 'fadd' 'tmp_347' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4793 [1/4] (6.43ns)   --->   "%tmp_354 = fadd i32 %tmp_353, i32 %mul_1_1_6_4" [src/conv1.cpp:54]   --->   Operation 4793 'fadd' 'tmp_354' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4794 [1/3] (7.01ns)   --->   "%mul_1_1_6_5 = fmul i32 %select_ln37_62, i32 %tmp_260" [src/conv1.cpp:54]   --->   Operation 4794 'fmul' 'mul_1_1_6_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4795 [1/4] (6.43ns)   --->   "%tmp_361 = fadd i32 %tmp_360, i32 %mul_1_1_7_3" [src/conv1.cpp:54]   --->   Operation 4795 'fadd' 'tmp_361' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4796 [1/3] (7.01ns)   --->   "%mul_1_1_7_4 = fmul i32 %select_ln37_70, i32 %tmp_276" [src/conv1.cpp:54]   --->   Operation 4796 'fmul' 'mul_1_1_7_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4797 [1/4] (6.43ns)   --->   "%tmp_368 = fadd i32 %tmp_367, i32 %mul_1_1_8_2" [src/conv1.cpp:54]   --->   Operation 4797 'fadd' 'tmp_368' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4798 [1/3] (7.01ns)   --->   "%mul_1_1_8_3 = fmul i32 %select_ln37_78, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 4798 'fmul' 'mul_1_1_8_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4799 [3/4] (6.43ns)   --->   "%tmp_408 = fadd i32 %tmp_407, i32 %mul_1_2_4_6" [src/conv1.cpp:54]   --->   Operation 4799 'fadd' 'tmp_408' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4800 [2/4] (6.43ns)   --->   "%tmp_414 = fadd i32 %tmp_413, i32 %mul_1_2_5_5" [src/conv1.cpp:54]   --->   Operation 4800 'fadd' 'tmp_414' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4801 [1/3] (7.01ns)   --->   "%mul_1_2_5_6 = fmul i32 %select_ln37_54, i32 %tmp_246" [src/conv1.cpp:54]   --->   Operation 4801 'fmul' 'mul_1_2_5_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4802 [3/4] (6.43ns)   --->   "%tmp_420 = fadd i32 %tmp_419, i32 %mul_1_2_6_4" [src/conv1.cpp:54]   --->   Operation 4802 'fadd' 'tmp_420' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4803 [1/3] (7.01ns)   --->   "%mul_1_2_6_5 = fmul i32 %select_ln37_62, i32 %tmp_262" [src/conv1.cpp:54]   --->   Operation 4803 'fmul' 'mul_1_2_6_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4804 [3/4] (6.43ns)   --->   "%tmp_426 = fadd i32 %tmp_425, i32 %mul_1_2_7_3" [src/conv1.cpp:54]   --->   Operation 4804 'fadd' 'tmp_426' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4805 [2/3] (7.01ns)   --->   "%mul_1_2_7_4 = fmul i32 %select_ln37_70, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 4805 'fmul' 'mul_1_2_7_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 4806 '%tmp_432 = fadd i32 %tmp_431, i32 %mul_1_2_8_2'
ST_57 : Operation 4806 [4/4] (4.67ns)   --->   "%tmp_432 = fadd i32 %tmp_431, i32 %mul_1_2_8_2" [src/conv1.cpp:54]   --->   Operation 4806 'fadd' 'tmp_432' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4807 [2/3] (7.01ns)   --->   "%mul_1_2_8_3 = fmul i32 %select_ln37_78, i32 %tmp_294" [src/conv1.cpp:54]   --->   Operation 4807 'fmul' 'mul_1_2_8_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 4808 '%tmp_30 = fadd i32 %tmp_325, i32 %mul_1_1_2_8'
ST_57 : Operation 4808 [4/4] (4.67ns)   --->   "%tmp_30 = fadd i32 %tmp_325, i32 %mul_1_1_2_8" [src/conv1.cpp:54]   --->   Operation 4808 'fadd' 'tmp_30' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4809 [2/3] (7.01ns)   --->   "%mul_1_1_3_8 = fmul i32 %select_ln37_38, i32 %tmp_440" [src/conv1.cpp:54]   --->   Operation 4809 'fmul' 'mul_1_1_3_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 4810 '%tmp_33 = fadd i32 %tmp_401, i32 %mul_1_2_3_7'
ST_57 : Operation 4810 [4/4] (4.67ns)   --->   "%tmp_33 = fadd i32 %tmp_401, i32 %mul_1_2_3_7" [src/conv1.cpp:54]   --->   Operation 4810 'fadd' 'tmp_33' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 4811 '%mul_1_2_4_7 = fmul i32 %select_ln37_46, i32 %tmp_441'
ST_57 : Operation 4811 [3/3] (5.25ns)   --->   "%mul_1_2_4_7 = fmul i32 %select_ln37_46, i32 %tmp_441" [src/conv1.cpp:54]   --->   Operation 4811 'fmul' 'mul_1_2_4_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4812 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_558 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_494" [src/conv1.cpp:54]   --->   Operation 4812 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_558' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4813 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_559 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_503" [src/conv1.cpp:54]   --->   Operation 4813 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_559' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4814 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_560 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_512" [src/conv1.cpp:54]   --->   Operation 4814 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_560' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4815 [1/4] (6.43ns)   --->   "%tmp_45 = fadd i32 %tmp_29, i32 %mul_1_2_1_8" [src/conv1.cpp:54]   --->   Operation 4815 'fadd' 'tmp_45' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 4816 '%tmp_46 = fadd i32 %tmp_31, i32 %mul_1_2_2_8'
ST_57 : Operation 4816 [4/4] (4.67ns)   --->   "%tmp_46 = fadd i32 %tmp_31, i32 %mul_1_2_2_8" [src/conv1.cpp:54]   --->   Operation 4816 'fadd' 'tmp_46' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 4817 '%mul_1_2_3_8 = fmul i32 %select_ln37_38, i32 %tmp_449'
ST_57 : Operation 4817 [3/3] (5.25ns)   --->   "%mul_1_2_3_8 = fmul i32 %select_ln37_38, i32 %tmp_449" [src/conv1.cpp:54]   --->   Operation 4817 'fmul' 'mul_1_2_3_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4818 [3/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %tmp_456, i32 %tmp_26" [src/conv1.cpp:57]   --->   Operation 4818 'fadd' 'add53_1_1' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4819 [3/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %tmp_457, i32 %tmp_44" [src/conv1.cpp:57]   --->   Operation 4819 'fadd' 'add53_1_2' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.01>
ST_58 : Operation 4820 [1/1] (0.79ns)   --->   "%add_ln54_109 = add i11 %mul_ln54_30, i11 %zext_ln54_133" [src/conv1.cpp:54]   --->   Operation 4820 'add' 'add_ln54_109' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4821 [1/1] (0.00ns)   --->   "%zext_ln54_141 = zext i11 %add_ln54_109" [src/conv1.cpp:54]   --->   Operation 4821 'zext' 'zext_ln54_141' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_58 : Operation 4822 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_250 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_141" [src/conv1.cpp:54]   --->   Operation 4822 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_250' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_58 : Operation 4823 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_259 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_141" [src/conv1.cpp:54]   --->   Operation 4823 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_259' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_58 : Operation 4824 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_268 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_141" [src/conv1.cpp:54]   --->   Operation 4824 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_268' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_58 : Operation 4825 [1/4] (6.43ns)   --->   "%add53_1 = fadd i32 %tmp_157, i32 %tmp_156" [src/conv1.cpp:57]   --->   Operation 4825 'fadd' 'add53_1' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4826 [3/4] (6.43ns)   --->   "%tmp_193 = fadd i32 %tmp_191, i32 %mul_1_2281_8" [src/conv1.cpp:54]   --->   Operation 4826 'fadd' 'tmp_193' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4827 [2/4] (6.43ns)   --->   "%tmp_209 = fadd i32 %tmp_207, i32 %mul_1_3_7" [src/conv1.cpp:54]   --->   Operation 4827 'fadd' 'tmp_209' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4828 [1/4] (6.43ns)   --->   "%tmp_225 = fadd i32 %tmp_223, i32 %mul_1_4_6" [src/conv1.cpp:54]   --->   Operation 4828 'fadd' 'tmp_225' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4829 [1/3] (7.01ns)   --->   "%mul_1_4_8 = fmul i32 %select_ln37_47, i32 %tmp_228" [src/conv1.cpp:54]   --->   Operation 4829 'fmul' 'mul_1_4_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4830 [1/4] (6.43ns)   --->   "%tmp_241 = fadd i32 %tmp_239, i32 %mul_1_5_5" [src/conv1.cpp:54]   --->   Operation 4830 'fadd' 'tmp_241' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4831 [1/3] (7.01ns)   --->   "%mul_1_5_7 = fmul i32 %select_ln37_55, i32 %tmp_244" [src/conv1.cpp:54]   --->   Operation 4831 'fmul' 'mul_1_5_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4832 '%tmp_259 = fadd i32 %tmp_257, i32 %mul_1_6_5'
ST_58 : Operation 4832 [4/4] (4.67ns)   --->   "%tmp_259 = fadd i32 %tmp_257, i32 %mul_1_6_5" [src/conv1.cpp:54]   --->   Operation 4832 'fadd' 'tmp_259' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4833 [2/3] (7.01ns)   --->   "%mul_1_6_6 = fmul i32 %select_ln37_63, i32 %tmp_260" [src/conv1.cpp:54]   --->   Operation 4833 'fmul' 'mul_1_6_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4834 '%tmp_275 = fadd i32 %tmp_273, i32 %mul_1_7_4'
ST_58 : Operation 4834 [4/4] (4.67ns)   --->   "%tmp_275 = fadd i32 %tmp_273, i32 %mul_1_7_4" [src/conv1.cpp:54]   --->   Operation 4834 'fadd' 'tmp_275' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4835 [2/3] (7.01ns)   --->   "%mul_1_7_5 = fmul i32 %select_ln37_71, i32 %tmp_276" [src/conv1.cpp:54]   --->   Operation 4835 'fmul' 'mul_1_7_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4836 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_459 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_250" [src/conv1.cpp:54]   --->   Operation 4836 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_459' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4837 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_460 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_259" [src/conv1.cpp:54]   --->   Operation 4837 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_460' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4838 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_461 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_268" [src/conv1.cpp:54]   --->   Operation 4838 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_461' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4839 '%tmp_291 = fadd i32 %tmp_289, i32 %mul_1_8_3'
ST_58 : Operation 4839 [4/4] (4.67ns)   --->   "%tmp_291 = fadd i32 %tmp_289, i32 %mul_1_8_3" [src/conv1.cpp:54]   --->   Operation 4839 'fadd' 'tmp_291' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4840 [2/3] (7.01ns)   --->   "%mul_1_8_4 = fmul i32 %select_ln37_79, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 4840 'fmul' 'mul_1_8_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4841 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_480 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_191" [src/conv1.cpp:54]   --->   Operation 4841 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_480' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4842 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_481 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_200" [src/conv1.cpp:54]   --->   Operation 4842 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_481' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4843 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_482 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_209" [src/conv1.cpp:54]   --->   Operation 4843 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_482' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4844 [1/1] (0.47ns)   --->   "%tmp_296 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_480, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_481, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_482, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 4844 'mux' 'tmp_296' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4845 [3/4] (6.43ns)   --->   "%tmp_333 = fadd i32 %tmp_332, i32 %mul_1_1_3_7" [src/conv1.cpp:54]   --->   Operation 4845 'fadd' 'tmp_333' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4846 [1/4] (6.43ns)   --->   "%tmp_340 = fadd i32 %tmp_339, i32 %mul_1_1_4_6" [src/conv1.cpp:54]   --->   Operation 4846 'fadd' 'tmp_340' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4847 [1/4] (6.43ns)   --->   "%tmp_347 = fadd i32 %tmp_346, i32 %mul_1_1_5_5" [src/conv1.cpp:54]   --->   Operation 4847 'fadd' 'tmp_347' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4848 '%mul_1_1_5_7 = fmul i32 %select_ln37_55, i32 %tmp_246'
ST_58 : Operation 4848 [3/3] (5.25ns)   --->   "%mul_1_1_5_7 = fmul i32 %select_ln37_55, i32 %tmp_246" [src/conv1.cpp:54]   --->   Operation 4848 'fmul' 'mul_1_1_5_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4849 '%tmp_355 = fadd i32 %tmp_354, i32 %mul_1_1_6_5'
ST_58 : Operation 4849 [4/4] (4.67ns)   --->   "%tmp_355 = fadd i32 %tmp_354, i32 %mul_1_1_6_5" [src/conv1.cpp:54]   --->   Operation 4849 'fadd' 'tmp_355' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4850 '%mul_1_1_6_6 = fmul i32 %select_ln37_63, i32 %tmp_262'
ST_58 : Operation 4850 [3/3] (5.25ns)   --->   "%mul_1_1_6_6 = fmul i32 %select_ln37_63, i32 %tmp_262" [src/conv1.cpp:54]   --->   Operation 4850 'fmul' 'mul_1_1_6_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4851 '%tmp_362 = fadd i32 %tmp_361, i32 %mul_1_1_7_4'
ST_58 : Operation 4851 [4/4] (4.67ns)   --->   "%tmp_362 = fadd i32 %tmp_361, i32 %mul_1_1_7_4" [src/conv1.cpp:54]   --->   Operation 4851 'fadd' 'tmp_362' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4852 '%mul_1_1_7_5 = fmul i32 %select_ln37_71, i32 %tmp_278'
ST_58 : Operation 4852 [3/3] (5.25ns)   --->   "%mul_1_1_7_5 = fmul i32 %select_ln37_71, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 4852 'fmul' 'mul_1_1_7_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4853 '%tmp_369 = fadd i32 %tmp_368, i32 %mul_1_1_8_3'
ST_58 : Operation 4853 [4/4] (4.67ns)   --->   "%tmp_369 = fadd i32 %tmp_368, i32 %mul_1_1_8_3" [src/conv1.cpp:54]   --->   Operation 4853 'fadd' 'tmp_369' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4854 '%mul_1_1_8_4 = fmul i32 %select_ln37_79, i32 %tmp_294'
ST_58 : Operation 4854 [3/3] (5.25ns)   --->   "%mul_1_1_8_4 = fmul i32 %select_ln37_79, i32 %tmp_294" [src/conv1.cpp:54]   --->   Operation 4854 'fmul' 'mul_1_1_8_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4855 [1/1] (0.79ns)   --->   "%add_ln54_124 = add i11 %mul_ln54_27, i11 %zext_ln54_155" [src/conv1.cpp:54]   --->   Operation 4855 'add' 'add_ln54_124' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4856 [1/1] (0.00ns)   --->   "%zext_ln54_160 = zext i11 %add_ln54_124" [src/conv1.cpp:54]   --->   Operation 4856 'zext' 'zext_ln54_160' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_58 : Operation 4857 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_520 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_160" [src/conv1.cpp:54]   --->   Operation 4857 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_520' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_58 : Operation 4858 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_529 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_160" [src/conv1.cpp:54]   --->   Operation 4858 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_529' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_58 : Operation 4859 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_538 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_160" [src/conv1.cpp:54]   --->   Operation 4859 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_538' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_58 : Operation 4860 [2/4] (6.43ns)   --->   "%tmp_408 = fadd i32 %tmp_407, i32 %mul_1_2_4_6" [src/conv1.cpp:54]   --->   Operation 4860 'fadd' 'tmp_408' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4861 [1/4] (6.43ns)   --->   "%tmp_414 = fadd i32 %tmp_413, i32 %mul_1_2_5_5" [src/conv1.cpp:54]   --->   Operation 4861 'fadd' 'tmp_414' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4862 [2/4] (6.43ns)   --->   "%tmp_420 = fadd i32 %tmp_419, i32 %mul_1_2_6_4" [src/conv1.cpp:54]   --->   Operation 4862 'fadd' 'tmp_420' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4863 '%mul_1_2_6_6 = fmul i32 %select_ln37_63, i32 %tmp_264'
ST_58 : Operation 4863 [3/3] (5.25ns)   --->   "%mul_1_2_6_6 = fmul i32 %select_ln37_63, i32 %tmp_264" [src/conv1.cpp:54]   --->   Operation 4863 'fmul' 'mul_1_2_6_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4864 [2/4] (6.43ns)   --->   "%tmp_426 = fadd i32 %tmp_425, i32 %mul_1_2_7_3" [src/conv1.cpp:54]   --->   Operation 4864 'fadd' 'tmp_426' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4865 [1/3] (7.01ns)   --->   "%mul_1_2_7_4 = fmul i32 %select_ln37_70, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 4865 'fmul' 'mul_1_2_7_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4866 [3/4] (6.43ns)   --->   "%tmp_432 = fadd i32 %tmp_431, i32 %mul_1_2_8_2" [src/conv1.cpp:54]   --->   Operation 4866 'fadd' 'tmp_432' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4867 [1/3] (7.01ns)   --->   "%mul_1_2_8_3 = fmul i32 %select_ln37_78, i32 %tmp_294" [src/conv1.cpp:54]   --->   Operation 4867 'fmul' 'mul_1_2_8_3' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4868 [3/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_325, i32 %mul_1_1_2_8" [src/conv1.cpp:54]   --->   Operation 4868 'fadd' 'tmp_30' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4869 [1/3] (7.01ns)   --->   "%mul_1_1_3_8 = fmul i32 %select_ln37_38, i32 %tmp_440" [src/conv1.cpp:54]   --->   Operation 4869 'fmul' 'mul_1_1_3_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4870 [3/4] (6.43ns)   --->   "%tmp_33 = fadd i32 %tmp_401, i32 %mul_1_2_3_7" [src/conv1.cpp:54]   --->   Operation 4870 'fadd' 'tmp_33' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4871 [2/3] (7.01ns)   --->   "%mul_1_2_4_7 = fmul i32 %select_ln37_46, i32 %tmp_441" [src/conv1.cpp:54]   --->   Operation 4871 'fmul' 'mul_1_2_4_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4872 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_558 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_494" [src/conv1.cpp:54]   --->   Operation 4872 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_558' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4873 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_559 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_503" [src/conv1.cpp:54]   --->   Operation 4873 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_559' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4874 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_560 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_512" [src/conv1.cpp:54]   --->   Operation 4874 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_560' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4875 [1/1] (0.47ns)   --->   "%tmp_442 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_558, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_559, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_560, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 4875 'mux' 'tmp_442' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4876 [3/4] (6.43ns)   --->   "%tmp_46 = fadd i32 %tmp_31, i32 %mul_1_2_2_8" [src/conv1.cpp:54]   --->   Operation 4876 'fadd' 'tmp_46' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4877 [2/3] (7.01ns)   --->   "%mul_1_2_3_8 = fmul i32 %select_ln37_38, i32 %tmp_449" [src/conv1.cpp:54]   --->   Operation 4877 'fmul' 'mul_1_2_3_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4878 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_582 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_520" [src/conv1.cpp:54]   --->   Operation 4878 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_582' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4879 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_583 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_529" [src/conv1.cpp:54]   --->   Operation 4879 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_583' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4880 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_584 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_538" [src/conv1.cpp:54]   --->   Operation 4880 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_584' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4881 [2/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %tmp_456, i32 %tmp_26" [src/conv1.cpp:57]   --->   Operation 4881 'fadd' 'add53_1_1' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4882 [2/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %tmp_457, i32 %tmp_44" [src/conv1.cpp:57]   --->   Operation 4882 'fadd' 'add53_1_2' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.01>
ST_59 : Operation 4883 [1/1] (0.79ns)   --->   "%add_ln54_101 = add i11 %mul_ln40, i11 %zext_ln54_122" [src/conv1.cpp:54]   --->   Operation 4883 'add' 'add_ln54_101' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4884 [1/1] (0.00ns)   --->   "%zext_ln54_131 = zext i11 %add_ln54_101" [src/conv1.cpp:54]   --->   Operation 4884 'zext' 'zext_ln54_131' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_59 : Operation 4885 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_221 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_131" [src/conv1.cpp:54]   --->   Operation 4885 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_221' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_59 : Operation 4886 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_230 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_131" [src/conv1.cpp:54]   --->   Operation 4886 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_230' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_59 : Operation 4887 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_239 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_131" [src/conv1.cpp:54]   --->   Operation 4887 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_239' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4888 '%add53_1_s = fadd i32 %add53_1, i32 %tmp_175'
ST_59 : Operation 4888 [4/4] (4.67ns)   --->   "%add53_1_s = fadd i32 %add53_1, i32 %tmp_175" [src/conv1.cpp:57]   --->   Operation 4888 'fadd' 'add53_1_s' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4889 [2/4] (6.43ns)   --->   "%tmp_193 = fadd i32 %tmp_191, i32 %mul_1_2281_8" [src/conv1.cpp:54]   --->   Operation 4889 'fadd' 'tmp_193' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4890 [1/4] (6.43ns)   --->   "%tmp_209 = fadd i32 %tmp_207, i32 %mul_1_3_7" [src/conv1.cpp:54]   --->   Operation 4890 'fadd' 'tmp_209' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4891 '%tmp_227 = fadd i32 %tmp_225, i32 %mul_1_4_7'
ST_59 : Operation 4891 [4/4] (4.67ns)   --->   "%tmp_227 = fadd i32 %tmp_225, i32 %mul_1_4_7" [src/conv1.cpp:54]   --->   Operation 4891 'fadd' 'tmp_227' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4892 '%tmp_243 = fadd i32 %tmp_241, i32 %mul_1_5_6'
ST_59 : Operation 4892 [4/4] (4.67ns)   --->   "%tmp_243 = fadd i32 %tmp_241, i32 %mul_1_5_6" [src/conv1.cpp:54]   --->   Operation 4892 'fadd' 'tmp_243' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4893 '%mul_1_5_8 = fmul i32 %select_ln37_56, i32 %tmp_246'
ST_59 : Operation 4893 [3/3] (5.25ns)   --->   "%mul_1_5_8 = fmul i32 %select_ln37_56, i32 %tmp_246" [src/conv1.cpp:54]   --->   Operation 4893 'fmul' 'mul_1_5_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4894 [3/4] (6.43ns)   --->   "%tmp_259 = fadd i32 %tmp_257, i32 %mul_1_6_5" [src/conv1.cpp:54]   --->   Operation 4894 'fadd' 'tmp_259' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4895 [1/3] (7.01ns)   --->   "%mul_1_6_6 = fmul i32 %select_ln37_63, i32 %tmp_260" [src/conv1.cpp:54]   --->   Operation 4895 'fmul' 'mul_1_6_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4896 [3/4] (6.43ns)   --->   "%tmp_275 = fadd i32 %tmp_273, i32 %mul_1_7_4" [src/conv1.cpp:54]   --->   Operation 4896 'fadd' 'tmp_275' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4897 [1/3] (7.01ns)   --->   "%mul_1_7_5 = fmul i32 %select_ln37_71, i32 %tmp_276" [src/conv1.cpp:54]   --->   Operation 4897 'fmul' 'mul_1_7_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4898 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_459 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_250" [src/conv1.cpp:54]   --->   Operation 4898 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_459' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4899 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_460 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_259" [src/conv1.cpp:54]   --->   Operation 4899 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_460' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4900 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_461 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_268" [src/conv1.cpp:54]   --->   Operation 4900 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_461' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4901 [1/1] (0.47ns)   --->   "%tmp_282 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_459, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_460, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_461, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 4901 'mux' 'tmp_282' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4902 [3/4] (6.43ns)   --->   "%tmp_291 = fadd i32 %tmp_289, i32 %mul_1_8_3" [src/conv1.cpp:54]   --->   Operation 4902 'fadd' 'tmp_291' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4903 [1/3] (7.01ns)   --->   "%mul_1_8_4 = fmul i32 %select_ln37_79, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 4903 'fmul' 'mul_1_8_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4904 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_483 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_221" [src/conv1.cpp:54]   --->   Operation 4904 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_483' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4905 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_484 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_230" [src/conv1.cpp:54]   --->   Operation 4905 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_484' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4906 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_485 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_239" [src/conv1.cpp:54]   --->   Operation 4906 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_485' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4907 [1/1] (0.79ns)   --->   "%add_ln54_117 = add i11 %mul_ln54_29, i11 %zext_ln54_144" [src/conv1.cpp:54]   --->   Operation 4907 'add' 'add_ln54_117' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4908 [1/1] (0.00ns)   --->   "%zext_ln54_151 = zext i11 %add_ln54_117" [src/conv1.cpp:54]   --->   Operation 4908 'zext' 'zext_ln54_151' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_59 : Operation 4909 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_495 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_151" [src/conv1.cpp:54]   --->   Operation 4909 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_495' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_59 : Operation 4910 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_504 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_151" [src/conv1.cpp:54]   --->   Operation 4910 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_504' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_59 : Operation 4911 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_513 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_151" [src/conv1.cpp:54]   --->   Operation 4911 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_513' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_59 : Operation 4912 [2/4] (6.43ns)   --->   "%tmp_333 = fadd i32 %tmp_332, i32 %mul_1_1_3_7" [src/conv1.cpp:54]   --->   Operation 4912 'fadd' 'tmp_333' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4913 '%tmp_341 = fadd i32 %tmp_340, i32 %mul_1_1_4_7'
ST_59 : Operation 4913 [4/4] (4.67ns)   --->   "%tmp_341 = fadd i32 %tmp_340, i32 %mul_1_1_4_7" [src/conv1.cpp:54]   --->   Operation 4913 'fadd' 'tmp_341' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4914 '%tmp_348 = fadd i32 %tmp_347, i32 %mul_1_1_5_6'
ST_59 : Operation 4914 [4/4] (4.67ns)   --->   "%tmp_348 = fadd i32 %tmp_347, i32 %mul_1_1_5_6" [src/conv1.cpp:54]   --->   Operation 4914 'fadd' 'tmp_348' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4915 [2/3] (7.01ns)   --->   "%mul_1_1_5_7 = fmul i32 %select_ln37_55, i32 %tmp_246" [src/conv1.cpp:54]   --->   Operation 4915 'fmul' 'mul_1_1_5_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4916 [3/4] (6.43ns)   --->   "%tmp_355 = fadd i32 %tmp_354, i32 %mul_1_1_6_5" [src/conv1.cpp:54]   --->   Operation 4916 'fadd' 'tmp_355' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4917 [2/3] (7.01ns)   --->   "%mul_1_1_6_6 = fmul i32 %select_ln37_63, i32 %tmp_262" [src/conv1.cpp:54]   --->   Operation 4917 'fmul' 'mul_1_1_6_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4918 [3/4] (6.43ns)   --->   "%tmp_362 = fadd i32 %tmp_361, i32 %mul_1_1_7_4" [src/conv1.cpp:54]   --->   Operation 4918 'fadd' 'tmp_362' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4919 [2/3] (7.01ns)   --->   "%mul_1_1_7_5 = fmul i32 %select_ln37_71, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 4919 'fmul' 'mul_1_1_7_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4920 [3/4] (6.43ns)   --->   "%tmp_369 = fadd i32 %tmp_368, i32 %mul_1_1_8_3" [src/conv1.cpp:54]   --->   Operation 4920 'fadd' 'tmp_369' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4921 [2/3] (7.01ns)   --->   "%mul_1_1_8_4 = fmul i32 %select_ln37_79, i32 %tmp_294" [src/conv1.cpp:54]   --->   Operation 4921 'fmul' 'mul_1_1_8_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4922 [1/1] (0.79ns)   --->   "%add_ln54_126 = add i11 %mul_ln54_29, i11 %zext_ln54_155" [src/conv1.cpp:54]   --->   Operation 4922 'add' 'add_ln54_126' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4923 [1/4] (6.43ns)   --->   "%tmp_408 = fadd i32 %tmp_407, i32 %mul_1_2_4_6" [src/conv1.cpp:54]   --->   Operation 4923 'fadd' 'tmp_408' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4924 '%tmp_415 = fadd i32 %tmp_414, i32 %mul_1_2_5_6'
ST_59 : Operation 4924 [4/4] (4.67ns)   --->   "%tmp_415 = fadd i32 %tmp_414, i32 %mul_1_2_5_6" [src/conv1.cpp:54]   --->   Operation 4924 'fadd' 'tmp_415' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4925 [1/4] (6.43ns)   --->   "%tmp_420 = fadd i32 %tmp_419, i32 %mul_1_2_6_4" [src/conv1.cpp:54]   --->   Operation 4925 'fadd' 'tmp_420' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4926 [2/3] (7.01ns)   --->   "%mul_1_2_6_6 = fmul i32 %select_ln37_63, i32 %tmp_264" [src/conv1.cpp:54]   --->   Operation 4926 'fmul' 'mul_1_2_6_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4927 [1/4] (6.43ns)   --->   "%tmp_426 = fadd i32 %tmp_425, i32 %mul_1_2_7_3" [src/conv1.cpp:54]   --->   Operation 4927 'fadd' 'tmp_426' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4928 '%mul_1_2_7_5 = fmul i32 %select_ln37_71, i32 %tmp_280'
ST_59 : Operation 4928 [3/3] (5.25ns)   --->   "%mul_1_2_7_5 = fmul i32 %select_ln37_71, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 4928 'fmul' 'mul_1_2_7_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4929 [2/4] (6.43ns)   --->   "%tmp_432 = fadd i32 %tmp_431, i32 %mul_1_2_8_2" [src/conv1.cpp:54]   --->   Operation 4929 'fadd' 'tmp_432' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4930 '%mul_1_2_8_4 = fmul i32 %select_ln37_79, i32 %tmp_296'
ST_59 : Operation 4930 [3/3] (5.25ns)   --->   "%mul_1_2_8_4 = fmul i32 %select_ln37_79, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 4930 'fmul' 'mul_1_2_8_4' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4931 [2/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_325, i32 %mul_1_1_2_8" [src/conv1.cpp:54]   --->   Operation 4931 'fadd' 'tmp_30' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4932 [2/4] (6.43ns)   --->   "%tmp_33 = fadd i32 %tmp_401, i32 %mul_1_2_3_7" [src/conv1.cpp:54]   --->   Operation 4932 'fadd' 'tmp_33' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4933 '%mul_1_1_4_8 = fmul i32 %select_ln37_47, i32 %tmp_441'
ST_59 : Operation 4933 [3/3] (5.25ns)   --->   "%mul_1_1_4_8 = fmul i32 %select_ln37_47, i32 %tmp_441" [src/conv1.cpp:54]   --->   Operation 4933 'fmul' 'mul_1_1_4_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4934 [1/3] (7.01ns)   --->   "%mul_1_2_4_7 = fmul i32 %select_ln37_46, i32 %tmp_441" [src/conv1.cpp:54]   --->   Operation 4934 'fmul' 'mul_1_2_4_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4935 '%mul_1_2_5_7 = fmul i32 %select_ln37_55, i32 %tmp_442'
ST_59 : Operation 4935 [3/3] (5.25ns)   --->   "%mul_1_2_5_7 = fmul i32 %select_ln37_55, i32 %tmp_442" [src/conv1.cpp:54]   --->   Operation 4935 'fmul' 'mul_1_2_5_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4936 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_561 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_495" [src/conv1.cpp:54]   --->   Operation 4936 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_561' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4937 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_562 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_504" [src/conv1.cpp:54]   --->   Operation 4937 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_562' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4938 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_563 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_513" [src/conv1.cpp:54]   --->   Operation 4938 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_563' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4939 [2/4] (6.43ns)   --->   "%tmp_46 = fadd i32 %tmp_31, i32 %mul_1_2_2_8" [src/conv1.cpp:54]   --->   Operation 4939 'fadd' 'tmp_46' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4940 [1/3] (7.01ns)   --->   "%mul_1_2_3_8 = fmul i32 %select_ln37_38, i32 %tmp_449" [src/conv1.cpp:54]   --->   Operation 4940 'fmul' 'mul_1_2_3_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4941 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_582 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_520" [src/conv1.cpp:54]   --->   Operation 4941 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_582' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4942 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_583 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_529" [src/conv1.cpp:54]   --->   Operation 4942 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_583' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4943 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_584 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_538" [src/conv1.cpp:54]   --->   Operation 4943 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_584' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4944 [1/1] (0.47ns)   --->   "%tmp_450 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_582, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_583, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_584, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 4944 'mux' 'tmp_450' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4945 [1/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %tmp_456, i32 %tmp_26" [src/conv1.cpp:57]   --->   Operation 4945 'fadd' 'add53_1_1' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4946 [1/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %tmp_457, i32 %tmp_44" [src/conv1.cpp:57]   --->   Operation 4946 'fadd' 'add53_1_2' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.01>
ST_60 : Operation 4947 [1/1] (0.79ns)   --->   "%add_ln54_110 = add i11 %mul_ln40, i11 %zext_ln54_133" [src/conv1.cpp:54]   --->   Operation 4947 'add' 'add_ln54_110' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4948 [1/1] (0.00ns)   --->   "%zext_ln54_142 = zext i11 %add_ln54_110" [src/conv1.cpp:54]   --->   Operation 4948 'zext' 'zext_ln54_142' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_60 : Operation 4949 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_251 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_142" [src/conv1.cpp:54]   --->   Operation 4949 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_251' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_60 : Operation 4950 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_260 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_142" [src/conv1.cpp:54]   --->   Operation 4950 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_260' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_60 : Operation 4951 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_269 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_142" [src/conv1.cpp:54]   --->   Operation 4951 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_269' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_60 : Operation 4952 [3/4] (6.43ns)   --->   "%add53_1_s = fadd i32 %add53_1, i32 %tmp_175" [src/conv1.cpp:57]   --->   Operation 4952 'fadd' 'add53_1_s' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4953 [1/4] (6.43ns)   --->   "%tmp_193 = fadd i32 %tmp_191, i32 %mul_1_2281_8" [src/conv1.cpp:54]   --->   Operation 4953 'fadd' 'tmp_193' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4954 '%tmp_211 = fadd i32 %tmp_209, i32 %mul_1_3_8'
ST_60 : Operation 4954 [4/4] (4.67ns)   --->   "%tmp_211 = fadd i32 %tmp_209, i32 %mul_1_3_8" [src/conv1.cpp:54]   --->   Operation 4954 'fadd' 'tmp_211' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4955 [3/4] (6.43ns)   --->   "%tmp_227 = fadd i32 %tmp_225, i32 %mul_1_4_7" [src/conv1.cpp:54]   --->   Operation 4955 'fadd' 'tmp_227' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4956 [3/4] (6.43ns)   --->   "%tmp_243 = fadd i32 %tmp_241, i32 %mul_1_5_6" [src/conv1.cpp:54]   --->   Operation 4956 'fadd' 'tmp_243' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4957 [2/3] (7.01ns)   --->   "%mul_1_5_8 = fmul i32 %select_ln37_56, i32 %tmp_246" [src/conv1.cpp:54]   --->   Operation 4957 'fmul' 'mul_1_5_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4958 [2/4] (6.43ns)   --->   "%tmp_259 = fadd i32 %tmp_257, i32 %mul_1_6_5" [src/conv1.cpp:54]   --->   Operation 4958 'fadd' 'tmp_259' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4959 '%mul_1_6_7 = fmul i32 %select_ln37_64, i32 %tmp_262'
ST_60 : Operation 4959 [3/3] (5.25ns)   --->   "%mul_1_6_7 = fmul i32 %select_ln37_64, i32 %tmp_262" [src/conv1.cpp:54]   --->   Operation 4959 'fmul' 'mul_1_6_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4960 [2/4] (6.43ns)   --->   "%tmp_275 = fadd i32 %tmp_273, i32 %mul_1_7_4" [src/conv1.cpp:54]   --->   Operation 4960 'fadd' 'tmp_275' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4961 '%mul_1_7_6 = fmul i32 %select_ln37_72, i32 %tmp_278'
ST_60 : Operation 4961 [3/3] (5.25ns)   --->   "%mul_1_7_6 = fmul i32 %select_ln37_72, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 4961 'fmul' 'mul_1_7_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4962 [2/4] (6.43ns)   --->   "%tmp_291 = fadd i32 %tmp_289, i32 %mul_1_8_3" [src/conv1.cpp:54]   --->   Operation 4962 'fadd' 'tmp_291' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4963 '%mul_1_8_5 = fmul i32 %select_ln37_80, i32 %tmp_294'
ST_60 : Operation 4963 [3/3] (5.25ns)   --->   "%mul_1_8_5 = fmul i32 %select_ln37_80, i32 %tmp_294" [src/conv1.cpp:54]   --->   Operation 4963 'fmul' 'mul_1_8_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4964 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_483 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_221" [src/conv1.cpp:54]   --->   Operation 4964 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_483' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4965 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_484 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_230" [src/conv1.cpp:54]   --->   Operation 4965 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_484' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4966 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_485 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_239" [src/conv1.cpp:54]   --->   Operation 4966 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_485' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4967 [1/1] (0.47ns)   --->   "%tmp_298 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_483, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_484, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_485, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 4967 'mux' 'tmp_298' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4968 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_486 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_251" [src/conv1.cpp:54]   --->   Operation 4968 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_486' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4969 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_487 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_260" [src/conv1.cpp:54]   --->   Operation 4969 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_487' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4970 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_488 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_269" [src/conv1.cpp:54]   --->   Operation 4970 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_488' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4971 [1/4] (6.43ns)   --->   "%tmp_333 = fadd i32 %tmp_332, i32 %mul_1_1_3_7" [src/conv1.cpp:54]   --->   Operation 4971 'fadd' 'tmp_333' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4972 [3/4] (6.43ns)   --->   "%tmp_341 = fadd i32 %tmp_340, i32 %mul_1_1_4_7" [src/conv1.cpp:54]   --->   Operation 4972 'fadd' 'tmp_341' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4973 [3/4] (6.43ns)   --->   "%tmp_348 = fadd i32 %tmp_347, i32 %mul_1_1_5_6" [src/conv1.cpp:54]   --->   Operation 4973 'fadd' 'tmp_348' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4974 [1/3] (7.01ns)   --->   "%mul_1_1_5_7 = fmul i32 %select_ln37_55, i32 %tmp_246" [src/conv1.cpp:54]   --->   Operation 4974 'fmul' 'mul_1_1_5_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4975 [2/4] (6.43ns)   --->   "%tmp_355 = fadd i32 %tmp_354, i32 %mul_1_1_6_5" [src/conv1.cpp:54]   --->   Operation 4975 'fadd' 'tmp_355' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4976 [1/3] (7.01ns)   --->   "%mul_1_1_6_6 = fmul i32 %select_ln37_63, i32 %tmp_262" [src/conv1.cpp:54]   --->   Operation 4976 'fmul' 'mul_1_1_6_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4977 '%mul_1_1_6_7 = fmul i32 %select_ln37_64, i32 %tmp_264'
ST_60 : Operation 4977 [3/3] (5.25ns)   --->   "%mul_1_1_6_7 = fmul i32 %select_ln37_64, i32 %tmp_264" [src/conv1.cpp:54]   --->   Operation 4977 'fmul' 'mul_1_1_6_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4978 [2/4] (6.43ns)   --->   "%tmp_362 = fadd i32 %tmp_361, i32 %mul_1_1_7_4" [src/conv1.cpp:54]   --->   Operation 4978 'fadd' 'tmp_362' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4979 [1/3] (7.01ns)   --->   "%mul_1_1_7_5 = fmul i32 %select_ln37_71, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 4979 'fmul' 'mul_1_1_7_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4980 [2/4] (6.43ns)   --->   "%tmp_369 = fadd i32 %tmp_368, i32 %mul_1_1_8_3" [src/conv1.cpp:54]   --->   Operation 4980 'fadd' 'tmp_369' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4981 [1/3] (7.01ns)   --->   "%mul_1_1_8_4 = fmul i32 %select_ln37_79, i32 %tmp_294" [src/conv1.cpp:54]   --->   Operation 4981 'fmul' 'mul_1_1_8_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4982 [1/1] (0.79ns)   --->   "%add_ln54_125 = add i11 %mul_ln54_28, i11 %zext_ln54_155" [src/conv1.cpp:54]   --->   Operation 4982 'add' 'add_ln54_125' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4983 [1/1] (0.00ns)   --->   "%zext_ln54_161 = zext i11 %add_ln54_125" [src/conv1.cpp:54]   --->   Operation 4983 'zext' 'zext_ln54_161' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_60 : Operation 4984 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_521 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_161" [src/conv1.cpp:54]   --->   Operation 4984 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_521' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_60 : Operation 4985 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_530 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_161" [src/conv1.cpp:54]   --->   Operation 4985 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_530' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_60 : Operation 4986 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_539 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_161" [src/conv1.cpp:54]   --->   Operation 4986 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_539' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_60 : Operation 4987 [3/4] (6.43ns)   --->   "%tmp_415 = fadd i32 %tmp_414, i32 %mul_1_2_5_6" [src/conv1.cpp:54]   --->   Operation 4987 'fadd' 'tmp_415' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4988 '%tmp_421 = fadd i32 %tmp_420, i32 %mul_1_2_6_5'
ST_60 : Operation 4988 [4/4] (4.67ns)   --->   "%tmp_421 = fadd i32 %tmp_420, i32 %mul_1_2_6_5" [src/conv1.cpp:54]   --->   Operation 4988 'fadd' 'tmp_421' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4989 [1/3] (7.01ns)   --->   "%mul_1_2_6_6 = fmul i32 %select_ln37_63, i32 %tmp_264" [src/conv1.cpp:54]   --->   Operation 4989 'fmul' 'mul_1_2_6_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4990 '%tmp_427 = fadd i32 %tmp_426, i32 %mul_1_2_7_4'
ST_60 : Operation 4990 [4/4] (4.67ns)   --->   "%tmp_427 = fadd i32 %tmp_426, i32 %mul_1_2_7_4" [src/conv1.cpp:54]   --->   Operation 4990 'fadd' 'tmp_427' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4991 [2/3] (7.01ns)   --->   "%mul_1_2_7_5 = fmul i32 %select_ln37_71, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 4991 'fmul' 'mul_1_2_7_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4992 [1/4] (6.43ns)   --->   "%tmp_432 = fadd i32 %tmp_431, i32 %mul_1_2_8_2" [src/conv1.cpp:54]   --->   Operation 4992 'fadd' 'tmp_432' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4993 [2/3] (7.01ns)   --->   "%mul_1_2_8_4 = fmul i32 %select_ln37_79, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 4993 'fmul' 'mul_1_2_8_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4994 [1/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_325, i32 %mul_1_1_2_8" [src/conv1.cpp:54]   --->   Operation 4994 'fadd' 'tmp_30' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4995 [1/4] (6.43ns)   --->   "%tmp_33 = fadd i32 %tmp_401, i32 %mul_1_2_3_7" [src/conv1.cpp:54]   --->   Operation 4995 'fadd' 'tmp_33' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4996 [2/3] (7.01ns)   --->   "%mul_1_1_4_8 = fmul i32 %select_ln37_47, i32 %tmp_441" [src/conv1.cpp:54]   --->   Operation 4996 'fmul' 'mul_1_1_4_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4997 '%tmp_35 = fadd i32 %tmp_408, i32 %mul_1_2_4_7'
ST_60 : Operation 4997 [4/4] (4.67ns)   --->   "%tmp_35 = fadd i32 %tmp_408, i32 %mul_1_2_4_7" [src/conv1.cpp:54]   --->   Operation 4997 'fadd' 'tmp_35' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4998 [2/3] (7.01ns)   --->   "%mul_1_2_5_7 = fmul i32 %select_ln37_55, i32 %tmp_442" [src/conv1.cpp:54]   --->   Operation 4998 'fmul' 'mul_1_2_5_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4999 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_561 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_495" [src/conv1.cpp:54]   --->   Operation 4999 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_561' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 5000 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_562 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_504" [src/conv1.cpp:54]   --->   Operation 5000 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_562' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 5001 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_563 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_513" [src/conv1.cpp:54]   --->   Operation 5001 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_563' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 5002 [1/1] (0.47ns)   --->   "%tmp_443 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_561, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_562, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_563, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 5002 'mux' 'tmp_443' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5003 [1/4] (6.43ns)   --->   "%tmp_46 = fadd i32 %tmp_31, i32 %mul_1_2_2_8" [src/conv1.cpp:54]   --->   Operation 5003 'fadd' 'tmp_46' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 5004 '%mul_1_2_4_8 = fmul i32 %select_ln37_47, i32 %tmp_450'
ST_60 : Operation 5004 [3/3] (5.25ns)   --->   "%mul_1_2_4_8 = fmul i32 %select_ln37_47, i32 %tmp_450" [src/conv1.cpp:54]   --->   Operation 5004 'fmul' 'mul_1_2_4_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5005 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_585 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_521" [src/conv1.cpp:54]   --->   Operation 5005 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_585' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 5006 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_586 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_530" [src/conv1.cpp:54]   --->   Operation 5006 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_586' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 5007 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_587 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_539" [src/conv1.cpp:54]   --->   Operation 5007 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_587' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 5008 '%add53_1_1_1 = fadd i32 %add53_1_1, i32 %tmp_28'
ST_60 : Operation 5008 [4/4] (4.67ns)   --->   "%add53_1_1_1 = fadd i32 %add53_1_1, i32 %tmp_28" [src/conv1.cpp:57]   --->   Operation 5008 'fadd' 'add53_1_1_1' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 5009 '%add53_1_2_1 = fadd i32 %add53_1_2, i32 %tmp_45'
ST_60 : Operation 5009 [4/4] (4.67ns)   --->   "%add53_1_2_1 = fadd i32 %add53_1_2, i32 %tmp_45" [src/conv1.cpp:57]   --->   Operation 5009 'fadd' 'add53_1_2_1' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.01>
ST_61 : Operation 5010 [2/4] (6.43ns)   --->   "%add53_1_s = fadd i32 %add53_1, i32 %tmp_175" [src/conv1.cpp:57]   --->   Operation 5010 'fadd' 'add53_1_s' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5011 [3/4] (6.43ns)   --->   "%tmp_211 = fadd i32 %tmp_209, i32 %mul_1_3_8" [src/conv1.cpp:54]   --->   Operation 5011 'fadd' 'tmp_211' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5012 [2/4] (6.43ns)   --->   "%tmp_227 = fadd i32 %tmp_225, i32 %mul_1_4_7" [src/conv1.cpp:54]   --->   Operation 5012 'fadd' 'tmp_227' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5013 [2/4] (6.43ns)   --->   "%tmp_243 = fadd i32 %tmp_241, i32 %mul_1_5_6" [src/conv1.cpp:54]   --->   Operation 5013 'fadd' 'tmp_243' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5014 [1/3] (7.01ns)   --->   "%mul_1_5_8 = fmul i32 %select_ln37_56, i32 %tmp_246" [src/conv1.cpp:54]   --->   Operation 5014 'fmul' 'mul_1_5_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5015 [1/4] (6.43ns)   --->   "%tmp_259 = fadd i32 %tmp_257, i32 %mul_1_6_5" [src/conv1.cpp:54]   --->   Operation 5015 'fadd' 'tmp_259' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5016 [2/3] (7.01ns)   --->   "%mul_1_6_7 = fmul i32 %select_ln37_64, i32 %tmp_262" [src/conv1.cpp:54]   --->   Operation 5016 'fmul' 'mul_1_6_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5017 [1/4] (6.43ns)   --->   "%tmp_275 = fadd i32 %tmp_273, i32 %mul_1_7_4" [src/conv1.cpp:54]   --->   Operation 5017 'fadd' 'tmp_275' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5018 [2/3] (7.01ns)   --->   "%mul_1_7_6 = fmul i32 %select_ln37_72, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 5018 'fmul' 'mul_1_7_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5019 [1/4] (6.43ns)   --->   "%tmp_291 = fadd i32 %tmp_289, i32 %mul_1_8_3" [src/conv1.cpp:54]   --->   Operation 5019 'fadd' 'tmp_291' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5020 [2/3] (7.01ns)   --->   "%mul_1_8_5 = fmul i32 %select_ln37_80, i32 %tmp_294" [src/conv1.cpp:54]   --->   Operation 5020 'fmul' 'mul_1_8_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5021 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_486 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_251" [src/conv1.cpp:54]   --->   Operation 5021 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_486' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 5022 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_487 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_260" [src/conv1.cpp:54]   --->   Operation 5022 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_487' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 5023 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_488 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_269" [src/conv1.cpp:54]   --->   Operation 5023 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_488' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 5024 [1/1] (0.47ns)   --->   "%tmp_300 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_486, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_487, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_488, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 5024 'mux' 'tmp_300' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5025 [1/1] (0.79ns)   --->   "%add_ln54_118 = add i11 %mul_ln54_30, i11 %zext_ln54_144" [src/conv1.cpp:54]   --->   Operation 5025 'add' 'add_ln54_118' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5026 [1/1] (0.00ns)   --->   "%zext_ln54_152 = zext i11 %add_ln54_118" [src/conv1.cpp:54]   --->   Operation 5026 'zext' 'zext_ln54_152' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_61 : Operation 5027 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_496 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_152" [src/conv1.cpp:54]   --->   Operation 5027 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_496' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_61 : Operation 5028 [1/1] (0.79ns)   --->   "%add_ln54_119 = add i11 %mul_ln40, i11 %zext_ln54_144" [src/conv1.cpp:54]   --->   Operation 5028 'add' 'add_ln54_119' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5029 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_505 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_152" [src/conv1.cpp:54]   --->   Operation 5029 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_505' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_61 : Operation 5030 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_514 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_152" [src/conv1.cpp:54]   --->   Operation 5030 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_514' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_61 : Operation 5031 [2/4] (6.43ns)   --->   "%tmp_341 = fadd i32 %tmp_340, i32 %mul_1_1_4_7" [src/conv1.cpp:54]   --->   Operation 5031 'fadd' 'tmp_341' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5032 [2/4] (6.43ns)   --->   "%tmp_348 = fadd i32 %tmp_347, i32 %mul_1_1_5_6" [src/conv1.cpp:54]   --->   Operation 5032 'fadd' 'tmp_348' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5033 [1/4] (6.43ns)   --->   "%tmp_355 = fadd i32 %tmp_354, i32 %mul_1_1_6_5" [src/conv1.cpp:54]   --->   Operation 5033 'fadd' 'tmp_355' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5034 [2/3] (7.01ns)   --->   "%mul_1_1_6_7 = fmul i32 %select_ln37_64, i32 %tmp_264" [src/conv1.cpp:54]   --->   Operation 5034 'fmul' 'mul_1_1_6_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5035 [1/4] (6.43ns)   --->   "%tmp_362 = fadd i32 %tmp_361, i32 %mul_1_1_7_4" [src/conv1.cpp:54]   --->   Operation 5035 'fadd' 'tmp_362' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 5036 '%mul_1_1_7_6 = fmul i32 %select_ln37_72, i32 %tmp_280'
ST_61 : Operation 5036 [3/3] (5.25ns)   --->   "%mul_1_1_7_6 = fmul i32 %select_ln37_72, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 5036 'fmul' 'mul_1_1_7_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5037 [1/4] (6.43ns)   --->   "%tmp_369 = fadd i32 %tmp_368, i32 %mul_1_1_8_3" [src/conv1.cpp:54]   --->   Operation 5037 'fadd' 'tmp_369' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 5038 '%mul_1_1_8_5 = fmul i32 %select_ln37_80, i32 %tmp_296'
ST_61 : Operation 5038 [3/3] (5.25ns)   --->   "%mul_1_1_8_5 = fmul i32 %select_ln37_80, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 5038 'fmul' 'mul_1_1_8_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5039 [1/1] (0.00ns)   --->   "%zext_ln54_162 = zext i11 %add_ln54_126" [src/conv1.cpp:54]   --->   Operation 5039 'zext' 'zext_ln54_162' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_61 : Operation 5040 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_522 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_162" [src/conv1.cpp:54]   --->   Operation 5040 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_522' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_61 : Operation 5041 [1/1] (0.79ns)   --->   "%add_ln54_127 = add i11 %mul_ln54_30, i11 %zext_ln54_155" [src/conv1.cpp:54]   --->   Operation 5041 'add' 'add_ln54_127' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5042 [1/1] (0.79ns)   --->   "%add_ln54_128 = add i11 %mul_ln40, i11 %zext_ln54_155" [src/conv1.cpp:54]   --->   Operation 5042 'add' 'add_ln54_128' <Predicate = (!icmp_ln37)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5043 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_531 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_162" [src/conv1.cpp:54]   --->   Operation 5043 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_531' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_61 : Operation 5044 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_540 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_162" [src/conv1.cpp:54]   --->   Operation 5044 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_540' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_61 : Operation 5045 [2/4] (6.43ns)   --->   "%tmp_415 = fadd i32 %tmp_414, i32 %mul_1_2_5_6" [src/conv1.cpp:54]   --->   Operation 5045 'fadd' 'tmp_415' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5046 [3/4] (6.43ns)   --->   "%tmp_421 = fadd i32 %tmp_420, i32 %mul_1_2_6_5" [src/conv1.cpp:54]   --->   Operation 5046 'fadd' 'tmp_421' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5047 [3/4] (6.43ns)   --->   "%tmp_427 = fadd i32 %tmp_426, i32 %mul_1_2_7_4" [src/conv1.cpp:54]   --->   Operation 5047 'fadd' 'tmp_427' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5048 [1/3] (7.01ns)   --->   "%mul_1_2_7_5 = fmul i32 %select_ln37_71, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 5048 'fmul' 'mul_1_2_7_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 5049 '%mul_1_2_7_6 = fmul i32 %select_ln37_72, i32 %tmp_282'
ST_61 : Operation 5049 [3/3] (5.25ns)   --->   "%mul_1_2_7_6 = fmul i32 %select_ln37_72, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 5049 'fmul' 'mul_1_2_7_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 5050 '%tmp_433 = fadd i32 %tmp_432, i32 %mul_1_2_8_3'
ST_61 : Operation 5050 [4/4] (4.67ns)   --->   "%tmp_433 = fadd i32 %tmp_432, i32 %mul_1_2_8_3" [src/conv1.cpp:54]   --->   Operation 5050 'fadd' 'tmp_433' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5051 [1/3] (7.01ns)   --->   "%mul_1_2_8_4 = fmul i32 %select_ln37_79, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 5051 'fmul' 'mul_1_2_8_4' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 5052 '%mul_1_2_8_5 = fmul i32 %select_ln37_80, i32 %tmp_298'
ST_61 : Operation 5052 [3/3] (5.25ns)   --->   "%mul_1_2_8_5 = fmul i32 %select_ln37_80, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 5052 'fmul' 'mul_1_2_8_5' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 5053 '%tmp_32 = fadd i32 %tmp_333, i32 %mul_1_1_3_8'
ST_61 : Operation 5053 [4/4] (4.67ns)   --->   "%tmp_32 = fadd i32 %tmp_333, i32 %mul_1_1_3_8" [src/conv1.cpp:54]   --->   Operation 5053 'fadd' 'tmp_32' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5054 [1/3] (7.01ns)   --->   "%mul_1_1_4_8 = fmul i32 %select_ln37_47, i32 %tmp_441" [src/conv1.cpp:54]   --->   Operation 5054 'fmul' 'mul_1_1_4_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5055 [3/4] (6.43ns)   --->   "%tmp_35 = fadd i32 %tmp_408, i32 %mul_1_2_4_7" [src/conv1.cpp:54]   --->   Operation 5055 'fadd' 'tmp_35' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 5056 '%mul_1_1_5_8 = fmul i32 %select_ln37_56, i32 %tmp_442'
ST_61 : Operation 5056 [3/3] (5.25ns)   --->   "%mul_1_1_5_8 = fmul i32 %select_ln37_56, i32 %tmp_442" [src/conv1.cpp:54]   --->   Operation 5056 'fmul' 'mul_1_1_5_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5057 [1/3] (7.01ns)   --->   "%mul_1_2_5_7 = fmul i32 %select_ln37_55, i32 %tmp_442" [src/conv1.cpp:54]   --->   Operation 5057 'fmul' 'mul_1_2_5_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5058 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_564 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_496" [src/conv1.cpp:54]   --->   Operation 5058 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_564' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 5059 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_565 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_505" [src/conv1.cpp:54]   --->   Operation 5059 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_565' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 5060 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_566 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_514" [src/conv1.cpp:54]   --->   Operation 5060 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_566' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 5061 '%tmp_47 = fadd i32 %tmp_33, i32 %mul_1_2_3_8'
ST_61 : Operation 5061 [4/4] (4.67ns)   --->   "%tmp_47 = fadd i32 %tmp_33, i32 %mul_1_2_3_8" [src/conv1.cpp:54]   --->   Operation 5061 'fadd' 'tmp_47' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5062 [2/3] (7.01ns)   --->   "%mul_1_2_4_8 = fmul i32 %select_ln37_47, i32 %tmp_450" [src/conv1.cpp:54]   --->   Operation 5062 'fmul' 'mul_1_2_4_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5063 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_585 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_521" [src/conv1.cpp:54]   --->   Operation 5063 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_585' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 5064 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_586 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_530" [src/conv1.cpp:54]   --->   Operation 5064 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_586' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 5065 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_587 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_539" [src/conv1.cpp:54]   --->   Operation 5065 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_587' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 5066 [1/1] (0.47ns)   --->   "%tmp_451 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_585, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_586, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_587, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 5066 'mux' 'tmp_451' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5067 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_588 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_522" [src/conv1.cpp:54]   --->   Operation 5067 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_588' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 5068 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_589 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_531" [src/conv1.cpp:54]   --->   Operation 5068 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_589' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 5069 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_590 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_540" [src/conv1.cpp:54]   --->   Operation 5069 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_590' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 5070 [3/4] (6.43ns)   --->   "%add53_1_1_1 = fadd i32 %add53_1_1, i32 %tmp_28" [src/conv1.cpp:57]   --->   Operation 5070 'fadd' 'add53_1_1_1' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5071 [3/4] (6.43ns)   --->   "%add53_1_2_1 = fadd i32 %add53_1_2, i32 %tmp_45" [src/conv1.cpp:57]   --->   Operation 5071 'fadd' 'add53_1_2_1' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.01>
ST_62 : Operation 5072 [1/4] (6.43ns)   --->   "%add53_1_s = fadd i32 %add53_1, i32 %tmp_175" [src/conv1.cpp:57]   --->   Operation 5072 'fadd' 'add53_1_s' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5073 [2/4] (6.43ns)   --->   "%tmp_211 = fadd i32 %tmp_209, i32 %mul_1_3_8" [src/conv1.cpp:54]   --->   Operation 5073 'fadd' 'tmp_211' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5074 [1/4] (6.43ns)   --->   "%tmp_227 = fadd i32 %tmp_225, i32 %mul_1_4_7" [src/conv1.cpp:54]   --->   Operation 5074 'fadd' 'tmp_227' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5075 [1/4] (6.43ns)   --->   "%tmp_243 = fadd i32 %tmp_241, i32 %mul_1_5_6" [src/conv1.cpp:54]   --->   Operation 5075 'fadd' 'tmp_243' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 5076 '%tmp_261 = fadd i32 %tmp_259, i32 %mul_1_6_6'
ST_62 : Operation 5076 [4/4] (4.67ns)   --->   "%tmp_261 = fadd i32 %tmp_259, i32 %mul_1_6_6" [src/conv1.cpp:54]   --->   Operation 5076 'fadd' 'tmp_261' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5077 [1/3] (7.01ns)   --->   "%mul_1_6_7 = fmul i32 %select_ln37_64, i32 %tmp_262" [src/conv1.cpp:54]   --->   Operation 5077 'fmul' 'mul_1_6_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 5078 '%mul_1_6_8 = fmul i32 %select_ln37_65, i32 %tmp_264'
ST_62 : Operation 5078 [3/3] (5.25ns)   --->   "%mul_1_6_8 = fmul i32 %select_ln37_65, i32 %tmp_264" [src/conv1.cpp:54]   --->   Operation 5078 'fmul' 'mul_1_6_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 5079 '%tmp_277 = fadd i32 %tmp_275, i32 %mul_1_7_5'
ST_62 : Operation 5079 [4/4] (4.67ns)   --->   "%tmp_277 = fadd i32 %tmp_275, i32 %mul_1_7_5" [src/conv1.cpp:54]   --->   Operation 5079 'fadd' 'tmp_277' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5080 [1/3] (7.01ns)   --->   "%mul_1_7_6 = fmul i32 %select_ln37_72, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 5080 'fmul' 'mul_1_7_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 5081 '%mul_1_7_7 = fmul i32 %select_ln37_73, i32 %tmp_280'
ST_62 : Operation 5081 [3/3] (5.25ns)   --->   "%mul_1_7_7 = fmul i32 %select_ln37_73, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 5081 'fmul' 'mul_1_7_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 5082 '%tmp_293 = fadd i32 %tmp_291, i32 %mul_1_8_4'
ST_62 : Operation 5082 [4/4] (4.67ns)   --->   "%tmp_293 = fadd i32 %tmp_291, i32 %mul_1_8_4" [src/conv1.cpp:54]   --->   Operation 5082 'fadd' 'tmp_293' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5083 [1/3] (7.01ns)   --->   "%mul_1_8_5 = fmul i32 %select_ln37_80, i32 %tmp_294" [src/conv1.cpp:54]   --->   Operation 5083 'fmul' 'mul_1_8_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 5084 '%mul_1_8_6 = fmul i32 %select_ln37_81, i32 %tmp_296'
ST_62 : Operation 5084 [3/3] (5.25ns)   --->   "%mul_1_8_6 = fmul i32 %select_ln37_81, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 5084 'fmul' 'mul_1_8_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5085 [1/1] (0.00ns)   --->   "%zext_ln54_153 = zext i11 %add_ln54_119" [src/conv1.cpp:54]   --->   Operation 5085 'zext' 'zext_ln54_153' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_62 : Operation 5086 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_497 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_153" [src/conv1.cpp:54]   --->   Operation 5086 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_497' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_62 : Operation 5087 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_506 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_153" [src/conv1.cpp:54]   --->   Operation 5087 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_506' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_62 : Operation 5088 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_515 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_153" [src/conv1.cpp:54]   --->   Operation 5088 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_515' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_62 : Operation 5089 [1/4] (6.43ns)   --->   "%tmp_341 = fadd i32 %tmp_340, i32 %mul_1_1_4_7" [src/conv1.cpp:54]   --->   Operation 5089 'fadd' 'tmp_341' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5090 [1/4] (6.43ns)   --->   "%tmp_348 = fadd i32 %tmp_347, i32 %mul_1_1_5_6" [src/conv1.cpp:54]   --->   Operation 5090 'fadd' 'tmp_348' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 5091 '%tmp_356 = fadd i32 %tmp_355, i32 %mul_1_1_6_6'
ST_62 : Operation 5091 [4/4] (4.67ns)   --->   "%tmp_356 = fadd i32 %tmp_355, i32 %mul_1_1_6_6" [src/conv1.cpp:54]   --->   Operation 5091 'fadd' 'tmp_356' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5092 [1/3] (7.01ns)   --->   "%mul_1_1_6_7 = fmul i32 %select_ln37_64, i32 %tmp_264" [src/conv1.cpp:54]   --->   Operation 5092 'fmul' 'mul_1_1_6_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 5093 '%tmp_363 = fadd i32 %tmp_362, i32 %mul_1_1_7_5'
ST_62 : Operation 5093 [4/4] (4.67ns)   --->   "%tmp_363 = fadd i32 %tmp_362, i32 %mul_1_1_7_5" [src/conv1.cpp:54]   --->   Operation 5093 'fadd' 'tmp_363' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5094 [2/3] (7.01ns)   --->   "%mul_1_1_7_6 = fmul i32 %select_ln37_72, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 5094 'fmul' 'mul_1_1_7_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 5095 '%tmp_370 = fadd i32 %tmp_369, i32 %mul_1_1_8_4'
ST_62 : Operation 5095 [4/4] (4.67ns)   --->   "%tmp_370 = fadd i32 %tmp_369, i32 %mul_1_1_8_4" [src/conv1.cpp:54]   --->   Operation 5095 'fadd' 'tmp_370' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5096 [2/3] (7.01ns)   --->   "%mul_1_1_8_5 = fmul i32 %select_ln37_80, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 5096 'fmul' 'mul_1_1_8_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5097 [1/1] (0.00ns)   --->   "%zext_ln54_163 = zext i11 %add_ln54_127" [src/conv1.cpp:54]   --->   Operation 5097 'zext' 'zext_ln54_163' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_62 : Operation 5098 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_523 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_163" [src/conv1.cpp:54]   --->   Operation 5098 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_523' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_62 : Operation 5099 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_532 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_163" [src/conv1.cpp:54]   --->   Operation 5099 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_532' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_62 : Operation 5100 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_541 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_163" [src/conv1.cpp:54]   --->   Operation 5100 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_541' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_62 : Operation 5101 [1/4] (6.43ns)   --->   "%tmp_415 = fadd i32 %tmp_414, i32 %mul_1_2_5_6" [src/conv1.cpp:54]   --->   Operation 5101 'fadd' 'tmp_415' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5102 [2/4] (6.43ns)   --->   "%tmp_421 = fadd i32 %tmp_420, i32 %mul_1_2_6_5" [src/conv1.cpp:54]   --->   Operation 5102 'fadd' 'tmp_421' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5103 [2/4] (6.43ns)   --->   "%tmp_427 = fadd i32 %tmp_426, i32 %mul_1_2_7_4" [src/conv1.cpp:54]   --->   Operation 5103 'fadd' 'tmp_427' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5104 [2/3] (7.01ns)   --->   "%mul_1_2_7_6 = fmul i32 %select_ln37_72, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 5104 'fmul' 'mul_1_2_7_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5105 [3/4] (6.43ns)   --->   "%tmp_433 = fadd i32 %tmp_432, i32 %mul_1_2_8_3" [src/conv1.cpp:54]   --->   Operation 5105 'fadd' 'tmp_433' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5106 [2/3] (7.01ns)   --->   "%mul_1_2_8_5 = fmul i32 %select_ln37_80, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 5106 'fmul' 'mul_1_2_8_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5107 [3/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %tmp_333, i32 %mul_1_1_3_8" [src/conv1.cpp:54]   --->   Operation 5107 'fadd' 'tmp_32' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5108 [2/4] (6.43ns)   --->   "%tmp_35 = fadd i32 %tmp_408, i32 %mul_1_2_4_7" [src/conv1.cpp:54]   --->   Operation 5108 'fadd' 'tmp_35' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5109 [2/3] (7.01ns)   --->   "%mul_1_1_5_8 = fmul i32 %select_ln37_56, i32 %tmp_442" [src/conv1.cpp:54]   --->   Operation 5109 'fmul' 'mul_1_1_5_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 5110 '%mul_1_2_6_7 = fmul i32 %select_ln37_64, i32 %tmp_443'
ST_62 : Operation 5110 [3/3] (5.25ns)   --->   "%mul_1_2_6_7 = fmul i32 %select_ln37_64, i32 %tmp_443" [src/conv1.cpp:54]   --->   Operation 5110 'fmul' 'mul_1_2_6_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5111 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_564 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_496" [src/conv1.cpp:54]   --->   Operation 5111 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_564' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 5112 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_565 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_505" [src/conv1.cpp:54]   --->   Operation 5112 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_565' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 5113 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_566 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_514" [src/conv1.cpp:54]   --->   Operation 5113 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_566' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 5114 [1/1] (0.47ns)   --->   "%tmp_444 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_564, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_565, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_566, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 5114 'mux' 'tmp_444' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5115 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_567 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_497" [src/conv1.cpp:54]   --->   Operation 5115 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_567' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 5116 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_568 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_506" [src/conv1.cpp:54]   --->   Operation 5116 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_568' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 5117 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_569 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_515" [src/conv1.cpp:54]   --->   Operation 5117 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_569' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 5118 [3/4] (6.43ns)   --->   "%tmp_47 = fadd i32 %tmp_33, i32 %mul_1_2_3_8" [src/conv1.cpp:54]   --->   Operation 5118 'fadd' 'tmp_47' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5119 [1/3] (7.01ns)   --->   "%mul_1_2_4_8 = fmul i32 %select_ln37_47, i32 %tmp_450" [src/conv1.cpp:54]   --->   Operation 5119 'fmul' 'mul_1_2_4_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 5120 '%mul_1_2_5_8 = fmul i32 %select_ln37_56, i32 %tmp_451'
ST_62 : Operation 5120 [3/3] (5.25ns)   --->   "%mul_1_2_5_8 = fmul i32 %select_ln37_56, i32 %tmp_451" [src/conv1.cpp:54]   --->   Operation 5120 'fmul' 'mul_1_2_5_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5121 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_588 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_522" [src/conv1.cpp:54]   --->   Operation 5121 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_588' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 5122 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_589 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_531" [src/conv1.cpp:54]   --->   Operation 5122 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_589' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 5123 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_590 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_540" [src/conv1.cpp:54]   --->   Operation 5123 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_590' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 5124 [1/1] (0.47ns)   --->   "%tmp_452 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_588, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_589, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_590, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 5124 'mux' 'tmp_452' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5125 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_591 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_523" [src/conv1.cpp:54]   --->   Operation 5125 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_591' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 5126 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_592 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_532" [src/conv1.cpp:54]   --->   Operation 5126 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_592' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 5127 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_593 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_541" [src/conv1.cpp:54]   --->   Operation 5127 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_593' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 5128 [2/4] (6.43ns)   --->   "%add53_1_1_1 = fadd i32 %add53_1_1, i32 %tmp_28" [src/conv1.cpp:57]   --->   Operation 5128 'fadd' 'add53_1_1_1' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5129 [2/4] (6.43ns)   --->   "%add53_1_2_1 = fadd i32 %add53_1_2, i32 %tmp_45" [src/conv1.cpp:57]   --->   Operation 5129 'fadd' 'add53_1_2_1' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.01>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 5130 '%add53_1_9 = fadd i32 %add53_1_s, i32 %tmp_193'
ST_63 : Operation 5130 [4/4] (4.67ns)   --->   "%add53_1_9 = fadd i32 %add53_1_s, i32 %tmp_193" [src/conv1.cpp:57]   --->   Operation 5130 'fadd' 'add53_1_9' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5131 [1/4] (6.43ns)   --->   "%tmp_211 = fadd i32 %tmp_209, i32 %mul_1_3_8" [src/conv1.cpp:54]   --->   Operation 5131 'fadd' 'tmp_211' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 5132 '%tmp_229 = fadd i32 %tmp_227, i32 %mul_1_4_8'
ST_63 : Operation 5132 [4/4] (4.67ns)   --->   "%tmp_229 = fadd i32 %tmp_227, i32 %mul_1_4_8" [src/conv1.cpp:54]   --->   Operation 5132 'fadd' 'tmp_229' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 5133 '%tmp_245 = fadd i32 %tmp_243, i32 %mul_1_5_7'
ST_63 : Operation 5133 [4/4] (4.67ns)   --->   "%tmp_245 = fadd i32 %tmp_243, i32 %mul_1_5_7" [src/conv1.cpp:54]   --->   Operation 5133 'fadd' 'tmp_245' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5134 [3/4] (6.43ns)   --->   "%tmp_261 = fadd i32 %tmp_259, i32 %mul_1_6_6" [src/conv1.cpp:54]   --->   Operation 5134 'fadd' 'tmp_261' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5135 [2/3] (7.01ns)   --->   "%mul_1_6_8 = fmul i32 %select_ln37_65, i32 %tmp_264" [src/conv1.cpp:54]   --->   Operation 5135 'fmul' 'mul_1_6_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5136 [3/4] (6.43ns)   --->   "%tmp_277 = fadd i32 %tmp_275, i32 %mul_1_7_5" [src/conv1.cpp:54]   --->   Operation 5136 'fadd' 'tmp_277' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5137 [2/3] (7.01ns)   --->   "%mul_1_7_7 = fmul i32 %select_ln37_73, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 5137 'fmul' 'mul_1_7_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5138 [3/4] (6.43ns)   --->   "%tmp_293 = fadd i32 %tmp_291, i32 %mul_1_8_4" [src/conv1.cpp:54]   --->   Operation 5138 'fadd' 'tmp_293' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5139 [2/3] (7.01ns)   --->   "%mul_1_8_6 = fmul i32 %select_ln37_81, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 5139 'fmul' 'mul_1_8_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 5140 '%tmp_349 = fadd i32 %tmp_348, i32 %mul_1_1_5_7'
ST_63 : Operation 5140 [4/4] (4.67ns)   --->   "%tmp_349 = fadd i32 %tmp_348, i32 %mul_1_1_5_7" [src/conv1.cpp:54]   --->   Operation 5140 'fadd' 'tmp_349' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5141 [3/4] (6.43ns)   --->   "%tmp_356 = fadd i32 %tmp_355, i32 %mul_1_1_6_6" [src/conv1.cpp:54]   --->   Operation 5141 'fadd' 'tmp_356' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5142 [3/4] (6.43ns)   --->   "%tmp_363 = fadd i32 %tmp_362, i32 %mul_1_1_7_5" [src/conv1.cpp:54]   --->   Operation 5142 'fadd' 'tmp_363' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5143 [1/3] (7.01ns)   --->   "%mul_1_1_7_6 = fmul i32 %select_ln37_72, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 5143 'fmul' 'mul_1_1_7_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 5144 '%mul_1_1_7_7 = fmul i32 %select_ln37_73, i32 %tmp_282'
ST_63 : Operation 5144 [3/3] (5.25ns)   --->   "%mul_1_1_7_7 = fmul i32 %select_ln37_73, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 5144 'fmul' 'mul_1_1_7_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5145 [3/4] (6.43ns)   --->   "%tmp_370 = fadd i32 %tmp_369, i32 %mul_1_1_8_4" [src/conv1.cpp:54]   --->   Operation 5145 'fadd' 'tmp_370' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5146 [1/3] (7.01ns)   --->   "%mul_1_1_8_5 = fmul i32 %select_ln37_80, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 5146 'fmul' 'mul_1_1_8_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 5147 '%mul_1_1_8_6 = fmul i32 %select_ln37_81, i32 %tmp_298'
ST_63 : Operation 5147 [3/3] (5.25ns)   --->   "%mul_1_1_8_6 = fmul i32 %select_ln37_81, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 5147 'fmul' 'mul_1_1_8_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5148 [1/1] (0.00ns)   --->   "%zext_ln54_164 = zext i11 %add_ln54_128" [src/conv1.cpp:54]   --->   Operation 5148 'zext' 'zext_ln54_164' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_63 : Operation 5149 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_524 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_164" [src/conv1.cpp:54]   --->   Operation 5149 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_524' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_63 : Operation 5150 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_533 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_164" [src/conv1.cpp:54]   --->   Operation 5150 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_533' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_63 : Operation 5151 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_542 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_164" [src/conv1.cpp:54]   --->   Operation 5151 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_542' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_63 : Operation 5152 [1/4] (6.43ns)   --->   "%tmp_421 = fadd i32 %tmp_420, i32 %mul_1_2_6_5" [src/conv1.cpp:54]   --->   Operation 5152 'fadd' 'tmp_421' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5153 [1/4] (6.43ns)   --->   "%tmp_427 = fadd i32 %tmp_426, i32 %mul_1_2_7_4" [src/conv1.cpp:54]   --->   Operation 5153 'fadd' 'tmp_427' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5154 [1/3] (7.01ns)   --->   "%mul_1_2_7_6 = fmul i32 %select_ln37_72, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 5154 'fmul' 'mul_1_2_7_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5155 [2/4] (6.43ns)   --->   "%tmp_433 = fadd i32 %tmp_432, i32 %mul_1_2_8_3" [src/conv1.cpp:54]   --->   Operation 5155 'fadd' 'tmp_433' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5156 [1/3] (7.01ns)   --->   "%mul_1_2_8_5 = fmul i32 %select_ln37_80, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 5156 'fmul' 'mul_1_2_8_5' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 5157 '%mul_1_2_8_6 = fmul i32 %select_ln37_81, i32 %tmp_300'
ST_63 : Operation 5157 [3/3] (5.25ns)   --->   "%mul_1_2_8_6 = fmul i32 %select_ln37_81, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 5157 'fmul' 'mul_1_2_8_6' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5158 [2/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %tmp_333, i32 %mul_1_1_3_8" [src/conv1.cpp:54]   --->   Operation 5158 'fadd' 'tmp_32' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 5159 '%tmp_34 = fadd i32 %tmp_341, i32 %mul_1_1_4_8'
ST_63 : Operation 5159 [4/4] (4.67ns)   --->   "%tmp_34 = fadd i32 %tmp_341, i32 %mul_1_1_4_8" [src/conv1.cpp:54]   --->   Operation 5159 'fadd' 'tmp_34' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5160 [1/4] (6.43ns)   --->   "%tmp_35 = fadd i32 %tmp_408, i32 %mul_1_2_4_7" [src/conv1.cpp:54]   --->   Operation 5160 'fadd' 'tmp_35' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5161 [1/3] (7.01ns)   --->   "%mul_1_1_5_8 = fmul i32 %select_ln37_56, i32 %tmp_442" [src/conv1.cpp:54]   --->   Operation 5161 'fmul' 'mul_1_1_5_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 5162 '%tmp_37 = fadd i32 %tmp_415, i32 %mul_1_2_5_7'
ST_63 : Operation 5162 [4/4] (4.67ns)   --->   "%tmp_37 = fadd i32 %tmp_415, i32 %mul_1_2_5_7" [src/conv1.cpp:54]   --->   Operation 5162 'fadd' 'tmp_37' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 5163 '%mul_1_1_6_8 = fmul i32 %select_ln37_65, i32 %tmp_443'
ST_63 : Operation 5163 [3/3] (5.25ns)   --->   "%mul_1_1_6_8 = fmul i32 %select_ln37_65, i32 %tmp_443" [src/conv1.cpp:54]   --->   Operation 5163 'fmul' 'mul_1_1_6_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5164 [2/3] (7.01ns)   --->   "%mul_1_2_6_7 = fmul i32 %select_ln37_64, i32 %tmp_443" [src/conv1.cpp:54]   --->   Operation 5164 'fmul' 'mul_1_2_6_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 5165 '%mul_1_2_7_7 = fmul i32 %select_ln37_73, i32 %tmp_444'
ST_63 : Operation 5165 [3/3] (5.25ns)   --->   "%mul_1_2_7_7 = fmul i32 %select_ln37_73, i32 %tmp_444" [src/conv1.cpp:54]   --->   Operation 5165 'fmul' 'mul_1_2_7_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5166 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_567 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_497" [src/conv1.cpp:54]   --->   Operation 5166 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_567' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 5167 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_568 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_506" [src/conv1.cpp:54]   --->   Operation 5167 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_568' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 5168 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_569 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_515" [src/conv1.cpp:54]   --->   Operation 5168 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_569' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 5169 [1/1] (0.47ns)   --->   "%tmp_445 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_567, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_568, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_569, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 5169 'mux' 'tmp_445' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5170 [2/4] (6.43ns)   --->   "%tmp_47 = fadd i32 %tmp_33, i32 %mul_1_2_3_8" [src/conv1.cpp:54]   --->   Operation 5170 'fadd' 'tmp_47' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5171 [2/3] (7.01ns)   --->   "%mul_1_2_5_8 = fmul i32 %select_ln37_56, i32 %tmp_451" [src/conv1.cpp:54]   --->   Operation 5171 'fmul' 'mul_1_2_5_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5172 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_591 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_523" [src/conv1.cpp:54]   --->   Operation 5172 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_591' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 5173 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_592 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_532" [src/conv1.cpp:54]   --->   Operation 5173 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_592' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 5174 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_593 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_541" [src/conv1.cpp:54]   --->   Operation 5174 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_593' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 5175 [1/1] (0.47ns)   --->   "%tmp_453 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_591, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_592, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_593, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 5175 'mux' 'tmp_453' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5176 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_594 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_524" [src/conv1.cpp:54]   --->   Operation 5176 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_594' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 5177 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_595 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_533" [src/conv1.cpp:54]   --->   Operation 5177 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_595' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 5178 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_596 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_542" [src/conv1.cpp:54]   --->   Operation 5178 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_596' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 5179 [1/4] (6.43ns)   --->   "%add53_1_1_1 = fadd i32 %add53_1_1, i32 %tmp_28" [src/conv1.cpp:57]   --->   Operation 5179 'fadd' 'add53_1_1_1' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5180 [1/4] (6.43ns)   --->   "%add53_1_2_1 = fadd i32 %add53_1_2, i32 %tmp_45" [src/conv1.cpp:57]   --->   Operation 5180 'fadd' 'add53_1_2_1' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.01>
ST_64 : Operation 5181 [3/4] (6.43ns)   --->   "%add53_1_9 = fadd i32 %add53_1_s, i32 %tmp_193" [src/conv1.cpp:57]   --->   Operation 5181 'fadd' 'add53_1_9' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5182 [3/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %tmp_227, i32 %mul_1_4_8" [src/conv1.cpp:54]   --->   Operation 5182 'fadd' 'tmp_229' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5183 [3/4] (6.43ns)   --->   "%tmp_245 = fadd i32 %tmp_243, i32 %mul_1_5_7" [src/conv1.cpp:54]   --->   Operation 5183 'fadd' 'tmp_245' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5184 [2/4] (6.43ns)   --->   "%tmp_261 = fadd i32 %tmp_259, i32 %mul_1_6_6" [src/conv1.cpp:54]   --->   Operation 5184 'fadd' 'tmp_261' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5185 [1/3] (7.01ns)   --->   "%mul_1_6_8 = fmul i32 %select_ln37_65, i32 %tmp_264" [src/conv1.cpp:54]   --->   Operation 5185 'fmul' 'mul_1_6_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5186 [2/4] (6.43ns)   --->   "%tmp_277 = fadd i32 %tmp_275, i32 %mul_1_7_5" [src/conv1.cpp:54]   --->   Operation 5186 'fadd' 'tmp_277' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5187 [1/3] (7.01ns)   --->   "%mul_1_7_7 = fmul i32 %select_ln37_73, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 5187 'fmul' 'mul_1_7_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 5188 '%mul_1_7_8 = fmul i32 %select_ln37_74, i32 %tmp_282'
ST_64 : Operation 5188 [3/3] (5.25ns)   --->   "%mul_1_7_8 = fmul i32 %select_ln37_74, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 5188 'fmul' 'mul_1_7_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5189 [2/4] (6.43ns)   --->   "%tmp_293 = fadd i32 %tmp_291, i32 %mul_1_8_4" [src/conv1.cpp:54]   --->   Operation 5189 'fadd' 'tmp_293' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5190 [1/3] (7.01ns)   --->   "%mul_1_8_6 = fmul i32 %select_ln37_81, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 5190 'fmul' 'mul_1_8_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 5191 '%mul_1_8_7 = fmul i32 %select_ln37_82, i32 %tmp_298'
ST_64 : Operation 5191 [3/3] (5.25ns)   --->   "%mul_1_8_7 = fmul i32 %select_ln37_82, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 5191 'fmul' 'mul_1_8_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5192 [3/4] (6.43ns)   --->   "%tmp_349 = fadd i32 %tmp_348, i32 %mul_1_1_5_7" [src/conv1.cpp:54]   --->   Operation 5192 'fadd' 'tmp_349' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5193 [2/4] (6.43ns)   --->   "%tmp_356 = fadd i32 %tmp_355, i32 %mul_1_1_6_6" [src/conv1.cpp:54]   --->   Operation 5193 'fadd' 'tmp_356' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5194 [2/4] (6.43ns)   --->   "%tmp_363 = fadd i32 %tmp_362, i32 %mul_1_1_7_5" [src/conv1.cpp:54]   --->   Operation 5194 'fadd' 'tmp_363' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5195 [2/3] (7.01ns)   --->   "%mul_1_1_7_7 = fmul i32 %select_ln37_73, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 5195 'fmul' 'mul_1_1_7_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5196 [2/4] (6.43ns)   --->   "%tmp_370 = fadd i32 %tmp_369, i32 %mul_1_1_8_4" [src/conv1.cpp:54]   --->   Operation 5196 'fadd' 'tmp_370' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5197 [2/3] (7.01ns)   --->   "%mul_1_1_8_6 = fmul i32 %select_ln37_81, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 5197 'fmul' 'mul_1_1_8_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 5198 '%mul_1_1_8_7 = fmul i32 %select_ln37_82, i32 %tmp_300'
ST_64 : Operation 5198 [3/3] (5.25ns)   --->   "%mul_1_1_8_7 = fmul i32 %select_ln37_82, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 5198 'fmul' 'mul_1_1_8_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 5199 '%tmp_422 = fadd i32 %tmp_421, i32 %mul_1_2_6_6'
ST_64 : Operation 5199 [4/4] (4.67ns)   --->   "%tmp_422 = fadd i32 %tmp_421, i32 %mul_1_2_6_6" [src/conv1.cpp:54]   --->   Operation 5199 'fadd' 'tmp_422' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 5200 '%tmp_428 = fadd i32 %tmp_427, i32 %mul_1_2_7_5'
ST_64 : Operation 5200 [4/4] (4.67ns)   --->   "%tmp_428 = fadd i32 %tmp_427, i32 %mul_1_2_7_5" [src/conv1.cpp:54]   --->   Operation 5200 'fadd' 'tmp_428' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5201 [1/4] (6.43ns)   --->   "%tmp_433 = fadd i32 %tmp_432, i32 %mul_1_2_8_3" [src/conv1.cpp:54]   --->   Operation 5201 'fadd' 'tmp_433' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5202 [2/3] (7.01ns)   --->   "%mul_1_2_8_6 = fmul i32 %select_ln37_81, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 5202 'fmul' 'mul_1_2_8_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5203 [1/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %tmp_333, i32 %mul_1_1_3_8" [src/conv1.cpp:54]   --->   Operation 5203 'fadd' 'tmp_32' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5204 [3/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_341, i32 %mul_1_1_4_8" [src/conv1.cpp:54]   --->   Operation 5204 'fadd' 'tmp_34' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5205 [3/4] (6.43ns)   --->   "%tmp_37 = fadd i32 %tmp_415, i32 %mul_1_2_5_7" [src/conv1.cpp:54]   --->   Operation 5205 'fadd' 'tmp_37' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5206 [2/3] (7.01ns)   --->   "%mul_1_1_6_8 = fmul i32 %select_ln37_65, i32 %tmp_443" [src/conv1.cpp:54]   --->   Operation 5206 'fmul' 'mul_1_1_6_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5207 [1/3] (7.01ns)   --->   "%mul_1_2_6_7 = fmul i32 %select_ln37_64, i32 %tmp_443" [src/conv1.cpp:54]   --->   Operation 5207 'fmul' 'mul_1_2_6_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 5208 '%mul_1_1_7_8 = fmul i32 %select_ln37_74, i32 %tmp_444'
ST_64 : Operation 5208 [3/3] (5.25ns)   --->   "%mul_1_1_7_8 = fmul i32 %select_ln37_74, i32 %tmp_444" [src/conv1.cpp:54]   --->   Operation 5208 'fmul' 'mul_1_1_7_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5209 [2/3] (7.01ns)   --->   "%mul_1_2_7_7 = fmul i32 %select_ln37_73, i32 %tmp_444" [src/conv1.cpp:54]   --->   Operation 5209 'fmul' 'mul_1_2_7_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5210 [1/4] (6.43ns)   --->   "%tmp_47 = fadd i32 %tmp_33, i32 %mul_1_2_3_8" [src/conv1.cpp:54]   --->   Operation 5210 'fadd' 'tmp_47' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 5211 '%tmp_48 = fadd i32 %tmp_35, i32 %mul_1_2_4_8'
ST_64 : Operation 5211 [4/4] (4.67ns)   --->   "%tmp_48 = fadd i32 %tmp_35, i32 %mul_1_2_4_8" [src/conv1.cpp:54]   --->   Operation 5211 'fadd' 'tmp_48' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5212 [1/3] (7.01ns)   --->   "%mul_1_2_5_8 = fmul i32 %select_ln37_56, i32 %tmp_451" [src/conv1.cpp:54]   --->   Operation 5212 'fmul' 'mul_1_2_5_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 5213 '%mul_1_2_6_8 = fmul i32 %select_ln37_65, i32 %tmp_452'
ST_64 : Operation 5213 [3/3] (5.25ns)   --->   "%mul_1_2_6_8 = fmul i32 %select_ln37_65, i32 %tmp_452" [src/conv1.cpp:54]   --->   Operation 5213 'fmul' 'mul_1_2_6_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5214 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_594 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_524" [src/conv1.cpp:54]   --->   Operation 5214 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_594' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_64 : Operation 5215 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_595 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_533" [src/conv1.cpp:54]   --->   Operation 5215 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_595' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_64 : Operation 5216 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_596 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_542" [src/conv1.cpp:54]   --->   Operation 5216 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_596' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_64 : Operation 5217 [1/1] (0.47ns)   --->   "%tmp_454 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_594, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_595, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_596, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 5217 'mux' 'tmp_454' <Predicate = (!icmp_ln37)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 5218 '%add53_1_1_2 = fadd i32 %add53_1_1_1, i32 %tmp_30'
ST_64 : Operation 5218 [4/4] (4.67ns)   --->   "%add53_1_1_2 = fadd i32 %add53_1_1_1, i32 %tmp_30" [src/conv1.cpp:57]   --->   Operation 5218 'fadd' 'add53_1_1_2' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 5219 '%add53_1_2_2 = fadd i32 %add53_1_2_1, i32 %tmp_46'
ST_64 : Operation 5219 [4/4] (4.67ns)   --->   "%add53_1_2_2 = fadd i32 %add53_1_2_1, i32 %tmp_46" [src/conv1.cpp:57]   --->   Operation 5219 'fadd' 'add53_1_2_2' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.01>
ST_65 : Operation 5220 [2/4] (6.43ns)   --->   "%add53_1_9 = fadd i32 %add53_1_s, i32 %tmp_193" [src/conv1.cpp:57]   --->   Operation 5220 'fadd' 'add53_1_9' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5221 [2/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %tmp_227, i32 %mul_1_4_8" [src/conv1.cpp:54]   --->   Operation 5221 'fadd' 'tmp_229' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5222 [2/4] (6.43ns)   --->   "%tmp_245 = fadd i32 %tmp_243, i32 %mul_1_5_7" [src/conv1.cpp:54]   --->   Operation 5222 'fadd' 'tmp_245' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5223 [1/4] (6.43ns)   --->   "%tmp_261 = fadd i32 %tmp_259, i32 %mul_1_6_6" [src/conv1.cpp:54]   --->   Operation 5223 'fadd' 'tmp_261' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5224 [1/4] (6.43ns)   --->   "%tmp_277 = fadd i32 %tmp_275, i32 %mul_1_7_5" [src/conv1.cpp:54]   --->   Operation 5224 'fadd' 'tmp_277' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5225 [2/3] (7.01ns)   --->   "%mul_1_7_8 = fmul i32 %select_ln37_74, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 5225 'fmul' 'mul_1_7_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5226 [1/4] (6.43ns)   --->   "%tmp_293 = fadd i32 %tmp_291, i32 %mul_1_8_4" [src/conv1.cpp:54]   --->   Operation 5226 'fadd' 'tmp_293' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5227 [2/3] (7.01ns)   --->   "%mul_1_8_7 = fmul i32 %select_ln37_82, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 5227 'fmul' 'mul_1_8_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 5228 '%mul_1_8_8 = fmul i32 %select_ln37_83, i32 %tmp_300'
ST_65 : Operation 5228 [3/3] (5.25ns)   --->   "%mul_1_8_8 = fmul i32 %select_ln37_83, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 5228 'fmul' 'mul_1_8_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5229 [2/4] (6.43ns)   --->   "%tmp_349 = fadd i32 %tmp_348, i32 %mul_1_1_5_7" [src/conv1.cpp:54]   --->   Operation 5229 'fadd' 'tmp_349' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5230 [1/4] (6.43ns)   --->   "%tmp_356 = fadd i32 %tmp_355, i32 %mul_1_1_6_6" [src/conv1.cpp:54]   --->   Operation 5230 'fadd' 'tmp_356' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5231 [1/4] (6.43ns)   --->   "%tmp_363 = fadd i32 %tmp_362, i32 %mul_1_1_7_5" [src/conv1.cpp:54]   --->   Operation 5231 'fadd' 'tmp_363' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5232 [1/3] (7.01ns)   --->   "%mul_1_1_7_7 = fmul i32 %select_ln37_73, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 5232 'fmul' 'mul_1_1_7_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5233 [1/4] (6.43ns)   --->   "%tmp_370 = fadd i32 %tmp_369, i32 %mul_1_1_8_4" [src/conv1.cpp:54]   --->   Operation 5233 'fadd' 'tmp_370' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5234 [1/3] (7.01ns)   --->   "%mul_1_1_8_6 = fmul i32 %select_ln37_81, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 5234 'fmul' 'mul_1_1_8_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5235 [2/3] (7.01ns)   --->   "%mul_1_1_8_7 = fmul i32 %select_ln37_82, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 5235 'fmul' 'mul_1_1_8_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5236 [3/4] (6.43ns)   --->   "%tmp_422 = fadd i32 %tmp_421, i32 %mul_1_2_6_6" [src/conv1.cpp:54]   --->   Operation 5236 'fadd' 'tmp_422' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5237 [3/4] (6.43ns)   --->   "%tmp_428 = fadd i32 %tmp_427, i32 %mul_1_2_7_5" [src/conv1.cpp:54]   --->   Operation 5237 'fadd' 'tmp_428' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 5238 '%tmp_434 = fadd i32 %tmp_433, i32 %mul_1_2_8_4'
ST_65 : Operation 5238 [4/4] (4.67ns)   --->   "%tmp_434 = fadd i32 %tmp_433, i32 %mul_1_2_8_4" [src/conv1.cpp:54]   --->   Operation 5238 'fadd' 'tmp_434' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5239 [1/3] (7.01ns)   --->   "%mul_1_2_8_6 = fmul i32 %select_ln37_81, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 5239 'fmul' 'mul_1_2_8_6' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5240 [2/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_341, i32 %mul_1_1_4_8" [src/conv1.cpp:54]   --->   Operation 5240 'fadd' 'tmp_34' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5241 [2/4] (6.43ns)   --->   "%tmp_37 = fadd i32 %tmp_415, i32 %mul_1_2_5_7" [src/conv1.cpp:54]   --->   Operation 5241 'fadd' 'tmp_37' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5242 [1/3] (7.01ns)   --->   "%mul_1_1_6_8 = fmul i32 %select_ln37_65, i32 %tmp_443" [src/conv1.cpp:54]   --->   Operation 5242 'fmul' 'mul_1_1_6_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5243 [2/3] (7.01ns)   --->   "%mul_1_1_7_8 = fmul i32 %select_ln37_74, i32 %tmp_444" [src/conv1.cpp:54]   --->   Operation 5243 'fmul' 'mul_1_1_7_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5244 [1/3] (7.01ns)   --->   "%mul_1_2_7_7 = fmul i32 %select_ln37_73, i32 %tmp_444" [src/conv1.cpp:54]   --->   Operation 5244 'fmul' 'mul_1_2_7_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 5245 '%mul_1_1_8_8 = fmul i32 %select_ln37_83, i32 %tmp_445'
ST_65 : Operation 5245 [3/3] (5.25ns)   --->   "%mul_1_1_8_8 = fmul i32 %select_ln37_83, i32 %tmp_445" [src/conv1.cpp:54]   --->   Operation 5245 'fmul' 'mul_1_1_8_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 5246 '%mul_1_2_8_7 = fmul i32 %select_ln37_82, i32 %tmp_445'
ST_65 : Operation 5246 [3/3] (5.25ns)   --->   "%mul_1_2_8_7 = fmul i32 %select_ln37_82, i32 %tmp_445" [src/conv1.cpp:54]   --->   Operation 5246 'fmul' 'mul_1_2_8_7' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5247 [3/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp_35, i32 %mul_1_2_4_8" [src/conv1.cpp:54]   --->   Operation 5247 'fadd' 'tmp_48' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5248 [2/3] (7.01ns)   --->   "%mul_1_2_6_8 = fmul i32 %select_ln37_65, i32 %tmp_452" [src/conv1.cpp:54]   --->   Operation 5248 'fmul' 'mul_1_2_6_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 5249 '%mul_1_2_7_8 = fmul i32 %select_ln37_74, i32 %tmp_453'
ST_65 : Operation 5249 [3/3] (5.25ns)   --->   "%mul_1_2_7_8 = fmul i32 %select_ln37_74, i32 %tmp_453" [src/conv1.cpp:54]   --->   Operation 5249 'fmul' 'mul_1_2_7_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 5250 '%mul_1_2_8_8 = fmul i32 %select_ln37_83, i32 %tmp_454'
ST_65 : Operation 5250 [3/3] (5.25ns)   --->   "%mul_1_2_8_8 = fmul i32 %select_ln37_83, i32 %tmp_454" [src/conv1.cpp:54]   --->   Operation 5250 'fmul' 'mul_1_2_8_8' <Predicate = (!icmp_ln37)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5251 [3/4] (6.43ns)   --->   "%add53_1_1_2 = fadd i32 %add53_1_1_1, i32 %tmp_30" [src/conv1.cpp:57]   --->   Operation 5251 'fadd' 'add53_1_1_2' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5252 [3/4] (6.43ns)   --->   "%add53_1_2_2 = fadd i32 %add53_1_2_1, i32 %tmp_46" [src/conv1.cpp:57]   --->   Operation 5252 'fadd' 'add53_1_2_2' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.01>
ST_66 : Operation 5253 [1/4] (6.43ns)   --->   "%add53_1_9 = fadd i32 %add53_1_s, i32 %tmp_193" [src/conv1.cpp:57]   --->   Operation 5253 'fadd' 'add53_1_9' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5254 [1/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %tmp_227, i32 %mul_1_4_8" [src/conv1.cpp:54]   --->   Operation 5254 'fadd' 'tmp_229' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5255 [1/4] (6.43ns)   --->   "%tmp_245 = fadd i32 %tmp_243, i32 %mul_1_5_7" [src/conv1.cpp:54]   --->   Operation 5255 'fadd' 'tmp_245' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (1.76ns)   --->   Input mux for Operation 5256 '%tmp_263 = fadd i32 %tmp_261, i32 %mul_1_6_7'
ST_66 : Operation 5256 [4/4] (4.67ns)   --->   "%tmp_263 = fadd i32 %tmp_261, i32 %mul_1_6_7" [src/conv1.cpp:54]   --->   Operation 5256 'fadd' 'tmp_263' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (1.76ns)   --->   Input mux for Operation 5257 '%tmp_279 = fadd i32 %tmp_277, i32 %mul_1_7_6'
ST_66 : Operation 5257 [4/4] (4.67ns)   --->   "%tmp_279 = fadd i32 %tmp_277, i32 %mul_1_7_6" [src/conv1.cpp:54]   --->   Operation 5257 'fadd' 'tmp_279' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5258 [1/3] (7.01ns)   --->   "%mul_1_7_8 = fmul i32 %select_ln37_74, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 5258 'fmul' 'mul_1_7_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (1.76ns)   --->   Input mux for Operation 5259 '%tmp_295 = fadd i32 %tmp_293, i32 %mul_1_8_5'
ST_66 : Operation 5259 [4/4] (4.67ns)   --->   "%tmp_295 = fadd i32 %tmp_293, i32 %mul_1_8_5" [src/conv1.cpp:54]   --->   Operation 5259 'fadd' 'tmp_295' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5260 [1/3] (7.01ns)   --->   "%mul_1_8_7 = fmul i32 %select_ln37_82, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 5260 'fmul' 'mul_1_8_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5261 [2/3] (7.01ns)   --->   "%mul_1_8_8 = fmul i32 %select_ln37_83, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 5261 'fmul' 'mul_1_8_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5262 [1/4] (6.43ns)   --->   "%tmp_349 = fadd i32 %tmp_348, i32 %mul_1_1_5_7" [src/conv1.cpp:54]   --->   Operation 5262 'fadd' 'tmp_349' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (1.76ns)   --->   Input mux for Operation 5263 '%tmp_357 = fadd i32 %tmp_356, i32 %mul_1_1_6_7'
ST_66 : Operation 5263 [4/4] (4.67ns)   --->   "%tmp_357 = fadd i32 %tmp_356, i32 %mul_1_1_6_7" [src/conv1.cpp:54]   --->   Operation 5263 'fadd' 'tmp_357' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (1.76ns)   --->   Input mux for Operation 5264 '%tmp_364 = fadd i32 %tmp_363, i32 %mul_1_1_7_6'
ST_66 : Operation 5264 [4/4] (4.67ns)   --->   "%tmp_364 = fadd i32 %tmp_363, i32 %mul_1_1_7_6" [src/conv1.cpp:54]   --->   Operation 5264 'fadd' 'tmp_364' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (1.76ns)   --->   Input mux for Operation 5265 '%tmp_371 = fadd i32 %tmp_370, i32 %mul_1_1_8_5'
ST_66 : Operation 5265 [4/4] (4.67ns)   --->   "%tmp_371 = fadd i32 %tmp_370, i32 %mul_1_1_8_5" [src/conv1.cpp:54]   --->   Operation 5265 'fadd' 'tmp_371' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5266 [1/3] (7.01ns)   --->   "%mul_1_1_8_7 = fmul i32 %select_ln37_82, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 5266 'fmul' 'mul_1_1_8_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5267 [2/4] (6.43ns)   --->   "%tmp_422 = fadd i32 %tmp_421, i32 %mul_1_2_6_6" [src/conv1.cpp:54]   --->   Operation 5267 'fadd' 'tmp_422' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5268 [2/4] (6.43ns)   --->   "%tmp_428 = fadd i32 %tmp_427, i32 %mul_1_2_7_5" [src/conv1.cpp:54]   --->   Operation 5268 'fadd' 'tmp_428' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5269 [3/4] (6.43ns)   --->   "%tmp_434 = fadd i32 %tmp_433, i32 %mul_1_2_8_4" [src/conv1.cpp:54]   --->   Operation 5269 'fadd' 'tmp_434' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5270 [1/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_341, i32 %mul_1_1_4_8" [src/conv1.cpp:54]   --->   Operation 5270 'fadd' 'tmp_34' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5271 [1/4] (6.43ns)   --->   "%tmp_37 = fadd i32 %tmp_415, i32 %mul_1_2_5_7" [src/conv1.cpp:54]   --->   Operation 5271 'fadd' 'tmp_37' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5272 [1/3] (7.01ns)   --->   "%mul_1_1_7_8 = fmul i32 %select_ln37_74, i32 %tmp_444" [src/conv1.cpp:54]   --->   Operation 5272 'fmul' 'mul_1_1_7_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5273 [2/3] (7.01ns)   --->   "%mul_1_1_8_8 = fmul i32 %select_ln37_83, i32 %tmp_445" [src/conv1.cpp:54]   --->   Operation 5273 'fmul' 'mul_1_1_8_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5274 [2/3] (7.01ns)   --->   "%mul_1_2_8_7 = fmul i32 %select_ln37_82, i32 %tmp_445" [src/conv1.cpp:54]   --->   Operation 5274 'fmul' 'mul_1_2_8_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5275 [2/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp_35, i32 %mul_1_2_4_8" [src/conv1.cpp:54]   --->   Operation 5275 'fadd' 'tmp_48' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5276 [1/3] (7.01ns)   --->   "%mul_1_2_6_8 = fmul i32 %select_ln37_65, i32 %tmp_452" [src/conv1.cpp:54]   --->   Operation 5276 'fmul' 'mul_1_2_6_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5277 [2/3] (7.01ns)   --->   "%mul_1_2_7_8 = fmul i32 %select_ln37_74, i32 %tmp_453" [src/conv1.cpp:54]   --->   Operation 5277 'fmul' 'mul_1_2_7_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5278 [2/3] (7.01ns)   --->   "%mul_1_2_8_8 = fmul i32 %select_ln37_83, i32 %tmp_454" [src/conv1.cpp:54]   --->   Operation 5278 'fmul' 'mul_1_2_8_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5279 [2/4] (6.43ns)   --->   "%add53_1_1_2 = fadd i32 %add53_1_1_1, i32 %tmp_30" [src/conv1.cpp:57]   --->   Operation 5279 'fadd' 'add53_1_1_2' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5280 [2/4] (6.43ns)   --->   "%add53_1_2_2 = fadd i32 %add53_1_2_1, i32 %tmp_46" [src/conv1.cpp:57]   --->   Operation 5280 'fadd' 'add53_1_2_2' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.01>
ST_67 : [1/1] (1.76ns)   --->   Input mux for Operation 5281 '%add53_1_3 = fadd i32 %add53_1_9, i32 %tmp_211'
ST_67 : Operation 5281 [4/4] (4.67ns)   --->   "%add53_1_3 = fadd i32 %add53_1_9, i32 %tmp_211" [src/conv1.cpp:57]   --->   Operation 5281 'fadd' 'add53_1_3' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.76ns)   --->   Input mux for Operation 5282 '%tmp_247 = fadd i32 %tmp_245, i32 %mul_1_5_8'
ST_67 : Operation 5282 [4/4] (4.67ns)   --->   "%tmp_247 = fadd i32 %tmp_245, i32 %mul_1_5_8" [src/conv1.cpp:54]   --->   Operation 5282 'fadd' 'tmp_247' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5283 [3/4] (6.43ns)   --->   "%tmp_263 = fadd i32 %tmp_261, i32 %mul_1_6_7" [src/conv1.cpp:54]   --->   Operation 5283 'fadd' 'tmp_263' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5284 [3/4] (6.43ns)   --->   "%tmp_279 = fadd i32 %tmp_277, i32 %mul_1_7_6" [src/conv1.cpp:54]   --->   Operation 5284 'fadd' 'tmp_279' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5285 [3/4] (6.43ns)   --->   "%tmp_295 = fadd i32 %tmp_293, i32 %mul_1_8_5" [src/conv1.cpp:54]   --->   Operation 5285 'fadd' 'tmp_295' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5286 [1/3] (7.01ns)   --->   "%mul_1_8_8 = fmul i32 %select_ln37_83, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 5286 'fmul' 'mul_1_8_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5287 [3/4] (6.43ns)   --->   "%tmp_357 = fadd i32 %tmp_356, i32 %mul_1_1_6_7" [src/conv1.cpp:54]   --->   Operation 5287 'fadd' 'tmp_357' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5288 [3/4] (6.43ns)   --->   "%tmp_364 = fadd i32 %tmp_363, i32 %mul_1_1_7_6" [src/conv1.cpp:54]   --->   Operation 5288 'fadd' 'tmp_364' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5289 [3/4] (6.43ns)   --->   "%tmp_371 = fadd i32 %tmp_370, i32 %mul_1_1_8_5" [src/conv1.cpp:54]   --->   Operation 5289 'fadd' 'tmp_371' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5290 [1/4] (6.43ns)   --->   "%tmp_422 = fadd i32 %tmp_421, i32 %mul_1_2_6_6" [src/conv1.cpp:54]   --->   Operation 5290 'fadd' 'tmp_422' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5291 [1/4] (6.43ns)   --->   "%tmp_428 = fadd i32 %tmp_427, i32 %mul_1_2_7_5" [src/conv1.cpp:54]   --->   Operation 5291 'fadd' 'tmp_428' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5292 [2/4] (6.43ns)   --->   "%tmp_434 = fadd i32 %tmp_433, i32 %mul_1_2_8_4" [src/conv1.cpp:54]   --->   Operation 5292 'fadd' 'tmp_434' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.76ns)   --->   Input mux for Operation 5293 '%tmp_36 = fadd i32 %tmp_349, i32 %mul_1_1_5_8'
ST_67 : Operation 5293 [4/4] (4.67ns)   --->   "%tmp_36 = fadd i32 %tmp_349, i32 %mul_1_1_5_8" [src/conv1.cpp:54]   --->   Operation 5293 'fadd' 'tmp_36' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5294 [1/3] (7.01ns)   --->   "%mul_1_1_8_8 = fmul i32 %select_ln37_83, i32 %tmp_445" [src/conv1.cpp:54]   --->   Operation 5294 'fmul' 'mul_1_1_8_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5295 [1/3] (7.01ns)   --->   "%mul_1_2_8_7 = fmul i32 %select_ln37_82, i32 %tmp_445" [src/conv1.cpp:54]   --->   Operation 5295 'fmul' 'mul_1_2_8_7' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5296 [1/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp_35, i32 %mul_1_2_4_8" [src/conv1.cpp:54]   --->   Operation 5296 'fadd' 'tmp_48' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.76ns)   --->   Input mux for Operation 5297 '%tmp_49 = fadd i32 %tmp_37, i32 %mul_1_2_5_8'
ST_67 : Operation 5297 [4/4] (4.67ns)   --->   "%tmp_49 = fadd i32 %tmp_37, i32 %mul_1_2_5_8" [src/conv1.cpp:54]   --->   Operation 5297 'fadd' 'tmp_49' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5298 [1/3] (7.01ns)   --->   "%mul_1_2_7_8 = fmul i32 %select_ln37_74, i32 %tmp_453" [src/conv1.cpp:54]   --->   Operation 5298 'fmul' 'mul_1_2_7_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5299 [1/3] (7.01ns)   --->   "%mul_1_2_8_8 = fmul i32 %select_ln37_83, i32 %tmp_454" [src/conv1.cpp:54]   --->   Operation 5299 'fmul' 'mul_1_2_8_8' <Predicate = (!icmp_ln37)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5300 [1/4] (6.43ns)   --->   "%add53_1_1_2 = fadd i32 %add53_1_1_1, i32 %tmp_30" [src/conv1.cpp:57]   --->   Operation 5300 'fadd' 'add53_1_1_2' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 5301 [1/4] (6.43ns)   --->   "%add53_1_2_2 = fadd i32 %add53_1_2_1, i32 %tmp_46" [src/conv1.cpp:57]   --->   Operation 5301 'fadd' 'add53_1_2_2' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 5302 [3/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_9, i32 %tmp_211" [src/conv1.cpp:57]   --->   Operation 5302 'fadd' 'add53_1_3' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5303 [3/4] (6.43ns)   --->   "%tmp_247 = fadd i32 %tmp_245, i32 %mul_1_5_8" [src/conv1.cpp:54]   --->   Operation 5303 'fadd' 'tmp_247' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5304 [2/4] (6.43ns)   --->   "%tmp_263 = fadd i32 %tmp_261, i32 %mul_1_6_7" [src/conv1.cpp:54]   --->   Operation 5304 'fadd' 'tmp_263' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5305 [2/4] (6.43ns)   --->   "%tmp_279 = fadd i32 %tmp_277, i32 %mul_1_7_6" [src/conv1.cpp:54]   --->   Operation 5305 'fadd' 'tmp_279' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5306 [2/4] (6.43ns)   --->   "%tmp_295 = fadd i32 %tmp_293, i32 %mul_1_8_5" [src/conv1.cpp:54]   --->   Operation 5306 'fadd' 'tmp_295' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5307 [2/4] (6.43ns)   --->   "%tmp_357 = fadd i32 %tmp_356, i32 %mul_1_1_6_7" [src/conv1.cpp:54]   --->   Operation 5307 'fadd' 'tmp_357' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5308 [2/4] (6.43ns)   --->   "%tmp_364 = fadd i32 %tmp_363, i32 %mul_1_1_7_6" [src/conv1.cpp:54]   --->   Operation 5308 'fadd' 'tmp_364' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5309 [2/4] (6.43ns)   --->   "%tmp_371 = fadd i32 %tmp_370, i32 %mul_1_1_8_5" [src/conv1.cpp:54]   --->   Operation 5309 'fadd' 'tmp_371' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (1.76ns)   --->   Input mux for Operation 5310 '%tmp_429 = fadd i32 %tmp_428, i32 %mul_1_2_7_6'
ST_68 : Operation 5310 [4/4] (4.67ns)   --->   "%tmp_429 = fadd i32 %tmp_428, i32 %mul_1_2_7_6" [src/conv1.cpp:54]   --->   Operation 5310 'fadd' 'tmp_429' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5311 [1/4] (6.43ns)   --->   "%tmp_434 = fadd i32 %tmp_433, i32 %mul_1_2_8_4" [src/conv1.cpp:54]   --->   Operation 5311 'fadd' 'tmp_434' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5312 [3/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_349, i32 %mul_1_1_5_8" [src/conv1.cpp:54]   --->   Operation 5312 'fadd' 'tmp_36' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (1.76ns)   --->   Input mux for Operation 5313 '%tmp_39 = fadd i32 %tmp_422, i32 %mul_1_2_6_7'
ST_68 : Operation 5313 [4/4] (4.67ns)   --->   "%tmp_39 = fadd i32 %tmp_422, i32 %mul_1_2_6_7" [src/conv1.cpp:54]   --->   Operation 5313 'fadd' 'tmp_39' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5314 [3/4] (6.43ns)   --->   "%tmp_49 = fadd i32 %tmp_37, i32 %mul_1_2_5_8" [src/conv1.cpp:54]   --->   Operation 5314 'fadd' 'tmp_49' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (1.76ns)   --->   Input mux for Operation 5315 '%add53_1_1_3 = fadd i32 %add53_1_1_2, i32 %tmp_32'
ST_68 : Operation 5315 [4/4] (4.67ns)   --->   "%add53_1_1_3 = fadd i32 %add53_1_1_2, i32 %tmp_32" [src/conv1.cpp:57]   --->   Operation 5315 'fadd' 'add53_1_1_3' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (1.76ns)   --->   Input mux for Operation 5316 '%add53_1_2_3 = fadd i32 %add53_1_2_2, i32 %tmp_47'
ST_68 : Operation 5316 [4/4] (4.67ns)   --->   "%add53_1_2_3 = fadd i32 %add53_1_2_2, i32 %tmp_47" [src/conv1.cpp:57]   --->   Operation 5316 'fadd' 'add53_1_2_3' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 5317 [2/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_9, i32 %tmp_211" [src/conv1.cpp:57]   --->   Operation 5317 'fadd' 'add53_1_3' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5318 [2/4] (6.43ns)   --->   "%tmp_247 = fadd i32 %tmp_245, i32 %mul_1_5_8" [src/conv1.cpp:54]   --->   Operation 5318 'fadd' 'tmp_247' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5319 [1/4] (6.43ns)   --->   "%tmp_263 = fadd i32 %tmp_261, i32 %mul_1_6_7" [src/conv1.cpp:54]   --->   Operation 5319 'fadd' 'tmp_263' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5320 [1/4] (6.43ns)   --->   "%tmp_279 = fadd i32 %tmp_277, i32 %mul_1_7_6" [src/conv1.cpp:54]   --->   Operation 5320 'fadd' 'tmp_279' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5321 [1/4] (6.43ns)   --->   "%tmp_295 = fadd i32 %tmp_293, i32 %mul_1_8_5" [src/conv1.cpp:54]   --->   Operation 5321 'fadd' 'tmp_295' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5322 [1/4] (6.43ns)   --->   "%tmp_357 = fadd i32 %tmp_356, i32 %mul_1_1_6_7" [src/conv1.cpp:54]   --->   Operation 5322 'fadd' 'tmp_357' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5323 [1/4] (6.43ns)   --->   "%tmp_364 = fadd i32 %tmp_363, i32 %mul_1_1_7_6" [src/conv1.cpp:54]   --->   Operation 5323 'fadd' 'tmp_364' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5324 [1/4] (6.43ns)   --->   "%tmp_371 = fadd i32 %tmp_370, i32 %mul_1_1_8_5" [src/conv1.cpp:54]   --->   Operation 5324 'fadd' 'tmp_371' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5325 [3/4] (6.43ns)   --->   "%tmp_429 = fadd i32 %tmp_428, i32 %mul_1_2_7_6" [src/conv1.cpp:54]   --->   Operation 5325 'fadd' 'tmp_429' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : [1/1] (1.76ns)   --->   Input mux for Operation 5326 '%tmp_435 = fadd i32 %tmp_434, i32 %mul_1_2_8_5'
ST_69 : Operation 5326 [4/4] (4.67ns)   --->   "%tmp_435 = fadd i32 %tmp_434, i32 %mul_1_2_8_5" [src/conv1.cpp:54]   --->   Operation 5326 'fadd' 'tmp_435' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5327 [2/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_349, i32 %mul_1_1_5_8" [src/conv1.cpp:54]   --->   Operation 5327 'fadd' 'tmp_36' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5328 [3/4] (6.43ns)   --->   "%tmp_39 = fadd i32 %tmp_422, i32 %mul_1_2_6_7" [src/conv1.cpp:54]   --->   Operation 5328 'fadd' 'tmp_39' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5329 [2/4] (6.43ns)   --->   "%tmp_49 = fadd i32 %tmp_37, i32 %mul_1_2_5_8" [src/conv1.cpp:54]   --->   Operation 5329 'fadd' 'tmp_49' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5330 [3/4] (6.43ns)   --->   "%add53_1_1_3 = fadd i32 %add53_1_1_2, i32 %tmp_32" [src/conv1.cpp:57]   --->   Operation 5330 'fadd' 'add53_1_1_3' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5331 [3/4] (6.43ns)   --->   "%add53_1_2_3 = fadd i32 %add53_1_2_2, i32 %tmp_47" [src/conv1.cpp:57]   --->   Operation 5331 'fadd' 'add53_1_2_3' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 5332 [1/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_9, i32 %tmp_211" [src/conv1.cpp:57]   --->   Operation 5332 'fadd' 'add53_1_3' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5333 [1/4] (6.43ns)   --->   "%tmp_247 = fadd i32 %tmp_245, i32 %mul_1_5_8" [src/conv1.cpp:54]   --->   Operation 5333 'fadd' 'tmp_247' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : [1/1] (1.76ns)   --->   Input mux for Operation 5334 '%tmp_281 = fadd i32 %tmp_279, i32 %mul_1_7_7'
ST_70 : Operation 5334 [4/4] (4.67ns)   --->   "%tmp_281 = fadd i32 %tmp_279, i32 %mul_1_7_7" [src/conv1.cpp:54]   --->   Operation 5334 'fadd' 'tmp_281' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : [1/1] (1.76ns)   --->   Input mux for Operation 5335 '%tmp_297 = fadd i32 %tmp_295, i32 %mul_1_8_6'
ST_70 : Operation 5335 [4/4] (4.67ns)   --->   "%tmp_297 = fadd i32 %tmp_295, i32 %mul_1_8_6" [src/conv1.cpp:54]   --->   Operation 5335 'fadd' 'tmp_297' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : [1/1] (1.76ns)   --->   Input mux for Operation 5336 '%tmp_365 = fadd i32 %tmp_364, i32 %mul_1_1_7_7'
ST_70 : Operation 5336 [4/4] (4.67ns)   --->   "%tmp_365 = fadd i32 %tmp_364, i32 %mul_1_1_7_7" [src/conv1.cpp:54]   --->   Operation 5336 'fadd' 'tmp_365' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : [1/1] (1.76ns)   --->   Input mux for Operation 5337 '%tmp_372 = fadd i32 %tmp_371, i32 %mul_1_1_8_6'
ST_70 : Operation 5337 [4/4] (4.67ns)   --->   "%tmp_372 = fadd i32 %tmp_371, i32 %mul_1_1_8_6" [src/conv1.cpp:54]   --->   Operation 5337 'fadd' 'tmp_372' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5338 [2/4] (6.43ns)   --->   "%tmp_429 = fadd i32 %tmp_428, i32 %mul_1_2_7_6" [src/conv1.cpp:54]   --->   Operation 5338 'fadd' 'tmp_429' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5339 [3/4] (6.43ns)   --->   "%tmp_435 = fadd i32 %tmp_434, i32 %mul_1_2_8_5" [src/conv1.cpp:54]   --->   Operation 5339 'fadd' 'tmp_435' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5340 [1/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_349, i32 %mul_1_1_5_8" [src/conv1.cpp:54]   --->   Operation 5340 'fadd' 'tmp_36' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5341 [2/4] (6.43ns)   --->   "%tmp_39 = fadd i32 %tmp_422, i32 %mul_1_2_6_7" [src/conv1.cpp:54]   --->   Operation 5341 'fadd' 'tmp_39' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5342 [1/4] (6.43ns)   --->   "%tmp_49 = fadd i32 %tmp_37, i32 %mul_1_2_5_8" [src/conv1.cpp:54]   --->   Operation 5342 'fadd' 'tmp_49' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5343 [2/4] (6.43ns)   --->   "%add53_1_1_3 = fadd i32 %add53_1_1_2, i32 %tmp_32" [src/conv1.cpp:57]   --->   Operation 5343 'fadd' 'add53_1_1_3' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5344 [2/4] (6.43ns)   --->   "%add53_1_2_3 = fadd i32 %add53_1_2_2, i32 %tmp_47" [src/conv1.cpp:57]   --->   Operation 5344 'fadd' 'add53_1_2_3' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : [1/1] (1.76ns)   --->   Input mux for Operation 5345 '%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_229'
ST_71 : Operation 5345 [4/4] (4.67ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_229" [src/conv1.cpp:57]   --->   Operation 5345 'fadd' 'add53_1_4' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : [1/1] (1.76ns)   --->   Input mux for Operation 5346 '%tmp_265 = fadd i32 %tmp_263, i32 %mul_1_6_8'
ST_71 : Operation 5346 [4/4] (4.67ns)   --->   "%tmp_265 = fadd i32 %tmp_263, i32 %mul_1_6_8" [src/conv1.cpp:54]   --->   Operation 5346 'fadd' 'tmp_265' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5347 [3/4] (6.43ns)   --->   "%tmp_281 = fadd i32 %tmp_279, i32 %mul_1_7_7" [src/conv1.cpp:54]   --->   Operation 5347 'fadd' 'tmp_281' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5348 [3/4] (6.43ns)   --->   "%tmp_297 = fadd i32 %tmp_295, i32 %mul_1_8_6" [src/conv1.cpp:54]   --->   Operation 5348 'fadd' 'tmp_297' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5349 [3/4] (6.43ns)   --->   "%tmp_365 = fadd i32 %tmp_364, i32 %mul_1_1_7_7" [src/conv1.cpp:54]   --->   Operation 5349 'fadd' 'tmp_365' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5350 [3/4] (6.43ns)   --->   "%tmp_372 = fadd i32 %tmp_371, i32 %mul_1_1_8_6" [src/conv1.cpp:54]   --->   Operation 5350 'fadd' 'tmp_372' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5351 [1/4] (6.43ns)   --->   "%tmp_429 = fadd i32 %tmp_428, i32 %mul_1_2_7_6" [src/conv1.cpp:54]   --->   Operation 5351 'fadd' 'tmp_429' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5352 [2/4] (6.43ns)   --->   "%tmp_435 = fadd i32 %tmp_434, i32 %mul_1_2_8_5" [src/conv1.cpp:54]   --->   Operation 5352 'fadd' 'tmp_435' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : [1/1] (1.76ns)   --->   Input mux for Operation 5353 '%tmp_38 = fadd i32 %tmp_357, i32 %mul_1_1_6_8'
ST_71 : Operation 5353 [4/4] (4.67ns)   --->   "%tmp_38 = fadd i32 %tmp_357, i32 %mul_1_1_6_8" [src/conv1.cpp:54]   --->   Operation 5353 'fadd' 'tmp_38' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5354 [1/4] (6.43ns)   --->   "%tmp_39 = fadd i32 %tmp_422, i32 %mul_1_2_6_7" [src/conv1.cpp:54]   --->   Operation 5354 'fadd' 'tmp_39' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5355 [1/4] (6.43ns)   --->   "%add53_1_1_3 = fadd i32 %add53_1_1_2, i32 %tmp_32" [src/conv1.cpp:57]   --->   Operation 5355 'fadd' 'add53_1_1_3' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5356 [1/4] (6.43ns)   --->   "%add53_1_2_3 = fadd i32 %add53_1_2_2, i32 %tmp_47" [src/conv1.cpp:57]   --->   Operation 5356 'fadd' 'add53_1_2_3' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 5357 [3/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_229" [src/conv1.cpp:57]   --->   Operation 5357 'fadd' 'add53_1_4' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5358 [3/4] (6.43ns)   --->   "%tmp_265 = fadd i32 %tmp_263, i32 %mul_1_6_8" [src/conv1.cpp:54]   --->   Operation 5358 'fadd' 'tmp_265' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5359 [2/4] (6.43ns)   --->   "%tmp_281 = fadd i32 %tmp_279, i32 %mul_1_7_7" [src/conv1.cpp:54]   --->   Operation 5359 'fadd' 'tmp_281' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5360 [2/4] (6.43ns)   --->   "%tmp_297 = fadd i32 %tmp_295, i32 %mul_1_8_6" [src/conv1.cpp:54]   --->   Operation 5360 'fadd' 'tmp_297' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5361 [2/4] (6.43ns)   --->   "%tmp_365 = fadd i32 %tmp_364, i32 %mul_1_1_7_7" [src/conv1.cpp:54]   --->   Operation 5361 'fadd' 'tmp_365' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5362 [2/4] (6.43ns)   --->   "%tmp_372 = fadd i32 %tmp_371, i32 %mul_1_1_8_6" [src/conv1.cpp:54]   --->   Operation 5362 'fadd' 'tmp_372' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5363 [1/4] (6.43ns)   --->   "%tmp_435 = fadd i32 %tmp_434, i32 %mul_1_2_8_5" [src/conv1.cpp:54]   --->   Operation 5363 'fadd' 'tmp_435' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5364 [3/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_357, i32 %mul_1_1_6_8" [src/conv1.cpp:54]   --->   Operation 5364 'fadd' 'tmp_38' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : [1/1] (1.76ns)   --->   Input mux for Operation 5365 '%tmp_41 = fadd i32 %tmp_429, i32 %mul_1_2_7_7'
ST_72 : Operation 5365 [4/4] (4.67ns)   --->   "%tmp_41 = fadd i32 %tmp_429, i32 %mul_1_2_7_7" [src/conv1.cpp:54]   --->   Operation 5365 'fadd' 'tmp_41' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : [1/1] (1.76ns)   --->   Input mux for Operation 5366 '%tmp_50 = fadd i32 %tmp_39, i32 %mul_1_2_6_8'
ST_72 : Operation 5366 [4/4] (4.67ns)   --->   "%tmp_50 = fadd i32 %tmp_39, i32 %mul_1_2_6_8" [src/conv1.cpp:54]   --->   Operation 5366 'fadd' 'tmp_50' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : [1/1] (1.76ns)   --->   Input mux for Operation 5367 '%add53_1_1_4 = fadd i32 %add53_1_1_3, i32 %tmp_34'
ST_72 : Operation 5367 [4/4] (4.67ns)   --->   "%add53_1_1_4 = fadd i32 %add53_1_1_3, i32 %tmp_34" [src/conv1.cpp:57]   --->   Operation 5367 'fadd' 'add53_1_1_4' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : [1/1] (1.76ns)   --->   Input mux for Operation 5368 '%add53_1_2_4 = fadd i32 %add53_1_2_3, i32 %tmp_48'
ST_72 : Operation 5368 [4/4] (4.67ns)   --->   "%add53_1_2_4 = fadd i32 %add53_1_2_3, i32 %tmp_48" [src/conv1.cpp:57]   --->   Operation 5368 'fadd' 'add53_1_2_4' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 5369 [2/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_229" [src/conv1.cpp:57]   --->   Operation 5369 'fadd' 'add53_1_4' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5370 [2/4] (6.43ns)   --->   "%tmp_265 = fadd i32 %tmp_263, i32 %mul_1_6_8" [src/conv1.cpp:54]   --->   Operation 5370 'fadd' 'tmp_265' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5371 [1/4] (6.43ns)   --->   "%tmp_281 = fadd i32 %tmp_279, i32 %mul_1_7_7" [src/conv1.cpp:54]   --->   Operation 5371 'fadd' 'tmp_281' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5372 [1/4] (6.43ns)   --->   "%tmp_297 = fadd i32 %tmp_295, i32 %mul_1_8_6" [src/conv1.cpp:54]   --->   Operation 5372 'fadd' 'tmp_297' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5373 [1/4] (6.43ns)   --->   "%tmp_365 = fadd i32 %tmp_364, i32 %mul_1_1_7_7" [src/conv1.cpp:54]   --->   Operation 5373 'fadd' 'tmp_365' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5374 [1/4] (6.43ns)   --->   "%tmp_372 = fadd i32 %tmp_371, i32 %mul_1_1_8_6" [src/conv1.cpp:54]   --->   Operation 5374 'fadd' 'tmp_372' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : [1/1] (1.76ns)   --->   Input mux for Operation 5375 '%tmp_436 = fadd i32 %tmp_435, i32 %mul_1_2_8_6'
ST_73 : Operation 5375 [4/4] (4.67ns)   --->   "%tmp_436 = fadd i32 %tmp_435, i32 %mul_1_2_8_6" [src/conv1.cpp:54]   --->   Operation 5375 'fadd' 'tmp_436' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5376 [2/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_357, i32 %mul_1_1_6_8" [src/conv1.cpp:54]   --->   Operation 5376 'fadd' 'tmp_38' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5377 [3/4] (6.43ns)   --->   "%tmp_41 = fadd i32 %tmp_429, i32 %mul_1_2_7_7" [src/conv1.cpp:54]   --->   Operation 5377 'fadd' 'tmp_41' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5378 [3/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_39, i32 %mul_1_2_6_8" [src/conv1.cpp:54]   --->   Operation 5378 'fadd' 'tmp_50' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5379 [3/4] (6.43ns)   --->   "%add53_1_1_4 = fadd i32 %add53_1_1_3, i32 %tmp_34" [src/conv1.cpp:57]   --->   Operation 5379 'fadd' 'add53_1_1_4' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5380 [3/4] (6.43ns)   --->   "%add53_1_2_4 = fadd i32 %add53_1_2_3, i32 %tmp_48" [src/conv1.cpp:57]   --->   Operation 5380 'fadd' 'add53_1_2_4' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 5381 [1/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_229" [src/conv1.cpp:57]   --->   Operation 5381 'fadd' 'add53_1_4' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5382 [1/4] (6.43ns)   --->   "%tmp_265 = fadd i32 %tmp_263, i32 %mul_1_6_8" [src/conv1.cpp:54]   --->   Operation 5382 'fadd' 'tmp_265' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : [1/1] (1.76ns)   --->   Input mux for Operation 5383 '%tmp_283 = fadd i32 %tmp_281, i32 %mul_1_7_8'
ST_74 : Operation 5383 [4/4] (4.67ns)   --->   "%tmp_283 = fadd i32 %tmp_281, i32 %mul_1_7_8" [src/conv1.cpp:54]   --->   Operation 5383 'fadd' 'tmp_283' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : [1/1] (1.76ns)   --->   Input mux for Operation 5384 '%tmp_299 = fadd i32 %tmp_297, i32 %mul_1_8_7'
ST_74 : Operation 5384 [4/4] (4.67ns)   --->   "%tmp_299 = fadd i32 %tmp_297, i32 %mul_1_8_7" [src/conv1.cpp:54]   --->   Operation 5384 'fadd' 'tmp_299' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : [1/1] (1.76ns)   --->   Input mux for Operation 5385 '%tmp_373 = fadd i32 %tmp_372, i32 %mul_1_1_8_7'
ST_74 : Operation 5385 [4/4] (4.67ns)   --->   "%tmp_373 = fadd i32 %tmp_372, i32 %mul_1_1_8_7" [src/conv1.cpp:54]   --->   Operation 5385 'fadd' 'tmp_373' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5386 [3/4] (6.43ns)   --->   "%tmp_436 = fadd i32 %tmp_435, i32 %mul_1_2_8_6" [src/conv1.cpp:54]   --->   Operation 5386 'fadd' 'tmp_436' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5387 [1/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_357, i32 %mul_1_1_6_8" [src/conv1.cpp:54]   --->   Operation 5387 'fadd' 'tmp_38' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5388 [2/4] (6.43ns)   --->   "%tmp_41 = fadd i32 %tmp_429, i32 %mul_1_2_7_7" [src/conv1.cpp:54]   --->   Operation 5388 'fadd' 'tmp_41' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5389 [2/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_39, i32 %mul_1_2_6_8" [src/conv1.cpp:54]   --->   Operation 5389 'fadd' 'tmp_50' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5390 [2/4] (6.43ns)   --->   "%add53_1_1_4 = fadd i32 %add53_1_1_3, i32 %tmp_34" [src/conv1.cpp:57]   --->   Operation 5390 'fadd' 'add53_1_1_4' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5391 [2/4] (6.43ns)   --->   "%add53_1_2_4 = fadd i32 %add53_1_2_3, i32 %tmp_48" [src/conv1.cpp:57]   --->   Operation 5391 'fadd' 'add53_1_2_4' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : [1/1] (1.76ns)   --->   Input mux for Operation 5392 '%add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_247'
ST_75 : Operation 5392 [4/4] (4.67ns)   --->   "%add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_247" [src/conv1.cpp:57]   --->   Operation 5392 'fadd' 'add53_1_5' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5393 [3/4] (6.43ns)   --->   "%tmp_283 = fadd i32 %tmp_281, i32 %mul_1_7_8" [src/conv1.cpp:54]   --->   Operation 5393 'fadd' 'tmp_283' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5394 [3/4] (6.43ns)   --->   "%tmp_299 = fadd i32 %tmp_297, i32 %mul_1_8_7" [src/conv1.cpp:54]   --->   Operation 5394 'fadd' 'tmp_299' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5395 [3/4] (6.43ns)   --->   "%tmp_373 = fadd i32 %tmp_372, i32 %mul_1_1_8_7" [src/conv1.cpp:54]   --->   Operation 5395 'fadd' 'tmp_373' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5396 [2/4] (6.43ns)   --->   "%tmp_436 = fadd i32 %tmp_435, i32 %mul_1_2_8_6" [src/conv1.cpp:54]   --->   Operation 5396 'fadd' 'tmp_436' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : [1/1] (1.76ns)   --->   Input mux for Operation 5397 '%tmp_40 = fadd i32 %tmp_365, i32 %mul_1_1_7_8'
ST_75 : Operation 5397 [4/4] (4.67ns)   --->   "%tmp_40 = fadd i32 %tmp_365, i32 %mul_1_1_7_8" [src/conv1.cpp:54]   --->   Operation 5397 'fadd' 'tmp_40' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5398 [1/4] (6.43ns)   --->   "%tmp_41 = fadd i32 %tmp_429, i32 %mul_1_2_7_7" [src/conv1.cpp:54]   --->   Operation 5398 'fadd' 'tmp_41' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5399 [1/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_39, i32 %mul_1_2_6_8" [src/conv1.cpp:54]   --->   Operation 5399 'fadd' 'tmp_50' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5400 [1/4] (6.43ns)   --->   "%add53_1_1_4 = fadd i32 %add53_1_1_3, i32 %tmp_34" [src/conv1.cpp:57]   --->   Operation 5400 'fadd' 'add53_1_1_4' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5401 [1/4] (6.43ns)   --->   "%add53_1_2_4 = fadd i32 %add53_1_2_3, i32 %tmp_48" [src/conv1.cpp:57]   --->   Operation 5401 'fadd' 'add53_1_2_4' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 5402 [3/4] (6.43ns)   --->   "%add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_247" [src/conv1.cpp:57]   --->   Operation 5402 'fadd' 'add53_1_5' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5403 [2/4] (6.43ns)   --->   "%tmp_283 = fadd i32 %tmp_281, i32 %mul_1_7_8" [src/conv1.cpp:54]   --->   Operation 5403 'fadd' 'tmp_283' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5404 [2/4] (6.43ns)   --->   "%tmp_299 = fadd i32 %tmp_297, i32 %mul_1_8_7" [src/conv1.cpp:54]   --->   Operation 5404 'fadd' 'tmp_299' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5405 [2/4] (6.43ns)   --->   "%tmp_373 = fadd i32 %tmp_372, i32 %mul_1_1_8_7" [src/conv1.cpp:54]   --->   Operation 5405 'fadd' 'tmp_373' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5406 [1/4] (6.43ns)   --->   "%tmp_436 = fadd i32 %tmp_435, i32 %mul_1_2_8_6" [src/conv1.cpp:54]   --->   Operation 5406 'fadd' 'tmp_436' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5407 [3/4] (6.43ns)   --->   "%tmp_40 = fadd i32 %tmp_365, i32 %mul_1_1_7_8" [src/conv1.cpp:54]   --->   Operation 5407 'fadd' 'tmp_40' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : [1/1] (1.76ns)   --->   Input mux for Operation 5408 '%tmp_51 = fadd i32 %tmp_41, i32 %mul_1_2_7_8'
ST_76 : Operation 5408 [4/4] (4.67ns)   --->   "%tmp_51 = fadd i32 %tmp_41, i32 %mul_1_2_7_8" [src/conv1.cpp:54]   --->   Operation 5408 'fadd' 'tmp_51' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : [1/1] (1.76ns)   --->   Input mux for Operation 5409 '%add53_1_1_5 = fadd i32 %add53_1_1_4, i32 %tmp_36'
ST_76 : Operation 5409 [4/4] (4.67ns)   --->   "%add53_1_1_5 = fadd i32 %add53_1_1_4, i32 %tmp_36" [src/conv1.cpp:57]   --->   Operation 5409 'fadd' 'add53_1_1_5' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : [1/1] (1.76ns)   --->   Input mux for Operation 5410 '%add53_1_2_5 = fadd i32 %add53_1_2_4, i32 %tmp_49'
ST_76 : Operation 5410 [4/4] (4.67ns)   --->   "%add53_1_2_5 = fadd i32 %add53_1_2_4, i32 %tmp_49" [src/conv1.cpp:57]   --->   Operation 5410 'fadd' 'add53_1_2_5' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 5411 [2/4] (6.43ns)   --->   "%add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_247" [src/conv1.cpp:57]   --->   Operation 5411 'fadd' 'add53_1_5' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5412 [1/4] (6.43ns)   --->   "%tmp_283 = fadd i32 %tmp_281, i32 %mul_1_7_8" [src/conv1.cpp:54]   --->   Operation 5412 'fadd' 'tmp_283' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5413 [1/4] (6.43ns)   --->   "%tmp_299 = fadd i32 %tmp_297, i32 %mul_1_8_7" [src/conv1.cpp:54]   --->   Operation 5413 'fadd' 'tmp_299' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5414 [1/4] (6.43ns)   --->   "%tmp_373 = fadd i32 %tmp_372, i32 %mul_1_1_8_7" [src/conv1.cpp:54]   --->   Operation 5414 'fadd' 'tmp_373' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5415 [2/4] (6.43ns)   --->   "%tmp_40 = fadd i32 %tmp_365, i32 %mul_1_1_7_8" [src/conv1.cpp:54]   --->   Operation 5415 'fadd' 'tmp_40' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : [1/1] (1.76ns)   --->   Input mux for Operation 5416 '%tmp_43 = fadd i32 %tmp_436, i32 %mul_1_2_8_7'
ST_77 : Operation 5416 [4/4] (4.67ns)   --->   "%tmp_43 = fadd i32 %tmp_436, i32 %mul_1_2_8_7" [src/conv1.cpp:54]   --->   Operation 5416 'fadd' 'tmp_43' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5417 [3/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %tmp_41, i32 %mul_1_2_7_8" [src/conv1.cpp:54]   --->   Operation 5417 'fadd' 'tmp_51' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5418 [3/4] (6.43ns)   --->   "%add53_1_1_5 = fadd i32 %add53_1_1_4, i32 %tmp_36" [src/conv1.cpp:57]   --->   Operation 5418 'fadd' 'add53_1_1_5' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5419 [3/4] (6.43ns)   --->   "%add53_1_2_5 = fadd i32 %add53_1_2_4, i32 %tmp_49" [src/conv1.cpp:57]   --->   Operation 5419 'fadd' 'add53_1_2_5' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 5420 [1/4] (6.43ns)   --->   "%add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_247" [src/conv1.cpp:57]   --->   Operation 5420 'fadd' 'add53_1_5' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : [1/1] (1.76ns)   --->   Input mux for Operation 5421 '%tmp_301 = fadd i32 %tmp_299, i32 %mul_1_8_8'
ST_78 : Operation 5421 [4/4] (4.67ns)   --->   "%tmp_301 = fadd i32 %tmp_299, i32 %mul_1_8_8" [src/conv1.cpp:54]   --->   Operation 5421 'fadd' 'tmp_301' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5422 [1/4] (6.43ns)   --->   "%tmp_40 = fadd i32 %tmp_365, i32 %mul_1_1_7_8" [src/conv1.cpp:54]   --->   Operation 5422 'fadd' 'tmp_40' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : [1/1] (1.76ns)   --->   Input mux for Operation 5423 '%tmp_42 = fadd i32 %tmp_373, i32 %mul_1_1_8_8'
ST_78 : Operation 5423 [4/4] (4.67ns)   --->   "%tmp_42 = fadd i32 %tmp_373, i32 %mul_1_1_8_8" [src/conv1.cpp:54]   --->   Operation 5423 'fadd' 'tmp_42' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5424 [3/4] (6.43ns)   --->   "%tmp_43 = fadd i32 %tmp_436, i32 %mul_1_2_8_7" [src/conv1.cpp:54]   --->   Operation 5424 'fadd' 'tmp_43' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5425 [2/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %tmp_41, i32 %mul_1_2_7_8" [src/conv1.cpp:54]   --->   Operation 5425 'fadd' 'tmp_51' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5426 [2/4] (6.43ns)   --->   "%add53_1_1_5 = fadd i32 %add53_1_1_4, i32 %tmp_36" [src/conv1.cpp:57]   --->   Operation 5426 'fadd' 'add53_1_1_5' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5427 [2/4] (6.43ns)   --->   "%add53_1_2_5 = fadd i32 %add53_1_2_4, i32 %tmp_49" [src/conv1.cpp:57]   --->   Operation 5427 'fadd' 'add53_1_2_5' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : [1/1] (1.76ns)   --->   Input mux for Operation 5428 '%add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_265'
ST_79 : Operation 5428 [4/4] (4.67ns)   --->   "%add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_265" [src/conv1.cpp:57]   --->   Operation 5428 'fadd' 'add53_1_6' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5429 [3/4] (6.43ns)   --->   "%tmp_301 = fadd i32 %tmp_299, i32 %mul_1_8_8" [src/conv1.cpp:54]   --->   Operation 5429 'fadd' 'tmp_301' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5430 [3/4] (6.43ns)   --->   "%tmp_42 = fadd i32 %tmp_373, i32 %mul_1_1_8_8" [src/conv1.cpp:54]   --->   Operation 5430 'fadd' 'tmp_42' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5431 [2/4] (6.43ns)   --->   "%tmp_43 = fadd i32 %tmp_436, i32 %mul_1_2_8_7" [src/conv1.cpp:54]   --->   Operation 5431 'fadd' 'tmp_43' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5432 [1/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %tmp_41, i32 %mul_1_2_7_8" [src/conv1.cpp:54]   --->   Operation 5432 'fadd' 'tmp_51' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5433 [1/4] (6.43ns)   --->   "%add53_1_1_5 = fadd i32 %add53_1_1_4, i32 %tmp_36" [src/conv1.cpp:57]   --->   Operation 5433 'fadd' 'add53_1_1_5' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5434 [1/4] (6.43ns)   --->   "%add53_1_2_5 = fadd i32 %add53_1_2_4, i32 %tmp_49" [src/conv1.cpp:57]   --->   Operation 5434 'fadd' 'add53_1_2_5' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : Operation 5435 [3/4] (6.43ns)   --->   "%add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_265" [src/conv1.cpp:57]   --->   Operation 5435 'fadd' 'add53_1_6' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5436 [2/4] (6.43ns)   --->   "%tmp_301 = fadd i32 %tmp_299, i32 %mul_1_8_8" [src/conv1.cpp:54]   --->   Operation 5436 'fadd' 'tmp_301' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5437 [2/4] (6.43ns)   --->   "%tmp_42 = fadd i32 %tmp_373, i32 %mul_1_1_8_8" [src/conv1.cpp:54]   --->   Operation 5437 'fadd' 'tmp_42' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5438 [1/4] (6.43ns)   --->   "%tmp_43 = fadd i32 %tmp_436, i32 %mul_1_2_8_7" [src/conv1.cpp:54]   --->   Operation 5438 'fadd' 'tmp_43' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : [1/1] (1.76ns)   --->   Input mux for Operation 5439 '%add53_1_1_6 = fadd i32 %add53_1_1_5, i32 %tmp_38'
ST_80 : Operation 5439 [4/4] (4.67ns)   --->   "%add53_1_1_6 = fadd i32 %add53_1_1_5, i32 %tmp_38" [src/conv1.cpp:57]   --->   Operation 5439 'fadd' 'add53_1_1_6' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : [1/1] (1.76ns)   --->   Input mux for Operation 5440 '%add53_1_2_6 = fadd i32 %add53_1_2_5, i32 %tmp_50'
ST_80 : Operation 5440 [4/4] (4.67ns)   --->   "%add53_1_2_6 = fadd i32 %add53_1_2_5, i32 %tmp_50" [src/conv1.cpp:57]   --->   Operation 5440 'fadd' 'add53_1_2_6' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 5441 [2/4] (6.43ns)   --->   "%add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_265" [src/conv1.cpp:57]   --->   Operation 5441 'fadd' 'add53_1_6' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5442 [1/4] (6.43ns)   --->   "%tmp_301 = fadd i32 %tmp_299, i32 %mul_1_8_8" [src/conv1.cpp:54]   --->   Operation 5442 'fadd' 'tmp_301' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5443 [1/4] (6.43ns)   --->   "%tmp_42 = fadd i32 %tmp_373, i32 %mul_1_1_8_8" [src/conv1.cpp:54]   --->   Operation 5443 'fadd' 'tmp_42' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : [1/1] (1.76ns)   --->   Input mux for Operation 5444 '%tmp_455 = fadd i32 %tmp_43, i32 %mul_1_2_8_8'
ST_81 : Operation 5444 [4/4] (4.67ns)   --->   "%tmp_455 = fadd i32 %tmp_43, i32 %mul_1_2_8_8" [src/conv1.cpp:54]   --->   Operation 5444 'fadd' 'tmp_455' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5445 [3/4] (6.43ns)   --->   "%add53_1_1_6 = fadd i32 %add53_1_1_5, i32 %tmp_38" [src/conv1.cpp:57]   --->   Operation 5445 'fadd' 'add53_1_1_6' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5446 [3/4] (6.43ns)   --->   "%add53_1_2_6 = fadd i32 %add53_1_2_5, i32 %tmp_50" [src/conv1.cpp:57]   --->   Operation 5446 'fadd' 'add53_1_2_6' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 5447 [1/4] (6.43ns)   --->   "%add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_265" [src/conv1.cpp:57]   --->   Operation 5447 'fadd' 'add53_1_6' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5448 [3/4] (6.43ns)   --->   "%tmp_455 = fadd i32 %tmp_43, i32 %mul_1_2_8_8" [src/conv1.cpp:54]   --->   Operation 5448 'fadd' 'tmp_455' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5449 [2/4] (6.43ns)   --->   "%add53_1_1_6 = fadd i32 %add53_1_1_5, i32 %tmp_38" [src/conv1.cpp:57]   --->   Operation 5449 'fadd' 'add53_1_1_6' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5450 [2/4] (6.43ns)   --->   "%add53_1_2_6 = fadd i32 %add53_1_2_5, i32 %tmp_50" [src/conv1.cpp:57]   --->   Operation 5450 'fadd' 'add53_1_2_6' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 5451 [2/4] (6.43ns)   --->   "%tmp_455 = fadd i32 %tmp_43, i32 %mul_1_2_8_8" [src/conv1.cpp:54]   --->   Operation 5451 'fadd' 'tmp_455' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5452 [1/4] (6.43ns)   --->   "%add53_1_1_6 = fadd i32 %add53_1_1_5, i32 %tmp_38" [src/conv1.cpp:57]   --->   Operation 5452 'fadd' 'add53_1_1_6' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5453 [1/4] (6.43ns)   --->   "%add53_1_2_6 = fadd i32 %add53_1_2_5, i32 %tmp_50" [src/conv1.cpp:57]   --->   Operation 5453 'fadd' 'add53_1_2_6' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : [1/1] (1.76ns)   --->   Input mux for Operation 5454 '%add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_283'
ST_84 : Operation 5454 [4/4] (4.67ns)   --->   "%add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_283" [src/conv1.cpp:57]   --->   Operation 5454 'fadd' 'add53_1_7' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5455 [1/4] (6.43ns)   --->   "%tmp_455 = fadd i32 %tmp_43, i32 %mul_1_2_8_8" [src/conv1.cpp:54]   --->   Operation 5455 'fadd' 'tmp_455' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : [1/1] (1.76ns)   --->   Input mux for Operation 5456 '%add53_1_1_7 = fadd i32 %add53_1_1_6, i32 %tmp_40'
ST_84 : Operation 5456 [4/4] (4.67ns)   --->   "%add53_1_1_7 = fadd i32 %add53_1_1_6, i32 %tmp_40" [src/conv1.cpp:57]   --->   Operation 5456 'fadd' 'add53_1_1_7' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : [1/1] (1.76ns)   --->   Input mux for Operation 5457 '%add53_1_2_7 = fadd i32 %add53_1_2_6, i32 %tmp_51'
ST_84 : Operation 5457 [4/4] (4.67ns)   --->   "%add53_1_2_7 = fadd i32 %add53_1_2_6, i32 %tmp_51" [src/conv1.cpp:57]   --->   Operation 5457 'fadd' 'add53_1_2_7' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 5458 [3/4] (6.43ns)   --->   "%add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_283" [src/conv1.cpp:57]   --->   Operation 5458 'fadd' 'add53_1_7' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5459 [3/4] (6.43ns)   --->   "%add53_1_1_7 = fadd i32 %add53_1_1_6, i32 %tmp_40" [src/conv1.cpp:57]   --->   Operation 5459 'fadd' 'add53_1_1_7' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5460 [3/4] (6.43ns)   --->   "%add53_1_2_7 = fadd i32 %add53_1_2_6, i32 %tmp_51" [src/conv1.cpp:57]   --->   Operation 5460 'fadd' 'add53_1_2_7' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 5461 [2/4] (6.43ns)   --->   "%add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_283" [src/conv1.cpp:57]   --->   Operation 5461 'fadd' 'add53_1_7' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5462 [2/4] (6.43ns)   --->   "%add53_1_1_7 = fadd i32 %add53_1_1_6, i32 %tmp_40" [src/conv1.cpp:57]   --->   Operation 5462 'fadd' 'add53_1_1_7' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5463 [2/4] (6.43ns)   --->   "%add53_1_2_7 = fadd i32 %add53_1_2_6, i32 %tmp_51" [src/conv1.cpp:57]   --->   Operation 5463 'fadd' 'add53_1_2_7' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 5464 [1/4] (6.43ns)   --->   "%add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_283" [src/conv1.cpp:57]   --->   Operation 5464 'fadd' 'add53_1_7' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5465 [1/4] (6.43ns)   --->   "%add53_1_1_7 = fadd i32 %add53_1_1_6, i32 %tmp_40" [src/conv1.cpp:57]   --->   Operation 5465 'fadd' 'add53_1_1_7' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5466 [1/4] (6.43ns)   --->   "%add53_1_2_7 = fadd i32 %add53_1_2_6, i32 %tmp_51" [src/conv1.cpp:57]   --->   Operation 5466 'fadd' 'add53_1_2_7' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 0.00>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : [1/1] (1.76ns)   --->   Input mux for Operation 5467 '%add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_301'
ST_89 : Operation 5467 [4/4] (4.67ns)   --->   "%add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_301" [src/conv1.cpp:57]   --->   Operation 5467 'fadd' 'add53_1_8' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : [1/1] (1.76ns)   --->   Input mux for Operation 5468 '%add53_1_1_8 = fadd i32 %add53_1_1_7, i32 %tmp_42'
ST_89 : Operation 5468 [4/4] (4.67ns)   --->   "%add53_1_1_8 = fadd i32 %add53_1_1_7, i32 %tmp_42" [src/conv1.cpp:57]   --->   Operation 5468 'fadd' 'add53_1_1_8' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : [1/1] (1.76ns)   --->   Input mux for Operation 5469 '%add53_1_2_8 = fadd i32 %add53_1_2_7, i32 %tmp_455'
ST_89 : Operation 5469 [4/4] (4.67ns)   --->   "%add53_1_2_8 = fadd i32 %add53_1_2_7, i32 %tmp_455" [src/conv1.cpp:57]   --->   Operation 5469 'fadd' 'add53_1_2_8' <Predicate = (!icmp_ln37)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 5470 [3/4] (6.43ns)   --->   "%add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_301" [src/conv1.cpp:57]   --->   Operation 5470 'fadd' 'add53_1_8' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5471 [3/4] (6.43ns)   --->   "%add53_1_1_8 = fadd i32 %add53_1_1_7, i32 %tmp_42" [src/conv1.cpp:57]   --->   Operation 5471 'fadd' 'add53_1_1_8' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5472 [3/4] (6.43ns)   --->   "%add53_1_2_8 = fadd i32 %add53_1_2_7, i32 %tmp_455" [src/conv1.cpp:57]   --->   Operation 5472 'fadd' 'add53_1_2_8' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.43>
ST_91 : Operation 5473 [2/4] (6.43ns)   --->   "%add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_301" [src/conv1.cpp:57]   --->   Operation 5473 'fadd' 'add53_1_8' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5474 [2/4] (6.43ns)   --->   "%add53_1_1_8 = fadd i32 %add53_1_1_7, i32 %tmp_42" [src/conv1.cpp:57]   --->   Operation 5474 'fadd' 'add53_1_1_8' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5475 [2/4] (6.43ns)   --->   "%add53_1_2_8 = fadd i32 %add53_1_2_7, i32 %tmp_455" [src/conv1.cpp:57]   --->   Operation 5475 'fadd' 'add53_1_2_8' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.43>
ST_92 : Operation 5476 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 5476 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_92 : Operation 5477 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10200, i64 10200, i64 10200"   --->   Operation 5477 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_92 : Operation 5478 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 5478 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_92 : Operation 5479 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 51, i32 0, i32 0, i32 0, void @empty" [src/conv1.cpp:43]   --->   Operation 5479 'specpipeline' 'specpipeline_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_92 : Operation 5480 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv1.cpp:41]   --->   Operation 5480 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_92 : Operation 5481 [1/4] (6.43ns)   --->   "%add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_301" [src/conv1.cpp:57]   --->   Operation 5481 'fadd' 'add53_1_8' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5482 [1/4] (6.43ns)   --->   "%add53_1_1_8 = fadd i32 %add53_1_1_7, i32 %tmp_42" [src/conv1.cpp:57]   --->   Operation 5482 'fadd' 'add53_1_1_8' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5483 [1/4] (6.43ns)   --->   "%add53_1_2_8 = fadd i32 %add53_1_2_7, i32 %tmp_455" [src/conv1.cpp:57]   --->   Operation 5483 'fadd' 'add53_1_2_8' <Predicate = (!icmp_ln37)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.23>
ST_93 : Operation 5484 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_1_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22" [src/conv1.cpp:57]   --->   Operation 5484 'store' 'store_ln57' <Predicate = (!icmp_ln37 & !tmp_134)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_93 : Operation 5485 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx522.1.exit" [src/conv1.cpp:57]   --->   Operation 5485 'br' 'br_ln57' <Predicate = (!icmp_ln37 & !tmp_134)> <Delay = 0.00>
ST_93 : Operation 5486 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_1_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23" [src/conv1.cpp:57]   --->   Operation 5486 'store' 'store_ln57' <Predicate = (!icmp_ln37 & tmp_134)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_93 : Operation 5487 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx522.1.exit" [src/conv1.cpp:57]   --->   Operation 5487 'br' 'br_ln57' <Predicate = (!icmp_ln37 & tmp_134)> <Delay = 0.00>
ST_93 : Operation 5488 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_1_1_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24" [src/conv1.cpp:57]   --->   Operation 5488 'store' 'store_ln57' <Predicate = (!icmp_ln37 & !tmp_138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_93 : Operation 5489 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx522.1.1.exit" [src/conv1.cpp:57]   --->   Operation 5489 'br' 'br_ln57' <Predicate = (!icmp_ln37 & !tmp_138)> <Delay = 0.00>
ST_93 : Operation 5490 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_1_1_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25" [src/conv1.cpp:57]   --->   Operation 5490 'store' 'store_ln57' <Predicate = (!icmp_ln37 & tmp_138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_93 : Operation 5491 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx522.1.1.exit" [src/conv1.cpp:57]   --->   Operation 5491 'br' 'br_ln57' <Predicate = (!icmp_ln37 & tmp_138)> <Delay = 0.00>

State 94 <SV = 93> <Delay = 1.23>
ST_94 : Operation 5492 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_1_2_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26" [src/conv1.cpp:57]   --->   Operation 5492 'store' 'store_ln57' <Predicate = (!icmp_ln37 & !tmp_142)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_94 : Operation 5493 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx522.1.2.exit" [src/conv1.cpp:57]   --->   Operation 5493 'br' 'br_ln57' <Predicate = (!icmp_ln37 & !tmp_142)> <Delay = 0.00>
ST_94 : Operation 5494 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_1_2_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27" [src/conv1.cpp:57]   --->   Operation 5494 'store' 'store_ln57' <Predicate = (!icmp_ln37 & tmp_142)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_94 : Operation 5495 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx522.1.2.exit" [src/conv1.cpp:57]   --->   Operation 5495 'br' 'br_ln57' <Predicate = (!icmp_ln37 & tmp_142)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten668') [13]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten668' [17]  (0.427 ns)

 <State 2>: 4.520ns
The critical path consists of the following:
	'load' operation ('indvar_flatten378_load', src/conv1.cpp:40) on local variable 'indvar_flatten378' [25]  (0.000 ns)
	'icmp' operation ('icmp_ln40', src/conv1.cpp:40) [781]  (0.798 ns)
	'select' operation ('select_ln37', src/conv1.cpp:37) [782]  (0.391 ns)
	'add' operation ('indvars_iv_next533_dup', src/conv1.cpp:37) [1616]  (0.797 ns)
	'select' operation ('select_ln40_3', src/conv1.cpp:40) [1620]  (0.391 ns)
	'add' operation ('add_ln40', src/conv1.cpp:40) [1624]  (0.905 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22', src/conv1.cpp:40) [1714]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28', src/conv1.cpp:57) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [2193]  (1.237 ns)

 <State 3>: 2.875ns
The critical path consists of the following:
	'add' operation ('add_ln52', src/conv1.cpp:52) [1723]  (0.765 ns)
	'mul' operation ('mul_ln54_2', src/conv1.cpp:54) [1778]  (2.110 ns)

 <State 4>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln54_8', src/conv1.cpp:54) [1850]  (0.765 ns)
	'mul' operation ('mul_ln54_4', src/conv1.cpp:54) [1900]  (2.140 ns)

 <State 5>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln52_6', src/conv1.cpp:52) [1965]  (0.765 ns)
	'mul' operation ('mul_ln54_6', src/conv1.cpp:54) [2014]  (2.140 ns)

 <State 6>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln52_8', src/conv1.cpp:52) [2079]  (0.765 ns)
	'mul' operation ('mul_ln54_8', src/conv1.cpp:54) [2128]  (2.140 ns)

 <State 7>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln52_10', src/conv1.cpp:52) [2653]  (0.765 ns)
	'mul' operation ('mul_ln54_10', src/conv1.cpp:54) [2702]  (2.140 ns)

 <State 8>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', src/conv1.cpp:41) [1662]  (1.890 ns)

 <State 9>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', src/conv1.cpp:41) [1662]  (1.890 ns)

 <State 10>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', src/conv1.cpp:41) [1662]  (1.890 ns)

 <State 11>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', src/conv1.cpp:41) [1662]  (1.890 ns)

 <State 12>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', src/conv1.cpp:41) [1662]  (1.890 ns)

 <State 13>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', src/conv1.cpp:41) [1662]  (1.890 ns)

 <State 14>: 3.925ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', src/conv1.cpp:41) [1662]  (1.890 ns)
	'add' operation ('add_ln54', src/conv1.cpp:54) [1664]  (0.798 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_3', src/conv1.cpp:54) [1666]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_30', src/conv1.cpp:54) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_2' [1717]  (1.237 ns)

 <State 15>: 3.925ns
The critical path consists of the following:
	'urem' operation ('urem_ln54', src/conv1.cpp:54) [1730]  (1.890 ns)
	'add' operation ('add_ln54_39', src/conv1.cpp:54) [1732]  (0.798 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_33', src/conv1.cpp:54) [1734]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_60', src/conv1.cpp:54) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_2' [1780]  (1.237 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1', src/conv1.cpp:54) [1721]  (5.254 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv1.cpp:54) [1721]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv1.cpp:54) [1721]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_s', src/conv1.cpp:54) [1784]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_1259_1', src/conv1.cpp:54) [2207]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_10', src/conv1.cpp:54) [1906]  (5.254 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_10', src/conv1.cpp:54) [1906]  (7.016 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_10', src/conv1.cpp:54) [1906]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_11', src/conv1.cpp:54) [1963]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_12', src/conv1.cpp:54) [2020]  (5.254 ns)

 <State 26>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_12', src/conv1.cpp:54) [2020]  (7.016 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_12', src/conv1.cpp:54) [2020]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_13', src/conv1.cpp:54) [2077]  (5.254 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_13', src/conv1.cpp:54) [2077]  (7.016 ns)

 <State 30>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_13', src/conv1.cpp:54) [2077]  (7.016 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_2281_4', src/conv1.cpp:54) [2280]  (7.016 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_14', src/conv1.cpp:54) [2134]  (5.254 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_14', src/conv1.cpp:54) [2134]  (7.016 ns)

 <State 34>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_14', src/conv1.cpp:54) [2134]  (7.016 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_2281_5', src/conv1.cpp:54) [2286]  (7.016 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_4_3', src/conv1.cpp:54) [2384]  (7.016 ns)

 <State 37>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_15', src/conv1.cpp:54) [2191]  (5.254 ns)

 <State 38>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_15', src/conv1.cpp:54) [2191]  (7.016 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_15', src/conv1.cpp:54) [2191]  (7.016 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_2281_6', src/conv1.cpp:54) [2292]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_5_3', src/conv1.cpp:54) [2439]  (7.016 ns)

 <State 42>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_1259_8', src/conv1.cpp:54) [2249]  (5.254 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_1259_8', src/conv1.cpp:54) [2249]  (7.016 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_1259_8', src/conv1.cpp:54) [2249]  (7.016 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_2281_7', src/conv1.cpp:54) [2298]  (7.016 ns)

 <State 46>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_5_4', src/conv1.cpp:54) [2445]  (7.016 ns)

 <State 47>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_2281_8', src/conv1.cpp:54) [2304]  (5.254 ns)

 <State 48>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_2281_8', src/conv1.cpp:54) [2304]  (7.016 ns)

 <State 49>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_2281_8', src/conv1.cpp:54) [2304]  (7.016 ns)

 <State 50>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_3_7', src/conv1.cpp:54) [2353]  (7.016 ns)

 <State 51>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_6_4', src/conv1.cpp:54) [2500]  (7.016 ns)

 <State 52>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_3_8', src/conv1.cpp:54) [2359]  (5.254 ns)

 <State 53>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_3_8', src/conv1.cpp:54) [2359]  (7.016 ns)

 <State 54>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_3_8', src/conv1.cpp:54) [2359]  (7.016 ns)

 <State 55>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_5_6', src/conv1.cpp:54) [2457]  (7.016 ns)

 <State 56>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_4_8', src/conv1.cpp:54) [2414]  (5.254 ns)

 <State 57>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_4_8', src/conv1.cpp:54) [2414]  (7.016 ns)

 <State 58>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_4_8', src/conv1.cpp:54) [2414]  (7.016 ns)

 <State 59>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_5_8', src/conv1.cpp:54) [2469]  (5.254 ns)

 <State 60>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_5_8', src/conv1.cpp:54) [2469]  (7.016 ns)

 <State 61>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_5_8', src/conv1.cpp:54) [2469]  (7.016 ns)

 <State 62>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_6_7', src/conv1.cpp:54) [2518]  (7.016 ns)

 <State 63>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_6_8', src/conv1.cpp:54) [2524]  (7.016 ns)

 <State 64>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_6_8', src/conv1.cpp:54) [2524]  (7.016 ns)

 <State 65>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_7_8', src/conv1.cpp:54) [2579]  (7.016 ns)

 <State 66>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_7_8', src/conv1.cpp:54) [2579]  (7.016 ns)

 <State 67>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_8_8', src/conv1.cpp:54) [2634]  (7.016 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_3', src/conv1.cpp:57) [2361]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_3', src/conv1.cpp:57) [2361]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_3', src/conv1.cpp:57) [2361]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.762 ns)
'fadd' operation ('add53_1_4', src/conv1.cpp:57) [2416]  (4.675 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_4', src/conv1.cpp:57) [2416]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_4', src/conv1.cpp:57) [2416]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_4', src/conv1.cpp:57) [2416]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.762 ns)
'fadd' operation ('add53_1_5', src/conv1.cpp:57) [2471]  (4.675 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_5', src/conv1.cpp:57) [2471]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_5', src/conv1.cpp:57) [2471]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_5', src/conv1.cpp:57) [2471]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.762 ns)
'fadd' operation ('add53_1_6', src/conv1.cpp:57) [2526]  (4.675 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_6', src/conv1.cpp:57) [2526]  (6.437 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_6', src/conv1.cpp:57) [2526]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_6', src/conv1.cpp:57) [2526]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv1.cpp:54) [3134]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.762 ns)
'fadd' operation ('add53_1_7', src/conv1.cpp:57) [2581]  (4.675 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_7', src/conv1.cpp:57) [2581]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_7', src/conv1.cpp:57) [2581]  (6.437 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_7', src/conv1.cpp:57) [2581]  (6.437 ns)

 <State 88>: 0.000ns
The critical path consists of the following:

 <State 89>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.762 ns)
'fadd' operation ('add53_1_8', src/conv1.cpp:57) [2636]  (4.675 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_8', src/conv1.cpp:57) [2636]  (6.437 ns)

 <State 91>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_8', src/conv1.cpp:57) [2636]  (6.437 ns)

 <State 92>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_8', src/conv1.cpp:57) [2636]  (6.437 ns)

 <State 93>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln57', src/conv1.cpp:57) of variable 'add53_1_8', src/conv1.cpp:57 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [3161]  (1.237 ns)

 <State 94>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln57', src/conv1.cpp:57) of variable 'add53_1_2_8', src/conv1.cpp:57 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [3177]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
