## shift register
```verilog
// shift register
`timescale 1ns/1ps

module shift_reg #(
	parameter WIDTH =7
)(
	input clk,
	input rstn,
	input signed [WIDTH-1:0] data_in,

	output reg signed [WIDTH-1:0] data_out
);

reg signed [WIDTH-1:0] shift_din [32:0];
integer i;

always @(posedge clk or negedge rstn) begin
	if(~rstn) begin
		for(i=32;i>=0;i=i-1) begin
			shift_din[i] <= 0;
		end
	end else begin
		for(i=32;i>0;i=i-1)begin
			shift_din[i] <= shift_din[i-1];
		end
		shift_din[0]<=data_in;
	end
end

wire [WIDTH-1:0] shift_dout;
//assigned shift_dout = shift_din[32];
assign shift_dout = shift_din[8];

reg [5:0] count;

always @(posedge clk or negedge rstn) begin
	if(~rstn) begin
		count <= 4'b0;
	end else begin
		count <= count + 4'b1;
	end
end

reg [WIDTH-1:0] ref_data;

always @(posedge clk or negedge rstn) begin
	if(~rstn) begin
		ref_data <= 4'b0;
	end else if(count == 6'd1) begin
		ref_data <= data_in;
	end
end

reg [WIDTH-1:0] data_out;

always @(posedge clk or negedge rstn) begin
	if(~rstn) begin
		data_out <= 4'b0;
	end else if(count == 6'd10) begin
		data_out <= shift_dout;
	end
end

reg shift_op;
always @(posedge clk or negedge rstn) begin
	if(~rstn) begin
		shift_op <= 1'b0;
	end else if(count==6'd10) begin
		if(shift_dout == ref_data)
			shift_op <= 1'b0;
		else
			shift_op <= 1'b1;
	end
end

reg error_ind;

always @(posedge clk or negedge rstn) begin
	if(~rstn) begin
		error_ind <= 1'b0;
	end else if(count == 6'd10) begin
		if(shift_dout == 3)
			error_ind <= 1'b0;
		else
			error_ind <= 1'b1;
	end
end
endmodule

```
## shift register simulation
* 내부 동작 과정
![images_mnist_모델](/images/250714_shift_reg2.png)
```
ref_data: 기준 참조 데이터 (비교용)
shift_dout: 8클럭 지연된 데이터 (shift_din[8])
data_out: count==10일 때 출력되는 값 (shift_dout 저장)
shift_op: shift_dout과 ref_data가 다를 경우 1
error_ind: shift_dout 값이 3이 아닐 경우 1
```
* 내부 buffer(shift_din, shift_dout) 값 변화
![images_mnist_모델](/images/250714_shift_reg1.png)
