Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 12 00:41:20 2024
| Host         : DESKTOP-VLIJTU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 51 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  143          inf        0.000                      0                  143           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D8/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.387ns  (logic 3.995ns (54.086%)  route 3.392ns (45.914%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  D8/counter_reg[0]/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D8/counter_reg[0]/Q
                         net (fo=5, routed)           3.392     3.848    segs_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539     7.387 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.387    segs[0]
    T10                                                               r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D8/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 3.992ns (57.264%)  route 2.980ns (42.736%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  D8/counter_reg[0]/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D8/counter_reg[0]/Q
                         net (fo=5, routed)           2.980     3.436    segs_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         3.536     6.972 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.972    segs[5]
    T11                                                               r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D8/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.401ns  (logic 3.974ns (62.077%)  route 2.428ns (37.923%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  D8/counter_reg[0]/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D8/counter_reg[0]/Q
                         net (fo=5, routed)           2.428     2.884    segs_OBUF[0]
    P15                  OBUF (Prop_obuf_I_O)         3.518     6.401 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.401    segs[4]
    P15                                                               r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D8/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.323ns  (logic 3.992ns (63.131%)  route 2.331ns (36.869%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  D8/counter_reg[0]/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D8/counter_reg[0]/Q
                         net (fo=5, routed)           2.331     2.787    segs_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.536     6.323 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.323    segs[3]
    K13                                                               r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D3/overflow_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.544ns  (logic 1.594ns (35.088%)  route 2.950ns (64.912%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=51, routed)          2.950     4.420    D3/reset_IBUF
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.124     4.544 r  D3/overflow_i_1__4/O
                         net (fo=1, routed)           0.000     4.544    D3/overflow_i_1__4_n_0
    SLICE_X2Y48          FDRE                                         r  D3/overflow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D7/overflow_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.422ns  (logic 1.594ns (36.054%)  route 2.828ns (63.946%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=51, routed)          2.828     4.298    D7/reset_IBUF
    SLICE_X1Y46          LUT4 (Prop_lut4_I1_O)        0.124     4.422 r  D7/overflow_i_1__5/O
                         net (fo=1, routed)           0.000     4.422    D7/overflow_i_1__5_n_0
    SLICE_X1Y46          FDRE                                         r  D7/overflow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D1/overflow_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.402ns  (logic 1.594ns (36.222%)  route 2.807ns (63.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=51, routed)          2.807     4.278    D1/reset_IBUF
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.124     4.402 r  D1/overflow_i_1/O
                         net (fo=1, routed)           0.000     4.402    D1/overflow_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  D1/overflow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D2/overflow_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.257ns  (logic 1.594ns (37.454%)  route 2.663ns (62.546%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=51, routed)          2.663     4.133    D2/reset_IBUF
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.124     4.257 r  D2/overflow_i_1__0/O
                         net (fo=1, routed)           0.000     4.257    D2/overflow_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  D2/overflow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D3/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.174ns  (logic 1.470ns (35.227%)  route 2.704ns (64.773%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=51, routed)          2.704     4.174    D3/reset_IBUF
    SLICE_X4Y48          FDRE                                         r  D3/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D3/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.174ns  (logic 1.470ns (35.227%)  route 2.704ns (64.773%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=51, routed)          2.704     4.174    D3/reset_IBUF
    SLICE_X4Y48          FDRE                                         r  D3/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D7/overflow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D8/counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE                         0.000     0.000 r  D7/overflow_reg/C
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D7/overflow_reg/Q
                         net (fo=2, routed)           0.121     0.262    D8/D7_overflow
    SLICE_X0Y45          FDRE                                         r  D8/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D5/overflow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D6/counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE                         0.000     0.000 r  D5/overflow_reg/C
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D5/overflow_reg/Q
                         net (fo=6, routed)           0.139     0.280    D6/counter_reg[3]_0[0]
    SLICE_X0Y46          FDRE                                         r  D6/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D5/overflow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D6/counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE                         0.000     0.000 r  D5/overflow_reg/C
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D5/overflow_reg/Q
                         net (fo=6, routed)           0.139     0.280    D6/counter_reg[3]_0[0]
    SLICE_X0Y46          FDRE                                         r  D6/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D5/overflow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D6/counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE                         0.000     0.000 r  D5/overflow_reg/C
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D5/overflow_reg/Q
                         net (fo=6, routed)           0.139     0.280    D6/counter_reg[3]_0[0]
    SLICE_X0Y46          FDRE                                         r  D6/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D5/overflow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D6/counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE                         0.000     0.000 r  D5/overflow_reg/C
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D5/overflow_reg/Q
                         net (fo=6, routed)           0.139     0.280    D6/counter_reg[3]_0[0]
    SLICE_X0Y46          FDRE                                         r  D6/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D4/overflow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D5/counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.651%)  route 0.143ns (50.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE                         0.000     0.000 r  D4/overflow_reg/C
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D4/overflow_reg/Q
                         net (fo=6, routed)           0.143     0.284    D5/counter_reg[3]_0[0]
    SLICE_X1Y47          FDRE                                         r  D5/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D4/overflow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D5/counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.651%)  route 0.143ns (50.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE                         0.000     0.000 r  D4/overflow_reg/C
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D4/overflow_reg/Q
                         net (fo=6, routed)           0.143     0.284    D5/counter_reg[3]_0[0]
    SLICE_X1Y47          FDRE                                         r  D5/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D4/overflow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D5/counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.651%)  route 0.143ns (50.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE                         0.000     0.000 r  D4/overflow_reg/C
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D4/overflow_reg/Q
                         net (fo=6, routed)           0.143     0.284    D5/counter_reg[3]_0[0]
    SLICE_X1Y47          FDRE                                         r  D5/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D4/overflow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D5/counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.651%)  route 0.143ns (50.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE                         0.000     0.000 r  D4/overflow_reg/C
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D4/overflow_reg/Q
                         net (fo=6, routed)           0.143     0.284    D5/counter_reg[3]_0[0]
    SLICE_X1Y47          FDRE                                         r  D5/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/overflow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D2/counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.164ns (57.101%)  route 0.123ns (42.899%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE                         0.000     0.000 r  D1/overflow_reg/C
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  D1/overflow_reg/Q
                         net (fo=6, routed)           0.123     0.287    D2/counter_reg[3]_0[0]
    SLICE_X1Y48          FDRE                                         r  D2/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------





