
stm32g070cbt6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000128b0  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ac0  08012968  08012968  00022968  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013428  08013428  00030288  2**0
                  CONTENTS
  4 .ARM          00000000  08013428  08013428  00030288  2**0
                  CONTENTS
  5 .preinit_array 00000000  08013428  08013428  00030288  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013428  08013428  00023428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801342c  0801342c  0002342c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000288  20000000  08013430  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000de4  20000288  080136b8  00030288  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000106c  080136b8  0003106c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00030288  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016df3  00000000  00000000  000302b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cbc  00000000  00000000  000470a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  00049d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b0  00000000  00000000  0004b050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017d7a  00000000  00000000  0004c300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000174f8  00000000  00000000  0006407a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092f38  00000000  00000000  0007b572  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010e4aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005da8  00000000  00000000  0010e4fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000288 	.word	0x20000288
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08012950 	.word	0x08012950

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	2000028c 	.word	0x2000028c
 80000fc:	08012950 	.word	0x08012950

08000100 <strcmp>:
 8000100:	7802      	ldrb	r2, [r0, #0]
 8000102:	780b      	ldrb	r3, [r1, #0]
 8000104:	2a00      	cmp	r2, #0
 8000106:	d003      	beq.n	8000110 <strcmp+0x10>
 8000108:	3001      	adds	r0, #1
 800010a:	3101      	adds	r1, #1
 800010c:	429a      	cmp	r2, r3
 800010e:	d0f7      	beq.n	8000100 <strcmp>
 8000110:	1ad0      	subs	r0, r2, r3
 8000112:	4770      	bx	lr

08000114 <strlen>:
 8000114:	2300      	movs	r3, #0
 8000116:	5cc2      	ldrb	r2, [r0, r3]
 8000118:	3301      	adds	r3, #1
 800011a:	2a00      	cmp	r2, #0
 800011c:	d1fb      	bne.n	8000116 <strlen+0x2>
 800011e:	1e58      	subs	r0, r3, #1
 8000120:	4770      	bx	lr
	...

08000124 <__gnu_thumb1_case_uqi>:
 8000124:	b402      	push	{r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0049      	lsls	r1, r1, #1
 800012c:	5c09      	ldrb	r1, [r1, r0]
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	448e      	add	lr, r1
 8000132:	bc02      	pop	{r1}
 8000134:	4770      	bx	lr
 8000136:	46c0      	nop			; (mov r8, r8)

08000138 <__gnu_thumb1_case_shi>:
 8000138:	b403      	push	{r0, r1}
 800013a:	4671      	mov	r1, lr
 800013c:	0849      	lsrs	r1, r1, #1
 800013e:	0040      	lsls	r0, r0, #1
 8000140:	0049      	lsls	r1, r1, #1
 8000142:	5e09      	ldrsh	r1, [r1, r0]
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	448e      	add	lr, r1
 8000148:	bc03      	pop	{r0, r1}
 800014a:	4770      	bx	lr

0800014c <__udivsi3>:
 800014c:	2200      	movs	r2, #0
 800014e:	0843      	lsrs	r3, r0, #1
 8000150:	428b      	cmp	r3, r1
 8000152:	d374      	bcc.n	800023e <__udivsi3+0xf2>
 8000154:	0903      	lsrs	r3, r0, #4
 8000156:	428b      	cmp	r3, r1
 8000158:	d35f      	bcc.n	800021a <__udivsi3+0xce>
 800015a:	0a03      	lsrs	r3, r0, #8
 800015c:	428b      	cmp	r3, r1
 800015e:	d344      	bcc.n	80001ea <__udivsi3+0x9e>
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d328      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d30d      	bcc.n	8000188 <__udivsi3+0x3c>
 800016c:	22ff      	movs	r2, #255	; 0xff
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	ba12      	rev	r2, r2
 8000172:	0c03      	lsrs	r3, r0, #16
 8000174:	428b      	cmp	r3, r1
 8000176:	d302      	bcc.n	800017e <__udivsi3+0x32>
 8000178:	1212      	asrs	r2, r2, #8
 800017a:	0209      	lsls	r1, r1, #8
 800017c:	d065      	beq.n	800024a <__udivsi3+0xfe>
 800017e:	0b03      	lsrs	r3, r0, #12
 8000180:	428b      	cmp	r3, r1
 8000182:	d319      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000184:	e000      	b.n	8000188 <__udivsi3+0x3c>
 8000186:	0a09      	lsrs	r1, r1, #8
 8000188:	0bc3      	lsrs	r3, r0, #15
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x46>
 800018e:	03cb      	lsls	r3, r1, #15
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b83      	lsrs	r3, r0, #14
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x52>
 800019a:	038b      	lsls	r3, r1, #14
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b43      	lsrs	r3, r0, #13
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x5e>
 80001a6:	034b      	lsls	r3, r1, #13
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0b03      	lsrs	r3, r0, #12
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x6a>
 80001b2:	030b      	lsls	r3, r1, #12
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0ac3      	lsrs	r3, r0, #11
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x76>
 80001be:	02cb      	lsls	r3, r1, #11
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a83      	lsrs	r3, r0, #10
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x82>
 80001ca:	028b      	lsls	r3, r1, #10
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a43      	lsrs	r3, r0, #9
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x8e>
 80001d6:	024b      	lsls	r3, r1, #9
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	0a03      	lsrs	r3, r0, #8
 80001de:	428b      	cmp	r3, r1
 80001e0:	d301      	bcc.n	80001e6 <__udivsi3+0x9a>
 80001e2:	020b      	lsls	r3, r1, #8
 80001e4:	1ac0      	subs	r0, r0, r3
 80001e6:	4152      	adcs	r2, r2
 80001e8:	d2cd      	bcs.n	8000186 <__udivsi3+0x3a>
 80001ea:	09c3      	lsrs	r3, r0, #7
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xa8>
 80001f0:	01cb      	lsls	r3, r1, #7
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0983      	lsrs	r3, r0, #6
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xb4>
 80001fc:	018b      	lsls	r3, r1, #6
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0943      	lsrs	r3, r0, #5
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xc0>
 8000208:	014b      	lsls	r3, r1, #5
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0903      	lsrs	r3, r0, #4
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xcc>
 8000214:	010b      	lsls	r3, r1, #4
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	08c3      	lsrs	r3, r0, #3
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xd8>
 8000220:	00cb      	lsls	r3, r1, #3
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0883      	lsrs	r3, r0, #2
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xe4>
 800022c:	008b      	lsls	r3, r1, #2
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	0843      	lsrs	r3, r0, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d301      	bcc.n	800023c <__udivsi3+0xf0>
 8000238:	004b      	lsls	r3, r1, #1
 800023a:	1ac0      	subs	r0, r0, r3
 800023c:	4152      	adcs	r2, r2
 800023e:	1a41      	subs	r1, r0, r1
 8000240:	d200      	bcs.n	8000244 <__udivsi3+0xf8>
 8000242:	4601      	mov	r1, r0
 8000244:	4152      	adcs	r2, r2
 8000246:	4610      	mov	r0, r2
 8000248:	4770      	bx	lr
 800024a:	e7ff      	b.n	800024c <__udivsi3+0x100>
 800024c:	b501      	push	{r0, lr}
 800024e:	2000      	movs	r0, #0
 8000250:	f000 f8f0 	bl	8000434 <__aeabi_idiv0>
 8000254:	bd02      	pop	{r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_uidivmod>:
 8000258:	2900      	cmp	r1, #0
 800025a:	d0f7      	beq.n	800024c <__udivsi3+0x100>
 800025c:	e776      	b.n	800014c <__udivsi3>
 800025e:	4770      	bx	lr

08000260 <__divsi3>:
 8000260:	4603      	mov	r3, r0
 8000262:	430b      	orrs	r3, r1
 8000264:	d47f      	bmi.n	8000366 <__divsi3+0x106>
 8000266:	2200      	movs	r2, #0
 8000268:	0843      	lsrs	r3, r0, #1
 800026a:	428b      	cmp	r3, r1
 800026c:	d374      	bcc.n	8000358 <__divsi3+0xf8>
 800026e:	0903      	lsrs	r3, r0, #4
 8000270:	428b      	cmp	r3, r1
 8000272:	d35f      	bcc.n	8000334 <__divsi3+0xd4>
 8000274:	0a03      	lsrs	r3, r0, #8
 8000276:	428b      	cmp	r3, r1
 8000278:	d344      	bcc.n	8000304 <__divsi3+0xa4>
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d328      	bcc.n	80002d2 <__divsi3+0x72>
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d30d      	bcc.n	80002a2 <__divsi3+0x42>
 8000286:	22ff      	movs	r2, #255	; 0xff
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	ba12      	rev	r2, r2
 800028c:	0c03      	lsrs	r3, r0, #16
 800028e:	428b      	cmp	r3, r1
 8000290:	d302      	bcc.n	8000298 <__divsi3+0x38>
 8000292:	1212      	asrs	r2, r2, #8
 8000294:	0209      	lsls	r1, r1, #8
 8000296:	d065      	beq.n	8000364 <__divsi3+0x104>
 8000298:	0b03      	lsrs	r3, r0, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d319      	bcc.n	80002d2 <__divsi3+0x72>
 800029e:	e000      	b.n	80002a2 <__divsi3+0x42>
 80002a0:	0a09      	lsrs	r1, r1, #8
 80002a2:	0bc3      	lsrs	r3, r0, #15
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x4c>
 80002a8:	03cb      	lsls	r3, r1, #15
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b83      	lsrs	r3, r0, #14
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x58>
 80002b4:	038b      	lsls	r3, r1, #14
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b43      	lsrs	r3, r0, #13
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x64>
 80002c0:	034b      	lsls	r3, r1, #13
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0b03      	lsrs	r3, r0, #12
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x70>
 80002cc:	030b      	lsls	r3, r1, #12
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0ac3      	lsrs	r3, r0, #11
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x7c>
 80002d8:	02cb      	lsls	r3, r1, #11
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a83      	lsrs	r3, r0, #10
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x88>
 80002e4:	028b      	lsls	r3, r1, #10
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a43      	lsrs	r3, r0, #9
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0x94>
 80002f0:	024b      	lsls	r3, r1, #9
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	0a03      	lsrs	r3, r0, #8
 80002f8:	428b      	cmp	r3, r1
 80002fa:	d301      	bcc.n	8000300 <__divsi3+0xa0>
 80002fc:	020b      	lsls	r3, r1, #8
 80002fe:	1ac0      	subs	r0, r0, r3
 8000300:	4152      	adcs	r2, r2
 8000302:	d2cd      	bcs.n	80002a0 <__divsi3+0x40>
 8000304:	09c3      	lsrs	r3, r0, #7
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xae>
 800030a:	01cb      	lsls	r3, r1, #7
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0983      	lsrs	r3, r0, #6
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xba>
 8000316:	018b      	lsls	r3, r1, #6
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0943      	lsrs	r3, r0, #5
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xc6>
 8000322:	014b      	lsls	r3, r1, #5
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0903      	lsrs	r3, r0, #4
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xd2>
 800032e:	010b      	lsls	r3, r1, #4
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	08c3      	lsrs	r3, r0, #3
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xde>
 800033a:	00cb      	lsls	r3, r1, #3
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0883      	lsrs	r3, r0, #2
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xea>
 8000346:	008b      	lsls	r3, r1, #2
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	0843      	lsrs	r3, r0, #1
 800034e:	428b      	cmp	r3, r1
 8000350:	d301      	bcc.n	8000356 <__divsi3+0xf6>
 8000352:	004b      	lsls	r3, r1, #1
 8000354:	1ac0      	subs	r0, r0, r3
 8000356:	4152      	adcs	r2, r2
 8000358:	1a41      	subs	r1, r0, r1
 800035a:	d200      	bcs.n	800035e <__divsi3+0xfe>
 800035c:	4601      	mov	r1, r0
 800035e:	4152      	adcs	r2, r2
 8000360:	4610      	mov	r0, r2
 8000362:	4770      	bx	lr
 8000364:	e05d      	b.n	8000422 <__divsi3+0x1c2>
 8000366:	0fca      	lsrs	r2, r1, #31
 8000368:	d000      	beq.n	800036c <__divsi3+0x10c>
 800036a:	4249      	negs	r1, r1
 800036c:	1003      	asrs	r3, r0, #32
 800036e:	d300      	bcc.n	8000372 <__divsi3+0x112>
 8000370:	4240      	negs	r0, r0
 8000372:	4053      	eors	r3, r2
 8000374:	2200      	movs	r2, #0
 8000376:	469c      	mov	ip, r3
 8000378:	0903      	lsrs	r3, r0, #4
 800037a:	428b      	cmp	r3, r1
 800037c:	d32d      	bcc.n	80003da <__divsi3+0x17a>
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d312      	bcc.n	80003aa <__divsi3+0x14a>
 8000384:	22fc      	movs	r2, #252	; 0xfc
 8000386:	0189      	lsls	r1, r1, #6
 8000388:	ba12      	rev	r2, r2
 800038a:	0a03      	lsrs	r3, r0, #8
 800038c:	428b      	cmp	r3, r1
 800038e:	d30c      	bcc.n	80003aa <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	1192      	asrs	r2, r2, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d308      	bcc.n	80003aa <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d304      	bcc.n	80003aa <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	d03a      	beq.n	800041a <__divsi3+0x1ba>
 80003a4:	1192      	asrs	r2, r2, #6
 80003a6:	e000      	b.n	80003aa <__divsi3+0x14a>
 80003a8:	0989      	lsrs	r1, r1, #6
 80003aa:	09c3      	lsrs	r3, r0, #7
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x154>
 80003b0:	01cb      	lsls	r3, r1, #7
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0983      	lsrs	r3, r0, #6
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x160>
 80003bc:	018b      	lsls	r3, r1, #6
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0943      	lsrs	r3, r0, #5
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x16c>
 80003c8:	014b      	lsls	r3, r1, #5
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	0903      	lsrs	r3, r0, #4
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x178>
 80003d4:	010b      	lsls	r3, r1, #4
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	08c3      	lsrs	r3, r0, #3
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x184>
 80003e0:	00cb      	lsls	r3, r1, #3
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	0883      	lsrs	r3, r0, #2
 80003e8:	428b      	cmp	r3, r1
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x190>
 80003ec:	008b      	lsls	r3, r1, #2
 80003ee:	1ac0      	subs	r0, r0, r3
 80003f0:	4152      	adcs	r2, r2
 80003f2:	d2d9      	bcs.n	80003a8 <__divsi3+0x148>
 80003f4:	0843      	lsrs	r3, r0, #1
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d301      	bcc.n	80003fe <__divsi3+0x19e>
 80003fa:	004b      	lsls	r3, r1, #1
 80003fc:	1ac0      	subs	r0, r0, r3
 80003fe:	4152      	adcs	r2, r2
 8000400:	1a41      	subs	r1, r0, r1
 8000402:	d200      	bcs.n	8000406 <__divsi3+0x1a6>
 8000404:	4601      	mov	r1, r0
 8000406:	4663      	mov	r3, ip
 8000408:	4152      	adcs	r2, r2
 800040a:	105b      	asrs	r3, r3, #1
 800040c:	4610      	mov	r0, r2
 800040e:	d301      	bcc.n	8000414 <__divsi3+0x1b4>
 8000410:	4240      	negs	r0, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d500      	bpl.n	8000418 <__divsi3+0x1b8>
 8000416:	4249      	negs	r1, r1
 8000418:	4770      	bx	lr
 800041a:	4663      	mov	r3, ip
 800041c:	105b      	asrs	r3, r3, #1
 800041e:	d300      	bcc.n	8000422 <__divsi3+0x1c2>
 8000420:	4240      	negs	r0, r0
 8000422:	b501      	push	{r0, lr}
 8000424:	2000      	movs	r0, #0
 8000426:	f000 f805 	bl	8000434 <__aeabi_idiv0>
 800042a:	bd02      	pop	{r1, pc}

0800042c <__aeabi_idivmod>:
 800042c:	2900      	cmp	r1, #0
 800042e:	d0f8      	beq.n	8000422 <__divsi3+0x1c2>
 8000430:	e716      	b.n	8000260 <__divsi3>
 8000432:	4770      	bx	lr

08000434 <__aeabi_idiv0>:
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdrcmple>:
 8000438:	4684      	mov	ip, r0
 800043a:	0010      	movs	r0, r2
 800043c:	4662      	mov	r2, ip
 800043e:	468c      	mov	ip, r1
 8000440:	0019      	movs	r1, r3
 8000442:	4663      	mov	r3, ip
 8000444:	e000      	b.n	8000448 <__aeabi_cdcmpeq>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_cdcmpeq>:
 8000448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044a:	f001 fe8d 	bl	8002168 <__ledf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	d401      	bmi.n	8000456 <__aeabi_cdcmpeq+0xe>
 8000452:	2100      	movs	r1, #0
 8000454:	42c8      	cmn	r0, r1
 8000456:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000458 <__aeabi_dcmpeq>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fddd 	bl	8002018 <__eqdf2>
 800045e:	4240      	negs	r0, r0
 8000460:	3001      	adds	r0, #1
 8000462:	bd10      	pop	{r4, pc}

08000464 <__aeabi_dcmplt>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fe7f 	bl	8002168 <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	db01      	blt.n	8000472 <__aeabi_dcmplt+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_dcmple>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 fe75 	bl	8002168 <__ledf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dd01      	ble.n	8000486 <__aeabi_dcmple+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			; (mov r8, r8)

0800048c <__aeabi_dcmpgt>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f001 fe05 	bl	800209c <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	dc01      	bgt.n	800049a <__aeabi_dcmpgt+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_dcmpge>:
 80004a0:	b510      	push	{r4, lr}
 80004a2:	f001 fdfb 	bl	800209c <__gedf2>
 80004a6:	2800      	cmp	r0, #0
 80004a8:	da01      	bge.n	80004ae <__aeabi_dcmpge+0xe>
 80004aa:	2000      	movs	r0, #0
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	2001      	movs	r0, #1
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)

080004b4 <__aeabi_cfrcmple>:
 80004b4:	4684      	mov	ip, r0
 80004b6:	0008      	movs	r0, r1
 80004b8:	4661      	mov	r1, ip
 80004ba:	e7ff      	b.n	80004bc <__aeabi_cfcmpeq>

080004bc <__aeabi_cfcmpeq>:
 80004bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004be:	f000 fbdd 	bl	8000c7c <__lesf2>
 80004c2:	2800      	cmp	r0, #0
 80004c4:	d401      	bmi.n	80004ca <__aeabi_cfcmpeq+0xe>
 80004c6:	2100      	movs	r1, #0
 80004c8:	42c8      	cmn	r0, r1
 80004ca:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004cc <__aeabi_fcmpeq>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fb69 	bl	8000ba4 <__eqsf2>
 80004d2:	4240      	negs	r0, r0
 80004d4:	3001      	adds	r0, #1
 80004d6:	bd10      	pop	{r4, pc}

080004d8 <__aeabi_fcmplt>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fbcf 	bl	8000c7c <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	db01      	blt.n	80004e6 <__aeabi_fcmplt+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			; (mov r8, r8)

080004ec <__aeabi_fcmple>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 fbc5 	bl	8000c7c <__lesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dd01      	ble.n	80004fa <__aeabi_fcmple+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			; (mov r8, r8)

08000500 <__aeabi_fcmpgt>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 fb75 	bl	8000bf0 <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	dc01      	bgt.n	800050e <__aeabi_fcmpgt+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			; (mov r8, r8)

08000514 <__aeabi_fcmpge>:
 8000514:	b510      	push	{r4, lr}
 8000516:	f000 fb6b 	bl	8000bf0 <__gesf2>
 800051a:	2800      	cmp	r0, #0
 800051c:	da01      	bge.n	8000522 <__aeabi_fcmpge+0xe>
 800051e:	2000      	movs	r0, #0
 8000520:	bd10      	pop	{r4, pc}
 8000522:	2001      	movs	r0, #1
 8000524:	bd10      	pop	{r4, pc}
 8000526:	46c0      	nop			; (mov r8, r8)

08000528 <__aeabi_f2uiz>:
 8000528:	219e      	movs	r1, #158	; 0x9e
 800052a:	b510      	push	{r4, lr}
 800052c:	05c9      	lsls	r1, r1, #23
 800052e:	1c04      	adds	r4, r0, #0
 8000530:	f7ff fff0 	bl	8000514 <__aeabi_fcmpge>
 8000534:	2800      	cmp	r0, #0
 8000536:	d103      	bne.n	8000540 <__aeabi_f2uiz+0x18>
 8000538:	1c20      	adds	r0, r4, #0
 800053a:	f000 fecd 	bl	80012d8 <__aeabi_f2iz>
 800053e:	bd10      	pop	{r4, pc}
 8000540:	219e      	movs	r1, #158	; 0x9e
 8000542:	1c20      	adds	r0, r4, #0
 8000544:	05c9      	lsls	r1, r1, #23
 8000546:	f000 fd03 	bl	8000f50 <__aeabi_fsub>
 800054a:	f000 fec5 	bl	80012d8 <__aeabi_f2iz>
 800054e:	2380      	movs	r3, #128	; 0x80
 8000550:	061b      	lsls	r3, r3, #24
 8000552:	469c      	mov	ip, r3
 8000554:	4460      	add	r0, ip
 8000556:	e7f2      	b.n	800053e <__aeabi_f2uiz+0x16>

08000558 <__aeabi_d2uiz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	2200      	movs	r2, #0
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <__aeabi_d2uiz+0x38>)
 800055e:	0004      	movs	r4, r0
 8000560:	000d      	movs	r5, r1
 8000562:	f7ff ff9d 	bl	80004a0 <__aeabi_dcmpge>
 8000566:	2800      	cmp	r0, #0
 8000568:	d104      	bne.n	8000574 <__aeabi_d2uiz+0x1c>
 800056a:	0020      	movs	r0, r4
 800056c:	0029      	movs	r1, r5
 800056e:	f002 fc7b 	bl	8002e68 <__aeabi_d2iz>
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <__aeabi_d2uiz+0x38>)
 8000576:	2200      	movs	r2, #0
 8000578:	0020      	movs	r0, r4
 800057a:	0029      	movs	r1, r5
 800057c:	f002 f8c4 	bl	8002708 <__aeabi_dsub>
 8000580:	f002 fc72 	bl	8002e68 <__aeabi_d2iz>
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	061b      	lsls	r3, r3, #24
 8000588:	469c      	mov	ip, r3
 800058a:	4460      	add	r0, ip
 800058c:	e7f1      	b.n	8000572 <__aeabi_d2uiz+0x1a>
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	41e00000 	.word	0x41e00000

08000594 <__aeabi_d2lz>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	0005      	movs	r5, r0
 8000598:	000c      	movs	r4, r1
 800059a:	2200      	movs	r2, #0
 800059c:	2300      	movs	r3, #0
 800059e:	0028      	movs	r0, r5
 80005a0:	0021      	movs	r1, r4
 80005a2:	f7ff ff5f 	bl	8000464 <__aeabi_dcmplt>
 80005a6:	2800      	cmp	r0, #0
 80005a8:	d108      	bne.n	80005bc <__aeabi_d2lz+0x28>
 80005aa:	0028      	movs	r0, r5
 80005ac:	0021      	movs	r1, r4
 80005ae:	f000 f80f 	bl	80005d0 <__aeabi_d2ulz>
 80005b2:	0002      	movs	r2, r0
 80005b4:	000b      	movs	r3, r1
 80005b6:	0010      	movs	r0, r2
 80005b8:	0019      	movs	r1, r3
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	2380      	movs	r3, #128	; 0x80
 80005be:	061b      	lsls	r3, r3, #24
 80005c0:	18e1      	adds	r1, r4, r3
 80005c2:	0028      	movs	r0, r5
 80005c4:	f000 f804 	bl	80005d0 <__aeabi_d2ulz>
 80005c8:	2300      	movs	r3, #0
 80005ca:	4242      	negs	r2, r0
 80005cc:	418b      	sbcs	r3, r1
 80005ce:	e7f2      	b.n	80005b6 <__aeabi_d2lz+0x22>

080005d0 <__aeabi_d2ulz>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	2200      	movs	r2, #0
 80005d4:	4b0b      	ldr	r3, [pc, #44]	; (8000604 <__aeabi_d2ulz+0x34>)
 80005d6:	000d      	movs	r5, r1
 80005d8:	0004      	movs	r4, r0
 80005da:	f001 fe29 	bl	8002230 <__aeabi_dmul>
 80005de:	f7ff ffbb 	bl	8000558 <__aeabi_d2uiz>
 80005e2:	0006      	movs	r6, r0
 80005e4:	f002 fca6 	bl	8002f34 <__aeabi_ui2d>
 80005e8:	2200      	movs	r2, #0
 80005ea:	4b07      	ldr	r3, [pc, #28]	; (8000608 <__aeabi_d2ulz+0x38>)
 80005ec:	f001 fe20 	bl	8002230 <__aeabi_dmul>
 80005f0:	0002      	movs	r2, r0
 80005f2:	000b      	movs	r3, r1
 80005f4:	0020      	movs	r0, r4
 80005f6:	0029      	movs	r1, r5
 80005f8:	f002 f886 	bl	8002708 <__aeabi_dsub>
 80005fc:	f7ff ffac 	bl	8000558 <__aeabi_d2uiz>
 8000600:	0031      	movs	r1, r6
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	3df00000 	.word	0x3df00000
 8000608:	41f00000 	.word	0x41f00000

0800060c <__aeabi_l2d>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	0006      	movs	r6, r0
 8000610:	0008      	movs	r0, r1
 8000612:	f002 fc5f 	bl	8002ed4 <__aeabi_i2d>
 8000616:	2200      	movs	r2, #0
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <__aeabi_l2d+0x28>)
 800061a:	f001 fe09 	bl	8002230 <__aeabi_dmul>
 800061e:	000d      	movs	r5, r1
 8000620:	0004      	movs	r4, r0
 8000622:	0030      	movs	r0, r6
 8000624:	f002 fc86 	bl	8002f34 <__aeabi_ui2d>
 8000628:	002b      	movs	r3, r5
 800062a:	0022      	movs	r2, r4
 800062c:	f000 fec2 	bl	80013b4 <__aeabi_dadd>
 8000630:	bd70      	pop	{r4, r5, r6, pc}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	41f00000 	.word	0x41f00000

08000638 <__aeabi_fadd>:
 8000638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800063a:	46c6      	mov	lr, r8
 800063c:	0243      	lsls	r3, r0, #9
 800063e:	0a5b      	lsrs	r3, r3, #9
 8000640:	024e      	lsls	r6, r1, #9
 8000642:	0045      	lsls	r5, r0, #1
 8000644:	004f      	lsls	r7, r1, #1
 8000646:	00da      	lsls	r2, r3, #3
 8000648:	0fc4      	lsrs	r4, r0, #31
 800064a:	469c      	mov	ip, r3
 800064c:	0a70      	lsrs	r0, r6, #9
 800064e:	4690      	mov	r8, r2
 8000650:	b500      	push	{lr}
 8000652:	0e2d      	lsrs	r5, r5, #24
 8000654:	0e3f      	lsrs	r7, r7, #24
 8000656:	0fc9      	lsrs	r1, r1, #31
 8000658:	09b6      	lsrs	r6, r6, #6
 800065a:	428c      	cmp	r4, r1
 800065c:	d04b      	beq.n	80006f6 <__aeabi_fadd+0xbe>
 800065e:	1bea      	subs	r2, r5, r7
 8000660:	2a00      	cmp	r2, #0
 8000662:	dd36      	ble.n	80006d2 <__aeabi_fadd+0x9a>
 8000664:	2f00      	cmp	r7, #0
 8000666:	d061      	beq.n	800072c <__aeabi_fadd+0xf4>
 8000668:	2dff      	cmp	r5, #255	; 0xff
 800066a:	d100      	bne.n	800066e <__aeabi_fadd+0x36>
 800066c:	e0ad      	b.n	80007ca <__aeabi_fadd+0x192>
 800066e:	2380      	movs	r3, #128	; 0x80
 8000670:	04db      	lsls	r3, r3, #19
 8000672:	431e      	orrs	r6, r3
 8000674:	2a1b      	cmp	r2, #27
 8000676:	dc00      	bgt.n	800067a <__aeabi_fadd+0x42>
 8000678:	e0d3      	b.n	8000822 <__aeabi_fadd+0x1ea>
 800067a:	2001      	movs	r0, #1
 800067c:	4643      	mov	r3, r8
 800067e:	1a18      	subs	r0, r3, r0
 8000680:	0143      	lsls	r3, r0, #5
 8000682:	d400      	bmi.n	8000686 <__aeabi_fadd+0x4e>
 8000684:	e08c      	b.n	80007a0 <__aeabi_fadd+0x168>
 8000686:	0180      	lsls	r0, r0, #6
 8000688:	0987      	lsrs	r7, r0, #6
 800068a:	0038      	movs	r0, r7
 800068c:	f002 fd48 	bl	8003120 <__clzsi2>
 8000690:	3805      	subs	r0, #5
 8000692:	4087      	lsls	r7, r0
 8000694:	4285      	cmp	r5, r0
 8000696:	dc00      	bgt.n	800069a <__aeabi_fadd+0x62>
 8000698:	e0b6      	b.n	8000808 <__aeabi_fadd+0x1d0>
 800069a:	1a2d      	subs	r5, r5, r0
 800069c:	48b3      	ldr	r0, [pc, #716]	; (800096c <__aeabi_fadd+0x334>)
 800069e:	4038      	ands	r0, r7
 80006a0:	0743      	lsls	r3, r0, #29
 80006a2:	d004      	beq.n	80006ae <__aeabi_fadd+0x76>
 80006a4:	230f      	movs	r3, #15
 80006a6:	4003      	ands	r3, r0
 80006a8:	2b04      	cmp	r3, #4
 80006aa:	d000      	beq.n	80006ae <__aeabi_fadd+0x76>
 80006ac:	3004      	adds	r0, #4
 80006ae:	0143      	lsls	r3, r0, #5
 80006b0:	d400      	bmi.n	80006b4 <__aeabi_fadd+0x7c>
 80006b2:	e078      	b.n	80007a6 <__aeabi_fadd+0x16e>
 80006b4:	1c6a      	adds	r2, r5, #1
 80006b6:	2dfe      	cmp	r5, #254	; 0xfe
 80006b8:	d065      	beq.n	8000786 <__aeabi_fadd+0x14e>
 80006ba:	0180      	lsls	r0, r0, #6
 80006bc:	0a43      	lsrs	r3, r0, #9
 80006be:	469c      	mov	ip, r3
 80006c0:	b2d2      	uxtb	r2, r2
 80006c2:	4663      	mov	r3, ip
 80006c4:	05d0      	lsls	r0, r2, #23
 80006c6:	4318      	orrs	r0, r3
 80006c8:	07e4      	lsls	r4, r4, #31
 80006ca:	4320      	orrs	r0, r4
 80006cc:	bc80      	pop	{r7}
 80006ce:	46b8      	mov	r8, r7
 80006d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d2:	2a00      	cmp	r2, #0
 80006d4:	d035      	beq.n	8000742 <__aeabi_fadd+0x10a>
 80006d6:	1b7a      	subs	r2, r7, r5
 80006d8:	2d00      	cmp	r5, #0
 80006da:	d000      	beq.n	80006de <__aeabi_fadd+0xa6>
 80006dc:	e0af      	b.n	800083e <__aeabi_fadd+0x206>
 80006de:	4643      	mov	r3, r8
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d100      	bne.n	80006e6 <__aeabi_fadd+0xae>
 80006e4:	e0a7      	b.n	8000836 <__aeabi_fadd+0x1fe>
 80006e6:	1e53      	subs	r3, r2, #1
 80006e8:	2a01      	cmp	r2, #1
 80006ea:	d100      	bne.n	80006ee <__aeabi_fadd+0xb6>
 80006ec:	e12f      	b.n	800094e <__aeabi_fadd+0x316>
 80006ee:	2aff      	cmp	r2, #255	; 0xff
 80006f0:	d069      	beq.n	80007c6 <__aeabi_fadd+0x18e>
 80006f2:	001a      	movs	r2, r3
 80006f4:	e0aa      	b.n	800084c <__aeabi_fadd+0x214>
 80006f6:	1be9      	subs	r1, r5, r7
 80006f8:	2900      	cmp	r1, #0
 80006fa:	dd70      	ble.n	80007de <__aeabi_fadd+0x1a6>
 80006fc:	2f00      	cmp	r7, #0
 80006fe:	d037      	beq.n	8000770 <__aeabi_fadd+0x138>
 8000700:	2dff      	cmp	r5, #255	; 0xff
 8000702:	d062      	beq.n	80007ca <__aeabi_fadd+0x192>
 8000704:	2380      	movs	r3, #128	; 0x80
 8000706:	04db      	lsls	r3, r3, #19
 8000708:	431e      	orrs	r6, r3
 800070a:	291b      	cmp	r1, #27
 800070c:	dc00      	bgt.n	8000710 <__aeabi_fadd+0xd8>
 800070e:	e0b0      	b.n	8000872 <__aeabi_fadd+0x23a>
 8000710:	2001      	movs	r0, #1
 8000712:	4440      	add	r0, r8
 8000714:	0143      	lsls	r3, r0, #5
 8000716:	d543      	bpl.n	80007a0 <__aeabi_fadd+0x168>
 8000718:	3501      	adds	r5, #1
 800071a:	2dff      	cmp	r5, #255	; 0xff
 800071c:	d033      	beq.n	8000786 <__aeabi_fadd+0x14e>
 800071e:	2301      	movs	r3, #1
 8000720:	4a93      	ldr	r2, [pc, #588]	; (8000970 <__aeabi_fadd+0x338>)
 8000722:	4003      	ands	r3, r0
 8000724:	0840      	lsrs	r0, r0, #1
 8000726:	4010      	ands	r0, r2
 8000728:	4318      	orrs	r0, r3
 800072a:	e7b9      	b.n	80006a0 <__aeabi_fadd+0x68>
 800072c:	2e00      	cmp	r6, #0
 800072e:	d100      	bne.n	8000732 <__aeabi_fadd+0xfa>
 8000730:	e083      	b.n	800083a <__aeabi_fadd+0x202>
 8000732:	1e51      	subs	r1, r2, #1
 8000734:	2a01      	cmp	r2, #1
 8000736:	d100      	bne.n	800073a <__aeabi_fadd+0x102>
 8000738:	e0d8      	b.n	80008ec <__aeabi_fadd+0x2b4>
 800073a:	2aff      	cmp	r2, #255	; 0xff
 800073c:	d045      	beq.n	80007ca <__aeabi_fadd+0x192>
 800073e:	000a      	movs	r2, r1
 8000740:	e798      	b.n	8000674 <__aeabi_fadd+0x3c>
 8000742:	27fe      	movs	r7, #254	; 0xfe
 8000744:	1c6a      	adds	r2, r5, #1
 8000746:	4217      	tst	r7, r2
 8000748:	d000      	beq.n	800074c <__aeabi_fadd+0x114>
 800074a:	e086      	b.n	800085a <__aeabi_fadd+0x222>
 800074c:	2d00      	cmp	r5, #0
 800074e:	d000      	beq.n	8000752 <__aeabi_fadd+0x11a>
 8000750:	e0b7      	b.n	80008c2 <__aeabi_fadd+0x28a>
 8000752:	4643      	mov	r3, r8
 8000754:	2b00      	cmp	r3, #0
 8000756:	d100      	bne.n	800075a <__aeabi_fadd+0x122>
 8000758:	e0f3      	b.n	8000942 <__aeabi_fadd+0x30a>
 800075a:	2200      	movs	r2, #0
 800075c:	2e00      	cmp	r6, #0
 800075e:	d0b0      	beq.n	80006c2 <__aeabi_fadd+0x8a>
 8000760:	1b98      	subs	r0, r3, r6
 8000762:	0143      	lsls	r3, r0, #5
 8000764:	d400      	bmi.n	8000768 <__aeabi_fadd+0x130>
 8000766:	e0fa      	b.n	800095e <__aeabi_fadd+0x326>
 8000768:	4643      	mov	r3, r8
 800076a:	000c      	movs	r4, r1
 800076c:	1af0      	subs	r0, r6, r3
 800076e:	e797      	b.n	80006a0 <__aeabi_fadd+0x68>
 8000770:	2e00      	cmp	r6, #0
 8000772:	d100      	bne.n	8000776 <__aeabi_fadd+0x13e>
 8000774:	e0c8      	b.n	8000908 <__aeabi_fadd+0x2d0>
 8000776:	1e4a      	subs	r2, r1, #1
 8000778:	2901      	cmp	r1, #1
 800077a:	d100      	bne.n	800077e <__aeabi_fadd+0x146>
 800077c:	e0ae      	b.n	80008dc <__aeabi_fadd+0x2a4>
 800077e:	29ff      	cmp	r1, #255	; 0xff
 8000780:	d023      	beq.n	80007ca <__aeabi_fadd+0x192>
 8000782:	0011      	movs	r1, r2
 8000784:	e7c1      	b.n	800070a <__aeabi_fadd+0xd2>
 8000786:	2300      	movs	r3, #0
 8000788:	22ff      	movs	r2, #255	; 0xff
 800078a:	469c      	mov	ip, r3
 800078c:	e799      	b.n	80006c2 <__aeabi_fadd+0x8a>
 800078e:	21fe      	movs	r1, #254	; 0xfe
 8000790:	1c6a      	adds	r2, r5, #1
 8000792:	4211      	tst	r1, r2
 8000794:	d077      	beq.n	8000886 <__aeabi_fadd+0x24e>
 8000796:	2aff      	cmp	r2, #255	; 0xff
 8000798:	d0f5      	beq.n	8000786 <__aeabi_fadd+0x14e>
 800079a:	0015      	movs	r5, r2
 800079c:	4446      	add	r6, r8
 800079e:	0870      	lsrs	r0, r6, #1
 80007a0:	0743      	lsls	r3, r0, #29
 80007a2:	d000      	beq.n	80007a6 <__aeabi_fadd+0x16e>
 80007a4:	e77e      	b.n	80006a4 <__aeabi_fadd+0x6c>
 80007a6:	08c3      	lsrs	r3, r0, #3
 80007a8:	2dff      	cmp	r5, #255	; 0xff
 80007aa:	d00e      	beq.n	80007ca <__aeabi_fadd+0x192>
 80007ac:	025b      	lsls	r3, r3, #9
 80007ae:	0a5b      	lsrs	r3, r3, #9
 80007b0:	469c      	mov	ip, r3
 80007b2:	b2ea      	uxtb	r2, r5
 80007b4:	e785      	b.n	80006c2 <__aeabi_fadd+0x8a>
 80007b6:	2e00      	cmp	r6, #0
 80007b8:	d007      	beq.n	80007ca <__aeabi_fadd+0x192>
 80007ba:	2280      	movs	r2, #128	; 0x80
 80007bc:	03d2      	lsls	r2, r2, #15
 80007be:	4213      	tst	r3, r2
 80007c0:	d003      	beq.n	80007ca <__aeabi_fadd+0x192>
 80007c2:	4210      	tst	r0, r2
 80007c4:	d101      	bne.n	80007ca <__aeabi_fadd+0x192>
 80007c6:	000c      	movs	r4, r1
 80007c8:	0003      	movs	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d0db      	beq.n	8000786 <__aeabi_fadd+0x14e>
 80007ce:	2080      	movs	r0, #128	; 0x80
 80007d0:	03c0      	lsls	r0, r0, #15
 80007d2:	4318      	orrs	r0, r3
 80007d4:	0240      	lsls	r0, r0, #9
 80007d6:	0a43      	lsrs	r3, r0, #9
 80007d8:	469c      	mov	ip, r3
 80007da:	22ff      	movs	r2, #255	; 0xff
 80007dc:	e771      	b.n	80006c2 <__aeabi_fadd+0x8a>
 80007de:	2900      	cmp	r1, #0
 80007e0:	d0d5      	beq.n	800078e <__aeabi_fadd+0x156>
 80007e2:	1b7a      	subs	r2, r7, r5
 80007e4:	2d00      	cmp	r5, #0
 80007e6:	d160      	bne.n	80008aa <__aeabi_fadd+0x272>
 80007e8:	4643      	mov	r3, r8
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d024      	beq.n	8000838 <__aeabi_fadd+0x200>
 80007ee:	1e53      	subs	r3, r2, #1
 80007f0:	2a01      	cmp	r2, #1
 80007f2:	d073      	beq.n	80008dc <__aeabi_fadd+0x2a4>
 80007f4:	2aff      	cmp	r2, #255	; 0xff
 80007f6:	d0e7      	beq.n	80007c8 <__aeabi_fadd+0x190>
 80007f8:	001a      	movs	r2, r3
 80007fa:	2a1b      	cmp	r2, #27
 80007fc:	dc00      	bgt.n	8000800 <__aeabi_fadd+0x1c8>
 80007fe:	e085      	b.n	800090c <__aeabi_fadd+0x2d4>
 8000800:	2001      	movs	r0, #1
 8000802:	003d      	movs	r5, r7
 8000804:	1980      	adds	r0, r0, r6
 8000806:	e785      	b.n	8000714 <__aeabi_fadd+0xdc>
 8000808:	2320      	movs	r3, #32
 800080a:	003a      	movs	r2, r7
 800080c:	1b45      	subs	r5, r0, r5
 800080e:	0038      	movs	r0, r7
 8000810:	3501      	adds	r5, #1
 8000812:	40ea      	lsrs	r2, r5
 8000814:	1b5d      	subs	r5, r3, r5
 8000816:	40a8      	lsls	r0, r5
 8000818:	1e43      	subs	r3, r0, #1
 800081a:	4198      	sbcs	r0, r3
 800081c:	2500      	movs	r5, #0
 800081e:	4310      	orrs	r0, r2
 8000820:	e73e      	b.n	80006a0 <__aeabi_fadd+0x68>
 8000822:	2320      	movs	r3, #32
 8000824:	0030      	movs	r0, r6
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	0031      	movs	r1, r6
 800082a:	4098      	lsls	r0, r3
 800082c:	40d1      	lsrs	r1, r2
 800082e:	1e43      	subs	r3, r0, #1
 8000830:	4198      	sbcs	r0, r3
 8000832:	4308      	orrs	r0, r1
 8000834:	e722      	b.n	800067c <__aeabi_fadd+0x44>
 8000836:	000c      	movs	r4, r1
 8000838:	0003      	movs	r3, r0
 800083a:	0015      	movs	r5, r2
 800083c:	e7b4      	b.n	80007a8 <__aeabi_fadd+0x170>
 800083e:	2fff      	cmp	r7, #255	; 0xff
 8000840:	d0c1      	beq.n	80007c6 <__aeabi_fadd+0x18e>
 8000842:	2380      	movs	r3, #128	; 0x80
 8000844:	4640      	mov	r0, r8
 8000846:	04db      	lsls	r3, r3, #19
 8000848:	4318      	orrs	r0, r3
 800084a:	4680      	mov	r8, r0
 800084c:	2a1b      	cmp	r2, #27
 800084e:	dd51      	ble.n	80008f4 <__aeabi_fadd+0x2bc>
 8000850:	2001      	movs	r0, #1
 8000852:	000c      	movs	r4, r1
 8000854:	003d      	movs	r5, r7
 8000856:	1a30      	subs	r0, r6, r0
 8000858:	e712      	b.n	8000680 <__aeabi_fadd+0x48>
 800085a:	4643      	mov	r3, r8
 800085c:	1b9f      	subs	r7, r3, r6
 800085e:	017b      	lsls	r3, r7, #5
 8000860:	d42b      	bmi.n	80008ba <__aeabi_fadd+0x282>
 8000862:	2f00      	cmp	r7, #0
 8000864:	d000      	beq.n	8000868 <__aeabi_fadd+0x230>
 8000866:	e710      	b.n	800068a <__aeabi_fadd+0x52>
 8000868:	2300      	movs	r3, #0
 800086a:	2400      	movs	r4, #0
 800086c:	2200      	movs	r2, #0
 800086e:	469c      	mov	ip, r3
 8000870:	e727      	b.n	80006c2 <__aeabi_fadd+0x8a>
 8000872:	2320      	movs	r3, #32
 8000874:	0032      	movs	r2, r6
 8000876:	0030      	movs	r0, r6
 8000878:	40ca      	lsrs	r2, r1
 800087a:	1a59      	subs	r1, r3, r1
 800087c:	4088      	lsls	r0, r1
 800087e:	1e43      	subs	r3, r0, #1
 8000880:	4198      	sbcs	r0, r3
 8000882:	4310      	orrs	r0, r2
 8000884:	e745      	b.n	8000712 <__aeabi_fadd+0xda>
 8000886:	2d00      	cmp	r5, #0
 8000888:	d14a      	bne.n	8000920 <__aeabi_fadd+0x2e8>
 800088a:	4643      	mov	r3, r8
 800088c:	2b00      	cmp	r3, #0
 800088e:	d063      	beq.n	8000958 <__aeabi_fadd+0x320>
 8000890:	2200      	movs	r2, #0
 8000892:	2e00      	cmp	r6, #0
 8000894:	d100      	bne.n	8000898 <__aeabi_fadd+0x260>
 8000896:	e714      	b.n	80006c2 <__aeabi_fadd+0x8a>
 8000898:	0030      	movs	r0, r6
 800089a:	4440      	add	r0, r8
 800089c:	0143      	lsls	r3, r0, #5
 800089e:	d400      	bmi.n	80008a2 <__aeabi_fadd+0x26a>
 80008a0:	e77e      	b.n	80007a0 <__aeabi_fadd+0x168>
 80008a2:	4b32      	ldr	r3, [pc, #200]	; (800096c <__aeabi_fadd+0x334>)
 80008a4:	3501      	adds	r5, #1
 80008a6:	4018      	ands	r0, r3
 80008a8:	e77a      	b.n	80007a0 <__aeabi_fadd+0x168>
 80008aa:	2fff      	cmp	r7, #255	; 0xff
 80008ac:	d08c      	beq.n	80007c8 <__aeabi_fadd+0x190>
 80008ae:	2380      	movs	r3, #128	; 0x80
 80008b0:	4641      	mov	r1, r8
 80008b2:	04db      	lsls	r3, r3, #19
 80008b4:	4319      	orrs	r1, r3
 80008b6:	4688      	mov	r8, r1
 80008b8:	e79f      	b.n	80007fa <__aeabi_fadd+0x1c2>
 80008ba:	4643      	mov	r3, r8
 80008bc:	000c      	movs	r4, r1
 80008be:	1af7      	subs	r7, r6, r3
 80008c0:	e6e3      	b.n	800068a <__aeabi_fadd+0x52>
 80008c2:	4642      	mov	r2, r8
 80008c4:	2a00      	cmp	r2, #0
 80008c6:	d000      	beq.n	80008ca <__aeabi_fadd+0x292>
 80008c8:	e775      	b.n	80007b6 <__aeabi_fadd+0x17e>
 80008ca:	2e00      	cmp	r6, #0
 80008cc:	d000      	beq.n	80008d0 <__aeabi_fadd+0x298>
 80008ce:	e77a      	b.n	80007c6 <__aeabi_fadd+0x18e>
 80008d0:	2380      	movs	r3, #128	; 0x80
 80008d2:	03db      	lsls	r3, r3, #15
 80008d4:	2400      	movs	r4, #0
 80008d6:	469c      	mov	ip, r3
 80008d8:	22ff      	movs	r2, #255	; 0xff
 80008da:	e6f2      	b.n	80006c2 <__aeabi_fadd+0x8a>
 80008dc:	0030      	movs	r0, r6
 80008de:	4440      	add	r0, r8
 80008e0:	2501      	movs	r5, #1
 80008e2:	0143      	lsls	r3, r0, #5
 80008e4:	d400      	bmi.n	80008e8 <__aeabi_fadd+0x2b0>
 80008e6:	e75b      	b.n	80007a0 <__aeabi_fadd+0x168>
 80008e8:	2502      	movs	r5, #2
 80008ea:	e718      	b.n	800071e <__aeabi_fadd+0xe6>
 80008ec:	4643      	mov	r3, r8
 80008ee:	2501      	movs	r5, #1
 80008f0:	1b98      	subs	r0, r3, r6
 80008f2:	e6c5      	b.n	8000680 <__aeabi_fadd+0x48>
 80008f4:	2320      	movs	r3, #32
 80008f6:	4644      	mov	r4, r8
 80008f8:	4640      	mov	r0, r8
 80008fa:	40d4      	lsrs	r4, r2
 80008fc:	1a9a      	subs	r2, r3, r2
 80008fe:	4090      	lsls	r0, r2
 8000900:	1e43      	subs	r3, r0, #1
 8000902:	4198      	sbcs	r0, r3
 8000904:	4320      	orrs	r0, r4
 8000906:	e7a4      	b.n	8000852 <__aeabi_fadd+0x21a>
 8000908:	000d      	movs	r5, r1
 800090a:	e74d      	b.n	80007a8 <__aeabi_fadd+0x170>
 800090c:	2320      	movs	r3, #32
 800090e:	4641      	mov	r1, r8
 8000910:	4640      	mov	r0, r8
 8000912:	40d1      	lsrs	r1, r2
 8000914:	1a9a      	subs	r2, r3, r2
 8000916:	4090      	lsls	r0, r2
 8000918:	1e43      	subs	r3, r0, #1
 800091a:	4198      	sbcs	r0, r3
 800091c:	4308      	orrs	r0, r1
 800091e:	e770      	b.n	8000802 <__aeabi_fadd+0x1ca>
 8000920:	4642      	mov	r2, r8
 8000922:	2a00      	cmp	r2, #0
 8000924:	d100      	bne.n	8000928 <__aeabi_fadd+0x2f0>
 8000926:	e74f      	b.n	80007c8 <__aeabi_fadd+0x190>
 8000928:	2e00      	cmp	r6, #0
 800092a:	d100      	bne.n	800092e <__aeabi_fadd+0x2f6>
 800092c:	e74d      	b.n	80007ca <__aeabi_fadd+0x192>
 800092e:	2280      	movs	r2, #128	; 0x80
 8000930:	03d2      	lsls	r2, r2, #15
 8000932:	4213      	tst	r3, r2
 8000934:	d100      	bne.n	8000938 <__aeabi_fadd+0x300>
 8000936:	e748      	b.n	80007ca <__aeabi_fadd+0x192>
 8000938:	4210      	tst	r0, r2
 800093a:	d000      	beq.n	800093e <__aeabi_fadd+0x306>
 800093c:	e745      	b.n	80007ca <__aeabi_fadd+0x192>
 800093e:	0003      	movs	r3, r0
 8000940:	e743      	b.n	80007ca <__aeabi_fadd+0x192>
 8000942:	2e00      	cmp	r6, #0
 8000944:	d090      	beq.n	8000868 <__aeabi_fadd+0x230>
 8000946:	000c      	movs	r4, r1
 8000948:	4684      	mov	ip, r0
 800094a:	2200      	movs	r2, #0
 800094c:	e6b9      	b.n	80006c2 <__aeabi_fadd+0x8a>
 800094e:	4643      	mov	r3, r8
 8000950:	000c      	movs	r4, r1
 8000952:	1af0      	subs	r0, r6, r3
 8000954:	3501      	adds	r5, #1
 8000956:	e693      	b.n	8000680 <__aeabi_fadd+0x48>
 8000958:	4684      	mov	ip, r0
 800095a:	2200      	movs	r2, #0
 800095c:	e6b1      	b.n	80006c2 <__aeabi_fadd+0x8a>
 800095e:	2800      	cmp	r0, #0
 8000960:	d000      	beq.n	8000964 <__aeabi_fadd+0x32c>
 8000962:	e71d      	b.n	80007a0 <__aeabi_fadd+0x168>
 8000964:	2300      	movs	r3, #0
 8000966:	2400      	movs	r4, #0
 8000968:	469c      	mov	ip, r3
 800096a:	e6aa      	b.n	80006c2 <__aeabi_fadd+0x8a>
 800096c:	fbffffff 	.word	0xfbffffff
 8000970:	7dffffff 	.word	0x7dffffff

08000974 <__aeabi_fdiv>:
 8000974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000976:	464f      	mov	r7, r9
 8000978:	4646      	mov	r6, r8
 800097a:	46d6      	mov	lr, sl
 800097c:	0245      	lsls	r5, r0, #9
 800097e:	b5c0      	push	{r6, r7, lr}
 8000980:	0047      	lsls	r7, r0, #1
 8000982:	1c0c      	adds	r4, r1, #0
 8000984:	0a6d      	lsrs	r5, r5, #9
 8000986:	0e3f      	lsrs	r7, r7, #24
 8000988:	0fc6      	lsrs	r6, r0, #31
 800098a:	2f00      	cmp	r7, #0
 800098c:	d100      	bne.n	8000990 <__aeabi_fdiv+0x1c>
 800098e:	e070      	b.n	8000a72 <__aeabi_fdiv+0xfe>
 8000990:	2fff      	cmp	r7, #255	; 0xff
 8000992:	d100      	bne.n	8000996 <__aeabi_fdiv+0x22>
 8000994:	e075      	b.n	8000a82 <__aeabi_fdiv+0x10e>
 8000996:	00eb      	lsls	r3, r5, #3
 8000998:	2580      	movs	r5, #128	; 0x80
 800099a:	04ed      	lsls	r5, r5, #19
 800099c:	431d      	orrs	r5, r3
 800099e:	2300      	movs	r3, #0
 80009a0:	4699      	mov	r9, r3
 80009a2:	469a      	mov	sl, r3
 80009a4:	3f7f      	subs	r7, #127	; 0x7f
 80009a6:	0260      	lsls	r0, r4, #9
 80009a8:	0a43      	lsrs	r3, r0, #9
 80009aa:	4698      	mov	r8, r3
 80009ac:	0063      	lsls	r3, r4, #1
 80009ae:	0e1b      	lsrs	r3, r3, #24
 80009b0:	0fe4      	lsrs	r4, r4, #31
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d04e      	beq.n	8000a54 <__aeabi_fdiv+0xe0>
 80009b6:	2bff      	cmp	r3, #255	; 0xff
 80009b8:	d046      	beq.n	8000a48 <__aeabi_fdiv+0xd4>
 80009ba:	4642      	mov	r2, r8
 80009bc:	00d0      	lsls	r0, r2, #3
 80009be:	2280      	movs	r2, #128	; 0x80
 80009c0:	04d2      	lsls	r2, r2, #19
 80009c2:	4302      	orrs	r2, r0
 80009c4:	4690      	mov	r8, r2
 80009c6:	2200      	movs	r2, #0
 80009c8:	3b7f      	subs	r3, #127	; 0x7f
 80009ca:	0031      	movs	r1, r6
 80009cc:	1aff      	subs	r7, r7, r3
 80009ce:	464b      	mov	r3, r9
 80009d0:	4061      	eors	r1, r4
 80009d2:	b2c9      	uxtb	r1, r1
 80009d4:	4313      	orrs	r3, r2
 80009d6:	2b0f      	cmp	r3, #15
 80009d8:	d900      	bls.n	80009dc <__aeabi_fdiv+0x68>
 80009da:	e0b5      	b.n	8000b48 <__aeabi_fdiv+0x1d4>
 80009dc:	486e      	ldr	r0, [pc, #440]	; (8000b98 <__aeabi_fdiv+0x224>)
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	58c3      	ldr	r3, [r0, r3]
 80009e2:	469f      	mov	pc, r3
 80009e4:	2300      	movs	r3, #0
 80009e6:	4698      	mov	r8, r3
 80009e8:	0026      	movs	r6, r4
 80009ea:	4645      	mov	r5, r8
 80009ec:	4692      	mov	sl, r2
 80009ee:	4653      	mov	r3, sl
 80009f0:	2b02      	cmp	r3, #2
 80009f2:	d100      	bne.n	80009f6 <__aeabi_fdiv+0x82>
 80009f4:	e089      	b.n	8000b0a <__aeabi_fdiv+0x196>
 80009f6:	2b03      	cmp	r3, #3
 80009f8:	d100      	bne.n	80009fc <__aeabi_fdiv+0x88>
 80009fa:	e09e      	b.n	8000b3a <__aeabi_fdiv+0x1c6>
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d018      	beq.n	8000a32 <__aeabi_fdiv+0xbe>
 8000a00:	003b      	movs	r3, r7
 8000a02:	337f      	adds	r3, #127	; 0x7f
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	dd69      	ble.n	8000adc <__aeabi_fdiv+0x168>
 8000a08:	076a      	lsls	r2, r5, #29
 8000a0a:	d004      	beq.n	8000a16 <__aeabi_fdiv+0xa2>
 8000a0c:	220f      	movs	r2, #15
 8000a0e:	402a      	ands	r2, r5
 8000a10:	2a04      	cmp	r2, #4
 8000a12:	d000      	beq.n	8000a16 <__aeabi_fdiv+0xa2>
 8000a14:	3504      	adds	r5, #4
 8000a16:	012a      	lsls	r2, r5, #4
 8000a18:	d503      	bpl.n	8000a22 <__aeabi_fdiv+0xae>
 8000a1a:	4b60      	ldr	r3, [pc, #384]	; (8000b9c <__aeabi_fdiv+0x228>)
 8000a1c:	401d      	ands	r5, r3
 8000a1e:	003b      	movs	r3, r7
 8000a20:	3380      	adds	r3, #128	; 0x80
 8000a22:	2bfe      	cmp	r3, #254	; 0xfe
 8000a24:	dd00      	ble.n	8000a28 <__aeabi_fdiv+0xb4>
 8000a26:	e070      	b.n	8000b0a <__aeabi_fdiv+0x196>
 8000a28:	01ad      	lsls	r5, r5, #6
 8000a2a:	0a6d      	lsrs	r5, r5, #9
 8000a2c:	b2d8      	uxtb	r0, r3
 8000a2e:	e002      	b.n	8000a36 <__aeabi_fdiv+0xc2>
 8000a30:	000e      	movs	r6, r1
 8000a32:	2000      	movs	r0, #0
 8000a34:	2500      	movs	r5, #0
 8000a36:	05c0      	lsls	r0, r0, #23
 8000a38:	4328      	orrs	r0, r5
 8000a3a:	07f6      	lsls	r6, r6, #31
 8000a3c:	4330      	orrs	r0, r6
 8000a3e:	bce0      	pop	{r5, r6, r7}
 8000a40:	46ba      	mov	sl, r7
 8000a42:	46b1      	mov	r9, r6
 8000a44:	46a8      	mov	r8, r5
 8000a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a48:	4643      	mov	r3, r8
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d13f      	bne.n	8000ace <__aeabi_fdiv+0x15a>
 8000a4e:	2202      	movs	r2, #2
 8000a50:	3fff      	subs	r7, #255	; 0xff
 8000a52:	e003      	b.n	8000a5c <__aeabi_fdiv+0xe8>
 8000a54:	4643      	mov	r3, r8
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d12d      	bne.n	8000ab6 <__aeabi_fdiv+0x142>
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	0031      	movs	r1, r6
 8000a5e:	464b      	mov	r3, r9
 8000a60:	4061      	eors	r1, r4
 8000a62:	b2c9      	uxtb	r1, r1
 8000a64:	4313      	orrs	r3, r2
 8000a66:	2b0f      	cmp	r3, #15
 8000a68:	d834      	bhi.n	8000ad4 <__aeabi_fdiv+0x160>
 8000a6a:	484d      	ldr	r0, [pc, #308]	; (8000ba0 <__aeabi_fdiv+0x22c>)
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	58c3      	ldr	r3, [r0, r3]
 8000a70:	469f      	mov	pc, r3
 8000a72:	2d00      	cmp	r5, #0
 8000a74:	d113      	bne.n	8000a9e <__aeabi_fdiv+0x12a>
 8000a76:	2304      	movs	r3, #4
 8000a78:	4699      	mov	r9, r3
 8000a7a:	3b03      	subs	r3, #3
 8000a7c:	2700      	movs	r7, #0
 8000a7e:	469a      	mov	sl, r3
 8000a80:	e791      	b.n	80009a6 <__aeabi_fdiv+0x32>
 8000a82:	2d00      	cmp	r5, #0
 8000a84:	d105      	bne.n	8000a92 <__aeabi_fdiv+0x11e>
 8000a86:	2308      	movs	r3, #8
 8000a88:	4699      	mov	r9, r3
 8000a8a:	3b06      	subs	r3, #6
 8000a8c:	27ff      	movs	r7, #255	; 0xff
 8000a8e:	469a      	mov	sl, r3
 8000a90:	e789      	b.n	80009a6 <__aeabi_fdiv+0x32>
 8000a92:	230c      	movs	r3, #12
 8000a94:	4699      	mov	r9, r3
 8000a96:	3b09      	subs	r3, #9
 8000a98:	27ff      	movs	r7, #255	; 0xff
 8000a9a:	469a      	mov	sl, r3
 8000a9c:	e783      	b.n	80009a6 <__aeabi_fdiv+0x32>
 8000a9e:	0028      	movs	r0, r5
 8000aa0:	f002 fb3e 	bl	8003120 <__clzsi2>
 8000aa4:	2776      	movs	r7, #118	; 0x76
 8000aa6:	1f43      	subs	r3, r0, #5
 8000aa8:	409d      	lsls	r5, r3
 8000aaa:	2300      	movs	r3, #0
 8000aac:	427f      	negs	r7, r7
 8000aae:	4699      	mov	r9, r3
 8000ab0:	469a      	mov	sl, r3
 8000ab2:	1a3f      	subs	r7, r7, r0
 8000ab4:	e777      	b.n	80009a6 <__aeabi_fdiv+0x32>
 8000ab6:	4640      	mov	r0, r8
 8000ab8:	f002 fb32 	bl	8003120 <__clzsi2>
 8000abc:	4642      	mov	r2, r8
 8000abe:	1f43      	subs	r3, r0, #5
 8000ac0:	409a      	lsls	r2, r3
 8000ac2:	2376      	movs	r3, #118	; 0x76
 8000ac4:	425b      	negs	r3, r3
 8000ac6:	4690      	mov	r8, r2
 8000ac8:	1a1b      	subs	r3, r3, r0
 8000aca:	2200      	movs	r2, #0
 8000acc:	e77d      	b.n	80009ca <__aeabi_fdiv+0x56>
 8000ace:	23ff      	movs	r3, #255	; 0xff
 8000ad0:	2203      	movs	r2, #3
 8000ad2:	e77a      	b.n	80009ca <__aeabi_fdiv+0x56>
 8000ad4:	000e      	movs	r6, r1
 8000ad6:	20ff      	movs	r0, #255	; 0xff
 8000ad8:	2500      	movs	r5, #0
 8000ada:	e7ac      	b.n	8000a36 <__aeabi_fdiv+0xc2>
 8000adc:	2001      	movs	r0, #1
 8000ade:	1ac0      	subs	r0, r0, r3
 8000ae0:	281b      	cmp	r0, #27
 8000ae2:	dca6      	bgt.n	8000a32 <__aeabi_fdiv+0xbe>
 8000ae4:	379e      	adds	r7, #158	; 0x9e
 8000ae6:	002a      	movs	r2, r5
 8000ae8:	40bd      	lsls	r5, r7
 8000aea:	40c2      	lsrs	r2, r0
 8000aec:	1e6b      	subs	r3, r5, #1
 8000aee:	419d      	sbcs	r5, r3
 8000af0:	4315      	orrs	r5, r2
 8000af2:	076b      	lsls	r3, r5, #29
 8000af4:	d004      	beq.n	8000b00 <__aeabi_fdiv+0x18c>
 8000af6:	230f      	movs	r3, #15
 8000af8:	402b      	ands	r3, r5
 8000afa:	2b04      	cmp	r3, #4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_fdiv+0x18c>
 8000afe:	3504      	adds	r5, #4
 8000b00:	016b      	lsls	r3, r5, #5
 8000b02:	d544      	bpl.n	8000b8e <__aeabi_fdiv+0x21a>
 8000b04:	2001      	movs	r0, #1
 8000b06:	2500      	movs	r5, #0
 8000b08:	e795      	b.n	8000a36 <__aeabi_fdiv+0xc2>
 8000b0a:	20ff      	movs	r0, #255	; 0xff
 8000b0c:	2500      	movs	r5, #0
 8000b0e:	e792      	b.n	8000a36 <__aeabi_fdiv+0xc2>
 8000b10:	2580      	movs	r5, #128	; 0x80
 8000b12:	2600      	movs	r6, #0
 8000b14:	20ff      	movs	r0, #255	; 0xff
 8000b16:	03ed      	lsls	r5, r5, #15
 8000b18:	e78d      	b.n	8000a36 <__aeabi_fdiv+0xc2>
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	4698      	mov	r8, r3
 8000b1e:	2080      	movs	r0, #128	; 0x80
 8000b20:	03c0      	lsls	r0, r0, #15
 8000b22:	4205      	tst	r5, r0
 8000b24:	d009      	beq.n	8000b3a <__aeabi_fdiv+0x1c6>
 8000b26:	4643      	mov	r3, r8
 8000b28:	4203      	tst	r3, r0
 8000b2a:	d106      	bne.n	8000b3a <__aeabi_fdiv+0x1c6>
 8000b2c:	4645      	mov	r5, r8
 8000b2e:	4305      	orrs	r5, r0
 8000b30:	026d      	lsls	r5, r5, #9
 8000b32:	0026      	movs	r6, r4
 8000b34:	20ff      	movs	r0, #255	; 0xff
 8000b36:	0a6d      	lsrs	r5, r5, #9
 8000b38:	e77d      	b.n	8000a36 <__aeabi_fdiv+0xc2>
 8000b3a:	2080      	movs	r0, #128	; 0x80
 8000b3c:	03c0      	lsls	r0, r0, #15
 8000b3e:	4305      	orrs	r5, r0
 8000b40:	026d      	lsls	r5, r5, #9
 8000b42:	20ff      	movs	r0, #255	; 0xff
 8000b44:	0a6d      	lsrs	r5, r5, #9
 8000b46:	e776      	b.n	8000a36 <__aeabi_fdiv+0xc2>
 8000b48:	4642      	mov	r2, r8
 8000b4a:	016b      	lsls	r3, r5, #5
 8000b4c:	0150      	lsls	r0, r2, #5
 8000b4e:	4283      	cmp	r3, r0
 8000b50:	d219      	bcs.n	8000b86 <__aeabi_fdiv+0x212>
 8000b52:	221b      	movs	r2, #27
 8000b54:	2500      	movs	r5, #0
 8000b56:	3f01      	subs	r7, #1
 8000b58:	2601      	movs	r6, #1
 8000b5a:	001c      	movs	r4, r3
 8000b5c:	006d      	lsls	r5, r5, #1
 8000b5e:	005b      	lsls	r3, r3, #1
 8000b60:	2c00      	cmp	r4, #0
 8000b62:	db01      	blt.n	8000b68 <__aeabi_fdiv+0x1f4>
 8000b64:	4298      	cmp	r0, r3
 8000b66:	d801      	bhi.n	8000b6c <__aeabi_fdiv+0x1f8>
 8000b68:	1a1b      	subs	r3, r3, r0
 8000b6a:	4335      	orrs	r5, r6
 8000b6c:	3a01      	subs	r2, #1
 8000b6e:	2a00      	cmp	r2, #0
 8000b70:	d1f3      	bne.n	8000b5a <__aeabi_fdiv+0x1e6>
 8000b72:	1e5a      	subs	r2, r3, #1
 8000b74:	4193      	sbcs	r3, r2
 8000b76:	431d      	orrs	r5, r3
 8000b78:	003b      	movs	r3, r7
 8000b7a:	337f      	adds	r3, #127	; 0x7f
 8000b7c:	000e      	movs	r6, r1
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	dd00      	ble.n	8000b84 <__aeabi_fdiv+0x210>
 8000b82:	e741      	b.n	8000a08 <__aeabi_fdiv+0x94>
 8000b84:	e7aa      	b.n	8000adc <__aeabi_fdiv+0x168>
 8000b86:	221a      	movs	r2, #26
 8000b88:	2501      	movs	r5, #1
 8000b8a:	1a1b      	subs	r3, r3, r0
 8000b8c:	e7e4      	b.n	8000b58 <__aeabi_fdiv+0x1e4>
 8000b8e:	01ad      	lsls	r5, r5, #6
 8000b90:	2000      	movs	r0, #0
 8000b92:	0a6d      	lsrs	r5, r5, #9
 8000b94:	e74f      	b.n	8000a36 <__aeabi_fdiv+0xc2>
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	08012b88 	.word	0x08012b88
 8000b9c:	f7ffffff 	.word	0xf7ffffff
 8000ba0:	08012bc8 	.word	0x08012bc8

08000ba4 <__eqsf2>:
 8000ba4:	b570      	push	{r4, r5, r6, lr}
 8000ba6:	0042      	lsls	r2, r0, #1
 8000ba8:	0245      	lsls	r5, r0, #9
 8000baa:	024e      	lsls	r6, r1, #9
 8000bac:	004c      	lsls	r4, r1, #1
 8000bae:	0fc3      	lsrs	r3, r0, #31
 8000bb0:	0a6d      	lsrs	r5, r5, #9
 8000bb2:	2001      	movs	r0, #1
 8000bb4:	0e12      	lsrs	r2, r2, #24
 8000bb6:	0a76      	lsrs	r6, r6, #9
 8000bb8:	0e24      	lsrs	r4, r4, #24
 8000bba:	0fc9      	lsrs	r1, r1, #31
 8000bbc:	2aff      	cmp	r2, #255	; 0xff
 8000bbe:	d006      	beq.n	8000bce <__eqsf2+0x2a>
 8000bc0:	2cff      	cmp	r4, #255	; 0xff
 8000bc2:	d003      	beq.n	8000bcc <__eqsf2+0x28>
 8000bc4:	42a2      	cmp	r2, r4
 8000bc6:	d101      	bne.n	8000bcc <__eqsf2+0x28>
 8000bc8:	42b5      	cmp	r5, r6
 8000bca:	d006      	beq.n	8000bda <__eqsf2+0x36>
 8000bcc:	bd70      	pop	{r4, r5, r6, pc}
 8000bce:	2d00      	cmp	r5, #0
 8000bd0:	d1fc      	bne.n	8000bcc <__eqsf2+0x28>
 8000bd2:	2cff      	cmp	r4, #255	; 0xff
 8000bd4:	d1fa      	bne.n	8000bcc <__eqsf2+0x28>
 8000bd6:	2e00      	cmp	r6, #0
 8000bd8:	d1f8      	bne.n	8000bcc <__eqsf2+0x28>
 8000bda:	428b      	cmp	r3, r1
 8000bdc:	d006      	beq.n	8000bec <__eqsf2+0x48>
 8000bde:	2001      	movs	r0, #1
 8000be0:	2a00      	cmp	r2, #0
 8000be2:	d1f3      	bne.n	8000bcc <__eqsf2+0x28>
 8000be4:	0028      	movs	r0, r5
 8000be6:	1e43      	subs	r3, r0, #1
 8000be8:	4198      	sbcs	r0, r3
 8000bea:	e7ef      	b.n	8000bcc <__eqsf2+0x28>
 8000bec:	2000      	movs	r0, #0
 8000bee:	e7ed      	b.n	8000bcc <__eqsf2+0x28>

08000bf0 <__gesf2>:
 8000bf0:	b570      	push	{r4, r5, r6, lr}
 8000bf2:	0042      	lsls	r2, r0, #1
 8000bf4:	0245      	lsls	r5, r0, #9
 8000bf6:	024e      	lsls	r6, r1, #9
 8000bf8:	004c      	lsls	r4, r1, #1
 8000bfa:	0fc3      	lsrs	r3, r0, #31
 8000bfc:	0a6d      	lsrs	r5, r5, #9
 8000bfe:	0e12      	lsrs	r2, r2, #24
 8000c00:	0a76      	lsrs	r6, r6, #9
 8000c02:	0e24      	lsrs	r4, r4, #24
 8000c04:	0fc8      	lsrs	r0, r1, #31
 8000c06:	2aff      	cmp	r2, #255	; 0xff
 8000c08:	d01b      	beq.n	8000c42 <__gesf2+0x52>
 8000c0a:	2cff      	cmp	r4, #255	; 0xff
 8000c0c:	d00e      	beq.n	8000c2c <__gesf2+0x3c>
 8000c0e:	2a00      	cmp	r2, #0
 8000c10:	d11b      	bne.n	8000c4a <__gesf2+0x5a>
 8000c12:	2c00      	cmp	r4, #0
 8000c14:	d101      	bne.n	8000c1a <__gesf2+0x2a>
 8000c16:	2e00      	cmp	r6, #0
 8000c18:	d01c      	beq.n	8000c54 <__gesf2+0x64>
 8000c1a:	2d00      	cmp	r5, #0
 8000c1c:	d00c      	beq.n	8000c38 <__gesf2+0x48>
 8000c1e:	4283      	cmp	r3, r0
 8000c20:	d01c      	beq.n	8000c5c <__gesf2+0x6c>
 8000c22:	2102      	movs	r1, #2
 8000c24:	1e58      	subs	r0, r3, #1
 8000c26:	4008      	ands	r0, r1
 8000c28:	3801      	subs	r0, #1
 8000c2a:	bd70      	pop	{r4, r5, r6, pc}
 8000c2c:	2e00      	cmp	r6, #0
 8000c2e:	d122      	bne.n	8000c76 <__gesf2+0x86>
 8000c30:	2a00      	cmp	r2, #0
 8000c32:	d1f4      	bne.n	8000c1e <__gesf2+0x2e>
 8000c34:	2d00      	cmp	r5, #0
 8000c36:	d1f2      	bne.n	8000c1e <__gesf2+0x2e>
 8000c38:	2800      	cmp	r0, #0
 8000c3a:	d1f6      	bne.n	8000c2a <__gesf2+0x3a>
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	4240      	negs	r0, r0
 8000c40:	e7f3      	b.n	8000c2a <__gesf2+0x3a>
 8000c42:	2d00      	cmp	r5, #0
 8000c44:	d117      	bne.n	8000c76 <__gesf2+0x86>
 8000c46:	2cff      	cmp	r4, #255	; 0xff
 8000c48:	d0f0      	beq.n	8000c2c <__gesf2+0x3c>
 8000c4a:	2c00      	cmp	r4, #0
 8000c4c:	d1e7      	bne.n	8000c1e <__gesf2+0x2e>
 8000c4e:	2e00      	cmp	r6, #0
 8000c50:	d1e5      	bne.n	8000c1e <__gesf2+0x2e>
 8000c52:	e7e6      	b.n	8000c22 <__gesf2+0x32>
 8000c54:	2000      	movs	r0, #0
 8000c56:	2d00      	cmp	r5, #0
 8000c58:	d0e7      	beq.n	8000c2a <__gesf2+0x3a>
 8000c5a:	e7e2      	b.n	8000c22 <__gesf2+0x32>
 8000c5c:	42a2      	cmp	r2, r4
 8000c5e:	dc05      	bgt.n	8000c6c <__gesf2+0x7c>
 8000c60:	dbea      	blt.n	8000c38 <__gesf2+0x48>
 8000c62:	42b5      	cmp	r5, r6
 8000c64:	d802      	bhi.n	8000c6c <__gesf2+0x7c>
 8000c66:	d3e7      	bcc.n	8000c38 <__gesf2+0x48>
 8000c68:	2000      	movs	r0, #0
 8000c6a:	e7de      	b.n	8000c2a <__gesf2+0x3a>
 8000c6c:	4243      	negs	r3, r0
 8000c6e:	4158      	adcs	r0, r3
 8000c70:	0040      	lsls	r0, r0, #1
 8000c72:	3801      	subs	r0, #1
 8000c74:	e7d9      	b.n	8000c2a <__gesf2+0x3a>
 8000c76:	2002      	movs	r0, #2
 8000c78:	4240      	negs	r0, r0
 8000c7a:	e7d6      	b.n	8000c2a <__gesf2+0x3a>

08000c7c <__lesf2>:
 8000c7c:	b570      	push	{r4, r5, r6, lr}
 8000c7e:	0042      	lsls	r2, r0, #1
 8000c80:	0245      	lsls	r5, r0, #9
 8000c82:	024e      	lsls	r6, r1, #9
 8000c84:	004c      	lsls	r4, r1, #1
 8000c86:	0fc3      	lsrs	r3, r0, #31
 8000c88:	0a6d      	lsrs	r5, r5, #9
 8000c8a:	0e12      	lsrs	r2, r2, #24
 8000c8c:	0a76      	lsrs	r6, r6, #9
 8000c8e:	0e24      	lsrs	r4, r4, #24
 8000c90:	0fc8      	lsrs	r0, r1, #31
 8000c92:	2aff      	cmp	r2, #255	; 0xff
 8000c94:	d00b      	beq.n	8000cae <__lesf2+0x32>
 8000c96:	2cff      	cmp	r4, #255	; 0xff
 8000c98:	d00d      	beq.n	8000cb6 <__lesf2+0x3a>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d11f      	bne.n	8000cde <__lesf2+0x62>
 8000c9e:	2c00      	cmp	r4, #0
 8000ca0:	d116      	bne.n	8000cd0 <__lesf2+0x54>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d114      	bne.n	8000cd0 <__lesf2+0x54>
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	2d00      	cmp	r5, #0
 8000caa:	d010      	beq.n	8000cce <__lesf2+0x52>
 8000cac:	e009      	b.n	8000cc2 <__lesf2+0x46>
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	d10c      	bne.n	8000ccc <__lesf2+0x50>
 8000cb2:	2cff      	cmp	r4, #255	; 0xff
 8000cb4:	d113      	bne.n	8000cde <__lesf2+0x62>
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d108      	bne.n	8000ccc <__lesf2+0x50>
 8000cba:	2a00      	cmp	r2, #0
 8000cbc:	d008      	beq.n	8000cd0 <__lesf2+0x54>
 8000cbe:	4283      	cmp	r3, r0
 8000cc0:	d012      	beq.n	8000ce8 <__lesf2+0x6c>
 8000cc2:	2102      	movs	r1, #2
 8000cc4:	1e58      	subs	r0, r3, #1
 8000cc6:	4008      	ands	r0, r1
 8000cc8:	3801      	subs	r0, #1
 8000cca:	e000      	b.n	8000cce <__lesf2+0x52>
 8000ccc:	2002      	movs	r0, #2
 8000cce:	bd70      	pop	{r4, r5, r6, pc}
 8000cd0:	2d00      	cmp	r5, #0
 8000cd2:	d1f4      	bne.n	8000cbe <__lesf2+0x42>
 8000cd4:	2800      	cmp	r0, #0
 8000cd6:	d1fa      	bne.n	8000cce <__lesf2+0x52>
 8000cd8:	2001      	movs	r0, #1
 8000cda:	4240      	negs	r0, r0
 8000cdc:	e7f7      	b.n	8000cce <__lesf2+0x52>
 8000cde:	2c00      	cmp	r4, #0
 8000ce0:	d1ed      	bne.n	8000cbe <__lesf2+0x42>
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d1eb      	bne.n	8000cbe <__lesf2+0x42>
 8000ce6:	e7ec      	b.n	8000cc2 <__lesf2+0x46>
 8000ce8:	42a2      	cmp	r2, r4
 8000cea:	dc05      	bgt.n	8000cf8 <__lesf2+0x7c>
 8000cec:	dbf2      	blt.n	8000cd4 <__lesf2+0x58>
 8000cee:	42b5      	cmp	r5, r6
 8000cf0:	d802      	bhi.n	8000cf8 <__lesf2+0x7c>
 8000cf2:	d3ef      	bcc.n	8000cd4 <__lesf2+0x58>
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	e7ea      	b.n	8000cce <__lesf2+0x52>
 8000cf8:	4243      	negs	r3, r0
 8000cfa:	4158      	adcs	r0, r3
 8000cfc:	0040      	lsls	r0, r0, #1
 8000cfe:	3801      	subs	r0, #1
 8000d00:	e7e5      	b.n	8000cce <__lesf2+0x52>
 8000d02:	46c0      	nop			; (mov r8, r8)

08000d04 <__aeabi_fmul>:
 8000d04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d06:	464f      	mov	r7, r9
 8000d08:	4646      	mov	r6, r8
 8000d0a:	46d6      	mov	lr, sl
 8000d0c:	0244      	lsls	r4, r0, #9
 8000d0e:	0045      	lsls	r5, r0, #1
 8000d10:	b5c0      	push	{r6, r7, lr}
 8000d12:	0a64      	lsrs	r4, r4, #9
 8000d14:	1c0f      	adds	r7, r1, #0
 8000d16:	0e2d      	lsrs	r5, r5, #24
 8000d18:	0fc6      	lsrs	r6, r0, #31
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d100      	bne.n	8000d20 <__aeabi_fmul+0x1c>
 8000d1e:	e08d      	b.n	8000e3c <__aeabi_fmul+0x138>
 8000d20:	2dff      	cmp	r5, #255	; 0xff
 8000d22:	d100      	bne.n	8000d26 <__aeabi_fmul+0x22>
 8000d24:	e092      	b.n	8000e4c <__aeabi_fmul+0x148>
 8000d26:	2300      	movs	r3, #0
 8000d28:	2080      	movs	r0, #128	; 0x80
 8000d2a:	4699      	mov	r9, r3
 8000d2c:	469a      	mov	sl, r3
 8000d2e:	00e4      	lsls	r4, r4, #3
 8000d30:	04c0      	lsls	r0, r0, #19
 8000d32:	4304      	orrs	r4, r0
 8000d34:	3d7f      	subs	r5, #127	; 0x7f
 8000d36:	0278      	lsls	r0, r7, #9
 8000d38:	0a43      	lsrs	r3, r0, #9
 8000d3a:	4698      	mov	r8, r3
 8000d3c:	007b      	lsls	r3, r7, #1
 8000d3e:	0e1b      	lsrs	r3, r3, #24
 8000d40:	0fff      	lsrs	r7, r7, #31
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d100      	bne.n	8000d48 <__aeabi_fmul+0x44>
 8000d46:	e070      	b.n	8000e2a <__aeabi_fmul+0x126>
 8000d48:	2bff      	cmp	r3, #255	; 0xff
 8000d4a:	d100      	bne.n	8000d4e <__aeabi_fmul+0x4a>
 8000d4c:	e086      	b.n	8000e5c <__aeabi_fmul+0x158>
 8000d4e:	4642      	mov	r2, r8
 8000d50:	00d0      	lsls	r0, r2, #3
 8000d52:	2280      	movs	r2, #128	; 0x80
 8000d54:	3b7f      	subs	r3, #127	; 0x7f
 8000d56:	18ed      	adds	r5, r5, r3
 8000d58:	2300      	movs	r3, #0
 8000d5a:	04d2      	lsls	r2, r2, #19
 8000d5c:	4302      	orrs	r2, r0
 8000d5e:	4690      	mov	r8, r2
 8000d60:	469c      	mov	ip, r3
 8000d62:	0031      	movs	r1, r6
 8000d64:	464b      	mov	r3, r9
 8000d66:	4079      	eors	r1, r7
 8000d68:	1c68      	adds	r0, r5, #1
 8000d6a:	2b0f      	cmp	r3, #15
 8000d6c:	d81c      	bhi.n	8000da8 <__aeabi_fmul+0xa4>
 8000d6e:	4a76      	ldr	r2, [pc, #472]	; (8000f48 <__aeabi_fmul+0x244>)
 8000d70:	009b      	lsls	r3, r3, #2
 8000d72:	58d3      	ldr	r3, [r2, r3]
 8000d74:	469f      	mov	pc, r3
 8000d76:	0039      	movs	r1, r7
 8000d78:	4644      	mov	r4, r8
 8000d7a:	46e2      	mov	sl, ip
 8000d7c:	4653      	mov	r3, sl
 8000d7e:	2b02      	cmp	r3, #2
 8000d80:	d00f      	beq.n	8000da2 <__aeabi_fmul+0x9e>
 8000d82:	2b03      	cmp	r3, #3
 8000d84:	d100      	bne.n	8000d88 <__aeabi_fmul+0x84>
 8000d86:	e0d7      	b.n	8000f38 <__aeabi_fmul+0x234>
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d137      	bne.n	8000dfc <__aeabi_fmul+0xf8>
 8000d8c:	2000      	movs	r0, #0
 8000d8e:	2400      	movs	r4, #0
 8000d90:	05c0      	lsls	r0, r0, #23
 8000d92:	4320      	orrs	r0, r4
 8000d94:	07c9      	lsls	r1, r1, #31
 8000d96:	4308      	orrs	r0, r1
 8000d98:	bce0      	pop	{r5, r6, r7}
 8000d9a:	46ba      	mov	sl, r7
 8000d9c:	46b1      	mov	r9, r6
 8000d9e:	46a8      	mov	r8, r5
 8000da0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000da2:	20ff      	movs	r0, #255	; 0xff
 8000da4:	2400      	movs	r4, #0
 8000da6:	e7f3      	b.n	8000d90 <__aeabi_fmul+0x8c>
 8000da8:	0c26      	lsrs	r6, r4, #16
 8000daa:	0424      	lsls	r4, r4, #16
 8000dac:	0c22      	lsrs	r2, r4, #16
 8000dae:	4644      	mov	r4, r8
 8000db0:	0424      	lsls	r4, r4, #16
 8000db2:	0c24      	lsrs	r4, r4, #16
 8000db4:	4643      	mov	r3, r8
 8000db6:	0027      	movs	r7, r4
 8000db8:	0c1b      	lsrs	r3, r3, #16
 8000dba:	4357      	muls	r7, r2
 8000dbc:	4374      	muls	r4, r6
 8000dbe:	435a      	muls	r2, r3
 8000dc0:	435e      	muls	r6, r3
 8000dc2:	1912      	adds	r2, r2, r4
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	189b      	adds	r3, r3, r2
 8000dc8:	429c      	cmp	r4, r3
 8000dca:	d903      	bls.n	8000dd4 <__aeabi_fmul+0xd0>
 8000dcc:	2280      	movs	r2, #128	; 0x80
 8000dce:	0252      	lsls	r2, r2, #9
 8000dd0:	4694      	mov	ip, r2
 8000dd2:	4466      	add	r6, ip
 8000dd4:	043f      	lsls	r7, r7, #16
 8000dd6:	041a      	lsls	r2, r3, #16
 8000dd8:	0c3f      	lsrs	r7, r7, #16
 8000dda:	19d2      	adds	r2, r2, r7
 8000ddc:	0194      	lsls	r4, r2, #6
 8000dde:	1e67      	subs	r7, r4, #1
 8000de0:	41bc      	sbcs	r4, r7
 8000de2:	0c1b      	lsrs	r3, r3, #16
 8000de4:	0e92      	lsrs	r2, r2, #26
 8000de6:	199b      	adds	r3, r3, r6
 8000de8:	4314      	orrs	r4, r2
 8000dea:	019b      	lsls	r3, r3, #6
 8000dec:	431c      	orrs	r4, r3
 8000dee:	011b      	lsls	r3, r3, #4
 8000df0:	d400      	bmi.n	8000df4 <__aeabi_fmul+0xf0>
 8000df2:	e09b      	b.n	8000f2c <__aeabi_fmul+0x228>
 8000df4:	2301      	movs	r3, #1
 8000df6:	0862      	lsrs	r2, r4, #1
 8000df8:	401c      	ands	r4, r3
 8000dfa:	4314      	orrs	r4, r2
 8000dfc:	0002      	movs	r2, r0
 8000dfe:	327f      	adds	r2, #127	; 0x7f
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	dd64      	ble.n	8000ece <__aeabi_fmul+0x1ca>
 8000e04:	0763      	lsls	r3, r4, #29
 8000e06:	d004      	beq.n	8000e12 <__aeabi_fmul+0x10e>
 8000e08:	230f      	movs	r3, #15
 8000e0a:	4023      	ands	r3, r4
 8000e0c:	2b04      	cmp	r3, #4
 8000e0e:	d000      	beq.n	8000e12 <__aeabi_fmul+0x10e>
 8000e10:	3404      	adds	r4, #4
 8000e12:	0123      	lsls	r3, r4, #4
 8000e14:	d503      	bpl.n	8000e1e <__aeabi_fmul+0x11a>
 8000e16:	0002      	movs	r2, r0
 8000e18:	4b4c      	ldr	r3, [pc, #304]	; (8000f4c <__aeabi_fmul+0x248>)
 8000e1a:	3280      	adds	r2, #128	; 0x80
 8000e1c:	401c      	ands	r4, r3
 8000e1e:	2afe      	cmp	r2, #254	; 0xfe
 8000e20:	dcbf      	bgt.n	8000da2 <__aeabi_fmul+0x9e>
 8000e22:	01a4      	lsls	r4, r4, #6
 8000e24:	0a64      	lsrs	r4, r4, #9
 8000e26:	b2d0      	uxtb	r0, r2
 8000e28:	e7b2      	b.n	8000d90 <__aeabi_fmul+0x8c>
 8000e2a:	4643      	mov	r3, r8
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d13d      	bne.n	8000eac <__aeabi_fmul+0x1a8>
 8000e30:	464a      	mov	r2, r9
 8000e32:	3301      	adds	r3, #1
 8000e34:	431a      	orrs	r2, r3
 8000e36:	4691      	mov	r9, r2
 8000e38:	469c      	mov	ip, r3
 8000e3a:	e792      	b.n	8000d62 <__aeabi_fmul+0x5e>
 8000e3c:	2c00      	cmp	r4, #0
 8000e3e:	d129      	bne.n	8000e94 <__aeabi_fmul+0x190>
 8000e40:	2304      	movs	r3, #4
 8000e42:	4699      	mov	r9, r3
 8000e44:	3b03      	subs	r3, #3
 8000e46:	2500      	movs	r5, #0
 8000e48:	469a      	mov	sl, r3
 8000e4a:	e774      	b.n	8000d36 <__aeabi_fmul+0x32>
 8000e4c:	2c00      	cmp	r4, #0
 8000e4e:	d11b      	bne.n	8000e88 <__aeabi_fmul+0x184>
 8000e50:	2308      	movs	r3, #8
 8000e52:	4699      	mov	r9, r3
 8000e54:	3b06      	subs	r3, #6
 8000e56:	25ff      	movs	r5, #255	; 0xff
 8000e58:	469a      	mov	sl, r3
 8000e5a:	e76c      	b.n	8000d36 <__aeabi_fmul+0x32>
 8000e5c:	4643      	mov	r3, r8
 8000e5e:	35ff      	adds	r5, #255	; 0xff
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d10b      	bne.n	8000e7c <__aeabi_fmul+0x178>
 8000e64:	2302      	movs	r3, #2
 8000e66:	464a      	mov	r2, r9
 8000e68:	431a      	orrs	r2, r3
 8000e6a:	4691      	mov	r9, r2
 8000e6c:	469c      	mov	ip, r3
 8000e6e:	e778      	b.n	8000d62 <__aeabi_fmul+0x5e>
 8000e70:	4653      	mov	r3, sl
 8000e72:	0031      	movs	r1, r6
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d000      	beq.n	8000e7a <__aeabi_fmul+0x176>
 8000e78:	e783      	b.n	8000d82 <__aeabi_fmul+0x7e>
 8000e7a:	e792      	b.n	8000da2 <__aeabi_fmul+0x9e>
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	464a      	mov	r2, r9
 8000e80:	431a      	orrs	r2, r3
 8000e82:	4691      	mov	r9, r2
 8000e84:	469c      	mov	ip, r3
 8000e86:	e76c      	b.n	8000d62 <__aeabi_fmul+0x5e>
 8000e88:	230c      	movs	r3, #12
 8000e8a:	4699      	mov	r9, r3
 8000e8c:	3b09      	subs	r3, #9
 8000e8e:	25ff      	movs	r5, #255	; 0xff
 8000e90:	469a      	mov	sl, r3
 8000e92:	e750      	b.n	8000d36 <__aeabi_fmul+0x32>
 8000e94:	0020      	movs	r0, r4
 8000e96:	f002 f943 	bl	8003120 <__clzsi2>
 8000e9a:	2576      	movs	r5, #118	; 0x76
 8000e9c:	1f43      	subs	r3, r0, #5
 8000e9e:	409c      	lsls	r4, r3
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	426d      	negs	r5, r5
 8000ea4:	4699      	mov	r9, r3
 8000ea6:	469a      	mov	sl, r3
 8000ea8:	1a2d      	subs	r5, r5, r0
 8000eaa:	e744      	b.n	8000d36 <__aeabi_fmul+0x32>
 8000eac:	4640      	mov	r0, r8
 8000eae:	f002 f937 	bl	8003120 <__clzsi2>
 8000eb2:	4642      	mov	r2, r8
 8000eb4:	1f43      	subs	r3, r0, #5
 8000eb6:	409a      	lsls	r2, r3
 8000eb8:	2300      	movs	r3, #0
 8000eba:	1a2d      	subs	r5, r5, r0
 8000ebc:	4690      	mov	r8, r2
 8000ebe:	469c      	mov	ip, r3
 8000ec0:	3d76      	subs	r5, #118	; 0x76
 8000ec2:	e74e      	b.n	8000d62 <__aeabi_fmul+0x5e>
 8000ec4:	2480      	movs	r4, #128	; 0x80
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	20ff      	movs	r0, #255	; 0xff
 8000eca:	03e4      	lsls	r4, r4, #15
 8000ecc:	e760      	b.n	8000d90 <__aeabi_fmul+0x8c>
 8000ece:	2301      	movs	r3, #1
 8000ed0:	1a9b      	subs	r3, r3, r2
 8000ed2:	2b1b      	cmp	r3, #27
 8000ed4:	dd00      	ble.n	8000ed8 <__aeabi_fmul+0x1d4>
 8000ed6:	e759      	b.n	8000d8c <__aeabi_fmul+0x88>
 8000ed8:	0022      	movs	r2, r4
 8000eda:	309e      	adds	r0, #158	; 0x9e
 8000edc:	40da      	lsrs	r2, r3
 8000ede:	4084      	lsls	r4, r0
 8000ee0:	0013      	movs	r3, r2
 8000ee2:	1e62      	subs	r2, r4, #1
 8000ee4:	4194      	sbcs	r4, r2
 8000ee6:	431c      	orrs	r4, r3
 8000ee8:	0763      	lsls	r3, r4, #29
 8000eea:	d004      	beq.n	8000ef6 <__aeabi_fmul+0x1f2>
 8000eec:	230f      	movs	r3, #15
 8000eee:	4023      	ands	r3, r4
 8000ef0:	2b04      	cmp	r3, #4
 8000ef2:	d000      	beq.n	8000ef6 <__aeabi_fmul+0x1f2>
 8000ef4:	3404      	adds	r4, #4
 8000ef6:	0163      	lsls	r3, r4, #5
 8000ef8:	d51a      	bpl.n	8000f30 <__aeabi_fmul+0x22c>
 8000efa:	2001      	movs	r0, #1
 8000efc:	2400      	movs	r4, #0
 8000efe:	e747      	b.n	8000d90 <__aeabi_fmul+0x8c>
 8000f00:	2080      	movs	r0, #128	; 0x80
 8000f02:	03c0      	lsls	r0, r0, #15
 8000f04:	4204      	tst	r4, r0
 8000f06:	d009      	beq.n	8000f1c <__aeabi_fmul+0x218>
 8000f08:	4643      	mov	r3, r8
 8000f0a:	4203      	tst	r3, r0
 8000f0c:	d106      	bne.n	8000f1c <__aeabi_fmul+0x218>
 8000f0e:	4644      	mov	r4, r8
 8000f10:	4304      	orrs	r4, r0
 8000f12:	0264      	lsls	r4, r4, #9
 8000f14:	0039      	movs	r1, r7
 8000f16:	20ff      	movs	r0, #255	; 0xff
 8000f18:	0a64      	lsrs	r4, r4, #9
 8000f1a:	e739      	b.n	8000d90 <__aeabi_fmul+0x8c>
 8000f1c:	2080      	movs	r0, #128	; 0x80
 8000f1e:	03c0      	lsls	r0, r0, #15
 8000f20:	4304      	orrs	r4, r0
 8000f22:	0264      	lsls	r4, r4, #9
 8000f24:	0031      	movs	r1, r6
 8000f26:	20ff      	movs	r0, #255	; 0xff
 8000f28:	0a64      	lsrs	r4, r4, #9
 8000f2a:	e731      	b.n	8000d90 <__aeabi_fmul+0x8c>
 8000f2c:	0028      	movs	r0, r5
 8000f2e:	e765      	b.n	8000dfc <__aeabi_fmul+0xf8>
 8000f30:	01a4      	lsls	r4, r4, #6
 8000f32:	2000      	movs	r0, #0
 8000f34:	0a64      	lsrs	r4, r4, #9
 8000f36:	e72b      	b.n	8000d90 <__aeabi_fmul+0x8c>
 8000f38:	2080      	movs	r0, #128	; 0x80
 8000f3a:	03c0      	lsls	r0, r0, #15
 8000f3c:	4304      	orrs	r4, r0
 8000f3e:	0264      	lsls	r4, r4, #9
 8000f40:	20ff      	movs	r0, #255	; 0xff
 8000f42:	0a64      	lsrs	r4, r4, #9
 8000f44:	e724      	b.n	8000d90 <__aeabi_fmul+0x8c>
 8000f46:	46c0      	nop			; (mov r8, r8)
 8000f48:	08012c08 	.word	0x08012c08
 8000f4c:	f7ffffff 	.word	0xf7ffffff

08000f50 <__aeabi_fsub>:
 8000f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f52:	46ce      	mov	lr, r9
 8000f54:	4647      	mov	r7, r8
 8000f56:	0243      	lsls	r3, r0, #9
 8000f58:	0a5b      	lsrs	r3, r3, #9
 8000f5a:	024e      	lsls	r6, r1, #9
 8000f5c:	00da      	lsls	r2, r3, #3
 8000f5e:	4694      	mov	ip, r2
 8000f60:	0a72      	lsrs	r2, r6, #9
 8000f62:	4691      	mov	r9, r2
 8000f64:	0045      	lsls	r5, r0, #1
 8000f66:	004a      	lsls	r2, r1, #1
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	0e2d      	lsrs	r5, r5, #24
 8000f6c:	001f      	movs	r7, r3
 8000f6e:	0fc4      	lsrs	r4, r0, #31
 8000f70:	0e12      	lsrs	r2, r2, #24
 8000f72:	0fc9      	lsrs	r1, r1, #31
 8000f74:	09b6      	lsrs	r6, r6, #6
 8000f76:	2aff      	cmp	r2, #255	; 0xff
 8000f78:	d05b      	beq.n	8001032 <__aeabi_fsub+0xe2>
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	4041      	eors	r1, r0
 8000f7e:	428c      	cmp	r4, r1
 8000f80:	d039      	beq.n	8000ff6 <__aeabi_fsub+0xa6>
 8000f82:	1aa8      	subs	r0, r5, r2
 8000f84:	2800      	cmp	r0, #0
 8000f86:	dd5a      	ble.n	800103e <__aeabi_fsub+0xee>
 8000f88:	2a00      	cmp	r2, #0
 8000f8a:	d06a      	beq.n	8001062 <__aeabi_fsub+0x112>
 8000f8c:	2dff      	cmp	r5, #255	; 0xff
 8000f8e:	d100      	bne.n	8000f92 <__aeabi_fsub+0x42>
 8000f90:	e0d9      	b.n	8001146 <__aeabi_fsub+0x1f6>
 8000f92:	2280      	movs	r2, #128	; 0x80
 8000f94:	04d2      	lsls	r2, r2, #19
 8000f96:	4316      	orrs	r6, r2
 8000f98:	281b      	cmp	r0, #27
 8000f9a:	dc00      	bgt.n	8000f9e <__aeabi_fsub+0x4e>
 8000f9c:	e0e9      	b.n	8001172 <__aeabi_fsub+0x222>
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	4663      	mov	r3, ip
 8000fa2:	1a18      	subs	r0, r3, r0
 8000fa4:	0143      	lsls	r3, r0, #5
 8000fa6:	d400      	bmi.n	8000faa <__aeabi_fsub+0x5a>
 8000fa8:	e0b4      	b.n	8001114 <__aeabi_fsub+0x1c4>
 8000faa:	0180      	lsls	r0, r0, #6
 8000fac:	0987      	lsrs	r7, r0, #6
 8000fae:	0038      	movs	r0, r7
 8000fb0:	f002 f8b6 	bl	8003120 <__clzsi2>
 8000fb4:	3805      	subs	r0, #5
 8000fb6:	4087      	lsls	r7, r0
 8000fb8:	4285      	cmp	r5, r0
 8000fba:	dc00      	bgt.n	8000fbe <__aeabi_fsub+0x6e>
 8000fbc:	e0cc      	b.n	8001158 <__aeabi_fsub+0x208>
 8000fbe:	1a2d      	subs	r5, r5, r0
 8000fc0:	48b5      	ldr	r0, [pc, #724]	; (8001298 <__aeabi_fsub+0x348>)
 8000fc2:	4038      	ands	r0, r7
 8000fc4:	0743      	lsls	r3, r0, #29
 8000fc6:	d004      	beq.n	8000fd2 <__aeabi_fsub+0x82>
 8000fc8:	230f      	movs	r3, #15
 8000fca:	4003      	ands	r3, r0
 8000fcc:	2b04      	cmp	r3, #4
 8000fce:	d000      	beq.n	8000fd2 <__aeabi_fsub+0x82>
 8000fd0:	3004      	adds	r0, #4
 8000fd2:	0143      	lsls	r3, r0, #5
 8000fd4:	d400      	bmi.n	8000fd8 <__aeabi_fsub+0x88>
 8000fd6:	e0a0      	b.n	800111a <__aeabi_fsub+0x1ca>
 8000fd8:	1c6a      	adds	r2, r5, #1
 8000fda:	2dfe      	cmp	r5, #254	; 0xfe
 8000fdc:	d100      	bne.n	8000fe0 <__aeabi_fsub+0x90>
 8000fde:	e08d      	b.n	80010fc <__aeabi_fsub+0x1ac>
 8000fe0:	0180      	lsls	r0, r0, #6
 8000fe2:	0a47      	lsrs	r7, r0, #9
 8000fe4:	b2d2      	uxtb	r2, r2
 8000fe6:	05d0      	lsls	r0, r2, #23
 8000fe8:	4338      	orrs	r0, r7
 8000fea:	07e4      	lsls	r4, r4, #31
 8000fec:	4320      	orrs	r0, r4
 8000fee:	bcc0      	pop	{r6, r7}
 8000ff0:	46b9      	mov	r9, r7
 8000ff2:	46b0      	mov	r8, r6
 8000ff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ff6:	1aa8      	subs	r0, r5, r2
 8000ff8:	4680      	mov	r8, r0
 8000ffa:	2800      	cmp	r0, #0
 8000ffc:	dd45      	ble.n	800108a <__aeabi_fsub+0x13a>
 8000ffe:	2a00      	cmp	r2, #0
 8001000:	d070      	beq.n	80010e4 <__aeabi_fsub+0x194>
 8001002:	2dff      	cmp	r5, #255	; 0xff
 8001004:	d100      	bne.n	8001008 <__aeabi_fsub+0xb8>
 8001006:	e09e      	b.n	8001146 <__aeabi_fsub+0x1f6>
 8001008:	2380      	movs	r3, #128	; 0x80
 800100a:	04db      	lsls	r3, r3, #19
 800100c:	431e      	orrs	r6, r3
 800100e:	4643      	mov	r3, r8
 8001010:	2b1b      	cmp	r3, #27
 8001012:	dc00      	bgt.n	8001016 <__aeabi_fsub+0xc6>
 8001014:	e0d2      	b.n	80011bc <__aeabi_fsub+0x26c>
 8001016:	2001      	movs	r0, #1
 8001018:	4460      	add	r0, ip
 800101a:	0143      	lsls	r3, r0, #5
 800101c:	d57a      	bpl.n	8001114 <__aeabi_fsub+0x1c4>
 800101e:	3501      	adds	r5, #1
 8001020:	2dff      	cmp	r5, #255	; 0xff
 8001022:	d06b      	beq.n	80010fc <__aeabi_fsub+0x1ac>
 8001024:	2301      	movs	r3, #1
 8001026:	4a9d      	ldr	r2, [pc, #628]	; (800129c <__aeabi_fsub+0x34c>)
 8001028:	4003      	ands	r3, r0
 800102a:	0840      	lsrs	r0, r0, #1
 800102c:	4010      	ands	r0, r2
 800102e:	4318      	orrs	r0, r3
 8001030:	e7c8      	b.n	8000fc4 <__aeabi_fsub+0x74>
 8001032:	2e00      	cmp	r6, #0
 8001034:	d020      	beq.n	8001078 <__aeabi_fsub+0x128>
 8001036:	428c      	cmp	r4, r1
 8001038:	d023      	beq.n	8001082 <__aeabi_fsub+0x132>
 800103a:	0028      	movs	r0, r5
 800103c:	38ff      	subs	r0, #255	; 0xff
 800103e:	2800      	cmp	r0, #0
 8001040:	d039      	beq.n	80010b6 <__aeabi_fsub+0x166>
 8001042:	1b57      	subs	r7, r2, r5
 8001044:	2d00      	cmp	r5, #0
 8001046:	d000      	beq.n	800104a <__aeabi_fsub+0xfa>
 8001048:	e09d      	b.n	8001186 <__aeabi_fsub+0x236>
 800104a:	4663      	mov	r3, ip
 800104c:	2b00      	cmp	r3, #0
 800104e:	d100      	bne.n	8001052 <__aeabi_fsub+0x102>
 8001050:	e0db      	b.n	800120a <__aeabi_fsub+0x2ba>
 8001052:	1e7b      	subs	r3, r7, #1
 8001054:	2f01      	cmp	r7, #1
 8001056:	d100      	bne.n	800105a <__aeabi_fsub+0x10a>
 8001058:	e10d      	b.n	8001276 <__aeabi_fsub+0x326>
 800105a:	2fff      	cmp	r7, #255	; 0xff
 800105c:	d071      	beq.n	8001142 <__aeabi_fsub+0x1f2>
 800105e:	001f      	movs	r7, r3
 8001060:	e098      	b.n	8001194 <__aeabi_fsub+0x244>
 8001062:	2e00      	cmp	r6, #0
 8001064:	d100      	bne.n	8001068 <__aeabi_fsub+0x118>
 8001066:	e0a7      	b.n	80011b8 <__aeabi_fsub+0x268>
 8001068:	1e42      	subs	r2, r0, #1
 800106a:	2801      	cmp	r0, #1
 800106c:	d100      	bne.n	8001070 <__aeabi_fsub+0x120>
 800106e:	e0e6      	b.n	800123e <__aeabi_fsub+0x2ee>
 8001070:	28ff      	cmp	r0, #255	; 0xff
 8001072:	d068      	beq.n	8001146 <__aeabi_fsub+0x1f6>
 8001074:	0010      	movs	r0, r2
 8001076:	e78f      	b.n	8000f98 <__aeabi_fsub+0x48>
 8001078:	2001      	movs	r0, #1
 800107a:	4041      	eors	r1, r0
 800107c:	42a1      	cmp	r1, r4
 800107e:	d000      	beq.n	8001082 <__aeabi_fsub+0x132>
 8001080:	e77f      	b.n	8000f82 <__aeabi_fsub+0x32>
 8001082:	20ff      	movs	r0, #255	; 0xff
 8001084:	4240      	negs	r0, r0
 8001086:	4680      	mov	r8, r0
 8001088:	44a8      	add	r8, r5
 800108a:	4640      	mov	r0, r8
 800108c:	2800      	cmp	r0, #0
 800108e:	d038      	beq.n	8001102 <__aeabi_fsub+0x1b2>
 8001090:	1b51      	subs	r1, r2, r5
 8001092:	2d00      	cmp	r5, #0
 8001094:	d100      	bne.n	8001098 <__aeabi_fsub+0x148>
 8001096:	e0ae      	b.n	80011f6 <__aeabi_fsub+0x2a6>
 8001098:	2aff      	cmp	r2, #255	; 0xff
 800109a:	d100      	bne.n	800109e <__aeabi_fsub+0x14e>
 800109c:	e0df      	b.n	800125e <__aeabi_fsub+0x30e>
 800109e:	2380      	movs	r3, #128	; 0x80
 80010a0:	4660      	mov	r0, ip
 80010a2:	04db      	lsls	r3, r3, #19
 80010a4:	4318      	orrs	r0, r3
 80010a6:	4684      	mov	ip, r0
 80010a8:	291b      	cmp	r1, #27
 80010aa:	dc00      	bgt.n	80010ae <__aeabi_fsub+0x15e>
 80010ac:	e0d9      	b.n	8001262 <__aeabi_fsub+0x312>
 80010ae:	2001      	movs	r0, #1
 80010b0:	0015      	movs	r5, r2
 80010b2:	1980      	adds	r0, r0, r6
 80010b4:	e7b1      	b.n	800101a <__aeabi_fsub+0xca>
 80010b6:	20fe      	movs	r0, #254	; 0xfe
 80010b8:	1c6a      	adds	r2, r5, #1
 80010ba:	4210      	tst	r0, r2
 80010bc:	d171      	bne.n	80011a2 <__aeabi_fsub+0x252>
 80010be:	2d00      	cmp	r5, #0
 80010c0:	d000      	beq.n	80010c4 <__aeabi_fsub+0x174>
 80010c2:	e0a6      	b.n	8001212 <__aeabi_fsub+0x2c2>
 80010c4:	4663      	mov	r3, ip
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d100      	bne.n	80010cc <__aeabi_fsub+0x17c>
 80010ca:	e0d9      	b.n	8001280 <__aeabi_fsub+0x330>
 80010cc:	2200      	movs	r2, #0
 80010ce:	2e00      	cmp	r6, #0
 80010d0:	d100      	bne.n	80010d4 <__aeabi_fsub+0x184>
 80010d2:	e788      	b.n	8000fe6 <__aeabi_fsub+0x96>
 80010d4:	1b98      	subs	r0, r3, r6
 80010d6:	0143      	lsls	r3, r0, #5
 80010d8:	d400      	bmi.n	80010dc <__aeabi_fsub+0x18c>
 80010da:	e0e1      	b.n	80012a0 <__aeabi_fsub+0x350>
 80010dc:	4663      	mov	r3, ip
 80010de:	000c      	movs	r4, r1
 80010e0:	1af0      	subs	r0, r6, r3
 80010e2:	e76f      	b.n	8000fc4 <__aeabi_fsub+0x74>
 80010e4:	2e00      	cmp	r6, #0
 80010e6:	d100      	bne.n	80010ea <__aeabi_fsub+0x19a>
 80010e8:	e0b7      	b.n	800125a <__aeabi_fsub+0x30a>
 80010ea:	0002      	movs	r2, r0
 80010ec:	3a01      	subs	r2, #1
 80010ee:	2801      	cmp	r0, #1
 80010f0:	d100      	bne.n	80010f4 <__aeabi_fsub+0x1a4>
 80010f2:	e09c      	b.n	800122e <__aeabi_fsub+0x2de>
 80010f4:	28ff      	cmp	r0, #255	; 0xff
 80010f6:	d026      	beq.n	8001146 <__aeabi_fsub+0x1f6>
 80010f8:	4690      	mov	r8, r2
 80010fa:	e788      	b.n	800100e <__aeabi_fsub+0xbe>
 80010fc:	22ff      	movs	r2, #255	; 0xff
 80010fe:	2700      	movs	r7, #0
 8001100:	e771      	b.n	8000fe6 <__aeabi_fsub+0x96>
 8001102:	20fe      	movs	r0, #254	; 0xfe
 8001104:	1c6a      	adds	r2, r5, #1
 8001106:	4210      	tst	r0, r2
 8001108:	d064      	beq.n	80011d4 <__aeabi_fsub+0x284>
 800110a:	2aff      	cmp	r2, #255	; 0xff
 800110c:	d0f6      	beq.n	80010fc <__aeabi_fsub+0x1ac>
 800110e:	0015      	movs	r5, r2
 8001110:	4466      	add	r6, ip
 8001112:	0870      	lsrs	r0, r6, #1
 8001114:	0743      	lsls	r3, r0, #29
 8001116:	d000      	beq.n	800111a <__aeabi_fsub+0x1ca>
 8001118:	e756      	b.n	8000fc8 <__aeabi_fsub+0x78>
 800111a:	08c3      	lsrs	r3, r0, #3
 800111c:	2dff      	cmp	r5, #255	; 0xff
 800111e:	d012      	beq.n	8001146 <__aeabi_fsub+0x1f6>
 8001120:	025b      	lsls	r3, r3, #9
 8001122:	0a5f      	lsrs	r7, r3, #9
 8001124:	b2ea      	uxtb	r2, r5
 8001126:	e75e      	b.n	8000fe6 <__aeabi_fsub+0x96>
 8001128:	4662      	mov	r2, ip
 800112a:	2a00      	cmp	r2, #0
 800112c:	d100      	bne.n	8001130 <__aeabi_fsub+0x1e0>
 800112e:	e096      	b.n	800125e <__aeabi_fsub+0x30e>
 8001130:	2e00      	cmp	r6, #0
 8001132:	d008      	beq.n	8001146 <__aeabi_fsub+0x1f6>
 8001134:	2280      	movs	r2, #128	; 0x80
 8001136:	03d2      	lsls	r2, r2, #15
 8001138:	4213      	tst	r3, r2
 800113a:	d004      	beq.n	8001146 <__aeabi_fsub+0x1f6>
 800113c:	4648      	mov	r0, r9
 800113e:	4210      	tst	r0, r2
 8001140:	d101      	bne.n	8001146 <__aeabi_fsub+0x1f6>
 8001142:	000c      	movs	r4, r1
 8001144:	464b      	mov	r3, r9
 8001146:	2b00      	cmp	r3, #0
 8001148:	d0d8      	beq.n	80010fc <__aeabi_fsub+0x1ac>
 800114a:	2780      	movs	r7, #128	; 0x80
 800114c:	03ff      	lsls	r7, r7, #15
 800114e:	431f      	orrs	r7, r3
 8001150:	027f      	lsls	r7, r7, #9
 8001152:	22ff      	movs	r2, #255	; 0xff
 8001154:	0a7f      	lsrs	r7, r7, #9
 8001156:	e746      	b.n	8000fe6 <__aeabi_fsub+0x96>
 8001158:	2320      	movs	r3, #32
 800115a:	003a      	movs	r2, r7
 800115c:	1b45      	subs	r5, r0, r5
 800115e:	0038      	movs	r0, r7
 8001160:	3501      	adds	r5, #1
 8001162:	40ea      	lsrs	r2, r5
 8001164:	1b5d      	subs	r5, r3, r5
 8001166:	40a8      	lsls	r0, r5
 8001168:	1e43      	subs	r3, r0, #1
 800116a:	4198      	sbcs	r0, r3
 800116c:	2500      	movs	r5, #0
 800116e:	4310      	orrs	r0, r2
 8001170:	e728      	b.n	8000fc4 <__aeabi_fsub+0x74>
 8001172:	2320      	movs	r3, #32
 8001174:	1a1b      	subs	r3, r3, r0
 8001176:	0032      	movs	r2, r6
 8001178:	409e      	lsls	r6, r3
 800117a:	40c2      	lsrs	r2, r0
 800117c:	0030      	movs	r0, r6
 800117e:	1e43      	subs	r3, r0, #1
 8001180:	4198      	sbcs	r0, r3
 8001182:	4310      	orrs	r0, r2
 8001184:	e70c      	b.n	8000fa0 <__aeabi_fsub+0x50>
 8001186:	2aff      	cmp	r2, #255	; 0xff
 8001188:	d0db      	beq.n	8001142 <__aeabi_fsub+0x1f2>
 800118a:	2380      	movs	r3, #128	; 0x80
 800118c:	4660      	mov	r0, ip
 800118e:	04db      	lsls	r3, r3, #19
 8001190:	4318      	orrs	r0, r3
 8001192:	4684      	mov	ip, r0
 8001194:	2f1b      	cmp	r7, #27
 8001196:	dd56      	ble.n	8001246 <__aeabi_fsub+0x2f6>
 8001198:	2001      	movs	r0, #1
 800119a:	000c      	movs	r4, r1
 800119c:	0015      	movs	r5, r2
 800119e:	1a30      	subs	r0, r6, r0
 80011a0:	e700      	b.n	8000fa4 <__aeabi_fsub+0x54>
 80011a2:	4663      	mov	r3, ip
 80011a4:	1b9f      	subs	r7, r3, r6
 80011a6:	017b      	lsls	r3, r7, #5
 80011a8:	d43d      	bmi.n	8001226 <__aeabi_fsub+0x2d6>
 80011aa:	2f00      	cmp	r7, #0
 80011ac:	d000      	beq.n	80011b0 <__aeabi_fsub+0x260>
 80011ae:	e6fe      	b.n	8000fae <__aeabi_fsub+0x5e>
 80011b0:	2400      	movs	r4, #0
 80011b2:	2200      	movs	r2, #0
 80011b4:	2700      	movs	r7, #0
 80011b6:	e716      	b.n	8000fe6 <__aeabi_fsub+0x96>
 80011b8:	0005      	movs	r5, r0
 80011ba:	e7af      	b.n	800111c <__aeabi_fsub+0x1cc>
 80011bc:	0032      	movs	r2, r6
 80011be:	4643      	mov	r3, r8
 80011c0:	4641      	mov	r1, r8
 80011c2:	40da      	lsrs	r2, r3
 80011c4:	2320      	movs	r3, #32
 80011c6:	1a5b      	subs	r3, r3, r1
 80011c8:	409e      	lsls	r6, r3
 80011ca:	0030      	movs	r0, r6
 80011cc:	1e43      	subs	r3, r0, #1
 80011ce:	4198      	sbcs	r0, r3
 80011d0:	4310      	orrs	r0, r2
 80011d2:	e721      	b.n	8001018 <__aeabi_fsub+0xc8>
 80011d4:	2d00      	cmp	r5, #0
 80011d6:	d1a7      	bne.n	8001128 <__aeabi_fsub+0x1d8>
 80011d8:	4663      	mov	r3, ip
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d059      	beq.n	8001292 <__aeabi_fsub+0x342>
 80011de:	2200      	movs	r2, #0
 80011e0:	2e00      	cmp	r6, #0
 80011e2:	d100      	bne.n	80011e6 <__aeabi_fsub+0x296>
 80011e4:	e6ff      	b.n	8000fe6 <__aeabi_fsub+0x96>
 80011e6:	0030      	movs	r0, r6
 80011e8:	4460      	add	r0, ip
 80011ea:	0143      	lsls	r3, r0, #5
 80011ec:	d592      	bpl.n	8001114 <__aeabi_fsub+0x1c4>
 80011ee:	4b2a      	ldr	r3, [pc, #168]	; (8001298 <__aeabi_fsub+0x348>)
 80011f0:	3501      	adds	r5, #1
 80011f2:	4018      	ands	r0, r3
 80011f4:	e78e      	b.n	8001114 <__aeabi_fsub+0x1c4>
 80011f6:	4663      	mov	r3, ip
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d047      	beq.n	800128c <__aeabi_fsub+0x33c>
 80011fc:	1e4b      	subs	r3, r1, #1
 80011fe:	2901      	cmp	r1, #1
 8001200:	d015      	beq.n	800122e <__aeabi_fsub+0x2de>
 8001202:	29ff      	cmp	r1, #255	; 0xff
 8001204:	d02b      	beq.n	800125e <__aeabi_fsub+0x30e>
 8001206:	0019      	movs	r1, r3
 8001208:	e74e      	b.n	80010a8 <__aeabi_fsub+0x158>
 800120a:	000c      	movs	r4, r1
 800120c:	464b      	mov	r3, r9
 800120e:	003d      	movs	r5, r7
 8001210:	e784      	b.n	800111c <__aeabi_fsub+0x1cc>
 8001212:	4662      	mov	r2, ip
 8001214:	2a00      	cmp	r2, #0
 8001216:	d18b      	bne.n	8001130 <__aeabi_fsub+0x1e0>
 8001218:	2e00      	cmp	r6, #0
 800121a:	d192      	bne.n	8001142 <__aeabi_fsub+0x1f2>
 800121c:	2780      	movs	r7, #128	; 0x80
 800121e:	2400      	movs	r4, #0
 8001220:	22ff      	movs	r2, #255	; 0xff
 8001222:	03ff      	lsls	r7, r7, #15
 8001224:	e6df      	b.n	8000fe6 <__aeabi_fsub+0x96>
 8001226:	4663      	mov	r3, ip
 8001228:	000c      	movs	r4, r1
 800122a:	1af7      	subs	r7, r6, r3
 800122c:	e6bf      	b.n	8000fae <__aeabi_fsub+0x5e>
 800122e:	0030      	movs	r0, r6
 8001230:	4460      	add	r0, ip
 8001232:	2501      	movs	r5, #1
 8001234:	0143      	lsls	r3, r0, #5
 8001236:	d400      	bmi.n	800123a <__aeabi_fsub+0x2ea>
 8001238:	e76c      	b.n	8001114 <__aeabi_fsub+0x1c4>
 800123a:	2502      	movs	r5, #2
 800123c:	e6f2      	b.n	8001024 <__aeabi_fsub+0xd4>
 800123e:	4663      	mov	r3, ip
 8001240:	2501      	movs	r5, #1
 8001242:	1b98      	subs	r0, r3, r6
 8001244:	e6ae      	b.n	8000fa4 <__aeabi_fsub+0x54>
 8001246:	2320      	movs	r3, #32
 8001248:	4664      	mov	r4, ip
 800124a:	4660      	mov	r0, ip
 800124c:	40fc      	lsrs	r4, r7
 800124e:	1bdf      	subs	r7, r3, r7
 8001250:	40b8      	lsls	r0, r7
 8001252:	1e43      	subs	r3, r0, #1
 8001254:	4198      	sbcs	r0, r3
 8001256:	4320      	orrs	r0, r4
 8001258:	e79f      	b.n	800119a <__aeabi_fsub+0x24a>
 800125a:	0005      	movs	r5, r0
 800125c:	e75e      	b.n	800111c <__aeabi_fsub+0x1cc>
 800125e:	464b      	mov	r3, r9
 8001260:	e771      	b.n	8001146 <__aeabi_fsub+0x1f6>
 8001262:	2320      	movs	r3, #32
 8001264:	4665      	mov	r5, ip
 8001266:	4660      	mov	r0, ip
 8001268:	40cd      	lsrs	r5, r1
 800126a:	1a59      	subs	r1, r3, r1
 800126c:	4088      	lsls	r0, r1
 800126e:	1e43      	subs	r3, r0, #1
 8001270:	4198      	sbcs	r0, r3
 8001272:	4328      	orrs	r0, r5
 8001274:	e71c      	b.n	80010b0 <__aeabi_fsub+0x160>
 8001276:	4663      	mov	r3, ip
 8001278:	000c      	movs	r4, r1
 800127a:	2501      	movs	r5, #1
 800127c:	1af0      	subs	r0, r6, r3
 800127e:	e691      	b.n	8000fa4 <__aeabi_fsub+0x54>
 8001280:	2e00      	cmp	r6, #0
 8001282:	d095      	beq.n	80011b0 <__aeabi_fsub+0x260>
 8001284:	000c      	movs	r4, r1
 8001286:	464f      	mov	r7, r9
 8001288:	2200      	movs	r2, #0
 800128a:	e6ac      	b.n	8000fe6 <__aeabi_fsub+0x96>
 800128c:	464b      	mov	r3, r9
 800128e:	000d      	movs	r5, r1
 8001290:	e744      	b.n	800111c <__aeabi_fsub+0x1cc>
 8001292:	464f      	mov	r7, r9
 8001294:	2200      	movs	r2, #0
 8001296:	e6a6      	b.n	8000fe6 <__aeabi_fsub+0x96>
 8001298:	fbffffff 	.word	0xfbffffff
 800129c:	7dffffff 	.word	0x7dffffff
 80012a0:	2800      	cmp	r0, #0
 80012a2:	d000      	beq.n	80012a6 <__aeabi_fsub+0x356>
 80012a4:	e736      	b.n	8001114 <__aeabi_fsub+0x1c4>
 80012a6:	2400      	movs	r4, #0
 80012a8:	2700      	movs	r7, #0
 80012aa:	e69c      	b.n	8000fe6 <__aeabi_fsub+0x96>

080012ac <__aeabi_fcmpun>:
 80012ac:	0243      	lsls	r3, r0, #9
 80012ae:	024a      	lsls	r2, r1, #9
 80012b0:	0040      	lsls	r0, r0, #1
 80012b2:	0049      	lsls	r1, r1, #1
 80012b4:	0a5b      	lsrs	r3, r3, #9
 80012b6:	0a52      	lsrs	r2, r2, #9
 80012b8:	0e09      	lsrs	r1, r1, #24
 80012ba:	0e00      	lsrs	r0, r0, #24
 80012bc:	28ff      	cmp	r0, #255	; 0xff
 80012be:	d006      	beq.n	80012ce <__aeabi_fcmpun+0x22>
 80012c0:	2000      	movs	r0, #0
 80012c2:	29ff      	cmp	r1, #255	; 0xff
 80012c4:	d102      	bne.n	80012cc <__aeabi_fcmpun+0x20>
 80012c6:	1e53      	subs	r3, r2, #1
 80012c8:	419a      	sbcs	r2, r3
 80012ca:	0010      	movs	r0, r2
 80012cc:	4770      	bx	lr
 80012ce:	38fe      	subs	r0, #254	; 0xfe
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d1fb      	bne.n	80012cc <__aeabi_fcmpun+0x20>
 80012d4:	e7f4      	b.n	80012c0 <__aeabi_fcmpun+0x14>
 80012d6:	46c0      	nop			; (mov r8, r8)

080012d8 <__aeabi_f2iz>:
 80012d8:	0241      	lsls	r1, r0, #9
 80012da:	0042      	lsls	r2, r0, #1
 80012dc:	0fc3      	lsrs	r3, r0, #31
 80012de:	0a49      	lsrs	r1, r1, #9
 80012e0:	2000      	movs	r0, #0
 80012e2:	0e12      	lsrs	r2, r2, #24
 80012e4:	2a7e      	cmp	r2, #126	; 0x7e
 80012e6:	dd03      	ble.n	80012f0 <__aeabi_f2iz+0x18>
 80012e8:	2a9d      	cmp	r2, #157	; 0x9d
 80012ea:	dd02      	ble.n	80012f2 <__aeabi_f2iz+0x1a>
 80012ec:	4a09      	ldr	r2, [pc, #36]	; (8001314 <__aeabi_f2iz+0x3c>)
 80012ee:	1898      	adds	r0, r3, r2
 80012f0:	4770      	bx	lr
 80012f2:	2080      	movs	r0, #128	; 0x80
 80012f4:	0400      	lsls	r0, r0, #16
 80012f6:	4301      	orrs	r1, r0
 80012f8:	2a95      	cmp	r2, #149	; 0x95
 80012fa:	dc07      	bgt.n	800130c <__aeabi_f2iz+0x34>
 80012fc:	2096      	movs	r0, #150	; 0x96
 80012fe:	1a82      	subs	r2, r0, r2
 8001300:	40d1      	lsrs	r1, r2
 8001302:	4248      	negs	r0, r1
 8001304:	2b00      	cmp	r3, #0
 8001306:	d1f3      	bne.n	80012f0 <__aeabi_f2iz+0x18>
 8001308:	0008      	movs	r0, r1
 800130a:	e7f1      	b.n	80012f0 <__aeabi_f2iz+0x18>
 800130c:	3a96      	subs	r2, #150	; 0x96
 800130e:	4091      	lsls	r1, r2
 8001310:	e7f7      	b.n	8001302 <__aeabi_f2iz+0x2a>
 8001312:	46c0      	nop			; (mov r8, r8)
 8001314:	7fffffff 	.word	0x7fffffff

08001318 <__aeabi_i2f>:
 8001318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800131a:	2800      	cmp	r0, #0
 800131c:	d013      	beq.n	8001346 <__aeabi_i2f+0x2e>
 800131e:	17c3      	asrs	r3, r0, #31
 8001320:	18c6      	adds	r6, r0, r3
 8001322:	405e      	eors	r6, r3
 8001324:	0fc4      	lsrs	r4, r0, #31
 8001326:	0030      	movs	r0, r6
 8001328:	f001 fefa 	bl	8003120 <__clzsi2>
 800132c:	239e      	movs	r3, #158	; 0x9e
 800132e:	0005      	movs	r5, r0
 8001330:	1a1b      	subs	r3, r3, r0
 8001332:	2b96      	cmp	r3, #150	; 0x96
 8001334:	dc0f      	bgt.n	8001356 <__aeabi_i2f+0x3e>
 8001336:	2808      	cmp	r0, #8
 8001338:	dd01      	ble.n	800133e <__aeabi_i2f+0x26>
 800133a:	3d08      	subs	r5, #8
 800133c:	40ae      	lsls	r6, r5
 800133e:	0276      	lsls	r6, r6, #9
 8001340:	0a76      	lsrs	r6, r6, #9
 8001342:	b2d8      	uxtb	r0, r3
 8001344:	e002      	b.n	800134c <__aeabi_i2f+0x34>
 8001346:	2400      	movs	r4, #0
 8001348:	2000      	movs	r0, #0
 800134a:	2600      	movs	r6, #0
 800134c:	05c0      	lsls	r0, r0, #23
 800134e:	4330      	orrs	r0, r6
 8001350:	07e4      	lsls	r4, r4, #31
 8001352:	4320      	orrs	r0, r4
 8001354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001356:	2b99      	cmp	r3, #153	; 0x99
 8001358:	dd0c      	ble.n	8001374 <__aeabi_i2f+0x5c>
 800135a:	2205      	movs	r2, #5
 800135c:	0031      	movs	r1, r6
 800135e:	1a12      	subs	r2, r2, r0
 8001360:	40d1      	lsrs	r1, r2
 8001362:	000a      	movs	r2, r1
 8001364:	0001      	movs	r1, r0
 8001366:	0030      	movs	r0, r6
 8001368:	311b      	adds	r1, #27
 800136a:	4088      	lsls	r0, r1
 800136c:	1e41      	subs	r1, r0, #1
 800136e:	4188      	sbcs	r0, r1
 8001370:	4302      	orrs	r2, r0
 8001372:	0016      	movs	r6, r2
 8001374:	2d05      	cmp	r5, #5
 8001376:	dc12      	bgt.n	800139e <__aeabi_i2f+0x86>
 8001378:	0031      	movs	r1, r6
 800137a:	4f0d      	ldr	r7, [pc, #52]	; (80013b0 <__aeabi_i2f+0x98>)
 800137c:	4039      	ands	r1, r7
 800137e:	0772      	lsls	r2, r6, #29
 8001380:	d009      	beq.n	8001396 <__aeabi_i2f+0x7e>
 8001382:	200f      	movs	r0, #15
 8001384:	4030      	ands	r0, r6
 8001386:	2804      	cmp	r0, #4
 8001388:	d005      	beq.n	8001396 <__aeabi_i2f+0x7e>
 800138a:	3104      	adds	r1, #4
 800138c:	014a      	lsls	r2, r1, #5
 800138e:	d502      	bpl.n	8001396 <__aeabi_i2f+0x7e>
 8001390:	239f      	movs	r3, #159	; 0x9f
 8001392:	4039      	ands	r1, r7
 8001394:	1b5b      	subs	r3, r3, r5
 8001396:	0189      	lsls	r1, r1, #6
 8001398:	0a4e      	lsrs	r6, r1, #9
 800139a:	b2d8      	uxtb	r0, r3
 800139c:	e7d6      	b.n	800134c <__aeabi_i2f+0x34>
 800139e:	1f6a      	subs	r2, r5, #5
 80013a0:	4096      	lsls	r6, r2
 80013a2:	0031      	movs	r1, r6
 80013a4:	4f02      	ldr	r7, [pc, #8]	; (80013b0 <__aeabi_i2f+0x98>)
 80013a6:	4039      	ands	r1, r7
 80013a8:	0772      	lsls	r2, r6, #29
 80013aa:	d0f4      	beq.n	8001396 <__aeabi_i2f+0x7e>
 80013ac:	e7e9      	b.n	8001382 <__aeabi_i2f+0x6a>
 80013ae:	46c0      	nop			; (mov r8, r8)
 80013b0:	fbffffff 	.word	0xfbffffff

080013b4 <__aeabi_dadd>:
 80013b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013b6:	464f      	mov	r7, r9
 80013b8:	4646      	mov	r6, r8
 80013ba:	46d6      	mov	lr, sl
 80013bc:	000d      	movs	r5, r1
 80013be:	0004      	movs	r4, r0
 80013c0:	b5c0      	push	{r6, r7, lr}
 80013c2:	001f      	movs	r7, r3
 80013c4:	0011      	movs	r1, r2
 80013c6:	0328      	lsls	r0, r5, #12
 80013c8:	0f62      	lsrs	r2, r4, #29
 80013ca:	0a40      	lsrs	r0, r0, #9
 80013cc:	4310      	orrs	r0, r2
 80013ce:	007a      	lsls	r2, r7, #1
 80013d0:	0d52      	lsrs	r2, r2, #21
 80013d2:	00e3      	lsls	r3, r4, #3
 80013d4:	033c      	lsls	r4, r7, #12
 80013d6:	4691      	mov	r9, r2
 80013d8:	0a64      	lsrs	r4, r4, #9
 80013da:	0ffa      	lsrs	r2, r7, #31
 80013dc:	0f4f      	lsrs	r7, r1, #29
 80013de:	006e      	lsls	r6, r5, #1
 80013e0:	4327      	orrs	r7, r4
 80013e2:	4692      	mov	sl, r2
 80013e4:	46b8      	mov	r8, r7
 80013e6:	0d76      	lsrs	r6, r6, #21
 80013e8:	0fed      	lsrs	r5, r5, #31
 80013ea:	00c9      	lsls	r1, r1, #3
 80013ec:	4295      	cmp	r5, r2
 80013ee:	d100      	bne.n	80013f2 <__aeabi_dadd+0x3e>
 80013f0:	e099      	b.n	8001526 <__aeabi_dadd+0x172>
 80013f2:	464c      	mov	r4, r9
 80013f4:	1b34      	subs	r4, r6, r4
 80013f6:	46a4      	mov	ip, r4
 80013f8:	2c00      	cmp	r4, #0
 80013fa:	dc00      	bgt.n	80013fe <__aeabi_dadd+0x4a>
 80013fc:	e07c      	b.n	80014f8 <__aeabi_dadd+0x144>
 80013fe:	464a      	mov	r2, r9
 8001400:	2a00      	cmp	r2, #0
 8001402:	d100      	bne.n	8001406 <__aeabi_dadd+0x52>
 8001404:	e0b8      	b.n	8001578 <__aeabi_dadd+0x1c4>
 8001406:	4ac5      	ldr	r2, [pc, #788]	; (800171c <__aeabi_dadd+0x368>)
 8001408:	4296      	cmp	r6, r2
 800140a:	d100      	bne.n	800140e <__aeabi_dadd+0x5a>
 800140c:	e11c      	b.n	8001648 <__aeabi_dadd+0x294>
 800140e:	2280      	movs	r2, #128	; 0x80
 8001410:	003c      	movs	r4, r7
 8001412:	0412      	lsls	r2, r2, #16
 8001414:	4314      	orrs	r4, r2
 8001416:	46a0      	mov	r8, r4
 8001418:	4662      	mov	r2, ip
 800141a:	2a38      	cmp	r2, #56	; 0x38
 800141c:	dd00      	ble.n	8001420 <__aeabi_dadd+0x6c>
 800141e:	e161      	b.n	80016e4 <__aeabi_dadd+0x330>
 8001420:	2a1f      	cmp	r2, #31
 8001422:	dd00      	ble.n	8001426 <__aeabi_dadd+0x72>
 8001424:	e1cc      	b.n	80017c0 <__aeabi_dadd+0x40c>
 8001426:	4664      	mov	r4, ip
 8001428:	2220      	movs	r2, #32
 800142a:	1b12      	subs	r2, r2, r4
 800142c:	4644      	mov	r4, r8
 800142e:	4094      	lsls	r4, r2
 8001430:	000f      	movs	r7, r1
 8001432:	46a1      	mov	r9, r4
 8001434:	4664      	mov	r4, ip
 8001436:	4091      	lsls	r1, r2
 8001438:	40e7      	lsrs	r7, r4
 800143a:	464c      	mov	r4, r9
 800143c:	1e4a      	subs	r2, r1, #1
 800143e:	4191      	sbcs	r1, r2
 8001440:	433c      	orrs	r4, r7
 8001442:	4642      	mov	r2, r8
 8001444:	4321      	orrs	r1, r4
 8001446:	4664      	mov	r4, ip
 8001448:	40e2      	lsrs	r2, r4
 800144a:	1a80      	subs	r0, r0, r2
 800144c:	1a5c      	subs	r4, r3, r1
 800144e:	42a3      	cmp	r3, r4
 8001450:	419b      	sbcs	r3, r3
 8001452:	425f      	negs	r7, r3
 8001454:	1bc7      	subs	r7, r0, r7
 8001456:	023b      	lsls	r3, r7, #8
 8001458:	d400      	bmi.n	800145c <__aeabi_dadd+0xa8>
 800145a:	e0d0      	b.n	80015fe <__aeabi_dadd+0x24a>
 800145c:	027f      	lsls	r7, r7, #9
 800145e:	0a7f      	lsrs	r7, r7, #9
 8001460:	2f00      	cmp	r7, #0
 8001462:	d100      	bne.n	8001466 <__aeabi_dadd+0xb2>
 8001464:	e0ff      	b.n	8001666 <__aeabi_dadd+0x2b2>
 8001466:	0038      	movs	r0, r7
 8001468:	f001 fe5a 	bl	8003120 <__clzsi2>
 800146c:	0001      	movs	r1, r0
 800146e:	3908      	subs	r1, #8
 8001470:	2320      	movs	r3, #32
 8001472:	0022      	movs	r2, r4
 8001474:	1a5b      	subs	r3, r3, r1
 8001476:	408f      	lsls	r7, r1
 8001478:	40da      	lsrs	r2, r3
 800147a:	408c      	lsls	r4, r1
 800147c:	4317      	orrs	r7, r2
 800147e:	42b1      	cmp	r1, r6
 8001480:	da00      	bge.n	8001484 <__aeabi_dadd+0xd0>
 8001482:	e0ff      	b.n	8001684 <__aeabi_dadd+0x2d0>
 8001484:	1b89      	subs	r1, r1, r6
 8001486:	1c4b      	adds	r3, r1, #1
 8001488:	2b1f      	cmp	r3, #31
 800148a:	dd00      	ble.n	800148e <__aeabi_dadd+0xda>
 800148c:	e0a8      	b.n	80015e0 <__aeabi_dadd+0x22c>
 800148e:	2220      	movs	r2, #32
 8001490:	0039      	movs	r1, r7
 8001492:	1ad2      	subs	r2, r2, r3
 8001494:	0020      	movs	r0, r4
 8001496:	4094      	lsls	r4, r2
 8001498:	4091      	lsls	r1, r2
 800149a:	40d8      	lsrs	r0, r3
 800149c:	1e62      	subs	r2, r4, #1
 800149e:	4194      	sbcs	r4, r2
 80014a0:	40df      	lsrs	r7, r3
 80014a2:	2600      	movs	r6, #0
 80014a4:	4301      	orrs	r1, r0
 80014a6:	430c      	orrs	r4, r1
 80014a8:	0763      	lsls	r3, r4, #29
 80014aa:	d009      	beq.n	80014c0 <__aeabi_dadd+0x10c>
 80014ac:	230f      	movs	r3, #15
 80014ae:	4023      	ands	r3, r4
 80014b0:	2b04      	cmp	r3, #4
 80014b2:	d005      	beq.n	80014c0 <__aeabi_dadd+0x10c>
 80014b4:	1d23      	adds	r3, r4, #4
 80014b6:	42a3      	cmp	r3, r4
 80014b8:	41a4      	sbcs	r4, r4
 80014ba:	4264      	negs	r4, r4
 80014bc:	193f      	adds	r7, r7, r4
 80014be:	001c      	movs	r4, r3
 80014c0:	023b      	lsls	r3, r7, #8
 80014c2:	d400      	bmi.n	80014c6 <__aeabi_dadd+0x112>
 80014c4:	e09e      	b.n	8001604 <__aeabi_dadd+0x250>
 80014c6:	4b95      	ldr	r3, [pc, #596]	; (800171c <__aeabi_dadd+0x368>)
 80014c8:	3601      	adds	r6, #1
 80014ca:	429e      	cmp	r6, r3
 80014cc:	d100      	bne.n	80014d0 <__aeabi_dadd+0x11c>
 80014ce:	e0b7      	b.n	8001640 <__aeabi_dadd+0x28c>
 80014d0:	4a93      	ldr	r2, [pc, #588]	; (8001720 <__aeabi_dadd+0x36c>)
 80014d2:	08e4      	lsrs	r4, r4, #3
 80014d4:	4017      	ands	r7, r2
 80014d6:	077b      	lsls	r3, r7, #29
 80014d8:	0571      	lsls	r1, r6, #21
 80014da:	027f      	lsls	r7, r7, #9
 80014dc:	4323      	orrs	r3, r4
 80014de:	0b3f      	lsrs	r7, r7, #12
 80014e0:	0d4a      	lsrs	r2, r1, #21
 80014e2:	0512      	lsls	r2, r2, #20
 80014e4:	433a      	orrs	r2, r7
 80014e6:	07ed      	lsls	r5, r5, #31
 80014e8:	432a      	orrs	r2, r5
 80014ea:	0018      	movs	r0, r3
 80014ec:	0011      	movs	r1, r2
 80014ee:	bce0      	pop	{r5, r6, r7}
 80014f0:	46ba      	mov	sl, r7
 80014f2:	46b1      	mov	r9, r6
 80014f4:	46a8      	mov	r8, r5
 80014f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014f8:	2c00      	cmp	r4, #0
 80014fa:	d04b      	beq.n	8001594 <__aeabi_dadd+0x1e0>
 80014fc:	464c      	mov	r4, r9
 80014fe:	1ba4      	subs	r4, r4, r6
 8001500:	46a4      	mov	ip, r4
 8001502:	2e00      	cmp	r6, #0
 8001504:	d000      	beq.n	8001508 <__aeabi_dadd+0x154>
 8001506:	e123      	b.n	8001750 <__aeabi_dadd+0x39c>
 8001508:	0004      	movs	r4, r0
 800150a:	431c      	orrs	r4, r3
 800150c:	d100      	bne.n	8001510 <__aeabi_dadd+0x15c>
 800150e:	e1af      	b.n	8001870 <__aeabi_dadd+0x4bc>
 8001510:	4662      	mov	r2, ip
 8001512:	1e54      	subs	r4, r2, #1
 8001514:	2a01      	cmp	r2, #1
 8001516:	d100      	bne.n	800151a <__aeabi_dadd+0x166>
 8001518:	e215      	b.n	8001946 <__aeabi_dadd+0x592>
 800151a:	4d80      	ldr	r5, [pc, #512]	; (800171c <__aeabi_dadd+0x368>)
 800151c:	45ac      	cmp	ip, r5
 800151e:	d100      	bne.n	8001522 <__aeabi_dadd+0x16e>
 8001520:	e1c8      	b.n	80018b4 <__aeabi_dadd+0x500>
 8001522:	46a4      	mov	ip, r4
 8001524:	e11b      	b.n	800175e <__aeabi_dadd+0x3aa>
 8001526:	464a      	mov	r2, r9
 8001528:	1ab2      	subs	r2, r6, r2
 800152a:	4694      	mov	ip, r2
 800152c:	2a00      	cmp	r2, #0
 800152e:	dc00      	bgt.n	8001532 <__aeabi_dadd+0x17e>
 8001530:	e0ac      	b.n	800168c <__aeabi_dadd+0x2d8>
 8001532:	464a      	mov	r2, r9
 8001534:	2a00      	cmp	r2, #0
 8001536:	d043      	beq.n	80015c0 <__aeabi_dadd+0x20c>
 8001538:	4a78      	ldr	r2, [pc, #480]	; (800171c <__aeabi_dadd+0x368>)
 800153a:	4296      	cmp	r6, r2
 800153c:	d100      	bne.n	8001540 <__aeabi_dadd+0x18c>
 800153e:	e1af      	b.n	80018a0 <__aeabi_dadd+0x4ec>
 8001540:	2280      	movs	r2, #128	; 0x80
 8001542:	003c      	movs	r4, r7
 8001544:	0412      	lsls	r2, r2, #16
 8001546:	4314      	orrs	r4, r2
 8001548:	46a0      	mov	r8, r4
 800154a:	4662      	mov	r2, ip
 800154c:	2a38      	cmp	r2, #56	; 0x38
 800154e:	dc67      	bgt.n	8001620 <__aeabi_dadd+0x26c>
 8001550:	2a1f      	cmp	r2, #31
 8001552:	dc00      	bgt.n	8001556 <__aeabi_dadd+0x1a2>
 8001554:	e15f      	b.n	8001816 <__aeabi_dadd+0x462>
 8001556:	4647      	mov	r7, r8
 8001558:	3a20      	subs	r2, #32
 800155a:	40d7      	lsrs	r7, r2
 800155c:	4662      	mov	r2, ip
 800155e:	2a20      	cmp	r2, #32
 8001560:	d005      	beq.n	800156e <__aeabi_dadd+0x1ba>
 8001562:	4664      	mov	r4, ip
 8001564:	2240      	movs	r2, #64	; 0x40
 8001566:	1b12      	subs	r2, r2, r4
 8001568:	4644      	mov	r4, r8
 800156a:	4094      	lsls	r4, r2
 800156c:	4321      	orrs	r1, r4
 800156e:	1e4a      	subs	r2, r1, #1
 8001570:	4191      	sbcs	r1, r2
 8001572:	000c      	movs	r4, r1
 8001574:	433c      	orrs	r4, r7
 8001576:	e057      	b.n	8001628 <__aeabi_dadd+0x274>
 8001578:	003a      	movs	r2, r7
 800157a:	430a      	orrs	r2, r1
 800157c:	d100      	bne.n	8001580 <__aeabi_dadd+0x1cc>
 800157e:	e105      	b.n	800178c <__aeabi_dadd+0x3d8>
 8001580:	0022      	movs	r2, r4
 8001582:	3a01      	subs	r2, #1
 8001584:	2c01      	cmp	r4, #1
 8001586:	d100      	bne.n	800158a <__aeabi_dadd+0x1d6>
 8001588:	e182      	b.n	8001890 <__aeabi_dadd+0x4dc>
 800158a:	4c64      	ldr	r4, [pc, #400]	; (800171c <__aeabi_dadd+0x368>)
 800158c:	45a4      	cmp	ip, r4
 800158e:	d05b      	beq.n	8001648 <__aeabi_dadd+0x294>
 8001590:	4694      	mov	ip, r2
 8001592:	e741      	b.n	8001418 <__aeabi_dadd+0x64>
 8001594:	4c63      	ldr	r4, [pc, #396]	; (8001724 <__aeabi_dadd+0x370>)
 8001596:	1c77      	adds	r7, r6, #1
 8001598:	4227      	tst	r7, r4
 800159a:	d000      	beq.n	800159e <__aeabi_dadd+0x1ea>
 800159c:	e0c4      	b.n	8001728 <__aeabi_dadd+0x374>
 800159e:	0004      	movs	r4, r0
 80015a0:	431c      	orrs	r4, r3
 80015a2:	2e00      	cmp	r6, #0
 80015a4:	d000      	beq.n	80015a8 <__aeabi_dadd+0x1f4>
 80015a6:	e169      	b.n	800187c <__aeabi_dadd+0x4c8>
 80015a8:	2c00      	cmp	r4, #0
 80015aa:	d100      	bne.n	80015ae <__aeabi_dadd+0x1fa>
 80015ac:	e1bf      	b.n	800192e <__aeabi_dadd+0x57a>
 80015ae:	4644      	mov	r4, r8
 80015b0:	430c      	orrs	r4, r1
 80015b2:	d000      	beq.n	80015b6 <__aeabi_dadd+0x202>
 80015b4:	e1d0      	b.n	8001958 <__aeabi_dadd+0x5a4>
 80015b6:	0742      	lsls	r2, r0, #29
 80015b8:	08db      	lsrs	r3, r3, #3
 80015ba:	4313      	orrs	r3, r2
 80015bc:	08c0      	lsrs	r0, r0, #3
 80015be:	e029      	b.n	8001614 <__aeabi_dadd+0x260>
 80015c0:	003a      	movs	r2, r7
 80015c2:	430a      	orrs	r2, r1
 80015c4:	d100      	bne.n	80015c8 <__aeabi_dadd+0x214>
 80015c6:	e170      	b.n	80018aa <__aeabi_dadd+0x4f6>
 80015c8:	4662      	mov	r2, ip
 80015ca:	4664      	mov	r4, ip
 80015cc:	3a01      	subs	r2, #1
 80015ce:	2c01      	cmp	r4, #1
 80015d0:	d100      	bne.n	80015d4 <__aeabi_dadd+0x220>
 80015d2:	e0e0      	b.n	8001796 <__aeabi_dadd+0x3e2>
 80015d4:	4c51      	ldr	r4, [pc, #324]	; (800171c <__aeabi_dadd+0x368>)
 80015d6:	45a4      	cmp	ip, r4
 80015d8:	d100      	bne.n	80015dc <__aeabi_dadd+0x228>
 80015da:	e161      	b.n	80018a0 <__aeabi_dadd+0x4ec>
 80015dc:	4694      	mov	ip, r2
 80015de:	e7b4      	b.n	800154a <__aeabi_dadd+0x196>
 80015e0:	003a      	movs	r2, r7
 80015e2:	391f      	subs	r1, #31
 80015e4:	40ca      	lsrs	r2, r1
 80015e6:	0011      	movs	r1, r2
 80015e8:	2b20      	cmp	r3, #32
 80015ea:	d003      	beq.n	80015f4 <__aeabi_dadd+0x240>
 80015ec:	2240      	movs	r2, #64	; 0x40
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	409f      	lsls	r7, r3
 80015f2:	433c      	orrs	r4, r7
 80015f4:	1e63      	subs	r3, r4, #1
 80015f6:	419c      	sbcs	r4, r3
 80015f8:	2700      	movs	r7, #0
 80015fa:	2600      	movs	r6, #0
 80015fc:	430c      	orrs	r4, r1
 80015fe:	0763      	lsls	r3, r4, #29
 8001600:	d000      	beq.n	8001604 <__aeabi_dadd+0x250>
 8001602:	e753      	b.n	80014ac <__aeabi_dadd+0xf8>
 8001604:	46b4      	mov	ip, r6
 8001606:	08e4      	lsrs	r4, r4, #3
 8001608:	077b      	lsls	r3, r7, #29
 800160a:	4323      	orrs	r3, r4
 800160c:	08f8      	lsrs	r0, r7, #3
 800160e:	4a43      	ldr	r2, [pc, #268]	; (800171c <__aeabi_dadd+0x368>)
 8001610:	4594      	cmp	ip, r2
 8001612:	d01d      	beq.n	8001650 <__aeabi_dadd+0x29c>
 8001614:	4662      	mov	r2, ip
 8001616:	0307      	lsls	r7, r0, #12
 8001618:	0552      	lsls	r2, r2, #21
 800161a:	0b3f      	lsrs	r7, r7, #12
 800161c:	0d52      	lsrs	r2, r2, #21
 800161e:	e760      	b.n	80014e2 <__aeabi_dadd+0x12e>
 8001620:	4644      	mov	r4, r8
 8001622:	430c      	orrs	r4, r1
 8001624:	1e62      	subs	r2, r4, #1
 8001626:	4194      	sbcs	r4, r2
 8001628:	18e4      	adds	r4, r4, r3
 800162a:	429c      	cmp	r4, r3
 800162c:	419b      	sbcs	r3, r3
 800162e:	425f      	negs	r7, r3
 8001630:	183f      	adds	r7, r7, r0
 8001632:	023b      	lsls	r3, r7, #8
 8001634:	d5e3      	bpl.n	80015fe <__aeabi_dadd+0x24a>
 8001636:	4b39      	ldr	r3, [pc, #228]	; (800171c <__aeabi_dadd+0x368>)
 8001638:	3601      	adds	r6, #1
 800163a:	429e      	cmp	r6, r3
 800163c:	d000      	beq.n	8001640 <__aeabi_dadd+0x28c>
 800163e:	e0b5      	b.n	80017ac <__aeabi_dadd+0x3f8>
 8001640:	0032      	movs	r2, r6
 8001642:	2700      	movs	r7, #0
 8001644:	2300      	movs	r3, #0
 8001646:	e74c      	b.n	80014e2 <__aeabi_dadd+0x12e>
 8001648:	0742      	lsls	r2, r0, #29
 800164a:	08db      	lsrs	r3, r3, #3
 800164c:	4313      	orrs	r3, r2
 800164e:	08c0      	lsrs	r0, r0, #3
 8001650:	001a      	movs	r2, r3
 8001652:	4302      	orrs	r2, r0
 8001654:	d100      	bne.n	8001658 <__aeabi_dadd+0x2a4>
 8001656:	e1e1      	b.n	8001a1c <__aeabi_dadd+0x668>
 8001658:	2780      	movs	r7, #128	; 0x80
 800165a:	033f      	lsls	r7, r7, #12
 800165c:	4307      	orrs	r7, r0
 800165e:	033f      	lsls	r7, r7, #12
 8001660:	4a2e      	ldr	r2, [pc, #184]	; (800171c <__aeabi_dadd+0x368>)
 8001662:	0b3f      	lsrs	r7, r7, #12
 8001664:	e73d      	b.n	80014e2 <__aeabi_dadd+0x12e>
 8001666:	0020      	movs	r0, r4
 8001668:	f001 fd5a 	bl	8003120 <__clzsi2>
 800166c:	0001      	movs	r1, r0
 800166e:	3118      	adds	r1, #24
 8001670:	291f      	cmp	r1, #31
 8001672:	dc00      	bgt.n	8001676 <__aeabi_dadd+0x2c2>
 8001674:	e6fc      	b.n	8001470 <__aeabi_dadd+0xbc>
 8001676:	3808      	subs	r0, #8
 8001678:	4084      	lsls	r4, r0
 800167a:	0027      	movs	r7, r4
 800167c:	2400      	movs	r4, #0
 800167e:	42b1      	cmp	r1, r6
 8001680:	db00      	blt.n	8001684 <__aeabi_dadd+0x2d0>
 8001682:	e6ff      	b.n	8001484 <__aeabi_dadd+0xd0>
 8001684:	4a26      	ldr	r2, [pc, #152]	; (8001720 <__aeabi_dadd+0x36c>)
 8001686:	1a76      	subs	r6, r6, r1
 8001688:	4017      	ands	r7, r2
 800168a:	e70d      	b.n	80014a8 <__aeabi_dadd+0xf4>
 800168c:	2a00      	cmp	r2, #0
 800168e:	d02f      	beq.n	80016f0 <__aeabi_dadd+0x33c>
 8001690:	464a      	mov	r2, r9
 8001692:	1b92      	subs	r2, r2, r6
 8001694:	4694      	mov	ip, r2
 8001696:	2e00      	cmp	r6, #0
 8001698:	d100      	bne.n	800169c <__aeabi_dadd+0x2e8>
 800169a:	e0ad      	b.n	80017f8 <__aeabi_dadd+0x444>
 800169c:	4a1f      	ldr	r2, [pc, #124]	; (800171c <__aeabi_dadd+0x368>)
 800169e:	4591      	cmp	r9, r2
 80016a0:	d100      	bne.n	80016a4 <__aeabi_dadd+0x2f0>
 80016a2:	e10f      	b.n	80018c4 <__aeabi_dadd+0x510>
 80016a4:	2280      	movs	r2, #128	; 0x80
 80016a6:	0412      	lsls	r2, r2, #16
 80016a8:	4310      	orrs	r0, r2
 80016aa:	4662      	mov	r2, ip
 80016ac:	2a38      	cmp	r2, #56	; 0x38
 80016ae:	dd00      	ble.n	80016b2 <__aeabi_dadd+0x2fe>
 80016b0:	e10f      	b.n	80018d2 <__aeabi_dadd+0x51e>
 80016b2:	2a1f      	cmp	r2, #31
 80016b4:	dd00      	ble.n	80016b8 <__aeabi_dadd+0x304>
 80016b6:	e180      	b.n	80019ba <__aeabi_dadd+0x606>
 80016b8:	4664      	mov	r4, ip
 80016ba:	2220      	movs	r2, #32
 80016bc:	001e      	movs	r6, r3
 80016be:	1b12      	subs	r2, r2, r4
 80016c0:	4667      	mov	r7, ip
 80016c2:	0004      	movs	r4, r0
 80016c4:	4093      	lsls	r3, r2
 80016c6:	4094      	lsls	r4, r2
 80016c8:	40fe      	lsrs	r6, r7
 80016ca:	1e5a      	subs	r2, r3, #1
 80016cc:	4193      	sbcs	r3, r2
 80016ce:	40f8      	lsrs	r0, r7
 80016d0:	4334      	orrs	r4, r6
 80016d2:	431c      	orrs	r4, r3
 80016d4:	4480      	add	r8, r0
 80016d6:	1864      	adds	r4, r4, r1
 80016d8:	428c      	cmp	r4, r1
 80016da:	41bf      	sbcs	r7, r7
 80016dc:	427f      	negs	r7, r7
 80016de:	464e      	mov	r6, r9
 80016e0:	4447      	add	r7, r8
 80016e2:	e7a6      	b.n	8001632 <__aeabi_dadd+0x27e>
 80016e4:	4642      	mov	r2, r8
 80016e6:	430a      	orrs	r2, r1
 80016e8:	0011      	movs	r1, r2
 80016ea:	1e4a      	subs	r2, r1, #1
 80016ec:	4191      	sbcs	r1, r2
 80016ee:	e6ad      	b.n	800144c <__aeabi_dadd+0x98>
 80016f0:	4c0c      	ldr	r4, [pc, #48]	; (8001724 <__aeabi_dadd+0x370>)
 80016f2:	1c72      	adds	r2, r6, #1
 80016f4:	4222      	tst	r2, r4
 80016f6:	d000      	beq.n	80016fa <__aeabi_dadd+0x346>
 80016f8:	e0a1      	b.n	800183e <__aeabi_dadd+0x48a>
 80016fa:	0002      	movs	r2, r0
 80016fc:	431a      	orrs	r2, r3
 80016fe:	2e00      	cmp	r6, #0
 8001700:	d000      	beq.n	8001704 <__aeabi_dadd+0x350>
 8001702:	e0fa      	b.n	80018fa <__aeabi_dadd+0x546>
 8001704:	2a00      	cmp	r2, #0
 8001706:	d100      	bne.n	800170a <__aeabi_dadd+0x356>
 8001708:	e145      	b.n	8001996 <__aeabi_dadd+0x5e2>
 800170a:	003a      	movs	r2, r7
 800170c:	430a      	orrs	r2, r1
 800170e:	d000      	beq.n	8001712 <__aeabi_dadd+0x35e>
 8001710:	e146      	b.n	80019a0 <__aeabi_dadd+0x5ec>
 8001712:	0742      	lsls	r2, r0, #29
 8001714:	08db      	lsrs	r3, r3, #3
 8001716:	4313      	orrs	r3, r2
 8001718:	08c0      	lsrs	r0, r0, #3
 800171a:	e77b      	b.n	8001614 <__aeabi_dadd+0x260>
 800171c:	000007ff 	.word	0x000007ff
 8001720:	ff7fffff 	.word	0xff7fffff
 8001724:	000007fe 	.word	0x000007fe
 8001728:	4647      	mov	r7, r8
 800172a:	1a5c      	subs	r4, r3, r1
 800172c:	1bc2      	subs	r2, r0, r7
 800172e:	42a3      	cmp	r3, r4
 8001730:	41bf      	sbcs	r7, r7
 8001732:	427f      	negs	r7, r7
 8001734:	46b9      	mov	r9, r7
 8001736:	0017      	movs	r7, r2
 8001738:	464a      	mov	r2, r9
 800173a:	1abf      	subs	r7, r7, r2
 800173c:	023a      	lsls	r2, r7, #8
 800173e:	d500      	bpl.n	8001742 <__aeabi_dadd+0x38e>
 8001740:	e08d      	b.n	800185e <__aeabi_dadd+0x4aa>
 8001742:	0023      	movs	r3, r4
 8001744:	433b      	orrs	r3, r7
 8001746:	d000      	beq.n	800174a <__aeabi_dadd+0x396>
 8001748:	e68a      	b.n	8001460 <__aeabi_dadd+0xac>
 800174a:	2000      	movs	r0, #0
 800174c:	2500      	movs	r5, #0
 800174e:	e761      	b.n	8001614 <__aeabi_dadd+0x260>
 8001750:	4cb4      	ldr	r4, [pc, #720]	; (8001a24 <__aeabi_dadd+0x670>)
 8001752:	45a1      	cmp	r9, r4
 8001754:	d100      	bne.n	8001758 <__aeabi_dadd+0x3a4>
 8001756:	e0ad      	b.n	80018b4 <__aeabi_dadd+0x500>
 8001758:	2480      	movs	r4, #128	; 0x80
 800175a:	0424      	lsls	r4, r4, #16
 800175c:	4320      	orrs	r0, r4
 800175e:	4664      	mov	r4, ip
 8001760:	2c38      	cmp	r4, #56	; 0x38
 8001762:	dc3d      	bgt.n	80017e0 <__aeabi_dadd+0x42c>
 8001764:	4662      	mov	r2, ip
 8001766:	2c1f      	cmp	r4, #31
 8001768:	dd00      	ble.n	800176c <__aeabi_dadd+0x3b8>
 800176a:	e0b7      	b.n	80018dc <__aeabi_dadd+0x528>
 800176c:	2520      	movs	r5, #32
 800176e:	001e      	movs	r6, r3
 8001770:	1b2d      	subs	r5, r5, r4
 8001772:	0004      	movs	r4, r0
 8001774:	40ab      	lsls	r3, r5
 8001776:	40ac      	lsls	r4, r5
 8001778:	40d6      	lsrs	r6, r2
 800177a:	40d0      	lsrs	r0, r2
 800177c:	4642      	mov	r2, r8
 800177e:	1e5d      	subs	r5, r3, #1
 8001780:	41ab      	sbcs	r3, r5
 8001782:	4334      	orrs	r4, r6
 8001784:	1a12      	subs	r2, r2, r0
 8001786:	4690      	mov	r8, r2
 8001788:	4323      	orrs	r3, r4
 800178a:	e02c      	b.n	80017e6 <__aeabi_dadd+0x432>
 800178c:	0742      	lsls	r2, r0, #29
 800178e:	08db      	lsrs	r3, r3, #3
 8001790:	4313      	orrs	r3, r2
 8001792:	08c0      	lsrs	r0, r0, #3
 8001794:	e73b      	b.n	800160e <__aeabi_dadd+0x25a>
 8001796:	185c      	adds	r4, r3, r1
 8001798:	429c      	cmp	r4, r3
 800179a:	419b      	sbcs	r3, r3
 800179c:	4440      	add	r0, r8
 800179e:	425b      	negs	r3, r3
 80017a0:	18c7      	adds	r7, r0, r3
 80017a2:	2601      	movs	r6, #1
 80017a4:	023b      	lsls	r3, r7, #8
 80017a6:	d400      	bmi.n	80017aa <__aeabi_dadd+0x3f6>
 80017a8:	e729      	b.n	80015fe <__aeabi_dadd+0x24a>
 80017aa:	2602      	movs	r6, #2
 80017ac:	4a9e      	ldr	r2, [pc, #632]	; (8001a28 <__aeabi_dadd+0x674>)
 80017ae:	0863      	lsrs	r3, r4, #1
 80017b0:	4017      	ands	r7, r2
 80017b2:	2201      	movs	r2, #1
 80017b4:	4014      	ands	r4, r2
 80017b6:	431c      	orrs	r4, r3
 80017b8:	07fb      	lsls	r3, r7, #31
 80017ba:	431c      	orrs	r4, r3
 80017bc:	087f      	lsrs	r7, r7, #1
 80017be:	e673      	b.n	80014a8 <__aeabi_dadd+0xf4>
 80017c0:	4644      	mov	r4, r8
 80017c2:	3a20      	subs	r2, #32
 80017c4:	40d4      	lsrs	r4, r2
 80017c6:	4662      	mov	r2, ip
 80017c8:	2a20      	cmp	r2, #32
 80017ca:	d005      	beq.n	80017d8 <__aeabi_dadd+0x424>
 80017cc:	4667      	mov	r7, ip
 80017ce:	2240      	movs	r2, #64	; 0x40
 80017d0:	1bd2      	subs	r2, r2, r7
 80017d2:	4647      	mov	r7, r8
 80017d4:	4097      	lsls	r7, r2
 80017d6:	4339      	orrs	r1, r7
 80017d8:	1e4a      	subs	r2, r1, #1
 80017da:	4191      	sbcs	r1, r2
 80017dc:	4321      	orrs	r1, r4
 80017de:	e635      	b.n	800144c <__aeabi_dadd+0x98>
 80017e0:	4303      	orrs	r3, r0
 80017e2:	1e58      	subs	r0, r3, #1
 80017e4:	4183      	sbcs	r3, r0
 80017e6:	1acc      	subs	r4, r1, r3
 80017e8:	42a1      	cmp	r1, r4
 80017ea:	41bf      	sbcs	r7, r7
 80017ec:	4643      	mov	r3, r8
 80017ee:	427f      	negs	r7, r7
 80017f0:	4655      	mov	r5, sl
 80017f2:	464e      	mov	r6, r9
 80017f4:	1bdf      	subs	r7, r3, r7
 80017f6:	e62e      	b.n	8001456 <__aeabi_dadd+0xa2>
 80017f8:	0002      	movs	r2, r0
 80017fa:	431a      	orrs	r2, r3
 80017fc:	d100      	bne.n	8001800 <__aeabi_dadd+0x44c>
 80017fe:	e0bd      	b.n	800197c <__aeabi_dadd+0x5c8>
 8001800:	4662      	mov	r2, ip
 8001802:	4664      	mov	r4, ip
 8001804:	3a01      	subs	r2, #1
 8001806:	2c01      	cmp	r4, #1
 8001808:	d100      	bne.n	800180c <__aeabi_dadd+0x458>
 800180a:	e0e5      	b.n	80019d8 <__aeabi_dadd+0x624>
 800180c:	4c85      	ldr	r4, [pc, #532]	; (8001a24 <__aeabi_dadd+0x670>)
 800180e:	45a4      	cmp	ip, r4
 8001810:	d058      	beq.n	80018c4 <__aeabi_dadd+0x510>
 8001812:	4694      	mov	ip, r2
 8001814:	e749      	b.n	80016aa <__aeabi_dadd+0x2f6>
 8001816:	4664      	mov	r4, ip
 8001818:	2220      	movs	r2, #32
 800181a:	1b12      	subs	r2, r2, r4
 800181c:	4644      	mov	r4, r8
 800181e:	4094      	lsls	r4, r2
 8001820:	000f      	movs	r7, r1
 8001822:	46a1      	mov	r9, r4
 8001824:	4664      	mov	r4, ip
 8001826:	4091      	lsls	r1, r2
 8001828:	40e7      	lsrs	r7, r4
 800182a:	464c      	mov	r4, r9
 800182c:	1e4a      	subs	r2, r1, #1
 800182e:	4191      	sbcs	r1, r2
 8001830:	433c      	orrs	r4, r7
 8001832:	4642      	mov	r2, r8
 8001834:	430c      	orrs	r4, r1
 8001836:	4661      	mov	r1, ip
 8001838:	40ca      	lsrs	r2, r1
 800183a:	1880      	adds	r0, r0, r2
 800183c:	e6f4      	b.n	8001628 <__aeabi_dadd+0x274>
 800183e:	4c79      	ldr	r4, [pc, #484]	; (8001a24 <__aeabi_dadd+0x670>)
 8001840:	42a2      	cmp	r2, r4
 8001842:	d100      	bne.n	8001846 <__aeabi_dadd+0x492>
 8001844:	e6fd      	b.n	8001642 <__aeabi_dadd+0x28e>
 8001846:	1859      	adds	r1, r3, r1
 8001848:	4299      	cmp	r1, r3
 800184a:	419b      	sbcs	r3, r3
 800184c:	4440      	add	r0, r8
 800184e:	425f      	negs	r7, r3
 8001850:	19c7      	adds	r7, r0, r7
 8001852:	07fc      	lsls	r4, r7, #31
 8001854:	0849      	lsrs	r1, r1, #1
 8001856:	0016      	movs	r6, r2
 8001858:	430c      	orrs	r4, r1
 800185a:	087f      	lsrs	r7, r7, #1
 800185c:	e6cf      	b.n	80015fe <__aeabi_dadd+0x24a>
 800185e:	1acc      	subs	r4, r1, r3
 8001860:	42a1      	cmp	r1, r4
 8001862:	41bf      	sbcs	r7, r7
 8001864:	4643      	mov	r3, r8
 8001866:	427f      	negs	r7, r7
 8001868:	1a18      	subs	r0, r3, r0
 800186a:	4655      	mov	r5, sl
 800186c:	1bc7      	subs	r7, r0, r7
 800186e:	e5f7      	b.n	8001460 <__aeabi_dadd+0xac>
 8001870:	08c9      	lsrs	r1, r1, #3
 8001872:	077b      	lsls	r3, r7, #29
 8001874:	4655      	mov	r5, sl
 8001876:	430b      	orrs	r3, r1
 8001878:	08f8      	lsrs	r0, r7, #3
 800187a:	e6c8      	b.n	800160e <__aeabi_dadd+0x25a>
 800187c:	2c00      	cmp	r4, #0
 800187e:	d000      	beq.n	8001882 <__aeabi_dadd+0x4ce>
 8001880:	e081      	b.n	8001986 <__aeabi_dadd+0x5d2>
 8001882:	4643      	mov	r3, r8
 8001884:	430b      	orrs	r3, r1
 8001886:	d115      	bne.n	80018b4 <__aeabi_dadd+0x500>
 8001888:	2080      	movs	r0, #128	; 0x80
 800188a:	2500      	movs	r5, #0
 800188c:	0300      	lsls	r0, r0, #12
 800188e:	e6e3      	b.n	8001658 <__aeabi_dadd+0x2a4>
 8001890:	1a5c      	subs	r4, r3, r1
 8001892:	42a3      	cmp	r3, r4
 8001894:	419b      	sbcs	r3, r3
 8001896:	1bc7      	subs	r7, r0, r7
 8001898:	425b      	negs	r3, r3
 800189a:	2601      	movs	r6, #1
 800189c:	1aff      	subs	r7, r7, r3
 800189e:	e5da      	b.n	8001456 <__aeabi_dadd+0xa2>
 80018a0:	0742      	lsls	r2, r0, #29
 80018a2:	08db      	lsrs	r3, r3, #3
 80018a4:	4313      	orrs	r3, r2
 80018a6:	08c0      	lsrs	r0, r0, #3
 80018a8:	e6d2      	b.n	8001650 <__aeabi_dadd+0x29c>
 80018aa:	0742      	lsls	r2, r0, #29
 80018ac:	08db      	lsrs	r3, r3, #3
 80018ae:	4313      	orrs	r3, r2
 80018b0:	08c0      	lsrs	r0, r0, #3
 80018b2:	e6ac      	b.n	800160e <__aeabi_dadd+0x25a>
 80018b4:	4643      	mov	r3, r8
 80018b6:	4642      	mov	r2, r8
 80018b8:	08c9      	lsrs	r1, r1, #3
 80018ba:	075b      	lsls	r3, r3, #29
 80018bc:	4655      	mov	r5, sl
 80018be:	430b      	orrs	r3, r1
 80018c0:	08d0      	lsrs	r0, r2, #3
 80018c2:	e6c5      	b.n	8001650 <__aeabi_dadd+0x29c>
 80018c4:	4643      	mov	r3, r8
 80018c6:	4642      	mov	r2, r8
 80018c8:	075b      	lsls	r3, r3, #29
 80018ca:	08c9      	lsrs	r1, r1, #3
 80018cc:	430b      	orrs	r3, r1
 80018ce:	08d0      	lsrs	r0, r2, #3
 80018d0:	e6be      	b.n	8001650 <__aeabi_dadd+0x29c>
 80018d2:	4303      	orrs	r3, r0
 80018d4:	001c      	movs	r4, r3
 80018d6:	1e63      	subs	r3, r4, #1
 80018d8:	419c      	sbcs	r4, r3
 80018da:	e6fc      	b.n	80016d6 <__aeabi_dadd+0x322>
 80018dc:	0002      	movs	r2, r0
 80018de:	3c20      	subs	r4, #32
 80018e0:	40e2      	lsrs	r2, r4
 80018e2:	0014      	movs	r4, r2
 80018e4:	4662      	mov	r2, ip
 80018e6:	2a20      	cmp	r2, #32
 80018e8:	d003      	beq.n	80018f2 <__aeabi_dadd+0x53e>
 80018ea:	2540      	movs	r5, #64	; 0x40
 80018ec:	1aad      	subs	r5, r5, r2
 80018ee:	40a8      	lsls	r0, r5
 80018f0:	4303      	orrs	r3, r0
 80018f2:	1e58      	subs	r0, r3, #1
 80018f4:	4183      	sbcs	r3, r0
 80018f6:	4323      	orrs	r3, r4
 80018f8:	e775      	b.n	80017e6 <__aeabi_dadd+0x432>
 80018fa:	2a00      	cmp	r2, #0
 80018fc:	d0e2      	beq.n	80018c4 <__aeabi_dadd+0x510>
 80018fe:	003a      	movs	r2, r7
 8001900:	430a      	orrs	r2, r1
 8001902:	d0cd      	beq.n	80018a0 <__aeabi_dadd+0x4ec>
 8001904:	0742      	lsls	r2, r0, #29
 8001906:	08db      	lsrs	r3, r3, #3
 8001908:	4313      	orrs	r3, r2
 800190a:	2280      	movs	r2, #128	; 0x80
 800190c:	08c0      	lsrs	r0, r0, #3
 800190e:	0312      	lsls	r2, r2, #12
 8001910:	4210      	tst	r0, r2
 8001912:	d006      	beq.n	8001922 <__aeabi_dadd+0x56e>
 8001914:	08fc      	lsrs	r4, r7, #3
 8001916:	4214      	tst	r4, r2
 8001918:	d103      	bne.n	8001922 <__aeabi_dadd+0x56e>
 800191a:	0020      	movs	r0, r4
 800191c:	08cb      	lsrs	r3, r1, #3
 800191e:	077a      	lsls	r2, r7, #29
 8001920:	4313      	orrs	r3, r2
 8001922:	0f5a      	lsrs	r2, r3, #29
 8001924:	00db      	lsls	r3, r3, #3
 8001926:	0752      	lsls	r2, r2, #29
 8001928:	08db      	lsrs	r3, r3, #3
 800192a:	4313      	orrs	r3, r2
 800192c:	e690      	b.n	8001650 <__aeabi_dadd+0x29c>
 800192e:	4643      	mov	r3, r8
 8001930:	430b      	orrs	r3, r1
 8001932:	d100      	bne.n	8001936 <__aeabi_dadd+0x582>
 8001934:	e709      	b.n	800174a <__aeabi_dadd+0x396>
 8001936:	4643      	mov	r3, r8
 8001938:	4642      	mov	r2, r8
 800193a:	08c9      	lsrs	r1, r1, #3
 800193c:	075b      	lsls	r3, r3, #29
 800193e:	4655      	mov	r5, sl
 8001940:	430b      	orrs	r3, r1
 8001942:	08d0      	lsrs	r0, r2, #3
 8001944:	e666      	b.n	8001614 <__aeabi_dadd+0x260>
 8001946:	1acc      	subs	r4, r1, r3
 8001948:	42a1      	cmp	r1, r4
 800194a:	4189      	sbcs	r1, r1
 800194c:	1a3f      	subs	r7, r7, r0
 800194e:	4249      	negs	r1, r1
 8001950:	4655      	mov	r5, sl
 8001952:	2601      	movs	r6, #1
 8001954:	1a7f      	subs	r7, r7, r1
 8001956:	e57e      	b.n	8001456 <__aeabi_dadd+0xa2>
 8001958:	4642      	mov	r2, r8
 800195a:	1a5c      	subs	r4, r3, r1
 800195c:	1a87      	subs	r7, r0, r2
 800195e:	42a3      	cmp	r3, r4
 8001960:	4192      	sbcs	r2, r2
 8001962:	4252      	negs	r2, r2
 8001964:	1abf      	subs	r7, r7, r2
 8001966:	023a      	lsls	r2, r7, #8
 8001968:	d53d      	bpl.n	80019e6 <__aeabi_dadd+0x632>
 800196a:	1acc      	subs	r4, r1, r3
 800196c:	42a1      	cmp	r1, r4
 800196e:	4189      	sbcs	r1, r1
 8001970:	4643      	mov	r3, r8
 8001972:	4249      	negs	r1, r1
 8001974:	1a1f      	subs	r7, r3, r0
 8001976:	4655      	mov	r5, sl
 8001978:	1a7f      	subs	r7, r7, r1
 800197a:	e595      	b.n	80014a8 <__aeabi_dadd+0xf4>
 800197c:	077b      	lsls	r3, r7, #29
 800197e:	08c9      	lsrs	r1, r1, #3
 8001980:	430b      	orrs	r3, r1
 8001982:	08f8      	lsrs	r0, r7, #3
 8001984:	e643      	b.n	800160e <__aeabi_dadd+0x25a>
 8001986:	4644      	mov	r4, r8
 8001988:	08db      	lsrs	r3, r3, #3
 800198a:	430c      	orrs	r4, r1
 800198c:	d130      	bne.n	80019f0 <__aeabi_dadd+0x63c>
 800198e:	0742      	lsls	r2, r0, #29
 8001990:	4313      	orrs	r3, r2
 8001992:	08c0      	lsrs	r0, r0, #3
 8001994:	e65c      	b.n	8001650 <__aeabi_dadd+0x29c>
 8001996:	077b      	lsls	r3, r7, #29
 8001998:	08c9      	lsrs	r1, r1, #3
 800199a:	430b      	orrs	r3, r1
 800199c:	08f8      	lsrs	r0, r7, #3
 800199e:	e639      	b.n	8001614 <__aeabi_dadd+0x260>
 80019a0:	185c      	adds	r4, r3, r1
 80019a2:	429c      	cmp	r4, r3
 80019a4:	419b      	sbcs	r3, r3
 80019a6:	4440      	add	r0, r8
 80019a8:	425b      	negs	r3, r3
 80019aa:	18c7      	adds	r7, r0, r3
 80019ac:	023b      	lsls	r3, r7, #8
 80019ae:	d400      	bmi.n	80019b2 <__aeabi_dadd+0x5fe>
 80019b0:	e625      	b.n	80015fe <__aeabi_dadd+0x24a>
 80019b2:	4b1d      	ldr	r3, [pc, #116]	; (8001a28 <__aeabi_dadd+0x674>)
 80019b4:	2601      	movs	r6, #1
 80019b6:	401f      	ands	r7, r3
 80019b8:	e621      	b.n	80015fe <__aeabi_dadd+0x24a>
 80019ba:	0004      	movs	r4, r0
 80019bc:	3a20      	subs	r2, #32
 80019be:	40d4      	lsrs	r4, r2
 80019c0:	4662      	mov	r2, ip
 80019c2:	2a20      	cmp	r2, #32
 80019c4:	d004      	beq.n	80019d0 <__aeabi_dadd+0x61c>
 80019c6:	2240      	movs	r2, #64	; 0x40
 80019c8:	4666      	mov	r6, ip
 80019ca:	1b92      	subs	r2, r2, r6
 80019cc:	4090      	lsls	r0, r2
 80019ce:	4303      	orrs	r3, r0
 80019d0:	1e5a      	subs	r2, r3, #1
 80019d2:	4193      	sbcs	r3, r2
 80019d4:	431c      	orrs	r4, r3
 80019d6:	e67e      	b.n	80016d6 <__aeabi_dadd+0x322>
 80019d8:	185c      	adds	r4, r3, r1
 80019da:	428c      	cmp	r4, r1
 80019dc:	4189      	sbcs	r1, r1
 80019de:	4440      	add	r0, r8
 80019e0:	4249      	negs	r1, r1
 80019e2:	1847      	adds	r7, r0, r1
 80019e4:	e6dd      	b.n	80017a2 <__aeabi_dadd+0x3ee>
 80019e6:	0023      	movs	r3, r4
 80019e8:	433b      	orrs	r3, r7
 80019ea:	d100      	bne.n	80019ee <__aeabi_dadd+0x63a>
 80019ec:	e6ad      	b.n	800174a <__aeabi_dadd+0x396>
 80019ee:	e606      	b.n	80015fe <__aeabi_dadd+0x24a>
 80019f0:	0744      	lsls	r4, r0, #29
 80019f2:	4323      	orrs	r3, r4
 80019f4:	2480      	movs	r4, #128	; 0x80
 80019f6:	08c0      	lsrs	r0, r0, #3
 80019f8:	0324      	lsls	r4, r4, #12
 80019fa:	4220      	tst	r0, r4
 80019fc:	d008      	beq.n	8001a10 <__aeabi_dadd+0x65c>
 80019fe:	4642      	mov	r2, r8
 8001a00:	08d6      	lsrs	r6, r2, #3
 8001a02:	4226      	tst	r6, r4
 8001a04:	d104      	bne.n	8001a10 <__aeabi_dadd+0x65c>
 8001a06:	4655      	mov	r5, sl
 8001a08:	0030      	movs	r0, r6
 8001a0a:	08cb      	lsrs	r3, r1, #3
 8001a0c:	0751      	lsls	r1, r2, #29
 8001a0e:	430b      	orrs	r3, r1
 8001a10:	0f5a      	lsrs	r2, r3, #29
 8001a12:	00db      	lsls	r3, r3, #3
 8001a14:	08db      	lsrs	r3, r3, #3
 8001a16:	0752      	lsls	r2, r2, #29
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	e619      	b.n	8001650 <__aeabi_dadd+0x29c>
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	4a01      	ldr	r2, [pc, #4]	; (8001a24 <__aeabi_dadd+0x670>)
 8001a20:	001f      	movs	r7, r3
 8001a22:	e55e      	b.n	80014e2 <__aeabi_dadd+0x12e>
 8001a24:	000007ff 	.word	0x000007ff
 8001a28:	ff7fffff 	.word	0xff7fffff

08001a2c <__aeabi_ddiv>:
 8001a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a2e:	4657      	mov	r7, sl
 8001a30:	464e      	mov	r6, r9
 8001a32:	4645      	mov	r5, r8
 8001a34:	46de      	mov	lr, fp
 8001a36:	b5e0      	push	{r5, r6, r7, lr}
 8001a38:	4681      	mov	r9, r0
 8001a3a:	0005      	movs	r5, r0
 8001a3c:	030c      	lsls	r4, r1, #12
 8001a3e:	0048      	lsls	r0, r1, #1
 8001a40:	4692      	mov	sl, r2
 8001a42:	001f      	movs	r7, r3
 8001a44:	b085      	sub	sp, #20
 8001a46:	0b24      	lsrs	r4, r4, #12
 8001a48:	0d40      	lsrs	r0, r0, #21
 8001a4a:	0fce      	lsrs	r6, r1, #31
 8001a4c:	2800      	cmp	r0, #0
 8001a4e:	d100      	bne.n	8001a52 <__aeabi_ddiv+0x26>
 8001a50:	e156      	b.n	8001d00 <__aeabi_ddiv+0x2d4>
 8001a52:	4bd4      	ldr	r3, [pc, #848]	; (8001da4 <__aeabi_ddiv+0x378>)
 8001a54:	4298      	cmp	r0, r3
 8001a56:	d100      	bne.n	8001a5a <__aeabi_ddiv+0x2e>
 8001a58:	e172      	b.n	8001d40 <__aeabi_ddiv+0x314>
 8001a5a:	0f6b      	lsrs	r3, r5, #29
 8001a5c:	00e4      	lsls	r4, r4, #3
 8001a5e:	431c      	orrs	r4, r3
 8001a60:	2380      	movs	r3, #128	; 0x80
 8001a62:	041b      	lsls	r3, r3, #16
 8001a64:	4323      	orrs	r3, r4
 8001a66:	4698      	mov	r8, r3
 8001a68:	4bcf      	ldr	r3, [pc, #828]	; (8001da8 <__aeabi_ddiv+0x37c>)
 8001a6a:	00ed      	lsls	r5, r5, #3
 8001a6c:	469b      	mov	fp, r3
 8001a6e:	2300      	movs	r3, #0
 8001a70:	4699      	mov	r9, r3
 8001a72:	4483      	add	fp, r0
 8001a74:	9300      	str	r3, [sp, #0]
 8001a76:	033c      	lsls	r4, r7, #12
 8001a78:	007b      	lsls	r3, r7, #1
 8001a7a:	4650      	mov	r0, sl
 8001a7c:	0b24      	lsrs	r4, r4, #12
 8001a7e:	0d5b      	lsrs	r3, r3, #21
 8001a80:	0fff      	lsrs	r7, r7, #31
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d100      	bne.n	8001a88 <__aeabi_ddiv+0x5c>
 8001a86:	e11f      	b.n	8001cc8 <__aeabi_ddiv+0x29c>
 8001a88:	4ac6      	ldr	r2, [pc, #792]	; (8001da4 <__aeabi_ddiv+0x378>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d100      	bne.n	8001a90 <__aeabi_ddiv+0x64>
 8001a8e:	e162      	b.n	8001d56 <__aeabi_ddiv+0x32a>
 8001a90:	49c5      	ldr	r1, [pc, #788]	; (8001da8 <__aeabi_ddiv+0x37c>)
 8001a92:	0f42      	lsrs	r2, r0, #29
 8001a94:	468c      	mov	ip, r1
 8001a96:	00e4      	lsls	r4, r4, #3
 8001a98:	4659      	mov	r1, fp
 8001a9a:	4314      	orrs	r4, r2
 8001a9c:	2280      	movs	r2, #128	; 0x80
 8001a9e:	4463      	add	r3, ip
 8001aa0:	0412      	lsls	r2, r2, #16
 8001aa2:	1acb      	subs	r3, r1, r3
 8001aa4:	4314      	orrs	r4, r2
 8001aa6:	469b      	mov	fp, r3
 8001aa8:	00c2      	lsls	r2, r0, #3
 8001aaa:	2000      	movs	r0, #0
 8001aac:	0033      	movs	r3, r6
 8001aae:	407b      	eors	r3, r7
 8001ab0:	469a      	mov	sl, r3
 8001ab2:	464b      	mov	r3, r9
 8001ab4:	2b0f      	cmp	r3, #15
 8001ab6:	d827      	bhi.n	8001b08 <__aeabi_ddiv+0xdc>
 8001ab8:	49bc      	ldr	r1, [pc, #752]	; (8001dac <__aeabi_ddiv+0x380>)
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	58cb      	ldr	r3, [r1, r3]
 8001abe:	469f      	mov	pc, r3
 8001ac0:	46b2      	mov	sl, r6
 8001ac2:	9b00      	ldr	r3, [sp, #0]
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d016      	beq.n	8001af6 <__aeabi_ddiv+0xca>
 8001ac8:	2b03      	cmp	r3, #3
 8001aca:	d100      	bne.n	8001ace <__aeabi_ddiv+0xa2>
 8001acc:	e28e      	b.n	8001fec <__aeabi_ddiv+0x5c0>
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d000      	beq.n	8001ad4 <__aeabi_ddiv+0xa8>
 8001ad2:	e0d9      	b.n	8001c88 <__aeabi_ddiv+0x25c>
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	2400      	movs	r4, #0
 8001ad8:	2500      	movs	r5, #0
 8001ada:	4652      	mov	r2, sl
 8001adc:	051b      	lsls	r3, r3, #20
 8001ade:	4323      	orrs	r3, r4
 8001ae0:	07d2      	lsls	r2, r2, #31
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	0028      	movs	r0, r5
 8001ae6:	0019      	movs	r1, r3
 8001ae8:	b005      	add	sp, #20
 8001aea:	bcf0      	pop	{r4, r5, r6, r7}
 8001aec:	46bb      	mov	fp, r7
 8001aee:	46b2      	mov	sl, r6
 8001af0:	46a9      	mov	r9, r5
 8001af2:	46a0      	mov	r8, r4
 8001af4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001af6:	2400      	movs	r4, #0
 8001af8:	2500      	movs	r5, #0
 8001afa:	4baa      	ldr	r3, [pc, #680]	; (8001da4 <__aeabi_ddiv+0x378>)
 8001afc:	e7ed      	b.n	8001ada <__aeabi_ddiv+0xae>
 8001afe:	46ba      	mov	sl, r7
 8001b00:	46a0      	mov	r8, r4
 8001b02:	0015      	movs	r5, r2
 8001b04:	9000      	str	r0, [sp, #0]
 8001b06:	e7dc      	b.n	8001ac2 <__aeabi_ddiv+0x96>
 8001b08:	4544      	cmp	r4, r8
 8001b0a:	d200      	bcs.n	8001b0e <__aeabi_ddiv+0xe2>
 8001b0c:	e1c7      	b.n	8001e9e <__aeabi_ddiv+0x472>
 8001b0e:	d100      	bne.n	8001b12 <__aeabi_ddiv+0xe6>
 8001b10:	e1c2      	b.n	8001e98 <__aeabi_ddiv+0x46c>
 8001b12:	2301      	movs	r3, #1
 8001b14:	425b      	negs	r3, r3
 8001b16:	469c      	mov	ip, r3
 8001b18:	002e      	movs	r6, r5
 8001b1a:	4640      	mov	r0, r8
 8001b1c:	2500      	movs	r5, #0
 8001b1e:	44e3      	add	fp, ip
 8001b20:	0223      	lsls	r3, r4, #8
 8001b22:	0e14      	lsrs	r4, r2, #24
 8001b24:	431c      	orrs	r4, r3
 8001b26:	0c1b      	lsrs	r3, r3, #16
 8001b28:	4699      	mov	r9, r3
 8001b2a:	0423      	lsls	r3, r4, #16
 8001b2c:	0c1f      	lsrs	r7, r3, #16
 8001b2e:	0212      	lsls	r2, r2, #8
 8001b30:	4649      	mov	r1, r9
 8001b32:	9200      	str	r2, [sp, #0]
 8001b34:	9701      	str	r7, [sp, #4]
 8001b36:	f7fe fb8f 	bl	8000258 <__aeabi_uidivmod>
 8001b3a:	0002      	movs	r2, r0
 8001b3c:	437a      	muls	r2, r7
 8001b3e:	040b      	lsls	r3, r1, #16
 8001b40:	0c31      	lsrs	r1, r6, #16
 8001b42:	4680      	mov	r8, r0
 8001b44:	4319      	orrs	r1, r3
 8001b46:	428a      	cmp	r2, r1
 8001b48:	d907      	bls.n	8001b5a <__aeabi_ddiv+0x12e>
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	425b      	negs	r3, r3
 8001b4e:	469c      	mov	ip, r3
 8001b50:	1909      	adds	r1, r1, r4
 8001b52:	44e0      	add	r8, ip
 8001b54:	428c      	cmp	r4, r1
 8001b56:	d800      	bhi.n	8001b5a <__aeabi_ddiv+0x12e>
 8001b58:	e207      	b.n	8001f6a <__aeabi_ddiv+0x53e>
 8001b5a:	1a88      	subs	r0, r1, r2
 8001b5c:	4649      	mov	r1, r9
 8001b5e:	f7fe fb7b 	bl	8000258 <__aeabi_uidivmod>
 8001b62:	0409      	lsls	r1, r1, #16
 8001b64:	468c      	mov	ip, r1
 8001b66:	0431      	lsls	r1, r6, #16
 8001b68:	4666      	mov	r6, ip
 8001b6a:	9a01      	ldr	r2, [sp, #4]
 8001b6c:	0c09      	lsrs	r1, r1, #16
 8001b6e:	4342      	muls	r2, r0
 8001b70:	0003      	movs	r3, r0
 8001b72:	4331      	orrs	r1, r6
 8001b74:	428a      	cmp	r2, r1
 8001b76:	d904      	bls.n	8001b82 <__aeabi_ddiv+0x156>
 8001b78:	1909      	adds	r1, r1, r4
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	428c      	cmp	r4, r1
 8001b7e:	d800      	bhi.n	8001b82 <__aeabi_ddiv+0x156>
 8001b80:	e1ed      	b.n	8001f5e <__aeabi_ddiv+0x532>
 8001b82:	1a88      	subs	r0, r1, r2
 8001b84:	4642      	mov	r2, r8
 8001b86:	0412      	lsls	r2, r2, #16
 8001b88:	431a      	orrs	r2, r3
 8001b8a:	4690      	mov	r8, r2
 8001b8c:	4641      	mov	r1, r8
 8001b8e:	9b00      	ldr	r3, [sp, #0]
 8001b90:	040e      	lsls	r6, r1, #16
 8001b92:	0c1b      	lsrs	r3, r3, #16
 8001b94:	001f      	movs	r7, r3
 8001b96:	9302      	str	r3, [sp, #8]
 8001b98:	9b00      	ldr	r3, [sp, #0]
 8001b9a:	0c36      	lsrs	r6, r6, #16
 8001b9c:	041b      	lsls	r3, r3, #16
 8001b9e:	0c19      	lsrs	r1, r3, #16
 8001ba0:	000b      	movs	r3, r1
 8001ba2:	4373      	muls	r3, r6
 8001ba4:	0c12      	lsrs	r2, r2, #16
 8001ba6:	437e      	muls	r6, r7
 8001ba8:	9103      	str	r1, [sp, #12]
 8001baa:	4351      	muls	r1, r2
 8001bac:	437a      	muls	r2, r7
 8001bae:	0c1f      	lsrs	r7, r3, #16
 8001bb0:	46bc      	mov	ip, r7
 8001bb2:	1876      	adds	r6, r6, r1
 8001bb4:	4466      	add	r6, ip
 8001bb6:	42b1      	cmp	r1, r6
 8001bb8:	d903      	bls.n	8001bc2 <__aeabi_ddiv+0x196>
 8001bba:	2180      	movs	r1, #128	; 0x80
 8001bbc:	0249      	lsls	r1, r1, #9
 8001bbe:	468c      	mov	ip, r1
 8001bc0:	4462      	add	r2, ip
 8001bc2:	0c31      	lsrs	r1, r6, #16
 8001bc4:	188a      	adds	r2, r1, r2
 8001bc6:	0431      	lsls	r1, r6, #16
 8001bc8:	041e      	lsls	r6, r3, #16
 8001bca:	0c36      	lsrs	r6, r6, #16
 8001bcc:	198e      	adds	r6, r1, r6
 8001bce:	4290      	cmp	r0, r2
 8001bd0:	d302      	bcc.n	8001bd8 <__aeabi_ddiv+0x1ac>
 8001bd2:	d112      	bne.n	8001bfa <__aeabi_ddiv+0x1ce>
 8001bd4:	42b5      	cmp	r5, r6
 8001bd6:	d210      	bcs.n	8001bfa <__aeabi_ddiv+0x1ce>
 8001bd8:	4643      	mov	r3, r8
 8001bda:	1e59      	subs	r1, r3, #1
 8001bdc:	9b00      	ldr	r3, [sp, #0]
 8001bde:	469c      	mov	ip, r3
 8001be0:	4465      	add	r5, ip
 8001be2:	001f      	movs	r7, r3
 8001be4:	429d      	cmp	r5, r3
 8001be6:	419b      	sbcs	r3, r3
 8001be8:	425b      	negs	r3, r3
 8001bea:	191b      	adds	r3, r3, r4
 8001bec:	18c0      	adds	r0, r0, r3
 8001bee:	4284      	cmp	r4, r0
 8001bf0:	d200      	bcs.n	8001bf4 <__aeabi_ddiv+0x1c8>
 8001bf2:	e1a0      	b.n	8001f36 <__aeabi_ddiv+0x50a>
 8001bf4:	d100      	bne.n	8001bf8 <__aeabi_ddiv+0x1cc>
 8001bf6:	e19b      	b.n	8001f30 <__aeabi_ddiv+0x504>
 8001bf8:	4688      	mov	r8, r1
 8001bfa:	1bae      	subs	r6, r5, r6
 8001bfc:	42b5      	cmp	r5, r6
 8001bfe:	41ad      	sbcs	r5, r5
 8001c00:	1a80      	subs	r0, r0, r2
 8001c02:	426d      	negs	r5, r5
 8001c04:	1b40      	subs	r0, r0, r5
 8001c06:	4284      	cmp	r4, r0
 8001c08:	d100      	bne.n	8001c0c <__aeabi_ddiv+0x1e0>
 8001c0a:	e1d5      	b.n	8001fb8 <__aeabi_ddiv+0x58c>
 8001c0c:	4649      	mov	r1, r9
 8001c0e:	f7fe fb23 	bl	8000258 <__aeabi_uidivmod>
 8001c12:	9a01      	ldr	r2, [sp, #4]
 8001c14:	040b      	lsls	r3, r1, #16
 8001c16:	4342      	muls	r2, r0
 8001c18:	0c31      	lsrs	r1, r6, #16
 8001c1a:	0005      	movs	r5, r0
 8001c1c:	4319      	orrs	r1, r3
 8001c1e:	428a      	cmp	r2, r1
 8001c20:	d900      	bls.n	8001c24 <__aeabi_ddiv+0x1f8>
 8001c22:	e16c      	b.n	8001efe <__aeabi_ddiv+0x4d2>
 8001c24:	1a88      	subs	r0, r1, r2
 8001c26:	4649      	mov	r1, r9
 8001c28:	f7fe fb16 	bl	8000258 <__aeabi_uidivmod>
 8001c2c:	9a01      	ldr	r2, [sp, #4]
 8001c2e:	0436      	lsls	r6, r6, #16
 8001c30:	4342      	muls	r2, r0
 8001c32:	0409      	lsls	r1, r1, #16
 8001c34:	0c36      	lsrs	r6, r6, #16
 8001c36:	0003      	movs	r3, r0
 8001c38:	430e      	orrs	r6, r1
 8001c3a:	42b2      	cmp	r2, r6
 8001c3c:	d900      	bls.n	8001c40 <__aeabi_ddiv+0x214>
 8001c3e:	e153      	b.n	8001ee8 <__aeabi_ddiv+0x4bc>
 8001c40:	9803      	ldr	r0, [sp, #12]
 8001c42:	1ab6      	subs	r6, r6, r2
 8001c44:	0002      	movs	r2, r0
 8001c46:	042d      	lsls	r5, r5, #16
 8001c48:	431d      	orrs	r5, r3
 8001c4a:	9f02      	ldr	r7, [sp, #8]
 8001c4c:	042b      	lsls	r3, r5, #16
 8001c4e:	0c1b      	lsrs	r3, r3, #16
 8001c50:	435a      	muls	r2, r3
 8001c52:	437b      	muls	r3, r7
 8001c54:	469c      	mov	ip, r3
 8001c56:	0c29      	lsrs	r1, r5, #16
 8001c58:	4348      	muls	r0, r1
 8001c5a:	0c13      	lsrs	r3, r2, #16
 8001c5c:	4484      	add	ip, r0
 8001c5e:	4463      	add	r3, ip
 8001c60:	4379      	muls	r1, r7
 8001c62:	4298      	cmp	r0, r3
 8001c64:	d903      	bls.n	8001c6e <__aeabi_ddiv+0x242>
 8001c66:	2080      	movs	r0, #128	; 0x80
 8001c68:	0240      	lsls	r0, r0, #9
 8001c6a:	4684      	mov	ip, r0
 8001c6c:	4461      	add	r1, ip
 8001c6e:	0c18      	lsrs	r0, r3, #16
 8001c70:	0412      	lsls	r2, r2, #16
 8001c72:	041b      	lsls	r3, r3, #16
 8001c74:	0c12      	lsrs	r2, r2, #16
 8001c76:	1841      	adds	r1, r0, r1
 8001c78:	189b      	adds	r3, r3, r2
 8001c7a:	428e      	cmp	r6, r1
 8001c7c:	d200      	bcs.n	8001c80 <__aeabi_ddiv+0x254>
 8001c7e:	e0ff      	b.n	8001e80 <__aeabi_ddiv+0x454>
 8001c80:	d100      	bne.n	8001c84 <__aeabi_ddiv+0x258>
 8001c82:	e0fa      	b.n	8001e7a <__aeabi_ddiv+0x44e>
 8001c84:	2301      	movs	r3, #1
 8001c86:	431d      	orrs	r5, r3
 8001c88:	4a49      	ldr	r2, [pc, #292]	; (8001db0 <__aeabi_ddiv+0x384>)
 8001c8a:	445a      	add	r2, fp
 8001c8c:	2a00      	cmp	r2, #0
 8001c8e:	dc00      	bgt.n	8001c92 <__aeabi_ddiv+0x266>
 8001c90:	e0aa      	b.n	8001de8 <__aeabi_ddiv+0x3bc>
 8001c92:	076b      	lsls	r3, r5, #29
 8001c94:	d000      	beq.n	8001c98 <__aeabi_ddiv+0x26c>
 8001c96:	e13d      	b.n	8001f14 <__aeabi_ddiv+0x4e8>
 8001c98:	08ed      	lsrs	r5, r5, #3
 8001c9a:	4643      	mov	r3, r8
 8001c9c:	01db      	lsls	r3, r3, #7
 8001c9e:	d506      	bpl.n	8001cae <__aeabi_ddiv+0x282>
 8001ca0:	4642      	mov	r2, r8
 8001ca2:	4b44      	ldr	r3, [pc, #272]	; (8001db4 <__aeabi_ddiv+0x388>)
 8001ca4:	401a      	ands	r2, r3
 8001ca6:	4690      	mov	r8, r2
 8001ca8:	2280      	movs	r2, #128	; 0x80
 8001caa:	00d2      	lsls	r2, r2, #3
 8001cac:	445a      	add	r2, fp
 8001cae:	4b42      	ldr	r3, [pc, #264]	; (8001db8 <__aeabi_ddiv+0x38c>)
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	dd00      	ble.n	8001cb6 <__aeabi_ddiv+0x28a>
 8001cb4:	e71f      	b.n	8001af6 <__aeabi_ddiv+0xca>
 8001cb6:	4643      	mov	r3, r8
 8001cb8:	075b      	lsls	r3, r3, #29
 8001cba:	431d      	orrs	r5, r3
 8001cbc:	4643      	mov	r3, r8
 8001cbe:	0552      	lsls	r2, r2, #21
 8001cc0:	025c      	lsls	r4, r3, #9
 8001cc2:	0b24      	lsrs	r4, r4, #12
 8001cc4:	0d53      	lsrs	r3, r2, #21
 8001cc6:	e708      	b.n	8001ada <__aeabi_ddiv+0xae>
 8001cc8:	4652      	mov	r2, sl
 8001cca:	4322      	orrs	r2, r4
 8001ccc:	d100      	bne.n	8001cd0 <__aeabi_ddiv+0x2a4>
 8001cce:	e07b      	b.n	8001dc8 <__aeabi_ddiv+0x39c>
 8001cd0:	2c00      	cmp	r4, #0
 8001cd2:	d100      	bne.n	8001cd6 <__aeabi_ddiv+0x2aa>
 8001cd4:	e0fa      	b.n	8001ecc <__aeabi_ddiv+0x4a0>
 8001cd6:	0020      	movs	r0, r4
 8001cd8:	f001 fa22 	bl	8003120 <__clzsi2>
 8001cdc:	0002      	movs	r2, r0
 8001cde:	3a0b      	subs	r2, #11
 8001ce0:	231d      	movs	r3, #29
 8001ce2:	0001      	movs	r1, r0
 8001ce4:	1a9b      	subs	r3, r3, r2
 8001ce6:	4652      	mov	r2, sl
 8001ce8:	3908      	subs	r1, #8
 8001cea:	40da      	lsrs	r2, r3
 8001cec:	408c      	lsls	r4, r1
 8001cee:	4314      	orrs	r4, r2
 8001cf0:	4652      	mov	r2, sl
 8001cf2:	408a      	lsls	r2, r1
 8001cf4:	4b31      	ldr	r3, [pc, #196]	; (8001dbc <__aeabi_ddiv+0x390>)
 8001cf6:	4458      	add	r0, fp
 8001cf8:	469b      	mov	fp, r3
 8001cfa:	4483      	add	fp, r0
 8001cfc:	2000      	movs	r0, #0
 8001cfe:	e6d5      	b.n	8001aac <__aeabi_ddiv+0x80>
 8001d00:	464b      	mov	r3, r9
 8001d02:	4323      	orrs	r3, r4
 8001d04:	4698      	mov	r8, r3
 8001d06:	d044      	beq.n	8001d92 <__aeabi_ddiv+0x366>
 8001d08:	2c00      	cmp	r4, #0
 8001d0a:	d100      	bne.n	8001d0e <__aeabi_ddiv+0x2e2>
 8001d0c:	e0ce      	b.n	8001eac <__aeabi_ddiv+0x480>
 8001d0e:	0020      	movs	r0, r4
 8001d10:	f001 fa06 	bl	8003120 <__clzsi2>
 8001d14:	0001      	movs	r1, r0
 8001d16:	0002      	movs	r2, r0
 8001d18:	390b      	subs	r1, #11
 8001d1a:	231d      	movs	r3, #29
 8001d1c:	1a5b      	subs	r3, r3, r1
 8001d1e:	4649      	mov	r1, r9
 8001d20:	0010      	movs	r0, r2
 8001d22:	40d9      	lsrs	r1, r3
 8001d24:	3808      	subs	r0, #8
 8001d26:	4084      	lsls	r4, r0
 8001d28:	000b      	movs	r3, r1
 8001d2a:	464d      	mov	r5, r9
 8001d2c:	4323      	orrs	r3, r4
 8001d2e:	4698      	mov	r8, r3
 8001d30:	4085      	lsls	r5, r0
 8001d32:	4823      	ldr	r0, [pc, #140]	; (8001dc0 <__aeabi_ddiv+0x394>)
 8001d34:	1a83      	subs	r3, r0, r2
 8001d36:	469b      	mov	fp, r3
 8001d38:	2300      	movs	r3, #0
 8001d3a:	4699      	mov	r9, r3
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	e69a      	b.n	8001a76 <__aeabi_ddiv+0x4a>
 8001d40:	464b      	mov	r3, r9
 8001d42:	4323      	orrs	r3, r4
 8001d44:	4698      	mov	r8, r3
 8001d46:	d11d      	bne.n	8001d84 <__aeabi_ddiv+0x358>
 8001d48:	2308      	movs	r3, #8
 8001d4a:	4699      	mov	r9, r3
 8001d4c:	3b06      	subs	r3, #6
 8001d4e:	2500      	movs	r5, #0
 8001d50:	4683      	mov	fp, r0
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	e68f      	b.n	8001a76 <__aeabi_ddiv+0x4a>
 8001d56:	4652      	mov	r2, sl
 8001d58:	4322      	orrs	r2, r4
 8001d5a:	d109      	bne.n	8001d70 <__aeabi_ddiv+0x344>
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	4649      	mov	r1, r9
 8001d60:	4319      	orrs	r1, r3
 8001d62:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <__aeabi_ddiv+0x398>)
 8001d64:	4689      	mov	r9, r1
 8001d66:	469c      	mov	ip, r3
 8001d68:	2400      	movs	r4, #0
 8001d6a:	2002      	movs	r0, #2
 8001d6c:	44e3      	add	fp, ip
 8001d6e:	e69d      	b.n	8001aac <__aeabi_ddiv+0x80>
 8001d70:	2303      	movs	r3, #3
 8001d72:	464a      	mov	r2, r9
 8001d74:	431a      	orrs	r2, r3
 8001d76:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <__aeabi_ddiv+0x398>)
 8001d78:	4691      	mov	r9, r2
 8001d7a:	469c      	mov	ip, r3
 8001d7c:	4652      	mov	r2, sl
 8001d7e:	2003      	movs	r0, #3
 8001d80:	44e3      	add	fp, ip
 8001d82:	e693      	b.n	8001aac <__aeabi_ddiv+0x80>
 8001d84:	230c      	movs	r3, #12
 8001d86:	4699      	mov	r9, r3
 8001d88:	3b09      	subs	r3, #9
 8001d8a:	46a0      	mov	r8, r4
 8001d8c:	4683      	mov	fp, r0
 8001d8e:	9300      	str	r3, [sp, #0]
 8001d90:	e671      	b.n	8001a76 <__aeabi_ddiv+0x4a>
 8001d92:	2304      	movs	r3, #4
 8001d94:	4699      	mov	r9, r3
 8001d96:	2300      	movs	r3, #0
 8001d98:	469b      	mov	fp, r3
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	2500      	movs	r5, #0
 8001d9e:	9300      	str	r3, [sp, #0]
 8001da0:	e669      	b.n	8001a76 <__aeabi_ddiv+0x4a>
 8001da2:	46c0      	nop			; (mov r8, r8)
 8001da4:	000007ff 	.word	0x000007ff
 8001da8:	fffffc01 	.word	0xfffffc01
 8001dac:	08012c48 	.word	0x08012c48
 8001db0:	000003ff 	.word	0x000003ff
 8001db4:	feffffff 	.word	0xfeffffff
 8001db8:	000007fe 	.word	0x000007fe
 8001dbc:	000003f3 	.word	0x000003f3
 8001dc0:	fffffc0d 	.word	0xfffffc0d
 8001dc4:	fffff801 	.word	0xfffff801
 8001dc8:	4649      	mov	r1, r9
 8001dca:	2301      	movs	r3, #1
 8001dcc:	4319      	orrs	r1, r3
 8001dce:	4689      	mov	r9, r1
 8001dd0:	2400      	movs	r4, #0
 8001dd2:	2001      	movs	r0, #1
 8001dd4:	e66a      	b.n	8001aac <__aeabi_ddiv+0x80>
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	2480      	movs	r4, #128	; 0x80
 8001dda:	469a      	mov	sl, r3
 8001ddc:	2500      	movs	r5, #0
 8001dde:	4b8a      	ldr	r3, [pc, #552]	; (8002008 <__aeabi_ddiv+0x5dc>)
 8001de0:	0324      	lsls	r4, r4, #12
 8001de2:	e67a      	b.n	8001ada <__aeabi_ddiv+0xae>
 8001de4:	2501      	movs	r5, #1
 8001de6:	426d      	negs	r5, r5
 8001de8:	2301      	movs	r3, #1
 8001dea:	1a9b      	subs	r3, r3, r2
 8001dec:	2b38      	cmp	r3, #56	; 0x38
 8001dee:	dd00      	ble.n	8001df2 <__aeabi_ddiv+0x3c6>
 8001df0:	e670      	b.n	8001ad4 <__aeabi_ddiv+0xa8>
 8001df2:	2b1f      	cmp	r3, #31
 8001df4:	dc00      	bgt.n	8001df8 <__aeabi_ddiv+0x3cc>
 8001df6:	e0bf      	b.n	8001f78 <__aeabi_ddiv+0x54c>
 8001df8:	211f      	movs	r1, #31
 8001dfa:	4249      	negs	r1, r1
 8001dfc:	1a8a      	subs	r2, r1, r2
 8001dfe:	4641      	mov	r1, r8
 8001e00:	40d1      	lsrs	r1, r2
 8001e02:	000a      	movs	r2, r1
 8001e04:	2b20      	cmp	r3, #32
 8001e06:	d004      	beq.n	8001e12 <__aeabi_ddiv+0x3e6>
 8001e08:	4641      	mov	r1, r8
 8001e0a:	4b80      	ldr	r3, [pc, #512]	; (800200c <__aeabi_ddiv+0x5e0>)
 8001e0c:	445b      	add	r3, fp
 8001e0e:	4099      	lsls	r1, r3
 8001e10:	430d      	orrs	r5, r1
 8001e12:	1e6b      	subs	r3, r5, #1
 8001e14:	419d      	sbcs	r5, r3
 8001e16:	2307      	movs	r3, #7
 8001e18:	432a      	orrs	r2, r5
 8001e1a:	001d      	movs	r5, r3
 8001e1c:	2400      	movs	r4, #0
 8001e1e:	4015      	ands	r5, r2
 8001e20:	4213      	tst	r3, r2
 8001e22:	d100      	bne.n	8001e26 <__aeabi_ddiv+0x3fa>
 8001e24:	e0d4      	b.n	8001fd0 <__aeabi_ddiv+0x5a4>
 8001e26:	210f      	movs	r1, #15
 8001e28:	2300      	movs	r3, #0
 8001e2a:	4011      	ands	r1, r2
 8001e2c:	2904      	cmp	r1, #4
 8001e2e:	d100      	bne.n	8001e32 <__aeabi_ddiv+0x406>
 8001e30:	e0cb      	b.n	8001fca <__aeabi_ddiv+0x59e>
 8001e32:	1d11      	adds	r1, r2, #4
 8001e34:	4291      	cmp	r1, r2
 8001e36:	4192      	sbcs	r2, r2
 8001e38:	4252      	negs	r2, r2
 8001e3a:	189b      	adds	r3, r3, r2
 8001e3c:	000a      	movs	r2, r1
 8001e3e:	0219      	lsls	r1, r3, #8
 8001e40:	d400      	bmi.n	8001e44 <__aeabi_ddiv+0x418>
 8001e42:	e0c2      	b.n	8001fca <__aeabi_ddiv+0x59e>
 8001e44:	2301      	movs	r3, #1
 8001e46:	2400      	movs	r4, #0
 8001e48:	2500      	movs	r5, #0
 8001e4a:	e646      	b.n	8001ada <__aeabi_ddiv+0xae>
 8001e4c:	2380      	movs	r3, #128	; 0x80
 8001e4e:	4641      	mov	r1, r8
 8001e50:	031b      	lsls	r3, r3, #12
 8001e52:	4219      	tst	r1, r3
 8001e54:	d008      	beq.n	8001e68 <__aeabi_ddiv+0x43c>
 8001e56:	421c      	tst	r4, r3
 8001e58:	d106      	bne.n	8001e68 <__aeabi_ddiv+0x43c>
 8001e5a:	431c      	orrs	r4, r3
 8001e5c:	0324      	lsls	r4, r4, #12
 8001e5e:	46ba      	mov	sl, r7
 8001e60:	0015      	movs	r5, r2
 8001e62:	4b69      	ldr	r3, [pc, #420]	; (8002008 <__aeabi_ddiv+0x5dc>)
 8001e64:	0b24      	lsrs	r4, r4, #12
 8001e66:	e638      	b.n	8001ada <__aeabi_ddiv+0xae>
 8001e68:	2480      	movs	r4, #128	; 0x80
 8001e6a:	4643      	mov	r3, r8
 8001e6c:	0324      	lsls	r4, r4, #12
 8001e6e:	431c      	orrs	r4, r3
 8001e70:	0324      	lsls	r4, r4, #12
 8001e72:	46b2      	mov	sl, r6
 8001e74:	4b64      	ldr	r3, [pc, #400]	; (8002008 <__aeabi_ddiv+0x5dc>)
 8001e76:	0b24      	lsrs	r4, r4, #12
 8001e78:	e62f      	b.n	8001ada <__aeabi_ddiv+0xae>
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d100      	bne.n	8001e80 <__aeabi_ddiv+0x454>
 8001e7e:	e703      	b.n	8001c88 <__aeabi_ddiv+0x25c>
 8001e80:	19a6      	adds	r6, r4, r6
 8001e82:	1e68      	subs	r0, r5, #1
 8001e84:	42a6      	cmp	r6, r4
 8001e86:	d200      	bcs.n	8001e8a <__aeabi_ddiv+0x45e>
 8001e88:	e08d      	b.n	8001fa6 <__aeabi_ddiv+0x57a>
 8001e8a:	428e      	cmp	r6, r1
 8001e8c:	d200      	bcs.n	8001e90 <__aeabi_ddiv+0x464>
 8001e8e:	e0a3      	b.n	8001fd8 <__aeabi_ddiv+0x5ac>
 8001e90:	d100      	bne.n	8001e94 <__aeabi_ddiv+0x468>
 8001e92:	e0b3      	b.n	8001ffc <__aeabi_ddiv+0x5d0>
 8001e94:	0005      	movs	r5, r0
 8001e96:	e6f5      	b.n	8001c84 <__aeabi_ddiv+0x258>
 8001e98:	42aa      	cmp	r2, r5
 8001e9a:	d900      	bls.n	8001e9e <__aeabi_ddiv+0x472>
 8001e9c:	e639      	b.n	8001b12 <__aeabi_ddiv+0xe6>
 8001e9e:	4643      	mov	r3, r8
 8001ea0:	07de      	lsls	r6, r3, #31
 8001ea2:	0858      	lsrs	r0, r3, #1
 8001ea4:	086b      	lsrs	r3, r5, #1
 8001ea6:	431e      	orrs	r6, r3
 8001ea8:	07ed      	lsls	r5, r5, #31
 8001eaa:	e639      	b.n	8001b20 <__aeabi_ddiv+0xf4>
 8001eac:	4648      	mov	r0, r9
 8001eae:	f001 f937 	bl	8003120 <__clzsi2>
 8001eb2:	0001      	movs	r1, r0
 8001eb4:	0002      	movs	r2, r0
 8001eb6:	3115      	adds	r1, #21
 8001eb8:	3220      	adds	r2, #32
 8001eba:	291c      	cmp	r1, #28
 8001ebc:	dc00      	bgt.n	8001ec0 <__aeabi_ddiv+0x494>
 8001ebe:	e72c      	b.n	8001d1a <__aeabi_ddiv+0x2ee>
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	3808      	subs	r0, #8
 8001ec4:	4083      	lsls	r3, r0
 8001ec6:	2500      	movs	r5, #0
 8001ec8:	4698      	mov	r8, r3
 8001eca:	e732      	b.n	8001d32 <__aeabi_ddiv+0x306>
 8001ecc:	f001 f928 	bl	8003120 <__clzsi2>
 8001ed0:	0003      	movs	r3, r0
 8001ed2:	001a      	movs	r2, r3
 8001ed4:	3215      	adds	r2, #21
 8001ed6:	3020      	adds	r0, #32
 8001ed8:	2a1c      	cmp	r2, #28
 8001eda:	dc00      	bgt.n	8001ede <__aeabi_ddiv+0x4b2>
 8001edc:	e700      	b.n	8001ce0 <__aeabi_ddiv+0x2b4>
 8001ede:	4654      	mov	r4, sl
 8001ee0:	3b08      	subs	r3, #8
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	409c      	lsls	r4, r3
 8001ee6:	e705      	b.n	8001cf4 <__aeabi_ddiv+0x2c8>
 8001ee8:	1936      	adds	r6, r6, r4
 8001eea:	3b01      	subs	r3, #1
 8001eec:	42b4      	cmp	r4, r6
 8001eee:	d900      	bls.n	8001ef2 <__aeabi_ddiv+0x4c6>
 8001ef0:	e6a6      	b.n	8001c40 <__aeabi_ddiv+0x214>
 8001ef2:	42b2      	cmp	r2, r6
 8001ef4:	d800      	bhi.n	8001ef8 <__aeabi_ddiv+0x4cc>
 8001ef6:	e6a3      	b.n	8001c40 <__aeabi_ddiv+0x214>
 8001ef8:	1e83      	subs	r3, r0, #2
 8001efa:	1936      	adds	r6, r6, r4
 8001efc:	e6a0      	b.n	8001c40 <__aeabi_ddiv+0x214>
 8001efe:	1909      	adds	r1, r1, r4
 8001f00:	3d01      	subs	r5, #1
 8001f02:	428c      	cmp	r4, r1
 8001f04:	d900      	bls.n	8001f08 <__aeabi_ddiv+0x4dc>
 8001f06:	e68d      	b.n	8001c24 <__aeabi_ddiv+0x1f8>
 8001f08:	428a      	cmp	r2, r1
 8001f0a:	d800      	bhi.n	8001f0e <__aeabi_ddiv+0x4e2>
 8001f0c:	e68a      	b.n	8001c24 <__aeabi_ddiv+0x1f8>
 8001f0e:	1e85      	subs	r5, r0, #2
 8001f10:	1909      	adds	r1, r1, r4
 8001f12:	e687      	b.n	8001c24 <__aeabi_ddiv+0x1f8>
 8001f14:	230f      	movs	r3, #15
 8001f16:	402b      	ands	r3, r5
 8001f18:	2b04      	cmp	r3, #4
 8001f1a:	d100      	bne.n	8001f1e <__aeabi_ddiv+0x4f2>
 8001f1c:	e6bc      	b.n	8001c98 <__aeabi_ddiv+0x26c>
 8001f1e:	2305      	movs	r3, #5
 8001f20:	425b      	negs	r3, r3
 8001f22:	42ab      	cmp	r3, r5
 8001f24:	419b      	sbcs	r3, r3
 8001f26:	3504      	adds	r5, #4
 8001f28:	425b      	negs	r3, r3
 8001f2a:	08ed      	lsrs	r5, r5, #3
 8001f2c:	4498      	add	r8, r3
 8001f2e:	e6b4      	b.n	8001c9a <__aeabi_ddiv+0x26e>
 8001f30:	42af      	cmp	r7, r5
 8001f32:	d900      	bls.n	8001f36 <__aeabi_ddiv+0x50a>
 8001f34:	e660      	b.n	8001bf8 <__aeabi_ddiv+0x1cc>
 8001f36:	4282      	cmp	r2, r0
 8001f38:	d804      	bhi.n	8001f44 <__aeabi_ddiv+0x518>
 8001f3a:	d000      	beq.n	8001f3e <__aeabi_ddiv+0x512>
 8001f3c:	e65c      	b.n	8001bf8 <__aeabi_ddiv+0x1cc>
 8001f3e:	42ae      	cmp	r6, r5
 8001f40:	d800      	bhi.n	8001f44 <__aeabi_ddiv+0x518>
 8001f42:	e659      	b.n	8001bf8 <__aeabi_ddiv+0x1cc>
 8001f44:	2302      	movs	r3, #2
 8001f46:	425b      	negs	r3, r3
 8001f48:	469c      	mov	ip, r3
 8001f4a:	9b00      	ldr	r3, [sp, #0]
 8001f4c:	44e0      	add	r8, ip
 8001f4e:	469c      	mov	ip, r3
 8001f50:	4465      	add	r5, ip
 8001f52:	429d      	cmp	r5, r3
 8001f54:	419b      	sbcs	r3, r3
 8001f56:	425b      	negs	r3, r3
 8001f58:	191b      	adds	r3, r3, r4
 8001f5a:	18c0      	adds	r0, r0, r3
 8001f5c:	e64d      	b.n	8001bfa <__aeabi_ddiv+0x1ce>
 8001f5e:	428a      	cmp	r2, r1
 8001f60:	d800      	bhi.n	8001f64 <__aeabi_ddiv+0x538>
 8001f62:	e60e      	b.n	8001b82 <__aeabi_ddiv+0x156>
 8001f64:	1e83      	subs	r3, r0, #2
 8001f66:	1909      	adds	r1, r1, r4
 8001f68:	e60b      	b.n	8001b82 <__aeabi_ddiv+0x156>
 8001f6a:	428a      	cmp	r2, r1
 8001f6c:	d800      	bhi.n	8001f70 <__aeabi_ddiv+0x544>
 8001f6e:	e5f4      	b.n	8001b5a <__aeabi_ddiv+0x12e>
 8001f70:	1e83      	subs	r3, r0, #2
 8001f72:	4698      	mov	r8, r3
 8001f74:	1909      	adds	r1, r1, r4
 8001f76:	e5f0      	b.n	8001b5a <__aeabi_ddiv+0x12e>
 8001f78:	4925      	ldr	r1, [pc, #148]	; (8002010 <__aeabi_ddiv+0x5e4>)
 8001f7a:	0028      	movs	r0, r5
 8001f7c:	4459      	add	r1, fp
 8001f7e:	408d      	lsls	r5, r1
 8001f80:	4642      	mov	r2, r8
 8001f82:	408a      	lsls	r2, r1
 8001f84:	1e69      	subs	r1, r5, #1
 8001f86:	418d      	sbcs	r5, r1
 8001f88:	4641      	mov	r1, r8
 8001f8a:	40d8      	lsrs	r0, r3
 8001f8c:	40d9      	lsrs	r1, r3
 8001f8e:	4302      	orrs	r2, r0
 8001f90:	432a      	orrs	r2, r5
 8001f92:	000b      	movs	r3, r1
 8001f94:	0751      	lsls	r1, r2, #29
 8001f96:	d100      	bne.n	8001f9a <__aeabi_ddiv+0x56e>
 8001f98:	e751      	b.n	8001e3e <__aeabi_ddiv+0x412>
 8001f9a:	210f      	movs	r1, #15
 8001f9c:	4011      	ands	r1, r2
 8001f9e:	2904      	cmp	r1, #4
 8001fa0:	d000      	beq.n	8001fa4 <__aeabi_ddiv+0x578>
 8001fa2:	e746      	b.n	8001e32 <__aeabi_ddiv+0x406>
 8001fa4:	e74b      	b.n	8001e3e <__aeabi_ddiv+0x412>
 8001fa6:	0005      	movs	r5, r0
 8001fa8:	428e      	cmp	r6, r1
 8001faa:	d000      	beq.n	8001fae <__aeabi_ddiv+0x582>
 8001fac:	e66a      	b.n	8001c84 <__aeabi_ddiv+0x258>
 8001fae:	9a00      	ldr	r2, [sp, #0]
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d000      	beq.n	8001fb6 <__aeabi_ddiv+0x58a>
 8001fb4:	e666      	b.n	8001c84 <__aeabi_ddiv+0x258>
 8001fb6:	e667      	b.n	8001c88 <__aeabi_ddiv+0x25c>
 8001fb8:	4a16      	ldr	r2, [pc, #88]	; (8002014 <__aeabi_ddiv+0x5e8>)
 8001fba:	445a      	add	r2, fp
 8001fbc:	2a00      	cmp	r2, #0
 8001fbe:	dc00      	bgt.n	8001fc2 <__aeabi_ddiv+0x596>
 8001fc0:	e710      	b.n	8001de4 <__aeabi_ddiv+0x3b8>
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	2500      	movs	r5, #0
 8001fc6:	4498      	add	r8, r3
 8001fc8:	e667      	b.n	8001c9a <__aeabi_ddiv+0x26e>
 8001fca:	075d      	lsls	r5, r3, #29
 8001fcc:	025b      	lsls	r3, r3, #9
 8001fce:	0b1c      	lsrs	r4, r3, #12
 8001fd0:	08d2      	lsrs	r2, r2, #3
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	4315      	orrs	r5, r2
 8001fd6:	e580      	b.n	8001ada <__aeabi_ddiv+0xae>
 8001fd8:	9800      	ldr	r0, [sp, #0]
 8001fda:	3d02      	subs	r5, #2
 8001fdc:	0042      	lsls	r2, r0, #1
 8001fde:	4282      	cmp	r2, r0
 8001fe0:	41bf      	sbcs	r7, r7
 8001fe2:	427f      	negs	r7, r7
 8001fe4:	193c      	adds	r4, r7, r4
 8001fe6:	1936      	adds	r6, r6, r4
 8001fe8:	9200      	str	r2, [sp, #0]
 8001fea:	e7dd      	b.n	8001fa8 <__aeabi_ddiv+0x57c>
 8001fec:	2480      	movs	r4, #128	; 0x80
 8001fee:	4643      	mov	r3, r8
 8001ff0:	0324      	lsls	r4, r4, #12
 8001ff2:	431c      	orrs	r4, r3
 8001ff4:	0324      	lsls	r4, r4, #12
 8001ff6:	4b04      	ldr	r3, [pc, #16]	; (8002008 <__aeabi_ddiv+0x5dc>)
 8001ff8:	0b24      	lsrs	r4, r4, #12
 8001ffa:	e56e      	b.n	8001ada <__aeabi_ddiv+0xae>
 8001ffc:	9a00      	ldr	r2, [sp, #0]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d3ea      	bcc.n	8001fd8 <__aeabi_ddiv+0x5ac>
 8002002:	0005      	movs	r5, r0
 8002004:	e7d3      	b.n	8001fae <__aeabi_ddiv+0x582>
 8002006:	46c0      	nop			; (mov r8, r8)
 8002008:	000007ff 	.word	0x000007ff
 800200c:	0000043e 	.word	0x0000043e
 8002010:	0000041e 	.word	0x0000041e
 8002014:	000003ff 	.word	0x000003ff

08002018 <__eqdf2>:
 8002018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800201a:	464e      	mov	r6, r9
 800201c:	4645      	mov	r5, r8
 800201e:	46de      	mov	lr, fp
 8002020:	4657      	mov	r7, sl
 8002022:	4690      	mov	r8, r2
 8002024:	b5e0      	push	{r5, r6, r7, lr}
 8002026:	0017      	movs	r7, r2
 8002028:	031a      	lsls	r2, r3, #12
 800202a:	0b12      	lsrs	r2, r2, #12
 800202c:	0005      	movs	r5, r0
 800202e:	4684      	mov	ip, r0
 8002030:	4819      	ldr	r0, [pc, #100]	; (8002098 <__eqdf2+0x80>)
 8002032:	030e      	lsls	r6, r1, #12
 8002034:	004c      	lsls	r4, r1, #1
 8002036:	4691      	mov	r9, r2
 8002038:	005a      	lsls	r2, r3, #1
 800203a:	0fdb      	lsrs	r3, r3, #31
 800203c:	469b      	mov	fp, r3
 800203e:	0b36      	lsrs	r6, r6, #12
 8002040:	0d64      	lsrs	r4, r4, #21
 8002042:	0fc9      	lsrs	r1, r1, #31
 8002044:	0d52      	lsrs	r2, r2, #21
 8002046:	4284      	cmp	r4, r0
 8002048:	d019      	beq.n	800207e <__eqdf2+0x66>
 800204a:	4282      	cmp	r2, r0
 800204c:	d010      	beq.n	8002070 <__eqdf2+0x58>
 800204e:	2001      	movs	r0, #1
 8002050:	4294      	cmp	r4, r2
 8002052:	d10e      	bne.n	8002072 <__eqdf2+0x5a>
 8002054:	454e      	cmp	r6, r9
 8002056:	d10c      	bne.n	8002072 <__eqdf2+0x5a>
 8002058:	2001      	movs	r0, #1
 800205a:	45c4      	cmp	ip, r8
 800205c:	d109      	bne.n	8002072 <__eqdf2+0x5a>
 800205e:	4559      	cmp	r1, fp
 8002060:	d017      	beq.n	8002092 <__eqdf2+0x7a>
 8002062:	2c00      	cmp	r4, #0
 8002064:	d105      	bne.n	8002072 <__eqdf2+0x5a>
 8002066:	0030      	movs	r0, r6
 8002068:	4328      	orrs	r0, r5
 800206a:	1e43      	subs	r3, r0, #1
 800206c:	4198      	sbcs	r0, r3
 800206e:	e000      	b.n	8002072 <__eqdf2+0x5a>
 8002070:	2001      	movs	r0, #1
 8002072:	bcf0      	pop	{r4, r5, r6, r7}
 8002074:	46bb      	mov	fp, r7
 8002076:	46b2      	mov	sl, r6
 8002078:	46a9      	mov	r9, r5
 800207a:	46a0      	mov	r8, r4
 800207c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800207e:	0033      	movs	r3, r6
 8002080:	2001      	movs	r0, #1
 8002082:	432b      	orrs	r3, r5
 8002084:	d1f5      	bne.n	8002072 <__eqdf2+0x5a>
 8002086:	42a2      	cmp	r2, r4
 8002088:	d1f3      	bne.n	8002072 <__eqdf2+0x5a>
 800208a:	464b      	mov	r3, r9
 800208c:	433b      	orrs	r3, r7
 800208e:	d1f0      	bne.n	8002072 <__eqdf2+0x5a>
 8002090:	e7e2      	b.n	8002058 <__eqdf2+0x40>
 8002092:	2000      	movs	r0, #0
 8002094:	e7ed      	b.n	8002072 <__eqdf2+0x5a>
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	000007ff 	.word	0x000007ff

0800209c <__gedf2>:
 800209c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800209e:	4647      	mov	r7, r8
 80020a0:	46ce      	mov	lr, r9
 80020a2:	0004      	movs	r4, r0
 80020a4:	0018      	movs	r0, r3
 80020a6:	0016      	movs	r6, r2
 80020a8:	031b      	lsls	r3, r3, #12
 80020aa:	0b1b      	lsrs	r3, r3, #12
 80020ac:	4d2d      	ldr	r5, [pc, #180]	; (8002164 <__gedf2+0xc8>)
 80020ae:	004a      	lsls	r2, r1, #1
 80020b0:	4699      	mov	r9, r3
 80020b2:	b580      	push	{r7, lr}
 80020b4:	0043      	lsls	r3, r0, #1
 80020b6:	030f      	lsls	r7, r1, #12
 80020b8:	46a4      	mov	ip, r4
 80020ba:	46b0      	mov	r8, r6
 80020bc:	0b3f      	lsrs	r7, r7, #12
 80020be:	0d52      	lsrs	r2, r2, #21
 80020c0:	0fc9      	lsrs	r1, r1, #31
 80020c2:	0d5b      	lsrs	r3, r3, #21
 80020c4:	0fc0      	lsrs	r0, r0, #31
 80020c6:	42aa      	cmp	r2, r5
 80020c8:	d021      	beq.n	800210e <__gedf2+0x72>
 80020ca:	42ab      	cmp	r3, r5
 80020cc:	d013      	beq.n	80020f6 <__gedf2+0x5a>
 80020ce:	2a00      	cmp	r2, #0
 80020d0:	d122      	bne.n	8002118 <__gedf2+0x7c>
 80020d2:	433c      	orrs	r4, r7
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d102      	bne.n	80020de <__gedf2+0x42>
 80020d8:	464d      	mov	r5, r9
 80020da:	432e      	orrs	r6, r5
 80020dc:	d022      	beq.n	8002124 <__gedf2+0x88>
 80020de:	2c00      	cmp	r4, #0
 80020e0:	d010      	beq.n	8002104 <__gedf2+0x68>
 80020e2:	4281      	cmp	r1, r0
 80020e4:	d022      	beq.n	800212c <__gedf2+0x90>
 80020e6:	2002      	movs	r0, #2
 80020e8:	3901      	subs	r1, #1
 80020ea:	4008      	ands	r0, r1
 80020ec:	3801      	subs	r0, #1
 80020ee:	bcc0      	pop	{r6, r7}
 80020f0:	46b9      	mov	r9, r7
 80020f2:	46b0      	mov	r8, r6
 80020f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020f6:	464d      	mov	r5, r9
 80020f8:	432e      	orrs	r6, r5
 80020fa:	d129      	bne.n	8002150 <__gedf2+0xb4>
 80020fc:	2a00      	cmp	r2, #0
 80020fe:	d1f0      	bne.n	80020e2 <__gedf2+0x46>
 8002100:	433c      	orrs	r4, r7
 8002102:	d1ee      	bne.n	80020e2 <__gedf2+0x46>
 8002104:	2800      	cmp	r0, #0
 8002106:	d1f2      	bne.n	80020ee <__gedf2+0x52>
 8002108:	2001      	movs	r0, #1
 800210a:	4240      	negs	r0, r0
 800210c:	e7ef      	b.n	80020ee <__gedf2+0x52>
 800210e:	003d      	movs	r5, r7
 8002110:	4325      	orrs	r5, r4
 8002112:	d11d      	bne.n	8002150 <__gedf2+0xb4>
 8002114:	4293      	cmp	r3, r2
 8002116:	d0ee      	beq.n	80020f6 <__gedf2+0x5a>
 8002118:	2b00      	cmp	r3, #0
 800211a:	d1e2      	bne.n	80020e2 <__gedf2+0x46>
 800211c:	464c      	mov	r4, r9
 800211e:	4326      	orrs	r6, r4
 8002120:	d1df      	bne.n	80020e2 <__gedf2+0x46>
 8002122:	e7e0      	b.n	80020e6 <__gedf2+0x4a>
 8002124:	2000      	movs	r0, #0
 8002126:	2c00      	cmp	r4, #0
 8002128:	d0e1      	beq.n	80020ee <__gedf2+0x52>
 800212a:	e7dc      	b.n	80020e6 <__gedf2+0x4a>
 800212c:	429a      	cmp	r2, r3
 800212e:	dc0a      	bgt.n	8002146 <__gedf2+0xaa>
 8002130:	dbe8      	blt.n	8002104 <__gedf2+0x68>
 8002132:	454f      	cmp	r7, r9
 8002134:	d8d7      	bhi.n	80020e6 <__gedf2+0x4a>
 8002136:	d00e      	beq.n	8002156 <__gedf2+0xba>
 8002138:	2000      	movs	r0, #0
 800213a:	454f      	cmp	r7, r9
 800213c:	d2d7      	bcs.n	80020ee <__gedf2+0x52>
 800213e:	2900      	cmp	r1, #0
 8002140:	d0e2      	beq.n	8002108 <__gedf2+0x6c>
 8002142:	0008      	movs	r0, r1
 8002144:	e7d3      	b.n	80020ee <__gedf2+0x52>
 8002146:	4243      	negs	r3, r0
 8002148:	4158      	adcs	r0, r3
 800214a:	0040      	lsls	r0, r0, #1
 800214c:	3801      	subs	r0, #1
 800214e:	e7ce      	b.n	80020ee <__gedf2+0x52>
 8002150:	2002      	movs	r0, #2
 8002152:	4240      	negs	r0, r0
 8002154:	e7cb      	b.n	80020ee <__gedf2+0x52>
 8002156:	45c4      	cmp	ip, r8
 8002158:	d8c5      	bhi.n	80020e6 <__gedf2+0x4a>
 800215a:	2000      	movs	r0, #0
 800215c:	45c4      	cmp	ip, r8
 800215e:	d2c6      	bcs.n	80020ee <__gedf2+0x52>
 8002160:	e7ed      	b.n	800213e <__gedf2+0xa2>
 8002162:	46c0      	nop			; (mov r8, r8)
 8002164:	000007ff 	.word	0x000007ff

08002168 <__ledf2>:
 8002168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800216a:	4647      	mov	r7, r8
 800216c:	46ce      	mov	lr, r9
 800216e:	0004      	movs	r4, r0
 8002170:	0018      	movs	r0, r3
 8002172:	0016      	movs	r6, r2
 8002174:	031b      	lsls	r3, r3, #12
 8002176:	0b1b      	lsrs	r3, r3, #12
 8002178:	4d2c      	ldr	r5, [pc, #176]	; (800222c <__ledf2+0xc4>)
 800217a:	004a      	lsls	r2, r1, #1
 800217c:	4699      	mov	r9, r3
 800217e:	b580      	push	{r7, lr}
 8002180:	0043      	lsls	r3, r0, #1
 8002182:	030f      	lsls	r7, r1, #12
 8002184:	46a4      	mov	ip, r4
 8002186:	46b0      	mov	r8, r6
 8002188:	0b3f      	lsrs	r7, r7, #12
 800218a:	0d52      	lsrs	r2, r2, #21
 800218c:	0fc9      	lsrs	r1, r1, #31
 800218e:	0d5b      	lsrs	r3, r3, #21
 8002190:	0fc0      	lsrs	r0, r0, #31
 8002192:	42aa      	cmp	r2, r5
 8002194:	d00d      	beq.n	80021b2 <__ledf2+0x4a>
 8002196:	42ab      	cmp	r3, r5
 8002198:	d010      	beq.n	80021bc <__ledf2+0x54>
 800219a:	2a00      	cmp	r2, #0
 800219c:	d127      	bne.n	80021ee <__ledf2+0x86>
 800219e:	433c      	orrs	r4, r7
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d111      	bne.n	80021c8 <__ledf2+0x60>
 80021a4:	464d      	mov	r5, r9
 80021a6:	432e      	orrs	r6, r5
 80021a8:	d10e      	bne.n	80021c8 <__ledf2+0x60>
 80021aa:	2000      	movs	r0, #0
 80021ac:	2c00      	cmp	r4, #0
 80021ae:	d015      	beq.n	80021dc <__ledf2+0x74>
 80021b0:	e00e      	b.n	80021d0 <__ledf2+0x68>
 80021b2:	003d      	movs	r5, r7
 80021b4:	4325      	orrs	r5, r4
 80021b6:	d110      	bne.n	80021da <__ledf2+0x72>
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d118      	bne.n	80021ee <__ledf2+0x86>
 80021bc:	464d      	mov	r5, r9
 80021be:	432e      	orrs	r6, r5
 80021c0:	d10b      	bne.n	80021da <__ledf2+0x72>
 80021c2:	2a00      	cmp	r2, #0
 80021c4:	d102      	bne.n	80021cc <__ledf2+0x64>
 80021c6:	433c      	orrs	r4, r7
 80021c8:	2c00      	cmp	r4, #0
 80021ca:	d00b      	beq.n	80021e4 <__ledf2+0x7c>
 80021cc:	4281      	cmp	r1, r0
 80021ce:	d014      	beq.n	80021fa <__ledf2+0x92>
 80021d0:	2002      	movs	r0, #2
 80021d2:	3901      	subs	r1, #1
 80021d4:	4008      	ands	r0, r1
 80021d6:	3801      	subs	r0, #1
 80021d8:	e000      	b.n	80021dc <__ledf2+0x74>
 80021da:	2002      	movs	r0, #2
 80021dc:	bcc0      	pop	{r6, r7}
 80021de:	46b9      	mov	r9, r7
 80021e0:	46b0      	mov	r8, r6
 80021e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021e4:	2800      	cmp	r0, #0
 80021e6:	d1f9      	bne.n	80021dc <__ledf2+0x74>
 80021e8:	2001      	movs	r0, #1
 80021ea:	4240      	negs	r0, r0
 80021ec:	e7f6      	b.n	80021dc <__ledf2+0x74>
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1ec      	bne.n	80021cc <__ledf2+0x64>
 80021f2:	464c      	mov	r4, r9
 80021f4:	4326      	orrs	r6, r4
 80021f6:	d1e9      	bne.n	80021cc <__ledf2+0x64>
 80021f8:	e7ea      	b.n	80021d0 <__ledf2+0x68>
 80021fa:	429a      	cmp	r2, r3
 80021fc:	dd04      	ble.n	8002208 <__ledf2+0xa0>
 80021fe:	4243      	negs	r3, r0
 8002200:	4158      	adcs	r0, r3
 8002202:	0040      	lsls	r0, r0, #1
 8002204:	3801      	subs	r0, #1
 8002206:	e7e9      	b.n	80021dc <__ledf2+0x74>
 8002208:	429a      	cmp	r2, r3
 800220a:	dbeb      	blt.n	80021e4 <__ledf2+0x7c>
 800220c:	454f      	cmp	r7, r9
 800220e:	d8df      	bhi.n	80021d0 <__ledf2+0x68>
 8002210:	d006      	beq.n	8002220 <__ledf2+0xb8>
 8002212:	2000      	movs	r0, #0
 8002214:	454f      	cmp	r7, r9
 8002216:	d2e1      	bcs.n	80021dc <__ledf2+0x74>
 8002218:	2900      	cmp	r1, #0
 800221a:	d0e5      	beq.n	80021e8 <__ledf2+0x80>
 800221c:	0008      	movs	r0, r1
 800221e:	e7dd      	b.n	80021dc <__ledf2+0x74>
 8002220:	45c4      	cmp	ip, r8
 8002222:	d8d5      	bhi.n	80021d0 <__ledf2+0x68>
 8002224:	2000      	movs	r0, #0
 8002226:	45c4      	cmp	ip, r8
 8002228:	d2d8      	bcs.n	80021dc <__ledf2+0x74>
 800222a:	e7f5      	b.n	8002218 <__ledf2+0xb0>
 800222c:	000007ff 	.word	0x000007ff

08002230 <__aeabi_dmul>:
 8002230:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002232:	4657      	mov	r7, sl
 8002234:	464e      	mov	r6, r9
 8002236:	4645      	mov	r5, r8
 8002238:	46de      	mov	lr, fp
 800223a:	b5e0      	push	{r5, r6, r7, lr}
 800223c:	4698      	mov	r8, r3
 800223e:	030c      	lsls	r4, r1, #12
 8002240:	004b      	lsls	r3, r1, #1
 8002242:	0006      	movs	r6, r0
 8002244:	4692      	mov	sl, r2
 8002246:	b087      	sub	sp, #28
 8002248:	0b24      	lsrs	r4, r4, #12
 800224a:	0d5b      	lsrs	r3, r3, #21
 800224c:	0fcf      	lsrs	r7, r1, #31
 800224e:	2b00      	cmp	r3, #0
 8002250:	d100      	bne.n	8002254 <__aeabi_dmul+0x24>
 8002252:	e15c      	b.n	800250e <__aeabi_dmul+0x2de>
 8002254:	4ad9      	ldr	r2, [pc, #868]	; (80025bc <__aeabi_dmul+0x38c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d100      	bne.n	800225c <__aeabi_dmul+0x2c>
 800225a:	e175      	b.n	8002548 <__aeabi_dmul+0x318>
 800225c:	0f42      	lsrs	r2, r0, #29
 800225e:	00e4      	lsls	r4, r4, #3
 8002260:	4314      	orrs	r4, r2
 8002262:	2280      	movs	r2, #128	; 0x80
 8002264:	0412      	lsls	r2, r2, #16
 8002266:	4314      	orrs	r4, r2
 8002268:	4ad5      	ldr	r2, [pc, #852]	; (80025c0 <__aeabi_dmul+0x390>)
 800226a:	00c5      	lsls	r5, r0, #3
 800226c:	4694      	mov	ip, r2
 800226e:	4463      	add	r3, ip
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	2300      	movs	r3, #0
 8002274:	4699      	mov	r9, r3
 8002276:	469b      	mov	fp, r3
 8002278:	4643      	mov	r3, r8
 800227a:	4642      	mov	r2, r8
 800227c:	031e      	lsls	r6, r3, #12
 800227e:	0fd2      	lsrs	r2, r2, #31
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	4650      	mov	r0, sl
 8002284:	4690      	mov	r8, r2
 8002286:	0b36      	lsrs	r6, r6, #12
 8002288:	0d5b      	lsrs	r3, r3, #21
 800228a:	d100      	bne.n	800228e <__aeabi_dmul+0x5e>
 800228c:	e120      	b.n	80024d0 <__aeabi_dmul+0x2a0>
 800228e:	4acb      	ldr	r2, [pc, #812]	; (80025bc <__aeabi_dmul+0x38c>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d100      	bne.n	8002296 <__aeabi_dmul+0x66>
 8002294:	e162      	b.n	800255c <__aeabi_dmul+0x32c>
 8002296:	49ca      	ldr	r1, [pc, #808]	; (80025c0 <__aeabi_dmul+0x390>)
 8002298:	0f42      	lsrs	r2, r0, #29
 800229a:	468c      	mov	ip, r1
 800229c:	9900      	ldr	r1, [sp, #0]
 800229e:	4463      	add	r3, ip
 80022a0:	00f6      	lsls	r6, r6, #3
 80022a2:	468c      	mov	ip, r1
 80022a4:	4316      	orrs	r6, r2
 80022a6:	2280      	movs	r2, #128	; 0x80
 80022a8:	449c      	add	ip, r3
 80022aa:	0412      	lsls	r2, r2, #16
 80022ac:	4663      	mov	r3, ip
 80022ae:	4316      	orrs	r6, r2
 80022b0:	00c2      	lsls	r2, r0, #3
 80022b2:	2000      	movs	r0, #0
 80022b4:	9300      	str	r3, [sp, #0]
 80022b6:	9900      	ldr	r1, [sp, #0]
 80022b8:	4643      	mov	r3, r8
 80022ba:	3101      	adds	r1, #1
 80022bc:	468c      	mov	ip, r1
 80022be:	4649      	mov	r1, r9
 80022c0:	407b      	eors	r3, r7
 80022c2:	9301      	str	r3, [sp, #4]
 80022c4:	290f      	cmp	r1, #15
 80022c6:	d826      	bhi.n	8002316 <__aeabi_dmul+0xe6>
 80022c8:	4bbe      	ldr	r3, [pc, #760]	; (80025c4 <__aeabi_dmul+0x394>)
 80022ca:	0089      	lsls	r1, r1, #2
 80022cc:	5859      	ldr	r1, [r3, r1]
 80022ce:	468f      	mov	pc, r1
 80022d0:	4643      	mov	r3, r8
 80022d2:	9301      	str	r3, [sp, #4]
 80022d4:	0034      	movs	r4, r6
 80022d6:	0015      	movs	r5, r2
 80022d8:	4683      	mov	fp, r0
 80022da:	465b      	mov	r3, fp
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d016      	beq.n	800230e <__aeabi_dmul+0xde>
 80022e0:	2b03      	cmp	r3, #3
 80022e2:	d100      	bne.n	80022e6 <__aeabi_dmul+0xb6>
 80022e4:	e203      	b.n	80026ee <__aeabi_dmul+0x4be>
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d000      	beq.n	80022ec <__aeabi_dmul+0xbc>
 80022ea:	e0cd      	b.n	8002488 <__aeabi_dmul+0x258>
 80022ec:	2200      	movs	r2, #0
 80022ee:	2400      	movs	r4, #0
 80022f0:	2500      	movs	r5, #0
 80022f2:	9b01      	ldr	r3, [sp, #4]
 80022f4:	0512      	lsls	r2, r2, #20
 80022f6:	4322      	orrs	r2, r4
 80022f8:	07db      	lsls	r3, r3, #31
 80022fa:	431a      	orrs	r2, r3
 80022fc:	0028      	movs	r0, r5
 80022fe:	0011      	movs	r1, r2
 8002300:	b007      	add	sp, #28
 8002302:	bcf0      	pop	{r4, r5, r6, r7}
 8002304:	46bb      	mov	fp, r7
 8002306:	46b2      	mov	sl, r6
 8002308:	46a9      	mov	r9, r5
 800230a:	46a0      	mov	r8, r4
 800230c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800230e:	2400      	movs	r4, #0
 8002310:	2500      	movs	r5, #0
 8002312:	4aaa      	ldr	r2, [pc, #680]	; (80025bc <__aeabi_dmul+0x38c>)
 8002314:	e7ed      	b.n	80022f2 <__aeabi_dmul+0xc2>
 8002316:	0c28      	lsrs	r0, r5, #16
 8002318:	042d      	lsls	r5, r5, #16
 800231a:	0c2d      	lsrs	r5, r5, #16
 800231c:	002b      	movs	r3, r5
 800231e:	0c11      	lsrs	r1, r2, #16
 8002320:	0412      	lsls	r2, r2, #16
 8002322:	0c12      	lsrs	r2, r2, #16
 8002324:	4353      	muls	r3, r2
 8002326:	4698      	mov	r8, r3
 8002328:	0013      	movs	r3, r2
 800232a:	002f      	movs	r7, r5
 800232c:	4343      	muls	r3, r0
 800232e:	4699      	mov	r9, r3
 8002330:	434f      	muls	r7, r1
 8002332:	444f      	add	r7, r9
 8002334:	46bb      	mov	fp, r7
 8002336:	4647      	mov	r7, r8
 8002338:	000b      	movs	r3, r1
 800233a:	0c3f      	lsrs	r7, r7, #16
 800233c:	46ba      	mov	sl, r7
 800233e:	4343      	muls	r3, r0
 8002340:	44da      	add	sl, fp
 8002342:	9302      	str	r3, [sp, #8]
 8002344:	45d1      	cmp	r9, sl
 8002346:	d904      	bls.n	8002352 <__aeabi_dmul+0x122>
 8002348:	2780      	movs	r7, #128	; 0x80
 800234a:	027f      	lsls	r7, r7, #9
 800234c:	46b9      	mov	r9, r7
 800234e:	444b      	add	r3, r9
 8002350:	9302      	str	r3, [sp, #8]
 8002352:	4653      	mov	r3, sl
 8002354:	0c1b      	lsrs	r3, r3, #16
 8002356:	469b      	mov	fp, r3
 8002358:	4653      	mov	r3, sl
 800235a:	041f      	lsls	r7, r3, #16
 800235c:	4643      	mov	r3, r8
 800235e:	041b      	lsls	r3, r3, #16
 8002360:	0c1b      	lsrs	r3, r3, #16
 8002362:	4698      	mov	r8, r3
 8002364:	003b      	movs	r3, r7
 8002366:	4443      	add	r3, r8
 8002368:	9304      	str	r3, [sp, #16]
 800236a:	0c33      	lsrs	r3, r6, #16
 800236c:	0436      	lsls	r6, r6, #16
 800236e:	0c36      	lsrs	r6, r6, #16
 8002370:	4698      	mov	r8, r3
 8002372:	0033      	movs	r3, r6
 8002374:	4343      	muls	r3, r0
 8002376:	4699      	mov	r9, r3
 8002378:	4643      	mov	r3, r8
 800237a:	4343      	muls	r3, r0
 800237c:	002f      	movs	r7, r5
 800237e:	469a      	mov	sl, r3
 8002380:	4643      	mov	r3, r8
 8002382:	4377      	muls	r7, r6
 8002384:	435d      	muls	r5, r3
 8002386:	0c38      	lsrs	r0, r7, #16
 8002388:	444d      	add	r5, r9
 800238a:	1945      	adds	r5, r0, r5
 800238c:	45a9      	cmp	r9, r5
 800238e:	d903      	bls.n	8002398 <__aeabi_dmul+0x168>
 8002390:	2380      	movs	r3, #128	; 0x80
 8002392:	025b      	lsls	r3, r3, #9
 8002394:	4699      	mov	r9, r3
 8002396:	44ca      	add	sl, r9
 8002398:	043f      	lsls	r7, r7, #16
 800239a:	0c28      	lsrs	r0, r5, #16
 800239c:	0c3f      	lsrs	r7, r7, #16
 800239e:	042d      	lsls	r5, r5, #16
 80023a0:	19ed      	adds	r5, r5, r7
 80023a2:	0c27      	lsrs	r7, r4, #16
 80023a4:	0424      	lsls	r4, r4, #16
 80023a6:	0c24      	lsrs	r4, r4, #16
 80023a8:	0003      	movs	r3, r0
 80023aa:	0020      	movs	r0, r4
 80023ac:	4350      	muls	r0, r2
 80023ae:	437a      	muls	r2, r7
 80023b0:	4691      	mov	r9, r2
 80023b2:	003a      	movs	r2, r7
 80023b4:	4453      	add	r3, sl
 80023b6:	9305      	str	r3, [sp, #20]
 80023b8:	0c03      	lsrs	r3, r0, #16
 80023ba:	469a      	mov	sl, r3
 80023bc:	434a      	muls	r2, r1
 80023be:	4361      	muls	r1, r4
 80023c0:	4449      	add	r1, r9
 80023c2:	4451      	add	r1, sl
 80023c4:	44ab      	add	fp, r5
 80023c6:	4589      	cmp	r9, r1
 80023c8:	d903      	bls.n	80023d2 <__aeabi_dmul+0x1a2>
 80023ca:	2380      	movs	r3, #128	; 0x80
 80023cc:	025b      	lsls	r3, r3, #9
 80023ce:	4699      	mov	r9, r3
 80023d0:	444a      	add	r2, r9
 80023d2:	0400      	lsls	r0, r0, #16
 80023d4:	0c0b      	lsrs	r3, r1, #16
 80023d6:	0c00      	lsrs	r0, r0, #16
 80023d8:	0409      	lsls	r1, r1, #16
 80023da:	1809      	adds	r1, r1, r0
 80023dc:	0020      	movs	r0, r4
 80023de:	4699      	mov	r9, r3
 80023e0:	4643      	mov	r3, r8
 80023e2:	4370      	muls	r0, r6
 80023e4:	435c      	muls	r4, r3
 80023e6:	437e      	muls	r6, r7
 80023e8:	435f      	muls	r7, r3
 80023ea:	0c03      	lsrs	r3, r0, #16
 80023ec:	4698      	mov	r8, r3
 80023ee:	19a4      	adds	r4, r4, r6
 80023f0:	4444      	add	r4, r8
 80023f2:	444a      	add	r2, r9
 80023f4:	9703      	str	r7, [sp, #12]
 80023f6:	42a6      	cmp	r6, r4
 80023f8:	d904      	bls.n	8002404 <__aeabi_dmul+0x1d4>
 80023fa:	2380      	movs	r3, #128	; 0x80
 80023fc:	025b      	lsls	r3, r3, #9
 80023fe:	4698      	mov	r8, r3
 8002400:	4447      	add	r7, r8
 8002402:	9703      	str	r7, [sp, #12]
 8002404:	0423      	lsls	r3, r4, #16
 8002406:	9e02      	ldr	r6, [sp, #8]
 8002408:	469a      	mov	sl, r3
 800240a:	9b05      	ldr	r3, [sp, #20]
 800240c:	445e      	add	r6, fp
 800240e:	4698      	mov	r8, r3
 8002410:	42ae      	cmp	r6, r5
 8002412:	41ad      	sbcs	r5, r5
 8002414:	1876      	adds	r6, r6, r1
 8002416:	428e      	cmp	r6, r1
 8002418:	4189      	sbcs	r1, r1
 800241a:	0400      	lsls	r0, r0, #16
 800241c:	0c00      	lsrs	r0, r0, #16
 800241e:	4450      	add	r0, sl
 8002420:	4440      	add	r0, r8
 8002422:	426d      	negs	r5, r5
 8002424:	1947      	adds	r7, r0, r5
 8002426:	46b8      	mov	r8, r7
 8002428:	4693      	mov	fp, r2
 800242a:	4249      	negs	r1, r1
 800242c:	4689      	mov	r9, r1
 800242e:	44c3      	add	fp, r8
 8002430:	44d9      	add	r9, fp
 8002432:	4298      	cmp	r0, r3
 8002434:	4180      	sbcs	r0, r0
 8002436:	45a8      	cmp	r8, r5
 8002438:	41ad      	sbcs	r5, r5
 800243a:	4593      	cmp	fp, r2
 800243c:	4192      	sbcs	r2, r2
 800243e:	4589      	cmp	r9, r1
 8002440:	4189      	sbcs	r1, r1
 8002442:	426d      	negs	r5, r5
 8002444:	4240      	negs	r0, r0
 8002446:	4328      	orrs	r0, r5
 8002448:	0c24      	lsrs	r4, r4, #16
 800244a:	4252      	negs	r2, r2
 800244c:	4249      	negs	r1, r1
 800244e:	430a      	orrs	r2, r1
 8002450:	9b03      	ldr	r3, [sp, #12]
 8002452:	1900      	adds	r0, r0, r4
 8002454:	1880      	adds	r0, r0, r2
 8002456:	18c7      	adds	r7, r0, r3
 8002458:	464b      	mov	r3, r9
 800245a:	0ddc      	lsrs	r4, r3, #23
 800245c:	9b04      	ldr	r3, [sp, #16]
 800245e:	0275      	lsls	r5, r6, #9
 8002460:	431d      	orrs	r5, r3
 8002462:	1e6a      	subs	r2, r5, #1
 8002464:	4195      	sbcs	r5, r2
 8002466:	464b      	mov	r3, r9
 8002468:	0df6      	lsrs	r6, r6, #23
 800246a:	027f      	lsls	r7, r7, #9
 800246c:	4335      	orrs	r5, r6
 800246e:	025a      	lsls	r2, r3, #9
 8002470:	433c      	orrs	r4, r7
 8002472:	4315      	orrs	r5, r2
 8002474:	01fb      	lsls	r3, r7, #7
 8002476:	d400      	bmi.n	800247a <__aeabi_dmul+0x24a>
 8002478:	e11c      	b.n	80026b4 <__aeabi_dmul+0x484>
 800247a:	2101      	movs	r1, #1
 800247c:	086a      	lsrs	r2, r5, #1
 800247e:	400d      	ands	r5, r1
 8002480:	4315      	orrs	r5, r2
 8002482:	07e2      	lsls	r2, r4, #31
 8002484:	4315      	orrs	r5, r2
 8002486:	0864      	lsrs	r4, r4, #1
 8002488:	494f      	ldr	r1, [pc, #316]	; (80025c8 <__aeabi_dmul+0x398>)
 800248a:	4461      	add	r1, ip
 800248c:	2900      	cmp	r1, #0
 800248e:	dc00      	bgt.n	8002492 <__aeabi_dmul+0x262>
 8002490:	e0b0      	b.n	80025f4 <__aeabi_dmul+0x3c4>
 8002492:	076b      	lsls	r3, r5, #29
 8002494:	d009      	beq.n	80024aa <__aeabi_dmul+0x27a>
 8002496:	220f      	movs	r2, #15
 8002498:	402a      	ands	r2, r5
 800249a:	2a04      	cmp	r2, #4
 800249c:	d005      	beq.n	80024aa <__aeabi_dmul+0x27a>
 800249e:	1d2a      	adds	r2, r5, #4
 80024a0:	42aa      	cmp	r2, r5
 80024a2:	41ad      	sbcs	r5, r5
 80024a4:	426d      	negs	r5, r5
 80024a6:	1964      	adds	r4, r4, r5
 80024a8:	0015      	movs	r5, r2
 80024aa:	01e3      	lsls	r3, r4, #7
 80024ac:	d504      	bpl.n	80024b8 <__aeabi_dmul+0x288>
 80024ae:	2180      	movs	r1, #128	; 0x80
 80024b0:	4a46      	ldr	r2, [pc, #280]	; (80025cc <__aeabi_dmul+0x39c>)
 80024b2:	00c9      	lsls	r1, r1, #3
 80024b4:	4014      	ands	r4, r2
 80024b6:	4461      	add	r1, ip
 80024b8:	4a45      	ldr	r2, [pc, #276]	; (80025d0 <__aeabi_dmul+0x3a0>)
 80024ba:	4291      	cmp	r1, r2
 80024bc:	dd00      	ble.n	80024c0 <__aeabi_dmul+0x290>
 80024be:	e726      	b.n	800230e <__aeabi_dmul+0xde>
 80024c0:	0762      	lsls	r2, r4, #29
 80024c2:	08ed      	lsrs	r5, r5, #3
 80024c4:	0264      	lsls	r4, r4, #9
 80024c6:	0549      	lsls	r1, r1, #21
 80024c8:	4315      	orrs	r5, r2
 80024ca:	0b24      	lsrs	r4, r4, #12
 80024cc:	0d4a      	lsrs	r2, r1, #21
 80024ce:	e710      	b.n	80022f2 <__aeabi_dmul+0xc2>
 80024d0:	4652      	mov	r2, sl
 80024d2:	4332      	orrs	r2, r6
 80024d4:	d100      	bne.n	80024d8 <__aeabi_dmul+0x2a8>
 80024d6:	e07f      	b.n	80025d8 <__aeabi_dmul+0x3a8>
 80024d8:	2e00      	cmp	r6, #0
 80024da:	d100      	bne.n	80024de <__aeabi_dmul+0x2ae>
 80024dc:	e0dc      	b.n	8002698 <__aeabi_dmul+0x468>
 80024de:	0030      	movs	r0, r6
 80024e0:	f000 fe1e 	bl	8003120 <__clzsi2>
 80024e4:	0002      	movs	r2, r0
 80024e6:	3a0b      	subs	r2, #11
 80024e8:	231d      	movs	r3, #29
 80024ea:	0001      	movs	r1, r0
 80024ec:	1a9b      	subs	r3, r3, r2
 80024ee:	4652      	mov	r2, sl
 80024f0:	3908      	subs	r1, #8
 80024f2:	40da      	lsrs	r2, r3
 80024f4:	408e      	lsls	r6, r1
 80024f6:	4316      	orrs	r6, r2
 80024f8:	4652      	mov	r2, sl
 80024fa:	408a      	lsls	r2, r1
 80024fc:	9b00      	ldr	r3, [sp, #0]
 80024fe:	4935      	ldr	r1, [pc, #212]	; (80025d4 <__aeabi_dmul+0x3a4>)
 8002500:	1a18      	subs	r0, r3, r0
 8002502:	0003      	movs	r3, r0
 8002504:	468c      	mov	ip, r1
 8002506:	4463      	add	r3, ip
 8002508:	2000      	movs	r0, #0
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	e6d3      	b.n	80022b6 <__aeabi_dmul+0x86>
 800250e:	0025      	movs	r5, r4
 8002510:	4305      	orrs	r5, r0
 8002512:	d04a      	beq.n	80025aa <__aeabi_dmul+0x37a>
 8002514:	2c00      	cmp	r4, #0
 8002516:	d100      	bne.n	800251a <__aeabi_dmul+0x2ea>
 8002518:	e0b0      	b.n	800267c <__aeabi_dmul+0x44c>
 800251a:	0020      	movs	r0, r4
 800251c:	f000 fe00 	bl	8003120 <__clzsi2>
 8002520:	0001      	movs	r1, r0
 8002522:	0002      	movs	r2, r0
 8002524:	390b      	subs	r1, #11
 8002526:	231d      	movs	r3, #29
 8002528:	0010      	movs	r0, r2
 800252a:	1a5b      	subs	r3, r3, r1
 800252c:	0031      	movs	r1, r6
 800252e:	0035      	movs	r5, r6
 8002530:	3808      	subs	r0, #8
 8002532:	4084      	lsls	r4, r0
 8002534:	40d9      	lsrs	r1, r3
 8002536:	4085      	lsls	r5, r0
 8002538:	430c      	orrs	r4, r1
 800253a:	4826      	ldr	r0, [pc, #152]	; (80025d4 <__aeabi_dmul+0x3a4>)
 800253c:	1a83      	subs	r3, r0, r2
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	2300      	movs	r3, #0
 8002542:	4699      	mov	r9, r3
 8002544:	469b      	mov	fp, r3
 8002546:	e697      	b.n	8002278 <__aeabi_dmul+0x48>
 8002548:	0005      	movs	r5, r0
 800254a:	4325      	orrs	r5, r4
 800254c:	d126      	bne.n	800259c <__aeabi_dmul+0x36c>
 800254e:	2208      	movs	r2, #8
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	2302      	movs	r3, #2
 8002554:	2400      	movs	r4, #0
 8002556:	4691      	mov	r9, r2
 8002558:	469b      	mov	fp, r3
 800255a:	e68d      	b.n	8002278 <__aeabi_dmul+0x48>
 800255c:	4652      	mov	r2, sl
 800255e:	9b00      	ldr	r3, [sp, #0]
 8002560:	4332      	orrs	r2, r6
 8002562:	d110      	bne.n	8002586 <__aeabi_dmul+0x356>
 8002564:	4915      	ldr	r1, [pc, #84]	; (80025bc <__aeabi_dmul+0x38c>)
 8002566:	2600      	movs	r6, #0
 8002568:	468c      	mov	ip, r1
 800256a:	4463      	add	r3, ip
 800256c:	4649      	mov	r1, r9
 800256e:	9300      	str	r3, [sp, #0]
 8002570:	2302      	movs	r3, #2
 8002572:	4319      	orrs	r1, r3
 8002574:	4689      	mov	r9, r1
 8002576:	2002      	movs	r0, #2
 8002578:	e69d      	b.n	80022b6 <__aeabi_dmul+0x86>
 800257a:	465b      	mov	r3, fp
 800257c:	9701      	str	r7, [sp, #4]
 800257e:	2b02      	cmp	r3, #2
 8002580:	d000      	beq.n	8002584 <__aeabi_dmul+0x354>
 8002582:	e6ad      	b.n	80022e0 <__aeabi_dmul+0xb0>
 8002584:	e6c3      	b.n	800230e <__aeabi_dmul+0xde>
 8002586:	4a0d      	ldr	r2, [pc, #52]	; (80025bc <__aeabi_dmul+0x38c>)
 8002588:	2003      	movs	r0, #3
 800258a:	4694      	mov	ip, r2
 800258c:	4463      	add	r3, ip
 800258e:	464a      	mov	r2, r9
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	2303      	movs	r3, #3
 8002594:	431a      	orrs	r2, r3
 8002596:	4691      	mov	r9, r2
 8002598:	4652      	mov	r2, sl
 800259a:	e68c      	b.n	80022b6 <__aeabi_dmul+0x86>
 800259c:	220c      	movs	r2, #12
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	2303      	movs	r3, #3
 80025a2:	0005      	movs	r5, r0
 80025a4:	4691      	mov	r9, r2
 80025a6:	469b      	mov	fp, r3
 80025a8:	e666      	b.n	8002278 <__aeabi_dmul+0x48>
 80025aa:	2304      	movs	r3, #4
 80025ac:	4699      	mov	r9, r3
 80025ae:	2300      	movs	r3, #0
 80025b0:	9300      	str	r3, [sp, #0]
 80025b2:	3301      	adds	r3, #1
 80025b4:	2400      	movs	r4, #0
 80025b6:	469b      	mov	fp, r3
 80025b8:	e65e      	b.n	8002278 <__aeabi_dmul+0x48>
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	000007ff 	.word	0x000007ff
 80025c0:	fffffc01 	.word	0xfffffc01
 80025c4:	08012c88 	.word	0x08012c88
 80025c8:	000003ff 	.word	0x000003ff
 80025cc:	feffffff 	.word	0xfeffffff
 80025d0:	000007fe 	.word	0x000007fe
 80025d4:	fffffc0d 	.word	0xfffffc0d
 80025d8:	4649      	mov	r1, r9
 80025da:	2301      	movs	r3, #1
 80025dc:	4319      	orrs	r1, r3
 80025de:	4689      	mov	r9, r1
 80025e0:	2600      	movs	r6, #0
 80025e2:	2001      	movs	r0, #1
 80025e4:	e667      	b.n	80022b6 <__aeabi_dmul+0x86>
 80025e6:	2300      	movs	r3, #0
 80025e8:	2480      	movs	r4, #128	; 0x80
 80025ea:	2500      	movs	r5, #0
 80025ec:	4a43      	ldr	r2, [pc, #268]	; (80026fc <__aeabi_dmul+0x4cc>)
 80025ee:	9301      	str	r3, [sp, #4]
 80025f0:	0324      	lsls	r4, r4, #12
 80025f2:	e67e      	b.n	80022f2 <__aeabi_dmul+0xc2>
 80025f4:	2001      	movs	r0, #1
 80025f6:	1a40      	subs	r0, r0, r1
 80025f8:	2838      	cmp	r0, #56	; 0x38
 80025fa:	dd00      	ble.n	80025fe <__aeabi_dmul+0x3ce>
 80025fc:	e676      	b.n	80022ec <__aeabi_dmul+0xbc>
 80025fe:	281f      	cmp	r0, #31
 8002600:	dd5b      	ble.n	80026ba <__aeabi_dmul+0x48a>
 8002602:	221f      	movs	r2, #31
 8002604:	0023      	movs	r3, r4
 8002606:	4252      	negs	r2, r2
 8002608:	1a51      	subs	r1, r2, r1
 800260a:	40cb      	lsrs	r3, r1
 800260c:	0019      	movs	r1, r3
 800260e:	2820      	cmp	r0, #32
 8002610:	d003      	beq.n	800261a <__aeabi_dmul+0x3ea>
 8002612:	4a3b      	ldr	r2, [pc, #236]	; (8002700 <__aeabi_dmul+0x4d0>)
 8002614:	4462      	add	r2, ip
 8002616:	4094      	lsls	r4, r2
 8002618:	4325      	orrs	r5, r4
 800261a:	1e6a      	subs	r2, r5, #1
 800261c:	4195      	sbcs	r5, r2
 800261e:	002a      	movs	r2, r5
 8002620:	430a      	orrs	r2, r1
 8002622:	2107      	movs	r1, #7
 8002624:	000d      	movs	r5, r1
 8002626:	2400      	movs	r4, #0
 8002628:	4015      	ands	r5, r2
 800262a:	4211      	tst	r1, r2
 800262c:	d05b      	beq.n	80026e6 <__aeabi_dmul+0x4b6>
 800262e:	210f      	movs	r1, #15
 8002630:	2400      	movs	r4, #0
 8002632:	4011      	ands	r1, r2
 8002634:	2904      	cmp	r1, #4
 8002636:	d053      	beq.n	80026e0 <__aeabi_dmul+0x4b0>
 8002638:	1d11      	adds	r1, r2, #4
 800263a:	4291      	cmp	r1, r2
 800263c:	4192      	sbcs	r2, r2
 800263e:	4252      	negs	r2, r2
 8002640:	18a4      	adds	r4, r4, r2
 8002642:	000a      	movs	r2, r1
 8002644:	0223      	lsls	r3, r4, #8
 8002646:	d54b      	bpl.n	80026e0 <__aeabi_dmul+0x4b0>
 8002648:	2201      	movs	r2, #1
 800264a:	2400      	movs	r4, #0
 800264c:	2500      	movs	r5, #0
 800264e:	e650      	b.n	80022f2 <__aeabi_dmul+0xc2>
 8002650:	2380      	movs	r3, #128	; 0x80
 8002652:	031b      	lsls	r3, r3, #12
 8002654:	421c      	tst	r4, r3
 8002656:	d009      	beq.n	800266c <__aeabi_dmul+0x43c>
 8002658:	421e      	tst	r6, r3
 800265a:	d107      	bne.n	800266c <__aeabi_dmul+0x43c>
 800265c:	4333      	orrs	r3, r6
 800265e:	031c      	lsls	r4, r3, #12
 8002660:	4643      	mov	r3, r8
 8002662:	0015      	movs	r5, r2
 8002664:	0b24      	lsrs	r4, r4, #12
 8002666:	4a25      	ldr	r2, [pc, #148]	; (80026fc <__aeabi_dmul+0x4cc>)
 8002668:	9301      	str	r3, [sp, #4]
 800266a:	e642      	b.n	80022f2 <__aeabi_dmul+0xc2>
 800266c:	2280      	movs	r2, #128	; 0x80
 800266e:	0312      	lsls	r2, r2, #12
 8002670:	4314      	orrs	r4, r2
 8002672:	0324      	lsls	r4, r4, #12
 8002674:	4a21      	ldr	r2, [pc, #132]	; (80026fc <__aeabi_dmul+0x4cc>)
 8002676:	0b24      	lsrs	r4, r4, #12
 8002678:	9701      	str	r7, [sp, #4]
 800267a:	e63a      	b.n	80022f2 <__aeabi_dmul+0xc2>
 800267c:	f000 fd50 	bl	8003120 <__clzsi2>
 8002680:	0001      	movs	r1, r0
 8002682:	0002      	movs	r2, r0
 8002684:	3115      	adds	r1, #21
 8002686:	3220      	adds	r2, #32
 8002688:	291c      	cmp	r1, #28
 800268a:	dc00      	bgt.n	800268e <__aeabi_dmul+0x45e>
 800268c:	e74b      	b.n	8002526 <__aeabi_dmul+0x2f6>
 800268e:	0034      	movs	r4, r6
 8002690:	3808      	subs	r0, #8
 8002692:	2500      	movs	r5, #0
 8002694:	4084      	lsls	r4, r0
 8002696:	e750      	b.n	800253a <__aeabi_dmul+0x30a>
 8002698:	f000 fd42 	bl	8003120 <__clzsi2>
 800269c:	0003      	movs	r3, r0
 800269e:	001a      	movs	r2, r3
 80026a0:	3215      	adds	r2, #21
 80026a2:	3020      	adds	r0, #32
 80026a4:	2a1c      	cmp	r2, #28
 80026a6:	dc00      	bgt.n	80026aa <__aeabi_dmul+0x47a>
 80026a8:	e71e      	b.n	80024e8 <__aeabi_dmul+0x2b8>
 80026aa:	4656      	mov	r6, sl
 80026ac:	3b08      	subs	r3, #8
 80026ae:	2200      	movs	r2, #0
 80026b0:	409e      	lsls	r6, r3
 80026b2:	e723      	b.n	80024fc <__aeabi_dmul+0x2cc>
 80026b4:	9b00      	ldr	r3, [sp, #0]
 80026b6:	469c      	mov	ip, r3
 80026b8:	e6e6      	b.n	8002488 <__aeabi_dmul+0x258>
 80026ba:	4912      	ldr	r1, [pc, #72]	; (8002704 <__aeabi_dmul+0x4d4>)
 80026bc:	0022      	movs	r2, r4
 80026be:	4461      	add	r1, ip
 80026c0:	002e      	movs	r6, r5
 80026c2:	408d      	lsls	r5, r1
 80026c4:	408a      	lsls	r2, r1
 80026c6:	40c6      	lsrs	r6, r0
 80026c8:	1e69      	subs	r1, r5, #1
 80026ca:	418d      	sbcs	r5, r1
 80026cc:	4332      	orrs	r2, r6
 80026ce:	432a      	orrs	r2, r5
 80026d0:	40c4      	lsrs	r4, r0
 80026d2:	0753      	lsls	r3, r2, #29
 80026d4:	d0b6      	beq.n	8002644 <__aeabi_dmul+0x414>
 80026d6:	210f      	movs	r1, #15
 80026d8:	4011      	ands	r1, r2
 80026da:	2904      	cmp	r1, #4
 80026dc:	d1ac      	bne.n	8002638 <__aeabi_dmul+0x408>
 80026de:	e7b1      	b.n	8002644 <__aeabi_dmul+0x414>
 80026e0:	0765      	lsls	r5, r4, #29
 80026e2:	0264      	lsls	r4, r4, #9
 80026e4:	0b24      	lsrs	r4, r4, #12
 80026e6:	08d2      	lsrs	r2, r2, #3
 80026e8:	4315      	orrs	r5, r2
 80026ea:	2200      	movs	r2, #0
 80026ec:	e601      	b.n	80022f2 <__aeabi_dmul+0xc2>
 80026ee:	2280      	movs	r2, #128	; 0x80
 80026f0:	0312      	lsls	r2, r2, #12
 80026f2:	4314      	orrs	r4, r2
 80026f4:	0324      	lsls	r4, r4, #12
 80026f6:	4a01      	ldr	r2, [pc, #4]	; (80026fc <__aeabi_dmul+0x4cc>)
 80026f8:	0b24      	lsrs	r4, r4, #12
 80026fa:	e5fa      	b.n	80022f2 <__aeabi_dmul+0xc2>
 80026fc:	000007ff 	.word	0x000007ff
 8002700:	0000043e 	.word	0x0000043e
 8002704:	0000041e 	.word	0x0000041e

08002708 <__aeabi_dsub>:
 8002708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800270a:	4657      	mov	r7, sl
 800270c:	464e      	mov	r6, r9
 800270e:	4645      	mov	r5, r8
 8002710:	46de      	mov	lr, fp
 8002712:	b5e0      	push	{r5, r6, r7, lr}
 8002714:	001e      	movs	r6, r3
 8002716:	0017      	movs	r7, r2
 8002718:	004a      	lsls	r2, r1, #1
 800271a:	030b      	lsls	r3, r1, #12
 800271c:	0d52      	lsrs	r2, r2, #21
 800271e:	0a5b      	lsrs	r3, r3, #9
 8002720:	4690      	mov	r8, r2
 8002722:	0f42      	lsrs	r2, r0, #29
 8002724:	431a      	orrs	r2, r3
 8002726:	0fcd      	lsrs	r5, r1, #31
 8002728:	4ccd      	ldr	r4, [pc, #820]	; (8002a60 <__aeabi_dsub+0x358>)
 800272a:	0331      	lsls	r1, r6, #12
 800272c:	00c3      	lsls	r3, r0, #3
 800272e:	4694      	mov	ip, r2
 8002730:	0070      	lsls	r0, r6, #1
 8002732:	0f7a      	lsrs	r2, r7, #29
 8002734:	0a49      	lsrs	r1, r1, #9
 8002736:	00ff      	lsls	r7, r7, #3
 8002738:	469a      	mov	sl, r3
 800273a:	46b9      	mov	r9, r7
 800273c:	0d40      	lsrs	r0, r0, #21
 800273e:	0ff6      	lsrs	r6, r6, #31
 8002740:	4311      	orrs	r1, r2
 8002742:	42a0      	cmp	r0, r4
 8002744:	d100      	bne.n	8002748 <__aeabi_dsub+0x40>
 8002746:	e0b1      	b.n	80028ac <__aeabi_dsub+0x1a4>
 8002748:	2201      	movs	r2, #1
 800274a:	4056      	eors	r6, r2
 800274c:	46b3      	mov	fp, r6
 800274e:	42b5      	cmp	r5, r6
 8002750:	d100      	bne.n	8002754 <__aeabi_dsub+0x4c>
 8002752:	e088      	b.n	8002866 <__aeabi_dsub+0x15e>
 8002754:	4642      	mov	r2, r8
 8002756:	1a12      	subs	r2, r2, r0
 8002758:	2a00      	cmp	r2, #0
 800275a:	dc00      	bgt.n	800275e <__aeabi_dsub+0x56>
 800275c:	e0ae      	b.n	80028bc <__aeabi_dsub+0x1b4>
 800275e:	2800      	cmp	r0, #0
 8002760:	d100      	bne.n	8002764 <__aeabi_dsub+0x5c>
 8002762:	e0c1      	b.n	80028e8 <__aeabi_dsub+0x1e0>
 8002764:	48be      	ldr	r0, [pc, #760]	; (8002a60 <__aeabi_dsub+0x358>)
 8002766:	4580      	cmp	r8, r0
 8002768:	d100      	bne.n	800276c <__aeabi_dsub+0x64>
 800276a:	e151      	b.n	8002a10 <__aeabi_dsub+0x308>
 800276c:	2080      	movs	r0, #128	; 0x80
 800276e:	0400      	lsls	r0, r0, #16
 8002770:	4301      	orrs	r1, r0
 8002772:	2a38      	cmp	r2, #56	; 0x38
 8002774:	dd00      	ble.n	8002778 <__aeabi_dsub+0x70>
 8002776:	e17b      	b.n	8002a70 <__aeabi_dsub+0x368>
 8002778:	2a1f      	cmp	r2, #31
 800277a:	dd00      	ble.n	800277e <__aeabi_dsub+0x76>
 800277c:	e1ee      	b.n	8002b5c <__aeabi_dsub+0x454>
 800277e:	2020      	movs	r0, #32
 8002780:	003e      	movs	r6, r7
 8002782:	1a80      	subs	r0, r0, r2
 8002784:	000c      	movs	r4, r1
 8002786:	40d6      	lsrs	r6, r2
 8002788:	40d1      	lsrs	r1, r2
 800278a:	4087      	lsls	r7, r0
 800278c:	4662      	mov	r2, ip
 800278e:	4084      	lsls	r4, r0
 8002790:	1a52      	subs	r2, r2, r1
 8002792:	1e78      	subs	r0, r7, #1
 8002794:	4187      	sbcs	r7, r0
 8002796:	4694      	mov	ip, r2
 8002798:	4334      	orrs	r4, r6
 800279a:	4327      	orrs	r7, r4
 800279c:	1bdc      	subs	r4, r3, r7
 800279e:	42a3      	cmp	r3, r4
 80027a0:	419b      	sbcs	r3, r3
 80027a2:	4662      	mov	r2, ip
 80027a4:	425b      	negs	r3, r3
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	4699      	mov	r9, r3
 80027aa:	464b      	mov	r3, r9
 80027ac:	021b      	lsls	r3, r3, #8
 80027ae:	d400      	bmi.n	80027b2 <__aeabi_dsub+0xaa>
 80027b0:	e118      	b.n	80029e4 <__aeabi_dsub+0x2dc>
 80027b2:	464b      	mov	r3, r9
 80027b4:	0258      	lsls	r0, r3, #9
 80027b6:	0a43      	lsrs	r3, r0, #9
 80027b8:	4699      	mov	r9, r3
 80027ba:	464b      	mov	r3, r9
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d100      	bne.n	80027c2 <__aeabi_dsub+0xba>
 80027c0:	e137      	b.n	8002a32 <__aeabi_dsub+0x32a>
 80027c2:	4648      	mov	r0, r9
 80027c4:	f000 fcac 	bl	8003120 <__clzsi2>
 80027c8:	0001      	movs	r1, r0
 80027ca:	3908      	subs	r1, #8
 80027cc:	2320      	movs	r3, #32
 80027ce:	0022      	movs	r2, r4
 80027d0:	4648      	mov	r0, r9
 80027d2:	1a5b      	subs	r3, r3, r1
 80027d4:	40da      	lsrs	r2, r3
 80027d6:	4088      	lsls	r0, r1
 80027d8:	408c      	lsls	r4, r1
 80027da:	4643      	mov	r3, r8
 80027dc:	4310      	orrs	r0, r2
 80027de:	4588      	cmp	r8, r1
 80027e0:	dd00      	ble.n	80027e4 <__aeabi_dsub+0xdc>
 80027e2:	e136      	b.n	8002a52 <__aeabi_dsub+0x34a>
 80027e4:	1ac9      	subs	r1, r1, r3
 80027e6:	1c4b      	adds	r3, r1, #1
 80027e8:	2b1f      	cmp	r3, #31
 80027ea:	dd00      	ble.n	80027ee <__aeabi_dsub+0xe6>
 80027ec:	e0ea      	b.n	80029c4 <__aeabi_dsub+0x2bc>
 80027ee:	2220      	movs	r2, #32
 80027f0:	0026      	movs	r6, r4
 80027f2:	1ad2      	subs	r2, r2, r3
 80027f4:	0001      	movs	r1, r0
 80027f6:	4094      	lsls	r4, r2
 80027f8:	40de      	lsrs	r6, r3
 80027fa:	40d8      	lsrs	r0, r3
 80027fc:	2300      	movs	r3, #0
 80027fe:	4091      	lsls	r1, r2
 8002800:	1e62      	subs	r2, r4, #1
 8002802:	4194      	sbcs	r4, r2
 8002804:	4681      	mov	r9, r0
 8002806:	4698      	mov	r8, r3
 8002808:	4331      	orrs	r1, r6
 800280a:	430c      	orrs	r4, r1
 800280c:	0763      	lsls	r3, r4, #29
 800280e:	d009      	beq.n	8002824 <__aeabi_dsub+0x11c>
 8002810:	230f      	movs	r3, #15
 8002812:	4023      	ands	r3, r4
 8002814:	2b04      	cmp	r3, #4
 8002816:	d005      	beq.n	8002824 <__aeabi_dsub+0x11c>
 8002818:	1d23      	adds	r3, r4, #4
 800281a:	42a3      	cmp	r3, r4
 800281c:	41a4      	sbcs	r4, r4
 800281e:	4264      	negs	r4, r4
 8002820:	44a1      	add	r9, r4
 8002822:	001c      	movs	r4, r3
 8002824:	464b      	mov	r3, r9
 8002826:	021b      	lsls	r3, r3, #8
 8002828:	d400      	bmi.n	800282c <__aeabi_dsub+0x124>
 800282a:	e0de      	b.n	80029ea <__aeabi_dsub+0x2e2>
 800282c:	4641      	mov	r1, r8
 800282e:	4b8c      	ldr	r3, [pc, #560]	; (8002a60 <__aeabi_dsub+0x358>)
 8002830:	3101      	adds	r1, #1
 8002832:	4299      	cmp	r1, r3
 8002834:	d100      	bne.n	8002838 <__aeabi_dsub+0x130>
 8002836:	e0e7      	b.n	8002a08 <__aeabi_dsub+0x300>
 8002838:	464b      	mov	r3, r9
 800283a:	488a      	ldr	r0, [pc, #552]	; (8002a64 <__aeabi_dsub+0x35c>)
 800283c:	08e4      	lsrs	r4, r4, #3
 800283e:	4003      	ands	r3, r0
 8002840:	0018      	movs	r0, r3
 8002842:	0549      	lsls	r1, r1, #21
 8002844:	075b      	lsls	r3, r3, #29
 8002846:	0240      	lsls	r0, r0, #9
 8002848:	4323      	orrs	r3, r4
 800284a:	0d4a      	lsrs	r2, r1, #21
 800284c:	0b04      	lsrs	r4, r0, #12
 800284e:	0512      	lsls	r2, r2, #20
 8002850:	07ed      	lsls	r5, r5, #31
 8002852:	4322      	orrs	r2, r4
 8002854:	432a      	orrs	r2, r5
 8002856:	0018      	movs	r0, r3
 8002858:	0011      	movs	r1, r2
 800285a:	bcf0      	pop	{r4, r5, r6, r7}
 800285c:	46bb      	mov	fp, r7
 800285e:	46b2      	mov	sl, r6
 8002860:	46a9      	mov	r9, r5
 8002862:	46a0      	mov	r8, r4
 8002864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002866:	4642      	mov	r2, r8
 8002868:	1a12      	subs	r2, r2, r0
 800286a:	2a00      	cmp	r2, #0
 800286c:	dd52      	ble.n	8002914 <__aeabi_dsub+0x20c>
 800286e:	2800      	cmp	r0, #0
 8002870:	d100      	bne.n	8002874 <__aeabi_dsub+0x16c>
 8002872:	e09c      	b.n	80029ae <__aeabi_dsub+0x2a6>
 8002874:	45a0      	cmp	r8, r4
 8002876:	d100      	bne.n	800287a <__aeabi_dsub+0x172>
 8002878:	e0ca      	b.n	8002a10 <__aeabi_dsub+0x308>
 800287a:	2080      	movs	r0, #128	; 0x80
 800287c:	0400      	lsls	r0, r0, #16
 800287e:	4301      	orrs	r1, r0
 8002880:	2a38      	cmp	r2, #56	; 0x38
 8002882:	dd00      	ble.n	8002886 <__aeabi_dsub+0x17e>
 8002884:	e149      	b.n	8002b1a <__aeabi_dsub+0x412>
 8002886:	2a1f      	cmp	r2, #31
 8002888:	dc00      	bgt.n	800288c <__aeabi_dsub+0x184>
 800288a:	e197      	b.n	8002bbc <__aeabi_dsub+0x4b4>
 800288c:	0010      	movs	r0, r2
 800288e:	000e      	movs	r6, r1
 8002890:	3820      	subs	r0, #32
 8002892:	40c6      	lsrs	r6, r0
 8002894:	2a20      	cmp	r2, #32
 8002896:	d004      	beq.n	80028a2 <__aeabi_dsub+0x19a>
 8002898:	2040      	movs	r0, #64	; 0x40
 800289a:	1a82      	subs	r2, r0, r2
 800289c:	4091      	lsls	r1, r2
 800289e:	430f      	orrs	r7, r1
 80028a0:	46b9      	mov	r9, r7
 80028a2:	464c      	mov	r4, r9
 80028a4:	1e62      	subs	r2, r4, #1
 80028a6:	4194      	sbcs	r4, r2
 80028a8:	4334      	orrs	r4, r6
 80028aa:	e13a      	b.n	8002b22 <__aeabi_dsub+0x41a>
 80028ac:	000a      	movs	r2, r1
 80028ae:	433a      	orrs	r2, r7
 80028b0:	d028      	beq.n	8002904 <__aeabi_dsub+0x1fc>
 80028b2:	46b3      	mov	fp, r6
 80028b4:	42b5      	cmp	r5, r6
 80028b6:	d02b      	beq.n	8002910 <__aeabi_dsub+0x208>
 80028b8:	4a6b      	ldr	r2, [pc, #428]	; (8002a68 <__aeabi_dsub+0x360>)
 80028ba:	4442      	add	r2, r8
 80028bc:	2a00      	cmp	r2, #0
 80028be:	d05d      	beq.n	800297c <__aeabi_dsub+0x274>
 80028c0:	4642      	mov	r2, r8
 80028c2:	4644      	mov	r4, r8
 80028c4:	1a82      	subs	r2, r0, r2
 80028c6:	2c00      	cmp	r4, #0
 80028c8:	d000      	beq.n	80028cc <__aeabi_dsub+0x1c4>
 80028ca:	e0f5      	b.n	8002ab8 <__aeabi_dsub+0x3b0>
 80028cc:	4665      	mov	r5, ip
 80028ce:	431d      	orrs	r5, r3
 80028d0:	d100      	bne.n	80028d4 <__aeabi_dsub+0x1cc>
 80028d2:	e19c      	b.n	8002c0e <__aeabi_dsub+0x506>
 80028d4:	1e55      	subs	r5, r2, #1
 80028d6:	2a01      	cmp	r2, #1
 80028d8:	d100      	bne.n	80028dc <__aeabi_dsub+0x1d4>
 80028da:	e1fb      	b.n	8002cd4 <__aeabi_dsub+0x5cc>
 80028dc:	4c60      	ldr	r4, [pc, #384]	; (8002a60 <__aeabi_dsub+0x358>)
 80028de:	42a2      	cmp	r2, r4
 80028e0:	d100      	bne.n	80028e4 <__aeabi_dsub+0x1dc>
 80028e2:	e1bd      	b.n	8002c60 <__aeabi_dsub+0x558>
 80028e4:	002a      	movs	r2, r5
 80028e6:	e0f0      	b.n	8002aca <__aeabi_dsub+0x3c2>
 80028e8:	0008      	movs	r0, r1
 80028ea:	4338      	orrs	r0, r7
 80028ec:	d100      	bne.n	80028f0 <__aeabi_dsub+0x1e8>
 80028ee:	e0c3      	b.n	8002a78 <__aeabi_dsub+0x370>
 80028f0:	1e50      	subs	r0, r2, #1
 80028f2:	2a01      	cmp	r2, #1
 80028f4:	d100      	bne.n	80028f8 <__aeabi_dsub+0x1f0>
 80028f6:	e1a8      	b.n	8002c4a <__aeabi_dsub+0x542>
 80028f8:	4c59      	ldr	r4, [pc, #356]	; (8002a60 <__aeabi_dsub+0x358>)
 80028fa:	42a2      	cmp	r2, r4
 80028fc:	d100      	bne.n	8002900 <__aeabi_dsub+0x1f8>
 80028fe:	e087      	b.n	8002a10 <__aeabi_dsub+0x308>
 8002900:	0002      	movs	r2, r0
 8002902:	e736      	b.n	8002772 <__aeabi_dsub+0x6a>
 8002904:	2201      	movs	r2, #1
 8002906:	4056      	eors	r6, r2
 8002908:	46b3      	mov	fp, r6
 800290a:	42b5      	cmp	r5, r6
 800290c:	d000      	beq.n	8002910 <__aeabi_dsub+0x208>
 800290e:	e721      	b.n	8002754 <__aeabi_dsub+0x4c>
 8002910:	4a55      	ldr	r2, [pc, #340]	; (8002a68 <__aeabi_dsub+0x360>)
 8002912:	4442      	add	r2, r8
 8002914:	2a00      	cmp	r2, #0
 8002916:	d100      	bne.n	800291a <__aeabi_dsub+0x212>
 8002918:	e0b5      	b.n	8002a86 <__aeabi_dsub+0x37e>
 800291a:	4642      	mov	r2, r8
 800291c:	4644      	mov	r4, r8
 800291e:	1a82      	subs	r2, r0, r2
 8002920:	2c00      	cmp	r4, #0
 8002922:	d100      	bne.n	8002926 <__aeabi_dsub+0x21e>
 8002924:	e138      	b.n	8002b98 <__aeabi_dsub+0x490>
 8002926:	4e4e      	ldr	r6, [pc, #312]	; (8002a60 <__aeabi_dsub+0x358>)
 8002928:	42b0      	cmp	r0, r6
 800292a:	d100      	bne.n	800292e <__aeabi_dsub+0x226>
 800292c:	e1de      	b.n	8002cec <__aeabi_dsub+0x5e4>
 800292e:	2680      	movs	r6, #128	; 0x80
 8002930:	4664      	mov	r4, ip
 8002932:	0436      	lsls	r6, r6, #16
 8002934:	4334      	orrs	r4, r6
 8002936:	46a4      	mov	ip, r4
 8002938:	2a38      	cmp	r2, #56	; 0x38
 800293a:	dd00      	ble.n	800293e <__aeabi_dsub+0x236>
 800293c:	e196      	b.n	8002c6c <__aeabi_dsub+0x564>
 800293e:	2a1f      	cmp	r2, #31
 8002940:	dd00      	ble.n	8002944 <__aeabi_dsub+0x23c>
 8002942:	e224      	b.n	8002d8e <__aeabi_dsub+0x686>
 8002944:	2620      	movs	r6, #32
 8002946:	1ab4      	subs	r4, r6, r2
 8002948:	46a2      	mov	sl, r4
 800294a:	4664      	mov	r4, ip
 800294c:	4656      	mov	r6, sl
 800294e:	40b4      	lsls	r4, r6
 8002950:	46a1      	mov	r9, r4
 8002952:	001c      	movs	r4, r3
 8002954:	464e      	mov	r6, r9
 8002956:	40d4      	lsrs	r4, r2
 8002958:	4326      	orrs	r6, r4
 800295a:	0034      	movs	r4, r6
 800295c:	4656      	mov	r6, sl
 800295e:	40b3      	lsls	r3, r6
 8002960:	1e5e      	subs	r6, r3, #1
 8002962:	41b3      	sbcs	r3, r6
 8002964:	431c      	orrs	r4, r3
 8002966:	4663      	mov	r3, ip
 8002968:	40d3      	lsrs	r3, r2
 800296a:	18c9      	adds	r1, r1, r3
 800296c:	19e4      	adds	r4, r4, r7
 800296e:	42bc      	cmp	r4, r7
 8002970:	41bf      	sbcs	r7, r7
 8002972:	427f      	negs	r7, r7
 8002974:	46b9      	mov	r9, r7
 8002976:	4680      	mov	r8, r0
 8002978:	4489      	add	r9, r1
 800297a:	e0d8      	b.n	8002b2e <__aeabi_dsub+0x426>
 800297c:	4640      	mov	r0, r8
 800297e:	4c3b      	ldr	r4, [pc, #236]	; (8002a6c <__aeabi_dsub+0x364>)
 8002980:	3001      	adds	r0, #1
 8002982:	4220      	tst	r0, r4
 8002984:	d000      	beq.n	8002988 <__aeabi_dsub+0x280>
 8002986:	e0b4      	b.n	8002af2 <__aeabi_dsub+0x3ea>
 8002988:	4640      	mov	r0, r8
 800298a:	2800      	cmp	r0, #0
 800298c:	d000      	beq.n	8002990 <__aeabi_dsub+0x288>
 800298e:	e144      	b.n	8002c1a <__aeabi_dsub+0x512>
 8002990:	4660      	mov	r0, ip
 8002992:	4318      	orrs	r0, r3
 8002994:	d100      	bne.n	8002998 <__aeabi_dsub+0x290>
 8002996:	e190      	b.n	8002cba <__aeabi_dsub+0x5b2>
 8002998:	0008      	movs	r0, r1
 800299a:	4338      	orrs	r0, r7
 800299c:	d000      	beq.n	80029a0 <__aeabi_dsub+0x298>
 800299e:	e1aa      	b.n	8002cf6 <__aeabi_dsub+0x5ee>
 80029a0:	4661      	mov	r1, ip
 80029a2:	08db      	lsrs	r3, r3, #3
 80029a4:	0749      	lsls	r1, r1, #29
 80029a6:	430b      	orrs	r3, r1
 80029a8:	4661      	mov	r1, ip
 80029aa:	08cc      	lsrs	r4, r1, #3
 80029ac:	e027      	b.n	80029fe <__aeabi_dsub+0x2f6>
 80029ae:	0008      	movs	r0, r1
 80029b0:	4338      	orrs	r0, r7
 80029b2:	d061      	beq.n	8002a78 <__aeabi_dsub+0x370>
 80029b4:	1e50      	subs	r0, r2, #1
 80029b6:	2a01      	cmp	r2, #1
 80029b8:	d100      	bne.n	80029bc <__aeabi_dsub+0x2b4>
 80029ba:	e139      	b.n	8002c30 <__aeabi_dsub+0x528>
 80029bc:	42a2      	cmp	r2, r4
 80029be:	d027      	beq.n	8002a10 <__aeabi_dsub+0x308>
 80029c0:	0002      	movs	r2, r0
 80029c2:	e75d      	b.n	8002880 <__aeabi_dsub+0x178>
 80029c4:	0002      	movs	r2, r0
 80029c6:	391f      	subs	r1, #31
 80029c8:	40ca      	lsrs	r2, r1
 80029ca:	0011      	movs	r1, r2
 80029cc:	2b20      	cmp	r3, #32
 80029ce:	d003      	beq.n	80029d8 <__aeabi_dsub+0x2d0>
 80029d0:	2240      	movs	r2, #64	; 0x40
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	4098      	lsls	r0, r3
 80029d6:	4304      	orrs	r4, r0
 80029d8:	1e63      	subs	r3, r4, #1
 80029da:	419c      	sbcs	r4, r3
 80029dc:	2300      	movs	r3, #0
 80029de:	4699      	mov	r9, r3
 80029e0:	4698      	mov	r8, r3
 80029e2:	430c      	orrs	r4, r1
 80029e4:	0763      	lsls	r3, r4, #29
 80029e6:	d000      	beq.n	80029ea <__aeabi_dsub+0x2e2>
 80029e8:	e712      	b.n	8002810 <__aeabi_dsub+0x108>
 80029ea:	464b      	mov	r3, r9
 80029ec:	464a      	mov	r2, r9
 80029ee:	08e4      	lsrs	r4, r4, #3
 80029f0:	075b      	lsls	r3, r3, #29
 80029f2:	4323      	orrs	r3, r4
 80029f4:	08d4      	lsrs	r4, r2, #3
 80029f6:	4642      	mov	r2, r8
 80029f8:	4919      	ldr	r1, [pc, #100]	; (8002a60 <__aeabi_dsub+0x358>)
 80029fa:	428a      	cmp	r2, r1
 80029fc:	d00e      	beq.n	8002a1c <__aeabi_dsub+0x314>
 80029fe:	0324      	lsls	r4, r4, #12
 8002a00:	0552      	lsls	r2, r2, #21
 8002a02:	0b24      	lsrs	r4, r4, #12
 8002a04:	0d52      	lsrs	r2, r2, #21
 8002a06:	e722      	b.n	800284e <__aeabi_dsub+0x146>
 8002a08:	000a      	movs	r2, r1
 8002a0a:	2400      	movs	r4, #0
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	e71e      	b.n	800284e <__aeabi_dsub+0x146>
 8002a10:	08db      	lsrs	r3, r3, #3
 8002a12:	4662      	mov	r2, ip
 8002a14:	0752      	lsls	r2, r2, #29
 8002a16:	4313      	orrs	r3, r2
 8002a18:	4662      	mov	r2, ip
 8002a1a:	08d4      	lsrs	r4, r2, #3
 8002a1c:	001a      	movs	r2, r3
 8002a1e:	4322      	orrs	r2, r4
 8002a20:	d100      	bne.n	8002a24 <__aeabi_dsub+0x31c>
 8002a22:	e1fc      	b.n	8002e1e <__aeabi_dsub+0x716>
 8002a24:	2280      	movs	r2, #128	; 0x80
 8002a26:	0312      	lsls	r2, r2, #12
 8002a28:	4314      	orrs	r4, r2
 8002a2a:	0324      	lsls	r4, r4, #12
 8002a2c:	4a0c      	ldr	r2, [pc, #48]	; (8002a60 <__aeabi_dsub+0x358>)
 8002a2e:	0b24      	lsrs	r4, r4, #12
 8002a30:	e70d      	b.n	800284e <__aeabi_dsub+0x146>
 8002a32:	0020      	movs	r0, r4
 8002a34:	f000 fb74 	bl	8003120 <__clzsi2>
 8002a38:	0001      	movs	r1, r0
 8002a3a:	3118      	adds	r1, #24
 8002a3c:	291f      	cmp	r1, #31
 8002a3e:	dc00      	bgt.n	8002a42 <__aeabi_dsub+0x33a>
 8002a40:	e6c4      	b.n	80027cc <__aeabi_dsub+0xc4>
 8002a42:	3808      	subs	r0, #8
 8002a44:	4084      	lsls	r4, r0
 8002a46:	4643      	mov	r3, r8
 8002a48:	0020      	movs	r0, r4
 8002a4a:	2400      	movs	r4, #0
 8002a4c:	4588      	cmp	r8, r1
 8002a4e:	dc00      	bgt.n	8002a52 <__aeabi_dsub+0x34a>
 8002a50:	e6c8      	b.n	80027e4 <__aeabi_dsub+0xdc>
 8002a52:	4a04      	ldr	r2, [pc, #16]	; (8002a64 <__aeabi_dsub+0x35c>)
 8002a54:	1a5b      	subs	r3, r3, r1
 8002a56:	4010      	ands	r0, r2
 8002a58:	4698      	mov	r8, r3
 8002a5a:	4681      	mov	r9, r0
 8002a5c:	e6d6      	b.n	800280c <__aeabi_dsub+0x104>
 8002a5e:	46c0      	nop			; (mov r8, r8)
 8002a60:	000007ff 	.word	0x000007ff
 8002a64:	ff7fffff 	.word	0xff7fffff
 8002a68:	fffff801 	.word	0xfffff801
 8002a6c:	000007fe 	.word	0x000007fe
 8002a70:	430f      	orrs	r7, r1
 8002a72:	1e7a      	subs	r2, r7, #1
 8002a74:	4197      	sbcs	r7, r2
 8002a76:	e691      	b.n	800279c <__aeabi_dsub+0x94>
 8002a78:	4661      	mov	r1, ip
 8002a7a:	08db      	lsrs	r3, r3, #3
 8002a7c:	0749      	lsls	r1, r1, #29
 8002a7e:	430b      	orrs	r3, r1
 8002a80:	4661      	mov	r1, ip
 8002a82:	08cc      	lsrs	r4, r1, #3
 8002a84:	e7b8      	b.n	80029f8 <__aeabi_dsub+0x2f0>
 8002a86:	4640      	mov	r0, r8
 8002a88:	4cd3      	ldr	r4, [pc, #844]	; (8002dd8 <__aeabi_dsub+0x6d0>)
 8002a8a:	3001      	adds	r0, #1
 8002a8c:	4220      	tst	r0, r4
 8002a8e:	d000      	beq.n	8002a92 <__aeabi_dsub+0x38a>
 8002a90:	e0a2      	b.n	8002bd8 <__aeabi_dsub+0x4d0>
 8002a92:	4640      	mov	r0, r8
 8002a94:	2800      	cmp	r0, #0
 8002a96:	d000      	beq.n	8002a9a <__aeabi_dsub+0x392>
 8002a98:	e101      	b.n	8002c9e <__aeabi_dsub+0x596>
 8002a9a:	4660      	mov	r0, ip
 8002a9c:	4318      	orrs	r0, r3
 8002a9e:	d100      	bne.n	8002aa2 <__aeabi_dsub+0x39a>
 8002aa0:	e15e      	b.n	8002d60 <__aeabi_dsub+0x658>
 8002aa2:	0008      	movs	r0, r1
 8002aa4:	4338      	orrs	r0, r7
 8002aa6:	d000      	beq.n	8002aaa <__aeabi_dsub+0x3a2>
 8002aa8:	e15f      	b.n	8002d6a <__aeabi_dsub+0x662>
 8002aaa:	4661      	mov	r1, ip
 8002aac:	08db      	lsrs	r3, r3, #3
 8002aae:	0749      	lsls	r1, r1, #29
 8002ab0:	430b      	orrs	r3, r1
 8002ab2:	4661      	mov	r1, ip
 8002ab4:	08cc      	lsrs	r4, r1, #3
 8002ab6:	e7a2      	b.n	80029fe <__aeabi_dsub+0x2f6>
 8002ab8:	4dc8      	ldr	r5, [pc, #800]	; (8002ddc <__aeabi_dsub+0x6d4>)
 8002aba:	42a8      	cmp	r0, r5
 8002abc:	d100      	bne.n	8002ac0 <__aeabi_dsub+0x3b8>
 8002abe:	e0cf      	b.n	8002c60 <__aeabi_dsub+0x558>
 8002ac0:	2580      	movs	r5, #128	; 0x80
 8002ac2:	4664      	mov	r4, ip
 8002ac4:	042d      	lsls	r5, r5, #16
 8002ac6:	432c      	orrs	r4, r5
 8002ac8:	46a4      	mov	ip, r4
 8002aca:	2a38      	cmp	r2, #56	; 0x38
 8002acc:	dc56      	bgt.n	8002b7c <__aeabi_dsub+0x474>
 8002ace:	2a1f      	cmp	r2, #31
 8002ad0:	dd00      	ble.n	8002ad4 <__aeabi_dsub+0x3cc>
 8002ad2:	e0d1      	b.n	8002c78 <__aeabi_dsub+0x570>
 8002ad4:	2520      	movs	r5, #32
 8002ad6:	001e      	movs	r6, r3
 8002ad8:	1aad      	subs	r5, r5, r2
 8002ada:	4664      	mov	r4, ip
 8002adc:	40ab      	lsls	r3, r5
 8002ade:	40ac      	lsls	r4, r5
 8002ae0:	40d6      	lsrs	r6, r2
 8002ae2:	1e5d      	subs	r5, r3, #1
 8002ae4:	41ab      	sbcs	r3, r5
 8002ae6:	4334      	orrs	r4, r6
 8002ae8:	4323      	orrs	r3, r4
 8002aea:	4664      	mov	r4, ip
 8002aec:	40d4      	lsrs	r4, r2
 8002aee:	1b09      	subs	r1, r1, r4
 8002af0:	e049      	b.n	8002b86 <__aeabi_dsub+0x47e>
 8002af2:	4660      	mov	r0, ip
 8002af4:	1bdc      	subs	r4, r3, r7
 8002af6:	1a46      	subs	r6, r0, r1
 8002af8:	42a3      	cmp	r3, r4
 8002afa:	4180      	sbcs	r0, r0
 8002afc:	4240      	negs	r0, r0
 8002afe:	4681      	mov	r9, r0
 8002b00:	0030      	movs	r0, r6
 8002b02:	464e      	mov	r6, r9
 8002b04:	1b80      	subs	r0, r0, r6
 8002b06:	4681      	mov	r9, r0
 8002b08:	0200      	lsls	r0, r0, #8
 8002b0a:	d476      	bmi.n	8002bfa <__aeabi_dsub+0x4f2>
 8002b0c:	464b      	mov	r3, r9
 8002b0e:	4323      	orrs	r3, r4
 8002b10:	d000      	beq.n	8002b14 <__aeabi_dsub+0x40c>
 8002b12:	e652      	b.n	80027ba <__aeabi_dsub+0xb2>
 8002b14:	2400      	movs	r4, #0
 8002b16:	2500      	movs	r5, #0
 8002b18:	e771      	b.n	80029fe <__aeabi_dsub+0x2f6>
 8002b1a:	4339      	orrs	r1, r7
 8002b1c:	000c      	movs	r4, r1
 8002b1e:	1e62      	subs	r2, r4, #1
 8002b20:	4194      	sbcs	r4, r2
 8002b22:	18e4      	adds	r4, r4, r3
 8002b24:	429c      	cmp	r4, r3
 8002b26:	419b      	sbcs	r3, r3
 8002b28:	425b      	negs	r3, r3
 8002b2a:	4463      	add	r3, ip
 8002b2c:	4699      	mov	r9, r3
 8002b2e:	464b      	mov	r3, r9
 8002b30:	021b      	lsls	r3, r3, #8
 8002b32:	d400      	bmi.n	8002b36 <__aeabi_dsub+0x42e>
 8002b34:	e756      	b.n	80029e4 <__aeabi_dsub+0x2dc>
 8002b36:	2301      	movs	r3, #1
 8002b38:	469c      	mov	ip, r3
 8002b3a:	4ba8      	ldr	r3, [pc, #672]	; (8002ddc <__aeabi_dsub+0x6d4>)
 8002b3c:	44e0      	add	r8, ip
 8002b3e:	4598      	cmp	r8, r3
 8002b40:	d038      	beq.n	8002bb4 <__aeabi_dsub+0x4ac>
 8002b42:	464b      	mov	r3, r9
 8002b44:	48a6      	ldr	r0, [pc, #664]	; (8002de0 <__aeabi_dsub+0x6d8>)
 8002b46:	2201      	movs	r2, #1
 8002b48:	4003      	ands	r3, r0
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	0863      	lsrs	r3, r4, #1
 8002b4e:	4014      	ands	r4, r2
 8002b50:	431c      	orrs	r4, r3
 8002b52:	07c3      	lsls	r3, r0, #31
 8002b54:	431c      	orrs	r4, r3
 8002b56:	0843      	lsrs	r3, r0, #1
 8002b58:	4699      	mov	r9, r3
 8002b5a:	e657      	b.n	800280c <__aeabi_dsub+0x104>
 8002b5c:	0010      	movs	r0, r2
 8002b5e:	000e      	movs	r6, r1
 8002b60:	3820      	subs	r0, #32
 8002b62:	40c6      	lsrs	r6, r0
 8002b64:	2a20      	cmp	r2, #32
 8002b66:	d004      	beq.n	8002b72 <__aeabi_dsub+0x46a>
 8002b68:	2040      	movs	r0, #64	; 0x40
 8002b6a:	1a82      	subs	r2, r0, r2
 8002b6c:	4091      	lsls	r1, r2
 8002b6e:	430f      	orrs	r7, r1
 8002b70:	46b9      	mov	r9, r7
 8002b72:	464f      	mov	r7, r9
 8002b74:	1e7a      	subs	r2, r7, #1
 8002b76:	4197      	sbcs	r7, r2
 8002b78:	4337      	orrs	r7, r6
 8002b7a:	e60f      	b.n	800279c <__aeabi_dsub+0x94>
 8002b7c:	4662      	mov	r2, ip
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	0013      	movs	r3, r2
 8002b82:	1e5a      	subs	r2, r3, #1
 8002b84:	4193      	sbcs	r3, r2
 8002b86:	1afc      	subs	r4, r7, r3
 8002b88:	42a7      	cmp	r7, r4
 8002b8a:	41bf      	sbcs	r7, r7
 8002b8c:	427f      	negs	r7, r7
 8002b8e:	1bcb      	subs	r3, r1, r7
 8002b90:	4699      	mov	r9, r3
 8002b92:	465d      	mov	r5, fp
 8002b94:	4680      	mov	r8, r0
 8002b96:	e608      	b.n	80027aa <__aeabi_dsub+0xa2>
 8002b98:	4666      	mov	r6, ip
 8002b9a:	431e      	orrs	r6, r3
 8002b9c:	d100      	bne.n	8002ba0 <__aeabi_dsub+0x498>
 8002b9e:	e0be      	b.n	8002d1e <__aeabi_dsub+0x616>
 8002ba0:	1e56      	subs	r6, r2, #1
 8002ba2:	2a01      	cmp	r2, #1
 8002ba4:	d100      	bne.n	8002ba8 <__aeabi_dsub+0x4a0>
 8002ba6:	e109      	b.n	8002dbc <__aeabi_dsub+0x6b4>
 8002ba8:	4c8c      	ldr	r4, [pc, #560]	; (8002ddc <__aeabi_dsub+0x6d4>)
 8002baa:	42a2      	cmp	r2, r4
 8002bac:	d100      	bne.n	8002bb0 <__aeabi_dsub+0x4a8>
 8002bae:	e119      	b.n	8002de4 <__aeabi_dsub+0x6dc>
 8002bb0:	0032      	movs	r2, r6
 8002bb2:	e6c1      	b.n	8002938 <__aeabi_dsub+0x230>
 8002bb4:	4642      	mov	r2, r8
 8002bb6:	2400      	movs	r4, #0
 8002bb8:	2300      	movs	r3, #0
 8002bba:	e648      	b.n	800284e <__aeabi_dsub+0x146>
 8002bbc:	2020      	movs	r0, #32
 8002bbe:	000c      	movs	r4, r1
 8002bc0:	1a80      	subs	r0, r0, r2
 8002bc2:	003e      	movs	r6, r7
 8002bc4:	4087      	lsls	r7, r0
 8002bc6:	4084      	lsls	r4, r0
 8002bc8:	40d6      	lsrs	r6, r2
 8002bca:	1e78      	subs	r0, r7, #1
 8002bcc:	4187      	sbcs	r7, r0
 8002bce:	40d1      	lsrs	r1, r2
 8002bd0:	4334      	orrs	r4, r6
 8002bd2:	433c      	orrs	r4, r7
 8002bd4:	448c      	add	ip, r1
 8002bd6:	e7a4      	b.n	8002b22 <__aeabi_dsub+0x41a>
 8002bd8:	4a80      	ldr	r2, [pc, #512]	; (8002ddc <__aeabi_dsub+0x6d4>)
 8002bda:	4290      	cmp	r0, r2
 8002bdc:	d100      	bne.n	8002be0 <__aeabi_dsub+0x4d8>
 8002bde:	e0e9      	b.n	8002db4 <__aeabi_dsub+0x6ac>
 8002be0:	19df      	adds	r7, r3, r7
 8002be2:	429f      	cmp	r7, r3
 8002be4:	419b      	sbcs	r3, r3
 8002be6:	4461      	add	r1, ip
 8002be8:	425b      	negs	r3, r3
 8002bea:	18c9      	adds	r1, r1, r3
 8002bec:	07cc      	lsls	r4, r1, #31
 8002bee:	087f      	lsrs	r7, r7, #1
 8002bf0:	084b      	lsrs	r3, r1, #1
 8002bf2:	4699      	mov	r9, r3
 8002bf4:	4680      	mov	r8, r0
 8002bf6:	433c      	orrs	r4, r7
 8002bf8:	e6f4      	b.n	80029e4 <__aeabi_dsub+0x2dc>
 8002bfa:	1afc      	subs	r4, r7, r3
 8002bfc:	42a7      	cmp	r7, r4
 8002bfe:	41bf      	sbcs	r7, r7
 8002c00:	4663      	mov	r3, ip
 8002c02:	427f      	negs	r7, r7
 8002c04:	1ac9      	subs	r1, r1, r3
 8002c06:	1bcb      	subs	r3, r1, r7
 8002c08:	4699      	mov	r9, r3
 8002c0a:	465d      	mov	r5, fp
 8002c0c:	e5d5      	b.n	80027ba <__aeabi_dsub+0xb2>
 8002c0e:	08ff      	lsrs	r7, r7, #3
 8002c10:	074b      	lsls	r3, r1, #29
 8002c12:	465d      	mov	r5, fp
 8002c14:	433b      	orrs	r3, r7
 8002c16:	08cc      	lsrs	r4, r1, #3
 8002c18:	e6ee      	b.n	80029f8 <__aeabi_dsub+0x2f0>
 8002c1a:	4662      	mov	r2, ip
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	d000      	beq.n	8002c22 <__aeabi_dsub+0x51a>
 8002c20:	e082      	b.n	8002d28 <__aeabi_dsub+0x620>
 8002c22:	000b      	movs	r3, r1
 8002c24:	433b      	orrs	r3, r7
 8002c26:	d11b      	bne.n	8002c60 <__aeabi_dsub+0x558>
 8002c28:	2480      	movs	r4, #128	; 0x80
 8002c2a:	2500      	movs	r5, #0
 8002c2c:	0324      	lsls	r4, r4, #12
 8002c2e:	e6f9      	b.n	8002a24 <__aeabi_dsub+0x31c>
 8002c30:	19dc      	adds	r4, r3, r7
 8002c32:	429c      	cmp	r4, r3
 8002c34:	419b      	sbcs	r3, r3
 8002c36:	4461      	add	r1, ip
 8002c38:	4689      	mov	r9, r1
 8002c3a:	425b      	negs	r3, r3
 8002c3c:	4499      	add	r9, r3
 8002c3e:	464b      	mov	r3, r9
 8002c40:	021b      	lsls	r3, r3, #8
 8002c42:	d444      	bmi.n	8002cce <__aeabi_dsub+0x5c6>
 8002c44:	2301      	movs	r3, #1
 8002c46:	4698      	mov	r8, r3
 8002c48:	e6cc      	b.n	80029e4 <__aeabi_dsub+0x2dc>
 8002c4a:	1bdc      	subs	r4, r3, r7
 8002c4c:	4662      	mov	r2, ip
 8002c4e:	42a3      	cmp	r3, r4
 8002c50:	419b      	sbcs	r3, r3
 8002c52:	1a51      	subs	r1, r2, r1
 8002c54:	425b      	negs	r3, r3
 8002c56:	1acb      	subs	r3, r1, r3
 8002c58:	4699      	mov	r9, r3
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	4698      	mov	r8, r3
 8002c5e:	e5a4      	b.n	80027aa <__aeabi_dsub+0xa2>
 8002c60:	08ff      	lsrs	r7, r7, #3
 8002c62:	074b      	lsls	r3, r1, #29
 8002c64:	465d      	mov	r5, fp
 8002c66:	433b      	orrs	r3, r7
 8002c68:	08cc      	lsrs	r4, r1, #3
 8002c6a:	e6d7      	b.n	8002a1c <__aeabi_dsub+0x314>
 8002c6c:	4662      	mov	r2, ip
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	0014      	movs	r4, r2
 8002c72:	1e63      	subs	r3, r4, #1
 8002c74:	419c      	sbcs	r4, r3
 8002c76:	e679      	b.n	800296c <__aeabi_dsub+0x264>
 8002c78:	0015      	movs	r5, r2
 8002c7a:	4664      	mov	r4, ip
 8002c7c:	3d20      	subs	r5, #32
 8002c7e:	40ec      	lsrs	r4, r5
 8002c80:	46a0      	mov	r8, r4
 8002c82:	2a20      	cmp	r2, #32
 8002c84:	d005      	beq.n	8002c92 <__aeabi_dsub+0x58a>
 8002c86:	2540      	movs	r5, #64	; 0x40
 8002c88:	4664      	mov	r4, ip
 8002c8a:	1aaa      	subs	r2, r5, r2
 8002c8c:	4094      	lsls	r4, r2
 8002c8e:	4323      	orrs	r3, r4
 8002c90:	469a      	mov	sl, r3
 8002c92:	4654      	mov	r4, sl
 8002c94:	1e63      	subs	r3, r4, #1
 8002c96:	419c      	sbcs	r4, r3
 8002c98:	4643      	mov	r3, r8
 8002c9a:	4323      	orrs	r3, r4
 8002c9c:	e773      	b.n	8002b86 <__aeabi_dsub+0x47e>
 8002c9e:	4662      	mov	r2, ip
 8002ca0:	431a      	orrs	r2, r3
 8002ca2:	d023      	beq.n	8002cec <__aeabi_dsub+0x5e4>
 8002ca4:	000a      	movs	r2, r1
 8002ca6:	433a      	orrs	r2, r7
 8002ca8:	d000      	beq.n	8002cac <__aeabi_dsub+0x5a4>
 8002caa:	e0a0      	b.n	8002dee <__aeabi_dsub+0x6e6>
 8002cac:	4662      	mov	r2, ip
 8002cae:	08db      	lsrs	r3, r3, #3
 8002cb0:	0752      	lsls	r2, r2, #29
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	4662      	mov	r2, ip
 8002cb6:	08d4      	lsrs	r4, r2, #3
 8002cb8:	e6b0      	b.n	8002a1c <__aeabi_dsub+0x314>
 8002cba:	000b      	movs	r3, r1
 8002cbc:	433b      	orrs	r3, r7
 8002cbe:	d100      	bne.n	8002cc2 <__aeabi_dsub+0x5ba>
 8002cc0:	e728      	b.n	8002b14 <__aeabi_dsub+0x40c>
 8002cc2:	08ff      	lsrs	r7, r7, #3
 8002cc4:	074b      	lsls	r3, r1, #29
 8002cc6:	465d      	mov	r5, fp
 8002cc8:	433b      	orrs	r3, r7
 8002cca:	08cc      	lsrs	r4, r1, #3
 8002ccc:	e697      	b.n	80029fe <__aeabi_dsub+0x2f6>
 8002cce:	2302      	movs	r3, #2
 8002cd0:	4698      	mov	r8, r3
 8002cd2:	e736      	b.n	8002b42 <__aeabi_dsub+0x43a>
 8002cd4:	1afc      	subs	r4, r7, r3
 8002cd6:	42a7      	cmp	r7, r4
 8002cd8:	41bf      	sbcs	r7, r7
 8002cda:	4663      	mov	r3, ip
 8002cdc:	427f      	negs	r7, r7
 8002cde:	1ac9      	subs	r1, r1, r3
 8002ce0:	1bcb      	subs	r3, r1, r7
 8002ce2:	4699      	mov	r9, r3
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	465d      	mov	r5, fp
 8002ce8:	4698      	mov	r8, r3
 8002cea:	e55e      	b.n	80027aa <__aeabi_dsub+0xa2>
 8002cec:	074b      	lsls	r3, r1, #29
 8002cee:	08ff      	lsrs	r7, r7, #3
 8002cf0:	433b      	orrs	r3, r7
 8002cf2:	08cc      	lsrs	r4, r1, #3
 8002cf4:	e692      	b.n	8002a1c <__aeabi_dsub+0x314>
 8002cf6:	1bdc      	subs	r4, r3, r7
 8002cf8:	4660      	mov	r0, ip
 8002cfa:	42a3      	cmp	r3, r4
 8002cfc:	41b6      	sbcs	r6, r6
 8002cfe:	1a40      	subs	r0, r0, r1
 8002d00:	4276      	negs	r6, r6
 8002d02:	1b80      	subs	r0, r0, r6
 8002d04:	4681      	mov	r9, r0
 8002d06:	0200      	lsls	r0, r0, #8
 8002d08:	d560      	bpl.n	8002dcc <__aeabi_dsub+0x6c4>
 8002d0a:	1afc      	subs	r4, r7, r3
 8002d0c:	42a7      	cmp	r7, r4
 8002d0e:	41bf      	sbcs	r7, r7
 8002d10:	4663      	mov	r3, ip
 8002d12:	427f      	negs	r7, r7
 8002d14:	1ac9      	subs	r1, r1, r3
 8002d16:	1bcb      	subs	r3, r1, r7
 8002d18:	4699      	mov	r9, r3
 8002d1a:	465d      	mov	r5, fp
 8002d1c:	e576      	b.n	800280c <__aeabi_dsub+0x104>
 8002d1e:	08ff      	lsrs	r7, r7, #3
 8002d20:	074b      	lsls	r3, r1, #29
 8002d22:	433b      	orrs	r3, r7
 8002d24:	08cc      	lsrs	r4, r1, #3
 8002d26:	e667      	b.n	80029f8 <__aeabi_dsub+0x2f0>
 8002d28:	000a      	movs	r2, r1
 8002d2a:	08db      	lsrs	r3, r3, #3
 8002d2c:	433a      	orrs	r2, r7
 8002d2e:	d100      	bne.n	8002d32 <__aeabi_dsub+0x62a>
 8002d30:	e66f      	b.n	8002a12 <__aeabi_dsub+0x30a>
 8002d32:	4662      	mov	r2, ip
 8002d34:	0752      	lsls	r2, r2, #29
 8002d36:	4313      	orrs	r3, r2
 8002d38:	4662      	mov	r2, ip
 8002d3a:	08d4      	lsrs	r4, r2, #3
 8002d3c:	2280      	movs	r2, #128	; 0x80
 8002d3e:	0312      	lsls	r2, r2, #12
 8002d40:	4214      	tst	r4, r2
 8002d42:	d007      	beq.n	8002d54 <__aeabi_dsub+0x64c>
 8002d44:	08c8      	lsrs	r0, r1, #3
 8002d46:	4210      	tst	r0, r2
 8002d48:	d104      	bne.n	8002d54 <__aeabi_dsub+0x64c>
 8002d4a:	465d      	mov	r5, fp
 8002d4c:	0004      	movs	r4, r0
 8002d4e:	08fb      	lsrs	r3, r7, #3
 8002d50:	0749      	lsls	r1, r1, #29
 8002d52:	430b      	orrs	r3, r1
 8002d54:	0f5a      	lsrs	r2, r3, #29
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	08db      	lsrs	r3, r3, #3
 8002d5a:	0752      	lsls	r2, r2, #29
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	e65d      	b.n	8002a1c <__aeabi_dsub+0x314>
 8002d60:	074b      	lsls	r3, r1, #29
 8002d62:	08ff      	lsrs	r7, r7, #3
 8002d64:	433b      	orrs	r3, r7
 8002d66:	08cc      	lsrs	r4, r1, #3
 8002d68:	e649      	b.n	80029fe <__aeabi_dsub+0x2f6>
 8002d6a:	19dc      	adds	r4, r3, r7
 8002d6c:	429c      	cmp	r4, r3
 8002d6e:	419b      	sbcs	r3, r3
 8002d70:	4461      	add	r1, ip
 8002d72:	4689      	mov	r9, r1
 8002d74:	425b      	negs	r3, r3
 8002d76:	4499      	add	r9, r3
 8002d78:	464b      	mov	r3, r9
 8002d7a:	021b      	lsls	r3, r3, #8
 8002d7c:	d400      	bmi.n	8002d80 <__aeabi_dsub+0x678>
 8002d7e:	e631      	b.n	80029e4 <__aeabi_dsub+0x2dc>
 8002d80:	464a      	mov	r2, r9
 8002d82:	4b17      	ldr	r3, [pc, #92]	; (8002de0 <__aeabi_dsub+0x6d8>)
 8002d84:	401a      	ands	r2, r3
 8002d86:	2301      	movs	r3, #1
 8002d88:	4691      	mov	r9, r2
 8002d8a:	4698      	mov	r8, r3
 8002d8c:	e62a      	b.n	80029e4 <__aeabi_dsub+0x2dc>
 8002d8e:	0016      	movs	r6, r2
 8002d90:	4664      	mov	r4, ip
 8002d92:	3e20      	subs	r6, #32
 8002d94:	40f4      	lsrs	r4, r6
 8002d96:	46a0      	mov	r8, r4
 8002d98:	2a20      	cmp	r2, #32
 8002d9a:	d005      	beq.n	8002da8 <__aeabi_dsub+0x6a0>
 8002d9c:	2640      	movs	r6, #64	; 0x40
 8002d9e:	4664      	mov	r4, ip
 8002da0:	1ab2      	subs	r2, r6, r2
 8002da2:	4094      	lsls	r4, r2
 8002da4:	4323      	orrs	r3, r4
 8002da6:	469a      	mov	sl, r3
 8002da8:	4654      	mov	r4, sl
 8002daa:	1e63      	subs	r3, r4, #1
 8002dac:	419c      	sbcs	r4, r3
 8002dae:	4643      	mov	r3, r8
 8002db0:	431c      	orrs	r4, r3
 8002db2:	e5db      	b.n	800296c <__aeabi_dsub+0x264>
 8002db4:	0002      	movs	r2, r0
 8002db6:	2400      	movs	r4, #0
 8002db8:	2300      	movs	r3, #0
 8002dba:	e548      	b.n	800284e <__aeabi_dsub+0x146>
 8002dbc:	19dc      	adds	r4, r3, r7
 8002dbe:	42bc      	cmp	r4, r7
 8002dc0:	41bf      	sbcs	r7, r7
 8002dc2:	4461      	add	r1, ip
 8002dc4:	4689      	mov	r9, r1
 8002dc6:	427f      	negs	r7, r7
 8002dc8:	44b9      	add	r9, r7
 8002dca:	e738      	b.n	8002c3e <__aeabi_dsub+0x536>
 8002dcc:	464b      	mov	r3, r9
 8002dce:	4323      	orrs	r3, r4
 8002dd0:	d100      	bne.n	8002dd4 <__aeabi_dsub+0x6cc>
 8002dd2:	e69f      	b.n	8002b14 <__aeabi_dsub+0x40c>
 8002dd4:	e606      	b.n	80029e4 <__aeabi_dsub+0x2dc>
 8002dd6:	46c0      	nop			; (mov r8, r8)
 8002dd8:	000007fe 	.word	0x000007fe
 8002ddc:	000007ff 	.word	0x000007ff
 8002de0:	ff7fffff 	.word	0xff7fffff
 8002de4:	08ff      	lsrs	r7, r7, #3
 8002de6:	074b      	lsls	r3, r1, #29
 8002de8:	433b      	orrs	r3, r7
 8002dea:	08cc      	lsrs	r4, r1, #3
 8002dec:	e616      	b.n	8002a1c <__aeabi_dsub+0x314>
 8002dee:	4662      	mov	r2, ip
 8002df0:	08db      	lsrs	r3, r3, #3
 8002df2:	0752      	lsls	r2, r2, #29
 8002df4:	4313      	orrs	r3, r2
 8002df6:	4662      	mov	r2, ip
 8002df8:	08d4      	lsrs	r4, r2, #3
 8002dfa:	2280      	movs	r2, #128	; 0x80
 8002dfc:	0312      	lsls	r2, r2, #12
 8002dfe:	4214      	tst	r4, r2
 8002e00:	d007      	beq.n	8002e12 <__aeabi_dsub+0x70a>
 8002e02:	08c8      	lsrs	r0, r1, #3
 8002e04:	4210      	tst	r0, r2
 8002e06:	d104      	bne.n	8002e12 <__aeabi_dsub+0x70a>
 8002e08:	465d      	mov	r5, fp
 8002e0a:	0004      	movs	r4, r0
 8002e0c:	08fb      	lsrs	r3, r7, #3
 8002e0e:	0749      	lsls	r1, r1, #29
 8002e10:	430b      	orrs	r3, r1
 8002e12:	0f5a      	lsrs	r2, r3, #29
 8002e14:	00db      	lsls	r3, r3, #3
 8002e16:	0752      	lsls	r2, r2, #29
 8002e18:	08db      	lsrs	r3, r3, #3
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	e5fe      	b.n	8002a1c <__aeabi_dsub+0x314>
 8002e1e:	2300      	movs	r3, #0
 8002e20:	4a01      	ldr	r2, [pc, #4]	; (8002e28 <__aeabi_dsub+0x720>)
 8002e22:	001c      	movs	r4, r3
 8002e24:	e513      	b.n	800284e <__aeabi_dsub+0x146>
 8002e26:	46c0      	nop			; (mov r8, r8)
 8002e28:	000007ff 	.word	0x000007ff

08002e2c <__aeabi_dcmpun>:
 8002e2c:	b570      	push	{r4, r5, r6, lr}
 8002e2e:	0005      	movs	r5, r0
 8002e30:	480c      	ldr	r0, [pc, #48]	; (8002e64 <__aeabi_dcmpun+0x38>)
 8002e32:	031c      	lsls	r4, r3, #12
 8002e34:	0016      	movs	r6, r2
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	030a      	lsls	r2, r1, #12
 8002e3a:	0049      	lsls	r1, r1, #1
 8002e3c:	0b12      	lsrs	r2, r2, #12
 8002e3e:	0d49      	lsrs	r1, r1, #21
 8002e40:	0b24      	lsrs	r4, r4, #12
 8002e42:	0d5b      	lsrs	r3, r3, #21
 8002e44:	4281      	cmp	r1, r0
 8002e46:	d008      	beq.n	8002e5a <__aeabi_dcmpun+0x2e>
 8002e48:	4a06      	ldr	r2, [pc, #24]	; (8002e64 <__aeabi_dcmpun+0x38>)
 8002e4a:	2000      	movs	r0, #0
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d103      	bne.n	8002e58 <__aeabi_dcmpun+0x2c>
 8002e50:	0020      	movs	r0, r4
 8002e52:	4330      	orrs	r0, r6
 8002e54:	1e43      	subs	r3, r0, #1
 8002e56:	4198      	sbcs	r0, r3
 8002e58:	bd70      	pop	{r4, r5, r6, pc}
 8002e5a:	2001      	movs	r0, #1
 8002e5c:	432a      	orrs	r2, r5
 8002e5e:	d1fb      	bne.n	8002e58 <__aeabi_dcmpun+0x2c>
 8002e60:	e7f2      	b.n	8002e48 <__aeabi_dcmpun+0x1c>
 8002e62:	46c0      	nop			; (mov r8, r8)
 8002e64:	000007ff 	.word	0x000007ff

08002e68 <__aeabi_d2iz>:
 8002e68:	000a      	movs	r2, r1
 8002e6a:	b530      	push	{r4, r5, lr}
 8002e6c:	4c13      	ldr	r4, [pc, #76]	; (8002ebc <__aeabi_d2iz+0x54>)
 8002e6e:	0053      	lsls	r3, r2, #1
 8002e70:	0309      	lsls	r1, r1, #12
 8002e72:	0005      	movs	r5, r0
 8002e74:	0b09      	lsrs	r1, r1, #12
 8002e76:	2000      	movs	r0, #0
 8002e78:	0d5b      	lsrs	r3, r3, #21
 8002e7a:	0fd2      	lsrs	r2, r2, #31
 8002e7c:	42a3      	cmp	r3, r4
 8002e7e:	dd04      	ble.n	8002e8a <__aeabi_d2iz+0x22>
 8002e80:	480f      	ldr	r0, [pc, #60]	; (8002ec0 <__aeabi_d2iz+0x58>)
 8002e82:	4283      	cmp	r3, r0
 8002e84:	dd02      	ble.n	8002e8c <__aeabi_d2iz+0x24>
 8002e86:	4b0f      	ldr	r3, [pc, #60]	; (8002ec4 <__aeabi_d2iz+0x5c>)
 8002e88:	18d0      	adds	r0, r2, r3
 8002e8a:	bd30      	pop	{r4, r5, pc}
 8002e8c:	2080      	movs	r0, #128	; 0x80
 8002e8e:	0340      	lsls	r0, r0, #13
 8002e90:	4301      	orrs	r1, r0
 8002e92:	480d      	ldr	r0, [pc, #52]	; (8002ec8 <__aeabi_d2iz+0x60>)
 8002e94:	1ac0      	subs	r0, r0, r3
 8002e96:	281f      	cmp	r0, #31
 8002e98:	dd08      	ble.n	8002eac <__aeabi_d2iz+0x44>
 8002e9a:	480c      	ldr	r0, [pc, #48]	; (8002ecc <__aeabi_d2iz+0x64>)
 8002e9c:	1ac3      	subs	r3, r0, r3
 8002e9e:	40d9      	lsrs	r1, r3
 8002ea0:	000b      	movs	r3, r1
 8002ea2:	4258      	negs	r0, r3
 8002ea4:	2a00      	cmp	r2, #0
 8002ea6:	d1f0      	bne.n	8002e8a <__aeabi_d2iz+0x22>
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	e7ee      	b.n	8002e8a <__aeabi_d2iz+0x22>
 8002eac:	4c08      	ldr	r4, [pc, #32]	; (8002ed0 <__aeabi_d2iz+0x68>)
 8002eae:	40c5      	lsrs	r5, r0
 8002eb0:	46a4      	mov	ip, r4
 8002eb2:	4463      	add	r3, ip
 8002eb4:	4099      	lsls	r1, r3
 8002eb6:	000b      	movs	r3, r1
 8002eb8:	432b      	orrs	r3, r5
 8002eba:	e7f2      	b.n	8002ea2 <__aeabi_d2iz+0x3a>
 8002ebc:	000003fe 	.word	0x000003fe
 8002ec0:	0000041d 	.word	0x0000041d
 8002ec4:	7fffffff 	.word	0x7fffffff
 8002ec8:	00000433 	.word	0x00000433
 8002ecc:	00000413 	.word	0x00000413
 8002ed0:	fffffbed 	.word	0xfffffbed

08002ed4 <__aeabi_i2d>:
 8002ed4:	b570      	push	{r4, r5, r6, lr}
 8002ed6:	2800      	cmp	r0, #0
 8002ed8:	d016      	beq.n	8002f08 <__aeabi_i2d+0x34>
 8002eda:	17c3      	asrs	r3, r0, #31
 8002edc:	18c5      	adds	r5, r0, r3
 8002ede:	405d      	eors	r5, r3
 8002ee0:	0fc4      	lsrs	r4, r0, #31
 8002ee2:	0028      	movs	r0, r5
 8002ee4:	f000 f91c 	bl	8003120 <__clzsi2>
 8002ee8:	4a11      	ldr	r2, [pc, #68]	; (8002f30 <__aeabi_i2d+0x5c>)
 8002eea:	1a12      	subs	r2, r2, r0
 8002eec:	280a      	cmp	r0, #10
 8002eee:	dc16      	bgt.n	8002f1e <__aeabi_i2d+0x4a>
 8002ef0:	0003      	movs	r3, r0
 8002ef2:	002e      	movs	r6, r5
 8002ef4:	3315      	adds	r3, #21
 8002ef6:	409e      	lsls	r6, r3
 8002ef8:	230b      	movs	r3, #11
 8002efa:	1a18      	subs	r0, r3, r0
 8002efc:	40c5      	lsrs	r5, r0
 8002efe:	0552      	lsls	r2, r2, #21
 8002f00:	032d      	lsls	r5, r5, #12
 8002f02:	0b2d      	lsrs	r5, r5, #12
 8002f04:	0d53      	lsrs	r3, r2, #21
 8002f06:	e003      	b.n	8002f10 <__aeabi_i2d+0x3c>
 8002f08:	2400      	movs	r4, #0
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	2500      	movs	r5, #0
 8002f0e:	2600      	movs	r6, #0
 8002f10:	051b      	lsls	r3, r3, #20
 8002f12:	432b      	orrs	r3, r5
 8002f14:	07e4      	lsls	r4, r4, #31
 8002f16:	4323      	orrs	r3, r4
 8002f18:	0030      	movs	r0, r6
 8002f1a:	0019      	movs	r1, r3
 8002f1c:	bd70      	pop	{r4, r5, r6, pc}
 8002f1e:	380b      	subs	r0, #11
 8002f20:	4085      	lsls	r5, r0
 8002f22:	0552      	lsls	r2, r2, #21
 8002f24:	032d      	lsls	r5, r5, #12
 8002f26:	2600      	movs	r6, #0
 8002f28:	0b2d      	lsrs	r5, r5, #12
 8002f2a:	0d53      	lsrs	r3, r2, #21
 8002f2c:	e7f0      	b.n	8002f10 <__aeabi_i2d+0x3c>
 8002f2e:	46c0      	nop			; (mov r8, r8)
 8002f30:	0000041e 	.word	0x0000041e

08002f34 <__aeabi_ui2d>:
 8002f34:	b510      	push	{r4, lr}
 8002f36:	1e04      	subs	r4, r0, #0
 8002f38:	d010      	beq.n	8002f5c <__aeabi_ui2d+0x28>
 8002f3a:	f000 f8f1 	bl	8003120 <__clzsi2>
 8002f3e:	4b0f      	ldr	r3, [pc, #60]	; (8002f7c <__aeabi_ui2d+0x48>)
 8002f40:	1a1b      	subs	r3, r3, r0
 8002f42:	280a      	cmp	r0, #10
 8002f44:	dc11      	bgt.n	8002f6a <__aeabi_ui2d+0x36>
 8002f46:	220b      	movs	r2, #11
 8002f48:	0021      	movs	r1, r4
 8002f4a:	1a12      	subs	r2, r2, r0
 8002f4c:	40d1      	lsrs	r1, r2
 8002f4e:	3015      	adds	r0, #21
 8002f50:	030a      	lsls	r2, r1, #12
 8002f52:	055b      	lsls	r3, r3, #21
 8002f54:	4084      	lsls	r4, r0
 8002f56:	0b12      	lsrs	r2, r2, #12
 8002f58:	0d5b      	lsrs	r3, r3, #21
 8002f5a:	e001      	b.n	8002f60 <__aeabi_ui2d+0x2c>
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	2200      	movs	r2, #0
 8002f60:	051b      	lsls	r3, r3, #20
 8002f62:	4313      	orrs	r3, r2
 8002f64:	0020      	movs	r0, r4
 8002f66:	0019      	movs	r1, r3
 8002f68:	bd10      	pop	{r4, pc}
 8002f6a:	0022      	movs	r2, r4
 8002f6c:	380b      	subs	r0, #11
 8002f6e:	4082      	lsls	r2, r0
 8002f70:	055b      	lsls	r3, r3, #21
 8002f72:	0312      	lsls	r2, r2, #12
 8002f74:	2400      	movs	r4, #0
 8002f76:	0b12      	lsrs	r2, r2, #12
 8002f78:	0d5b      	lsrs	r3, r3, #21
 8002f7a:	e7f1      	b.n	8002f60 <__aeabi_ui2d+0x2c>
 8002f7c:	0000041e 	.word	0x0000041e

08002f80 <__aeabi_f2d>:
 8002f80:	b570      	push	{r4, r5, r6, lr}
 8002f82:	0043      	lsls	r3, r0, #1
 8002f84:	0246      	lsls	r6, r0, #9
 8002f86:	0fc4      	lsrs	r4, r0, #31
 8002f88:	20fe      	movs	r0, #254	; 0xfe
 8002f8a:	0e1b      	lsrs	r3, r3, #24
 8002f8c:	1c59      	adds	r1, r3, #1
 8002f8e:	0a75      	lsrs	r5, r6, #9
 8002f90:	4208      	tst	r0, r1
 8002f92:	d00c      	beq.n	8002fae <__aeabi_f2d+0x2e>
 8002f94:	22e0      	movs	r2, #224	; 0xe0
 8002f96:	0092      	lsls	r2, r2, #2
 8002f98:	4694      	mov	ip, r2
 8002f9a:	076d      	lsls	r5, r5, #29
 8002f9c:	0b36      	lsrs	r6, r6, #12
 8002f9e:	4463      	add	r3, ip
 8002fa0:	051b      	lsls	r3, r3, #20
 8002fa2:	4333      	orrs	r3, r6
 8002fa4:	07e4      	lsls	r4, r4, #31
 8002fa6:	4323      	orrs	r3, r4
 8002fa8:	0028      	movs	r0, r5
 8002faa:	0019      	movs	r1, r3
 8002fac:	bd70      	pop	{r4, r5, r6, pc}
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d114      	bne.n	8002fdc <__aeabi_f2d+0x5c>
 8002fb2:	2d00      	cmp	r5, #0
 8002fb4:	d01b      	beq.n	8002fee <__aeabi_f2d+0x6e>
 8002fb6:	0028      	movs	r0, r5
 8002fb8:	f000 f8b2 	bl	8003120 <__clzsi2>
 8002fbc:	280a      	cmp	r0, #10
 8002fbe:	dc1c      	bgt.n	8002ffa <__aeabi_f2d+0x7a>
 8002fc0:	230b      	movs	r3, #11
 8002fc2:	002e      	movs	r6, r5
 8002fc4:	1a1b      	subs	r3, r3, r0
 8002fc6:	40de      	lsrs	r6, r3
 8002fc8:	0003      	movs	r3, r0
 8002fca:	3315      	adds	r3, #21
 8002fcc:	409d      	lsls	r5, r3
 8002fce:	4a0e      	ldr	r2, [pc, #56]	; (8003008 <__aeabi_f2d+0x88>)
 8002fd0:	0336      	lsls	r6, r6, #12
 8002fd2:	1a12      	subs	r2, r2, r0
 8002fd4:	0552      	lsls	r2, r2, #21
 8002fd6:	0b36      	lsrs	r6, r6, #12
 8002fd8:	0d53      	lsrs	r3, r2, #21
 8002fda:	e7e1      	b.n	8002fa0 <__aeabi_f2d+0x20>
 8002fdc:	2d00      	cmp	r5, #0
 8002fde:	d009      	beq.n	8002ff4 <__aeabi_f2d+0x74>
 8002fe0:	2280      	movs	r2, #128	; 0x80
 8002fe2:	0b36      	lsrs	r6, r6, #12
 8002fe4:	0312      	lsls	r2, r2, #12
 8002fe6:	4b09      	ldr	r3, [pc, #36]	; (800300c <__aeabi_f2d+0x8c>)
 8002fe8:	076d      	lsls	r5, r5, #29
 8002fea:	4316      	orrs	r6, r2
 8002fec:	e7d8      	b.n	8002fa0 <__aeabi_f2d+0x20>
 8002fee:	2300      	movs	r3, #0
 8002ff0:	2600      	movs	r6, #0
 8002ff2:	e7d5      	b.n	8002fa0 <__aeabi_f2d+0x20>
 8002ff4:	2600      	movs	r6, #0
 8002ff6:	4b05      	ldr	r3, [pc, #20]	; (800300c <__aeabi_f2d+0x8c>)
 8002ff8:	e7d2      	b.n	8002fa0 <__aeabi_f2d+0x20>
 8002ffa:	0003      	movs	r3, r0
 8002ffc:	3b0b      	subs	r3, #11
 8002ffe:	409d      	lsls	r5, r3
 8003000:	002e      	movs	r6, r5
 8003002:	2500      	movs	r5, #0
 8003004:	e7e3      	b.n	8002fce <__aeabi_f2d+0x4e>
 8003006:	46c0      	nop			; (mov r8, r8)
 8003008:	00000389 	.word	0x00000389
 800300c:	000007ff 	.word	0x000007ff

08003010 <__aeabi_d2f>:
 8003010:	0002      	movs	r2, r0
 8003012:	004b      	lsls	r3, r1, #1
 8003014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003016:	0d5b      	lsrs	r3, r3, #21
 8003018:	030c      	lsls	r4, r1, #12
 800301a:	4e3d      	ldr	r6, [pc, #244]	; (8003110 <__aeabi_d2f+0x100>)
 800301c:	0a64      	lsrs	r4, r4, #9
 800301e:	0f40      	lsrs	r0, r0, #29
 8003020:	1c5f      	adds	r7, r3, #1
 8003022:	0fc9      	lsrs	r1, r1, #31
 8003024:	4304      	orrs	r4, r0
 8003026:	00d5      	lsls	r5, r2, #3
 8003028:	4237      	tst	r7, r6
 800302a:	d00a      	beq.n	8003042 <__aeabi_d2f+0x32>
 800302c:	4839      	ldr	r0, [pc, #228]	; (8003114 <__aeabi_d2f+0x104>)
 800302e:	181e      	adds	r6, r3, r0
 8003030:	2efe      	cmp	r6, #254	; 0xfe
 8003032:	dd16      	ble.n	8003062 <__aeabi_d2f+0x52>
 8003034:	20ff      	movs	r0, #255	; 0xff
 8003036:	2400      	movs	r4, #0
 8003038:	05c0      	lsls	r0, r0, #23
 800303a:	4320      	orrs	r0, r4
 800303c:	07c9      	lsls	r1, r1, #31
 800303e:	4308      	orrs	r0, r1
 8003040:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003042:	2b00      	cmp	r3, #0
 8003044:	d106      	bne.n	8003054 <__aeabi_d2f+0x44>
 8003046:	432c      	orrs	r4, r5
 8003048:	d026      	beq.n	8003098 <__aeabi_d2f+0x88>
 800304a:	2205      	movs	r2, #5
 800304c:	0192      	lsls	r2, r2, #6
 800304e:	0a54      	lsrs	r4, r2, #9
 8003050:	b2d8      	uxtb	r0, r3
 8003052:	e7f1      	b.n	8003038 <__aeabi_d2f+0x28>
 8003054:	4325      	orrs	r5, r4
 8003056:	d0ed      	beq.n	8003034 <__aeabi_d2f+0x24>
 8003058:	2080      	movs	r0, #128	; 0x80
 800305a:	03c0      	lsls	r0, r0, #15
 800305c:	4304      	orrs	r4, r0
 800305e:	20ff      	movs	r0, #255	; 0xff
 8003060:	e7ea      	b.n	8003038 <__aeabi_d2f+0x28>
 8003062:	2e00      	cmp	r6, #0
 8003064:	dd1b      	ble.n	800309e <__aeabi_d2f+0x8e>
 8003066:	0192      	lsls	r2, r2, #6
 8003068:	1e53      	subs	r3, r2, #1
 800306a:	419a      	sbcs	r2, r3
 800306c:	00e4      	lsls	r4, r4, #3
 800306e:	0f6d      	lsrs	r5, r5, #29
 8003070:	4322      	orrs	r2, r4
 8003072:	432a      	orrs	r2, r5
 8003074:	0753      	lsls	r3, r2, #29
 8003076:	d048      	beq.n	800310a <__aeabi_d2f+0xfa>
 8003078:	230f      	movs	r3, #15
 800307a:	4013      	ands	r3, r2
 800307c:	2b04      	cmp	r3, #4
 800307e:	d000      	beq.n	8003082 <__aeabi_d2f+0x72>
 8003080:	3204      	adds	r2, #4
 8003082:	2380      	movs	r3, #128	; 0x80
 8003084:	04db      	lsls	r3, r3, #19
 8003086:	4013      	ands	r3, r2
 8003088:	d03f      	beq.n	800310a <__aeabi_d2f+0xfa>
 800308a:	1c70      	adds	r0, r6, #1
 800308c:	2efe      	cmp	r6, #254	; 0xfe
 800308e:	d0d1      	beq.n	8003034 <__aeabi_d2f+0x24>
 8003090:	0192      	lsls	r2, r2, #6
 8003092:	0a54      	lsrs	r4, r2, #9
 8003094:	b2c0      	uxtb	r0, r0
 8003096:	e7cf      	b.n	8003038 <__aeabi_d2f+0x28>
 8003098:	2000      	movs	r0, #0
 800309a:	2400      	movs	r4, #0
 800309c:	e7cc      	b.n	8003038 <__aeabi_d2f+0x28>
 800309e:	0032      	movs	r2, r6
 80030a0:	3217      	adds	r2, #23
 80030a2:	db22      	blt.n	80030ea <__aeabi_d2f+0xda>
 80030a4:	2080      	movs	r0, #128	; 0x80
 80030a6:	0400      	lsls	r0, r0, #16
 80030a8:	4320      	orrs	r0, r4
 80030aa:	241e      	movs	r4, #30
 80030ac:	1ba4      	subs	r4, r4, r6
 80030ae:	2c1f      	cmp	r4, #31
 80030b0:	dd1d      	ble.n	80030ee <__aeabi_d2f+0xde>
 80030b2:	2202      	movs	r2, #2
 80030b4:	4252      	negs	r2, r2
 80030b6:	1b96      	subs	r6, r2, r6
 80030b8:	0002      	movs	r2, r0
 80030ba:	40f2      	lsrs	r2, r6
 80030bc:	0016      	movs	r6, r2
 80030be:	2c20      	cmp	r4, #32
 80030c0:	d004      	beq.n	80030cc <__aeabi_d2f+0xbc>
 80030c2:	4a15      	ldr	r2, [pc, #84]	; (8003118 <__aeabi_d2f+0x108>)
 80030c4:	4694      	mov	ip, r2
 80030c6:	4463      	add	r3, ip
 80030c8:	4098      	lsls	r0, r3
 80030ca:	4305      	orrs	r5, r0
 80030cc:	002a      	movs	r2, r5
 80030ce:	1e53      	subs	r3, r2, #1
 80030d0:	419a      	sbcs	r2, r3
 80030d2:	4332      	orrs	r2, r6
 80030d4:	2600      	movs	r6, #0
 80030d6:	0753      	lsls	r3, r2, #29
 80030d8:	d1ce      	bne.n	8003078 <__aeabi_d2f+0x68>
 80030da:	2480      	movs	r4, #128	; 0x80
 80030dc:	0013      	movs	r3, r2
 80030de:	04e4      	lsls	r4, r4, #19
 80030e0:	2001      	movs	r0, #1
 80030e2:	4023      	ands	r3, r4
 80030e4:	4222      	tst	r2, r4
 80030e6:	d1d3      	bne.n	8003090 <__aeabi_d2f+0x80>
 80030e8:	e7b0      	b.n	800304c <__aeabi_d2f+0x3c>
 80030ea:	2300      	movs	r3, #0
 80030ec:	e7ad      	b.n	800304a <__aeabi_d2f+0x3a>
 80030ee:	4a0b      	ldr	r2, [pc, #44]	; (800311c <__aeabi_d2f+0x10c>)
 80030f0:	4694      	mov	ip, r2
 80030f2:	002a      	movs	r2, r5
 80030f4:	40e2      	lsrs	r2, r4
 80030f6:	0014      	movs	r4, r2
 80030f8:	002a      	movs	r2, r5
 80030fa:	4463      	add	r3, ip
 80030fc:	409a      	lsls	r2, r3
 80030fe:	4098      	lsls	r0, r3
 8003100:	1e55      	subs	r5, r2, #1
 8003102:	41aa      	sbcs	r2, r5
 8003104:	4302      	orrs	r2, r0
 8003106:	4322      	orrs	r2, r4
 8003108:	e7e4      	b.n	80030d4 <__aeabi_d2f+0xc4>
 800310a:	0033      	movs	r3, r6
 800310c:	e79e      	b.n	800304c <__aeabi_d2f+0x3c>
 800310e:	46c0      	nop			; (mov r8, r8)
 8003110:	000007fe 	.word	0x000007fe
 8003114:	fffffc80 	.word	0xfffffc80
 8003118:	fffffca2 	.word	0xfffffca2
 800311c:	fffffc82 	.word	0xfffffc82

08003120 <__clzsi2>:
 8003120:	211c      	movs	r1, #28
 8003122:	2301      	movs	r3, #1
 8003124:	041b      	lsls	r3, r3, #16
 8003126:	4298      	cmp	r0, r3
 8003128:	d301      	bcc.n	800312e <__clzsi2+0xe>
 800312a:	0c00      	lsrs	r0, r0, #16
 800312c:	3910      	subs	r1, #16
 800312e:	0a1b      	lsrs	r3, r3, #8
 8003130:	4298      	cmp	r0, r3
 8003132:	d301      	bcc.n	8003138 <__clzsi2+0x18>
 8003134:	0a00      	lsrs	r0, r0, #8
 8003136:	3908      	subs	r1, #8
 8003138:	091b      	lsrs	r3, r3, #4
 800313a:	4298      	cmp	r0, r3
 800313c:	d301      	bcc.n	8003142 <__clzsi2+0x22>
 800313e:	0900      	lsrs	r0, r0, #4
 8003140:	3904      	subs	r1, #4
 8003142:	a202      	add	r2, pc, #8	; (adr r2, 800314c <__clzsi2+0x2c>)
 8003144:	5c10      	ldrb	r0, [r2, r0]
 8003146:	1840      	adds	r0, r0, r1
 8003148:	4770      	bx	lr
 800314a:	46c0      	nop			; (mov r8, r8)
 800314c:	02020304 	.word	0x02020304
 8003150:	01010101 	.word	0x01010101
	...

0800315c <hex2int>:
//}



uint8_t hex2int(char ch)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	0002      	movs	r2, r0
 8003164:	1dfb      	adds	r3, r7, #7
 8003166:	701a      	strb	r2, [r3, #0]
	if (ch >= '0' && ch <= '9')
 8003168:	1dfb      	adds	r3, r7, #7
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	2b2f      	cmp	r3, #47	; 0x2f
 800316e:	d908      	bls.n	8003182 <hex2int+0x26>
 8003170:	1dfb      	adds	r3, r7, #7
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	2b39      	cmp	r3, #57	; 0x39
 8003176:	d804      	bhi.n	8003182 <hex2int+0x26>
		return ch - '0';
 8003178:	1dfb      	adds	r3, r7, #7
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	3b30      	subs	r3, #48	; 0x30
 800317e:	b2db      	uxtb	r3, r3
 8003180:	e01a      	b.n	80031b8 <hex2int+0x5c>
	if (ch >= 'A' && ch <= 'F')
 8003182:	1dfb      	adds	r3, r7, #7
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	2b40      	cmp	r3, #64	; 0x40
 8003188:	d908      	bls.n	800319c <hex2int+0x40>
 800318a:	1dfb      	adds	r3, r7, #7
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	2b46      	cmp	r3, #70	; 0x46
 8003190:	d804      	bhi.n	800319c <hex2int+0x40>
		return ch - 'A' + 10;
 8003192:	1dfb      	adds	r3, r7, #7
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	3b37      	subs	r3, #55	; 0x37
 8003198:	b2db      	uxtb	r3, r3
 800319a:	e00d      	b.n	80031b8 <hex2int+0x5c>
	if (ch >= 'a' && ch <= 'f')
 800319c:	1dfb      	adds	r3, r7, #7
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	2b60      	cmp	r3, #96	; 0x60
 80031a2:	d908      	bls.n	80031b6 <hex2int+0x5a>
 80031a4:	1dfb      	adds	r3, r7, #7
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	2b66      	cmp	r3, #102	; 0x66
 80031aa:	d804      	bhi.n	80031b6 <hex2int+0x5a>
		return ch - 'a' + 10;
 80031ac:	1dfb      	adds	r3, r7, #7
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	3b57      	subs	r3, #87	; 0x57
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	e000      	b.n	80031b8 <hex2int+0x5c>
	return -1;
 80031b6:	23ff      	movs	r3, #255	; 0xff
}
 80031b8:	0018      	movs	r0, r3
 80031ba:	46bd      	mov	sp, r7
 80031bc:	b002      	add	sp, #8
 80031be:	bd80      	pop	{r7, pc}

080031c0 <nmea_parser>:
		crc ^= nmea_data[i];
	}
	return crc;
}
uint8_t* nmea_parser(char *NR,uint8_t responseLenght,uint8_t *checkSum ,uint8_t *rCheckSum)
{
 80031c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031c2:	b0c1      	sub	sp, #260	; 0x104
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6178      	str	r0, [r7, #20]
 80031c8:	60fa      	str	r2, [r7, #12]
 80031ca:	60bb      	str	r3, [r7, #8]
 80031cc:	200b      	movs	r0, #11
 80031ce:	2608      	movs	r6, #8
 80031d0:	1983      	adds	r3, r0, r6
 80031d2:	19db      	adds	r3, r3, r7
 80031d4:	1c0a      	adds	r2, r1, #0
 80031d6:	701a      	strb	r2, [r3, #0]
	char (*nmeaResponse)[responseLenght];
 80031d8:	0031      	movs	r1, r6
 80031da:	1843      	adds	r3, r0, r1
 80031dc:	19db      	adds	r3, r3, r7
 80031de:	781e      	ldrb	r6, [r3, #0]
 80031e0:	0033      	movs	r3, r6
 80031e2:	3b01      	subs	r3, #1
 80031e4:	22d0      	movs	r2, #208	; 0xd0
 80031e6:	1852      	adds	r2, r2, r1
 80031e8:	19d2      	adds	r2, r2, r7
 80031ea:	6013      	str	r3, [r2, #0]
 80031ec:	603e      	str	r6, [r7, #0]
 80031ee:	2300      	movs	r3, #0
 80031f0:	607b      	str	r3, [r7, #4]
 80031f2:	6839      	ldr	r1, [r7, #0]
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	000b      	movs	r3, r1
 80031f8:	0f5b      	lsrs	r3, r3, #29
 80031fa:	0010      	movs	r0, r2
 80031fc:	00c5      	lsls	r5, r0, #3
 80031fe:	431d      	orrs	r5, r3
 8003200:	000b      	movs	r3, r1
 8003202:	00dc      	lsls	r4, r3, #3
	uint8_t gnssCRC = 0;
 8003204:	23f5      	movs	r3, #245	; 0xf5
 8003206:	2008      	movs	r0, #8
 8003208:	181b      	adds	r3, r3, r0
 800320a:	19db      	adds	r3, r3, r7
 800320c:	2200      	movs	r2, #0
 800320e:	701a      	strb	r2, [r3, #0]
	nmeaResponse=NR;
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	21cc      	movs	r1, #204	; 0xcc
 8003214:	180a      	adds	r2, r1, r0
 8003216:	19d2      	adds	r2, r2, r7
 8003218:	6013      	str	r3, [r2, #0]
	uint8_t QOG = 0xC0;
 800321a:	23cb      	movs	r3, #203	; 0xcb
 800321c:	181b      	adds	r3, r3, r0
 800321e:	19db      	adds	r3, r3, r7
 8003220:	22c0      	movs	r2, #192	; 0xc0
 8003222:	701a      	strb	r2, [r3, #0]
	uint16_t courseStatus = 0x0;
 8003224:	23f6      	movs	r3, #246	; 0xf6
 8003226:	181b      	adds	r3, r3, r0
 8003228:	19db      	adds	r3, r3, r7
 800322a:	2200      	movs	r2, #0
 800322c:	801a      	strh	r2, [r3, #0]
	static uint8_t GPSInformation[18] = {0};


	char *p1;
	char *p2;
	p1 = strstr(nmeaResponse[GNGGA],"$GNGGA");
 800322e:	0032      	movs	r2, r6
 8003230:	000c      	movs	r4, r1
 8003232:	180b      	adds	r3, r1, r0
 8003234:	19db      	adds	r3, r3, r7
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	189b      	adds	r3, r3, r2
 800323a:	4ad2      	ldr	r2, [pc, #840]	; (8003584 <nmea_parser+0x3c4>)
 800323c:	0011      	movs	r1, r2
 800323e:	0018      	movs	r0, r3
 8003240:	f00b f99f 	bl	800e582 <strstr>
 8003244:	0003      	movs	r3, r0
 8003246:	25c4      	movs	r5, #196	; 0xc4
 8003248:	2008      	movs	r0, #8
 800324a:	182a      	adds	r2, r5, r0
 800324c:	19d2      	adds	r2, r2, r7
 800324e:	6013      	str	r3, [r2, #0]
	p2 = strstr(nmeaResponse[GNRMC],"$GNRMC");
 8003250:	4acd      	ldr	r2, [pc, #820]	; (8003588 <nmea_parser+0x3c8>)
 8003252:	1823      	adds	r3, r4, r0
 8003254:	19db      	adds	r3, r3, r7
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	0011      	movs	r1, r2
 800325a:	0018      	movs	r0, r3
 800325c:	f00b f991 	bl	800e582 <strstr>
 8003260:	0003      	movs	r3, r0
 8003262:	22c0      	movs	r2, #192	; 0xc0
 8003264:	2008      	movs	r0, #8
 8003266:	1811      	adds	r1, r2, r0
 8003268:	19c9      	adds	r1, r1, r7
 800326a:	600b      	str	r3, [r1, #0]

	if(p1 != NULL && p2 != NULL){
 800326c:	0001      	movs	r1, r0
 800326e:	186b      	adds	r3, r5, r1
 8003270:	19db      	adds	r3, r3, r7
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d101      	bne.n	800327c <nmea_parser+0xbc>
 8003278:	f000 fe90 	bl	8003f9c <nmea_parser+0xddc>
 800327c:	1853      	adds	r3, r2, r1
 800327e:	19db      	adds	r3, r3, r7
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <nmea_parser+0xca>
 8003286:	f000 fe89 	bl	8003f9c <nmea_parser+0xddc>


		for(uint8_t sen=0;sen<2;sen++){
 800328a:	23f4      	movs	r3, #244	; 0xf4
 800328c:	185b      	adds	r3, r3, r1
 800328e:	19db      	adds	r3, r3, r7
 8003290:	2200      	movs	r2, #0
 8003292:	701a      	strb	r2, [r3, #0]
 8003294:	e0d9      	b.n	800344a <nmea_parser+0x28a>
			uint8_t recvCrc=0;
 8003296:	23bf      	movs	r3, #191	; 0xbf
 8003298:	2108      	movs	r1, #8
 800329a:	185b      	adds	r3, r3, r1
 800329c:	19db      	adds	r3, r3, r7
 800329e:	2200      	movs	r2, #0
 80032a0:	701a      	strb	r2, [r3, #0]
			char rawData[100];
			memset(rawData,0,sizeof(rawData));
 80032a2:	2214      	movs	r2, #20
 80032a4:	000c      	movs	r4, r1
 80032a6:	1853      	adds	r3, r2, r1
 80032a8:	19db      	adds	r3, r3, r7
 80032aa:	2264      	movs	r2, #100	; 0x64
 80032ac:	2100      	movs	r1, #0
 80032ae:	0018      	movs	r0, r3
 80032b0:	f00b f90f 	bl	800e4d2 <memset>

			char *ind1;
			char *ind2;
			ind1=strchr(nmeaResponse[sen],'$');
 80032b4:	25f4      	movs	r5, #244	; 0xf4
 80032b6:	0021      	movs	r1, r4
 80032b8:	186b      	adds	r3, r5, r1
 80032ba:	19db      	adds	r3, r3, r7
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	0032      	movs	r2, r6
 80032c0:	4353      	muls	r3, r2
 80032c2:	22cc      	movs	r2, #204	; 0xcc
 80032c4:	1850      	adds	r0, r2, r1
 80032c6:	19c1      	adds	r1, r0, r7
 80032c8:	680a      	ldr	r2, [r1, #0]
 80032ca:	18d3      	adds	r3, r2, r3
 80032cc:	2124      	movs	r1, #36	; 0x24
 80032ce:	0018      	movs	r0, r3
 80032d0:	f00b f935 	bl	800e53e <strchr>
 80032d4:	0003      	movs	r3, r0
 80032d6:	24b8      	movs	r4, #184	; 0xb8
 80032d8:	2208      	movs	r2, #8
 80032da:	18a1      	adds	r1, r4, r2
 80032dc:	19c9      	adds	r1, r1, r7
 80032de:	600b      	str	r3, [r1, #0]
			ind2=strchr(nmeaResponse[sen],'*');
 80032e0:	0011      	movs	r1, r2
 80032e2:	186b      	adds	r3, r5, r1
 80032e4:	19db      	adds	r3, r3, r7
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	0032      	movs	r2, r6
 80032ea:	4353      	muls	r3, r2
 80032ec:	22cc      	movs	r2, #204	; 0xcc
 80032ee:	000d      	movs	r5, r1
 80032f0:	1852      	adds	r2, r2, r1
 80032f2:	19d2      	adds	r2, r2, r7
 80032f4:	6812      	ldr	r2, [r2, #0]
 80032f6:	18d3      	adds	r3, r2, r3
 80032f8:	212a      	movs	r1, #42	; 0x2a
 80032fa:	0018      	movs	r0, r3
 80032fc:	f00b f91f 	bl	800e53e <strchr>
 8003300:	0003      	movs	r3, r0
 8003302:	21b4      	movs	r1, #180	; 0xb4
 8003304:	194a      	adds	r2, r1, r5
 8003306:	19d2      	adds	r2, r2, r7
 8003308:	6013      	str	r3, [r2, #0]

			if(ind1!=NULL && ind2!=NULL){
 800330a:	1963      	adds	r3, r4, r5
 800330c:	19da      	adds	r2, r3, r7
 800330e:	6813      	ldr	r3, [r2, #0]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d100      	bne.n	8003316 <nmea_parser+0x156>
 8003314:	e08a      	b.n	800342c <nmea_parser+0x26c>
 8003316:	194b      	adds	r3, r1, r5
 8003318:	19da      	adds	r2, r3, r7
 800331a:	6813      	ldr	r3, [r2, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d100      	bne.n	8003322 <nmea_parser+0x162>
 8003320:	e084      	b.n	800342c <nmea_parser+0x26c>
				uint8_t len = ind2-ind1;
 8003322:	194b      	adds	r3, r1, r5
 8003324:	19da      	adds	r2, r3, r7
 8003326:	6812      	ldr	r2, [r2, #0]
 8003328:	1963      	adds	r3, r4, r5
 800332a:	19d8      	adds	r0, r3, r7
 800332c:	6803      	ldr	r3, [r0, #0]
 800332e:	1ad2      	subs	r2, r2, r3
 8003330:	20b3      	movs	r0, #179	; 0xb3
 8003332:	002c      	movs	r4, r5
 8003334:	1903      	adds	r3, r0, r4
 8003336:	19db      	adds	r3, r3, r7
 8003338:	701a      	strb	r2, [r3, #0]
				gnssCRC = 0;
 800333a:	22f5      	movs	r2, #245	; 0xf5
 800333c:	0020      	movs	r0, r4
 800333e:	1813      	adds	r3, r2, r0
 8003340:	19db      	adds	r3, r3, r7
 8003342:	2200      	movs	r2, #0
 8003344:	701a      	strb	r2, [r3, #0]
				recvCrc = hex2int(*(ind2+2)) | hex2int(*(ind2+1)) <<4;
 8003346:	000d      	movs	r5, r1
 8003348:	180b      	adds	r3, r1, r0
 800334a:	19da      	adds	r2, r3, r7
 800334c:	6813      	ldr	r3, [r2, #0]
 800334e:	3302      	adds	r3, #2
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	0018      	movs	r0, r3
 8003354:	f7ff ff02 	bl	800315c <hex2int>
 8003358:	0003      	movs	r3, r0
 800335a:	b25c      	sxtb	r4, r3
 800335c:	2108      	movs	r1, #8
 800335e:	186b      	adds	r3, r5, r1
 8003360:	19da      	adds	r2, r3, r7
 8003362:	6813      	ldr	r3, [r2, #0]
 8003364:	3301      	adds	r3, #1
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	0018      	movs	r0, r3
 800336a:	f7ff fef7 	bl	800315c <hex2int>
 800336e:	0003      	movs	r3, r0
 8003370:	011b      	lsls	r3, r3, #4
 8003372:	b25b      	sxtb	r3, r3
 8003374:	4323      	orrs	r3, r4
 8003376:	b25a      	sxtb	r2, r3
 8003378:	23bf      	movs	r3, #191	; 0xbf
 800337a:	2108      	movs	r1, #8
 800337c:	185b      	adds	r3, r3, r1
 800337e:	19db      	adds	r3, r3, r7
 8003380:	701a      	strb	r2, [r3, #0]
				for(uint8_t i=0;i<len-1;i++){
 8003382:	23f3      	movs	r3, #243	; 0xf3
 8003384:	185b      	adds	r3, r3, r1
 8003386:	19db      	adds	r3, r3, r7
 8003388:	2200      	movs	r2, #0
 800338a:	701a      	strb	r2, [r3, #0]
 800338c:	e02b      	b.n	80033e6 <nmea_parser+0x226>
					rawData[i]=*(ind1+1+i);
 800338e:	20f3      	movs	r0, #243	; 0xf3
 8003390:	2108      	movs	r1, #8
 8003392:	1843      	adds	r3, r0, r1
 8003394:	19db      	adds	r3, r3, r7
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	3301      	adds	r3, #1
 800339a:	22b8      	movs	r2, #184	; 0xb8
 800339c:	1852      	adds	r2, r2, r1
 800339e:	19d2      	adds	r2, r2, r7
 80033a0:	6812      	ldr	r2, [r2, #0]
 80033a2:	18d2      	adds	r2, r2, r3
 80033a4:	000d      	movs	r5, r1
 80033a6:	1943      	adds	r3, r0, r5
 80033a8:	19db      	adds	r3, r3, r7
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	7811      	ldrb	r1, [r2, #0]
 80033ae:	2414      	movs	r4, #20
 80033b0:	1962      	adds	r2, r4, r5
 80033b2:	19d2      	adds	r2, r2, r7
 80033b4:	54d1      	strb	r1, [r2, r3]
					gnssCRC ^= rawData[i];
 80033b6:	0029      	movs	r1, r5
 80033b8:	1843      	adds	r3, r0, r1
 80033ba:	19db      	adds	r3, r3, r7
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	000d      	movs	r5, r1
 80033c0:	1862      	adds	r2, r4, r1
 80033c2:	19d2      	adds	r2, r2, r7
 80033c4:	5cd1      	ldrb	r1, [r2, r3]
 80033c6:	22f5      	movs	r2, #245	; 0xf5
 80033c8:	002c      	movs	r4, r5
 80033ca:	1913      	adds	r3, r2, r4
 80033cc:	19db      	adds	r3, r3, r7
 80033ce:	1912      	adds	r2, r2, r4
 80033d0:	19d2      	adds	r2, r2, r7
 80033d2:	7812      	ldrb	r2, [r2, #0]
 80033d4:	404a      	eors	r2, r1
 80033d6:	701a      	strb	r2, [r3, #0]
				for(uint8_t i=0;i<len-1;i++){
 80033d8:	1903      	adds	r3, r0, r4
 80033da:	19db      	adds	r3, r3, r7
 80033dc:	781a      	ldrb	r2, [r3, #0]
 80033de:	1903      	adds	r3, r0, r4
 80033e0:	19db      	adds	r3, r3, r7
 80033e2:	3201      	adds	r2, #1
 80033e4:	701a      	strb	r2, [r3, #0]
 80033e6:	23f3      	movs	r3, #243	; 0xf3
 80033e8:	2008      	movs	r0, #8
 80033ea:	181b      	adds	r3, r3, r0
 80033ec:	19db      	adds	r3, r3, r7
 80033ee:	781a      	ldrb	r2, [r3, #0]
 80033f0:	23b3      	movs	r3, #179	; 0xb3
 80033f2:	181b      	adds	r3, r3, r0
 80033f4:	19db      	adds	r3, r3, r7
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	3b01      	subs	r3, #1
 80033fa:	429a      	cmp	r2, r3
 80033fc:	dbc7      	blt.n	800338e <nmea_parser+0x1ce>

				}
				*checkSum = gnssCRC;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	21f5      	movs	r1, #245	; 0xf5
 8003402:	0004      	movs	r4, r0
 8003404:	190a      	adds	r2, r1, r4
 8003406:	19d2      	adds	r2, r2, r7
 8003408:	7812      	ldrb	r2, [r2, #0]
 800340a:	701a      	strb	r2, [r3, #0]
				*rCheckSum = recvCrc;
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	20bf      	movs	r0, #191	; 0xbf
 8003410:	1902      	adds	r2, r0, r4
 8003412:	19d2      	adds	r2, r2, r7
 8003414:	7812      	ldrb	r2, [r2, #0]
 8003416:	701a      	strb	r2, [r3, #0]
			if(ind1!=NULL && ind2!=NULL){
 8003418:	46c0      	nop			; (mov r8, r8)
			}
			else{
				return NULL;
			}
			if(recvCrc != gnssCRC){
 800341a:	1903      	adds	r3, r0, r4
 800341c:	19da      	adds	r2, r3, r7
 800341e:	190b      	adds	r3, r1, r4
 8003420:	19db      	adds	r3, r3, r7
 8003422:	7812      	ldrb	r2, [r2, #0]
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	429a      	cmp	r2, r3
 8003428:	d006      	beq.n	8003438 <nmea_parser+0x278>
 800342a:	e002      	b.n	8003432 <nmea_parser+0x272>
				return NULL;
 800342c:	2300      	movs	r3, #0
 800342e:	f000 fdb9 	bl	8003fa4 <nmea_parser+0xde4>
				return NULL;
 8003432:	2300      	movs	r3, #0
 8003434:	f000 fdb6 	bl	8003fa4 <nmea_parser+0xde4>
		for(uint8_t sen=0;sen<2;sen++){
 8003438:	21f4      	movs	r1, #244	; 0xf4
 800343a:	2008      	movs	r0, #8
 800343c:	180b      	adds	r3, r1, r0
 800343e:	19db      	adds	r3, r3, r7
 8003440:	781a      	ldrb	r2, [r3, #0]
 8003442:	180b      	adds	r3, r1, r0
 8003444:	19db      	adds	r3, r3, r7
 8003446:	3201      	adds	r2, #1
 8003448:	701a      	strb	r2, [r3, #0]
 800344a:	23f4      	movs	r3, #244	; 0xf4
 800344c:	2108      	movs	r1, #8
 800344e:	185b      	adds	r3, r3, r1
 8003450:	19db      	adds	r3, r3, r7
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d800      	bhi.n	800345a <nmea_parser+0x29a>
 8003458:	e71d      	b.n	8003296 <nmea_parser+0xd6>
		// }

		//data is valid. go on
		uint8_t GNGGAComma[15];
		uint8_t GNRMCComma[15];
		memset(GNGGAComma, 0, sizeof(GNGGAComma)); // for automatically-allocated arrays
 800345a:	23a4      	movs	r3, #164	; 0xa4
 800345c:	000c      	movs	r4, r1
 800345e:	191b      	adds	r3, r3, r4
 8003460:	19db      	adds	r3, r3, r7
 8003462:	220f      	movs	r2, #15
 8003464:	2100      	movs	r1, #0
 8003466:	0018      	movs	r0, r3
 8003468:	f00b f833 	bl	800e4d2 <memset>
		memset(GNRMCComma, 0, sizeof(GNRMCComma)); // for automatically-allocated arrays
 800346c:	2394      	movs	r3, #148	; 0x94
 800346e:	191b      	adds	r3, r3, r4
 8003470:	19db      	adds	r3, r3, r7
 8003472:	220f      	movs	r2, #15
 8003474:	2100      	movs	r1, #0
 8003476:	0018      	movs	r0, r3
 8003478:	f00b f82b 	bl	800e4d2 <memset>


		uint8_t GNGGACInd=0;
 800347c:	23f2      	movs	r3, #242	; 0xf2
 800347e:	0021      	movs	r1, r4
 8003480:	185b      	adds	r3, r3, r1
 8003482:	19db      	adds	r3, r3, r7
 8003484:	2200      	movs	r2, #0
 8003486:	701a      	strb	r2, [r3, #0]
		uint8_t GNRMCCInd=0;
 8003488:	23f1      	movs	r3, #241	; 0xf1
 800348a:	185b      	adds	r3, r3, r1
 800348c:	19db      	adds	r3, r3, r7
 800348e:	2200      	movs	r2, #0
 8003490:	701a      	strb	r2, [r3, #0]
		uint32_t latitude;
		uint32_t longitude;
		uint8_t tempDataIndex = 0;
 8003492:	23e7      	movs	r3, #231	; 0xe7
 8003494:	185b      	adds	r3, r3, r1
 8003496:	19db      	adds	r3, r3, r7
 8003498:	2200      	movs	r2, #0
 800349a:	701a      	strb	r2, [r3, #0]




		//-------store all parameter's comma
		for(uint8_t i=0;i<responseLenght;i++ ){
 800349c:	23e6      	movs	r3, #230	; 0xe6
 800349e:	185b      	adds	r3, r3, r1
 80034a0:	19db      	adds	r3, r3, r7
 80034a2:	2200      	movs	r2, #0
 80034a4:	701a      	strb	r2, [r3, #0]
 80034a6:	e048      	b.n	800353a <nmea_parser+0x37a>
			if(nmeaResponse[GNGGA][i]==44){
 80034a8:	0032      	movs	r2, r6
 80034aa:	23cc      	movs	r3, #204	; 0xcc
 80034ac:	2408      	movs	r4, #8
 80034ae:	191b      	adds	r3, r3, r4
 80034b0:	19db      	adds	r3, r3, r7
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	189a      	adds	r2, r3, r2
 80034b6:	21e6      	movs	r1, #230	; 0xe6
 80034b8:	190b      	adds	r3, r1, r4
 80034ba:	19db      	adds	r3, r3, r7
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	5cd3      	ldrb	r3, [r2, r3]
 80034c0:	2b2c      	cmp	r3, #44	; 0x2c
 80034c2:	d112      	bne.n	80034ea <nmea_parser+0x32a>
				GNGGAComma[GNGGACInd]=i;
 80034c4:	20f2      	movs	r0, #242	; 0xf2
 80034c6:	1903      	adds	r3, r0, r4
 80034c8:	19db      	adds	r3, r3, r7
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	22a4      	movs	r2, #164	; 0xa4
 80034ce:	1912      	adds	r2, r2, r4
 80034d0:	19d2      	adds	r2, r2, r7
 80034d2:	1909      	adds	r1, r1, r4
 80034d4:	19c9      	adds	r1, r1, r7
 80034d6:	7809      	ldrb	r1, [r1, #0]
 80034d8:	54d1      	strb	r1, [r2, r3]
				GNGGACInd++;
 80034da:	0021      	movs	r1, r4
 80034dc:	1843      	adds	r3, r0, r1
 80034de:	19db      	adds	r3, r3, r7
 80034e0:	781a      	ldrb	r2, [r3, #0]
 80034e2:	1843      	adds	r3, r0, r1
 80034e4:	19db      	adds	r3, r3, r7
 80034e6:	3201      	adds	r2, #1
 80034e8:	701a      	strb	r2, [r3, #0]
			}
			if(nmeaResponse[GNRMC][i]==44){
 80034ea:	21e6      	movs	r1, #230	; 0xe6
 80034ec:	2408      	movs	r4, #8
 80034ee:	190b      	adds	r3, r1, r4
 80034f0:	19db      	adds	r3, r3, r7
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	22cc      	movs	r2, #204	; 0xcc
 80034f6:	1912      	adds	r2, r2, r4
 80034f8:	19d2      	adds	r2, r2, r7
 80034fa:	6812      	ldr	r2, [r2, #0]
 80034fc:	5cd3      	ldrb	r3, [r2, r3]
 80034fe:	2b2c      	cmp	r3, #44	; 0x2c
 8003500:	d112      	bne.n	8003528 <nmea_parser+0x368>
				GNRMCComma[GNRMCCInd]=i;
 8003502:	20f1      	movs	r0, #241	; 0xf1
 8003504:	1903      	adds	r3, r0, r4
 8003506:	19db      	adds	r3, r3, r7
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	2294      	movs	r2, #148	; 0x94
 800350c:	1912      	adds	r2, r2, r4
 800350e:	19d2      	adds	r2, r2, r7
 8003510:	1909      	adds	r1, r1, r4
 8003512:	19c9      	adds	r1, r1, r7
 8003514:	7809      	ldrb	r1, [r1, #0]
 8003516:	54d1      	strb	r1, [r2, r3]
				GNRMCCInd++;
 8003518:	0021      	movs	r1, r4
 800351a:	1843      	adds	r3, r0, r1
 800351c:	19db      	adds	r3, r3, r7
 800351e:	781a      	ldrb	r2, [r3, #0]
 8003520:	1843      	adds	r3, r0, r1
 8003522:	19db      	adds	r3, r3, r7
 8003524:	3201      	adds	r2, #1
 8003526:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=0;i<responseLenght;i++ ){
 8003528:	21e6      	movs	r1, #230	; 0xe6
 800352a:	2008      	movs	r0, #8
 800352c:	180b      	adds	r3, r1, r0
 800352e:	19db      	adds	r3, r3, r7
 8003530:	781a      	ldrb	r2, [r3, #0]
 8003532:	180b      	adds	r3, r1, r0
 8003534:	19db      	adds	r3, r3, r7
 8003536:	3201      	adds	r2, #1
 8003538:	701a      	strb	r2, [r3, #0]
 800353a:	23e6      	movs	r3, #230	; 0xe6
 800353c:	2108      	movs	r1, #8
 800353e:	185b      	adds	r3, r3, r1
 8003540:	19da      	adds	r2, r3, r7
 8003542:	230b      	movs	r3, #11
 8003544:	185b      	adds	r3, r3, r1
 8003546:	19db      	adds	r3, r3, r7
 8003548:	7812      	ldrb	r2, [r2, #0]
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	429a      	cmp	r2, r3
 800354e:	d3ab      	bcc.n	80034a8 <nmea_parser+0x2e8>
			}
		}

		//------------------------Time and date Stamp------------------------------------
		memset(tempData,0,sizeof(tempData));
 8003550:	2384      	movs	r3, #132	; 0x84
 8003552:	000c      	movs	r4, r1
 8003554:	185b      	adds	r3, r3, r1
 8003556:	19db      	adds	r3, r3, r7
 8003558:	220f      	movs	r2, #15
 800355a:	2100      	movs	r1, #0
 800355c:	0018      	movs	r0, r3
 800355e:	f00a ffb8 	bl	800e4d2 <memset>
		tempDataIndex = 0;
 8003562:	23e7      	movs	r3, #231	; 0xe7
 8003564:	0021      	movs	r1, r4
 8003566:	185b      	adds	r3, r3, r1
 8003568:	19db      	adds	r3, r3, r7
 800356a:	2200      	movs	r2, #0
 800356c:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[8]+1;x<GNRMCComma[9];x++){
 800356e:	2394      	movs	r3, #148	; 0x94
 8003570:	185b      	adds	r3, r3, r1
 8003572:	19db      	adds	r3, r3, r7
 8003574:	7a1a      	ldrb	r2, [r3, #8]
 8003576:	23e5      	movs	r3, #229	; 0xe5
 8003578:	185b      	adds	r3, r3, r1
 800357a:	19db      	adds	r3, r3, r7
 800357c:	3201      	adds	r2, #1
 800357e:	701a      	strb	r2, [r3, #0]
 8003580:	e025      	b.n	80035ce <nmea_parser+0x40e>
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	08012968 	.word	0x08012968
 8003588:	08012970 	.word	0x08012970
			tempData[tempDataIndex]= nmeaResponse[GNRMC][x];
 800358c:	20e5      	movs	r0, #229	; 0xe5
 800358e:	2508      	movs	r5, #8
 8003590:	1943      	adds	r3, r0, r5
 8003592:	19db      	adds	r3, r3, r7
 8003594:	781a      	ldrb	r2, [r3, #0]
 8003596:	24e7      	movs	r4, #231	; 0xe7
 8003598:	1963      	adds	r3, r4, r5
 800359a:	19db      	adds	r3, r3, r7
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	21cc      	movs	r1, #204	; 0xcc
 80035a0:	1949      	adds	r1, r1, r5
 80035a2:	19c9      	adds	r1, r1, r7
 80035a4:	6809      	ldr	r1, [r1, #0]
 80035a6:	5c89      	ldrb	r1, [r1, r2]
 80035a8:	2284      	movs	r2, #132	; 0x84
 80035aa:	1952      	adds	r2, r2, r5
 80035ac:	19d2      	adds	r2, r2, r7
 80035ae:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 80035b0:	0029      	movs	r1, r5
 80035b2:	1863      	adds	r3, r4, r1
 80035b4:	19db      	adds	r3, r3, r7
 80035b6:	781a      	ldrb	r2, [r3, #0]
 80035b8:	1863      	adds	r3, r4, r1
 80035ba:	19db      	adds	r3, r3, r7
 80035bc:	3201      	adds	r2, #1
 80035be:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[8]+1;x<GNRMCComma[9];x++){
 80035c0:	1843      	adds	r3, r0, r1
 80035c2:	19db      	adds	r3, r3, r7
 80035c4:	781a      	ldrb	r2, [r3, #0]
 80035c6:	1843      	adds	r3, r0, r1
 80035c8:	19db      	adds	r3, r3, r7
 80035ca:	3201      	adds	r2, #1
 80035cc:	701a      	strb	r2, [r3, #0]
 80035ce:	2394      	movs	r3, #148	; 0x94
 80035d0:	2008      	movs	r0, #8
 80035d2:	181b      	adds	r3, r3, r0
 80035d4:	19db      	adds	r3, r3, r7
 80035d6:	7a5b      	ldrb	r3, [r3, #9]
 80035d8:	22e5      	movs	r2, #229	; 0xe5
 80035da:	1812      	adds	r2, r2, r0
 80035dc:	19d2      	adds	r2, r2, r7
 80035de:	7812      	ldrb	r2, [r2, #0]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d3d3      	bcc.n	800358c <nmea_parser+0x3cc>
		}
		char tempData2[4];

		//Year (1 byte)
		memset(tempData2,0,sizeof(tempData2));
 80035e4:	2480      	movs	r4, #128	; 0x80
 80035e6:	1823      	adds	r3, r4, r0
 80035e8:	19db      	adds	r3, r3, r7
 80035ea:	2204      	movs	r2, #4
 80035ec:	2100      	movs	r1, #0
 80035ee:	0018      	movs	r0, r3
 80035f0:	f00a ff6f 	bl	800e4d2 <memset>
		tempData2[0]=tempData[4];
 80035f4:	2584      	movs	r5, #132	; 0x84
 80035f6:	2008      	movs	r0, #8
 80035f8:	182b      	adds	r3, r5, r0
 80035fa:	19db      	adds	r3, r3, r7
 80035fc:	791a      	ldrb	r2, [r3, #4]
 80035fe:	0021      	movs	r1, r4
 8003600:	180b      	adds	r3, r1, r0
 8003602:	19db      	adds	r3, r3, r7
 8003604:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[5];
 8003606:	182b      	adds	r3, r5, r0
 8003608:	19db      	adds	r3, r3, r7
 800360a:	795a      	ldrb	r2, [r3, #5]
 800360c:	000c      	movs	r4, r1
 800360e:	1823      	adds	r3, r4, r0
 8003610:	19db      	adds	r3, r3, r7
 8003612:	705a      	strb	r2, [r3, #1]
		GPSInformation[0] = (uint8_t)atoi(tempData2);
 8003614:	1823      	adds	r3, r4, r0
 8003616:	19db      	adds	r3, r3, r7
 8003618:	0018      	movs	r0, r3
 800361a:	f00a fefb 	bl	800e414 <atoi>
 800361e:	0003      	movs	r3, r0
 8003620:	b2da      	uxtb	r2, r3
 8003622:	4bd4      	ldr	r3, [pc, #848]	; (8003974 <nmea_parser+0x7b4>)
 8003624:	701a      	strb	r2, [r3, #0]

		//month (1 byte)
		memset(tempData2,0,sizeof(tempData2));
 8003626:	2008      	movs	r0, #8
 8003628:	1823      	adds	r3, r4, r0
 800362a:	19db      	adds	r3, r3, r7
 800362c:	2204      	movs	r2, #4
 800362e:	2100      	movs	r1, #0
 8003630:	0018      	movs	r0, r3
 8003632:	f00a ff4e 	bl	800e4d2 <memset>
		tempData2[0]=tempData[2];
 8003636:	2008      	movs	r0, #8
 8003638:	182b      	adds	r3, r5, r0
 800363a:	19db      	adds	r3, r3, r7
 800363c:	789a      	ldrb	r2, [r3, #2]
 800363e:	0021      	movs	r1, r4
 8003640:	180b      	adds	r3, r1, r0
 8003642:	19db      	adds	r3, r3, r7
 8003644:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[3];
 8003646:	182b      	adds	r3, r5, r0
 8003648:	19db      	adds	r3, r3, r7
 800364a:	78da      	ldrb	r2, [r3, #3]
 800364c:	000c      	movs	r4, r1
 800364e:	1823      	adds	r3, r4, r0
 8003650:	19db      	adds	r3, r3, r7
 8003652:	705a      	strb	r2, [r3, #1]
		GPSInformation[1] = atoi(tempData2);
 8003654:	1823      	adds	r3, r4, r0
 8003656:	19db      	adds	r3, r3, r7
 8003658:	0018      	movs	r0, r3
 800365a:	f00a fedb 	bl	800e414 <atoi>
 800365e:	0003      	movs	r3, r0
 8003660:	b2da      	uxtb	r2, r3
 8003662:	4bc4      	ldr	r3, [pc, #784]	; (8003974 <nmea_parser+0x7b4>)
 8003664:	705a      	strb	r2, [r3, #1]
		//day (1 byte)
		memset(tempData2,0,sizeof(tempData2));
 8003666:	2008      	movs	r0, #8
 8003668:	1823      	adds	r3, r4, r0
 800366a:	19db      	adds	r3, r3, r7
 800366c:	2204      	movs	r2, #4
 800366e:	2100      	movs	r1, #0
 8003670:	0018      	movs	r0, r3
 8003672:	f00a ff2e 	bl	800e4d2 <memset>
		tempData2[0]=tempData[0];
 8003676:	2008      	movs	r0, #8
 8003678:	182b      	adds	r3, r5, r0
 800367a:	19db      	adds	r3, r3, r7
 800367c:	781a      	ldrb	r2, [r3, #0]
 800367e:	0021      	movs	r1, r4
 8003680:	0004      	movs	r4, r0
 8003682:	190b      	adds	r3, r1, r4
 8003684:	19db      	adds	r3, r3, r7
 8003686:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[1];
 8003688:	192b      	adds	r3, r5, r4
 800368a:	19db      	adds	r3, r3, r7
 800368c:	785a      	ldrb	r2, [r3, #1]
 800368e:	190b      	adds	r3, r1, r4
 8003690:	19db      	adds	r3, r3, r7
 8003692:	705a      	strb	r2, [r3, #1]
		GPSInformation[2] = atoi(tempData2);
 8003694:	190b      	adds	r3, r1, r4
 8003696:	19db      	adds	r3, r3, r7
 8003698:	0018      	movs	r0, r3
 800369a:	f00a febb 	bl	800e414 <atoi>
 800369e:	0003      	movs	r3, r0
 80036a0:	b2da      	uxtb	r2, r3
 80036a2:	4bb4      	ldr	r3, [pc, #720]	; (8003974 <nmea_parser+0x7b4>)
 80036a4:	709a      	strb	r2, [r3, #2]

		memset(tempData,0,sizeof(tempData));
 80036a6:	192b      	adds	r3, r5, r4
 80036a8:	19db      	adds	r3, r3, r7
 80036aa:	220f      	movs	r2, #15
 80036ac:	2100      	movs	r1, #0
 80036ae:	0018      	movs	r0, r3
 80036b0:	f00a ff0f 	bl	800e4d2 <memset>
		tempDataIndex = 0;
 80036b4:	22e7      	movs	r2, #231	; 0xe7
 80036b6:	1913      	adds	r3, r2, r4
 80036b8:	19db      	adds	r3, r3, r7
 80036ba:	2200      	movs	r2, #0
 80036bc:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[0]+1;x<GNRMCComma[1]-4;x++){
 80036be:	2394      	movs	r3, #148	; 0x94
 80036c0:	191b      	adds	r3, r3, r4
 80036c2:	19db      	adds	r3, r3, r7
 80036c4:	781a      	ldrb	r2, [r3, #0]
 80036c6:	23e4      	movs	r3, #228	; 0xe4
 80036c8:	191b      	adds	r3, r3, r4
 80036ca:	19db      	adds	r3, r3, r7
 80036cc:	3201      	adds	r2, #1
 80036ce:	701a      	strb	r2, [r3, #0]
 80036d0:	e020      	b.n	8003714 <nmea_parser+0x554>
			tempData[tempDataIndex]= nmeaResponse[GNRMC][x];
 80036d2:	20e4      	movs	r0, #228	; 0xe4
 80036d4:	2508      	movs	r5, #8
 80036d6:	1943      	adds	r3, r0, r5
 80036d8:	19db      	adds	r3, r3, r7
 80036da:	781a      	ldrb	r2, [r3, #0]
 80036dc:	24e7      	movs	r4, #231	; 0xe7
 80036de:	1963      	adds	r3, r4, r5
 80036e0:	19db      	adds	r3, r3, r7
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	21cc      	movs	r1, #204	; 0xcc
 80036e6:	1949      	adds	r1, r1, r5
 80036e8:	19c9      	adds	r1, r1, r7
 80036ea:	6809      	ldr	r1, [r1, #0]
 80036ec:	5c89      	ldrb	r1, [r1, r2]
 80036ee:	2284      	movs	r2, #132	; 0x84
 80036f0:	1952      	adds	r2, r2, r5
 80036f2:	19d2      	adds	r2, r2, r7
 80036f4:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 80036f6:	0029      	movs	r1, r5
 80036f8:	1863      	adds	r3, r4, r1
 80036fa:	19db      	adds	r3, r3, r7
 80036fc:	781a      	ldrb	r2, [r3, #0]
 80036fe:	1863      	adds	r3, r4, r1
 8003700:	19db      	adds	r3, r3, r7
 8003702:	3201      	adds	r2, #1
 8003704:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[0]+1;x<GNRMCComma[1]-4;x++){
 8003706:	1843      	adds	r3, r0, r1
 8003708:	19db      	adds	r3, r3, r7
 800370a:	781a      	ldrb	r2, [r3, #0]
 800370c:	1843      	adds	r3, r0, r1
 800370e:	19db      	adds	r3, r3, r7
 8003710:	3201      	adds	r2, #1
 8003712:	701a      	strb	r2, [r3, #0]
 8003714:	23e4      	movs	r3, #228	; 0xe4
 8003716:	2108      	movs	r1, #8
 8003718:	185b      	adds	r3, r3, r1
 800371a:	19db      	adds	r3, r3, r7
 800371c:	781a      	ldrb	r2, [r3, #0]
 800371e:	2394      	movs	r3, #148	; 0x94
 8003720:	185b      	adds	r3, r3, r1
 8003722:	19db      	adds	r3, r3, r7
 8003724:	785b      	ldrb	r3, [r3, #1]
 8003726:	3b04      	subs	r3, #4
 8003728:	429a      	cmp	r2, r3
 800372a:	dbd2      	blt.n	80036d2 <nmea_parser+0x512>
		}
		//hour(1 byte)
		memset(tempData2,0,sizeof(tempData2));
 800372c:	2480      	movs	r4, #128	; 0x80
 800372e:	1863      	adds	r3, r4, r1
 8003730:	19db      	adds	r3, r3, r7
 8003732:	2204      	movs	r2, #4
 8003734:	2100      	movs	r1, #0
 8003736:	0018      	movs	r0, r3
 8003738:	f00a fecb 	bl	800e4d2 <memset>
		tempData2[0]=tempData[0];
 800373c:	2584      	movs	r5, #132	; 0x84
 800373e:	2008      	movs	r0, #8
 8003740:	182b      	adds	r3, r5, r0
 8003742:	19db      	adds	r3, r3, r7
 8003744:	781a      	ldrb	r2, [r3, #0]
 8003746:	0021      	movs	r1, r4
 8003748:	180b      	adds	r3, r1, r0
 800374a:	19db      	adds	r3, r3, r7
 800374c:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[1];
 800374e:	182b      	adds	r3, r5, r0
 8003750:	19db      	adds	r3, r3, r7
 8003752:	785a      	ldrb	r2, [r3, #1]
 8003754:	000c      	movs	r4, r1
 8003756:	1823      	adds	r3, r4, r0
 8003758:	19db      	adds	r3, r3, r7
 800375a:	705a      	strb	r2, [r3, #1]
		GPSInformation[3] = (uint8_t)atoi(tempData2);
 800375c:	1823      	adds	r3, r4, r0
 800375e:	19db      	adds	r3, r3, r7
 8003760:	0018      	movs	r0, r3
 8003762:	f00a fe57 	bl	800e414 <atoi>
 8003766:	0003      	movs	r3, r0
 8003768:	b2da      	uxtb	r2, r3
 800376a:	4b82      	ldr	r3, [pc, #520]	; (8003974 <nmea_parser+0x7b4>)
 800376c:	70da      	strb	r2, [r3, #3]
		//minutes(1 byte)
		memset(tempData2,0,sizeof(tempData2));
 800376e:	2008      	movs	r0, #8
 8003770:	1823      	adds	r3, r4, r0
 8003772:	19db      	adds	r3, r3, r7
 8003774:	2204      	movs	r2, #4
 8003776:	2100      	movs	r1, #0
 8003778:	0018      	movs	r0, r3
 800377a:	f00a feaa 	bl	800e4d2 <memset>
		tempData2[0]=tempData[2];
 800377e:	2008      	movs	r0, #8
 8003780:	182b      	adds	r3, r5, r0
 8003782:	19db      	adds	r3, r3, r7
 8003784:	789a      	ldrb	r2, [r3, #2]
 8003786:	0021      	movs	r1, r4
 8003788:	180b      	adds	r3, r1, r0
 800378a:	19db      	adds	r3, r3, r7
 800378c:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[3];
 800378e:	182b      	adds	r3, r5, r0
 8003790:	19db      	adds	r3, r3, r7
 8003792:	78da      	ldrb	r2, [r3, #3]
 8003794:	000c      	movs	r4, r1
 8003796:	1823      	adds	r3, r4, r0
 8003798:	19db      	adds	r3, r3, r7
 800379a:	705a      	strb	r2, [r3, #1]
		GPSInformation[4] = (uint8_t)atoi(tempData2);
 800379c:	1823      	adds	r3, r4, r0
 800379e:	19db      	adds	r3, r3, r7
 80037a0:	0018      	movs	r0, r3
 80037a2:	f00a fe37 	bl	800e414 <atoi>
 80037a6:	0003      	movs	r3, r0
 80037a8:	b2da      	uxtb	r2, r3
 80037aa:	4b72      	ldr	r3, [pc, #456]	; (8003974 <nmea_parser+0x7b4>)
 80037ac:	711a      	strb	r2, [r3, #4]
		//seconds(1 byte)
		memset(tempData2,0,sizeof(tempData2));
 80037ae:	2008      	movs	r0, #8
 80037b0:	1823      	adds	r3, r4, r0
 80037b2:	19db      	adds	r3, r3, r7
 80037b4:	2204      	movs	r2, #4
 80037b6:	2100      	movs	r1, #0
 80037b8:	0018      	movs	r0, r3
 80037ba:	f00a fe8a 	bl	800e4d2 <memset>
		tempData2[0]=tempData[4];
 80037be:	2008      	movs	r0, #8
 80037c0:	182b      	adds	r3, r5, r0
 80037c2:	19db      	adds	r3, r3, r7
 80037c4:	791a      	ldrb	r2, [r3, #4]
 80037c6:	0021      	movs	r1, r4
 80037c8:	0004      	movs	r4, r0
 80037ca:	190b      	adds	r3, r1, r4
 80037cc:	19db      	adds	r3, r3, r7
 80037ce:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[5];
 80037d0:	192b      	adds	r3, r5, r4
 80037d2:	19db      	adds	r3, r3, r7
 80037d4:	795a      	ldrb	r2, [r3, #5]
 80037d6:	190b      	adds	r3, r1, r4
 80037d8:	19db      	adds	r3, r3, r7
 80037da:	705a      	strb	r2, [r3, #1]
		GPSInformation[5] = (uint8_t)atoi(tempData2);
 80037dc:	190b      	adds	r3, r1, r4
 80037de:	19db      	adds	r3, r3, r7
 80037e0:	0018      	movs	r0, r3
 80037e2:	f00a fe17 	bl	800e414 <atoi>
 80037e6:	0003      	movs	r3, r0
 80037e8:	b2da      	uxtb	r2, r3
 80037ea:	4b62      	ldr	r3, [pc, #392]	; (8003974 <nmea_parser+0x7b4>)
 80037ec:	715a      	strb	r2, [r3, #5]
		//--------------------------------time/date stamp end-------------------------------------------------

		//-----Quantity of GPS information satellites(1 byte, left 4 bit for gps info len, right 4 bit for qty of sats)
		memset(tempData,0,sizeof(tempData));
 80037ee:	192b      	adds	r3, r5, r4
 80037f0:	19db      	adds	r3, r3, r7
 80037f2:	220f      	movs	r2, #15
 80037f4:	2100      	movs	r1, #0
 80037f6:	0018      	movs	r0, r3
 80037f8:	f00a fe6b 	bl	800e4d2 <memset>
		tempDataIndex = 0;
 80037fc:	23e7      	movs	r3, #231	; 0xe7
 80037fe:	191b      	adds	r3, r3, r4
 8003800:	19db      	adds	r3, r3, r7
 8003802:	2200      	movs	r2, #0
 8003804:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNGGAComma[6]+1;x<GNGGAComma[7];x++){
 8003806:	23a4      	movs	r3, #164	; 0xa4
 8003808:	191b      	adds	r3, r3, r4
 800380a:	19db      	adds	r3, r3, r7
 800380c:	799a      	ldrb	r2, [r3, #6]
 800380e:	23e3      	movs	r3, #227	; 0xe3
 8003810:	191b      	adds	r3, r3, r4
 8003812:	19db      	adds	r3, r3, r7
 8003814:	3201      	adds	r2, #1
 8003816:	701a      	strb	r2, [r3, #0]
 8003818:	e022      	b.n	8003860 <nmea_parser+0x6a0>
			tempData[tempDataIndex] = nmeaResponse[GNGGA][x];
 800381a:	0032      	movs	r2, r6
 800381c:	23cc      	movs	r3, #204	; 0xcc
 800381e:	2508      	movs	r5, #8
 8003820:	195b      	adds	r3, r3, r5
 8003822:	19db      	adds	r3, r3, r7
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	1899      	adds	r1, r3, r2
 8003828:	20e3      	movs	r0, #227	; 0xe3
 800382a:	1943      	adds	r3, r0, r5
 800382c:	19db      	adds	r3, r3, r7
 800382e:	781a      	ldrb	r2, [r3, #0]
 8003830:	24e7      	movs	r4, #231	; 0xe7
 8003832:	1963      	adds	r3, r4, r5
 8003834:	19db      	adds	r3, r3, r7
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	5c89      	ldrb	r1, [r1, r2]
 800383a:	2284      	movs	r2, #132	; 0x84
 800383c:	1952      	adds	r2, r2, r5
 800383e:	19d2      	adds	r2, r2, r7
 8003840:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 8003842:	0029      	movs	r1, r5
 8003844:	1863      	adds	r3, r4, r1
 8003846:	19db      	adds	r3, r3, r7
 8003848:	781a      	ldrb	r2, [r3, #0]
 800384a:	1863      	adds	r3, r4, r1
 800384c:	19db      	adds	r3, r3, r7
 800384e:	3201      	adds	r2, #1
 8003850:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNGGAComma[6]+1;x<GNGGAComma[7];x++){
 8003852:	1843      	adds	r3, r0, r1
 8003854:	19db      	adds	r3, r3, r7
 8003856:	781a      	ldrb	r2, [r3, #0]
 8003858:	1843      	adds	r3, r0, r1
 800385a:	19db      	adds	r3, r3, r7
 800385c:	3201      	adds	r2, #1
 800385e:	701a      	strb	r2, [r3, #0]
 8003860:	23a4      	movs	r3, #164	; 0xa4
 8003862:	2508      	movs	r5, #8
 8003864:	195b      	adds	r3, r3, r5
 8003866:	19db      	adds	r3, r3, r7
 8003868:	79db      	ldrb	r3, [r3, #7]
 800386a:	22e3      	movs	r2, #227	; 0xe3
 800386c:	1952      	adds	r2, r2, r5
 800386e:	19d2      	adds	r2, r2, r7
 8003870:	7812      	ldrb	r2, [r2, #0]
 8003872:	429a      	cmp	r2, r3
 8003874:	d3d1      	bcc.n	800381a <nmea_parser+0x65a>
		}
		QOG |= (atoi(tempData));
 8003876:	2484      	movs	r4, #132	; 0x84
 8003878:	1963      	adds	r3, r4, r5
 800387a:	19db      	adds	r3, r3, r7
 800387c:	0018      	movs	r0, r3
 800387e:	f00a fdc9 	bl	800e414 <atoi>
 8003882:	0003      	movs	r3, r0
 8003884:	b25a      	sxtb	r2, r3
 8003886:	21cb      	movs	r1, #203	; 0xcb
 8003888:	0028      	movs	r0, r5
 800388a:	180b      	adds	r3, r1, r0
 800388c:	19db      	adds	r3, r3, r7
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	b25b      	sxtb	r3, r3
 8003892:	4313      	orrs	r3, r2
 8003894:	b25a      	sxtb	r2, r3
 8003896:	180b      	adds	r3, r1, r0
 8003898:	19db      	adds	r3, r3, r7
 800389a:	701a      	strb	r2, [r3, #0]
		GPSInformation[6] = QOG;
 800389c:	4b35      	ldr	r3, [pc, #212]	; (8003974 <nmea_parser+0x7b4>)
 800389e:	180a      	adds	r2, r1, r0
 80038a0:	19d2      	adds	r2, r2, r7
 80038a2:	7812      	ldrb	r2, [r2, #0]
 80038a4:	719a      	strb	r2, [r3, #6]
		//-------------------------------------QOG END------------------------------------------------------


		//------------------------------------latitude (4 bytes)--------------------------------------
		// char *ptr1;
		memset(tempData,0,sizeof(tempData));
 80038a6:	0005      	movs	r5, r0
 80038a8:	1823      	adds	r3, r4, r0
 80038aa:	19db      	adds	r3, r3, r7
 80038ac:	220f      	movs	r2, #15
 80038ae:	2100      	movs	r1, #0
 80038b0:	0018      	movs	r0, r3
 80038b2:	f00a fe0e 	bl	800e4d2 <memset>
		memset(tempData2,0,sizeof(tempData2));
 80038b6:	2380      	movs	r3, #128	; 0x80
 80038b8:	002c      	movs	r4, r5
 80038ba:	191b      	adds	r3, r3, r4
 80038bc:	19db      	adds	r3, r3, r7
 80038be:	2204      	movs	r2, #4
 80038c0:	2100      	movs	r1, #0
 80038c2:	0018      	movs	r0, r3
 80038c4:	f00a fe05 	bl	800e4d2 <memset>
		tempDataIndex = 0;
 80038c8:	23e7      	movs	r3, #231	; 0xe7
 80038ca:	0021      	movs	r1, r4
 80038cc:	185b      	adds	r3, r3, r1
 80038ce:	19db      	adds	r3, r3, r7
 80038d0:	2200      	movs	r2, #0
 80038d2:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[2]+1;x<GNRMCComma[3];x++){
 80038d4:	2394      	movs	r3, #148	; 0x94
 80038d6:	185b      	adds	r3, r3, r1
 80038d8:	19db      	adds	r3, r3, r7
 80038da:	789a      	ldrb	r2, [r3, #2]
 80038dc:	23e2      	movs	r3, #226	; 0xe2
 80038de:	185b      	adds	r3, r3, r1
 80038e0:	19db      	adds	r3, r3, r7
 80038e2:	3201      	adds	r2, #1
 80038e4:	701a      	strb	r2, [r3, #0]
 80038e6:	e020      	b.n	800392a <nmea_parser+0x76a>
			tempData[tempDataIndex]= nmeaResponse[GNRMC][x];
 80038e8:	20e2      	movs	r0, #226	; 0xe2
 80038ea:	2508      	movs	r5, #8
 80038ec:	1943      	adds	r3, r0, r5
 80038ee:	19db      	adds	r3, r3, r7
 80038f0:	781a      	ldrb	r2, [r3, #0]
 80038f2:	24e7      	movs	r4, #231	; 0xe7
 80038f4:	1963      	adds	r3, r4, r5
 80038f6:	19db      	adds	r3, r3, r7
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	21cc      	movs	r1, #204	; 0xcc
 80038fc:	1949      	adds	r1, r1, r5
 80038fe:	19c9      	adds	r1, r1, r7
 8003900:	6809      	ldr	r1, [r1, #0]
 8003902:	5c89      	ldrb	r1, [r1, r2]
 8003904:	2284      	movs	r2, #132	; 0x84
 8003906:	1952      	adds	r2, r2, r5
 8003908:	19d2      	adds	r2, r2, r7
 800390a:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 800390c:	0029      	movs	r1, r5
 800390e:	1863      	adds	r3, r4, r1
 8003910:	19db      	adds	r3, r3, r7
 8003912:	781a      	ldrb	r2, [r3, #0]
 8003914:	1863      	adds	r3, r4, r1
 8003916:	19db      	adds	r3, r3, r7
 8003918:	3201      	adds	r2, #1
 800391a:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[2]+1;x<GNRMCComma[3];x++){
 800391c:	1843      	adds	r3, r0, r1
 800391e:	19db      	adds	r3, r3, r7
 8003920:	781a      	ldrb	r2, [r3, #0]
 8003922:	1843      	adds	r3, r0, r1
 8003924:	19db      	adds	r3, r3, r7
 8003926:	3201      	adds	r2, #1
 8003928:	701a      	strb	r2, [r3, #0]
 800392a:	2394      	movs	r3, #148	; 0x94
 800392c:	2408      	movs	r4, #8
 800392e:	191b      	adds	r3, r3, r4
 8003930:	19db      	adds	r3, r3, r7
 8003932:	78db      	ldrb	r3, [r3, #3]
 8003934:	22e2      	movs	r2, #226	; 0xe2
 8003936:	1912      	adds	r2, r2, r4
 8003938:	19d2      	adds	r2, r2, r7
 800393a:	7812      	ldrb	r2, [r2, #0]
 800393c:	429a      	cmp	r2, r3
 800393e:	d3d3      	bcc.n	80038e8 <nmea_parser+0x728>
		}
		tempData2[0]=tempData[0];
 8003940:	2184      	movs	r1, #132	; 0x84
 8003942:	190b      	adds	r3, r1, r4
 8003944:	19db      	adds	r3, r3, r7
 8003946:	781a      	ldrb	r2, [r3, #0]
 8003948:	2080      	movs	r0, #128	; 0x80
 800394a:	1903      	adds	r3, r0, r4
 800394c:	19db      	adds	r3, r3, r7
 800394e:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[1];
 8003950:	190b      	adds	r3, r1, r4
 8003952:	19db      	adds	r3, r3, r7
 8003954:	785a      	ldrb	r2, [r3, #1]
 8003956:	0021      	movs	r1, r4
 8003958:	1843      	adds	r3, r0, r1
 800395a:	19db      	adds	r3, r3, r7
 800395c:	705a      	strb	r2, [r3, #1]
		uint8_t t1=2;
 800395e:	23e1      	movs	r3, #225	; 0xe1
 8003960:	185b      	adds	r3, r3, r1
 8003962:	19db      	adds	r3, r3, r7
 8003964:	2202      	movs	r2, #2
 8003966:	701a      	strb	r2, [r3, #0]
		uint8_t t2=0;
 8003968:	23e0      	movs	r3, #224	; 0xe0
 800396a:	185b      	adds	r3, r3, r1
 800396c:	19db      	adds	r3, r3, r7
 800396e:	2200      	movs	r2, #0
 8003970:	701a      	strb	r2, [r3, #0]
		char tB[8];
		while(tempData[t1]!=NULL){
 8003972:	e02f      	b.n	80039d4 <nmea_parser+0x814>
 8003974:	200002a4 	.word	0x200002a4
			if(tempData[t1]!='.'){
 8003978:	21e1      	movs	r1, #225	; 0xe1
 800397a:	2008      	movs	r0, #8
 800397c:	180b      	adds	r3, r1, r0
 800397e:	19db      	adds	r3, r3, r7
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	2484      	movs	r4, #132	; 0x84
 8003984:	1822      	adds	r2, r4, r0
 8003986:	19d2      	adds	r2, r2, r7
 8003988:	5cd3      	ldrb	r3, [r2, r3]
 800398a:	2b2e      	cmp	r3, #46	; 0x2e
 800398c:	d019      	beq.n	80039c2 <nmea_parser+0x802>
				tB[t2]=tempData[t1];
 800398e:	0005      	movs	r5, r0
 8003990:	180b      	adds	r3, r1, r0
 8003992:	19db      	adds	r3, r3, r7
 8003994:	781a      	ldrb	r2, [r3, #0]
 8003996:	20e0      	movs	r0, #224	; 0xe0
 8003998:	0029      	movs	r1, r5
 800399a:	1843      	adds	r3, r0, r1
 800399c:	19db      	adds	r3, r3, r7
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	000d      	movs	r5, r1
 80039a2:	1861      	adds	r1, r4, r1
 80039a4:	19c9      	adds	r1, r1, r7
 80039a6:	5c89      	ldrb	r1, [r1, r2]
 80039a8:	2278      	movs	r2, #120	; 0x78
 80039aa:	002c      	movs	r4, r5
 80039ac:	1912      	adds	r2, r2, r4
 80039ae:	19d2      	adds	r2, r2, r7
 80039b0:	54d1      	strb	r1, [r2, r3]
				t2++;
 80039b2:	0021      	movs	r1, r4
 80039b4:	1843      	adds	r3, r0, r1
 80039b6:	19db      	adds	r3, r3, r7
 80039b8:	781a      	ldrb	r2, [r3, #0]
 80039ba:	1843      	adds	r3, r0, r1
 80039bc:	19db      	adds	r3, r3, r7
 80039be:	3201      	adds	r2, #1
 80039c0:	701a      	strb	r2, [r3, #0]
			}
			t1++;
 80039c2:	21e1      	movs	r1, #225	; 0xe1
 80039c4:	2008      	movs	r0, #8
 80039c6:	180b      	adds	r3, r1, r0
 80039c8:	19db      	adds	r3, r3, r7
 80039ca:	781a      	ldrb	r2, [r3, #0]
 80039cc:	180b      	adds	r3, r1, r0
 80039ce:	19db      	adds	r3, r3, r7
 80039d0:	3201      	adds	r2, #1
 80039d2:	701a      	strb	r2, [r3, #0]
		while(tempData[t1]!=NULL){
 80039d4:	23e1      	movs	r3, #225	; 0xe1
 80039d6:	2008      	movs	r0, #8
 80039d8:	181b      	adds	r3, r3, r0
 80039da:	19db      	adds	r3, r3, r7
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	2284      	movs	r2, #132	; 0x84
 80039e0:	1812      	adds	r2, r2, r0
 80039e2:	19d2      	adds	r2, r2, r7
 80039e4:	5cd3      	ldrb	r3, [r2, r3]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1c6      	bne.n	8003978 <nmea_parser+0x7b8>
		}
		latitude=atoi(tB);
 80039ea:	2378      	movs	r3, #120	; 0x78
 80039ec:	0004      	movs	r4, r0
 80039ee:	181b      	adds	r3, r3, r0
 80039f0:	19db      	adds	r3, r3, r7
 80039f2:	0018      	movs	r0, r3
 80039f4:	f00a fd0e 	bl	800e414 <atoi>
 80039f8:	0003      	movs	r3, r0
 80039fa:	22ec      	movs	r2, #236	; 0xec
 80039fc:	0020      	movs	r0, r4
 80039fe:	1811      	adds	r1, r2, r0
 8003a00:	19c9      	adds	r1, r1, r7
 8003a02:	600b      	str	r3, [r1, #0]
		if(t2==4){
 8003a04:	23e0      	movs	r3, #224	; 0xe0
 8003a06:	181b      	adds	r3, r3, r0
 8003a08:	19db      	adds	r3, r3, r7
 8003a0a:	781b      	ldrb	r3, [r3, #0]
 8003a0c:	2b04      	cmp	r3, #4
 8003a0e:	d109      	bne.n	8003a24 <nmea_parser+0x864>
			latitude*=100;
 8003a10:	0011      	movs	r1, r2
 8003a12:	1813      	adds	r3, r2, r0
 8003a14:	19db      	adds	r3, r3, r7
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2264      	movs	r2, #100	; 0x64
 8003a1a:	4353      	muls	r3, r2
 8003a1c:	180a      	adds	r2, r1, r0
 8003a1e:	19d2      	adds	r2, r2, r7
 8003a20:	6013      	str	r3, [r2, #0]
 8003a22:	e011      	b.n	8003a48 <nmea_parser+0x888>
		}
		else if(t2==5){
 8003a24:	23e0      	movs	r3, #224	; 0xe0
 8003a26:	2008      	movs	r0, #8
 8003a28:	181b      	adds	r3, r3, r0
 8003a2a:	19db      	adds	r3, r3, r7
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	2b05      	cmp	r3, #5
 8003a30:	d10a      	bne.n	8003a48 <nmea_parser+0x888>
			latitude*=10;
 8003a32:	21ec      	movs	r1, #236	; 0xec
 8003a34:	180b      	adds	r3, r1, r0
 8003a36:	19db      	adds	r3, r3, r7
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	0013      	movs	r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	189b      	adds	r3, r3, r2
 8003a40:	005b      	lsls	r3, r3, #1
 8003a42:	180a      	adds	r2, r1, r0
 8003a44:	19d2      	adds	r2, r2, r7
 8003a46:	6013      	str	r3, [r2, #0]
		}
		latitude=latitude*3;
 8003a48:	24ec      	movs	r4, #236	; 0xec
 8003a4a:	2008      	movs	r0, #8
 8003a4c:	1823      	adds	r3, r4, r0
 8003a4e:	19db      	adds	r3, r3, r7
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	0013      	movs	r3, r2
 8003a54:	005b      	lsls	r3, r3, #1
 8003a56:	189b      	adds	r3, r3, r2
 8003a58:	1822      	adds	r2, r4, r0
 8003a5a:	19d2      	adds	r2, r2, r7
 8003a5c:	6013      	str	r3, [r2, #0]
		latitude+= (atoi(tempData2)*60*30000);
 8003a5e:	2580      	movs	r5, #128	; 0x80
 8003a60:	182b      	adds	r3, r5, r0
 8003a62:	19db      	adds	r3, r3, r7
 8003a64:	0018      	movs	r0, r3
 8003a66:	f00a fcd5 	bl	800e414 <atoi>
 8003a6a:	0003      	movs	r3, r0
 8003a6c:	4aae      	ldr	r2, [pc, #696]	; (8003d28 <nmea_parser+0xb68>)
 8003a6e:	4353      	muls	r3, r2
 8003a70:	001a      	movs	r2, r3
 8003a72:	2008      	movs	r0, #8
 8003a74:	1823      	adds	r3, r4, r0
 8003a76:	19db      	adds	r3, r3, r7
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	189b      	adds	r3, r3, r2
 8003a7c:	0021      	movs	r1, r4
 8003a7e:	180a      	adds	r2, r1, r0
 8003a80:	19d2      	adds	r2, r2, r7
 8003a82:	6013      	str	r3, [r2, #0]
		GPSInformation[7] = latitude>>24;
 8003a84:	180b      	adds	r3, r1, r0
 8003a86:	19db      	adds	r3, r3, r7
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	0e1b      	lsrs	r3, r3, #24
 8003a8c:	b2da      	uxtb	r2, r3
 8003a8e:	4ba7      	ldr	r3, [pc, #668]	; (8003d2c <nmea_parser+0xb6c>)
 8003a90:	71da      	strb	r2, [r3, #7]
		GPSInformation[8] = latitude>>16;
 8003a92:	180b      	adds	r3, r1, r0
 8003a94:	19db      	adds	r3, r3, r7
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	0c1b      	lsrs	r3, r3, #16
 8003a9a:	b2da      	uxtb	r2, r3
 8003a9c:	4ba3      	ldr	r3, [pc, #652]	; (8003d2c <nmea_parser+0xb6c>)
 8003a9e:	721a      	strb	r2, [r3, #8]
		GPSInformation[9] = latitude>>8;
 8003aa0:	180b      	adds	r3, r1, r0
 8003aa2:	19db      	adds	r3, r3, r7
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	0a1b      	lsrs	r3, r3, #8
 8003aa8:	b2da      	uxtb	r2, r3
 8003aaa:	4ba0      	ldr	r3, [pc, #640]	; (8003d2c <nmea_parser+0xb6c>)
 8003aac:	725a      	strb	r2, [r3, #9]
		GPSInformation[10] = latitude;
 8003aae:	180b      	adds	r3, r1, r0
 8003ab0:	19db      	adds	r3, r3, r7
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	b2da      	uxtb	r2, r3
 8003ab6:	4b9d      	ldr	r3, [pc, #628]	; (8003d2c <nmea_parser+0xb6c>)
 8003ab8:	729a      	strb	r2, [r3, #10]



		//------------------------------------longitude (4 bytes)--------------------------------------
		// char *ptr2;
		memset(tempData,0,sizeof(tempData));
 8003aba:	2384      	movs	r3, #132	; 0x84
 8003abc:	0004      	movs	r4, r0
 8003abe:	191b      	adds	r3, r3, r4
 8003ac0:	19db      	adds	r3, r3, r7
 8003ac2:	220f      	movs	r2, #15
 8003ac4:	2100      	movs	r1, #0
 8003ac6:	0018      	movs	r0, r3
 8003ac8:	f00a fd03 	bl	800e4d2 <memset>
		memset(tempData2,0,sizeof(tempData2));
 8003acc:	192b      	adds	r3, r5, r4
 8003ace:	19db      	adds	r3, r3, r7
 8003ad0:	2204      	movs	r2, #4
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	f00a fcfc 	bl	800e4d2 <memset>
		tempDataIndex = 0;
 8003ada:	23e7      	movs	r3, #231	; 0xe7
 8003adc:	0020      	movs	r0, r4
 8003ade:	181b      	adds	r3, r3, r0
 8003ae0:	19db      	adds	r3, r3, r7
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[4]+1;x<GNRMCComma[5];x++){
 8003ae6:	2394      	movs	r3, #148	; 0x94
 8003ae8:	181b      	adds	r3, r3, r0
 8003aea:	19db      	adds	r3, r3, r7
 8003aec:	791a      	ldrb	r2, [r3, #4]
 8003aee:	23df      	movs	r3, #223	; 0xdf
 8003af0:	181b      	adds	r3, r3, r0
 8003af2:	19db      	adds	r3, r3, r7
 8003af4:	3201      	adds	r2, #1
 8003af6:	701a      	strb	r2, [r3, #0]
 8003af8:	e020      	b.n	8003b3c <nmea_parser+0x97c>
			tempData[tempDataIndex]= nmeaResponse[GNRMC][x];
 8003afa:	20df      	movs	r0, #223	; 0xdf
 8003afc:	2508      	movs	r5, #8
 8003afe:	1943      	adds	r3, r0, r5
 8003b00:	19db      	adds	r3, r3, r7
 8003b02:	781a      	ldrb	r2, [r3, #0]
 8003b04:	24e7      	movs	r4, #231	; 0xe7
 8003b06:	1963      	adds	r3, r4, r5
 8003b08:	19db      	adds	r3, r3, r7
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	21cc      	movs	r1, #204	; 0xcc
 8003b0e:	1949      	adds	r1, r1, r5
 8003b10:	19c9      	adds	r1, r1, r7
 8003b12:	6809      	ldr	r1, [r1, #0]
 8003b14:	5c89      	ldrb	r1, [r1, r2]
 8003b16:	2284      	movs	r2, #132	; 0x84
 8003b18:	1952      	adds	r2, r2, r5
 8003b1a:	19d2      	adds	r2, r2, r7
 8003b1c:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 8003b1e:	0029      	movs	r1, r5
 8003b20:	1863      	adds	r3, r4, r1
 8003b22:	19db      	adds	r3, r3, r7
 8003b24:	781a      	ldrb	r2, [r3, #0]
 8003b26:	1863      	adds	r3, r4, r1
 8003b28:	19db      	adds	r3, r3, r7
 8003b2a:	3201      	adds	r2, #1
 8003b2c:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[4]+1;x<GNRMCComma[5];x++){
 8003b2e:	1843      	adds	r3, r0, r1
 8003b30:	19db      	adds	r3, r3, r7
 8003b32:	781a      	ldrb	r2, [r3, #0]
 8003b34:	1843      	adds	r3, r0, r1
 8003b36:	19db      	adds	r3, r3, r7
 8003b38:	3201      	adds	r2, #1
 8003b3a:	701a      	strb	r2, [r3, #0]
 8003b3c:	2394      	movs	r3, #148	; 0x94
 8003b3e:	2408      	movs	r4, #8
 8003b40:	191b      	adds	r3, r3, r4
 8003b42:	19db      	adds	r3, r3, r7
 8003b44:	795b      	ldrb	r3, [r3, #5]
 8003b46:	22df      	movs	r2, #223	; 0xdf
 8003b48:	1912      	adds	r2, r2, r4
 8003b4a:	19d2      	adds	r2, r2, r7
 8003b4c:	7812      	ldrb	r2, [r2, #0]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d3d3      	bcc.n	8003afa <nmea_parser+0x93a>
		}

		tempData2[0]=tempData[0];
 8003b52:	2184      	movs	r1, #132	; 0x84
 8003b54:	190b      	adds	r3, r1, r4
 8003b56:	19db      	adds	r3, r3, r7
 8003b58:	781a      	ldrb	r2, [r3, #0]
 8003b5a:	2080      	movs	r0, #128	; 0x80
 8003b5c:	1903      	adds	r3, r0, r4
 8003b5e:	19db      	adds	r3, r3, r7
 8003b60:	701a      	strb	r2, [r3, #0]
		tempData2[1]=tempData[1];
 8003b62:	190b      	adds	r3, r1, r4
 8003b64:	19db      	adds	r3, r3, r7
 8003b66:	785a      	ldrb	r2, [r3, #1]
 8003b68:	1903      	adds	r3, r0, r4
 8003b6a:	19db      	adds	r3, r3, r7
 8003b6c:	705a      	strb	r2, [r3, #1]
		tempData2[2]=tempData[2];
 8003b6e:	190b      	adds	r3, r1, r4
 8003b70:	19db      	adds	r3, r3, r7
 8003b72:	789a      	ldrb	r2, [r3, #2]
 8003b74:	0021      	movs	r1, r4
 8003b76:	1843      	adds	r3, r0, r1
 8003b78:	19db      	adds	r3, r3, r7
 8003b7a:	709a      	strb	r2, [r3, #2]
		memset(tB,0,sizeof(tB));
 8003b7c:	2378      	movs	r3, #120	; 0x78
 8003b7e:	000c      	movs	r4, r1
 8003b80:	185b      	adds	r3, r3, r1
 8003b82:	19db      	adds	r3, r3, r7
 8003b84:	2208      	movs	r2, #8
 8003b86:	2100      	movs	r1, #0
 8003b88:	0018      	movs	r0, r3
 8003b8a:	f00a fca2 	bl	800e4d2 <memset>
		t1=3;
 8003b8e:	23e1      	movs	r3, #225	; 0xe1
 8003b90:	0021      	movs	r1, r4
 8003b92:	185b      	adds	r3, r3, r1
 8003b94:	19db      	adds	r3, r3, r7
 8003b96:	2203      	movs	r2, #3
 8003b98:	701a      	strb	r2, [r3, #0]
		t2=0;
 8003b9a:	23e0      	movs	r3, #224	; 0xe0
 8003b9c:	185b      	adds	r3, r3, r1
 8003b9e:	19db      	adds	r3, r3, r7
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	701a      	strb	r2, [r3, #0]
		while(tempData[t1]!=NULL){
 8003ba4:	e02d      	b.n	8003c02 <nmea_parser+0xa42>
			if(tempData[t1]!='.'){
 8003ba6:	21e1      	movs	r1, #225	; 0xe1
 8003ba8:	2008      	movs	r0, #8
 8003baa:	180b      	adds	r3, r1, r0
 8003bac:	19db      	adds	r3, r3, r7
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	2484      	movs	r4, #132	; 0x84
 8003bb2:	1822      	adds	r2, r4, r0
 8003bb4:	19d2      	adds	r2, r2, r7
 8003bb6:	5cd3      	ldrb	r3, [r2, r3]
 8003bb8:	2b2e      	cmp	r3, #46	; 0x2e
 8003bba:	d019      	beq.n	8003bf0 <nmea_parser+0xa30>
				tB[t2]=tempData[t1];
 8003bbc:	0005      	movs	r5, r0
 8003bbe:	180b      	adds	r3, r1, r0
 8003bc0:	19db      	adds	r3, r3, r7
 8003bc2:	781a      	ldrb	r2, [r3, #0]
 8003bc4:	20e0      	movs	r0, #224	; 0xe0
 8003bc6:	0029      	movs	r1, r5
 8003bc8:	1843      	adds	r3, r0, r1
 8003bca:	19db      	adds	r3, r3, r7
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	000d      	movs	r5, r1
 8003bd0:	1861      	adds	r1, r4, r1
 8003bd2:	19c9      	adds	r1, r1, r7
 8003bd4:	5c89      	ldrb	r1, [r1, r2]
 8003bd6:	2278      	movs	r2, #120	; 0x78
 8003bd8:	002c      	movs	r4, r5
 8003bda:	1912      	adds	r2, r2, r4
 8003bdc:	19d2      	adds	r2, r2, r7
 8003bde:	54d1      	strb	r1, [r2, r3]
				t2++;
 8003be0:	0021      	movs	r1, r4
 8003be2:	1843      	adds	r3, r0, r1
 8003be4:	19db      	adds	r3, r3, r7
 8003be6:	781a      	ldrb	r2, [r3, #0]
 8003be8:	1843      	adds	r3, r0, r1
 8003bea:	19db      	adds	r3, r3, r7
 8003bec:	3201      	adds	r2, #1
 8003bee:	701a      	strb	r2, [r3, #0]
			}
			t1++;
 8003bf0:	21e1      	movs	r1, #225	; 0xe1
 8003bf2:	2008      	movs	r0, #8
 8003bf4:	180b      	adds	r3, r1, r0
 8003bf6:	19db      	adds	r3, r3, r7
 8003bf8:	781a      	ldrb	r2, [r3, #0]
 8003bfa:	180b      	adds	r3, r1, r0
 8003bfc:	19db      	adds	r3, r3, r7
 8003bfe:	3201      	adds	r2, #1
 8003c00:	701a      	strb	r2, [r3, #0]
		while(tempData[t1]!=NULL){
 8003c02:	23e1      	movs	r3, #225	; 0xe1
 8003c04:	2008      	movs	r0, #8
 8003c06:	181b      	adds	r3, r3, r0
 8003c08:	19db      	adds	r3, r3, r7
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	2284      	movs	r2, #132	; 0x84
 8003c0e:	1812      	adds	r2, r2, r0
 8003c10:	19d2      	adds	r2, r2, r7
 8003c12:	5cd3      	ldrb	r3, [r2, r3]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1c6      	bne.n	8003ba6 <nmea_parser+0x9e6>
		}
		longitude=atoi(tB);
 8003c18:	2378      	movs	r3, #120	; 0x78
 8003c1a:	0004      	movs	r4, r0
 8003c1c:	181b      	adds	r3, r3, r0
 8003c1e:	19db      	adds	r3, r3, r7
 8003c20:	0018      	movs	r0, r3
 8003c22:	f00a fbf7 	bl	800e414 <atoi>
 8003c26:	0003      	movs	r3, r0
 8003c28:	22e8      	movs	r2, #232	; 0xe8
 8003c2a:	0020      	movs	r0, r4
 8003c2c:	1811      	adds	r1, r2, r0
 8003c2e:	19c9      	adds	r1, r1, r7
 8003c30:	600b      	str	r3, [r1, #0]
		if(t2==4){
 8003c32:	23e0      	movs	r3, #224	; 0xe0
 8003c34:	181b      	adds	r3, r3, r0
 8003c36:	19db      	adds	r3, r3, r7
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	2b04      	cmp	r3, #4
 8003c3c:	d109      	bne.n	8003c52 <nmea_parser+0xa92>
			longitude*=100;
 8003c3e:	0011      	movs	r1, r2
 8003c40:	1813      	adds	r3, r2, r0
 8003c42:	19db      	adds	r3, r3, r7
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2264      	movs	r2, #100	; 0x64
 8003c48:	4353      	muls	r3, r2
 8003c4a:	180a      	adds	r2, r1, r0
 8003c4c:	19d2      	adds	r2, r2, r7
 8003c4e:	6013      	str	r3, [r2, #0]
 8003c50:	e011      	b.n	8003c76 <nmea_parser+0xab6>
		}
		else if(t2==5){
 8003c52:	23e0      	movs	r3, #224	; 0xe0
 8003c54:	2008      	movs	r0, #8
 8003c56:	181b      	adds	r3, r3, r0
 8003c58:	19db      	adds	r3, r3, r7
 8003c5a:	781b      	ldrb	r3, [r3, #0]
 8003c5c:	2b05      	cmp	r3, #5
 8003c5e:	d10a      	bne.n	8003c76 <nmea_parser+0xab6>
			longitude*=10;
 8003c60:	21e8      	movs	r1, #232	; 0xe8
 8003c62:	180b      	adds	r3, r1, r0
 8003c64:	19db      	adds	r3, r3, r7
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	0013      	movs	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	189b      	adds	r3, r3, r2
 8003c6e:	005b      	lsls	r3, r3, #1
 8003c70:	180a      	adds	r2, r1, r0
 8003c72:	19d2      	adds	r2, r2, r7
 8003c74:	6013      	str	r3, [r2, #0]
		}
		longitude=longitude*3;
 8003c76:	24e8      	movs	r4, #232	; 0xe8
 8003c78:	2008      	movs	r0, #8
 8003c7a:	1823      	adds	r3, r4, r0
 8003c7c:	19db      	adds	r3, r3, r7
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	0013      	movs	r3, r2
 8003c82:	005b      	lsls	r3, r3, #1
 8003c84:	189b      	adds	r3, r3, r2
 8003c86:	1822      	adds	r2, r4, r0
 8003c88:	19d2      	adds	r2, r2, r7
 8003c8a:	6013      	str	r3, [r2, #0]
		longitude+= (atoi(tempData2)*60*30000);
 8003c8c:	2580      	movs	r5, #128	; 0x80
 8003c8e:	182b      	adds	r3, r5, r0
 8003c90:	19db      	adds	r3, r3, r7
 8003c92:	0018      	movs	r0, r3
 8003c94:	f00a fbbe 	bl	800e414 <atoi>
 8003c98:	0003      	movs	r3, r0
 8003c9a:	4a23      	ldr	r2, [pc, #140]	; (8003d28 <nmea_parser+0xb68>)
 8003c9c:	4353      	muls	r3, r2
 8003c9e:	001a      	movs	r2, r3
 8003ca0:	2008      	movs	r0, #8
 8003ca2:	1823      	adds	r3, r4, r0
 8003ca4:	19db      	adds	r3, r3, r7
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	189b      	adds	r3, r3, r2
 8003caa:	0021      	movs	r1, r4
 8003cac:	180a      	adds	r2, r1, r0
 8003cae:	19d2      	adds	r2, r2, r7
 8003cb0:	6013      	str	r3, [r2, #0]
		GPSInformation[11] = longitude>>24;
 8003cb2:	180b      	adds	r3, r1, r0
 8003cb4:	19db      	adds	r3, r3, r7
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	0e1b      	lsrs	r3, r3, #24
 8003cba:	b2da      	uxtb	r2, r3
 8003cbc:	4b1b      	ldr	r3, [pc, #108]	; (8003d2c <nmea_parser+0xb6c>)
 8003cbe:	72da      	strb	r2, [r3, #11]
		GPSInformation[12] = longitude>>16;
 8003cc0:	180b      	adds	r3, r1, r0
 8003cc2:	19db      	adds	r3, r3, r7
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	0c1b      	lsrs	r3, r3, #16
 8003cc8:	b2da      	uxtb	r2, r3
 8003cca:	4b18      	ldr	r3, [pc, #96]	; (8003d2c <nmea_parser+0xb6c>)
 8003ccc:	731a      	strb	r2, [r3, #12]
		GPSInformation[13] = longitude>>8;
 8003cce:	180b      	adds	r3, r1, r0
 8003cd0:	19db      	adds	r3, r3, r7
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	0a1b      	lsrs	r3, r3, #8
 8003cd6:	b2da      	uxtb	r2, r3
 8003cd8:	4b14      	ldr	r3, [pc, #80]	; (8003d2c <nmea_parser+0xb6c>)
 8003cda:	735a      	strb	r2, [r3, #13]
		GPSInformation[14] = longitude;
 8003cdc:	180b      	adds	r3, r1, r0
 8003cde:	19db      	adds	r3, r3, r7
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	b2da      	uxtb	r2, r3
 8003ce4:	4b11      	ldr	r3, [pc, #68]	; (8003d2c <nmea_parser+0xb6c>)
 8003ce6:	739a      	strb	r2, [r3, #14]
		//------------------------------------longitude end--------------------------------------



		//----------------------------------speed----------------------------------------------------
		memset(tempData,0,sizeof(tempData));
 8003ce8:	2384      	movs	r3, #132	; 0x84
 8003cea:	0004      	movs	r4, r0
 8003cec:	191b      	adds	r3, r3, r4
 8003cee:	19db      	adds	r3, r3, r7
 8003cf0:	220f      	movs	r2, #15
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	0018      	movs	r0, r3
 8003cf6:	f00a fbec 	bl	800e4d2 <memset>
		memset(tempData2,0,sizeof(tempData2));
 8003cfa:	192b      	adds	r3, r5, r4
 8003cfc:	19db      	adds	r3, r3, r7
 8003cfe:	2204      	movs	r2, #4
 8003d00:	2100      	movs	r1, #0
 8003d02:	0018      	movs	r0, r3
 8003d04:	f00a fbe5 	bl	800e4d2 <memset>
		tempDataIndex = 0;
 8003d08:	23e7      	movs	r3, #231	; 0xe7
 8003d0a:	0020      	movs	r0, r4
 8003d0c:	181b      	adds	r3, r3, r0
 8003d0e:	19db      	adds	r3, r3, r7
 8003d10:	2200      	movs	r2, #0
 8003d12:	701a      	strb	r2, [r3, #0]
		float speedinf;
		for(uint8_t x =GNRMCComma[6]+1;x<GNRMCComma[7];x++){
 8003d14:	2394      	movs	r3, #148	; 0x94
 8003d16:	181b      	adds	r3, r3, r0
 8003d18:	19db      	adds	r3, r3, r7
 8003d1a:	799a      	ldrb	r2, [r3, #6]
 8003d1c:	23d7      	movs	r3, #215	; 0xd7
 8003d1e:	181b      	adds	r3, r3, r0
 8003d20:	19db      	adds	r3, r3, r7
 8003d22:	3201      	adds	r2, #1
 8003d24:	701a      	strb	r2, [r3, #0]
 8003d26:	e024      	b.n	8003d72 <nmea_parser+0xbb2>
 8003d28:	001b7740 	.word	0x001b7740
 8003d2c:	200002a4 	.word	0x200002a4
			tempData[tempDataIndex]= nmeaResponse[GNRMC][x];
 8003d30:	20d7      	movs	r0, #215	; 0xd7
 8003d32:	2508      	movs	r5, #8
 8003d34:	1943      	adds	r3, r0, r5
 8003d36:	19db      	adds	r3, r3, r7
 8003d38:	781a      	ldrb	r2, [r3, #0]
 8003d3a:	24e7      	movs	r4, #231	; 0xe7
 8003d3c:	1963      	adds	r3, r4, r5
 8003d3e:	19db      	adds	r3, r3, r7
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	21cc      	movs	r1, #204	; 0xcc
 8003d44:	1949      	adds	r1, r1, r5
 8003d46:	19c9      	adds	r1, r1, r7
 8003d48:	6809      	ldr	r1, [r1, #0]
 8003d4a:	5c89      	ldrb	r1, [r1, r2]
 8003d4c:	2284      	movs	r2, #132	; 0x84
 8003d4e:	1952      	adds	r2, r2, r5
 8003d50:	19d2      	adds	r2, r2, r7
 8003d52:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 8003d54:	0029      	movs	r1, r5
 8003d56:	1863      	adds	r3, r4, r1
 8003d58:	19db      	adds	r3, r3, r7
 8003d5a:	781a      	ldrb	r2, [r3, #0]
 8003d5c:	1863      	adds	r3, r4, r1
 8003d5e:	19db      	adds	r3, r3, r7
 8003d60:	3201      	adds	r2, #1
 8003d62:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[6]+1;x<GNRMCComma[7];x++){
 8003d64:	1843      	adds	r3, r0, r1
 8003d66:	19db      	adds	r3, r3, r7
 8003d68:	781a      	ldrb	r2, [r3, #0]
 8003d6a:	1843      	adds	r3, r0, r1
 8003d6c:	19db      	adds	r3, r3, r7
 8003d6e:	3201      	adds	r2, #1
 8003d70:	701a      	strb	r2, [r3, #0]
 8003d72:	2394      	movs	r3, #148	; 0x94
 8003d74:	2508      	movs	r5, #8
 8003d76:	195b      	adds	r3, r3, r5
 8003d78:	19db      	adds	r3, r3, r7
 8003d7a:	79db      	ldrb	r3, [r3, #7]
 8003d7c:	22d7      	movs	r2, #215	; 0xd7
 8003d7e:	1952      	adds	r2, r2, r5
 8003d80:	19d2      	adds	r2, r2, r7
 8003d82:	7812      	ldrb	r2, [r2, #0]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d3d3      	bcc.n	8003d30 <nmea_parser+0xb70>
		}

		speedinf = strtof(tempData,NULL);
 8003d88:	2384      	movs	r3, #132	; 0x84
 8003d8a:	195b      	adds	r3, r3, r5
 8003d8c:	19db      	adds	r3, r3, r7
 8003d8e:	2100      	movs	r1, #0
 8003d90:	0018      	movs	r0, r3
 8003d92:	f00b fa39 	bl	800f208 <strtof>
 8003d96:	1c03      	adds	r3, r0, #0
 8003d98:	24d8      	movs	r4, #216	; 0xd8
 8003d9a:	1962      	adds	r2, r4, r5
 8003d9c:	19d2      	adds	r2, r2, r7
 8003d9e:	6013      	str	r3, [r2, #0]
		speedinf= speedinf * 1.85;
 8003da0:	1963      	adds	r3, r4, r5
 8003da2:	19db      	adds	r3, r3, r7
 8003da4:	6818      	ldr	r0, [r3, #0]
 8003da6:	f7ff f8eb 	bl	8002f80 <__aeabi_f2d>
 8003daa:	4a80      	ldr	r2, [pc, #512]	; (8003fac <nmea_parser+0xdec>)
 8003dac:	4b80      	ldr	r3, [pc, #512]	; (8003fb0 <nmea_parser+0xdf0>)
 8003dae:	f7fe fa3f 	bl	8002230 <__aeabi_dmul>
 8003db2:	0002      	movs	r2, r0
 8003db4:	000b      	movs	r3, r1
 8003db6:	0010      	movs	r0, r2
 8003db8:	0019      	movs	r1, r3
 8003dba:	f7ff f929 	bl	8003010 <__aeabi_d2f>
 8003dbe:	1c03      	adds	r3, r0, #0
 8003dc0:	1962      	adds	r2, r4, r5
 8003dc2:	19d2      	adds	r2, r2, r7
 8003dc4:	6013      	str	r3, [r2, #0]
		if(speedinf>255){
 8003dc6:	497b      	ldr	r1, [pc, #492]	; (8003fb4 <nmea_parser+0xdf4>)
 8003dc8:	1963      	adds	r3, r4, r5
 8003dca:	19db      	adds	r3, r3, r7
 8003dcc:	6818      	ldr	r0, [r3, #0]
 8003dce:	f7fc fb97 	bl	8000500 <__aeabi_fcmpgt>
 8003dd2:	1e03      	subs	r3, r0, #0
 8003dd4:	d003      	beq.n	8003dde <nmea_parser+0xc1e>
			speedinf=255;
 8003dd6:	4b77      	ldr	r3, [pc, #476]	; (8003fb4 <nmea_parser+0xdf4>)
 8003dd8:	1962      	adds	r2, r4, r5
 8003dda:	19d2      	adds	r2, r2, r7
 8003ddc:	6013      	str	r3, [r2, #0]
		}
		if(speedinf<1){
 8003dde:	21fe      	movs	r1, #254	; 0xfe
 8003de0:	0589      	lsls	r1, r1, #22
 8003de2:	24d8      	movs	r4, #216	; 0xd8
 8003de4:	2508      	movs	r5, #8
 8003de6:	1963      	adds	r3, r4, r5
 8003de8:	19db      	adds	r3, r3, r7
 8003dea:	6818      	ldr	r0, [r3, #0]
 8003dec:	f7fc fb74 	bl	80004d8 <__aeabi_fcmplt>
 8003df0:	1e03      	subs	r3, r0, #0
 8003df2:	d003      	beq.n	8003dfc <nmea_parser+0xc3c>
			speedinf=0;
 8003df4:	2300      	movs	r3, #0
 8003df6:	1962      	adds	r2, r4, r5
 8003df8:	19d2      	adds	r2, r2, r7
 8003dfa:	6013      	str	r3, [r2, #0]

		}

		GPSInformation[15] = (int)speedinf;
 8003dfc:	23d8      	movs	r3, #216	; 0xd8
 8003dfe:	2408      	movs	r4, #8
 8003e00:	191b      	adds	r3, r3, r4
 8003e02:	19db      	adds	r3, r3, r7
 8003e04:	6818      	ldr	r0, [r3, #0]
 8003e06:	f7fd fa67 	bl	80012d8 <__aeabi_f2iz>
 8003e0a:	0003      	movs	r3, r0
 8003e0c:	b2da      	uxtb	r2, r3
 8003e0e:	4b6a      	ldr	r3, [pc, #424]	; (8003fb8 <nmea_parser+0xdf8>)
 8003e10:	73da      	strb	r2, [r3, #15]



		//------------------------------Coursestatus block(2 byte)--------------------------------
		//Byte1, bit 4(gps position bit)
		if (nmeaResponse[GNRMC][GNRMCComma[1]+1] == 'A'){
 8003e12:	2394      	movs	r3, #148	; 0x94
 8003e14:	191b      	adds	r3, r3, r4
 8003e16:	19db      	adds	r3, r3, r7
 8003e18:	785b      	ldrb	r3, [r3, #1]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	22cc      	movs	r2, #204	; 0xcc
 8003e1e:	1912      	adds	r2, r2, r4
 8003e20:	19d2      	adds	r2, r2, r7
 8003e22:	6812      	ldr	r2, [r2, #0]
 8003e24:	5cd3      	ldrb	r3, [r2, r3]
 8003e26:	2b41      	cmp	r3, #65	; 0x41
 8003e28:	d109      	bne.n	8003e3e <nmea_parser+0xc7e>
			courseStatus |= 0x1000;
 8003e2a:	22f6      	movs	r2, #246	; 0xf6
 8003e2c:	1913      	adds	r3, r2, r4
 8003e2e:	19db      	adds	r3, r3, r7
 8003e30:	1912      	adds	r2, r2, r4
 8003e32:	19d2      	adds	r2, r2, r7
 8003e34:	8812      	ldrh	r2, [r2, #0]
 8003e36:	2180      	movs	r1, #128	; 0x80
 8003e38:	0149      	lsls	r1, r1, #5
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	801a      	strh	r2, [r3, #0]
		}
		//Byte1, bit 5(realtime differential)
		if (nmeaResponse[GNGGA][GNGGAComma[5]+1] != '1'){
 8003e3e:	0032      	movs	r2, r6
 8003e40:	23cc      	movs	r3, #204	; 0xcc
 8003e42:	2108      	movs	r1, #8
 8003e44:	185b      	adds	r3, r3, r1
 8003e46:	19db      	adds	r3, r3, r7
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	189a      	adds	r2, r3, r2
 8003e4c:	23a4      	movs	r3, #164	; 0xa4
 8003e4e:	185b      	adds	r3, r3, r1
 8003e50:	19db      	adds	r3, r3, r7
 8003e52:	795b      	ldrb	r3, [r3, #5]
 8003e54:	3301      	adds	r3, #1
 8003e56:	5cd3      	ldrb	r3, [r2, r3]
 8003e58:	2b31      	cmp	r3, #49	; 0x31
 8003e5a:	d009      	beq.n	8003e70 <nmea_parser+0xcb0>
			courseStatus |= 0x2000;
 8003e5c:	22f6      	movs	r2, #246	; 0xf6
 8003e5e:	1853      	adds	r3, r2, r1
 8003e60:	19db      	adds	r3, r3, r7
 8003e62:	1852      	adds	r2, r2, r1
 8003e64:	19d2      	adds	r2, r2, r7
 8003e66:	8812      	ldrh	r2, [r2, #0]
 8003e68:	2180      	movs	r1, #128	; 0x80
 8003e6a:	0189      	lsls	r1, r1, #6
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	801a      	strh	r2, [r3, #0]
		}
		//Byte1, bit 3(East/West bit)
		if(nmeaResponse[GNRMC][GNRMCComma[5]+1] == 'W' ){
 8003e70:	2394      	movs	r3, #148	; 0x94
 8003e72:	2108      	movs	r1, #8
 8003e74:	185b      	adds	r3, r3, r1
 8003e76:	19db      	adds	r3, r3, r7
 8003e78:	795b      	ldrb	r3, [r3, #5]
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	22cc      	movs	r2, #204	; 0xcc
 8003e7e:	1852      	adds	r2, r2, r1
 8003e80:	19d2      	adds	r2, r2, r7
 8003e82:	6812      	ldr	r2, [r2, #0]
 8003e84:	5cd3      	ldrb	r3, [r2, r3]
 8003e86:	2b57      	cmp	r3, #87	; 0x57
 8003e88:	d109      	bne.n	8003e9e <nmea_parser+0xcde>
			courseStatus |= 0x800;
 8003e8a:	22f6      	movs	r2, #246	; 0xf6
 8003e8c:	1853      	adds	r3, r2, r1
 8003e8e:	19db      	adds	r3, r3, r7
 8003e90:	1852      	adds	r2, r2, r1
 8003e92:	19d2      	adds	r2, r2, r7
 8003e94:	8812      	ldrh	r2, [r2, #0]
 8003e96:	2180      	movs	r1, #128	; 0x80
 8003e98:	0109      	lsls	r1, r1, #4
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	801a      	strh	r2, [r3, #0]
		}
		//Byte1, bit 2(North/South bit)
		if(nmeaResponse[GNRMC][GNRMCComma[3]+1] == 'N' ){
 8003e9e:	2394      	movs	r3, #148	; 0x94
 8003ea0:	2108      	movs	r1, #8
 8003ea2:	185b      	adds	r3, r3, r1
 8003ea4:	19db      	adds	r3, r3, r7
 8003ea6:	78db      	ldrb	r3, [r3, #3]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	22cc      	movs	r2, #204	; 0xcc
 8003eac:	1852      	adds	r2, r2, r1
 8003eae:	19d2      	adds	r2, r2, r7
 8003eb0:	6812      	ldr	r2, [r2, #0]
 8003eb2:	5cd3      	ldrb	r3, [r2, r3]
 8003eb4:	2b4e      	cmp	r3, #78	; 0x4e
 8003eb6:	d109      	bne.n	8003ecc <nmea_parser+0xd0c>
			courseStatus |= 0x400;
 8003eb8:	22f6      	movs	r2, #246	; 0xf6
 8003eba:	1853      	adds	r3, r2, r1
 8003ebc:	19db      	adds	r3, r3, r7
 8003ebe:	1852      	adds	r2, r2, r1
 8003ec0:	19d2      	adds	r2, r2, r7
 8003ec2:	8812      	ldrh	r2, [r2, #0]
 8003ec4:	2180      	movs	r1, #128	; 0x80
 8003ec6:	00c9      	lsls	r1, r1, #3
 8003ec8:	430a      	orrs	r2, r1
 8003eca:	801a      	strh	r2, [r3, #0]
		}

		//Course
		memset(tempData,0,sizeof(tempData));
 8003ecc:	2384      	movs	r3, #132	; 0x84
 8003ece:	2408      	movs	r4, #8
 8003ed0:	191b      	adds	r3, r3, r4
 8003ed2:	19db      	adds	r3, r3, r7
 8003ed4:	220f      	movs	r2, #15
 8003ed6:	2100      	movs	r1, #0
 8003ed8:	0018      	movs	r0, r3
 8003eda:	f00a fafa 	bl	800e4d2 <memset>
		tempDataIndex = 0;
 8003ede:	23e7      	movs	r3, #231	; 0xe7
 8003ee0:	0021      	movs	r1, r4
 8003ee2:	185b      	adds	r3, r3, r1
 8003ee4:	19db      	adds	r3, r3, r7
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[7]+1;x<GNRMCComma[8];x++){
 8003eea:	2394      	movs	r3, #148	; 0x94
 8003eec:	185b      	adds	r3, r3, r1
 8003eee:	19db      	adds	r3, r3, r7
 8003ef0:	79da      	ldrb	r2, [r3, #7]
 8003ef2:	23d6      	movs	r3, #214	; 0xd6
 8003ef4:	185b      	adds	r3, r3, r1
 8003ef6:	19db      	adds	r3, r3, r7
 8003ef8:	3201      	adds	r2, #1
 8003efa:	701a      	strb	r2, [r3, #0]
 8003efc:	e020      	b.n	8003f40 <nmea_parser+0xd80>
			tempData[tempDataIndex]= nmeaResponse[GNRMC][x];
 8003efe:	20d6      	movs	r0, #214	; 0xd6
 8003f00:	2508      	movs	r5, #8
 8003f02:	1943      	adds	r3, r0, r5
 8003f04:	19db      	adds	r3, r3, r7
 8003f06:	781a      	ldrb	r2, [r3, #0]
 8003f08:	24e7      	movs	r4, #231	; 0xe7
 8003f0a:	1963      	adds	r3, r4, r5
 8003f0c:	19db      	adds	r3, r3, r7
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	21cc      	movs	r1, #204	; 0xcc
 8003f12:	1949      	adds	r1, r1, r5
 8003f14:	19c9      	adds	r1, r1, r7
 8003f16:	6809      	ldr	r1, [r1, #0]
 8003f18:	5c89      	ldrb	r1, [r1, r2]
 8003f1a:	2284      	movs	r2, #132	; 0x84
 8003f1c:	1952      	adds	r2, r2, r5
 8003f1e:	19d2      	adds	r2, r2, r7
 8003f20:	54d1      	strb	r1, [r2, r3]
			tempDataIndex++;
 8003f22:	0029      	movs	r1, r5
 8003f24:	1863      	adds	r3, r4, r1
 8003f26:	19db      	adds	r3, r3, r7
 8003f28:	781a      	ldrb	r2, [r3, #0]
 8003f2a:	1863      	adds	r3, r4, r1
 8003f2c:	19db      	adds	r3, r3, r7
 8003f2e:	3201      	adds	r2, #1
 8003f30:	701a      	strb	r2, [r3, #0]
		for(uint8_t x =GNRMCComma[7]+1;x<GNRMCComma[8];x++){
 8003f32:	1843      	adds	r3, r0, r1
 8003f34:	19db      	adds	r3, r3, r7
 8003f36:	781a      	ldrb	r2, [r3, #0]
 8003f38:	1843      	adds	r3, r0, r1
 8003f3a:	19db      	adds	r3, r3, r7
 8003f3c:	3201      	adds	r2, #1
 8003f3e:	701a      	strb	r2, [r3, #0]
 8003f40:	2394      	movs	r3, #148	; 0x94
 8003f42:	2408      	movs	r4, #8
 8003f44:	191b      	adds	r3, r3, r4
 8003f46:	19db      	adds	r3, r3, r7
 8003f48:	7a1b      	ldrb	r3, [r3, #8]
 8003f4a:	22d6      	movs	r2, #214	; 0xd6
 8003f4c:	1912      	adds	r2, r2, r4
 8003f4e:	19d2      	adds	r2, r2, r7
 8003f50:	7812      	ldrb	r2, [r2, #0]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d3d3      	bcc.n	8003efe <nmea_parser+0xd3e>
		}
		courseStatus |= atoi(tempData);
 8003f56:	2384      	movs	r3, #132	; 0x84
 8003f58:	191b      	adds	r3, r3, r4
 8003f5a:	19db      	adds	r3, r3, r7
 8003f5c:	0018      	movs	r0, r3
 8003f5e:	f00a fa59 	bl	800e414 <atoi>
 8003f62:	0003      	movs	r3, r0
 8003f64:	b21a      	sxth	r2, r3
 8003f66:	21f6      	movs	r1, #246	; 0xf6
 8003f68:	190b      	adds	r3, r1, r4
 8003f6a:	19db      	adds	r3, r3, r7
 8003f6c:	2000      	movs	r0, #0
 8003f6e:	5e1b      	ldrsh	r3, [r3, r0]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	b21a      	sxth	r2, r3
 8003f74:	0020      	movs	r0, r4
 8003f76:	180b      	adds	r3, r1, r0
 8003f78:	19db      	adds	r3, r3, r7
 8003f7a:	801a      	strh	r2, [r3, #0]
		GPSInformation[16]= courseStatus>>8;
 8003f7c:	180b      	adds	r3, r1, r0
 8003f7e:	19db      	adds	r3, r3, r7
 8003f80:	881b      	ldrh	r3, [r3, #0]
 8003f82:	0a1b      	lsrs	r3, r3, #8
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	4b0b      	ldr	r3, [pc, #44]	; (8003fb8 <nmea_parser+0xdf8>)
 8003f8a:	741a      	strb	r2, [r3, #16]
		GPSInformation[17]= courseStatus;
 8003f8c:	180b      	adds	r3, r1, r0
 8003f8e:	19db      	adds	r3, r3, r7
 8003f90:	881b      	ldrh	r3, [r3, #0]
 8003f92:	b2da      	uxtb	r2, r3
 8003f94:	4b08      	ldr	r3, [pc, #32]	; (8003fb8 <nmea_parser+0xdf8>)
 8003f96:	745a      	strb	r2, [r3, #17]
		//------------------------------Course Status Block END------------------------------------

		return GPSInformation;
 8003f98:	4b07      	ldr	r3, [pc, #28]	; (8003fb8 <nmea_parser+0xdf8>)
 8003f9a:	e003      	b.n	8003fa4 <nmea_parser+0xde4>
	}
	else{
		*checkSum = 55;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2237      	movs	r2, #55	; 0x37
 8003fa0:	701a      	strb	r2, [r3, #0]
		return NULL;
 8003fa2:	2300      	movs	r3, #0
	}

}
 8003fa4:	0018      	movs	r0, r3
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	b041      	add	sp, #260	; 0x104
 8003faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fac:	9999999a 	.word	0x9999999a
 8003fb0:	3ffd9999 	.word	0x3ffd9999
 8003fb4:	437f0000 	.word	0x437f0000
 8003fb8:	200002a4 	.word	0x200002a4

08003fbc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003fc0:	f3bf 8f4f 	dsb	sy
}
 8003fc4:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fc6:	4b04      	ldr	r3, [pc, #16]	; (8003fd8 <__NVIC_SystemReset+0x1c>)
 8003fc8:	4a04      	ldr	r2, [pc, #16]	; (8003fdc <__NVIC_SystemReset+0x20>)
 8003fca:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003fcc:	f3bf 8f4f 	dsb	sy
}
 8003fd0:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003fd2:	46c0      	nop			; (mov r8, r8)
 8003fd4:	e7fd      	b.n	8003fd2 <__NVIC_SystemReset+0x16>
 8003fd6:	46c0      	nop			; (mov r8, r8)
 8003fd8:	e000ed00 	.word	0xe000ed00
 8003fdc:	05fa0004 	.word	0x05fa0004

08003fe0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003fe0:	b590      	push	{r4, r7, lr}
 8003fe2:	b099      	sub	sp, #100	; 0x64
 8003fe4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003fe6:	f004 fe19 	bl	8008c1c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003fea:	f000 fadf 	bl	80045ac <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003fee:	f000 fd6d 	bl	8004acc <MX_GPIO_Init>
	MX_DMA_Init();
 8003ff2:	f000 fd4d 	bl	8004a90 <MX_DMA_Init>
	MX_SPI1_Init();
 8003ff6:	f000 fb33 	bl	8004660 <MX_SPI1_Init>
	MX_TIM3_Init();
 8003ffa:	f000 fb6f 	bl	80046dc <MX_TIM3_Init>
	MX_USART1_UART_Init();
 8003ffe:	f000 fc43 	bl	8004888 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8004002:	f000 fc8f 	bl	8004924 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8004006:	f000 fcdb 	bl	80049c0 <MX_USART3_UART_Init>
	MX_USART4_UART_Init();
 800400a:	f000 fd0d 	bl	8004a28 <MX_USART4_UART_Init>
	MX_TIM17_Init();
 800400e:	f000 fc13 	bl	8004838 <MX_TIM17_Init>
	MX_TIM16_Init();
 8004012:	f000 fbe7 	bl	80047e4 <MX_TIM16_Init>
	MX_TIM14_Init();
 8004016:	f000 fbbf 	bl	8004798 <MX_TIM14_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&AT_PORT, AT_BUFFER, 1);
 800401a:	49e1      	ldr	r1, [pc, #900]	; (80043a0 <main+0x3c0>)
 800401c:	4be1      	ldr	r3, [pc, #900]	; (80043a4 <main+0x3c4>)
 800401e:	2201      	movs	r2, #1
 8004020:	0018      	movs	r0, r3
 8004022:	f008 fb97 	bl	800c754 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart2, GNSS_BUFFER, 1);
 8004026:	49e0      	ldr	r1, [pc, #896]	; (80043a8 <main+0x3c8>)
 8004028:	4be0      	ldr	r3, [pc, #896]	; (80043ac <main+0x3cc>)
 800402a:	2201      	movs	r2, #1
 800402c:	0018      	movs	r0, r3
 800402e:	f008 fb91 	bl	800c754 <HAL_UART_Receive_IT>
	W25qxx_Init();
 8004032:	f004 f9c5 	bl	80083c0 <W25qxx_Init>
	//INPUT CAPTURE------
	HAL_TIM_Base_Start_IT(&htim3);
 8004036:	4bde      	ldr	r3, [pc, #888]	; (80043b0 <main+0x3d0>)
 8004038:	0018      	movs	r0, r3
 800403a:	f007 fae1 	bl	800b600 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim14);
 800403e:	4bdd      	ldr	r3, [pc, #884]	; (80043b4 <main+0x3d4>)
 8004040:	0018      	movs	r0, r3
 8004042:	f007 fadd 	bl	800b600 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim16);
 8004046:	4bdc      	ldr	r3, [pc, #880]	; (80043b8 <main+0x3d8>)
 8004048:	0018      	movs	r0, r3
 800404a:	f007 fad9 	bl	800b600 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim17);
 800404e:	4bdb      	ldr	r3, [pc, #876]	; (80043bc <main+0x3dc>)
 8004050:	0018      	movs	r0, r3
 8004052:	f007 fad5 	bl	800b600 <HAL_TIM_Base_Start_IT>
	W25qxx_EraseSector(0);
 8004056:	2000      	movs	r0, #0
 8004058:	f004 fa6c 	bl	8008534 <W25qxx_EraseSector>
	W25qxx_EraseSector(1);
 800405c:	2001      	movs	r0, #1
 800405e:	f004 fa69 	bl	8008534 <W25qxx_EraseSector>
	W25qxx_ReadByte(&isFlash, 0);
 8004062:	4bd7      	ldr	r3, [pc, #860]	; (80043c0 <main+0x3e0>)
 8004064:	2100      	movs	r1, #0
 8004066:	0018      	movs	r0, r3
 8004068:	f004 fc18 	bl	800889c <W25qxx_ReadByte>
	if (isFlash != 1) {
 800406c:	4bd4      	ldr	r3, [pc, #848]	; (80043c0 <main+0x3e0>)
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d100      	bne.n	8004076 <main+0x96>
 8004074:	e0b2      	b.n	80041dc <main+0x1fc>
		HAL_UART_Transmit(&huart4, "first time", sizeof("first time"),
 8004076:	49d3      	ldr	r1, [pc, #844]	; (80043c4 <main+0x3e4>)
 8004078:	48d3      	ldr	r0, [pc, #844]	; (80043c8 <main+0x3e8>)
 800407a:	2364      	movs	r3, #100	; 0x64
 800407c:	220b      	movs	r2, #11
 800407e:	f008 facd 	bl	800c61c <HAL_UART_Transmit>
				100);
		W25qxx_EraseSector(0);
 8004082:	2000      	movs	r0, #0
 8004084:	f004 fa56 	bl	8008534 <W25qxx_EraseSector>
		W25qxx_EraseSector(1);
 8004088:	2001      	movs	r0, #1
 800408a:	f004 fa53 	bl	8008534 <W25qxx_EraseSector>
		W25qxx_WriteByte(1, 0);
 800408e:	2100      	movs	r1, #0
 8004090:	2001      	movs	r0, #1
 8004092:	f004 fabf 	bl	8008614 <W25qxx_WriteByte>
		//printf("chip erased/n");
		StartN = 0;
 8004096:	4bcd      	ldr	r3, [pc, #820]	; (80043cc <main+0x3ec>)
 8004098:	2200      	movs	r2, #0
 800409a:	801a      	strh	r2, [r3, #0]
		EndN = 0;
 800409c:	4bcc      	ldr	r3, [pc, #816]	; (80043d0 <main+0x3f0>)
 800409e:	2200      	movs	r2, #0
 80040a0:	801a      	strh	r2, [r3, #0]
		StartSec = 1;
 80040a2:	4bcc      	ldr	r3, [pc, #816]	; (80043d4 <main+0x3f4>)
 80040a4:	2201      	movs	r2, #1
 80040a6:	801a      	strh	r2, [r3, #0]
		EndSec = 1;
 80040a8:	4bcb      	ldr	r3, [pc, #812]	; (80043d8 <main+0x3f8>)
 80040aa:	2201      	movs	r2, #1
 80040ac:	801a      	strh	r2, [r3, #0]
		flashready = 1;
 80040ae:	4bcb      	ldr	r3, [pc, #812]	; (80043dc <main+0x3fc>)
 80040b0:	2201      	movs	r2, #1
 80040b2:	701a      	strb	r2, [r3, #0]
		W25qxx_WriteByte('1', 9);
 80040b4:	2109      	movs	r1, #9
 80040b6:	2031      	movs	r0, #49	; 0x31
 80040b8:	f004 faac 	bl	8008614 <W25qxx_WriteByte>
		W25qxx_WriteByte('2', 10);
 80040bc:	210a      	movs	r1, #10
 80040be:	2032      	movs	r0, #50	; 0x32
 80040c0:	f004 faa8 	bl	8008614 <W25qxx_WriteByte>
		W25qxx_WriteByte('3', 11);
 80040c4:	210b      	movs	r1, #11
 80040c6:	2033      	movs	r0, #51	; 0x33
 80040c8:	f004 faa4 	bl	8008614 <W25qxx_WriteByte>
		W25qxx_WriteByte('4', 12);
 80040cc:	210c      	movs	r1, #12
 80040ce:	2034      	movs	r0, #52	; 0x34
 80040d0:	f004 faa0 	bl	8008614 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 1);
 80040d4:	2101      	movs	r1, #1
 80040d6:	2000      	movs	r0, #0
 80040d8:	f004 fa9c 	bl	8008614 <W25qxx_WriteByte>
		W25qxx_WriteByte(1, 2);
 80040dc:	2102      	movs	r1, #2
 80040de:	2001      	movs	r0, #1
 80040e0:	f004 fa98 	bl	8008614 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 3);
 80040e4:	2103      	movs	r1, #3
 80040e6:	2000      	movs	r0, #0
 80040e8:	f004 fa94 	bl	8008614 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 4);
 80040ec:	2104      	movs	r1, #4
 80040ee:	2000      	movs	r0, #0
 80040f0:	f004 fa90 	bl	8008614 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 5);
 80040f4:	2105      	movs	r1, #5
 80040f6:	2000      	movs	r0, #0
 80040f8:	f004 fa8c 	bl	8008614 <W25qxx_WriteByte>
		W25qxx_WriteByte(1, 6);
 80040fc:	2106      	movs	r1, #6
 80040fe:	2001      	movs	r0, #1
 8004100:	f004 fa88 	bl	8008614 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 7);
 8004104:	2107      	movs	r1, #7
 8004106:	2000      	movs	r0, #0
 8004108:	f004 fa84 	bl	8008614 <W25qxx_WriteByte>
		W25qxx_WriteByte(0, 8);
 800410c:	2108      	movs	r1, #8
 800410e:	2000      	movs	r0, #0
 8004110:	f004 fa80 	bl	8008614 <W25qxx_WriteByte>
		cPin[0] = '1';
 8004114:	4bb2      	ldr	r3, [pc, #712]	; (80043e0 <main+0x400>)
 8004116:	2231      	movs	r2, #49	; 0x31
 8004118:	701a      	strb	r2, [r3, #0]
		cPin[1] = '2';
 800411a:	4bb1      	ldr	r3, [pc, #708]	; (80043e0 <main+0x400>)
 800411c:	2232      	movs	r2, #50	; 0x32
 800411e:	705a      	strb	r2, [r3, #1]
		cPin[2] = '3';
 8004120:	4baf      	ldr	r3, [pc, #700]	; (80043e0 <main+0x400>)
 8004122:	2233      	movs	r2, #51	; 0x33
 8004124:	709a      	strb	r2, [r3, #2]
		cPin[3] = '4';
 8004126:	4bae      	ldr	r3, [pc, #696]	; (80043e0 <main+0x400>)
 8004128:	2234      	movs	r2, #52	; 0x34
 800412a:	70da      	strb	r2, [r3, #3]
		for (uint8_t te = 13; te < 23; te++) {
 800412c:	2357      	movs	r3, #87	; 0x57
 800412e:	18fb      	adds	r3, r7, r3
 8004130:	220d      	movs	r2, #13
 8004132:	701a      	strb	r2, [r3, #0]
 8004134:	e012      	b.n	800415c <main+0x17c>
			W25qxx_WriteByte(0, te);
 8004136:	2457      	movs	r4, #87	; 0x57
 8004138:	193b      	adds	r3, r7, r4
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	0019      	movs	r1, r3
 800413e:	2000      	movs	r0, #0
 8004140:	f004 fa68 	bl	8008614 <W25qxx_WriteByte>
			validSender[te - 13] = 0;
 8004144:	0020      	movs	r0, r4
 8004146:	183b      	adds	r3, r7, r0
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	3b0d      	subs	r3, #13
 800414c:	4aa5      	ldr	r2, [pc, #660]	; (80043e4 <main+0x404>)
 800414e:	2100      	movs	r1, #0
 8004150:	54d1      	strb	r1, [r2, r3]
		for (uint8_t te = 13; te < 23; te++) {
 8004152:	183b      	adds	r3, r7, r0
 8004154:	781a      	ldrb	r2, [r3, #0]
 8004156:	183b      	adds	r3, r7, r0
 8004158:	3201      	adds	r2, #1
 800415a:	701a      	strb	r2, [r3, #0]
 800415c:	2357      	movs	r3, #87	; 0x57
 800415e:	18fb      	adds	r3, r7, r3
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	2b16      	cmp	r3, #22
 8004164:	d9e7      	bls.n	8004136 <main+0x156>
		}
		for (uint8_t te = 23; te < 73; te++) {
 8004166:	2356      	movs	r3, #86	; 0x56
 8004168:	18fb      	adds	r3, r7, r3
 800416a:	2217      	movs	r2, #23
 800416c:	701a      	strb	r2, [r3, #0]
 800416e:	e012      	b.n	8004196 <main+0x1b6>
			W25qxx_WriteByte(domainAdd[te - 23], te);
 8004170:	2156      	movs	r1, #86	; 0x56
 8004172:	187b      	adds	r3, r7, r1
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	3b17      	subs	r3, #23
 8004178:	4a9b      	ldr	r2, [pc, #620]	; (80043e8 <main+0x408>)
 800417a:	5cd2      	ldrb	r2, [r2, r3]
 800417c:	000c      	movs	r4, r1
 800417e:	187b      	adds	r3, r7, r1
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	0019      	movs	r1, r3
 8004184:	0010      	movs	r0, r2
 8004186:	f004 fa45 	bl	8008614 <W25qxx_WriteByte>
		for (uint8_t te = 23; te < 73; te++) {
 800418a:	0021      	movs	r1, r4
 800418c:	187b      	adds	r3, r7, r1
 800418e:	781a      	ldrb	r2, [r3, #0]
 8004190:	187b      	adds	r3, r7, r1
 8004192:	3201      	adds	r2, #1
 8004194:	701a      	strb	r2, [r3, #0]
 8004196:	2356      	movs	r3, #86	; 0x56
 8004198:	18fb      	adds	r3, r7, r3
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	2b48      	cmp	r3, #72	; 0x48
 800419e:	d9e7      	bls.n	8004170 <main+0x190>
		}
		for (uint8_t te = 73; te < 79; te++) {
 80041a0:	2355      	movs	r3, #85	; 0x55
 80041a2:	18fb      	adds	r3, r7, r3
 80041a4:	2249      	movs	r2, #73	; 0x49
 80041a6:	701a      	strb	r2, [r3, #0]
 80041a8:	e012      	b.n	80041d0 <main+0x1f0>
			W25qxx_WriteByte(portAdd[te - 73], te);
 80041aa:	2155      	movs	r1, #85	; 0x55
 80041ac:	187b      	adds	r3, r7, r1
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	3b49      	subs	r3, #73	; 0x49
 80041b2:	4a8e      	ldr	r2, [pc, #568]	; (80043ec <main+0x40c>)
 80041b4:	5cd2      	ldrb	r2, [r2, r3]
 80041b6:	000c      	movs	r4, r1
 80041b8:	187b      	adds	r3, r7, r1
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	0019      	movs	r1, r3
 80041be:	0010      	movs	r0, r2
 80041c0:	f004 fa28 	bl	8008614 <W25qxx_WriteByte>
		for (uint8_t te = 73; te < 79; te++) {
 80041c4:	0021      	movs	r1, r4
 80041c6:	187b      	adds	r3, r7, r1
 80041c8:	781a      	ldrb	r2, [r3, #0]
 80041ca:	187b      	adds	r3, r7, r1
 80041cc:	3201      	adds	r2, #1
 80041ce:	701a      	strb	r2, [r3, #0]
 80041d0:	2355      	movs	r3, #85	; 0x55
 80041d2:	18fb      	adds	r3, r7, r3
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	2b4e      	cmp	r3, #78	; 0x4e
 80041d8:	d9e7      	bls.n	80041aa <main+0x1ca>
 80041da:	e0bd      	b.n	8004358 <main+0x378>
		}
	} else {
		HAL_UART_Transmit(&huart4, "reading from rom",
 80041dc:	4984      	ldr	r1, [pc, #528]	; (80043f0 <main+0x410>)
 80041de:	487a      	ldr	r0, [pc, #488]	; (80043c8 <main+0x3e8>)
 80041e0:	2364      	movs	r3, #100	; 0x64
 80041e2:	2211      	movs	r2, #17
 80041e4:	f008 fa1a 	bl	800c61c <HAL_UART_Transmit>
				sizeof("reading from rom"), 100);

		uint8_t myread[78];
		memset(myread, 0, sizeof(myread));
 80041e8:	1d3b      	adds	r3, r7, #4
 80041ea:	224e      	movs	r2, #78	; 0x4e
 80041ec:	2100      	movs	r1, #0
 80041ee:	0018      	movs	r0, r3
 80041f0:	f00a f96f 	bl	800e4d2 <memset>
		//printf("already flashed once/n");
		W25qxx_ReadBytes(myread, 1, 78);
 80041f4:	1d3b      	adds	r3, r7, #4
 80041f6:	224e      	movs	r2, #78	; 0x4e
 80041f8:	2101      	movs	r1, #1
 80041fa:	0018      	movs	r0, r3
 80041fc:	f004 fba4 	bl	8008948 <W25qxx_ReadBytes>
		StartSec = myread[0];
 8004200:	1d3b      	adds	r3, r7, #4
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	b29a      	uxth	r2, r3
 8004206:	4b73      	ldr	r3, [pc, #460]	; (80043d4 <main+0x3f4>)
 8004208:	801a      	strh	r2, [r3, #0]
		StartSec = StartSec << 8 | myread[1];
 800420a:	4b72      	ldr	r3, [pc, #456]	; (80043d4 <main+0x3f4>)
 800420c:	881b      	ldrh	r3, [r3, #0]
 800420e:	b29b      	uxth	r3, r3
 8004210:	021b      	lsls	r3, r3, #8
 8004212:	b21a      	sxth	r2, r3
 8004214:	1d3b      	adds	r3, r7, #4
 8004216:	785b      	ldrb	r3, [r3, #1]
 8004218:	b21b      	sxth	r3, r3
 800421a:	4313      	orrs	r3, r2
 800421c:	b21b      	sxth	r3, r3
 800421e:	b29a      	uxth	r2, r3
 8004220:	4b6c      	ldr	r3, [pc, #432]	; (80043d4 <main+0x3f4>)
 8004222:	801a      	strh	r2, [r3, #0]

		StartN = myread[2];
 8004224:	1d3b      	adds	r3, r7, #4
 8004226:	789b      	ldrb	r3, [r3, #2]
 8004228:	b29a      	uxth	r2, r3
 800422a:	4b68      	ldr	r3, [pc, #416]	; (80043cc <main+0x3ec>)
 800422c:	801a      	strh	r2, [r3, #0]
		StartN = StartN << 8 | myread[3];
 800422e:	4b67      	ldr	r3, [pc, #412]	; (80043cc <main+0x3ec>)
 8004230:	881b      	ldrh	r3, [r3, #0]
 8004232:	b29b      	uxth	r3, r3
 8004234:	021b      	lsls	r3, r3, #8
 8004236:	b21a      	sxth	r2, r3
 8004238:	1d3b      	adds	r3, r7, #4
 800423a:	78db      	ldrb	r3, [r3, #3]
 800423c:	b21b      	sxth	r3, r3
 800423e:	4313      	orrs	r3, r2
 8004240:	b21b      	sxth	r3, r3
 8004242:	b29a      	uxth	r2, r3
 8004244:	4b61      	ldr	r3, [pc, #388]	; (80043cc <main+0x3ec>)
 8004246:	801a      	strh	r2, [r3, #0]

		EndSec = myread[4];
 8004248:	1d3b      	adds	r3, r7, #4
 800424a:	791b      	ldrb	r3, [r3, #4]
 800424c:	b29a      	uxth	r2, r3
 800424e:	4b62      	ldr	r3, [pc, #392]	; (80043d8 <main+0x3f8>)
 8004250:	801a      	strh	r2, [r3, #0]
		EndSec = EndSec << 8 | myread[5];
 8004252:	4b61      	ldr	r3, [pc, #388]	; (80043d8 <main+0x3f8>)
 8004254:	881b      	ldrh	r3, [r3, #0]
 8004256:	b29b      	uxth	r3, r3
 8004258:	021b      	lsls	r3, r3, #8
 800425a:	b21a      	sxth	r2, r3
 800425c:	1d3b      	adds	r3, r7, #4
 800425e:	795b      	ldrb	r3, [r3, #5]
 8004260:	b21b      	sxth	r3, r3
 8004262:	4313      	orrs	r3, r2
 8004264:	b21b      	sxth	r3, r3
 8004266:	b29a      	uxth	r2, r3
 8004268:	4b5b      	ldr	r3, [pc, #364]	; (80043d8 <main+0x3f8>)
 800426a:	801a      	strh	r2, [r3, #0]

		EndN = myread[6];
 800426c:	1d3b      	adds	r3, r7, #4
 800426e:	799b      	ldrb	r3, [r3, #6]
 8004270:	b29a      	uxth	r2, r3
 8004272:	4b57      	ldr	r3, [pc, #348]	; (80043d0 <main+0x3f0>)
 8004274:	801a      	strh	r2, [r3, #0]
		EndN = EndN << 8 | myread[7];
 8004276:	4b56      	ldr	r3, [pc, #344]	; (80043d0 <main+0x3f0>)
 8004278:	881b      	ldrh	r3, [r3, #0]
 800427a:	b29b      	uxth	r3, r3
 800427c:	021b      	lsls	r3, r3, #8
 800427e:	b21a      	sxth	r2, r3
 8004280:	1d3b      	adds	r3, r7, #4
 8004282:	79db      	ldrb	r3, [r3, #7]
 8004284:	b21b      	sxth	r3, r3
 8004286:	4313      	orrs	r3, r2
 8004288:	b21b      	sxth	r3, r3
 800428a:	b29a      	uxth	r2, r3
 800428c:	4b50      	ldr	r3, [pc, #320]	; (80043d0 <main+0x3f0>)
 800428e:	801a      	strh	r2, [r3, #0]

		cPin[0] = myread[8];
 8004290:	1d3b      	adds	r3, r7, #4
 8004292:	7a1a      	ldrb	r2, [r3, #8]
 8004294:	4b52      	ldr	r3, [pc, #328]	; (80043e0 <main+0x400>)
 8004296:	701a      	strb	r2, [r3, #0]
		cPin[1] = myread[9];
 8004298:	1d3b      	adds	r3, r7, #4
 800429a:	7a5a      	ldrb	r2, [r3, #9]
 800429c:	4b50      	ldr	r3, [pc, #320]	; (80043e0 <main+0x400>)
 800429e:	705a      	strb	r2, [r3, #1]
		cPin[2] = myread[10];
 80042a0:	1d3b      	adds	r3, r7, #4
 80042a2:	7a9a      	ldrb	r2, [r3, #10]
 80042a4:	4b4e      	ldr	r3, [pc, #312]	; (80043e0 <main+0x400>)
 80042a6:	709a      	strb	r2, [r3, #2]
		cPin[3] = myread[11];
 80042a8:	1d3b      	adds	r3, r7, #4
 80042aa:	7ada      	ldrb	r2, [r3, #11]
 80042ac:	4b4c      	ldr	r3, [pc, #304]	; (80043e0 <main+0x400>)
 80042ae:	70da      	strb	r2, [r3, #3]
		for (uint8_t te = 0; te < 10; te++) {
 80042b0:	2354      	movs	r3, #84	; 0x54
 80042b2:	18fb      	adds	r3, r7, r3
 80042b4:	2200      	movs	r2, #0
 80042b6:	701a      	strb	r2, [r3, #0]
 80042b8:	e00f      	b.n	80042da <main+0x2fa>
			validSender[te] = myread[te + 12];
 80042ba:	2054      	movs	r0, #84	; 0x54
 80042bc:	183b      	adds	r3, r7, r0
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	330c      	adds	r3, #12
 80042c2:	001a      	movs	r2, r3
 80042c4:	183b      	adds	r3, r7, r0
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	1d39      	adds	r1, r7, #4
 80042ca:	5c89      	ldrb	r1, [r1, r2]
 80042cc:	4a45      	ldr	r2, [pc, #276]	; (80043e4 <main+0x404>)
 80042ce:	54d1      	strb	r1, [r2, r3]
		for (uint8_t te = 0; te < 10; te++) {
 80042d0:	183b      	adds	r3, r7, r0
 80042d2:	781a      	ldrb	r2, [r3, #0]
 80042d4:	183b      	adds	r3, r7, r0
 80042d6:	3201      	adds	r2, #1
 80042d8:	701a      	strb	r2, [r3, #0]
 80042da:	2354      	movs	r3, #84	; 0x54
 80042dc:	18fb      	adds	r3, r7, r3
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	2b09      	cmp	r3, #9
 80042e2:	d9ea      	bls.n	80042ba <main+0x2da>
		}
		for (uint8_t te = 0; te < 50; te++) {
 80042e4:	2353      	movs	r3, #83	; 0x53
 80042e6:	18fb      	adds	r3, r7, r3
 80042e8:	2200      	movs	r2, #0
 80042ea:	701a      	strb	r2, [r3, #0]
 80042ec:	e00f      	b.n	800430e <main+0x32e>
			domainAdd[te] = myread[te + 22];
 80042ee:	2053      	movs	r0, #83	; 0x53
 80042f0:	183b      	adds	r3, r7, r0
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	3316      	adds	r3, #22
 80042f6:	001a      	movs	r2, r3
 80042f8:	183b      	adds	r3, r7, r0
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	1d39      	adds	r1, r7, #4
 80042fe:	5c89      	ldrb	r1, [r1, r2]
 8004300:	4a39      	ldr	r2, [pc, #228]	; (80043e8 <main+0x408>)
 8004302:	54d1      	strb	r1, [r2, r3]
		for (uint8_t te = 0; te < 50; te++) {
 8004304:	183b      	adds	r3, r7, r0
 8004306:	781a      	ldrb	r2, [r3, #0]
 8004308:	183b      	adds	r3, r7, r0
 800430a:	3201      	adds	r2, #1
 800430c:	701a      	strb	r2, [r3, #0]
 800430e:	2353      	movs	r3, #83	; 0x53
 8004310:	18fb      	adds	r3, r7, r3
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	2b31      	cmp	r3, #49	; 0x31
 8004316:	d9ea      	bls.n	80042ee <main+0x30e>
		}
		for (uint8_t te = 0; te < 6; te++) {
 8004318:	2352      	movs	r3, #82	; 0x52
 800431a:	18fb      	adds	r3, r7, r3
 800431c:	2200      	movs	r2, #0
 800431e:	701a      	strb	r2, [r3, #0]
 8004320:	e00f      	b.n	8004342 <main+0x362>
			portAdd[te] = myread[te + 72];
 8004322:	2052      	movs	r0, #82	; 0x52
 8004324:	183b      	adds	r3, r7, r0
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	3348      	adds	r3, #72	; 0x48
 800432a:	001a      	movs	r2, r3
 800432c:	183b      	adds	r3, r7, r0
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	1d39      	adds	r1, r7, #4
 8004332:	5c89      	ldrb	r1, [r1, r2]
 8004334:	4a2d      	ldr	r2, [pc, #180]	; (80043ec <main+0x40c>)
 8004336:	54d1      	strb	r1, [r2, r3]
		for (uint8_t te = 0; te < 6; te++) {
 8004338:	183b      	adds	r3, r7, r0
 800433a:	781a      	ldrb	r2, [r3, #0]
 800433c:	183b      	adds	r3, r7, r0
 800433e:	3201      	adds	r2, #1
 8004340:	701a      	strb	r2, [r3, #0]
 8004342:	2352      	movs	r3, #82	; 0x52
 8004344:	18fb      	adds	r3, r7, r3
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	2b05      	cmp	r3, #5
 800434a:	d9ea      	bls.n	8004322 <main+0x342>
		}

		HAL_Delay(100);
 800434c:	2064      	movs	r0, #100	; 0x64
 800434e:	f004 fceb 	bl	8008d28 <HAL_Delay>
		flashready = 1;
 8004352:	4b22      	ldr	r3, [pc, #136]	; (80043dc <main+0x3fc>)
 8004354:	2201      	movs	r2, #1
 8004356:	701a      	strb	r2, [r3, #0]
	}
	HAL_GPIO_WritePin(PWR_KEY_GPIO_Port, PWR_KEY_Pin, 1);
 8004358:	2380      	movs	r3, #128	; 0x80
 800435a:	01db      	lsls	r3, r3, #7
 800435c:	4825      	ldr	r0, [pc, #148]	; (80043f4 <main+0x414>)
 800435e:	2201      	movs	r2, #1
 8004360:	0019      	movs	r1, r3
 8004362:	f005 fa65 	bl	8009830 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8004366:	23fa      	movs	r3, #250	; 0xfa
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	0018      	movs	r0, r3
 800436c:	f004 fcdc 	bl	8008d28 <HAL_Delay>
	HAL_GPIO_WritePin(PWR_KEY_GPIO_Port, PWR_KEY_Pin, 0);
 8004370:	2380      	movs	r3, #128	; 0x80
 8004372:	01db      	lsls	r3, r3, #7
 8004374:	481f      	ldr	r0, [pc, #124]	; (80043f4 <main+0x414>)
 8004376:	2200      	movs	r2, #0
 8004378:	0019      	movs	r1, r3
 800437a:	f005 fa59 	bl	8009830 <HAL_GPIO_WritePin>
	HAL_Delay(5000);
 800437e:	4b1e      	ldr	r3, [pc, #120]	; (80043f8 <main+0x418>)
 8004380:	0018      	movs	r0, r3
 8004382:	f004 fcd1 	bl	8008d28 <HAL_Delay>
	quectel_init();
 8004386:	f002 f90f 	bl	80065a8 <quectel_init>

	//INPUT CAPTURE------
	HAL_TIM_IC_Start_DMA(&htim3, TIM_CHANNEL_1, vals, NUMVAL);
 800438a:	4a1c      	ldr	r2, [pc, #112]	; (80043fc <main+0x41c>)
 800438c:	4808      	ldr	r0, [pc, #32]	; (80043b0 <main+0x3d0>)
 800438e:	2302      	movs	r3, #2
 8004390:	2100      	movs	r1, #0
 8004392:	f007 fa11 	bl	800b7b8 <HAL_TIM_IC_Start_DMA>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		while (isTcpOpen == 0 && isLoggedIn == 0) {
 8004396:	e097      	b.n	80044c8 <main+0x4e8>
			stats = 1;
 8004398:	4b19      	ldr	r3, [pc, #100]	; (8004400 <main+0x420>)
 800439a:	2201      	movs	r2, #1
 800439c:	701a      	strb	r2, [r3, #0]
			while (isReg == 0) {
 800439e:	e053      	b.n	8004448 <main+0x468>
 80043a0:	20000710 	.word	0x20000710
 80043a4:	200004a8 	.word	0x200004a8
 80043a8:	20000714 	.word	0x20000714
 80043ac:	2000053c 	.word	0x2000053c
 80043b0:	2000031c 	.word	0x2000031c
 80043b4:	20000368 	.word	0x20000368
 80043b8:	200003b4 	.word	0x200003b4
 80043bc:	20000400 	.word	0x20000400
 80043c0:	20000703 	.word	0x20000703
 80043c4:	08012978 	.word	0x08012978
 80043c8:	20000664 	.word	0x20000664
 80043cc:	20001020 	.word	0x20001020
 80043d0:	20001022 	.word	0x20001022
 80043d4:	20001024 	.word	0x20001024
 80043d8:	20001026 	.word	0x20001026
 80043dc:	20001028 	.word	0x20001028
 80043e0:	20000704 	.word	0x20000704
 80043e4:	20000000 	.word	0x20000000
 80043e8:	2000002c 	.word	0x2000002c
 80043ec:	20000024 	.word	0x20000024
 80043f0:	08012984 	.word	0x08012984
 80043f4:	50000400 	.word	0x50000400
 80043f8:	00001388 	.word	0x00001388
 80043fc:	200006fc 	.word	0x200006fc
 8004400:	20001029 	.word	0x20001029
				stats = 2;
 8004404:	4b5e      	ldr	r3, [pc, #376]	; (8004580 <main+0x5a0>)
 8004406:	2202      	movs	r2, #2
 8004408:	701a      	strb	r2, [r3, #0]
				// HAL_UART_Transmit(&huart4, "at+creg",
				// sizeof("at+creg"), 100);
				send_command("AT+CREG?\r\n", 3, 3, 5, 1);
 800440a:	485e      	ldr	r0, [pc, #376]	; (8004584 <main+0x5a4>)
 800440c:	2301      	movs	r3, #1
 800440e:	9300      	str	r3, [sp, #0]
 8004410:	2305      	movs	r3, #5
 8004412:	2203      	movs	r2, #3
 8004414:	2103      	movs	r1, #3
 8004416:	f002 f81b 	bl	8006450 <send_command>
				if (!isReg) {
 800441a:	4b5b      	ldr	r3, [pc, #364]	; (8004588 <main+0x5a8>)
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d112      	bne.n	8004448 <main+0x468>
					HAL_Delay(10000);
 8004422:	4b5a      	ldr	r3, [pc, #360]	; (800458c <main+0x5ac>)
 8004424:	0018      	movs	r0, r3
 8004426:	f004 fc7f 	bl	8008d28 <HAL_Delay>
					stats = 3;
 800442a:	4b55      	ldr	r3, [pc, #340]	; (8004580 <main+0x5a0>)
 800442c:	2203      	movs	r2, #3
 800442e:	701a      	strb	r2, [r3, #0]
					rebootCounter++;
 8004430:	4b57      	ldr	r3, [pc, #348]	; (8004590 <main+0x5b0>)
 8004432:	781b      	ldrb	r3, [r3, #0]
 8004434:	3301      	adds	r3, #1
 8004436:	b2da      	uxtb	r2, r3
 8004438:	4b55      	ldr	r3, [pc, #340]	; (8004590 <main+0x5b0>)
 800443a:	701a      	strb	r2, [r3, #0]
					if (rebootCounter > mainCount) {
 800443c:	4b54      	ldr	r3, [pc, #336]	; (8004590 <main+0x5b0>)
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	2b78      	cmp	r3, #120	; 0x78
 8004442:	d901      	bls.n	8004448 <main+0x468>
						rebootsystem();
 8004444:	f001 ff14 	bl	8006270 <rebootsystem>
			while (isReg == 0) {
 8004448:	4b4f      	ldr	r3, [pc, #316]	; (8004588 <main+0x5a8>)
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0d9      	beq.n	8004404 <main+0x424>
					}
				}
			}
			if (estabilish_tcp() == 1) {
 8004450:	f002 f8ec 	bl	800662c <estabilish_tcp>
 8004454:	0003      	movs	r3, r0
 8004456:	2b01      	cmp	r3, #1
 8004458:	d11c      	bne.n	8004494 <main+0x4b4>
				stats = 4;
 800445a:	4b49      	ldr	r3, [pc, #292]	; (8004580 <main+0x5a0>)
 800445c:	2204      	movs	r2, #4
 800445e:	701a      	strb	r2, [r3, #0]
				// HAL_UART_Transmit(&huart4, "Loginpacket sending",
				// sizeof("loginpacket sending"), 100);
				send_login_packet();
 8004460:	f002 fa96 	bl	8006990 <send_login_packet>
				HAL_Delay(5000);
 8004464:	4b4b      	ldr	r3, [pc, #300]	; (8004594 <main+0x5b4>)
 8004466:	0018      	movs	r0, r3
 8004468:	f004 fc5e 	bl	8008d28 <HAL_Delay>
				if (isLoggedIn == 0) {
 800446c:	4b4a      	ldr	r3, [pc, #296]	; (8004598 <main+0x5b8>)
 800446e:	781b      	ldrb	r3, [r3, #0]
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b00      	cmp	r3, #0
 8004474:	d128      	bne.n	80044c8 <main+0x4e8>
					// HAL_UART_Transmit(&huart4, "Loginpacket sending",
					// sizeof("loginpacket sending"), 100);
					send_login_packet();
 8004476:	f002 fa8b 	bl	8006990 <send_login_packet>
					HAL_Delay(5000);
 800447a:	4b46      	ldr	r3, [pc, #280]	; (8004594 <main+0x5b4>)
 800447c:	0018      	movs	r0, r3
 800447e:	f004 fc53 	bl	8008d28 <HAL_Delay>
					if (isLoggedIn == 0) {
 8004482:	4b45      	ldr	r3, [pc, #276]	; (8004598 <main+0x5b8>)
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b00      	cmp	r3, #0
 800448a:	d11d      	bne.n	80044c8 <main+0x4e8>
						isTcpOpen = 0;
 800448c:	4b43      	ldr	r3, [pc, #268]	; (800459c <main+0x5bc>)
 800448e:	2200      	movs	r2, #0
 8004490:	701a      	strb	r2, [r3, #0]
 8004492:	e019      	b.n	80044c8 <main+0x4e8>
					}
				}
			}
			else {
				stats = 5;
 8004494:	4b3a      	ldr	r3, [pc, #232]	; (8004580 <main+0x5a0>)
 8004496:	2205      	movs	r2, #5
 8004498:	701a      	strb	r2, [r3, #0]
				recTimeA = 0;
 800449a:	4b41      	ldr	r3, [pc, #260]	; (80045a0 <main+0x5c0>)
 800449c:	2200      	movs	r2, #0
 800449e:	701a      	strb	r2, [r3, #0]
				while (recTimeA < rTime) { //18 to 180
 80044a0:	e00c      	b.n	80044bc <main+0x4dc>
					HAL_Delay(1000);
 80044a2:	23fa      	movs	r3, #250	; 0xfa
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	0018      	movs	r0, r3
 80044a8:	f004 fc3e 	bl	8008d28 <HAL_Delay>
					recTimeA++;
 80044ac:	4b3c      	ldr	r3, [pc, #240]	; (80045a0 <main+0x5c0>)
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	3301      	adds	r3, #1
 80044b2:	b2da      	uxtb	r2, r3
 80044b4:	4b3a      	ldr	r3, [pc, #232]	; (80045a0 <main+0x5c0>)
 80044b6:	701a      	strb	r2, [r3, #0]
					where_api_handler();
 80044b8:	f002 f9b6 	bl	8006828 <where_api_handler>
				while (recTimeA < rTime) { //18 to 180
 80044bc:	4b38      	ldr	r3, [pc, #224]	; (80045a0 <main+0x5c0>)
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	2bb3      	cmp	r3, #179	; 0xb3
 80044c2:	d9ee      	bls.n	80044a2 <main+0x4c2>
				}
				//SEND LOCATION VIA SMS
				//--------------------------------------------------------------------------
				send_location_packet();
 80044c4:	f003 f8de 	bl	8007684 <send_location_packet>
		while (isTcpOpen == 0 && isLoggedIn == 0) {
 80044c8:	4b34      	ldr	r3, [pc, #208]	; (800459c <main+0x5bc>)
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d13c      	bne.n	800454c <main+0x56c>
 80044d2:	4b31      	ldr	r3, [pc, #196]	; (8004598 <main+0x5b8>)
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d100      	bne.n	80044de <main+0x4fe>
 80044dc:	e75c      	b.n	8004398 <main+0x3b8>
				//--------------------------------------------------------
			}
		}
		while (isTcpOpen == 1 && isLoggedIn == 1 && isDataMode == 1) {
 80044de:	e035      	b.n	800454c <main+0x56c>
			stats = 7;
 80044e0:	4b27      	ldr	r3, [pc, #156]	; (8004580 <main+0x5a0>)
 80044e2:	2207      	movs	r2, #7
 80044e4:	701a      	strb	r2, [r3, #0]
			HAL_Delay(LOC_PKT_INTVL);
 80044e6:	4b2b      	ldr	r3, [pc, #172]	; (8004594 <main+0x5b4>)
 80044e8:	0018      	movs	r0, r3
 80044ea:	f004 fc1d 	bl	8008d28 <HAL_Delay>
			heartBeatTimer++;
 80044ee:	4b2d      	ldr	r3, [pc, #180]	; (80045a4 <main+0x5c4>)
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	3301      	adds	r3, #1
 80044f4:	b2da      	uxtb	r2, r3
 80044f6:	4b2b      	ldr	r3, [pc, #172]	; (80045a4 <main+0x5c4>)
 80044f8:	701a      	strb	r2, [r3, #0]
			if (heartBeatTimer > 36) {
 80044fa:	4b2a      	ldr	r3, [pc, #168]	; (80045a4 <main+0x5c4>)
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	2b24      	cmp	r3, #36	; 0x24
 8004500:	d90e      	bls.n	8004520 <main+0x540>
				stats = 8;
 8004502:	4b1f      	ldr	r3, [pc, #124]	; (8004580 <main+0x5a0>)
 8004504:	2208      	movs	r2, #8
 8004506:	701a      	strb	r2, [r3, #0]
				isLoggedIn = 0;
 8004508:	4b23      	ldr	r3, [pc, #140]	; (8004598 <main+0x5b8>)
 800450a:	2200      	movs	r2, #0
 800450c:	701a      	strb	r2, [r3, #0]
				send_hb_packet();
 800450e:	f002 fd11 	bl	8006f34 <send_hb_packet>
				HAL_Delay(10000);
 8004512:	4b1e      	ldr	r3, [pc, #120]	; (800458c <main+0x5ac>)
 8004514:	0018      	movs	r0, r3
 8004516:	f004 fc07 	bl	8008d28 <HAL_Delay>
				heartBeatTimer = 0;
 800451a:	4b22      	ldr	r3, [pc, #136]	; (80045a4 <main+0x5c4>)
 800451c:	2200      	movs	r2, #0
 800451e:	701a      	strb	r2, [r3, #0]
			}
			if (isDataMode == 1 && isLoggedIn == 1 && isTcpOpen == 1) {
 8004520:	4b21      	ldr	r3, [pc, #132]	; (80045a8 <main+0x5c8>)
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	b2db      	uxtb	r3, r3
 8004526:	2b01      	cmp	r3, #1
 8004528:	d110      	bne.n	800454c <main+0x56c>
 800452a:	4b1b      	ldr	r3, [pc, #108]	; (8004598 <main+0x5b8>)
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	b2db      	uxtb	r3, r3
 8004530:	2b01      	cmp	r3, #1
 8004532:	d10b      	bne.n	800454c <main+0x56c>
 8004534:	4b19      	ldr	r3, [pc, #100]	; (800459c <main+0x5bc>)
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b01      	cmp	r3, #1
 800453c:	d106      	bne.n	800454c <main+0x56c>
				stats = 8;
 800453e:	4b10      	ldr	r3, [pc, #64]	; (8004580 <main+0x5a0>)
 8004540:	2208      	movs	r2, #8
 8004542:	701a      	strb	r2, [r3, #0]
				incoming_msg_handler();
 8004544:	f002 f9c0 	bl	80068c8 <incoming_msg_handler>
				send_data_packet();
 8004548:	f002 faa4 	bl	8006a94 <send_data_packet>
		while (isTcpOpen == 1 && isLoggedIn == 1 && isDataMode == 1) {
 800454c:	4b13      	ldr	r3, [pc, #76]	; (800459c <main+0x5bc>)
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b01      	cmp	r3, #1
 8004554:	d109      	bne.n	800456a <main+0x58a>
 8004556:	4b10      	ldr	r3, [pc, #64]	; (8004598 <main+0x5b8>)
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	b2db      	uxtb	r3, r3
 800455c:	2b01      	cmp	r3, #1
 800455e:	d104      	bne.n	800456a <main+0x58a>
 8004560:	4b11      	ldr	r3, [pc, #68]	; (80045a8 <main+0x5c8>)
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b01      	cmp	r3, #1
 8004568:	d0ba      	beq.n	80044e0 <main+0x500>
			}

		}
		isTcpOpen = 0;
 800456a:	4b0c      	ldr	r3, [pc, #48]	; (800459c <main+0x5bc>)
 800456c:	2200      	movs	r2, #0
 800456e:	701a      	strb	r2, [r3, #0]
		isLoggedIn = 0;
 8004570:	4b09      	ldr	r3, [pc, #36]	; (8004598 <main+0x5b8>)
 8004572:	2200      	movs	r2, #0
 8004574:	701a      	strb	r2, [r3, #0]
		isDataMode = 0;
 8004576:	4b0c      	ldr	r3, [pc, #48]	; (80045a8 <main+0x5c8>)
 8004578:	2200      	movs	r2, #0
 800457a:	701a      	strb	r2, [r3, #0]
		while (isTcpOpen == 0 && isLoggedIn == 0) {
 800457c:	e7a4      	b.n	80044c8 <main+0x4e8>
 800457e:	46c0      	nop			; (mov r8, r8)
 8004580:	20001029 	.word	0x20001029
 8004584:	08012998 	.word	0x08012998
 8004588:	20000d3b 	.word	0x20000d3b
 800458c:	00002710 	.word	0x00002710
 8004590:	2000070c 	.word	0x2000070c
 8004594:	00001388 	.word	0x00001388
 8004598:	20000d3d 	.word	0x20000d3d
 800459c:	20000d3a 	.word	0x20000d3a
 80045a0:	20000708 	.word	0x20000708
 80045a4:	2000070b 	.word	0x2000070b
 80045a8:	2000084a 	.word	0x2000084a

080045ac <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80045ac:	b590      	push	{r4, r7, lr}
 80045ae:	b093      	sub	sp, #76	; 0x4c
 80045b0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80045b2:	2414      	movs	r4, #20
 80045b4:	193b      	adds	r3, r7, r4
 80045b6:	0018      	movs	r0, r3
 80045b8:	2334      	movs	r3, #52	; 0x34
 80045ba:	001a      	movs	r2, r3
 80045bc:	2100      	movs	r1, #0
 80045be:	f009 ff88 	bl	800e4d2 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80045c2:	1d3b      	adds	r3, r7, #4
 80045c4:	0018      	movs	r0, r3
 80045c6:	2310      	movs	r3, #16
 80045c8:	001a      	movs	r2, r3
 80045ca:	2100      	movs	r1, #0
 80045cc:	f009 ff81 	bl	800e4d2 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80045d0:	2380      	movs	r3, #128	; 0x80
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	0018      	movs	r0, r3
 80045d6:	f005 f963 	bl	80098a0 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80045da:	193b      	adds	r3, r7, r4
 80045dc:	2202      	movs	r2, #2
 80045de:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80045e0:	193b      	adds	r3, r7, r4
 80045e2:	2280      	movs	r2, #128	; 0x80
 80045e4:	0052      	lsls	r2, r2, #1
 80045e6:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80045e8:	0021      	movs	r1, r4
 80045ea:	187b      	adds	r3, r7, r1
 80045ec:	2200      	movs	r2, #0
 80045ee:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80045f0:	187b      	adds	r3, r7, r1
 80045f2:	2240      	movs	r2, #64	; 0x40
 80045f4:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80045f6:	187b      	adds	r3, r7, r1
 80045f8:	2202      	movs	r2, #2
 80045fa:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80045fc:	187b      	adds	r3, r7, r1
 80045fe:	2202      	movs	r2, #2
 8004600:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8004602:	187b      	adds	r3, r7, r1
 8004604:	2200      	movs	r2, #0
 8004606:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLN = 8;
 8004608:	187b      	adds	r3, r7, r1
 800460a:	2208      	movs	r2, #8
 800460c:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800460e:	187b      	adds	r3, r7, r1
 8004610:	2280      	movs	r2, #128	; 0x80
 8004612:	0292      	lsls	r2, r2, #10
 8004614:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004616:	187b      	adds	r3, r7, r1
 8004618:	2280      	movs	r2, #128	; 0x80
 800461a:	0592      	lsls	r2, r2, #22
 800461c:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800461e:	187b      	adds	r3, r7, r1
 8004620:	0018      	movs	r0, r3
 8004622:	f005 f989 	bl	8009938 <HAL_RCC_OscConfig>
 8004626:	1e03      	subs	r3, r0, #0
 8004628:	d001      	beq.n	800462e <SystemClock_Config+0x82>
		Error_Handler();
 800462a:	f003 f987 	bl	800793c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800462e:	1d3b      	adds	r3, r7, #4
 8004630:	2207      	movs	r2, #7
 8004632:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004634:	1d3b      	adds	r3, r7, #4
 8004636:	2202      	movs	r2, #2
 8004638:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800463a:	1d3b      	adds	r3, r7, #4
 800463c:	2200      	movs	r2, #0
 800463e:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004640:	1d3b      	adds	r3, r7, #4
 8004642:	2200      	movs	r2, #0
 8004644:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8004646:	1d3b      	adds	r3, r7, #4
 8004648:	2102      	movs	r1, #2
 800464a:	0018      	movs	r0, r3
 800464c:	f005 fc84 	bl	8009f58 <HAL_RCC_ClockConfig>
 8004650:	1e03      	subs	r3, r0, #0
 8004652:	d001      	beq.n	8004658 <SystemClock_Config+0xac>
		Error_Handler();
 8004654:	f003 f972 	bl	800793c <Error_Handler>
	}
}
 8004658:	46c0      	nop			; (mov r8, r8)
 800465a:	46bd      	mov	sp, r7
 800465c:	b013      	add	sp, #76	; 0x4c
 800465e:	bd90      	pop	{r4, r7, pc}

08004660 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8004660:	b580      	push	{r7, lr}
 8004662:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8004664:	4b1b      	ldr	r3, [pc, #108]	; (80046d4 <MX_SPI1_Init+0x74>)
 8004666:	4a1c      	ldr	r2, [pc, #112]	; (80046d8 <MX_SPI1_Init+0x78>)
 8004668:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800466a:	4b1a      	ldr	r3, [pc, #104]	; (80046d4 <MX_SPI1_Init+0x74>)
 800466c:	2282      	movs	r2, #130	; 0x82
 800466e:	0052      	lsls	r2, r2, #1
 8004670:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004672:	4b18      	ldr	r3, [pc, #96]	; (80046d4 <MX_SPI1_Init+0x74>)
 8004674:	2200      	movs	r2, #0
 8004676:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004678:	4b16      	ldr	r3, [pc, #88]	; (80046d4 <MX_SPI1_Init+0x74>)
 800467a:	22e0      	movs	r2, #224	; 0xe0
 800467c:	00d2      	lsls	r2, r2, #3
 800467e:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004680:	4b14      	ldr	r3, [pc, #80]	; (80046d4 <MX_SPI1_Init+0x74>)
 8004682:	2200      	movs	r2, #0
 8004684:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004686:	4b13      	ldr	r3, [pc, #76]	; (80046d4 <MX_SPI1_Init+0x74>)
 8004688:	2200      	movs	r2, #0
 800468a:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800468c:	4b11      	ldr	r3, [pc, #68]	; (80046d4 <MX_SPI1_Init+0x74>)
 800468e:	2280      	movs	r2, #128	; 0x80
 8004690:	0092      	lsls	r2, r2, #2
 8004692:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004694:	4b0f      	ldr	r3, [pc, #60]	; (80046d4 <MX_SPI1_Init+0x74>)
 8004696:	2220      	movs	r2, #32
 8004698:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800469a:	4b0e      	ldr	r3, [pc, #56]	; (80046d4 <MX_SPI1_Init+0x74>)
 800469c:	2200      	movs	r2, #0
 800469e:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80046a0:	4b0c      	ldr	r3, [pc, #48]	; (80046d4 <MX_SPI1_Init+0x74>)
 80046a2:	2200      	movs	r2, #0
 80046a4:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046a6:	4b0b      	ldr	r3, [pc, #44]	; (80046d4 <MX_SPI1_Init+0x74>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 80046ac:	4b09      	ldr	r3, [pc, #36]	; (80046d4 <MX_SPI1_Init+0x74>)
 80046ae:	2207      	movs	r2, #7
 80046b0:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80046b2:	4b08      	ldr	r3, [pc, #32]	; (80046d4 <MX_SPI1_Init+0x74>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	631a      	str	r2, [r3, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80046b8:	4b06      	ldr	r3, [pc, #24]	; (80046d4 <MX_SPI1_Init+0x74>)
 80046ba:	2208      	movs	r2, #8
 80046bc:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80046be:	4b05      	ldr	r3, [pc, #20]	; (80046d4 <MX_SPI1_Init+0x74>)
 80046c0:	0018      	movs	r0, r3
 80046c2:	f005 ff27 	bl	800a514 <HAL_SPI_Init>
 80046c6:	1e03      	subs	r3, r0, #0
 80046c8:	d001      	beq.n	80046ce <MX_SPI1_Init+0x6e>
		Error_Handler();
 80046ca:	f003 f937 	bl	800793c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80046ce:	46c0      	nop			; (mov r8, r8)
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	200002b8 	.word	0x200002b8
 80046d8:	40013000 	.word	0x40013000

080046dc <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80046dc:	b580      	push	{r7, lr}
 80046de:	b088      	sub	sp, #32
 80046e0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80046e2:	2314      	movs	r3, #20
 80046e4:	18fb      	adds	r3, r7, r3
 80046e6:	0018      	movs	r0, r3
 80046e8:	230c      	movs	r3, #12
 80046ea:	001a      	movs	r2, r3
 80046ec:	2100      	movs	r1, #0
 80046ee:	f009 fef0 	bl	800e4d2 <memset>
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 80046f2:	1d3b      	adds	r3, r7, #4
 80046f4:	0018      	movs	r0, r3
 80046f6:	2310      	movs	r3, #16
 80046f8:	001a      	movs	r2, r3
 80046fa:	2100      	movs	r1, #0
 80046fc:	f009 fee9 	bl	800e4d2 <memset>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8004700:	4b22      	ldr	r3, [pc, #136]	; (800478c <MX_TIM3_Init+0xb0>)
 8004702:	4a23      	ldr	r2, [pc, #140]	; (8004790 <MX_TIM3_Init+0xb4>)
 8004704:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 640;
 8004706:	4b21      	ldr	r3, [pc, #132]	; (800478c <MX_TIM3_Init+0xb0>)
 8004708:	22a0      	movs	r2, #160	; 0xa0
 800470a:	0092      	lsls	r2, r2, #2
 800470c:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800470e:	4b1f      	ldr	r3, [pc, #124]	; (800478c <MX_TIM3_Init+0xb0>)
 8004710:	2200      	movs	r2, #0
 8004712:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8004714:	4b1d      	ldr	r3, [pc, #116]	; (800478c <MX_TIM3_Init+0xb0>)
 8004716:	4a1f      	ldr	r2, [pc, #124]	; (8004794 <MX_TIM3_Init+0xb8>)
 8004718:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800471a:	4b1c      	ldr	r3, [pc, #112]	; (800478c <MX_TIM3_Init+0xb0>)
 800471c:	2200      	movs	r2, #0
 800471e:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004720:	4b1a      	ldr	r3, [pc, #104]	; (800478c <MX_TIM3_Init+0xb0>)
 8004722:	2280      	movs	r2, #128	; 0x80
 8004724:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim3) != HAL_OK) {
 8004726:	4b19      	ldr	r3, [pc, #100]	; (800478c <MX_TIM3_Init+0xb0>)
 8004728:	0018      	movs	r0, r3
 800472a:	f006 ffed 	bl	800b708 <HAL_TIM_IC_Init>
 800472e:	1e03      	subs	r3, r0, #0
 8004730:	d001      	beq.n	8004736 <MX_TIM3_Init+0x5a>
		Error_Handler();
 8004732:	f003 f903 	bl	800793c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004736:	2114      	movs	r1, #20
 8004738:	187b      	adds	r3, r7, r1
 800473a:	2200      	movs	r2, #0
 800473c:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800473e:	187b      	adds	r3, r7, r1
 8004740:	2200      	movs	r2, #0
 8004742:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8004744:	187a      	adds	r2, r7, r1
 8004746:	4b11      	ldr	r3, [pc, #68]	; (800478c <MX_TIM3_Init+0xb0>)
 8004748:	0011      	movs	r1, r2
 800474a:	0018      	movs	r0, r3
 800474c:	f007 fe90 	bl	800c470 <HAL_TIMEx_MasterConfigSynchronization>
 8004750:	1e03      	subs	r3, r0, #0
 8004752:	d001      	beq.n	8004758 <MX_TIM3_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8004754:	f003 f8f2 	bl	800793c <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8004758:	1d3b      	adds	r3, r7, #4
 800475a:	220a      	movs	r2, #10
 800475c:	601a      	str	r2, [r3, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800475e:	1d3b      	adds	r3, r7, #4
 8004760:	2201      	movs	r2, #1
 8004762:	605a      	str	r2, [r3, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004764:	1d3b      	adds	r3, r7, #4
 8004766:	2200      	movs	r2, #0
 8004768:	609a      	str	r2, [r3, #8]
	sConfigIC.ICFilter = 0;
 800476a:	1d3b      	adds	r3, r7, #4
 800476c:	2200      	movs	r2, #0
 800476e:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8004770:	1d39      	adds	r1, r7, #4
 8004772:	4b06      	ldr	r3, [pc, #24]	; (800478c <MX_TIM3_Init+0xb0>)
 8004774:	2200      	movs	r2, #0
 8004776:	0018      	movs	r0, r3
 8004778:	f007 fb10 	bl	800bd9c <HAL_TIM_IC_ConfigChannel>
 800477c:	1e03      	subs	r3, r0, #0
 800477e:	d001      	beq.n	8004784 <MX_TIM3_Init+0xa8>
		Error_Handler();
 8004780:	f003 f8dc 	bl	800793c <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8004784:	46c0      	nop			; (mov r8, r8)
 8004786:	46bd      	mov	sp, r7
 8004788:	b008      	add	sp, #32
 800478a:	bd80      	pop	{r7, pc}
 800478c:	2000031c 	.word	0x2000031c
 8004790:	40000400 	.word	0x40000400
 8004794:	0000ffff 	.word	0x0000ffff

08004798 <MX_TIM14_Init>:
/**
 * @brief TIM14 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM14_Init(void) {
 8004798:	b580      	push	{r7, lr}
 800479a:	af00      	add	r7, sp, #0
	/* USER CODE END TIM14_Init 0 */

	/* USER CODE BEGIN TIM14_Init 1 */

	/* USER CODE END TIM14_Init 1 */
	htim14.Instance = TIM14;
 800479c:	4b0e      	ldr	r3, [pc, #56]	; (80047d8 <MX_TIM14_Init+0x40>)
 800479e:	4a0f      	ldr	r2, [pc, #60]	; (80047dc <MX_TIM14_Init+0x44>)
 80047a0:	601a      	str	r2, [r3, #0]
	htim14.Init.Prescaler = 6400;
 80047a2:	4b0d      	ldr	r3, [pc, #52]	; (80047d8 <MX_TIM14_Init+0x40>)
 80047a4:	22c8      	movs	r2, #200	; 0xc8
 80047a6:	0152      	lsls	r2, r2, #5
 80047a8:	605a      	str	r2, [r3, #4]
	htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047aa:	4b0b      	ldr	r3, [pc, #44]	; (80047d8 <MX_TIM14_Init+0x40>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	609a      	str	r2, [r3, #8]
	htim14.Init.Period = 1000 - 1;
 80047b0:	4b09      	ldr	r3, [pc, #36]	; (80047d8 <MX_TIM14_Init+0x40>)
 80047b2:	4a0b      	ldr	r2, [pc, #44]	; (80047e0 <MX_TIM14_Init+0x48>)
 80047b4:	60da      	str	r2, [r3, #12]
	htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047b6:	4b08      	ldr	r3, [pc, #32]	; (80047d8 <MX_TIM14_Init+0x40>)
 80047b8:	2200      	movs	r2, #0
 80047ba:	611a      	str	r2, [r3, #16]
	htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80047bc:	4b06      	ldr	r3, [pc, #24]	; (80047d8 <MX_TIM14_Init+0x40>)
 80047be:	2280      	movs	r2, #128	; 0x80
 80047c0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim14) != HAL_OK) {
 80047c2:	4b05      	ldr	r3, [pc, #20]	; (80047d8 <MX_TIM14_Init+0x40>)
 80047c4:	0018      	movs	r0, r3
 80047c6:	f006 fec3 	bl	800b550 <HAL_TIM_Base_Init>
 80047ca:	1e03      	subs	r3, r0, #0
 80047cc:	d001      	beq.n	80047d2 <MX_TIM14_Init+0x3a>
		Error_Handler();
 80047ce:	f003 f8b5 	bl	800793c <Error_Handler>
	}
	/* USER CODE BEGIN TIM14_Init 2 */

	/* USER CODE END TIM14_Init 2 */

}
 80047d2:	46c0      	nop			; (mov r8, r8)
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	20000368 	.word	0x20000368
 80047dc:	40002000 	.word	0x40002000
 80047e0:	000003e7 	.word	0x000003e7

080047e4 <MX_TIM16_Init>:
/**
 * @brief TIM16 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM16_Init(void) {
 80047e4:	b580      	push	{r7, lr}
 80047e6:	af00      	add	r7, sp, #0
	/* USER CODE END TIM16_Init 0 */

	/* USER CODE BEGIN TIM16_Init 1 */

	/* USER CODE END TIM16_Init 1 */
	htim16.Instance = TIM16;
 80047e8:	4b10      	ldr	r3, [pc, #64]	; (800482c <MX_TIM16_Init+0x48>)
 80047ea:	4a11      	ldr	r2, [pc, #68]	; (8004830 <MX_TIM16_Init+0x4c>)
 80047ec:	601a      	str	r2, [r3, #0]
	htim16.Init.Prescaler = 6400;
 80047ee:	4b0f      	ldr	r3, [pc, #60]	; (800482c <MX_TIM16_Init+0x48>)
 80047f0:	22c8      	movs	r2, #200	; 0xc8
 80047f2:	0152      	lsls	r2, r2, #5
 80047f4:	605a      	str	r2, [r3, #4]
	htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047f6:	4b0d      	ldr	r3, [pc, #52]	; (800482c <MX_TIM16_Init+0x48>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	609a      	str	r2, [r3, #8]
	htim16.Init.Period = 1000 - 1;
 80047fc:	4b0b      	ldr	r3, [pc, #44]	; (800482c <MX_TIM16_Init+0x48>)
 80047fe:	4a0d      	ldr	r2, [pc, #52]	; (8004834 <MX_TIM16_Init+0x50>)
 8004800:	60da      	str	r2, [r3, #12]
	htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004802:	4b0a      	ldr	r3, [pc, #40]	; (800482c <MX_TIM16_Init+0x48>)
 8004804:	2200      	movs	r2, #0
 8004806:	611a      	str	r2, [r3, #16]
	htim16.Init.RepetitionCounter = 0;
 8004808:	4b08      	ldr	r3, [pc, #32]	; (800482c <MX_TIM16_Init+0x48>)
 800480a:	2200      	movs	r2, #0
 800480c:	615a      	str	r2, [r3, #20]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800480e:	4b07      	ldr	r3, [pc, #28]	; (800482c <MX_TIM16_Init+0x48>)
 8004810:	2280      	movs	r2, #128	; 0x80
 8004812:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK) {
 8004814:	4b05      	ldr	r3, [pc, #20]	; (800482c <MX_TIM16_Init+0x48>)
 8004816:	0018      	movs	r0, r3
 8004818:	f006 fe9a 	bl	800b550 <HAL_TIM_Base_Init>
 800481c:	1e03      	subs	r3, r0, #0
 800481e:	d001      	beq.n	8004824 <MX_TIM16_Init+0x40>
		Error_Handler();
 8004820:	f003 f88c 	bl	800793c <Error_Handler>
	}
	/* USER CODE BEGIN TIM16_Init 2 */

	/* USER CODE END TIM16_Init 2 */

}
 8004824:	46c0      	nop			; (mov r8, r8)
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	46c0      	nop			; (mov r8, r8)
 800482c:	200003b4 	.word	0x200003b4
 8004830:	40014400 	.word	0x40014400
 8004834:	000003e7 	.word	0x000003e7

08004838 <MX_TIM17_Init>:
/**
 * @brief TIM17 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM17_Init(void) {
 8004838:	b580      	push	{r7, lr}
 800483a:	af00      	add	r7, sp, #0
	/* USER CODE END TIM17_Init 0 */

	/* USER CODE BEGIN TIM17_Init 1 */

	/* USER CODE END TIM17_Init 1 */
	htim17.Instance = TIM17;
 800483c:	4b10      	ldr	r3, [pc, #64]	; (8004880 <MX_TIM17_Init+0x48>)
 800483e:	4a11      	ldr	r2, [pc, #68]	; (8004884 <MX_TIM17_Init+0x4c>)
 8004840:	601a      	str	r2, [r3, #0]
	htim17.Init.Prescaler = 6400;
 8004842:	4b0f      	ldr	r3, [pc, #60]	; (8004880 <MX_TIM17_Init+0x48>)
 8004844:	22c8      	movs	r2, #200	; 0xc8
 8004846:	0152      	lsls	r2, r2, #5
 8004848:	605a      	str	r2, [r3, #4]
	htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800484a:	4b0d      	ldr	r3, [pc, #52]	; (8004880 <MX_TIM17_Init+0x48>)
 800484c:	2200      	movs	r2, #0
 800484e:	609a      	str	r2, [r3, #8]
	htim17.Init.Period = 4000;
 8004850:	4b0b      	ldr	r3, [pc, #44]	; (8004880 <MX_TIM17_Init+0x48>)
 8004852:	22fa      	movs	r2, #250	; 0xfa
 8004854:	0112      	lsls	r2, r2, #4
 8004856:	60da      	str	r2, [r3, #12]
	htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004858:	4b09      	ldr	r3, [pc, #36]	; (8004880 <MX_TIM17_Init+0x48>)
 800485a:	2200      	movs	r2, #0
 800485c:	611a      	str	r2, [r3, #16]
	htim17.Init.RepetitionCounter = 0;
 800485e:	4b08      	ldr	r3, [pc, #32]	; (8004880 <MX_TIM17_Init+0x48>)
 8004860:	2200      	movs	r2, #0
 8004862:	615a      	str	r2, [r3, #20]
	htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004864:	4b06      	ldr	r3, [pc, #24]	; (8004880 <MX_TIM17_Init+0x48>)
 8004866:	2280      	movs	r2, #128	; 0x80
 8004868:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim17) != HAL_OK) {
 800486a:	4b05      	ldr	r3, [pc, #20]	; (8004880 <MX_TIM17_Init+0x48>)
 800486c:	0018      	movs	r0, r3
 800486e:	f006 fe6f 	bl	800b550 <HAL_TIM_Base_Init>
 8004872:	1e03      	subs	r3, r0, #0
 8004874:	d001      	beq.n	800487a <MX_TIM17_Init+0x42>
		Error_Handler();
 8004876:	f003 f861 	bl	800793c <Error_Handler>
	}
	/* USER CODE BEGIN TIM17_Init 2 */

	/* USER CODE END TIM17_Init 2 */

}
 800487a:	46c0      	nop			; (mov r8, r8)
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}
 8004880:	20000400 	.word	0x20000400
 8004884:	40014800 	.word	0x40014800

08004888 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8004888:	b580      	push	{r7, lr}
 800488a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800488c:	4b23      	ldr	r3, [pc, #140]	; (800491c <MX_USART1_UART_Init+0x94>)
 800488e:	4a24      	ldr	r2, [pc, #144]	; (8004920 <MX_USART1_UART_Init+0x98>)
 8004890:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 8004892:	4b22      	ldr	r3, [pc, #136]	; (800491c <MX_USART1_UART_Init+0x94>)
 8004894:	2296      	movs	r2, #150	; 0x96
 8004896:	0192      	lsls	r2, r2, #6
 8004898:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800489a:	4b20      	ldr	r3, [pc, #128]	; (800491c <MX_USART1_UART_Init+0x94>)
 800489c:	2200      	movs	r2, #0
 800489e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80048a0:	4b1e      	ldr	r3, [pc, #120]	; (800491c <MX_USART1_UART_Init+0x94>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80048a6:	4b1d      	ldr	r3, [pc, #116]	; (800491c <MX_USART1_UART_Init+0x94>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80048ac:	4b1b      	ldr	r3, [pc, #108]	; (800491c <MX_USART1_UART_Init+0x94>)
 80048ae:	220c      	movs	r2, #12
 80048b0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048b2:	4b1a      	ldr	r3, [pc, #104]	; (800491c <MX_USART1_UART_Init+0x94>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80048b8:	4b18      	ldr	r3, [pc, #96]	; (800491c <MX_USART1_UART_Init+0x94>)
 80048ba:	2200      	movs	r2, #0
 80048bc:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80048be:	4b17      	ldr	r3, [pc, #92]	; (800491c <MX_USART1_UART_Init+0x94>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80048c4:	4b15      	ldr	r3, [pc, #84]	; (800491c <MX_USART1_UART_Init+0x94>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	625a      	str	r2, [r3, #36]	; 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80048ca:	4b14      	ldr	r3, [pc, #80]	; (800491c <MX_USART1_UART_Init+0x94>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80048d0:	4b12      	ldr	r3, [pc, #72]	; (800491c <MX_USART1_UART_Init+0x94>)
 80048d2:	0018      	movs	r0, r3
 80048d4:	f007 fe4c 	bl	800c570 <HAL_UART_Init>
 80048d8:	1e03      	subs	r3, r0, #0
 80048da:	d001      	beq.n	80048e0 <MX_USART1_UART_Init+0x58>
		Error_Handler();
 80048dc:	f003 f82e 	bl	800793c <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8)
 80048e0:	4b0e      	ldr	r3, [pc, #56]	; (800491c <MX_USART1_UART_Init+0x94>)
 80048e2:	2100      	movs	r1, #0
 80048e4:	0018      	movs	r0, r3
 80048e6:	f009 fcb5 	bl	800e254 <HAL_UARTEx_SetTxFifoThreshold>
 80048ea:	1e03      	subs	r3, r0, #0
 80048ec:	d001      	beq.n	80048f2 <MX_USART1_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 80048ee:	f003 f825 	bl	800793c <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8)
 80048f2:	4b0a      	ldr	r3, [pc, #40]	; (800491c <MX_USART1_UART_Init+0x94>)
 80048f4:	2100      	movs	r1, #0
 80048f6:	0018      	movs	r0, r3
 80048f8:	f009 fcec 	bl	800e2d4 <HAL_UARTEx_SetRxFifoThreshold>
 80048fc:	1e03      	subs	r3, r0, #0
 80048fe:	d001      	beq.n	8004904 <MX_USART1_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8004900:	f003 f81c 	bl	800793c <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
 8004904:	4b05      	ldr	r3, [pc, #20]	; (800491c <MX_USART1_UART_Init+0x94>)
 8004906:	0018      	movs	r0, r3
 8004908:	f009 fc6a 	bl	800e1e0 <HAL_UARTEx_DisableFifoMode>
 800490c:	1e03      	subs	r3, r0, #0
 800490e:	d001      	beq.n	8004914 <MX_USART1_UART_Init+0x8c>
		Error_Handler();
 8004910:	f003 f814 	bl	800793c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8004914:	46c0      	nop			; (mov r8, r8)
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	46c0      	nop			; (mov r8, r8)
 800491c:	200004a8 	.word	0x200004a8
 8004920:	40013800 	.word	0x40013800

08004924 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8004924:	b580      	push	{r7, lr}
 8004926:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8004928:	4b23      	ldr	r3, [pc, #140]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 800492a:	4a24      	ldr	r2, [pc, #144]	; (80049bc <MX_USART2_UART_Init+0x98>)
 800492c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800492e:	4b22      	ldr	r3, [pc, #136]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 8004930:	22e1      	movs	r2, #225	; 0xe1
 8004932:	0252      	lsls	r2, r2, #9
 8004934:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004936:	4b20      	ldr	r3, [pc, #128]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 8004938:	2200      	movs	r2, #0
 800493a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800493c:	4b1e      	ldr	r3, [pc, #120]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 800493e:	2200      	movs	r2, #0
 8004940:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8004942:	4b1d      	ldr	r3, [pc, #116]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 8004944:	2200      	movs	r2, #0
 8004946:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8004948:	4b1b      	ldr	r3, [pc, #108]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 800494a:	220c      	movs	r2, #12
 800494c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800494e:	4b1a      	ldr	r3, [pc, #104]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 8004950:	2200      	movs	r2, #0
 8004952:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004954:	4b18      	ldr	r3, [pc, #96]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 8004956:	2200      	movs	r2, #0
 8004958:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800495a:	4b17      	ldr	r3, [pc, #92]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 800495c:	2200      	movs	r2, #0
 800495e:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004960:	4b15      	ldr	r3, [pc, #84]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 8004962:	2200      	movs	r2, #0
 8004964:	625a      	str	r2, [r3, #36]	; 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004966:	4b14      	ldr	r3, [pc, #80]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 8004968:	2200      	movs	r2, #0
 800496a:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800496c:	4b12      	ldr	r3, [pc, #72]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 800496e:	0018      	movs	r0, r3
 8004970:	f007 fdfe 	bl	800c570 <HAL_UART_Init>
 8004974:	1e03      	subs	r3, r0, #0
 8004976:	d001      	beq.n	800497c <MX_USART2_UART_Init+0x58>
		Error_Handler();
 8004978:	f002 ffe0 	bl	800793c <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8)
 800497c:	4b0e      	ldr	r3, [pc, #56]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 800497e:	2100      	movs	r1, #0
 8004980:	0018      	movs	r0, r3
 8004982:	f009 fc67 	bl	800e254 <HAL_UARTEx_SetTxFifoThreshold>
 8004986:	1e03      	subs	r3, r0, #0
 8004988:	d001      	beq.n	800498e <MX_USART2_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 800498a:	f002 ffd7 	bl	800793c <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8)
 800498e:	4b0a      	ldr	r3, [pc, #40]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 8004990:	2100      	movs	r1, #0
 8004992:	0018      	movs	r0, r3
 8004994:	f009 fc9e 	bl	800e2d4 <HAL_UARTEx_SetRxFifoThreshold>
 8004998:	1e03      	subs	r3, r0, #0
 800499a:	d001      	beq.n	80049a0 <MX_USART2_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 800499c:	f002 ffce 	bl	800793c <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK) {
 80049a0:	4b05      	ldr	r3, [pc, #20]	; (80049b8 <MX_USART2_UART_Init+0x94>)
 80049a2:	0018      	movs	r0, r3
 80049a4:	f009 fc1c 	bl	800e1e0 <HAL_UARTEx_DisableFifoMode>
 80049a8:	1e03      	subs	r3, r0, #0
 80049aa:	d001      	beq.n	80049b0 <MX_USART2_UART_Init+0x8c>
		Error_Handler();
 80049ac:	f002 ffc6 	bl	800793c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80049b0:	46c0      	nop			; (mov r8, r8)
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	46c0      	nop			; (mov r8, r8)
 80049b8:	2000053c 	.word	0x2000053c
 80049bc:	40004400 	.word	0x40004400

080049c0 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 80049c0:	b580      	push	{r7, lr}
 80049c2:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80049c4:	4b16      	ldr	r3, [pc, #88]	; (8004a20 <MX_USART3_UART_Init+0x60>)
 80049c6:	4a17      	ldr	r2, [pc, #92]	; (8004a24 <MX_USART3_UART_Init+0x64>)
 80049c8:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80049ca:	4b15      	ldr	r3, [pc, #84]	; (8004a20 <MX_USART3_UART_Init+0x60>)
 80049cc:	22e1      	movs	r2, #225	; 0xe1
 80049ce:	0252      	lsls	r2, r2, #9
 80049d0:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80049d2:	4b13      	ldr	r3, [pc, #76]	; (8004a20 <MX_USART3_UART_Init+0x60>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80049d8:	4b11      	ldr	r3, [pc, #68]	; (8004a20 <MX_USART3_UART_Init+0x60>)
 80049da:	2200      	movs	r2, #0
 80049dc:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80049de:	4b10      	ldr	r3, [pc, #64]	; (8004a20 <MX_USART3_UART_Init+0x60>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80049e4:	4b0e      	ldr	r3, [pc, #56]	; (8004a20 <MX_USART3_UART_Init+0x60>)
 80049e6:	220c      	movs	r2, #12
 80049e8:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80049ea:	4b0d      	ldr	r3, [pc, #52]	; (8004a20 <MX_USART3_UART_Init+0x60>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80049f0:	4b0b      	ldr	r3, [pc, #44]	; (8004a20 <MX_USART3_UART_Init+0x60>)
 80049f2:	2200      	movs	r2, #0
 80049f4:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80049f6:	4b0a      	ldr	r3, [pc, #40]	; (8004a20 <MX_USART3_UART_Init+0x60>)
 80049f8:	2200      	movs	r2, #0
 80049fa:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80049fc:	4b08      	ldr	r3, [pc, #32]	; (8004a20 <MX_USART3_UART_Init+0x60>)
 80049fe:	2200      	movs	r2, #0
 8004a00:	625a      	str	r2, [r3, #36]	; 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a02:	4b07      	ldr	r3, [pc, #28]	; (8004a20 <MX_USART3_UART_Init+0x60>)
 8004a04:	2200      	movs	r2, #0
 8004a06:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8004a08:	4b05      	ldr	r3, [pc, #20]	; (8004a20 <MX_USART3_UART_Init+0x60>)
 8004a0a:	0018      	movs	r0, r3
 8004a0c:	f007 fdb0 	bl	800c570 <HAL_UART_Init>
 8004a10:	1e03      	subs	r3, r0, #0
 8004a12:	d001      	beq.n	8004a18 <MX_USART3_UART_Init+0x58>
		Error_Handler();
 8004a14:	f002 ff92 	bl	800793c <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8004a18:	46c0      	nop			; (mov r8, r8)
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	46c0      	nop			; (mov r8, r8)
 8004a20:	200005d0 	.word	0x200005d0
 8004a24:	40004800 	.word	0x40004800

08004a28 <MX_USART4_UART_Init>:
/**
 * @brief USART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART4_UART_Init(void) {
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	af00      	add	r7, sp, #0
	/* USER CODE END USART4_Init 0 */

	/* USER CODE BEGIN USART4_Init 1 */

	/* USER CODE END USART4_Init 1 */
	huart4.Instance = USART4;
 8004a2c:	4b16      	ldr	r3, [pc, #88]	; (8004a88 <MX_USART4_UART_Init+0x60>)
 8004a2e:	4a17      	ldr	r2, [pc, #92]	; (8004a8c <MX_USART4_UART_Init+0x64>)
 8004a30:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 9600;
 8004a32:	4b15      	ldr	r3, [pc, #84]	; (8004a88 <MX_USART4_UART_Init+0x60>)
 8004a34:	2296      	movs	r2, #150	; 0x96
 8004a36:	0192      	lsls	r2, r2, #6
 8004a38:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004a3a:	4b13      	ldr	r3, [pc, #76]	; (8004a88 <MX_USART4_UART_Init+0x60>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8004a40:	4b11      	ldr	r3, [pc, #68]	; (8004a88 <MX_USART4_UART_Init+0x60>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8004a46:	4b10      	ldr	r3, [pc, #64]	; (8004a88 <MX_USART4_UART_Init+0x60>)
 8004a48:	2200      	movs	r2, #0
 8004a4a:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8004a4c:	4b0e      	ldr	r3, [pc, #56]	; (8004a88 <MX_USART4_UART_Init+0x60>)
 8004a4e:	220c      	movs	r2, #12
 8004a50:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a52:	4b0d      	ldr	r3, [pc, #52]	; (8004a88 <MX_USART4_UART_Init+0x60>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a58:	4b0b      	ldr	r3, [pc, #44]	; (8004a88 <MX_USART4_UART_Init+0x60>)
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	61da      	str	r2, [r3, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a5e:	4b0a      	ldr	r3, [pc, #40]	; (8004a88 <MX_USART4_UART_Init+0x60>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	621a      	str	r2, [r3, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004a64:	4b08      	ldr	r3, [pc, #32]	; (8004a88 <MX_USART4_UART_Init+0x60>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	625a      	str	r2, [r3, #36]	; 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a6a:	4b07      	ldr	r3, [pc, #28]	; (8004a88 <MX_USART4_UART_Init+0x60>)
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8004a70:	4b05      	ldr	r3, [pc, #20]	; (8004a88 <MX_USART4_UART_Init+0x60>)
 8004a72:	0018      	movs	r0, r3
 8004a74:	f007 fd7c 	bl	800c570 <HAL_UART_Init>
 8004a78:	1e03      	subs	r3, r0, #0
 8004a7a:	d001      	beq.n	8004a80 <MX_USART4_UART_Init+0x58>
		Error_Handler();
 8004a7c:	f002 ff5e 	bl	800793c <Error_Handler>
	}
	/* USER CODE BEGIN USART4_Init 2 */

	/* USER CODE END USART4_Init 2 */

}
 8004a80:	46c0      	nop			; (mov r8, r8)
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	46c0      	nop			; (mov r8, r8)
 8004a88:	20000664 	.word	0x20000664
 8004a8c:	40004c00 	.word	0x40004c00

08004a90 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8004a96:	4b0c      	ldr	r3, [pc, #48]	; (8004ac8 <MX_DMA_Init+0x38>)
 8004a98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a9a:	4b0b      	ldr	r3, [pc, #44]	; (8004ac8 <MX_DMA_Init+0x38>)
 8004a9c:	2101      	movs	r1, #1
 8004a9e:	430a      	orrs	r2, r1
 8004aa0:	639a      	str	r2, [r3, #56]	; 0x38
 8004aa2:	4b09      	ldr	r3, [pc, #36]	; (8004ac8 <MX_DMA_Init+0x38>)
 8004aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	607b      	str	r3, [r7, #4]
 8004aac:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8004aae:	2200      	movs	r2, #0
 8004ab0:	2103      	movs	r1, #3
 8004ab2:	2009      	movs	r0, #9
 8004ab4:	f004 fa08 	bl	8008ec8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004ab8:	2009      	movs	r0, #9
 8004aba:	f004 fa1a 	bl	8008ef2 <HAL_NVIC_EnableIRQ>

}
 8004abe:	46c0      	nop			; (mov r8, r8)
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	b002      	add	sp, #8
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	46c0      	nop			; (mov r8, r8)
 8004ac8:	40021000 	.word	0x40021000

08004acc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8004acc:	b590      	push	{r4, r7, lr}
 8004ace:	b08b      	sub	sp, #44	; 0x2c
 8004ad0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8004ad2:	2414      	movs	r4, #20
 8004ad4:	193b      	adds	r3, r7, r4
 8004ad6:	0018      	movs	r0, r3
 8004ad8:	2314      	movs	r3, #20
 8004ada:	001a      	movs	r2, r3
 8004adc:	2100      	movs	r1, #0
 8004ade:	f009 fcf8 	bl	800e4d2 <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8004ae2:	4b60      	ldr	r3, [pc, #384]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004ae4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ae6:	4b5f      	ldr	r3, [pc, #380]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004ae8:	2120      	movs	r1, #32
 8004aea:	430a      	orrs	r2, r1
 8004aec:	635a      	str	r2, [r3, #52]	; 0x34
 8004aee:	4b5d      	ldr	r3, [pc, #372]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004af2:	2220      	movs	r2, #32
 8004af4:	4013      	ands	r3, r2
 8004af6:	613b      	str	r3, [r7, #16]
 8004af8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004afa:	4b5a      	ldr	r3, [pc, #360]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004afc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004afe:	4b59      	ldr	r3, [pc, #356]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004b00:	2101      	movs	r1, #1
 8004b02:	430a      	orrs	r2, r1
 8004b04:	635a      	str	r2, [r3, #52]	; 0x34
 8004b06:	4b57      	ldr	r3, [pc, #348]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	60fb      	str	r3, [r7, #12]
 8004b10:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004b12:	4b54      	ldr	r3, [pc, #336]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004b14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b16:	4b53      	ldr	r3, [pc, #332]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004b18:	2102      	movs	r1, #2
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	635a      	str	r2, [r3, #52]	; 0x34
 8004b1e:	4b51      	ldr	r3, [pc, #324]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004b20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b22:	2202      	movs	r2, #2
 8004b24:	4013      	ands	r3, r2
 8004b26:	60bb      	str	r3, [r7, #8]
 8004b28:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004b2a:	4b4e      	ldr	r3, [pc, #312]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004b2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b2e:	4b4d      	ldr	r3, [pc, #308]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004b30:	2104      	movs	r1, #4
 8004b32:	430a      	orrs	r2, r1
 8004b34:	635a      	str	r2, [r3, #52]	; 0x34
 8004b36:	4b4b      	ldr	r3, [pc, #300]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b3a:	2204      	movs	r2, #4
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	607b      	str	r3, [r7, #4]
 8004b40:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8004b42:	4b48      	ldr	r3, [pc, #288]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004b44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b46:	4b47      	ldr	r3, [pc, #284]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004b48:	2108      	movs	r1, #8
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	635a      	str	r2, [r3, #52]	; 0x34
 8004b4e:	4b45      	ldr	r3, [pc, #276]	; (8004c64 <MX_GPIO_Init+0x198>)
 8004b50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b52:	2208      	movs	r2, #8
 8004b54:	4013      	ands	r3, r2
 8004b56:	603b      	str	r3, [r7, #0]
 8004b58:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(WD_GPIO_Port, WD_Pin, GPIO_PIN_RESET);
 8004b5a:	23a0      	movs	r3, #160	; 0xa0
 8004b5c:	05db      	lsls	r3, r3, #23
 8004b5e:	2200      	movs	r2, #0
 8004b60:	2110      	movs	r1, #16
 8004b62:	0018      	movs	r0, r3
 8004b64:	f004 fe64 	bl	8009830 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8004b68:	493f      	ldr	r1, [pc, #252]	; (8004c68 <MX_GPIO_Init+0x19c>)
 8004b6a:	4b40      	ldr	r3, [pc, #256]	; (8004c6c <MX_GPIO_Init+0x1a0>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	0018      	movs	r0, r3
 8004b70:	f004 fe5e 	bl	8009830 <HAL_GPIO_WritePin>
			CTS_Pin | DCD_Pin | LED_1_Pin | LED_2_Pin | PWR_KEY_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OUTPUT_1_GPIO_Port, OUTPUT_1_Pin, GPIO_PIN_RESET);
 8004b74:	4b3e      	ldr	r3, [pc, #248]	; (8004c70 <MX_GPIO_Init+0x1a4>)
 8004b76:	2200      	movs	r2, #0
 8004b78:	2140      	movs	r1, #64	; 0x40
 8004b7a:	0018      	movs	r0, r3
 8004b7c:	f004 fe58 	bl	8009830 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, Q_CTRL_Pin | FLASH_CS_Pin, GPIO_PIN_RESET);
 8004b80:	4b3c      	ldr	r3, [pc, #240]	; (8004c74 <MX_GPIO_Init+0x1a8>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	210c      	movs	r1, #12
 8004b86:	0018      	movs	r0, r3
 8004b88:	f004 fe52 	bl	8009830 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : WD_Pin */
	GPIO_InitStruct.Pin = WD_Pin;
 8004b8c:	193b      	adds	r3, r7, r4
 8004b8e:	2210      	movs	r2, #16
 8004b90:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b92:	193b      	adds	r3, r7, r4
 8004b94:	2201      	movs	r2, #1
 8004b96:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b98:	193b      	adds	r3, r7, r4
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b9e:	193b      	adds	r3, r7, r4
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(WD_GPIO_Port, &GPIO_InitStruct);
 8004ba4:	193a      	adds	r2, r7, r4
 8004ba6:	23a0      	movs	r3, #160	; 0xa0
 8004ba8:	05db      	lsls	r3, r3, #23
 8004baa:	0011      	movs	r1, r2
 8004bac:	0018      	movs	r0, r3
 8004bae:	f004 fcdb 	bl	8009568 <HAL_GPIO_Init>

	/*Configure GPIO pins : RTS_Pin DTR_Pin */
	GPIO_InitStruct.Pin = RTS_Pin | DTR_Pin;
 8004bb2:	193b      	adds	r3, r7, r4
 8004bb4:	4a30      	ldr	r2, [pc, #192]	; (8004c78 <MX_GPIO_Init+0x1ac>)
 8004bb6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bb8:	193b      	adds	r3, r7, r4
 8004bba:	2200      	movs	r2, #0
 8004bbc:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bbe:	193b      	adds	r3, r7, r4
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bc4:	193b      	adds	r3, r7, r4
 8004bc6:	4a29      	ldr	r2, [pc, #164]	; (8004c6c <MX_GPIO_Init+0x1a0>)
 8004bc8:	0019      	movs	r1, r3
 8004bca:	0010      	movs	r0, r2
 8004bcc:	f004 fccc 	bl	8009568 <HAL_GPIO_Init>

	/*Configure GPIO pins : CTS_Pin DCD_Pin LED_1_Pin LED_2_Pin
PWR_KEY_Pin */
	GPIO_InitStruct.Pin = CTS_Pin | DCD_Pin | LED_1_Pin | LED_2_Pin
 8004bd0:	193b      	adds	r3, r7, r4
 8004bd2:	4a25      	ldr	r2, [pc, #148]	; (8004c68 <MX_GPIO_Init+0x19c>)
 8004bd4:	601a      	str	r2, [r3, #0]
			| PWR_KEY_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bd6:	193b      	adds	r3, r7, r4
 8004bd8:	2201      	movs	r2, #1
 8004bda:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bdc:	193b      	adds	r3, r7, r4
 8004bde:	2200      	movs	r2, #0
 8004be0:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004be2:	193b      	adds	r3, r7, r4
 8004be4:	2200      	movs	r2, #0
 8004be6:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004be8:	193b      	adds	r3, r7, r4
 8004bea:	4a20      	ldr	r2, [pc, #128]	; (8004c6c <MX_GPIO_Init+0x1a0>)
 8004bec:	0019      	movs	r1, r3
 8004bee:	0010      	movs	r0, r2
 8004bf0:	f004 fcba 	bl	8009568 <HAL_GPIO_Init>

	/*Configure GPIO pin : OUTPUT_1_Pin */
	GPIO_InitStruct.Pin = OUTPUT_1_Pin;
 8004bf4:	193b      	adds	r3, r7, r4
 8004bf6:	2240      	movs	r2, #64	; 0x40
 8004bf8:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bfa:	193b      	adds	r3, r7, r4
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c00:	193b      	adds	r3, r7, r4
 8004c02:	2200      	movs	r2, #0
 8004c04:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c06:	193b      	adds	r3, r7, r4
 8004c08:	2200      	movs	r2, #0
 8004c0a:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(OUTPUT_1_GPIO_Port, &GPIO_InitStruct);
 8004c0c:	193b      	adds	r3, r7, r4
 8004c0e:	4a18      	ldr	r2, [pc, #96]	; (8004c70 <MX_GPIO_Init+0x1a4>)
 8004c10:	0019      	movs	r1, r3
 8004c12:	0010      	movs	r0, r2
 8004c14:	f004 fca8 	bl	8009568 <HAL_GPIO_Init>

	/*Configure GPIO pin : INPUT_1_Pin */
	GPIO_InitStruct.Pin = INPUT_1_Pin;
 8004c18:	193b      	adds	r3, r7, r4
 8004c1a:	2280      	movs	r2, #128	; 0x80
 8004c1c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c1e:	193b      	adds	r3, r7, r4
 8004c20:	2200      	movs	r2, #0
 8004c22:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c24:	193b      	adds	r3, r7, r4
 8004c26:	2200      	movs	r2, #0
 8004c28:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(INPUT_1_GPIO_Port, &GPIO_InitStruct);
 8004c2a:	193b      	adds	r3, r7, r4
 8004c2c:	4a10      	ldr	r2, [pc, #64]	; (8004c70 <MX_GPIO_Init+0x1a4>)
 8004c2e:	0019      	movs	r1, r3
 8004c30:	0010      	movs	r0, r2
 8004c32:	f004 fc99 	bl	8009568 <HAL_GPIO_Init>

	/*Configure GPIO pins : Q_CTRL_Pin FLASH_CS_Pin */
	GPIO_InitStruct.Pin = Q_CTRL_Pin | FLASH_CS_Pin;
 8004c36:	0021      	movs	r1, r4
 8004c38:	187b      	adds	r3, r7, r1
 8004c3a:	220c      	movs	r2, #12
 8004c3c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c3e:	187b      	adds	r3, r7, r1
 8004c40:	2201      	movs	r2, #1
 8004c42:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c44:	187b      	adds	r3, r7, r1
 8004c46:	2200      	movs	r2, #0
 8004c48:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c4a:	187b      	adds	r3, r7, r1
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c50:	187b      	adds	r3, r7, r1
 8004c52:	4a08      	ldr	r2, [pc, #32]	; (8004c74 <MX_GPIO_Init+0x1a8>)
 8004c54:	0019      	movs	r1, r3
 8004c56:	0010      	movs	r0, r2
 8004c58:	f004 fc86 	bl	8009568 <HAL_GPIO_Init>

}
 8004c5c:	46c0      	nop			; (mov r8, r8)
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	b00b      	add	sp, #44	; 0x2c
 8004c62:	bd90      	pop	{r4, r7, pc}
 8004c64:	40021000 	.word	0x40021000
 8004c68:	00007804 	.word	0x00007804
 8004c6c:	50000400 	.word	0x50000400
 8004c70:	50000800 	.word	0x50000800
 8004c74:	50000c00 	.word	0x50000c00
 8004c78:	00000402 	.word	0x00000402

08004c7c <HAL_UART_ErrorCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b082      	sub	sp, #8
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a0d      	ldr	r2, [pc, #52]	; (8004cc0 <HAL_UART_ErrorCallback+0x44>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d107      	bne.n	8004c9e <HAL_UART_ErrorCallback+0x22>
		MX_USART2_UART_Init();
 8004c8e:	f7ff fe49 	bl	8004924 <MX_USART2_UART_Init>
		HAL_UART_Receive_IT(&GNSS_PORT, GNSS_BUFFER, 1);
 8004c92:	490c      	ldr	r1, [pc, #48]	; (8004cc4 <HAL_UART_ErrorCallback+0x48>)
 8004c94:	4b0c      	ldr	r3, [pc, #48]	; (8004cc8 <HAL_UART_ErrorCallback+0x4c>)
 8004c96:	2201      	movs	r2, #1
 8004c98:	0018      	movs	r0, r3
 8004c9a:	f007 fd5b 	bl	800c754 <HAL_UART_Receive_IT>
	}
	if (huart->Instance == USART1) {
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a0a      	ldr	r2, [pc, #40]	; (8004ccc <HAL_UART_ErrorCallback+0x50>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d107      	bne.n	8004cb8 <HAL_UART_ErrorCallback+0x3c>
		MX_USART1_UART_Init();
 8004ca8:	f7ff fdee 	bl	8004888 <MX_USART1_UART_Init>
		HAL_UART_Receive_IT(&AT_PORT, AT_BUFFER, 1);
 8004cac:	4908      	ldr	r1, [pc, #32]	; (8004cd0 <HAL_UART_ErrorCallback+0x54>)
 8004cae:	4b09      	ldr	r3, [pc, #36]	; (8004cd4 <HAL_UART_ErrorCallback+0x58>)
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	0018      	movs	r0, r3
 8004cb4:	f007 fd4e 	bl	800c754 <HAL_UART_Receive_IT>
	}
}
 8004cb8:	46c0      	nop			; (mov r8, r8)
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	b002      	add	sp, #8
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	40004400 	.word	0x40004400
 8004cc4:	20000714 	.word	0x20000714
 8004cc8:	2000053c 	.word	0x2000053c
 8004ccc:	40013800 	.word	0x40013800
 8004cd0:	20000710 	.word	0x20000710
 8004cd4:	200004a8 	.word	0x200004a8

08004cd8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8004cd8:	b590      	push	{r4, r7, lr}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]

	//------------------------------------------------------------------
	if (huart == &GNSS_PORT) {
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	4b5a      	ldr	r3, [pc, #360]	; (8004e4c <HAL_UART_RxCpltCallback+0x174>)
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d152      	bne.n	8004d8e <HAL_UART_RxCpltCallback+0xb6>
		// Incoming data from GNSS, receiving single byte
		HAL_UART_Receive_IT(&GNSS_PORT, GNSS_BUFFER, 1);
 8004ce8:	4959      	ldr	r1, [pc, #356]	; (8004e50 <HAL_UART_RxCpltCallback+0x178>)
 8004cea:	4b58      	ldr	r3, [pc, #352]	; (8004e4c <HAL_UART_RxCpltCallback+0x174>)
 8004cec:	2201      	movs	r2, #1
 8004cee:	0018      	movs	r0, r3
 8004cf0:	f007 fd30 	bl	800c754 <HAL_UART_Receive_IT>
		if (isGNSSTimStart == 0) {
 8004cf4:	4b57      	ldr	r3, [pc, #348]	; (8004e54 <HAL_UART_RxCpltCallback+0x17c>)
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d106      	bne.n	8004d0a <HAL_UART_RxCpltCallback+0x32>
			isGNSSTimStart = 1;
 8004cfc:	4b55      	ldr	r3, [pc, #340]	; (8004e54 <HAL_UART_RxCpltCallback+0x17c>)
 8004cfe:	2201      	movs	r2, #1
 8004d00:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim17);
 8004d02:	4b55      	ldr	r3, [pc, #340]	; (8004e58 <HAL_UART_RxCpltCallback+0x180>)
 8004d04:	0018      	movs	r0, r3
 8004d06:	f006 fc7b 	bl	800b600 <HAL_TIM_Base_Start_IT>
		}
		TIM17->CNT &= 0x0;
 8004d0a:	4b54      	ldr	r3, [pc, #336]	; (8004e5c <HAL_UART_RxCpltCallback+0x184>)
 8004d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0e:	4b53      	ldr	r3, [pc, #332]	; (8004e5c <HAL_UART_RxCpltCallback+0x184>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	625a      	str	r2, [r3, #36]	; 0x24
		if(GNSS_BUFFER[0] != NULL){
 8004d14:	4b4e      	ldr	r3, [pc, #312]	; (8004e50 <HAL_UART_RxCpltCallback+0x178>)
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d038      	beq.n	8004d8e <HAL_UART_RxCpltCallback+0xb6>
			nmeaResponse[nmeaLC][nmeaCC] = GNSS_BUFFER[0];
 8004d1c:	4b50      	ldr	r3, [pc, #320]	; (8004e60 <HAL_UART_RxCpltCallback+0x188>)
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	0019      	movs	r1, r3
 8004d24:	4b4f      	ldr	r3, [pc, #316]	; (8004e64 <HAL_UART_RxCpltCallback+0x18c>)
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	0018      	movs	r0, r3
 8004d2c:	4b48      	ldr	r3, [pc, #288]	; (8004e50 <HAL_UART_RxCpltCallback+0x178>)
 8004d2e:	781c      	ldrb	r4, [r3, #0]
 8004d30:	4a4d      	ldr	r2, [pc, #308]	; (8004e68 <HAL_UART_RxCpltCallback+0x190>)
 8004d32:	000b      	movs	r3, r1
 8004d34:	009b      	lsls	r3, r3, #2
 8004d36:	185b      	adds	r3, r3, r1
 8004d38:	0119      	lsls	r1, r3, #4
 8004d3a:	185b      	adds	r3, r3, r1
 8004d3c:	18d3      	adds	r3, r2, r3
 8004d3e:	1c22      	adds	r2, r4, #0
 8004d40:	541a      	strb	r2, [r3, r0]
			if (GNSS_BUFFER[0] == '\n') {
 8004d42:	4b43      	ldr	r3, [pc, #268]	; (8004e50 <HAL_UART_RxCpltCallback+0x178>)
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	2b0a      	cmp	r3, #10
 8004d48:	d112      	bne.n	8004d70 <HAL_UART_RxCpltCallback+0x98>
				nmeaLC++;
 8004d4a:	4b45      	ldr	r3, [pc, #276]	; (8004e60 <HAL_UART_RxCpltCallback+0x188>)
 8004d4c:	781b      	ldrb	r3, [r3, #0]
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	3301      	adds	r3, #1
 8004d52:	b2da      	uxtb	r2, r3
 8004d54:	4b42      	ldr	r3, [pc, #264]	; (8004e60 <HAL_UART_RxCpltCallback+0x188>)
 8004d56:	701a      	strb	r2, [r3, #0]
				if (nmeaLC > NMEA_MAX_LINES - 1) {
 8004d58:	4b41      	ldr	r3, [pc, #260]	; (8004e60 <HAL_UART_RxCpltCallback+0x188>)
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	2b0d      	cmp	r3, #13
 8004d60:	d902      	bls.n	8004d68 <HAL_UART_RxCpltCallback+0x90>
					nmeaLC = 0;
 8004d62:	4b3f      	ldr	r3, [pc, #252]	; (8004e60 <HAL_UART_RxCpltCallback+0x188>)
 8004d64:	2200      	movs	r2, #0
 8004d66:	701a      	strb	r2, [r3, #0]
				}
				nmeaCC = 0;
 8004d68:	4b3e      	ldr	r3, [pc, #248]	; (8004e64 <HAL_UART_RxCpltCallback+0x18c>)
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	701a      	strb	r2, [r3, #0]
 8004d6e:	e00e      	b.n	8004d8e <HAL_UART_RxCpltCallback+0xb6>
			} else {
				nmeaCC++;
 8004d70:	4b3c      	ldr	r3, [pc, #240]	; (8004e64 <HAL_UART_RxCpltCallback+0x18c>)
 8004d72:	781b      	ldrb	r3, [r3, #0]
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	3301      	adds	r3, #1
 8004d78:	b2da      	uxtb	r2, r3
 8004d7a:	4b3a      	ldr	r3, [pc, #232]	; (8004e64 <HAL_UART_RxCpltCallback+0x18c>)
 8004d7c:	701a      	strb	r2, [r3, #0]
				if (nmeaCC > NMEA_MAX_CHARS - 1) {
 8004d7e:	4b39      	ldr	r3, [pc, #228]	; (8004e64 <HAL_UART_RxCpltCallback+0x18c>)
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b54      	cmp	r3, #84	; 0x54
 8004d86:	d902      	bls.n	8004d8e <HAL_UART_RxCpltCallback+0xb6>
					nmeaCC = 0;
 8004d88:	4b36      	ldr	r3, [pc, #216]	; (8004e64 <HAL_UART_RxCpltCallback+0x18c>)
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	701a      	strb	r2, [r3, #0]

		}
	}
	//------------------------------------------------------------------

	if (huart == &AT_PORT) {
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	4b36      	ldr	r3, [pc, #216]	; (8004e6c <HAL_UART_RxCpltCallback+0x194>)
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d155      	bne.n	8004e42 <HAL_UART_RxCpltCallback+0x16a>
		recResponse = 1;
 8004d96:	4b36      	ldr	r3, [pc, #216]	; (8004e70 <HAL_UART_RxCpltCallback+0x198>)
 8004d98:	2201      	movs	r2, #1
 8004d9a:	701a      	strb	r2, [r3, #0]
		if (isStart == 0) {
 8004d9c:	4b35      	ldr	r3, [pc, #212]	; (8004e74 <HAL_UART_RxCpltCallback+0x19c>)
 8004d9e:	781b      	ldrb	r3, [r3, #0]
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10b      	bne.n	8004dbe <HAL_UART_RxCpltCallback+0xe6>
			isStart = 1;
 8004da6:	4b33      	ldr	r3, [pc, #204]	; (8004e74 <HAL_UART_RxCpltCallback+0x19c>)
 8004da8:	2201      	movs	r2, #1
 8004daa:	701a      	strb	r2, [r3, #0]
			FIX_TIMER_TRIGGER(&htim16);
 8004dac:	4b32      	ldr	r3, [pc, #200]	; (8004e78 <HAL_UART_RxCpltCallback+0x1a0>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2202      	movs	r2, #2
 8004db2:	4252      	negs	r2, r2
 8004db4:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim16);
 8004db6:	4b30      	ldr	r3, [pc, #192]	; (8004e78 <HAL_UART_RxCpltCallback+0x1a0>)
 8004db8:	0018      	movs	r0, r3
 8004dba:	f006 fc21 	bl	800b600 <HAL_TIM_Base_Start_IT>
		}
		TIM16->CNT &= 0x0;
 8004dbe:	4b2f      	ldr	r3, [pc, #188]	; (8004e7c <HAL_UART_RxCpltCallback+0x1a4>)
 8004dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc2:	4b2e      	ldr	r3, [pc, #184]	; (8004e7c <HAL_UART_RxCpltCallback+0x1a4>)
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_UART_Receive_IT(&AT_PORT, AT_BUFFER, 1);
 8004dc8:	492d      	ldr	r1, [pc, #180]	; (8004e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8004dca:	4b28      	ldr	r3, [pc, #160]	; (8004e6c <HAL_UART_RxCpltCallback+0x194>)
 8004dcc:	2201      	movs	r2, #1
 8004dce:	0018      	movs	r0, r3
 8004dd0:	f007 fcc0 	bl	800c754 <HAL_UART_Receive_IT>
		if (AT_BUFFER[0] == '\n') {
 8004dd4:	4b2a      	ldr	r3, [pc, #168]	; (8004e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	2b0a      	cmp	r3, #10
 8004dda:	d113      	bne.n	8004e04 <HAL_UART_RxCpltCallback+0x12c>
			if (lineCount > RESPONSE_MAX_LINE - 2) {
 8004ddc:	4b29      	ldr	r3, [pc, #164]	; (8004e84 <HAL_UART_RxCpltCallback+0x1ac>)
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b04      	cmp	r3, #4
 8004de4:	d903      	bls.n	8004dee <HAL_UART_RxCpltCallback+0x116>
				lineCount = 0;
 8004de6:	4b27      	ldr	r3, [pc, #156]	; (8004e84 <HAL_UART_RxCpltCallback+0x1ac>)
 8004de8:	2200      	movs	r2, #0
 8004dea:	701a      	strb	r2, [r3, #0]
 8004dec:	e006      	b.n	8004dfc <HAL_UART_RxCpltCallback+0x124>
			} else {
				lineCount++;
 8004dee:	4b25      	ldr	r3, [pc, #148]	; (8004e84 <HAL_UART_RxCpltCallback+0x1ac>)
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	3301      	adds	r3, #1
 8004df6:	b2da      	uxtb	r2, r3
 8004df8:	4b22      	ldr	r3, [pc, #136]	; (8004e84 <HAL_UART_RxCpltCallback+0x1ac>)
 8004dfa:	701a      	strb	r2, [r3, #0]
			}
			charCount = 0;
 8004dfc:	4b22      	ldr	r3, [pc, #136]	; (8004e88 <HAL_UART_RxCpltCallback+0x1b0>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	//-----------------------------------------------------------------------------

}
 8004e02:	e01e      	b.n	8004e42 <HAL_UART_RxCpltCallback+0x16a>
			responseBuffer[lineCount][charCount] = AT_BUFFER[0];
 8004e04:	4b1f      	ldr	r3, [pc, #124]	; (8004e84 <HAL_UART_RxCpltCallback+0x1ac>)
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	001c      	movs	r4, r3
 8004e0c:	4b1e      	ldr	r3, [pc, #120]	; (8004e88 <HAL_UART_RxCpltCallback+0x1b0>)
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	0019      	movs	r1, r3
 8004e14:	4b1a      	ldr	r3, [pc, #104]	; (8004e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8004e16:	7818      	ldrb	r0, [r3, #0]
 8004e18:	4a1c      	ldr	r2, [pc, #112]	; (8004e8c <HAL_UART_RxCpltCallback+0x1b4>)
 8004e1a:	2332      	movs	r3, #50	; 0x32
 8004e1c:	4363      	muls	r3, r4
 8004e1e:	18d3      	adds	r3, r2, r3
 8004e20:	1c02      	adds	r2, r0, #0
 8004e22:	545a      	strb	r2, [r3, r1]
			charCount++;
 8004e24:	4b18      	ldr	r3, [pc, #96]	; (8004e88 <HAL_UART_RxCpltCallback+0x1b0>)
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	b2da      	uxtb	r2, r3
 8004e2e:	4b16      	ldr	r3, [pc, #88]	; (8004e88 <HAL_UART_RxCpltCallback+0x1b0>)
 8004e30:	701a      	strb	r2, [r3, #0]
			if (lineCount > RESPONSE_MAX_CHAR - 2) {
 8004e32:	4b14      	ldr	r3, [pc, #80]	; (8004e84 <HAL_UART_RxCpltCallback+0x1ac>)
 8004e34:	781b      	ldrb	r3, [r3, #0]
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	2b30      	cmp	r3, #48	; 0x30
 8004e3a:	d902      	bls.n	8004e42 <HAL_UART_RxCpltCallback+0x16a>
				charCount = 0;
 8004e3c:	4b12      	ldr	r3, [pc, #72]	; (8004e88 <HAL_UART_RxCpltCallback+0x1b0>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	701a      	strb	r2, [r3, #0]
}
 8004e42:	46c0      	nop			; (mov r8, r8)
 8004e44:	46bd      	mov	sp, r7
 8004e46:	b003      	add	sp, #12
 8004e48:	bd90      	pop	{r4, r7, pc}
 8004e4a:	46c0      	nop			; (mov r8, r8)
 8004e4c:	2000053c 	.word	0x2000053c
 8004e50:	20000714 	.word	0x20000714
 8004e54:	2000084e 	.word	0x2000084e
 8004e58:	20000400 	.word	0x20000400
 8004e5c:	40014800 	.word	0x40014800
 8004e60:	20000846 	.word	0x20000846
 8004e64:	20000847 	.word	0x20000847
 8004e68:	20000894 	.word	0x20000894
 8004e6c:	200004a8 	.word	0x200004a8
 8004e70:	20000851 	.word	0x20000851
 8004e74:	20000848 	.word	0x20000848
 8004e78:	200003b4 	.word	0x200003b4
 8004e7c:	40014400 	.word	0x40014400
 8004e80:	20000710 	.word	0x20000710
 8004e84:	20000844 	.word	0x20000844
 8004e88:	20000845 	.word	0x20000845
 8004e8c:	20000718 	.word	0x20000718

08004e90 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004e90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e92:	46c6      	mov	lr, r8
 8004e94:	b500      	push	{lr}
 8004e96:	b0c8      	sub	sp, #288	; 0x120
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	61f8      	str	r0, [r7, #28]

	if (htim == &htim14) {
 8004e9c:	69fa      	ldr	r2, [r7, #28]
 8004e9e:	4b89      	ldr	r3, [pc, #548]	; (80050c4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d10c      	bne.n	8004ebe <HAL_TIM_PeriodElapsedCallback+0x2e>
		HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 8004ea4:	2380      	movs	r3, #128	; 0x80
 8004ea6:	015b      	lsls	r3, r3, #5
 8004ea8:	4a87      	ldr	r2, [pc, #540]	; (80050c8 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8004eaa:	0019      	movs	r1, r3
 8004eac:	0010      	movs	r0, r2
 8004eae:	f004 fcdc 	bl	800986a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(WD_GPIO_Port, WD_Pin);
 8004eb2:	23a0      	movs	r3, #160	; 0xa0
 8004eb4:	05db      	lsls	r3, r3, #23
 8004eb6:	2110      	movs	r1, #16
 8004eb8:	0018      	movs	r0, r3
 8004eba:	f004 fcd6 	bl	800986a <HAL_GPIO_TogglePin>
	}
	if (htim == &htim16) {
 8004ebe:	69fa      	ldr	r2, [r7, #28]
 8004ec0:	4b82      	ldr	r3, [pc, #520]	; (80050cc <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d001      	beq.n	8004eca <HAL_TIM_PeriodElapsedCallback+0x3a>
 8004ec6:	f001 f8b7 	bl	8006038 <HAL_TIM_PeriodElapsedCallback+0x11a8>
		char tResponse = '0';
 8004eca:	2308      	movs	r3, #8
 8004ecc:	33ff      	adds	r3, #255	; 0xff
 8004ece:	2018      	movs	r0, #24
 8004ed0:	181b      	adds	r3, r3, r0
 8004ed2:	19db      	adds	r3, r3, r7
 8004ed4:	2230      	movs	r2, #48	; 0x30
 8004ed6:	701a      	strb	r2, [r3, #0]
		//todo
		//---- server response check
		if (responseBuffer[0][0] == 0x78 && responseBuffer[0][1] == 0x78) {
 8004ed8:	4b7d      	ldr	r3, [pc, #500]	; (80050d0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	2b78      	cmp	r3, #120	; 0x78
 8004ede:	d000      	beq.n	8004ee2 <HAL_TIM_PeriodElapsedCallback+0x52>
 8004ee0:	e0c6      	b.n	8005070 <HAL_TIM_PeriodElapsedCallback+0x1e0>
 8004ee2:	4b7b      	ldr	r3, [pc, #492]	; (80050d0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8004ee4:	785b      	ldrb	r3, [r3, #1]
 8004ee6:	2b78      	cmp	r3, #120	; 0x78
 8004ee8:	d000      	beq.n	8004eec <HAL_TIM_PeriodElapsedCallback+0x5c>
 8004eea:	e0c1      	b.n	8005070 <HAL_TIM_PeriodElapsedCallback+0x1e0>
 8004eec:	466b      	mov	r3, sp
 8004eee:	4698      	mov	r8, r3
			// HAL_UART_Transmit(&huart4, "Res rec server",
			// sizeof("Res rec server"), 100);
			uint8_t c = responseBuffer[0][2];
 8004ef0:	21db      	movs	r1, #219	; 0xdb
 8004ef2:	180b      	adds	r3, r1, r0
 8004ef4:	19db      	adds	r3, r3, r7
 8004ef6:	4a76      	ldr	r2, [pc, #472]	; (80050d0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8004ef8:	7892      	ldrb	r2, [r2, #2]
 8004efa:	701a      	strb	r2, [r3, #0]
			uint8_t tempCrcData[c - 1];
 8004efc:	180b      	adds	r3, r1, r0
 8004efe:	19db      	adds	r3, r3, r7
 8004f00:	781b      	ldrb	r3, [r3, #0]
 8004f02:	3b01      	subs	r3, #1
 8004f04:	1e5a      	subs	r2, r3, #1
 8004f06:	21d4      	movs	r1, #212	; 0xd4
 8004f08:	1809      	adds	r1, r1, r0
 8004f0a:	19c9      	adds	r1, r1, r7
 8004f0c:	600a      	str	r2, [r1, #0]
 8004f0e:	001a      	movs	r2, r3
 8004f10:	60ba      	str	r2, [r7, #8]
 8004f12:	2200      	movs	r2, #0
 8004f14:	60fa      	str	r2, [r7, #12]
 8004f16:	68b8      	ldr	r0, [r7, #8]
 8004f18:	68f9      	ldr	r1, [r7, #12]
 8004f1a:	0002      	movs	r2, r0
 8004f1c:	0f52      	lsrs	r2, r2, #29
 8004f1e:	000e      	movs	r6, r1
 8004f20:	00f6      	lsls	r6, r6, #3
 8004f22:	617e      	str	r6, [r7, #20]
 8004f24:	697e      	ldr	r6, [r7, #20]
 8004f26:	4316      	orrs	r6, r2
 8004f28:	617e      	str	r6, [r7, #20]
 8004f2a:	0002      	movs	r2, r0
 8004f2c:	00d2      	lsls	r2, r2, #3
 8004f2e:	613a      	str	r2, [r7, #16]
 8004f30:	001a      	movs	r2, r3
 8004f32:	603a      	str	r2, [r7, #0]
 8004f34:	2200      	movs	r2, #0
 8004f36:	607a      	str	r2, [r7, #4]
 8004f38:	6838      	ldr	r0, [r7, #0]
 8004f3a:	6879      	ldr	r1, [r7, #4]
 8004f3c:	0002      	movs	r2, r0
 8004f3e:	0f52      	lsrs	r2, r2, #29
 8004f40:	000e      	movs	r6, r1
 8004f42:	00f5      	lsls	r5, r6, #3
 8004f44:	4315      	orrs	r5, r2
 8004f46:	0002      	movs	r2, r0
 8004f48:	00d4      	lsls	r4, r2, #3
 8004f4a:	001a      	movs	r2, r3
 8004f4c:	3207      	adds	r2, #7
 8004f4e:	08d2      	lsrs	r2, r2, #3
 8004f50:	00d2      	lsls	r2, r2, #3
 8004f52:	4669      	mov	r1, sp
 8004f54:	1a8a      	subs	r2, r1, r2
 8004f56:	4695      	mov	sp, r2
 8004f58:	466a      	mov	r2, sp
 8004f5a:	3200      	adds	r2, #0
 8004f5c:	21d0      	movs	r1, #208	; 0xd0
 8004f5e:	2018      	movs	r0, #24
 8004f60:	1809      	adds	r1, r1, r0
 8004f62:	19c9      	adds	r1, r1, r7
 8004f64:	600a      	str	r2, [r1, #0]
			uint16_t crcResult = 0;
 8004f66:	22ce      	movs	r2, #206	; 0xce
 8004f68:	1812      	adds	r2, r2, r0
 8004f6a:	19d2      	adds	r2, r2, r7
 8004f6c:	2100      	movs	r1, #0
 8004f6e:	8011      	strh	r1, [r2, #0]
			for (uint8_t i = 2; i < c + 1; i++) {
 8004f70:	228f      	movs	r2, #143	; 0x8f
 8004f72:	0052      	lsls	r2, r2, #1
 8004f74:	18ba      	adds	r2, r7, r2
 8004f76:	2102      	movs	r1, #2
 8004f78:	7011      	strb	r1, [r2, #0]
 8004f7a:	e013      	b.n	8004fa4 <HAL_TIM_PeriodElapsedCallback+0x114>
				tempCrcData[i - 2] = responseBuffer[0][i];
 8004f7c:	248f      	movs	r4, #143	; 0x8f
 8004f7e:	0064      	lsls	r4, r4, #1
 8004f80:	193a      	adds	r2, r7, r4
 8004f82:	7811      	ldrb	r1, [r2, #0]
 8004f84:	193a      	adds	r2, r7, r4
 8004f86:	7812      	ldrb	r2, [r2, #0]
 8004f88:	3a02      	subs	r2, #2
 8004f8a:	4851      	ldr	r0, [pc, #324]	; (80050d0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8004f8c:	5c40      	ldrb	r0, [r0, r1]
 8004f8e:	21d0      	movs	r1, #208	; 0xd0
 8004f90:	2518      	movs	r5, #24
 8004f92:	1949      	adds	r1, r1, r5
 8004f94:	19c9      	adds	r1, r1, r7
 8004f96:	6809      	ldr	r1, [r1, #0]
 8004f98:	5488      	strb	r0, [r1, r2]
			for (uint8_t i = 2; i < c + 1; i++) {
 8004f9a:	193a      	adds	r2, r7, r4
 8004f9c:	7811      	ldrb	r1, [r2, #0]
 8004f9e:	193a      	adds	r2, r7, r4
 8004fa0:	3101      	adds	r1, #1
 8004fa2:	7011      	strb	r1, [r2, #0]
 8004fa4:	25db      	movs	r5, #219	; 0xdb
 8004fa6:	2018      	movs	r0, #24
 8004fa8:	182a      	adds	r2, r5, r0
 8004faa:	19d1      	adds	r1, r2, r7
 8004fac:	228f      	movs	r2, #143	; 0x8f
 8004fae:	0052      	lsls	r2, r2, #1
 8004fb0:	18ba      	adds	r2, r7, r2
 8004fb2:	7809      	ldrb	r1, [r1, #0]
 8004fb4:	7812      	ldrb	r2, [r2, #0]
 8004fb6:	4291      	cmp	r1, r2
 8004fb8:	d2e0      	bcs.n	8004f7c <HAL_TIM_PeriodElapsedCallback+0xec>
			}
			uint8_t *tempPtr = tempCrcData;
 8004fba:	22d0      	movs	r2, #208	; 0xd0
 8004fbc:	1812      	adds	r2, r2, r0
 8004fbe:	19d2      	adds	r2, r2, r7
 8004fc0:	6812      	ldr	r2, [r2, #0]
 8004fc2:	21c8      	movs	r1, #200	; 0xc8
 8004fc4:	0004      	movs	r4, r0
 8004fc6:	1808      	adds	r0, r1, r0
 8004fc8:	19c0      	adds	r0, r0, r7
 8004fca:	6002      	str	r2, [r0, #0]
			crcResult = GetCrc16(tempPtr,
 8004fcc:	26ce      	movs	r6, #206	; 0xce
 8004fce:	0020      	movs	r0, r4
 8004fd0:	1832      	adds	r2, r6, r0
 8004fd2:	19d4      	adds	r4, r2, r7
 8004fd4:	180a      	adds	r2, r1, r0
 8004fd6:	19d2      	adds	r2, r2, r7
 8004fd8:	6812      	ldr	r2, [r2, #0]
 8004fda:	0019      	movs	r1, r3
 8004fdc:	0010      	movs	r0, r2
 8004fde:	f001 fbed 	bl	80067bc <GetCrc16>
 8004fe2:	0003      	movs	r3, r0
 8004fe4:	8023      	strh	r3, [r4, #0]
					sizeof(tempCrcData) / sizeof(tempCrcData[0]));
			uint16_t checker = responseBuffer[0][c + 1];
 8004fe6:	2418      	movs	r4, #24
 8004fe8:	192b      	adds	r3, r5, r4
 8004fea:	19db      	adds	r3, r3, r7
 8004fec:	781b      	ldrb	r3, [r3, #0]
 8004fee:	3301      	adds	r3, #1
 8004ff0:	4a37      	ldr	r2, [pc, #220]	; (80050d0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8004ff2:	5cd2      	ldrb	r2, [r2, r3]
 8004ff4:	20c6      	movs	r0, #198	; 0xc6
 8004ff6:	1903      	adds	r3, r0, r4
 8004ff8:	19db      	adds	r3, r3, r7
 8004ffa:	801a      	strh	r2, [r3, #0]
			checker = checker << 8 | responseBuffer[0][c + 2];
 8004ffc:	1903      	adds	r3, r0, r4
 8004ffe:	19db      	adds	r3, r3, r7
 8005000:	881b      	ldrh	r3, [r3, #0]
 8005002:	021b      	lsls	r3, r3, #8
 8005004:	b21a      	sxth	r2, r3
 8005006:	192b      	adds	r3, r5, r4
 8005008:	19db      	adds	r3, r3, r7
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	3302      	adds	r3, #2
 800500e:	4930      	ldr	r1, [pc, #192]	; (80050d0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8005010:	5ccb      	ldrb	r3, [r1, r3]
 8005012:	b21b      	sxth	r3, r3
 8005014:	4313      	orrs	r3, r2
 8005016:	b21a      	sxth	r2, r3
 8005018:	1903      	adds	r3, r0, r4
 800501a:	19db      	adds	r3, r3, r7
 800501c:	801a      	strh	r2, [r3, #0]
			if (crcResult == checker) {
 800501e:	1933      	adds	r3, r6, r4
 8005020:	19da      	adds	r2, r3, r7
 8005022:	1903      	adds	r3, r0, r4
 8005024:	19db      	adds	r3, r3, r7
 8005026:	8812      	ldrh	r2, [r2, #0]
 8005028:	881b      	ldrh	r3, [r3, #0]
 800502a:	429a      	cmp	r2, r3
 800502c:	d10a      	bne.n	8005044 <HAL_TIM_PeriodElapsedCallback+0x1b4>
				if (responseBuffer[0][3] == 1 || responseBuffer[0][3] == 0x13) {
 800502e:	4b28      	ldr	r3, [pc, #160]	; (80050d0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8005030:	78db      	ldrb	r3, [r3, #3]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d003      	beq.n	800503e <HAL_TIM_PeriodElapsedCallback+0x1ae>
 8005036:	4b26      	ldr	r3, [pc, #152]	; (80050d0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8005038:	78db      	ldrb	r3, [r3, #3]
 800503a:	2b13      	cmp	r3, #19
 800503c:	d102      	bne.n	8005044 <HAL_TIM_PeriodElapsedCallback+0x1b4>
					isLoggedIn = 1;
 800503e:	4b25      	ldr	r3, [pc, #148]	; (80050d4 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8005040:	2201      	movs	r2, #1
 8005042:	701a      	strb	r2, [r3, #0]
						// HAL_UART_Transmit(&huart4, "HB rec", sizeof("HB rec"),
						// 100);
					}
				}
			}
			HAL_TIM_Base_Stop_IT(&htim16);
 8005044:	4b21      	ldr	r3, [pc, #132]	; (80050cc <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8005046:	0018      	movs	r0, r3
 8005048:	f006 fb30 	bl	800b6ac <HAL_TIM_Base_Stop_IT>
			memset(responseBuffer, 0, sizeof(responseBuffer));
 800504c:	2396      	movs	r3, #150	; 0x96
 800504e:	005a      	lsls	r2, r3, #1
 8005050:	4b1f      	ldr	r3, [pc, #124]	; (80050d0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8005052:	2100      	movs	r1, #0
 8005054:	0018      	movs	r0, r3
 8005056:	f009 fa3c 	bl	800e4d2 <memset>
			lineCount = 0;
 800505a:	4b1f      	ldr	r3, [pc, #124]	; (80050d8 <HAL_TIM_PeriodElapsedCallback+0x248>)
 800505c:	2200      	movs	r2, #0
 800505e:	701a      	strb	r2, [r3, #0]
			charCount = 0;
 8005060:	4b1e      	ldr	r3, [pc, #120]	; (80050dc <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8005062:	2200      	movs	r2, #0
 8005064:	701a      	strb	r2, [r3, #0]
			isStart = 0;
 8005066:	4b1e      	ldr	r3, [pc, #120]	; (80050e0 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8005068:	2200      	movs	r2, #0
 800506a:	701a      	strb	r2, [r3, #0]
 800506c:	46c5      	mov	sp, r8
		if (responseBuffer[0][0] == 0x78 && responseBuffer[0][1] == 0x78) {
 800506e:	e223      	b.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
		} else {
			uint8_t tLine = 99;
 8005070:	231e      	movs	r3, #30
 8005072:	33ff      	adds	r3, #255	; 0xff
 8005074:	18fb      	adds	r3, r7, r3
 8005076:	2263      	movs	r2, #99	; 0x63
 8005078:	701a      	strb	r2, [r3, #0]
			char *ptr;
			uint8_t tIndex;
			//message handling here------------------------------------------
			for (uint8_t i = 0; i <= RESPONSE_MAX_LINE; i++) {
 800507a:	238e      	movs	r3, #142	; 0x8e
 800507c:	005b      	lsls	r3, r3, #1
 800507e:	18fb      	adds	r3, r7, r3
 8005080:	2200      	movs	r2, #0
 8005082:	701a      	strb	r2, [r3, #0]
 8005084:	e037      	b.n	80050f6 <HAL_TIM_PeriodElapsedCallback+0x266>
				ptr = strstr(responseBuffer[i], "+CMT:");
 8005086:	248e      	movs	r4, #142	; 0x8e
 8005088:	0064      	lsls	r4, r4, #1
 800508a:	193b      	adds	r3, r7, r4
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	2232      	movs	r2, #50	; 0x32
 8005090:	435a      	muls	r2, r3
 8005092:	4b0f      	ldr	r3, [pc, #60]	; (80050d0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8005094:	18d3      	adds	r3, r2, r3
 8005096:	4a13      	ldr	r2, [pc, #76]	; (80050e4 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8005098:	0011      	movs	r1, r2
 800509a:	0018      	movs	r0, r3
 800509c:	f009 fa71 	bl	800e582 <strstr>
 80050a0:	0003      	movs	r3, r0
 80050a2:	22c0      	movs	r2, #192	; 0xc0
 80050a4:	2018      	movs	r0, #24
 80050a6:	1811      	adds	r1, r2, r0
 80050a8:	19c9      	adds	r1, r1, r7
 80050aa:	600b      	str	r3, [r1, #0]
				if (ptr != NULL) {
 80050ac:	1813      	adds	r3, r2, r0
 80050ae:	19db      	adds	r3, r3, r7
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d018      	beq.n	80050e8 <HAL_TIM_PeriodElapsedCallback+0x258>
					tLine = i;
 80050b6:	231e      	movs	r3, #30
 80050b8:	33ff      	adds	r3, #255	; 0xff
 80050ba:	18fb      	adds	r3, r7, r3
 80050bc:	193a      	adds	r2, r7, r4
 80050be:	7812      	ldrb	r2, [r2, #0]
 80050c0:	701a      	strb	r2, [r3, #0]
					break;
 80050c2:	e01e      	b.n	8005102 <HAL_TIM_PeriodElapsedCallback+0x272>
 80050c4:	20000368 	.word	0x20000368
 80050c8:	50000400 	.word	0x50000400
 80050cc:	200003b4 	.word	0x200003b4
 80050d0:	20000718 	.word	0x20000718
 80050d4:	20000d3d 	.word	0x20000d3d
 80050d8:	20000844 	.word	0x20000844
 80050dc:	20000845 	.word	0x20000845
 80050e0:	20000848 	.word	0x20000848
 80050e4:	080129a4 	.word	0x080129a4
			for (uint8_t i = 0; i <= RESPONSE_MAX_LINE; i++) {
 80050e8:	218e      	movs	r1, #142	; 0x8e
 80050ea:	0049      	lsls	r1, r1, #1
 80050ec:	187b      	adds	r3, r7, r1
 80050ee:	781a      	ldrb	r2, [r3, #0]
 80050f0:	187b      	adds	r3, r7, r1
 80050f2:	3201      	adds	r2, #1
 80050f4:	701a      	strb	r2, [r3, #0]
 80050f6:	238e      	movs	r3, #142	; 0x8e
 80050f8:	005b      	lsls	r3, r3, #1
 80050fa:	18fb      	adds	r3, r7, r3
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	2b06      	cmp	r3, #6
 8005100:	d9c1      	bls.n	8005086 <HAL_TIM_PeriodElapsedCallback+0x1f6>
				}
			}
			if (tLine != 99) {
 8005102:	261e      	movs	r6, #30
 8005104:	36ff      	adds	r6, #255	; 0xff
 8005106:	19bb      	adds	r3, r7, r6
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	2b63      	cmp	r3, #99	; 0x63
 800510c:	d100      	bne.n	8005110 <HAL_TIM_PeriodElapsedCallback+0x280>
 800510e:	e1d3      	b.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
				//some message is received!!!.
				//---check the sender's number.
				char sender[50];
				memset(sender, 0, sizeof(sender));
 8005110:	2408      	movs	r4, #8
 8005112:	2518      	movs	r5, #24
 8005114:	1963      	adds	r3, r4, r5
 8005116:	19db      	adds	r3, r3, r7
 8005118:	2232      	movs	r2, #50	; 0x32
 800511a:	2100      	movs	r1, #0
 800511c:	0018      	movs	r0, r3
 800511e:	f009 f9d8 	bl	800e4d2 <memset>
				ptr = strchr(responseBuffer[tLine], '\"');
 8005122:	19bb      	adds	r3, r7, r6
 8005124:	781b      	ldrb	r3, [r3, #0]
 8005126:	2232      	movs	r2, #50	; 0x32
 8005128:	435a      	muls	r2, r3
 800512a:	4bcf      	ldr	r3, [pc, #828]	; (8005468 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800512c:	18d3      	adds	r3, r2, r3
 800512e:	2122      	movs	r1, #34	; 0x22
 8005130:	0018      	movs	r0, r3
 8005132:	f009 fa04 	bl	800e53e <strchr>
 8005136:	0003      	movs	r3, r0
 8005138:	21c0      	movs	r1, #192	; 0xc0
 800513a:	0028      	movs	r0, r5
 800513c:	180a      	adds	r2, r1, r0
 800513e:	19d2      	adds	r2, r2, r7
 8005140:	6013      	str	r3, [r2, #0]
				if (ptr != NULL) {
 8005142:	180b      	adds	r3, r1, r0
 8005144:	19db      	adds	r3, r3, r7
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d100      	bne.n	800514e <HAL_TIM_PeriodElapsedCallback+0x2be>
 800514c:	e1b4      	b.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
					tIndex = ptr - (char) responseBuffer[tLine];
 800514e:	19bb      	adds	r3, r7, r6
 8005150:	781b      	ldrb	r3, [r3, #0]
 8005152:	2232      	movs	r2, #50	; 0x32
 8005154:	435a      	muls	r2, r3
 8005156:	4bc4      	ldr	r3, [pc, #784]	; (8005468 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8005158:	18d3      	adds	r3, r2, r3
 800515a:	b2db      	uxtb	r3, r3
 800515c:	425b      	negs	r3, r3
 800515e:	0005      	movs	r5, r0
 8005160:	194a      	adds	r2, r1, r5
 8005162:	19d2      	adds	r2, r2, r7
 8005164:	6812      	ldr	r2, [r2, #0]
 8005166:	18d3      	adds	r3, r2, r3
 8005168:	001a      	movs	r2, r3
 800516a:	20bf      	movs	r0, #191	; 0xbf
 800516c:	1943      	adds	r3, r0, r5
 800516e:	19db      	adds	r3, r3, r7
 8005170:	701a      	strb	r2, [r3, #0]
					substring(sender, responseBuffer[tLine], tIndex + 1, 13);
 8005172:	19bb      	adds	r3, r7, r6
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	2232      	movs	r2, #50	; 0x32
 8005178:	435a      	muls	r2, r3
 800517a:	4bbb      	ldr	r3, [pc, #748]	; (8005468 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800517c:	18d1      	adds	r1, r2, r3
 800517e:	1942      	adds	r2, r0, r5
 8005180:	19d3      	adds	r3, r2, r7
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	3301      	adds	r3, #1
 8005186:	b2da      	uxtb	r2, r3
 8005188:	002e      	movs	r6, r5
 800518a:	19a0      	adds	r0, r4, r6
 800518c:	19c0      	adds	r0, r0, r7
 800518e:	230d      	movs	r3, #13
 8005190:	f002 f86a 	bl	8007268 <substring>
					substring(sender, sender, 3, 10);
 8005194:	19a2      	adds	r2, r4, r6
 8005196:	19d1      	adds	r1, r2, r7
 8005198:	19a2      	adds	r2, r4, r6
 800519a:	19d0      	adds	r0, r2, r7
 800519c:	230a      	movs	r3, #10
 800519e:	2203      	movs	r2, #3
 80051a0:	f002 f862 	bl	8007268 <substring>
					uint8_t isOwner = 0;
 80051a4:	25be      	movs	r5, #190	; 0xbe
 80051a6:	19aa      	adds	r2, r5, r6
 80051a8:	19d3      	adds	r3, r2, r7
 80051aa:	2200      	movs	r2, #0
 80051ac:	701a      	strb	r2, [r3, #0]
					isOwner = !strcmp(sender, validSender); //check if sender's number is an owner?
 80051ae:	4aaf      	ldr	r2, [pc, #700]	; (800546c <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 80051b0:	19a1      	adds	r1, r4, r6
 80051b2:	19cb      	adds	r3, r1, r7
 80051b4:	0011      	movs	r1, r2
 80051b6:	0018      	movs	r0, r3
 80051b8:	f7fa ffa2 	bl	8000100 <strcmp>
 80051bc:	0003      	movs	r3, r0
 80051be:	425a      	negs	r2, r3
 80051c0:	4153      	adcs	r3, r2
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	19a9      	adds	r1, r5, r6
 80051c6:	19cb      	adds	r3, r1, r7
 80051c8:	701a      	strb	r2, [r3, #0]
					//---check the message content for any command. (*auto# for example)
					uint8_t ind1;
					uint8_t ind2; //command length.
					char *x;
					char sCommand[MAX_COMMAND_LEN];
					x = strchr(responseBuffer[tLine + 1], '*');
 80051ca:	231e      	movs	r3, #30
 80051cc:	33ff      	adds	r3, #255	; 0xff
 80051ce:	18fb      	adds	r3, r7, r3
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	3301      	adds	r3, #1
 80051d4:	2232      	movs	r2, #50	; 0x32
 80051d6:	435a      	muls	r2, r3
 80051d8:	4ba3      	ldr	r3, [pc, #652]	; (8005468 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 80051da:	18d3      	adds	r3, r2, r3
 80051dc:	212a      	movs	r1, #42	; 0x2a
 80051de:	0018      	movs	r0, r3
 80051e0:	f009 f9ad 	bl	800e53e <strchr>
 80051e4:	0003      	movs	r3, r0
 80051e6:	24b8      	movs	r4, #184	; 0xb8
 80051e8:	0035      	movs	r5, r6
 80051ea:	1962      	adds	r2, r4, r5
 80051ec:	19d2      	adds	r2, r2, r7
 80051ee:	6013      	str	r3, [r2, #0]
					if (x != NULL) {
 80051f0:	1962      	adds	r2, r4, r5
 80051f2:	19d3      	adds	r3, r2, r7
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d100      	bne.n	80051fc <HAL_TIM_PeriodElapsedCallback+0x36c>
 80051fa:	e15d      	b.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
						char *y;
						y = strchr(responseBuffer[tLine + 1], '#');
 80051fc:	261e      	movs	r6, #30
 80051fe:	36ff      	adds	r6, #255	; 0xff
 8005200:	19bb      	adds	r3, r7, r6
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	3301      	adds	r3, #1
 8005206:	2232      	movs	r2, #50	; 0x32
 8005208:	435a      	muls	r2, r3
 800520a:	4b97      	ldr	r3, [pc, #604]	; (8005468 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800520c:	18d3      	adds	r3, r2, r3
 800520e:	2123      	movs	r1, #35	; 0x23
 8005210:	0018      	movs	r0, r3
 8005212:	f009 f994 	bl	800e53e <strchr>
 8005216:	0003      	movs	r3, r0
 8005218:	21b4      	movs	r1, #180	; 0xb4
 800521a:	0028      	movs	r0, r5
 800521c:	180a      	adds	r2, r1, r0
 800521e:	19d2      	adds	r2, r2, r7
 8005220:	6013      	str	r3, [r2, #0]
						if (y != NULL) {
 8005222:	180b      	adds	r3, r1, r0
 8005224:	19db      	adds	r3, r3, r7
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d100      	bne.n	800522e <HAL_TIM_PeriodElapsedCallback+0x39e>
 800522c:	e144      	b.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
							// HAL_UART_Transmit(&huart4, "command rec",
							// sizeof("command rec"), 100);

							//command found!!!
							//---extract the command.
							ind1 = x - (char) responseBuffer[tLine + 1] + 1;
 800522e:	19bb      	adds	r3, r7, r6
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	3301      	adds	r3, #1
 8005234:	2232      	movs	r2, #50	; 0x32
 8005236:	435a      	muls	r2, r3
 8005238:	4b8b      	ldr	r3, [pc, #556]	; (8005468 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800523a:	18d3      	adds	r3, r2, r3
 800523c:	b2db      	uxtb	r3, r3
 800523e:	001a      	movs	r2, r3
 8005240:	2301      	movs	r3, #1
 8005242:	1a9b      	subs	r3, r3, r2
 8005244:	0005      	movs	r5, r0
 8005246:	1822      	adds	r2, r4, r0
 8005248:	19d2      	adds	r2, r2, r7
 800524a:	6812      	ldr	r2, [r2, #0]
 800524c:	18d3      	adds	r3, r2, r3
 800524e:	001a      	movs	r2, r3
 8005250:	20b3      	movs	r0, #179	; 0xb3
 8005252:	002c      	movs	r4, r5
 8005254:	1903      	adds	r3, r0, r4
 8005256:	19db      	adds	r3, r3, r7
 8005258:	701a      	strb	r2, [r3, #0]
							ind2 = y - (char) responseBuffer[tLine + 1] - 1;
 800525a:	0035      	movs	r5, r6
 800525c:	197b      	adds	r3, r7, r5
 800525e:	781b      	ldrb	r3, [r3, #0]
 8005260:	3301      	adds	r3, #1
 8005262:	2232      	movs	r2, #50	; 0x32
 8005264:	435a      	muls	r2, r3
 8005266:	4b80      	ldr	r3, [pc, #512]	; (8005468 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8005268:	18d3      	adds	r3, r2, r3
 800526a:	b2db      	uxtb	r3, r3
 800526c:	43db      	mvns	r3, r3
 800526e:	190a      	adds	r2, r1, r4
 8005270:	19d2      	adds	r2, r2, r7
 8005272:	6812      	ldr	r2, [r2, #0]
 8005274:	18d3      	adds	r3, r2, r3
 8005276:	001a      	movs	r2, r3
 8005278:	26b2      	movs	r6, #178	; 0xb2
 800527a:	1933      	adds	r3, r6, r4
 800527c:	19db      	adds	r3, r3, r7
 800527e:	701a      	strb	r2, [r3, #0]
							substring(sCommand, responseBuffer[tLine + 1], ind1,
 8005280:	197b      	adds	r3, r7, r5
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	3301      	adds	r3, #1
 8005286:	2232      	movs	r2, #50	; 0x32
 8005288:	435a      	muls	r2, r3
 800528a:	4b77      	ldr	r3, [pc, #476]	; (8005468 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800528c:	18d1      	adds	r1, r2, r3
 800528e:	0022      	movs	r2, r4
 8005290:	1933      	adds	r3, r6, r4
 8005292:	19db      	adds	r3, r3, r7
 8005294:	781c      	ldrb	r4, [r3, #0]
 8005296:	1880      	adds	r0, r0, r2
 8005298:	19c3      	adds	r3, r0, r7
 800529a:	781a      	ldrb	r2, [r3, #0]
 800529c:	2548      	movs	r5, #72	; 0x48
 800529e:	2318      	movs	r3, #24
 80052a0:	18e8      	adds	r0, r5, r3
 80052a2:	19c0      	adds	r0, r0, r7
 80052a4:	0023      	movs	r3, r4
 80052a6:	f001 ffdf 	bl	8007268 <substring>
							/*--->RES0 = reset user PIN and registered NUMBER
--->RNUM3322336979xxxx = register new owner's number
--->RPIN = set new pin
--->WHERE
							 */
							if (sCommand[0] == 'R' && sCommand[1] == 'E'
 80052aa:	002a      	movs	r2, r5
 80052ac:	2118      	movs	r1, #24
 80052ae:	1853      	adds	r3, r2, r1
 80052b0:	19db      	adds	r3, r3, r7
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	2b52      	cmp	r3, #82	; 0x52
 80052b6:	d122      	bne.n	80052fe <HAL_TIM_PeriodElapsedCallback+0x46e>
 80052b8:	1853      	adds	r3, r2, r1
 80052ba:	19db      	adds	r3, r3, r7
 80052bc:	785b      	ldrb	r3, [r3, #1]
 80052be:	2b45      	cmp	r3, #69	; 0x45
 80052c0:	d11d      	bne.n	80052fe <HAL_TIM_PeriodElapsedCallback+0x46e>
									&& sCommand[2] == 'S' && sCommand[3] == '0'
 80052c2:	1853      	adds	r3, r2, r1
 80052c4:	19db      	adds	r3, r3, r7
 80052c6:	789b      	ldrb	r3, [r3, #2]
 80052c8:	2b53      	cmp	r3, #83	; 0x53
 80052ca:	d118      	bne.n	80052fe <HAL_TIM_PeriodElapsedCallback+0x46e>
 80052cc:	1853      	adds	r3, r2, r1
 80052ce:	19db      	adds	r3, r3, r7
 80052d0:	78db      	ldrb	r3, [r3, #3]
 80052d2:	2b30      	cmp	r3, #48	; 0x30
 80052d4:	d113      	bne.n	80052fe <HAL_TIM_PeriodElapsedCallback+0x46e>
											&& ind2 == 4) {
 80052d6:	1873      	adds	r3, r6, r1
 80052d8:	19db      	adds	r3, r3, r7
 80052da:	781b      	ldrb	r3, [r3, #0]
 80052dc:	2b04      	cmp	r3, #4
 80052de:	d10e      	bne.n	80052fe <HAL_TIM_PeriodElapsedCallback+0x46e>
								//--- reset command received.
								cPin[0] = '1';
 80052e0:	4b63      	ldr	r3, [pc, #396]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80052e2:	2231      	movs	r2, #49	; 0x31
 80052e4:	701a      	strb	r2, [r3, #0]
								cPin[1] = '2';
 80052e6:	4b62      	ldr	r3, [pc, #392]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80052e8:	2232      	movs	r2, #50	; 0x32
 80052ea:	705a      	strb	r2, [r3, #1]
								cPin[2] = '3';
 80052ec:	4b60      	ldr	r3, [pc, #384]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80052ee:	2233      	movs	r2, #51	; 0x33
 80052f0:	709a      	strb	r2, [r3, #2]
								cPin[3] = '4';
 80052f2:	4b5f      	ldr	r3, [pc, #380]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80052f4:	2234      	movs	r2, #52	; 0x34
 80052f6:	70da      	strb	r2, [r3, #3]
								//---saving to flash memory
								save_to_flash();
 80052f8:	f000 ffc0 	bl	800627c <save_to_flash>
											&& ind2 == 4) {
 80052fc:	e0dc      	b.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
								//printf("Reset Completed\n");
							} else if (sCommand[0] == 'R' && sCommand[1] == 'N'
 80052fe:	2248      	movs	r2, #72	; 0x48
 8005300:	2018      	movs	r0, #24
 8005302:	1813      	adds	r3, r2, r0
 8005304:	19db      	adds	r3, r3, r7
 8005306:	781b      	ldrb	r3, [r3, #0]
 8005308:	2b52      	cmp	r3, #82	; 0x52
 800530a:	d157      	bne.n	80053bc <HAL_TIM_PeriodElapsedCallback+0x52c>
 800530c:	1813      	adds	r3, r2, r0
 800530e:	19db      	adds	r3, r3, r7
 8005310:	785b      	ldrb	r3, [r3, #1]
 8005312:	2b4e      	cmp	r3, #78	; 0x4e
 8005314:	d152      	bne.n	80053bc <HAL_TIM_PeriodElapsedCallback+0x52c>
									&& sCommand[2] == 'U' && sCommand[3] == 'M'
 8005316:	1813      	adds	r3, r2, r0
 8005318:	19db      	adds	r3, r3, r7
 800531a:	789b      	ldrb	r3, [r3, #2]
 800531c:	2b55      	cmp	r3, #85	; 0x55
 800531e:	d14d      	bne.n	80053bc <HAL_TIM_PeriodElapsedCallback+0x52c>
 8005320:	1813      	adds	r3, r2, r0
 8005322:	19db      	adds	r3, r3, r7
 8005324:	78db      	ldrb	r3, [r3, #3]
 8005326:	2b4d      	cmp	r3, #77	; 0x4d
 8005328:	d148      	bne.n	80053bc <HAL_TIM_PeriodElapsedCallback+0x52c>
											&& ind2 == 18) {
 800532a:	23b2      	movs	r3, #178	; 0xb2
 800532c:	181b      	adds	r3, r3, r0
 800532e:	19db      	adds	r3, r3, r7
 8005330:	781b      	ldrb	r3, [r3, #0]
 8005332:	2b12      	cmp	r3, #18
 8005334:	d142      	bne.n	80053bc <HAL_TIM_PeriodElapsedCallback+0x52c>
								// HAL_UART_Transmit(&huart4, "RNUM inside\n", 12,
								// 100);
								//---owner number registration command received
								//printf("number registration command received\n");
								if (sCommand[14] == cPin[0]
 8005336:	0011      	movs	r1, r2
 8005338:	180b      	adds	r3, r1, r0
 800533a:	19db      	adds	r3, r3, r7
 800533c:	7b9a      	ldrb	r2, [r3, #14]
 800533e:	4b4c      	ldr	r3, [pc, #304]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	429a      	cmp	r2, r3
 8005344:	d000      	beq.n	8005348 <HAL_TIM_PeriodElapsedCallback+0x4b8>
 8005346:	e0b4      	b.n	80054b2 <HAL_TIM_PeriodElapsedCallback+0x622>
														 && sCommand[15] == cPin[1]
 8005348:	180b      	adds	r3, r1, r0
 800534a:	19db      	adds	r3, r3, r7
 800534c:	7bda      	ldrb	r2, [r3, #15]
 800534e:	4b48      	ldr	r3, [pc, #288]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8005350:	785b      	ldrb	r3, [r3, #1]
 8005352:	429a      	cmp	r2, r3
 8005354:	d000      	beq.n	8005358 <HAL_TIM_PeriodElapsedCallback+0x4c8>
 8005356:	e0ac      	b.n	80054b2 <HAL_TIM_PeriodElapsedCallback+0x622>
																				 && sCommand[16] == cPin[2]
 8005358:	180b      	adds	r3, r1, r0
 800535a:	19db      	adds	r3, r3, r7
 800535c:	7c1a      	ldrb	r2, [r3, #16]
 800535e:	4b44      	ldr	r3, [pc, #272]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8005360:	789b      	ldrb	r3, [r3, #2]
 8005362:	429a      	cmp	r2, r3
 8005364:	d000      	beq.n	8005368 <HAL_TIM_PeriodElapsedCallback+0x4d8>
 8005366:	e0a4      	b.n	80054b2 <HAL_TIM_PeriodElapsedCallback+0x622>
																										 && sCommand[17] == cPin[3]) {
 8005368:	180b      	adds	r3, r1, r0
 800536a:	19db      	adds	r3, r3, r7
 800536c:	7c5a      	ldrb	r2, [r3, #17]
 800536e:	4b40      	ldr	r3, [pc, #256]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8005370:	78db      	ldrb	r3, [r3, #3]
 8005372:	429a      	cmp	r2, r3
 8005374:	d000      	beq.n	8005378 <HAL_TIM_PeriodElapsedCallback+0x4e8>
 8005376:	e09c      	b.n	80054b2 <HAL_TIM_PeriodElapsedCallback+0x622>
									//PIN is valid!!!
									//---register new number
									for (uint8_t m = 0; m < 10; m++) {
 8005378:	231c      	movs	r3, #28
 800537a:	33ff      	adds	r3, #255	; 0xff
 800537c:	18fb      	adds	r3, r7, r3
 800537e:	2200      	movs	r2, #0
 8005380:	701a      	strb	r2, [r3, #0]
 8005382:	e012      	b.n	80053aa <HAL_TIM_PeriodElapsedCallback+0x51a>
										validSender[m] = sCommand[m + 4];
 8005384:	201c      	movs	r0, #28
 8005386:	30ff      	adds	r0, #255	; 0xff
 8005388:	183b      	adds	r3, r7, r0
 800538a:	781b      	ldrb	r3, [r3, #0]
 800538c:	1d1a      	adds	r2, r3, #4
 800538e:	183b      	adds	r3, r7, r0
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	2148      	movs	r1, #72	; 0x48
 8005394:	2418      	movs	r4, #24
 8005396:	1909      	adds	r1, r1, r4
 8005398:	19c9      	adds	r1, r1, r7
 800539a:	5c89      	ldrb	r1, [r1, r2]
 800539c:	4a33      	ldr	r2, [pc, #204]	; (800546c <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 800539e:	54d1      	strb	r1, [r2, r3]
									for (uint8_t m = 0; m < 10; m++) {
 80053a0:	183b      	adds	r3, r7, r0
 80053a2:	781a      	ldrb	r2, [r3, #0]
 80053a4:	183b      	adds	r3, r7, r0
 80053a6:	3201      	adds	r2, #1
 80053a8:	701a      	strb	r2, [r3, #0]
 80053aa:	231c      	movs	r3, #28
 80053ac:	33ff      	adds	r3, #255	; 0xff
 80053ae:	18fb      	adds	r3, r7, r3
 80053b0:	781b      	ldrb	r3, [r3, #0]
 80053b2:	2b09      	cmp	r3, #9
 80053b4:	d9e6      	bls.n	8005384 <HAL_TIM_PeriodElapsedCallback+0x4f4>
									}
									save_to_flash();
 80053b6:	f000 ff61 	bl	800627c <save_to_flash>
								if (sCommand[14] == cPin[0]
 80053ba:	e07a      	b.n	80054b2 <HAL_TIM_PeriodElapsedCallback+0x622>
									// HAL_UART_Transmit(&huart4, "WRONGPIN\n", 9,
									// 100);
									// incorrect pin, send message (incoorect pin),(todo)
									// *future* stop sending message after 3 fails
								}
							} else if (sCommand[0] == 'R' && sCommand[1] == 'P'
 80053bc:	2248      	movs	r2, #72	; 0x48
 80053be:	2018      	movs	r0, #24
 80053c0:	1813      	adds	r3, r2, r0
 80053c2:	19db      	adds	r3, r3, r7
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	2b52      	cmp	r3, #82	; 0x52
 80053c8:	d154      	bne.n	8005474 <HAL_TIM_PeriodElapsedCallback+0x5e4>
 80053ca:	1813      	adds	r3, r2, r0
 80053cc:	19db      	adds	r3, r3, r7
 80053ce:	785b      	ldrb	r3, [r3, #1]
 80053d0:	2b50      	cmp	r3, #80	; 0x50
 80053d2:	d14f      	bne.n	8005474 <HAL_TIM_PeriodElapsedCallback+0x5e4>
									&& sCommand[2] == 'I' && sCommand[3] == 'N'
 80053d4:	1813      	adds	r3, r2, r0
 80053d6:	19db      	adds	r3, r3, r7
 80053d8:	789b      	ldrb	r3, [r3, #2]
 80053da:	2b49      	cmp	r3, #73	; 0x49
 80053dc:	d14a      	bne.n	8005474 <HAL_TIM_PeriodElapsedCallback+0x5e4>
 80053de:	1813      	adds	r3, r2, r0
 80053e0:	19db      	adds	r3, r3, r7
 80053e2:	78db      	ldrb	r3, [r3, #3]
 80053e4:	2b4e      	cmp	r3, #78	; 0x4e
 80053e6:	d145      	bne.n	8005474 <HAL_TIM_PeriodElapsedCallback+0x5e4>
											&& ind2 == 12 && isOwner == 1) {
 80053e8:	23b2      	movs	r3, #178	; 0xb2
 80053ea:	181b      	adds	r3, r3, r0
 80053ec:	19db      	adds	r3, r3, r7
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	2b0c      	cmp	r3, #12
 80053f2:	d13f      	bne.n	8005474 <HAL_TIM_PeriodElapsedCallback+0x5e4>
 80053f4:	23be      	movs	r3, #190	; 0xbe
 80053f6:	181b      	adds	r3, r3, r0
 80053f8:	19db      	adds	r3, r3, r7
 80053fa:	781b      	ldrb	r3, [r3, #0]
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d139      	bne.n	8005474 <HAL_TIM_PeriodElapsedCallback+0x5e4>
								//---SET PIN command received from owner.
								// RPINxxxxNNNN
								//printf("set PIN command received\n");
								if (sCommand[4] == cPin[0]
 8005400:	0011      	movs	r1, r2
 8005402:	180b      	adds	r3, r1, r0
 8005404:	19db      	adds	r3, r3, r7
 8005406:	791a      	ldrb	r2, [r3, #4]
 8005408:	4b19      	ldr	r3, [pc, #100]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	429a      	cmp	r2, r3
 800540e:	d152      	bne.n	80054b6 <HAL_TIM_PeriodElapsedCallback+0x626>
														&& sCommand[5] == cPin[1]
 8005410:	180b      	adds	r3, r1, r0
 8005412:	19db      	adds	r3, r3, r7
 8005414:	795a      	ldrb	r2, [r3, #5]
 8005416:	4b16      	ldr	r3, [pc, #88]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8005418:	785b      	ldrb	r3, [r3, #1]
 800541a:	429a      	cmp	r2, r3
 800541c:	d14b      	bne.n	80054b6 <HAL_TIM_PeriodElapsedCallback+0x626>
																			   && sCommand[6] == cPin[2]
 800541e:	180b      	adds	r3, r1, r0
 8005420:	19db      	adds	r3, r3, r7
 8005422:	799a      	ldrb	r2, [r3, #6]
 8005424:	4b12      	ldr	r3, [pc, #72]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8005426:	789b      	ldrb	r3, [r3, #2]
 8005428:	429a      	cmp	r2, r3
 800542a:	d144      	bne.n	80054b6 <HAL_TIM_PeriodElapsedCallback+0x626>
																									  && sCommand[7] == cPin[3]) {
 800542c:	180b      	adds	r3, r1, r0
 800542e:	19db      	adds	r3, r3, r7
 8005430:	79da      	ldrb	r2, [r3, #7]
 8005432:	4b0f      	ldr	r3, [pc, #60]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8005434:	78db      	ldrb	r3, [r3, #3]
 8005436:	429a      	cmp	r2, r3
 8005438:	d13d      	bne.n	80054b6 <HAL_TIM_PeriodElapsedCallback+0x626>
									//old PIN is valid!!!
									//---set new pin
									cPin[0] = sCommand[8];
 800543a:	180b      	adds	r3, r1, r0
 800543c:	19db      	adds	r3, r3, r7
 800543e:	7a1a      	ldrb	r2, [r3, #8]
 8005440:	4b0b      	ldr	r3, [pc, #44]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8005442:	701a      	strb	r2, [r3, #0]
									cPin[1] = sCommand[9];
 8005444:	180b      	adds	r3, r1, r0
 8005446:	19db      	adds	r3, r3, r7
 8005448:	7a5a      	ldrb	r2, [r3, #9]
 800544a:	4b09      	ldr	r3, [pc, #36]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 800544c:	705a      	strb	r2, [r3, #1]
									cPin[2] = sCommand[10];
 800544e:	180b      	adds	r3, r1, r0
 8005450:	19db      	adds	r3, r3, r7
 8005452:	7a9a      	ldrb	r2, [r3, #10]
 8005454:	4b06      	ldr	r3, [pc, #24]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8005456:	709a      	strb	r2, [r3, #2]
									cPin[3] = sCommand[11];
 8005458:	180b      	adds	r3, r1, r0
 800545a:	19db      	adds	r3, r3, r7
 800545c:	7ada      	ldrb	r2, [r3, #11]
 800545e:	4b04      	ldr	r3, [pc, #16]	; (8005470 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8005460:	70da      	strb	r2, [r3, #3]
									//---saving to flash memory
									save_to_flash();
 8005462:	f000 ff0b 	bl	800627c <save_to_flash>
								if (sCommand[4] == cPin[0]
 8005466:	e026      	b.n	80054b6 <HAL_TIM_PeriodElapsedCallback+0x626>
 8005468:	20000718 	.word	0x20000718
 800546c:	20000000 	.word	0x20000000
 8005470:	20000704 	.word	0x20000704
									//printf("NEW PIN set \n");
								}
							} else if (sCommand[0] == 'W' && sCommand[1] == 'H'
 8005474:	2248      	movs	r2, #72	; 0x48
 8005476:	2118      	movs	r1, #24
 8005478:	1853      	adds	r3, r2, r1
 800547a:	19db      	adds	r3, r3, r7
 800547c:	781b      	ldrb	r3, [r3, #0]
 800547e:	2b57      	cmp	r3, #87	; 0x57
 8005480:	d11a      	bne.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
 8005482:	1853      	adds	r3, r2, r1
 8005484:	19db      	adds	r3, r3, r7
 8005486:	785b      	ldrb	r3, [r3, #1]
 8005488:	2b48      	cmp	r3, #72	; 0x48
 800548a:	d115      	bne.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
									&& sCommand[2] == 'E' && sCommand[3] == 'R'
 800548c:	1853      	adds	r3, r2, r1
 800548e:	19db      	adds	r3, r3, r7
 8005490:	789b      	ldrb	r3, [r3, #2]
 8005492:	2b45      	cmp	r3, #69	; 0x45
 8005494:	d110      	bne.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
 8005496:	1853      	adds	r3, r2, r1
 8005498:	19db      	adds	r3, r3, r7
 800549a:	78db      	ldrb	r3, [r3, #3]
 800549c:	2b52      	cmp	r3, #82	; 0x52
 800549e:	d10b      	bne.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
											&& sCommand[4] == 'E') {
 80054a0:	1853      	adds	r3, r2, r1
 80054a2:	19db      	adds	r3, r3, r7
 80054a4:	791b      	ldrb	r3, [r3, #4]
 80054a6:	2b45      	cmp	r3, #69	; 0x45
 80054a8:	d106      	bne.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
								// HAL_UART_Transmit(&huart4, "where command",
								// sizeof("where command"), 100);
								isWhereApiCalled = 1;
 80054aa:	4bcd      	ldr	r3, [pc, #820]	; (80057e0 <HAL_TIM_PeriodElapsedCallback+0x950>)
 80054ac:	2201      	movs	r2, #1
 80054ae:	701a      	strb	r2, [r3, #0]
 80054b0:	e002      	b.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
								if (sCommand[14] == cPin[0]
 80054b2:	46c0      	nop			; (mov r8, r8)
 80054b4:	e000      	b.n	80054b8 <HAL_TIM_PeriodElapsedCallback+0x628>
								if (sCommand[4] == cPin[0]
 80054b6:	46c0      	nop			; (mov r8, r8)

				}

			}
		}
		if (commandCase == 0) {
 80054b8:	4bca      	ldr	r3, [pc, #808]	; (80057e4 <HAL_TIM_PeriodElapsedCallback+0x954>)
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d169      	bne.n	8005596 <HAL_TIM_PeriodElapsedCallback+0x706>
			char *ptr;
			char *ptr2;
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 80054c2:	238d      	movs	r3, #141	; 0x8d
 80054c4:	005b      	lsls	r3, r3, #1
 80054c6:	18fb      	adds	r3, r7, r3
 80054c8:	2200      	movs	r2, #0
 80054ca:	701a      	strb	r2, [r3, #0]
 80054cc:	e049      	b.n	8005562 <HAL_TIM_PeriodElapsedCallback+0x6d2>
				ptr = strstr(responseBuffer[i], "CLOSED");
 80054ce:	268d      	movs	r6, #141	; 0x8d
 80054d0:	0076      	lsls	r6, r6, #1
 80054d2:	19bb      	adds	r3, r7, r6
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	2232      	movs	r2, #50	; 0x32
 80054d8:	435a      	muls	r2, r3
 80054da:	4bc3      	ldr	r3, [pc, #780]	; (80057e8 <HAL_TIM_PeriodElapsedCallback+0x958>)
 80054dc:	18d3      	adds	r3, r2, r3
 80054de:	4ac3      	ldr	r2, [pc, #780]	; (80057ec <HAL_TIM_PeriodElapsedCallback+0x95c>)
 80054e0:	0011      	movs	r1, r2
 80054e2:	0018      	movs	r0, r3
 80054e4:	f009 f84d 	bl	800e582 <strstr>
 80054e8:	0003      	movs	r3, r0
 80054ea:	24ac      	movs	r4, #172	; 0xac
 80054ec:	2518      	movs	r5, #24
 80054ee:	1962      	adds	r2, r4, r5
 80054f0:	19d2      	adds	r2, r2, r7
 80054f2:	6013      	str	r3, [r2, #0]
				ptr2 = strstr(responseBuffer[i], "+PDP DEACT");
 80054f4:	19bb      	adds	r3, r7, r6
 80054f6:	781b      	ldrb	r3, [r3, #0]
 80054f8:	2232      	movs	r2, #50	; 0x32
 80054fa:	435a      	muls	r2, r3
 80054fc:	4bba      	ldr	r3, [pc, #744]	; (80057e8 <HAL_TIM_PeriodElapsedCallback+0x958>)
 80054fe:	18d3      	adds	r3, r2, r3
 8005500:	4abb      	ldr	r2, [pc, #748]	; (80057f0 <HAL_TIM_PeriodElapsedCallback+0x960>)
 8005502:	0011      	movs	r1, r2
 8005504:	0018      	movs	r0, r3
 8005506:	f009 f83c 	bl	800e582 <strstr>
 800550a:	0003      	movs	r3, r0
 800550c:	22a8      	movs	r2, #168	; 0xa8
 800550e:	1952      	adds	r2, r2, r5
 8005510:	19d2      	adds	r2, r2, r7
 8005512:	6013      	str	r3, [r2, #0]
				if (ptr != NULL) {
 8005514:	1963      	adds	r3, r4, r5
 8005516:	19db      	adds	r3, r3, r7
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d009      	beq.n	8005532 <HAL_TIM_PeriodElapsedCallback+0x6a2>
					// HAL_UART_Transmit(&huart4, "closed recv",
					// sizeof("closed recv"), 100);

					isLoggedIn = 0;
 800551e:	4bb5      	ldr	r3, [pc, #724]	; (80057f4 <HAL_TIM_PeriodElapsedCallback+0x964>)
 8005520:	2200      	movs	r2, #0
 8005522:	701a      	strb	r2, [r3, #0]
					isDataMode = 0; //command mode activated
 8005524:	4bb4      	ldr	r3, [pc, #720]	; (80057f8 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8005526:	2200      	movs	r2, #0
 8005528:	701a      	strb	r2, [r3, #0]
					isTcpOpen = 0;
 800552a:	4bb4      	ldr	r3, [pc, #720]	; (80057fc <HAL_TIM_PeriodElapsedCallback+0x96c>)
 800552c:	2200      	movs	r2, #0
 800552e:	701a      	strb	r2, [r3, #0]
					break;
 8005530:	e01d      	b.n	800556e <HAL_TIM_PeriodElapsedCallback+0x6de>
				}
				if (ptr2 != NULL) {
 8005532:	23a8      	movs	r3, #168	; 0xa8
 8005534:	2218      	movs	r2, #24
 8005536:	189b      	adds	r3, r3, r2
 8005538:	19db      	adds	r3, r3, r7
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d009      	beq.n	8005554 <HAL_TIM_PeriodElapsedCallback+0x6c4>
					// HAL_UART_Transmit(&huart4, "pdp deact recv",
					// sizeof("pdp deact"), 100);
					isLoggedIn = 0;
 8005540:	4bac      	ldr	r3, [pc, #688]	; (80057f4 <HAL_TIM_PeriodElapsedCallback+0x964>)
 8005542:	2200      	movs	r2, #0
 8005544:	701a      	strb	r2, [r3, #0]
					isDataMode = 0; //command mode activated
 8005546:	4bac      	ldr	r3, [pc, #688]	; (80057f8 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8005548:	2200      	movs	r2, #0
 800554a:	701a      	strb	r2, [r3, #0]
					isTcpOpen = 0;
 800554c:	4bab      	ldr	r3, [pc, #684]	; (80057fc <HAL_TIM_PeriodElapsedCallback+0x96c>)
 800554e:	2200      	movs	r2, #0
 8005550:	701a      	strb	r2, [r3, #0]
					break;
 8005552:	e00c      	b.n	800556e <HAL_TIM_PeriodElapsedCallback+0x6de>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005554:	218d      	movs	r1, #141	; 0x8d
 8005556:	0049      	lsls	r1, r1, #1
 8005558:	187b      	adds	r3, r7, r1
 800555a:	781a      	ldrb	r2, [r3, #0]
 800555c:	187b      	adds	r3, r7, r1
 800555e:	3201      	adds	r2, #1
 8005560:	701a      	strb	r2, [r3, #0]
 8005562:	238d      	movs	r3, #141	; 0x8d
 8005564:	005b      	lsls	r3, r3, #1
 8005566:	18fb      	adds	r3, r7, r3
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	2b05      	cmp	r3, #5
 800556c:	d9af      	bls.n	80054ce <HAL_TIM_PeriodElapsedCallback+0x63e>
				}
			}
			HAL_TIM_Base_Stop_IT(&htim16);
 800556e:	4ba4      	ldr	r3, [pc, #656]	; (8005800 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8005570:	0018      	movs	r0, r3
 8005572:	f006 f89b 	bl	800b6ac <HAL_TIM_Base_Stop_IT>
			memset(responseBuffer, 0, sizeof(responseBuffer));
 8005576:	2396      	movs	r3, #150	; 0x96
 8005578:	005a      	lsls	r2, r3, #1
 800557a:	4b9b      	ldr	r3, [pc, #620]	; (80057e8 <HAL_TIM_PeriodElapsedCallback+0x958>)
 800557c:	2100      	movs	r1, #0
 800557e:	0018      	movs	r0, r3
 8005580:	f008 ffa7 	bl	800e4d2 <memset>
			lineCount = 0;
 8005584:	4b9f      	ldr	r3, [pc, #636]	; (8005804 <HAL_TIM_PeriodElapsedCallback+0x974>)
 8005586:	2200      	movs	r2, #0
 8005588:	701a      	strb	r2, [r3, #0]
			charCount = 0;
 800558a:	4b9f      	ldr	r3, [pc, #636]	; (8005808 <HAL_TIM_PeriodElapsedCallback+0x978>)
 800558c:	2200      	movs	r2, #0
 800558e:	701a      	strb	r2, [r3, #0]
			isStart = 0;
 8005590:	4b9e      	ldr	r3, [pc, #632]	; (800580c <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8005592:	2200      	movs	r2, #0
 8005594:	701a      	strb	r2, [r3, #0]
		}

		// }
		if (commandCase == 1) {
 8005596:	4b93      	ldr	r3, [pc, #588]	; (80057e4 <HAL_TIM_PeriodElapsedCallback+0x954>)
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	b2db      	uxtb	r3, r3
 800559c:	2b01      	cmp	r3, #1
 800559e:	d000      	beq.n	80055a2 <HAL_TIM_PeriodElapsedCallback+0x712>
 80055a0:	e0a3      	b.n	80056ea <HAL_TIM_PeriodElapsedCallback+0x85a>
			uint8_t tLine = 99;
 80055a2:	231a      	movs	r3, #26
 80055a4:	33ff      	adds	r3, #255	; 0xff
 80055a6:	18fb      	adds	r3, r7, r3
 80055a8:	2263      	movs	r2, #99	; 0x63
 80055aa:	701a      	strb	r2, [r3, #0]
			char *ptr;
			char *ptr2;
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 80055ac:	238c      	movs	r3, #140	; 0x8c
 80055ae:	005b      	lsls	r3, r3, #1
 80055b0:	18fb      	adds	r3, r7, r3
 80055b2:	2200      	movs	r2, #0
 80055b4:	701a      	strb	r2, [r3, #0]
 80055b6:	e04f      	b.n	8005658 <HAL_TIM_PeriodElapsedCallback+0x7c8>
				ptr = strstr(responseBuffer[i], "OK");
 80055b8:	268c      	movs	r6, #140	; 0x8c
 80055ba:	0076      	lsls	r6, r6, #1
 80055bc:	19bb      	adds	r3, r7, r6
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	2232      	movs	r2, #50	; 0x32
 80055c2:	435a      	muls	r2, r3
 80055c4:	4b88      	ldr	r3, [pc, #544]	; (80057e8 <HAL_TIM_PeriodElapsedCallback+0x958>)
 80055c6:	18d3      	adds	r3, r2, r3
 80055c8:	4a91      	ldr	r2, [pc, #580]	; (8005810 <HAL_TIM_PeriodElapsedCallback+0x980>)
 80055ca:	0011      	movs	r1, r2
 80055cc:	0018      	movs	r0, r3
 80055ce:	f008 ffd8 	bl	800e582 <strstr>
 80055d2:	0003      	movs	r3, r0
 80055d4:	2480      	movs	r4, #128	; 0x80
 80055d6:	2518      	movs	r5, #24
 80055d8:	1962      	adds	r2, r4, r5
 80055da:	19d2      	adds	r2, r2, r7
 80055dc:	6013      	str	r3, [r2, #0]
				ptr2 = strstr(responseBuffer[i], "ERROR");
 80055de:	19bb      	adds	r3, r7, r6
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	2232      	movs	r2, #50	; 0x32
 80055e4:	435a      	muls	r2, r3
 80055e6:	4b80      	ldr	r3, [pc, #512]	; (80057e8 <HAL_TIM_PeriodElapsedCallback+0x958>)
 80055e8:	18d3      	adds	r3, r2, r3
 80055ea:	4a8a      	ldr	r2, [pc, #552]	; (8005814 <HAL_TIM_PeriodElapsedCallback+0x984>)
 80055ec:	0011      	movs	r1, r2
 80055ee:	0018      	movs	r0, r3
 80055f0:	f008 ffc7 	bl	800e582 <strstr>
 80055f4:	0003      	movs	r3, r0
 80055f6:	2294      	movs	r2, #148	; 0x94
 80055f8:	18ba      	adds	r2, r7, r2
 80055fa:	6013      	str	r3, [r2, #0]

				if (ptr != NULL) {
 80055fc:	1963      	adds	r3, r4, r5
 80055fe:	19db      	adds	r3, r3, r7
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d00c      	beq.n	8005620 <HAL_TIM_PeriodElapsedCallback+0x790>
					tLine = i;
 8005606:	231a      	movs	r3, #26
 8005608:	33ff      	adds	r3, #255	; 0xff
 800560a:	18fb      	adds	r3, r7, r3
 800560c:	19ba      	adds	r2, r7, r6
 800560e:	7812      	ldrb	r2, [r2, #0]
 8005610:	701a      	strb	r2, [r3, #0]
					tResponse = 'G';
 8005612:	2308      	movs	r3, #8
 8005614:	33ff      	adds	r3, #255	; 0xff
 8005616:	195b      	adds	r3, r3, r5
 8005618:	19db      	adds	r3, r3, r7
 800561a:	2247      	movs	r2, #71	; 0x47
 800561c:	701a      	strb	r2, [r3, #0]
					break;
 800561e:	e021      	b.n	8005664 <HAL_TIM_PeriodElapsedCallback+0x7d4>
				}
				if (ptr2 != NULL) {
 8005620:	2394      	movs	r3, #148	; 0x94
 8005622:	18fb      	adds	r3, r7, r3
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00f      	beq.n	800564a <HAL_TIM_PeriodElapsedCallback+0x7ba>
					tLine = i;
 800562a:	231a      	movs	r3, #26
 800562c:	33ff      	adds	r3, #255	; 0xff
 800562e:	18fb      	adds	r3, r7, r3
 8005630:	228c      	movs	r2, #140	; 0x8c
 8005632:	0052      	lsls	r2, r2, #1
 8005634:	18ba      	adds	r2, r7, r2
 8005636:	7812      	ldrb	r2, [r2, #0]
 8005638:	701a      	strb	r2, [r3, #0]
					tResponse = 'B';
 800563a:	2308      	movs	r3, #8
 800563c:	33ff      	adds	r3, #255	; 0xff
 800563e:	2218      	movs	r2, #24
 8005640:	189b      	adds	r3, r3, r2
 8005642:	19db      	adds	r3, r3, r7
 8005644:	2242      	movs	r2, #66	; 0x42
 8005646:	701a      	strb	r2, [r3, #0]
					break;
 8005648:	e00c      	b.n	8005664 <HAL_TIM_PeriodElapsedCallback+0x7d4>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 800564a:	218c      	movs	r1, #140	; 0x8c
 800564c:	0049      	lsls	r1, r1, #1
 800564e:	187b      	adds	r3, r7, r1
 8005650:	781a      	ldrb	r2, [r3, #0]
 8005652:	187b      	adds	r3, r7, r1
 8005654:	3201      	adds	r2, #1
 8005656:	701a      	strb	r2, [r3, #0]
 8005658:	238c      	movs	r3, #140	; 0x8c
 800565a:	005b      	lsls	r3, r3, #1
 800565c:	18fb      	adds	r3, r7, r3
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	2b05      	cmp	r3, #5
 8005662:	d9a9      	bls.n	80055b8 <HAL_TIM_PeriodElapsedCallback+0x728>
				}
			}
			if (tLine != 99) {
 8005664:	231a      	movs	r3, #26
 8005666:	33ff      	adds	r3, #255	; 0xff
 8005668:	18fb      	adds	r3, r7, r3
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	2b63      	cmp	r3, #99	; 0x63
 800566e:	d022      	beq.n	80056b6 <HAL_TIM_PeriodElapsedCallback+0x826>
				if (tResponse == 'G') {
 8005670:	2308      	movs	r3, #8
 8005672:	33ff      	adds	r3, #255	; 0xff
 8005674:	2218      	movs	r2, #24
 8005676:	189b      	adds	r3, r3, r2
 8005678:	19db      	adds	r3, r3, r7
 800567a:	781b      	ldrb	r3, [r3, #0]
 800567c:	2b47      	cmp	r3, #71	; 0x47
 800567e:	d108      	bne.n	8005692 <HAL_TIM_PeriodElapsedCallback+0x802>
					isResponseOk = 1;
 8005680:	4b65      	ldr	r3, [pc, #404]	; (8005818 <HAL_TIM_PeriodElapsedCallback+0x988>)
 8005682:	2201      	movs	r2, #1
 8005684:	701a      	strb	r2, [r3, #0]
					clearit();
 8005686:	f001 f8f1 	bl	800686c <clearit>
					commandCase = 0;
 800568a:	4b56      	ldr	r3, [pc, #344]	; (80057e4 <HAL_TIM_PeriodElapsedCallback+0x954>)
 800568c:	2200      	movs	r2, #0
 800568e:	701a      	strb	r2, [r3, #0]
 8005690:	e344      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>

				} else if (tResponse == 'B') {
 8005692:	2308      	movs	r3, #8
 8005694:	33ff      	adds	r3, #255	; 0xff
 8005696:	2218      	movs	r2, #24
 8005698:	189b      	adds	r3, r3, r2
 800569a:	19db      	adds	r3, r3, r7
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	2b42      	cmp	r3, #66	; 0x42
 80056a0:	d000      	beq.n	80056a4 <HAL_TIM_PeriodElapsedCallback+0x814>
 80056a2:	e33b      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
					isResponseOk = 0;
 80056a4:	4b5c      	ldr	r3, [pc, #368]	; (8005818 <HAL_TIM_PeriodElapsedCallback+0x988>)
 80056a6:	2200      	movs	r2, #0
 80056a8:	701a      	strb	r2, [r3, #0]
					clearit();
 80056aa:	f001 f8df 	bl	800686c <clearit>
					commandCase = 0;
 80056ae:	4b4d      	ldr	r3, [pc, #308]	; (80057e4 <HAL_TIM_PeriodElapsedCallback+0x954>)
 80056b0:	2200      	movs	r2, #0
 80056b2:	701a      	strb	r2, [r3, #0]
 80056b4:	e332      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
				}
			} else {

				resTimeout--;
 80056b6:	4b59      	ldr	r3, [pc, #356]	; (800581c <HAL_TIM_PeriodElapsedCallback+0x98c>)
 80056b8:	881b      	ldrh	r3, [r3, #0]
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	3b01      	subs	r3, #1
 80056be:	b29a      	uxth	r2, r3
 80056c0:	4b56      	ldr	r3, [pc, #344]	; (800581c <HAL_TIM_PeriodElapsedCallback+0x98c>)
 80056c2:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 80056c4:	4b55      	ldr	r3, [pc, #340]	; (800581c <HAL_TIM_PeriodElapsedCallback+0x98c>)
 80056c6:	881b      	ldrh	r3, [r3, #0]
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d000      	beq.n	80056d0 <HAL_TIM_PeriodElapsedCallback+0x840>
 80056ce:	e325      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
					if (!recResponse) {
 80056d0:	4b53      	ldr	r3, [pc, #332]	; (8005820 <HAL_TIM_PeriodElapsedCallback+0x990>)
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d101      	bne.n	80056de <HAL_TIM_PeriodElapsedCallback+0x84e>
						//printf("TIMEOUT HASH TAG\n");
						rebootsystem();
 80056da:	f000 fdc9 	bl	8006270 <rebootsystem>

					}
					clearit();
 80056de:	f001 f8c5 	bl	800686c <clearit>
					isResponseOk = 0;
 80056e2:	4b4d      	ldr	r3, [pc, #308]	; (8005818 <HAL_TIM_PeriodElapsedCallback+0x988>)
 80056e4:	2200      	movs	r2, #0
 80056e6:	701a      	strb	r2, [r3, #0]
 80056e8:	e318      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>

				}
			}
		} else if (commandCase == 2) {
 80056ea:	4b3e      	ldr	r3, [pc, #248]	; (80057e4 <HAL_TIM_PeriodElapsedCallback+0x954>)
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d162      	bne.n	80057ba <HAL_TIM_PeriodElapsedCallback+0x92a>
			//CPIN Case
			uint8_t tLine = 99;
 80056f4:	23ff      	movs	r3, #255	; 0xff
 80056f6:	2118      	movs	r1, #24
 80056f8:	185b      	adds	r3, r3, r1
 80056fa:	19db      	adds	r3, r3, r7
 80056fc:	2263      	movs	r2, #99	; 0x63
 80056fe:	701a      	strb	r2, [r3, #0]
			char *ptr;
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005700:	23fe      	movs	r3, #254	; 0xfe
 8005702:	185b      	adds	r3, r3, r1
 8005704:	19db      	adds	r3, r3, r7
 8005706:	2200      	movs	r2, #0
 8005708:	701a      	strb	r2, [r3, #0]
 800570a:	e028      	b.n	800575e <HAL_TIM_PeriodElapsedCallback+0x8ce>
				ptr = strstr(responseBuffer[i], "READY");
 800570c:	24fe      	movs	r4, #254	; 0xfe
 800570e:	2518      	movs	r5, #24
 8005710:	1963      	adds	r3, r4, r5
 8005712:	19db      	adds	r3, r3, r7
 8005714:	781b      	ldrb	r3, [r3, #0]
 8005716:	2232      	movs	r2, #50	; 0x32
 8005718:	435a      	muls	r2, r3
 800571a:	4b33      	ldr	r3, [pc, #204]	; (80057e8 <HAL_TIM_PeriodElapsedCallback+0x958>)
 800571c:	18d3      	adds	r3, r2, r3
 800571e:	4a41      	ldr	r2, [pc, #260]	; (8005824 <HAL_TIM_PeriodElapsedCallback+0x994>)
 8005720:	0011      	movs	r1, r2
 8005722:	0018      	movs	r0, r3
 8005724:	f008 ff2d 	bl	800e582 <strstr>
 8005728:	0003      	movs	r3, r0
 800572a:	2284      	movs	r2, #132	; 0x84
 800572c:	1951      	adds	r1, r2, r5
 800572e:	19c9      	adds	r1, r1, r7
 8005730:	600b      	str	r3, [r1, #0]
				if (ptr != NULL) {
 8005732:	1953      	adds	r3, r2, r5
 8005734:	19db      	adds	r3, r3, r7
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d007      	beq.n	800574c <HAL_TIM_PeriodElapsedCallback+0x8bc>
					tLine = i;
 800573c:	23ff      	movs	r3, #255	; 0xff
 800573e:	195b      	adds	r3, r3, r5
 8005740:	19db      	adds	r3, r3, r7
 8005742:	1962      	adds	r2, r4, r5
 8005744:	19d2      	adds	r2, r2, r7
 8005746:	7812      	ldrb	r2, [r2, #0]
 8005748:	701a      	strb	r2, [r3, #0]
					break;
 800574a:	e00f      	b.n	800576c <HAL_TIM_PeriodElapsedCallback+0x8dc>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 800574c:	21fe      	movs	r1, #254	; 0xfe
 800574e:	2018      	movs	r0, #24
 8005750:	180b      	adds	r3, r1, r0
 8005752:	19db      	adds	r3, r3, r7
 8005754:	781a      	ldrb	r2, [r3, #0]
 8005756:	180b      	adds	r3, r1, r0
 8005758:	19db      	adds	r3, r3, r7
 800575a:	3201      	adds	r2, #1
 800575c:	701a      	strb	r2, [r3, #0]
 800575e:	23fe      	movs	r3, #254	; 0xfe
 8005760:	2218      	movs	r2, #24
 8005762:	189b      	adds	r3, r3, r2
 8005764:	19db      	adds	r3, r3, r7
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	2b05      	cmp	r3, #5
 800576a:	d9cf      	bls.n	800570c <HAL_TIM_PeriodElapsedCallback+0x87c>
				}
			}
			if (tLine != 99) {
 800576c:	23ff      	movs	r3, #255	; 0xff
 800576e:	2218      	movs	r2, #24
 8005770:	189b      	adds	r3, r3, r2
 8005772:	19db      	adds	r3, r3, r7
 8005774:	781b      	ldrb	r3, [r3, #0]
 8005776:	2b63      	cmp	r3, #99	; 0x63
 8005778:	d005      	beq.n	8005786 <HAL_TIM_PeriodElapsedCallback+0x8f6>
				isResponseOk = 1;
 800577a:	4b27      	ldr	r3, [pc, #156]	; (8005818 <HAL_TIM_PeriodElapsedCallback+0x988>)
 800577c:	2201      	movs	r2, #1
 800577e:	701a      	strb	r2, [r3, #0]
				clearit();
 8005780:	f001 f874 	bl	800686c <clearit>
 8005784:	e2ca      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
			} else {
				resTimeout--;
 8005786:	4b25      	ldr	r3, [pc, #148]	; (800581c <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8005788:	881b      	ldrh	r3, [r3, #0]
 800578a:	b29b      	uxth	r3, r3
 800578c:	3b01      	subs	r3, #1
 800578e:	b29a      	uxth	r2, r3
 8005790:	4b22      	ldr	r3, [pc, #136]	; (800581c <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8005792:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 8005794:	4b21      	ldr	r3, [pc, #132]	; (800581c <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8005796:	881b      	ldrh	r3, [r3, #0]
 8005798:	b29b      	uxth	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d000      	beq.n	80057a0 <HAL_TIM_PeriodElapsedCallback+0x910>
 800579e:	e2bd      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
					if (!recResponse) {
 80057a0:	4b1f      	ldr	r3, [pc, #124]	; (8005820 <HAL_TIM_PeriodElapsedCallback+0x990>)
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d101      	bne.n	80057ae <HAL_TIM_PeriodElapsedCallback+0x91e>
						rebootsystem();
 80057aa:	f000 fd61 	bl	8006270 <rebootsystem>

					}
					clearit();
 80057ae:	f001 f85d 	bl	800686c <clearit>
					isResponseOk = 0;
 80057b2:	4b19      	ldr	r3, [pc, #100]	; (8005818 <HAL_TIM_PeriodElapsedCallback+0x988>)
 80057b4:	2200      	movs	r2, #0
 80057b6:	701a      	strb	r2, [r3, #0]
 80057b8:	e2b0      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
				}
			}
		} else if (commandCase == 3) {
 80057ba:	4b0a      	ldr	r3, [pc, #40]	; (80057e4 <HAL_TIM_PeriodElapsedCallback+0x954>)
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	2b03      	cmp	r3, #3
 80057c2:	d000      	beq.n	80057c6 <HAL_TIM_PeriodElapsedCallback+0x936>
 80057c4:	e0d3      	b.n	800596e <HAL_TIM_PeriodElapsedCallback+0xade>
			// CREG? / CGREG? case
			uint8_t tLine = 99;
 80057c6:	23fd      	movs	r3, #253	; 0xfd
 80057c8:	2118      	movs	r1, #24
 80057ca:	185b      	adds	r3, r3, r1
 80057cc:	19db      	adds	r3, r3, r7
 80057ce:	2263      	movs	r2, #99	; 0x63
 80057d0:	701a      	strb	r2, [r3, #0]
			char *ptr;
			char *ptr2;
			char *ptr3;
			char *ptr4;
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 80057d2:	23fc      	movs	r3, #252	; 0xfc
 80057d4:	185b      	adds	r3, r3, r1
 80057d6:	19db      	adds	r3, r3, r7
 80057d8:	2200      	movs	r2, #0
 80057da:	701a      	strb	r2, [r3, #0]
 80057dc:	e096      	b.n	800590c <HAL_TIM_PeriodElapsedCallback+0xa7c>
 80057de:	46c0      	nop			; (mov r8, r8)
 80057e0:	20000d3c 	.word	0x20000d3c
 80057e4:	2000084f 	.word	0x2000084f
 80057e8:	20000718 	.word	0x20000718
 80057ec:	080129ac 	.word	0x080129ac
 80057f0:	080129b4 	.word	0x080129b4
 80057f4:	20000d3d 	.word	0x20000d3d
 80057f8:	2000084a 	.word	0x2000084a
 80057fc:	20000d3a 	.word	0x20000d3a
 8005800:	200003b4 	.word	0x200003b4
 8005804:	20000844 	.word	0x20000844
 8005808:	20000845 	.word	0x20000845
 800580c:	20000848 	.word	0x20000848
 8005810:	080129c0 	.word	0x080129c0
 8005814:	080129c4 	.word	0x080129c4
 8005818:	20000850 	.word	0x20000850
 800581c:	2000084c 	.word	0x2000084c
 8005820:	20000851 	.word	0x20000851
 8005824:	080129cc 	.word	0x080129cc
				ptr = strstr(responseBuffer[i], "+CREG: 0,1");
 8005828:	24fc      	movs	r4, #252	; 0xfc
 800582a:	2618      	movs	r6, #24
 800582c:	19a3      	adds	r3, r4, r6
 800582e:	19db      	adds	r3, r3, r7
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	2232      	movs	r2, #50	; 0x32
 8005834:	435a      	muls	r2, r3
 8005836:	4bc4      	ldr	r3, [pc, #784]	; (8005b48 <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 8005838:	18d3      	adds	r3, r2, r3
 800583a:	4ac4      	ldr	r2, [pc, #784]	; (8005b4c <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 800583c:	0011      	movs	r1, r2
 800583e:	0018      	movs	r0, r3
 8005840:	f008 fe9f 	bl	800e582 <strstr>
 8005844:	0003      	movs	r3, r0
 8005846:	2594      	movs	r5, #148	; 0x94
 8005848:	19aa      	adds	r2, r5, r6
 800584a:	19d2      	adds	r2, r2, r7
 800584c:	6013      	str	r3, [r2, #0]
				ptr2 = strstr(responseBuffer[i], "+CREG: 0,5");
 800584e:	19a3      	adds	r3, r4, r6
 8005850:	19db      	adds	r3, r3, r7
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	2232      	movs	r2, #50	; 0x32
 8005856:	435a      	muls	r2, r3
 8005858:	4bbb      	ldr	r3, [pc, #748]	; (8005b48 <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 800585a:	18d3      	adds	r3, r2, r3
 800585c:	4abc      	ldr	r2, [pc, #752]	; (8005b50 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 800585e:	0011      	movs	r1, r2
 8005860:	0018      	movs	r0, r3
 8005862:	f008 fe8e 	bl	800e582 <strstr>
 8005866:	0003      	movs	r3, r0
 8005868:	2690      	movs	r6, #144	; 0x90
 800586a:	2018      	movs	r0, #24
 800586c:	1832      	adds	r2, r6, r0
 800586e:	19d2      	adds	r2, r2, r7
 8005870:	6013      	str	r3, [r2, #0]
				ptr3 = strstr(responseBuffer[i], "+CGREG: 0,1");
 8005872:	1823      	adds	r3, r4, r0
 8005874:	19db      	adds	r3, r3, r7
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	2232      	movs	r2, #50	; 0x32
 800587a:	435a      	muls	r2, r3
 800587c:	4bb2      	ldr	r3, [pc, #712]	; (8005b48 <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 800587e:	18d3      	adds	r3, r2, r3
 8005880:	4ab4      	ldr	r2, [pc, #720]	; (8005b54 <HAL_TIM_PeriodElapsedCallback+0xcc4>)
 8005882:	0011      	movs	r1, r2
 8005884:	0018      	movs	r0, r3
 8005886:	f008 fe7c 	bl	800e582 <strstr>
 800588a:	0003      	movs	r3, r0
 800588c:	228c      	movs	r2, #140	; 0x8c
 800588e:	2018      	movs	r0, #24
 8005890:	1812      	adds	r2, r2, r0
 8005892:	19d1      	adds	r1, r2, r7
 8005894:	600b      	str	r3, [r1, #0]
				ptr4 = strstr(responseBuffer[i], "+CGREG: 0,5");
 8005896:	1823      	adds	r3, r4, r0
 8005898:	19db      	adds	r3, r3, r7
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	2232      	movs	r2, #50	; 0x32
 800589e:	435a      	muls	r2, r3
 80058a0:	4ba9      	ldr	r3, [pc, #676]	; (8005b48 <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80058a2:	18d3      	adds	r3, r2, r3
 80058a4:	4aac      	ldr	r2, [pc, #688]	; (8005b58 <HAL_TIM_PeriodElapsedCallback+0xcc8>)
 80058a6:	0011      	movs	r1, r2
 80058a8:	0018      	movs	r0, r3
 80058aa:	f008 fe6a 	bl	800e582 <strstr>
 80058ae:	0003      	movs	r3, r0
 80058b0:	2188      	movs	r1, #136	; 0x88
 80058b2:	2218      	movs	r2, #24
 80058b4:	1888      	adds	r0, r1, r2
 80058b6:	19c0      	adds	r0, r0, r7
 80058b8:	6003      	str	r3, [r0, #0]
				if (ptr != NULL || ptr2 != NULL || ptr3 != NULL || ptr4 != NULL) {
 80058ba:	0010      	movs	r0, r2
 80058bc:	182b      	adds	r3, r5, r0
 80058be:	19db      	adds	r3, r3, r7
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d10f      	bne.n	80058e6 <HAL_TIM_PeriodElapsedCallback+0xa56>
 80058c6:	1833      	adds	r3, r6, r0
 80058c8:	19db      	adds	r3, r3, r7
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10a      	bne.n	80058e6 <HAL_TIM_PeriodElapsedCallback+0xa56>
 80058d0:	228c      	movs	r2, #140	; 0x8c
 80058d2:	1813      	adds	r3, r2, r0
 80058d4:	19db      	adds	r3, r3, r7
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d104      	bne.n	80058e6 <HAL_TIM_PeriodElapsedCallback+0xa56>
 80058dc:	180b      	adds	r3, r1, r0
 80058de:	19db      	adds	r3, r3, r7
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d009      	beq.n	80058fa <HAL_TIM_PeriodElapsedCallback+0xa6a>
					tLine = i;
 80058e6:	23fd      	movs	r3, #253	; 0xfd
 80058e8:	2118      	movs	r1, #24
 80058ea:	185b      	adds	r3, r3, r1
 80058ec:	19db      	adds	r3, r3, r7
 80058ee:	22fc      	movs	r2, #252	; 0xfc
 80058f0:	1852      	adds	r2, r2, r1
 80058f2:	19d2      	adds	r2, r2, r7
 80058f4:	7812      	ldrb	r2, [r2, #0]
 80058f6:	701a      	strb	r2, [r3, #0]
					break;
 80058f8:	e00f      	b.n	800591a <HAL_TIM_PeriodElapsedCallback+0xa8a>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 80058fa:	21fc      	movs	r1, #252	; 0xfc
 80058fc:	2018      	movs	r0, #24
 80058fe:	180b      	adds	r3, r1, r0
 8005900:	19db      	adds	r3, r3, r7
 8005902:	781a      	ldrb	r2, [r3, #0]
 8005904:	180b      	adds	r3, r1, r0
 8005906:	19db      	adds	r3, r3, r7
 8005908:	3201      	adds	r2, #1
 800590a:	701a      	strb	r2, [r3, #0]
 800590c:	23fc      	movs	r3, #252	; 0xfc
 800590e:	2218      	movs	r2, #24
 8005910:	189b      	adds	r3, r3, r2
 8005912:	19db      	adds	r3, r3, r7
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	2b05      	cmp	r3, #5
 8005918:	d986      	bls.n	8005828 <HAL_TIM_PeriodElapsedCallback+0x998>
				}
			}
			if (tLine != 99) {
 800591a:	23fd      	movs	r3, #253	; 0xfd
 800591c:	2218      	movs	r2, #24
 800591e:	189b      	adds	r3, r3, r2
 8005920:	19db      	adds	r3, r3, r7
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	2b63      	cmp	r3, #99	; 0x63
 8005926:	d008      	beq.n	800593a <HAL_TIM_PeriodElapsedCallback+0xaaa>
				isReg = 1;
 8005928:	4b8c      	ldr	r3, [pc, #560]	; (8005b5c <HAL_TIM_PeriodElapsedCallback+0xccc>)
 800592a:	2201      	movs	r2, #1
 800592c:	701a      	strb	r2, [r3, #0]
				isResponseOk = 1;
 800592e:	4b8c      	ldr	r3, [pc, #560]	; (8005b60 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8005930:	2201      	movs	r2, #1
 8005932:	701a      	strb	r2, [r3, #0]
				clearit();
 8005934:	f000 ff9a 	bl	800686c <clearit>
 8005938:	e1f0      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>

			} else {
				resTimeout--;
 800593a:	4b8a      	ldr	r3, [pc, #552]	; (8005b64 <HAL_TIM_PeriodElapsedCallback+0xcd4>)
 800593c:	881b      	ldrh	r3, [r3, #0]
 800593e:	b29b      	uxth	r3, r3
 8005940:	3b01      	subs	r3, #1
 8005942:	b29a      	uxth	r2, r3
 8005944:	4b87      	ldr	r3, [pc, #540]	; (8005b64 <HAL_TIM_PeriodElapsedCallback+0xcd4>)
 8005946:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 8005948:	4b86      	ldr	r3, [pc, #536]	; (8005b64 <HAL_TIM_PeriodElapsedCallback+0xcd4>)
 800594a:	881b      	ldrh	r3, [r3, #0]
 800594c:	b29b      	uxth	r3, r3
 800594e:	2b00      	cmp	r3, #0
 8005950:	d000      	beq.n	8005954 <HAL_TIM_PeriodElapsedCallback+0xac4>
 8005952:	e1e3      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
					if (!recResponse) {
 8005954:	4b84      	ldr	r3, [pc, #528]	; (8005b68 <HAL_TIM_PeriodElapsedCallback+0xcd8>)
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d101      	bne.n	8005962 <HAL_TIM_PeriodElapsedCallback+0xad2>
						rebootsystem();
 800595e:	f000 fc87 	bl	8006270 <rebootsystem>
					}
					clearit();
 8005962:	f000 ff83 	bl	800686c <clearit>
					isResponseOk = 0;
 8005966:	4b7e      	ldr	r3, [pc, #504]	; (8005b60 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8005968:	2200      	movs	r2, #0
 800596a:	701a      	strb	r2, [r3, #0]
 800596c:	e1d6      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
				}
			}
		}

		else if (commandCase == 4) {
 800596e:	4b7f      	ldr	r3, [pc, #508]	; (8005b6c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b04      	cmp	r3, #4
 8005976:	d000      	beq.n	800597a <HAL_TIM_PeriodElapsedCallback+0xaea>
 8005978:	e0d4      	b.n	8005b24 <HAL_TIM_PeriodElapsedCallback+0xc94>
			//CGSN (IMEI) case
			uint8_t tLine = 99;
 800597a:	23fb      	movs	r3, #251	; 0xfb
 800597c:	2118      	movs	r1, #24
 800597e:	185b      	adds	r3, r3, r1
 8005980:	19db      	adds	r3, r3, r7
 8005982:	2263      	movs	r2, #99	; 0x63
 8005984:	701a      	strb	r2, [r3, #0]
			char *ptr;
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005986:	23fa      	movs	r3, #250	; 0xfa
 8005988:	185b      	adds	r3, r3, r1
 800598a:	19db      	adds	r3, r3, r7
 800598c:	2200      	movs	r2, #0
 800598e:	701a      	strb	r2, [r3, #0]
 8005990:	e028      	b.n	80059e4 <HAL_TIM_PeriodElapsedCallback+0xb54>
				ptr = strstr(responseBuffer[i], "OK");
 8005992:	24fa      	movs	r4, #250	; 0xfa
 8005994:	2518      	movs	r5, #24
 8005996:	1963      	adds	r3, r4, r5
 8005998:	19db      	adds	r3, r3, r7
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	2232      	movs	r2, #50	; 0x32
 800599e:	435a      	muls	r2, r3
 80059a0:	4b69      	ldr	r3, [pc, #420]	; (8005b48 <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80059a2:	18d3      	adds	r3, r2, r3
 80059a4:	4a72      	ldr	r2, [pc, #456]	; (8005b70 <HAL_TIM_PeriodElapsedCallback+0xce0>)
 80059a6:	0011      	movs	r1, r2
 80059a8:	0018      	movs	r0, r3
 80059aa:	f008 fdea 	bl	800e582 <strstr>
 80059ae:	0003      	movs	r3, r0
 80059b0:	2298      	movs	r2, #152	; 0x98
 80059b2:	1951      	adds	r1, r2, r5
 80059b4:	19c9      	adds	r1, r1, r7
 80059b6:	600b      	str	r3, [r1, #0]
				if (ptr != NULL) {
 80059b8:	1953      	adds	r3, r2, r5
 80059ba:	19db      	adds	r3, r3, r7
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d007      	beq.n	80059d2 <HAL_TIM_PeriodElapsedCallback+0xb42>
					tLine = i;
 80059c2:	23fb      	movs	r3, #251	; 0xfb
 80059c4:	195b      	adds	r3, r3, r5
 80059c6:	19db      	adds	r3, r3, r7
 80059c8:	1962      	adds	r2, r4, r5
 80059ca:	19d2      	adds	r2, r2, r7
 80059cc:	7812      	ldrb	r2, [r2, #0]
 80059ce:	701a      	strb	r2, [r3, #0]
					break;
 80059d0:	e00f      	b.n	80059f2 <HAL_TIM_PeriodElapsedCallback+0xb62>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 80059d2:	21fa      	movs	r1, #250	; 0xfa
 80059d4:	2018      	movs	r0, #24
 80059d6:	180b      	adds	r3, r1, r0
 80059d8:	19db      	adds	r3, r3, r7
 80059da:	781a      	ldrb	r2, [r3, #0]
 80059dc:	180b      	adds	r3, r1, r0
 80059de:	19db      	adds	r3, r3, r7
 80059e0:	3201      	adds	r2, #1
 80059e2:	701a      	strb	r2, [r3, #0]
 80059e4:	23fa      	movs	r3, #250	; 0xfa
 80059e6:	2218      	movs	r2, #24
 80059e8:	189b      	adds	r3, r3, r2
 80059ea:	19db      	adds	r3, r3, r7
 80059ec:	781b      	ldrb	r3, [r3, #0]
 80059ee:	2b05      	cmp	r3, #5
 80059f0:	d9cf      	bls.n	8005992 <HAL_TIM_PeriodElapsedCallback+0xb02>
				}
			}
			if (tLine != 99) {
 80059f2:	24fb      	movs	r4, #251	; 0xfb
 80059f4:	2118      	movs	r1, #24
 80059f6:	1863      	adds	r3, r4, r1
 80059f8:	19db      	adds	r3, r3, r7
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	2b63      	cmp	r3, #99	; 0x63
 80059fe:	d077      	beq.n	8005af0 <HAL_TIM_PeriodElapsedCallback+0xc60>
				isResponseOk = 1;
 8005a00:	4b57      	ldr	r3, [pc, #348]	; (8005b60 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8005a02:	2201      	movs	r2, #1
 8005a04:	701a      	strb	r2, [r3, #0]
				//to-do with that line
				char p[10];
				memset(p, 0, sizeof(p));
 8005a06:	253c      	movs	r5, #60	; 0x3c
 8005a08:	000e      	movs	r6, r1
 8005a0a:	186b      	adds	r3, r5, r1
 8005a0c:	19db      	adds	r3, r3, r7
 8005a0e:	220a      	movs	r2, #10
 8005a10:	2100      	movs	r1, #0
 8005a12:	0018      	movs	r0, r3
 8005a14:	f008 fd5d 	bl	800e4d2 <memset>
				char *myt;
				myt = responseBuffer[tLine - 2];
 8005a18:	0031      	movs	r1, r6
 8005a1a:	1863      	adds	r3, r4, r1
 8005a1c:	19db      	adds	r3, r3, r7
 8005a1e:	781b      	ldrb	r3, [r3, #0]
 8005a20:	3b02      	subs	r3, #2
 8005a22:	2232      	movs	r2, #50	; 0x32
 8005a24:	435a      	muls	r2, r3
 8005a26:	4b48      	ldr	r3, [pc, #288]	; (8005b48 <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 8005a28:	18d3      	adds	r3, r2, r3
 8005a2a:	24f4      	movs	r4, #244	; 0xf4
 8005a2c:	000e      	movs	r6, r1
 8005a2e:	19a2      	adds	r2, r4, r6
 8005a30:	19d2      	adds	r2, r2, r7
 8005a32:	6013      	str	r3, [r2, #0]
				strncpy(p, myt, 1);
 8005a34:	19a3      	adds	r3, r4, r6
 8005a36:	19db      	adds	r3, r3, r7
 8005a38:	6819      	ldr	r1, [r3, #0]
 8005a3a:	19ab      	adds	r3, r5, r6
 8005a3c:	19db      	adds	r3, r3, r7
 8005a3e:	2201      	movs	r2, #1
 8005a40:	0018      	movs	r0, r3
 8005a42:	f008 fd8a 	bl	800e55a <strncpy>
				imei[0] = (int) strtol(p, NULL, 16);
 8005a46:	19ab      	adds	r3, r5, r6
 8005a48:	19db      	adds	r3, r3, r7
 8005a4a:	2210      	movs	r2, #16
 8005a4c:	2100      	movs	r1, #0
 8005a4e:	0018      	movs	r0, r3
 8005a50:	f009 fcbe 	bl	800f3d0 <strtol>
 8005a54:	0003      	movs	r3, r0
 8005a56:	b2da      	uxtb	r2, r3
 8005a58:	4b46      	ldr	r3, [pc, #280]	; (8005b74 <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8005a5a:	701a      	strb	r2, [r3, #0]
				myt++;
 8005a5c:	19a3      	adds	r3, r4, r6
 8005a5e:	19db      	adds	r3, r3, r7
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	3301      	adds	r3, #1
 8005a64:	19a2      	adds	r2, r4, r6
 8005a66:	19d2      	adds	r2, r2, r7
 8005a68:	6013      	str	r3, [r2, #0]
				for (int i = 1; i < 8; i++) {
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	22f0      	movs	r2, #240	; 0xf0
 8005a6e:	1992      	adds	r2, r2, r6
 8005a70:	19d2      	adds	r2, r2, r7
 8005a72:	6013      	str	r3, [r2, #0]
 8005a74:	e032      	b.n	8005adc <HAL_TIM_PeriodElapsedCallback+0xc4c>
					memset(p, 0, sizeof(p));
 8005a76:	243c      	movs	r4, #60	; 0x3c
 8005a78:	2618      	movs	r6, #24
 8005a7a:	19a3      	adds	r3, r4, r6
 8005a7c:	19db      	adds	r3, r3, r7
 8005a7e:	220a      	movs	r2, #10
 8005a80:	2100      	movs	r1, #0
 8005a82:	0018      	movs	r0, r3
 8005a84:	f008 fd25 	bl	800e4d2 <memset>
					strncpy(p, myt, 2);
 8005a88:	25f4      	movs	r5, #244	; 0xf4
 8005a8a:	19ab      	adds	r3, r5, r6
 8005a8c:	19db      	adds	r3, r3, r7
 8005a8e:	6819      	ldr	r1, [r3, #0]
 8005a90:	19a3      	adds	r3, r4, r6
 8005a92:	19db      	adds	r3, r3, r7
 8005a94:	2202      	movs	r2, #2
 8005a96:	0018      	movs	r0, r3
 8005a98:	f008 fd5f 	bl	800e55a <strncpy>
					imei[i] = (int) strtol(p, NULL, 16);
 8005a9c:	19a3      	adds	r3, r4, r6
 8005a9e:	19db      	adds	r3, r3, r7
 8005aa0:	2210      	movs	r2, #16
 8005aa2:	2100      	movs	r1, #0
 8005aa4:	0018      	movs	r0, r3
 8005aa6:	f009 fc93 	bl	800f3d0 <strtol>
 8005aaa:	0003      	movs	r3, r0
 8005aac:	b2d9      	uxtb	r1, r3
 8005aae:	4a31      	ldr	r2, [pc, #196]	; (8005b74 <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8005ab0:	20f0      	movs	r0, #240	; 0xf0
 8005ab2:	0034      	movs	r4, r6
 8005ab4:	1903      	adds	r3, r0, r4
 8005ab6:	19db      	adds	r3, r3, r7
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	18d3      	adds	r3, r2, r3
 8005abc:	1c0a      	adds	r2, r1, #0
 8005abe:	701a      	strb	r2, [r3, #0]
					myt += 2;
 8005ac0:	192b      	adds	r3, r5, r4
 8005ac2:	19db      	adds	r3, r3, r7
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	3302      	adds	r3, #2
 8005ac8:	192a      	adds	r2, r5, r4
 8005aca:	19d2      	adds	r2, r2, r7
 8005acc:	6013      	str	r3, [r2, #0]
				for (int i = 1; i < 8; i++) {
 8005ace:	1903      	adds	r3, r0, r4
 8005ad0:	19db      	adds	r3, r3, r7
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	3301      	adds	r3, #1
 8005ad6:	1902      	adds	r2, r0, r4
 8005ad8:	19d2      	adds	r2, r2, r7
 8005ada:	6013      	str	r3, [r2, #0]
 8005adc:	23f0      	movs	r3, #240	; 0xf0
 8005ade:	2218      	movs	r2, #24
 8005ae0:	189b      	adds	r3, r3, r2
 8005ae2:	19db      	adds	r3, r3, r7
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	2b07      	cmp	r3, #7
 8005ae8:	ddc5      	ble.n	8005a76 <HAL_TIM_PeriodElapsedCallback+0xbe6>
				}
				clearit();
 8005aea:	f000 febf 	bl	800686c <clearit>
 8005aee:	e115      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>

			} else {
				resTimeout--;
 8005af0:	4b1c      	ldr	r3, [pc, #112]	; (8005b64 <HAL_TIM_PeriodElapsedCallback+0xcd4>)
 8005af2:	881b      	ldrh	r3, [r3, #0]
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	3b01      	subs	r3, #1
 8005af8:	b29a      	uxth	r2, r3
 8005afa:	4b1a      	ldr	r3, [pc, #104]	; (8005b64 <HAL_TIM_PeriodElapsedCallback+0xcd4>)
 8005afc:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 8005afe:	4b19      	ldr	r3, [pc, #100]	; (8005b64 <HAL_TIM_PeriodElapsedCallback+0xcd4>)
 8005b00:	881b      	ldrh	r3, [r3, #0]
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d000      	beq.n	8005b0a <HAL_TIM_PeriodElapsedCallback+0xc7a>
 8005b08:	e108      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
					if (!recResponse) {
 8005b0a:	4b17      	ldr	r3, [pc, #92]	; (8005b68 <HAL_TIM_PeriodElapsedCallback+0xcd8>)
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d101      	bne.n	8005b18 <HAL_TIM_PeriodElapsedCallback+0xc88>
						rebootsystem();
 8005b14:	f000 fbac 	bl	8006270 <rebootsystem>
					}
					isResponseOk = 0;
 8005b18:	4b11      	ldr	r3, [pc, #68]	; (8005b60 <HAL_TIM_PeriodElapsedCallback+0xcd0>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	701a      	strb	r2, [r3, #0]
					clearit();
 8005b1e:	f000 fea5 	bl	800686c <clearit>
 8005b22:	e0fb      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>

				}
			}
		} else if (commandCase == 5) {
 8005b24:	4b11      	ldr	r3, [pc, #68]	; (8005b6c <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	2b05      	cmp	r3, #5
 8005b2c:	d000      	beq.n	8005b30 <HAL_TIM_PeriodElapsedCallback+0xca0>
 8005b2e:	e0f5      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
			//tcp open case
			uint8_t tLine = 99;
 8005b30:	23ef      	movs	r3, #239	; 0xef
 8005b32:	2118      	movs	r1, #24
 8005b34:	185b      	adds	r3, r3, r1
 8005b36:	19db      	adds	r3, r3, r7
 8005b38:	2263      	movs	r2, #99	; 0x63
 8005b3a:	701a      	strb	r2, [r3, #0]
			char *ptr;
			char *ptr2;
			char *ptr3;
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005b3c:	23ee      	movs	r3, #238	; 0xee
 8005b3e:	185b      	adds	r3, r3, r1
 8005b40:	19db      	adds	r3, r3, r7
 8005b42:	2200      	movs	r2, #0
 8005b44:	701a      	strb	r2, [r3, #0]
 8005b46:	e09e      	b.n	8005c86 <HAL_TIM_PeriodElapsedCallback+0xdf6>
 8005b48:	20000718 	.word	0x20000718
 8005b4c:	080129d4 	.word	0x080129d4
 8005b50:	080129e0 	.word	0x080129e0
 8005b54:	080129ec 	.word	0x080129ec
 8005b58:	080129f8 	.word	0x080129f8
 8005b5c:	20000d3b 	.word	0x20000d3b
 8005b60:	20000850 	.word	0x20000850
 8005b64:	2000084c 	.word	0x2000084c
 8005b68:	20000851 	.word	0x20000851
 8005b6c:	2000084f 	.word	0x2000084f
 8005b70:	080129c0 	.word	0x080129c0
 8005b74:	20000854 	.word	0x20000854
				ptr = strstr(responseBuffer[i], "ALREADY CONNECT"); //todo check wether in data mode or not
 8005b78:	24ee      	movs	r4, #238	; 0xee
 8005b7a:	2618      	movs	r6, #24
 8005b7c:	19a3      	adds	r3, r4, r6
 8005b7e:	19db      	adds	r3, r3, r7
 8005b80:	781b      	ldrb	r3, [r3, #0]
 8005b82:	2232      	movs	r2, #50	; 0x32
 8005b84:	435a      	muls	r2, r3
 8005b86:	4bd5      	ldr	r3, [pc, #852]	; (8005edc <HAL_TIM_PeriodElapsedCallback+0x104c>)
 8005b88:	18d3      	adds	r3, r2, r3
 8005b8a:	4ad5      	ldr	r2, [pc, #852]	; (8005ee0 <HAL_TIM_PeriodElapsedCallback+0x1050>)
 8005b8c:	0011      	movs	r1, r2
 8005b8e:	0018      	movs	r0, r3
 8005b90:	f008 fcf7 	bl	800e582 <strstr>
 8005b94:	0003      	movs	r3, r0
 8005b96:	25a4      	movs	r5, #164	; 0xa4
 8005b98:	19aa      	adds	r2, r5, r6
 8005b9a:	19d2      	adds	r2, r2, r7
 8005b9c:	6013      	str	r3, [r2, #0]
				ptr2 = strstr(responseBuffer[i], "CONNECT FAIL");
 8005b9e:	19a3      	adds	r3, r4, r6
 8005ba0:	19db      	adds	r3, r3, r7
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	2232      	movs	r2, #50	; 0x32
 8005ba6:	435a      	muls	r2, r3
 8005ba8:	4bcc      	ldr	r3, [pc, #816]	; (8005edc <HAL_TIM_PeriodElapsedCallback+0x104c>)
 8005baa:	18d3      	adds	r3, r2, r3
 8005bac:	4acd      	ldr	r2, [pc, #820]	; (8005ee4 <HAL_TIM_PeriodElapsedCallback+0x1054>)
 8005bae:	0011      	movs	r1, r2
 8005bb0:	0018      	movs	r0, r3
 8005bb2:	f008 fce6 	bl	800e582 <strstr>
 8005bb6:	0003      	movs	r3, r0
 8005bb8:	22a0      	movs	r2, #160	; 0xa0
 8005bba:	1992      	adds	r2, r2, r6
 8005bbc:	19d2      	adds	r2, r2, r7
 8005bbe:	6013      	str	r3, [r2, #0]
				ptr3 = strstr(responseBuffer[i], "CONNECT");
 8005bc0:	19a3      	adds	r3, r4, r6
 8005bc2:	19db      	adds	r3, r3, r7
 8005bc4:	781b      	ldrb	r3, [r3, #0]
 8005bc6:	2232      	movs	r2, #50	; 0x32
 8005bc8:	435a      	muls	r2, r3
 8005bca:	4bc4      	ldr	r3, [pc, #784]	; (8005edc <HAL_TIM_PeriodElapsedCallback+0x104c>)
 8005bcc:	18d3      	adds	r3, r2, r3
 8005bce:	4ac6      	ldr	r2, [pc, #792]	; (8005ee8 <HAL_TIM_PeriodElapsedCallback+0x1058>)
 8005bd0:	0011      	movs	r1, r2
 8005bd2:	0018      	movs	r0, r3
 8005bd4:	f008 fcd5 	bl	800e582 <strstr>
 8005bd8:	0003      	movs	r3, r0
 8005bda:	229c      	movs	r2, #156	; 0x9c
 8005bdc:	0031      	movs	r1, r6
 8005bde:	1852      	adds	r2, r2, r1
 8005be0:	19d2      	adds	r2, r2, r7
 8005be2:	6013      	str	r3, [r2, #0]

				if (ptr != NULL) {
 8005be4:	186b      	adds	r3, r5, r1
 8005be6:	19db      	adds	r3, r3, r7
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d010      	beq.n	8005c10 <HAL_TIM_PeriodElapsedCallback+0xd80>
					tLine = i;
 8005bee:	23ef      	movs	r3, #239	; 0xef
 8005bf0:	185b      	adds	r3, r3, r1
 8005bf2:	19db      	adds	r3, r3, r7
 8005bf4:	1862      	adds	r2, r4, r1
 8005bf6:	19d2      	adds	r2, r2, r7
 8005bf8:	7812      	ldrb	r2, [r2, #0]
 8005bfa:	701a      	strb	r2, [r3, #0]
					tResponse = 'G';
 8005bfc:	2308      	movs	r3, #8
 8005bfe:	33ff      	adds	r3, #255	; 0xff
 8005c00:	185b      	adds	r3, r3, r1
 8005c02:	19db      	adds	r3, r3, r7
 8005c04:	2247      	movs	r2, #71	; 0x47
 8005c06:	701a      	strb	r2, [r3, #0]
					isDataMode = 0;
 8005c08:	4bb8      	ldr	r3, [pc, #736]	; (8005eec <HAL_TIM_PeriodElapsedCallback+0x105c>)
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	701a      	strb	r2, [r3, #0]
					break;
 8005c0e:	e042      	b.n	8005c96 <HAL_TIM_PeriodElapsedCallback+0xe06>
				} else if (ptr2 != NULL) {
 8005c10:	23a0      	movs	r3, #160	; 0xa0
 8005c12:	2118      	movs	r1, #24
 8005c14:	185b      	adds	r3, r3, r1
 8005c16:	19db      	adds	r3, r3, r7
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d011      	beq.n	8005c42 <HAL_TIM_PeriodElapsedCallback+0xdb2>
					tLine = i;
 8005c1e:	23ef      	movs	r3, #239	; 0xef
 8005c20:	185b      	adds	r3, r3, r1
 8005c22:	19db      	adds	r3, r3, r7
 8005c24:	22ee      	movs	r2, #238	; 0xee
 8005c26:	1852      	adds	r2, r2, r1
 8005c28:	19d2      	adds	r2, r2, r7
 8005c2a:	7812      	ldrb	r2, [r2, #0]
 8005c2c:	701a      	strb	r2, [r3, #0]
					tResponse = 'B';
 8005c2e:	2308      	movs	r3, #8
 8005c30:	33ff      	adds	r3, #255	; 0xff
 8005c32:	185b      	adds	r3, r3, r1
 8005c34:	19db      	adds	r3, r3, r7
 8005c36:	2242      	movs	r2, #66	; 0x42
 8005c38:	701a      	strb	r2, [r3, #0]
					isDataMode = 0;
 8005c3a:	4bac      	ldr	r3, [pc, #688]	; (8005eec <HAL_TIM_PeriodElapsedCallback+0x105c>)
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	701a      	strb	r2, [r3, #0]
					break;
 8005c40:	e029      	b.n	8005c96 <HAL_TIM_PeriodElapsedCallback+0xe06>
				} else if (ptr3 != NULL) {
 8005c42:	239c      	movs	r3, #156	; 0x9c
 8005c44:	2118      	movs	r1, #24
 8005c46:	185b      	adds	r3, r3, r1
 8005c48:	19db      	adds	r3, r3, r7
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d011      	beq.n	8005c74 <HAL_TIM_PeriodElapsedCallback+0xde4>
					tLine = i;
 8005c50:	23ef      	movs	r3, #239	; 0xef
 8005c52:	185b      	adds	r3, r3, r1
 8005c54:	19db      	adds	r3, r3, r7
 8005c56:	22ee      	movs	r2, #238	; 0xee
 8005c58:	1852      	adds	r2, r2, r1
 8005c5a:	19d2      	adds	r2, r2, r7
 8005c5c:	7812      	ldrb	r2, [r2, #0]
 8005c5e:	701a      	strb	r2, [r3, #0]
					tResponse = 'G';
 8005c60:	2308      	movs	r3, #8
 8005c62:	33ff      	adds	r3, #255	; 0xff
 8005c64:	185b      	adds	r3, r3, r1
 8005c66:	19db      	adds	r3, r3, r7
 8005c68:	2247      	movs	r2, #71	; 0x47
 8005c6a:	701a      	strb	r2, [r3, #0]
					isDataMode = 1;
 8005c6c:	4b9f      	ldr	r3, [pc, #636]	; (8005eec <HAL_TIM_PeriodElapsedCallback+0x105c>)
 8005c6e:	2201      	movs	r2, #1
 8005c70:	701a      	strb	r2, [r3, #0]
					break;
 8005c72:	e010      	b.n	8005c96 <HAL_TIM_PeriodElapsedCallback+0xe06>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005c74:	21ee      	movs	r1, #238	; 0xee
 8005c76:	2018      	movs	r0, #24
 8005c78:	180b      	adds	r3, r1, r0
 8005c7a:	19db      	adds	r3, r3, r7
 8005c7c:	781a      	ldrb	r2, [r3, #0]
 8005c7e:	180b      	adds	r3, r1, r0
 8005c80:	19db      	adds	r3, r3, r7
 8005c82:	3201      	adds	r2, #1
 8005c84:	701a      	strb	r2, [r3, #0]
 8005c86:	23ee      	movs	r3, #238	; 0xee
 8005c88:	2218      	movs	r2, #24
 8005c8a:	189b      	adds	r3, r3, r2
 8005c8c:	19db      	adds	r3, r3, r7
 8005c8e:	781b      	ldrb	r3, [r3, #0]
 8005c90:	2b05      	cmp	r3, #5
 8005c92:	d800      	bhi.n	8005c96 <HAL_TIM_PeriodElapsedCallback+0xe06>
 8005c94:	e770      	b.n	8005b78 <HAL_TIM_PeriodElapsedCallback+0xce8>
				}
			}
			if (tLine != 99) {
 8005c96:	23ef      	movs	r3, #239	; 0xef
 8005c98:	2218      	movs	r2, #24
 8005c9a:	189b      	adds	r3, r3, r2
 8005c9c:	19db      	adds	r3, r3, r7
 8005c9e:	781b      	ldrb	r3, [r3, #0]
 8005ca0:	2b63      	cmp	r3, #99	; 0x63
 8005ca2:	d023      	beq.n	8005cec <HAL_TIM_PeriodElapsedCallback+0xe5c>
				if (tResponse == 'G') {
 8005ca4:	2308      	movs	r3, #8
 8005ca6:	33ff      	adds	r3, #255	; 0xff
 8005ca8:	189b      	adds	r3, r3, r2
 8005caa:	19db      	adds	r3, r3, r7
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	2b47      	cmp	r3, #71	; 0x47
 8005cb0:	d10b      	bne.n	8005cca <HAL_TIM_PeriodElapsedCallback+0xe3a>
					isResponseOk = 1;
 8005cb2:	4b8f      	ldr	r3, [pc, #572]	; (8005ef0 <HAL_TIM_PeriodElapsedCallback+0x1060>)
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	701a      	strb	r2, [r3, #0]
					//to-do with that line
					clearit();
 8005cb8:	f000 fdd8 	bl	800686c <clearit>
					isTcpOpen = 1;
 8005cbc:	4b8d      	ldr	r3, [pc, #564]	; (8005ef4 <HAL_TIM_PeriodElapsedCallback+0x1064>)
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	701a      	strb	r2, [r3, #0]
					isDataMode = 1;
 8005cc2:	4b8a      	ldr	r3, [pc, #552]	; (8005eec <HAL_TIM_PeriodElapsedCallback+0x105c>)
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	701a      	strb	r2, [r3, #0]
 8005cc8:	e028      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>

				} else if (tResponse == 'B') {
 8005cca:	2308      	movs	r3, #8
 8005ccc:	33ff      	adds	r3, #255	; 0xff
 8005cce:	2218      	movs	r2, #24
 8005cd0:	189b      	adds	r3, r3, r2
 8005cd2:	19db      	adds	r3, r3, r7
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	2b42      	cmp	r3, #66	; 0x42
 8005cd8:	d120      	bne.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
					isResponseOk = 0;
 8005cda:	4b85      	ldr	r3, [pc, #532]	; (8005ef0 <HAL_TIM_PeriodElapsedCallback+0x1060>)
 8005cdc:	2200      	movs	r2, #0
 8005cde:	701a      	strb	r2, [r3, #0]
					clearit();
 8005ce0:	f000 fdc4 	bl	800686c <clearit>
					isTcpOpen = 0;
 8005ce4:	4b83      	ldr	r3, [pc, #524]	; (8005ef4 <HAL_TIM_PeriodElapsedCallback+0x1064>)
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	701a      	strb	r2, [r3, #0]
 8005cea:	e017      	b.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
				}
			} else {
				resTimeout--;
 8005cec:	4b82      	ldr	r3, [pc, #520]	; (8005ef8 <HAL_TIM_PeriodElapsedCallback+0x1068>)
 8005cee:	881b      	ldrh	r3, [r3, #0]
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	3b01      	subs	r3, #1
 8005cf4:	b29a      	uxth	r2, r3
 8005cf6:	4b80      	ldr	r3, [pc, #512]	; (8005ef8 <HAL_TIM_PeriodElapsedCallback+0x1068>)
 8005cf8:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 8005cfa:	4b7f      	ldr	r3, [pc, #508]	; (8005ef8 <HAL_TIM_PeriodElapsedCallback+0x1068>)
 8005cfc:	881b      	ldrh	r3, [r3, #0]
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d10b      	bne.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0xe8c>
					if (!recResponse) {
 8005d04:	4b7d      	ldr	r3, [pc, #500]	; (8005efc <HAL_TIM_PeriodElapsedCallback+0x106c>)
 8005d06:	781b      	ldrb	r3, [r3, #0]
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d101      	bne.n	8005d12 <HAL_TIM_PeriodElapsedCallback+0xe82>
						rebootsystem();
 8005d0e:	f000 faaf 	bl	8006270 <rebootsystem>
					}
					clearit();
 8005d12:	f000 fdab 	bl	800686c <clearit>
					isResponseOk = 0;
 8005d16:	4b76      	ldr	r3, [pc, #472]	; (8005ef0 <HAL_TIM_PeriodElapsedCallback+0x1060>)
 8005d18:	2200      	movs	r2, #0
 8005d1a:	701a      	strb	r2, [r3, #0]

				}
			}
		}
		if (commandCase == 6) {
 8005d1c:	4b78      	ldr	r3, [pc, #480]	; (8005f00 <HAL_TIM_PeriodElapsedCallback+0x1070>)
 8005d1e:	781b      	ldrb	r3, [r3, #0]
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b06      	cmp	r3, #6
 8005d24:	d000      	beq.n	8005d28 <HAL_TIM_PeriodElapsedCallback+0xe98>
 8005d26:	e0c6      	b.n	8005eb6 <HAL_TIM_PeriodElapsedCallback+0x1026>
			uint8_t tLine = 99;
 8005d28:	23ed      	movs	r3, #237	; 0xed
 8005d2a:	2118      	movs	r1, #24
 8005d2c:	185b      	adds	r3, r3, r1
 8005d2e:	19db      	adds	r3, r3, r7
 8005d30:	2263      	movs	r2, #99	; 0x63
 8005d32:	701a      	strb	r2, [r3, #0]
			char *ptr;
			char *ptr2;
			char *ptr3;

			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005d34:	23ec      	movs	r3, #236	; 0xec
 8005d36:	185b      	adds	r3, r3, r1
 8005d38:	19db      	adds	r3, r3, r7
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	701a      	strb	r2, [r3, #0]
 8005d3e:	e076      	b.n	8005e2e <HAL_TIM_PeriodElapsedCallback+0xf9e>
				ptr = strstr(responseBuffer[i], "NO CARRIER");
 8005d40:	24ec      	movs	r4, #236	; 0xec
 8005d42:	2518      	movs	r5, #24
 8005d44:	1963      	adds	r3, r4, r5
 8005d46:	19db      	adds	r3, r3, r7
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	2232      	movs	r2, #50	; 0x32
 8005d4c:	435a      	muls	r2, r3
 8005d4e:	4b63      	ldr	r3, [pc, #396]	; (8005edc <HAL_TIM_PeriodElapsedCallback+0x104c>)
 8005d50:	18d3      	adds	r3, r2, r3
 8005d52:	4a6c      	ldr	r2, [pc, #432]	; (8005f04 <HAL_TIM_PeriodElapsedCallback+0x1074>)
 8005d54:	0011      	movs	r1, r2
 8005d56:	0018      	movs	r0, r3
 8005d58:	f008 fc13 	bl	800e582 <strstr>
 8005d5c:	0003      	movs	r3, r0
 8005d5e:	2688      	movs	r6, #136	; 0x88
 8005d60:	19ba      	adds	r2, r7, r6
 8005d62:	6013      	str	r3, [r2, #0]
				ptr2 = strstr(responseBuffer[i], "ERROR");
 8005d64:	1963      	adds	r3, r4, r5
 8005d66:	19db      	adds	r3, r3, r7
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	2232      	movs	r2, #50	; 0x32
 8005d6c:	435a      	muls	r2, r3
 8005d6e:	4b5b      	ldr	r3, [pc, #364]	; (8005edc <HAL_TIM_PeriodElapsedCallback+0x104c>)
 8005d70:	18d3      	adds	r3, r2, r3
 8005d72:	4a65      	ldr	r2, [pc, #404]	; (8005f08 <HAL_TIM_PeriodElapsedCallback+0x1078>)
 8005d74:	0011      	movs	r1, r2
 8005d76:	0018      	movs	r0, r3
 8005d78:	f008 fc03 	bl	800e582 <strstr>
 8005d7c:	0003      	movs	r3, r0
 8005d7e:	2284      	movs	r2, #132	; 0x84
 8005d80:	18ba      	adds	r2, r7, r2
 8005d82:	6013      	str	r3, [r2, #0]
				ptr3 = strstr(responseBuffer[i], "CONNECT");
 8005d84:	1963      	adds	r3, r4, r5
 8005d86:	19db      	adds	r3, r3, r7
 8005d88:	781b      	ldrb	r3, [r3, #0]
 8005d8a:	2232      	movs	r2, #50	; 0x32
 8005d8c:	435a      	muls	r2, r3
 8005d8e:	4b53      	ldr	r3, [pc, #332]	; (8005edc <HAL_TIM_PeriodElapsedCallback+0x104c>)
 8005d90:	18d3      	adds	r3, r2, r3
 8005d92:	4a55      	ldr	r2, [pc, #340]	; (8005ee8 <HAL_TIM_PeriodElapsedCallback+0x1058>)
 8005d94:	0011      	movs	r1, r2
 8005d96:	0018      	movs	r0, r3
 8005d98:	f008 fbf3 	bl	800e582 <strstr>
 8005d9c:	0003      	movs	r3, r0
 8005d9e:	2280      	movs	r2, #128	; 0x80
 8005da0:	18ba      	adds	r2, r7, r2
 8005da2:	6013      	str	r3, [r2, #0]

				if (ptr != NULL) {
 8005da4:	19bb      	adds	r3, r7, r6
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d00d      	beq.n	8005dc8 <HAL_TIM_PeriodElapsedCallback+0xf38>
					tLine = i;
 8005dac:	23ed      	movs	r3, #237	; 0xed
 8005dae:	195b      	adds	r3, r3, r5
 8005db0:	19db      	adds	r3, r3, r7
 8005db2:	1962      	adds	r2, r4, r5
 8005db4:	19d2      	adds	r2, r2, r7
 8005db6:	7812      	ldrb	r2, [r2, #0]
 8005db8:	701a      	strb	r2, [r3, #0]
					tResponse = 'B';
 8005dba:	2308      	movs	r3, #8
 8005dbc:	33ff      	adds	r3, #255	; 0xff
 8005dbe:	195b      	adds	r3, r3, r5
 8005dc0:	19db      	adds	r3, r3, r7
 8005dc2:	2242      	movs	r2, #66	; 0x42
 8005dc4:	701a      	strb	r2, [r3, #0]
					break;
 8005dc6:	e039      	b.n	8005e3c <HAL_TIM_PeriodElapsedCallback+0xfac>
				}
				if (ptr2 != NULL) {
 8005dc8:	2384      	movs	r3, #132	; 0x84
 8005dca:	18fb      	adds	r3, r7, r3
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00f      	beq.n	8005df2 <HAL_TIM_PeriodElapsedCallback+0xf62>
					tLine = i;
 8005dd2:	23ed      	movs	r3, #237	; 0xed
 8005dd4:	2118      	movs	r1, #24
 8005dd6:	185b      	adds	r3, r3, r1
 8005dd8:	19db      	adds	r3, r3, r7
 8005dda:	22ec      	movs	r2, #236	; 0xec
 8005ddc:	1852      	adds	r2, r2, r1
 8005dde:	19d2      	adds	r2, r2, r7
 8005de0:	7812      	ldrb	r2, [r2, #0]
 8005de2:	701a      	strb	r2, [r3, #0]
					tResponse = 'B';
 8005de4:	2308      	movs	r3, #8
 8005de6:	33ff      	adds	r3, #255	; 0xff
 8005de8:	185b      	adds	r3, r3, r1
 8005dea:	19db      	adds	r3, r3, r7
 8005dec:	2242      	movs	r2, #66	; 0x42
 8005dee:	701a      	strb	r2, [r3, #0]
					break;
 8005df0:	e024      	b.n	8005e3c <HAL_TIM_PeriodElapsedCallback+0xfac>
				}
				if (ptr3 != NULL) {
 8005df2:	2380      	movs	r3, #128	; 0x80
 8005df4:	18fb      	adds	r3, r7, r3
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d00f      	beq.n	8005e1c <HAL_TIM_PeriodElapsedCallback+0xf8c>
					tLine = i;
 8005dfc:	23ed      	movs	r3, #237	; 0xed
 8005dfe:	2118      	movs	r1, #24
 8005e00:	185b      	adds	r3, r3, r1
 8005e02:	19db      	adds	r3, r3, r7
 8005e04:	22ec      	movs	r2, #236	; 0xec
 8005e06:	1852      	adds	r2, r2, r1
 8005e08:	19d2      	adds	r2, r2, r7
 8005e0a:	7812      	ldrb	r2, [r2, #0]
 8005e0c:	701a      	strb	r2, [r3, #0]
					tResponse = 'G';
 8005e0e:	2308      	movs	r3, #8
 8005e10:	33ff      	adds	r3, #255	; 0xff
 8005e12:	185b      	adds	r3, r3, r1
 8005e14:	19db      	adds	r3, r3, r7
 8005e16:	2247      	movs	r2, #71	; 0x47
 8005e18:	701a      	strb	r2, [r3, #0]
					break;
 8005e1a:	e00f      	b.n	8005e3c <HAL_TIM_PeriodElapsedCallback+0xfac>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005e1c:	21ec      	movs	r1, #236	; 0xec
 8005e1e:	2018      	movs	r0, #24
 8005e20:	180b      	adds	r3, r1, r0
 8005e22:	19db      	adds	r3, r3, r7
 8005e24:	781a      	ldrb	r2, [r3, #0]
 8005e26:	180b      	adds	r3, r1, r0
 8005e28:	19db      	adds	r3, r3, r7
 8005e2a:	3201      	adds	r2, #1
 8005e2c:	701a      	strb	r2, [r3, #0]
 8005e2e:	23ec      	movs	r3, #236	; 0xec
 8005e30:	2218      	movs	r2, #24
 8005e32:	189b      	adds	r3, r3, r2
 8005e34:	19db      	adds	r3, r3, r7
 8005e36:	781b      	ldrb	r3, [r3, #0]
 8005e38:	2b05      	cmp	r3, #5
 8005e3a:	d981      	bls.n	8005d40 <HAL_TIM_PeriodElapsedCallback+0xeb0>
				}
			}
			if (tLine != 99) {
 8005e3c:	23ed      	movs	r3, #237	; 0xed
 8005e3e:	2218      	movs	r2, #24
 8005e40:	189b      	adds	r3, r3, r2
 8005e42:	19db      	adds	r3, r3, r7
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	2b63      	cmp	r3, #99	; 0x63
 8005e48:	d01b      	beq.n	8005e82 <HAL_TIM_PeriodElapsedCallback+0xff2>
				if (tResponse == 'G') {
 8005e4a:	2308      	movs	r3, #8
 8005e4c:	33ff      	adds	r3, #255	; 0xff
 8005e4e:	189b      	adds	r3, r3, r2
 8005e50:	19db      	adds	r3, r3, r7
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	2b47      	cmp	r3, #71	; 0x47
 8005e56:	d105      	bne.n	8005e64 <HAL_TIM_PeriodElapsedCallback+0xfd4>
					isResponseOk = 1;
 8005e58:	4b25      	ldr	r3, [pc, #148]	; (8005ef0 <HAL_TIM_PeriodElapsedCallback+0x1060>)
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	701a      	strb	r2, [r3, #0]
					//to-do with that line
					clearit();
 8005e5e:	f000 fd05 	bl	800686c <clearit>
		nmeaLC = 0;
		nmeaCC = 0;
		HAL_UART_Receive_IT(&GNSS_PORT, GNSS_BUFFER, 1);
		HAL_UART_Receive_IT(&GNSS_PORT, GNSS_BUFFER, 1);
	}
}
 8005e62:	e1c8      	b.n	80061f6 <HAL_TIM_PeriodElapsedCallback+0x1366>
				} else if (tResponse == 'B') {
 8005e64:	2308      	movs	r3, #8
 8005e66:	33ff      	adds	r3, #255	; 0xff
 8005e68:	2218      	movs	r2, #24
 8005e6a:	189b      	adds	r3, r3, r2
 8005e6c:	19db      	adds	r3, r3, r7
 8005e6e:	781b      	ldrb	r3, [r3, #0]
 8005e70:	2b42      	cmp	r3, #66	; 0x42
 8005e72:	d000      	beq.n	8005e76 <HAL_TIM_PeriodElapsedCallback+0xfe6>
 8005e74:	e1bf      	b.n	80061f6 <HAL_TIM_PeriodElapsedCallback+0x1366>
					isResponseOk = 0;
 8005e76:	4b1e      	ldr	r3, [pc, #120]	; (8005ef0 <HAL_TIM_PeriodElapsedCallback+0x1060>)
 8005e78:	2200      	movs	r2, #0
 8005e7a:	701a      	strb	r2, [r3, #0]
					clearit();
 8005e7c:	f000 fcf6 	bl	800686c <clearit>
}
 8005e80:	e1b9      	b.n	80061f6 <HAL_TIM_PeriodElapsedCallback+0x1366>
				resTimeout--;
 8005e82:	4b1d      	ldr	r3, [pc, #116]	; (8005ef8 <HAL_TIM_PeriodElapsedCallback+0x1068>)
 8005e84:	881b      	ldrh	r3, [r3, #0]
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	3b01      	subs	r3, #1
 8005e8a:	b29a      	uxth	r2, r3
 8005e8c:	4b1a      	ldr	r3, [pc, #104]	; (8005ef8 <HAL_TIM_PeriodElapsedCallback+0x1068>)
 8005e8e:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 8005e90:	4b19      	ldr	r3, [pc, #100]	; (8005ef8 <HAL_TIM_PeriodElapsedCallback+0x1068>)
 8005e92:	881b      	ldrh	r3, [r3, #0]
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d000      	beq.n	8005e9c <HAL_TIM_PeriodElapsedCallback+0x100c>
 8005e9a:	e1ac      	b.n	80061f6 <HAL_TIM_PeriodElapsedCallback+0x1366>
					if (!recResponse) {
 8005e9c:	4b17      	ldr	r3, [pc, #92]	; (8005efc <HAL_TIM_PeriodElapsedCallback+0x106c>)
 8005e9e:	781b      	ldrb	r3, [r3, #0]
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d101      	bne.n	8005eaa <HAL_TIM_PeriodElapsedCallback+0x101a>
						rebootsystem();
 8005ea6:	f000 f9e3 	bl	8006270 <rebootsystem>
					clearit();
 8005eaa:	f000 fcdf 	bl	800686c <clearit>
					isResponseOk = 0;
 8005eae:	4b10      	ldr	r3, [pc, #64]	; (8005ef0 <HAL_TIM_PeriodElapsedCallback+0x1060>)
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	701a      	strb	r2, [r3, #0]
}
 8005eb4:	e19f      	b.n	80061f6 <HAL_TIM_PeriodElapsedCallback+0x1366>
		} else if (commandCase == 7) { //cmgs response check
 8005eb6:	4b12      	ldr	r3, [pc, #72]	; (8005f00 <HAL_TIM_PeriodElapsedCallback+0x1070>)
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	2b07      	cmp	r3, #7
 8005ebe:	d000      	beq.n	8005ec2 <HAL_TIM_PeriodElapsedCallback+0x1032>
 8005ec0:	e199      	b.n	80061f6 <HAL_TIM_PeriodElapsedCallback+0x1366>
			uint8_t tLine = 99;
 8005ec2:	23eb      	movs	r3, #235	; 0xeb
 8005ec4:	2118      	movs	r1, #24
 8005ec6:	185b      	adds	r3, r3, r1
 8005ec8:	19db      	adds	r3, r3, r7
 8005eca:	2263      	movs	r2, #99	; 0x63
 8005ecc:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005ece:	23ea      	movs	r3, #234	; 0xea
 8005ed0:	185b      	adds	r3, r3, r1
 8005ed2:	19db      	adds	r3, r3, r7
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	701a      	strb	r2, [r3, #0]
 8005ed8:	e06a      	b.n	8005fb0 <HAL_TIM_PeriodElapsedCallback+0x1120>
 8005eda:	46c0      	nop			; (mov r8, r8)
 8005edc:	20000718 	.word	0x20000718
 8005ee0:	08012a04 	.word	0x08012a04
 8005ee4:	08012a14 	.word	0x08012a14
 8005ee8:	08012a24 	.word	0x08012a24
 8005eec:	2000084a 	.word	0x2000084a
 8005ef0:	20000850 	.word	0x20000850
 8005ef4:	20000d3a 	.word	0x20000d3a
 8005ef8:	2000084c 	.word	0x2000084c
 8005efc:	20000851 	.word	0x20000851
 8005f00:	2000084f 	.word	0x2000084f
 8005f04:	08012a2c 	.word	0x08012a2c
 8005f08:	080129c4 	.word	0x080129c4
				ptr = strstr(responseBuffer[i], "+CMGS:");
 8005f0c:	24ea      	movs	r4, #234	; 0xea
 8005f0e:	2518      	movs	r5, #24
 8005f10:	1963      	adds	r3, r4, r5
 8005f12:	19db      	adds	r3, r3, r7
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	2232      	movs	r2, #50	; 0x32
 8005f18:	435a      	muls	r2, r3
 8005f1a:	4bba      	ldr	r3, [pc, #744]	; (8006204 <HAL_TIM_PeriodElapsedCallback+0x1374>)
 8005f1c:	18d3      	adds	r3, r2, r3
 8005f1e:	4aba      	ldr	r2, [pc, #744]	; (8006208 <HAL_TIM_PeriodElapsedCallback+0x1378>)
 8005f20:	0011      	movs	r1, r2
 8005f22:	0018      	movs	r0, r3
 8005f24:	f008 fb2d 	bl	800e582 <strstr>
 8005f28:	0003      	movs	r3, r0
 8005f2a:	2690      	movs	r6, #144	; 0x90
 8005f2c:	19ba      	adds	r2, r7, r6
 8005f2e:	6013      	str	r3, [r2, #0]
				ptr2 = strstr(responseBuffer[i], "ERROR");
 8005f30:	1963      	adds	r3, r4, r5
 8005f32:	19db      	adds	r3, r3, r7
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	2232      	movs	r2, #50	; 0x32
 8005f38:	435a      	muls	r2, r3
 8005f3a:	4bb2      	ldr	r3, [pc, #712]	; (8006204 <HAL_TIM_PeriodElapsedCallback+0x1374>)
 8005f3c:	18d3      	adds	r3, r2, r3
 8005f3e:	4ab3      	ldr	r2, [pc, #716]	; (800620c <HAL_TIM_PeriodElapsedCallback+0x137c>)
 8005f40:	0011      	movs	r1, r2
 8005f42:	0018      	movs	r0, r3
 8005f44:	f008 fb1d 	bl	800e582 <strstr>
 8005f48:	0003      	movs	r3, r0
 8005f4a:	228c      	movs	r2, #140	; 0x8c
 8005f4c:	18ba      	adds	r2, r7, r2
 8005f4e:	6013      	str	r3, [r2, #0]
				if (ptr != NULL) {
 8005f50:	19bb      	adds	r3, r7, r6
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d00d      	beq.n	8005f74 <HAL_TIM_PeriodElapsedCallback+0x10e4>
					tLine = i;
 8005f58:	23eb      	movs	r3, #235	; 0xeb
 8005f5a:	195b      	adds	r3, r3, r5
 8005f5c:	19db      	adds	r3, r3, r7
 8005f5e:	1962      	adds	r2, r4, r5
 8005f60:	19d2      	adds	r2, r2, r7
 8005f62:	7812      	ldrb	r2, [r2, #0]
 8005f64:	701a      	strb	r2, [r3, #0]
					tResponse = 'G';
 8005f66:	2308      	movs	r3, #8
 8005f68:	33ff      	adds	r3, #255	; 0xff
 8005f6a:	195b      	adds	r3, r3, r5
 8005f6c:	19db      	adds	r3, r3, r7
 8005f6e:	2247      	movs	r2, #71	; 0x47
 8005f70:	701a      	strb	r2, [r3, #0]
					break;
 8005f72:	e024      	b.n	8005fbe <HAL_TIM_PeriodElapsedCallback+0x112e>
				if (ptr2 != NULL) {
 8005f74:	238c      	movs	r3, #140	; 0x8c
 8005f76:	18fb      	adds	r3, r7, r3
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00f      	beq.n	8005f9e <HAL_TIM_PeriodElapsedCallback+0x110e>
					tLine = i;
 8005f7e:	23eb      	movs	r3, #235	; 0xeb
 8005f80:	2118      	movs	r1, #24
 8005f82:	185b      	adds	r3, r3, r1
 8005f84:	19db      	adds	r3, r3, r7
 8005f86:	22ea      	movs	r2, #234	; 0xea
 8005f88:	1852      	adds	r2, r2, r1
 8005f8a:	19d2      	adds	r2, r2, r7
 8005f8c:	7812      	ldrb	r2, [r2, #0]
 8005f8e:	701a      	strb	r2, [r3, #0]
					tResponse = 'B';
 8005f90:	2308      	movs	r3, #8
 8005f92:	33ff      	adds	r3, #255	; 0xff
 8005f94:	185b      	adds	r3, r3, r1
 8005f96:	19db      	adds	r3, r3, r7
 8005f98:	2242      	movs	r2, #66	; 0x42
 8005f9a:	701a      	strb	r2, [r3, #0]
					break;
 8005f9c:	e00f      	b.n	8005fbe <HAL_TIM_PeriodElapsedCallback+0x112e>
			for (uint8_t i = 0; i < RESPONSE_MAX_LINE; i++) {
 8005f9e:	21ea      	movs	r1, #234	; 0xea
 8005fa0:	2018      	movs	r0, #24
 8005fa2:	180b      	adds	r3, r1, r0
 8005fa4:	19db      	adds	r3, r3, r7
 8005fa6:	781a      	ldrb	r2, [r3, #0]
 8005fa8:	180b      	adds	r3, r1, r0
 8005faa:	19db      	adds	r3, r3, r7
 8005fac:	3201      	adds	r2, #1
 8005fae:	701a      	strb	r2, [r3, #0]
 8005fb0:	23ea      	movs	r3, #234	; 0xea
 8005fb2:	2218      	movs	r2, #24
 8005fb4:	189b      	adds	r3, r3, r2
 8005fb6:	19db      	adds	r3, r3, r7
 8005fb8:	781b      	ldrb	r3, [r3, #0]
 8005fba:	2b05      	cmp	r3, #5
 8005fbc:	d9a6      	bls.n	8005f0c <HAL_TIM_PeriodElapsedCallback+0x107c>
			if (tLine != 99) {
 8005fbe:	23eb      	movs	r3, #235	; 0xeb
 8005fc0:	2218      	movs	r2, #24
 8005fc2:	189b      	adds	r3, r3, r2
 8005fc4:	19db      	adds	r3, r3, r7
 8005fc6:	781b      	ldrb	r3, [r3, #0]
 8005fc8:	2b63      	cmp	r3, #99	; 0x63
 8005fca:	d01b      	beq.n	8006004 <HAL_TIM_PeriodElapsedCallback+0x1174>
				if (tResponse == 'G') {
 8005fcc:	2308      	movs	r3, #8
 8005fce:	33ff      	adds	r3, #255	; 0xff
 8005fd0:	189b      	adds	r3, r3, r2
 8005fd2:	19db      	adds	r3, r3, r7
 8005fd4:	781b      	ldrb	r3, [r3, #0]
 8005fd6:	2b47      	cmp	r3, #71	; 0x47
 8005fd8:	d105      	bne.n	8005fe6 <HAL_TIM_PeriodElapsedCallback+0x1156>
					isResponseOk = 1;
 8005fda:	4b8d      	ldr	r3, [pc, #564]	; (8006210 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8005fdc:	2201      	movs	r2, #1
 8005fde:	701a      	strb	r2, [r3, #0]
					clearit();
 8005fe0:	f000 fc44 	bl	800686c <clearit>
}
 8005fe4:	e107      	b.n	80061f6 <HAL_TIM_PeriodElapsedCallback+0x1366>
				} else if (tResponse == 'B') {
 8005fe6:	2308      	movs	r3, #8
 8005fe8:	33ff      	adds	r3, #255	; 0xff
 8005fea:	2218      	movs	r2, #24
 8005fec:	189b      	adds	r3, r3, r2
 8005fee:	19db      	adds	r3, r3, r7
 8005ff0:	781b      	ldrb	r3, [r3, #0]
 8005ff2:	2b42      	cmp	r3, #66	; 0x42
 8005ff4:	d000      	beq.n	8005ff8 <HAL_TIM_PeriodElapsedCallback+0x1168>
 8005ff6:	e0fe      	b.n	80061f6 <HAL_TIM_PeriodElapsedCallback+0x1366>
					isResponseOk = 1;
 8005ff8:	4b85      	ldr	r3, [pc, #532]	; (8006210 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	701a      	strb	r2, [r3, #0]
					clearit();
 8005ffe:	f000 fc35 	bl	800686c <clearit>
}
 8006002:	e0f8      	b.n	80061f6 <HAL_TIM_PeriodElapsedCallback+0x1366>
				resTimeout--;
 8006004:	4b83      	ldr	r3, [pc, #524]	; (8006214 <HAL_TIM_PeriodElapsedCallback+0x1384>)
 8006006:	881b      	ldrh	r3, [r3, #0]
 8006008:	b29b      	uxth	r3, r3
 800600a:	3b01      	subs	r3, #1
 800600c:	b29a      	uxth	r2, r3
 800600e:	4b81      	ldr	r3, [pc, #516]	; (8006214 <HAL_TIM_PeriodElapsedCallback+0x1384>)
 8006010:	801a      	strh	r2, [r3, #0]
				if (resTimeout < 1) {
 8006012:	4b80      	ldr	r3, [pc, #512]	; (8006214 <HAL_TIM_PeriodElapsedCallback+0x1384>)
 8006014:	881b      	ldrh	r3, [r3, #0]
 8006016:	b29b      	uxth	r3, r3
 8006018:	2b00      	cmp	r3, #0
 800601a:	d000      	beq.n	800601e <HAL_TIM_PeriodElapsedCallback+0x118e>
 800601c:	e0eb      	b.n	80061f6 <HAL_TIM_PeriodElapsedCallback+0x1366>
					if (!recResponse) {
 800601e:	4b7e      	ldr	r3, [pc, #504]	; (8006218 <HAL_TIM_PeriodElapsedCallback+0x1388>)
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	b2db      	uxtb	r3, r3
 8006024:	2b00      	cmp	r3, #0
 8006026:	d101      	bne.n	800602c <HAL_TIM_PeriodElapsedCallback+0x119c>
						rebootsystem();
 8006028:	f000 f922 	bl	8006270 <rebootsystem>
					isResponseOk = 0;
 800602c:	4b78      	ldr	r3, [pc, #480]	; (8006210 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 800602e:	2200      	movs	r2, #0
 8006030:	701a      	strb	r2, [r3, #0]
					clearit();
 8006032:	f000 fc1b 	bl	800686c <clearit>
}
 8006036:	e0de      	b.n	80061f6 <HAL_TIM_PeriodElapsedCallback+0x1366>
	} else if (htim == &htim17) {
 8006038:	69fa      	ldr	r2, [r7, #28]
 800603a:	4b78      	ldr	r3, [pc, #480]	; (800621c <HAL_TIM_PeriodElapsedCallback+0x138c>)
 800603c:	429a      	cmp	r2, r3
 800603e:	d000      	beq.n	8006042 <HAL_TIM_PeriodElapsedCallback+0x11b2>
 8006040:	e0d9      	b.n	80061f6 <HAL_TIM_PeriodElapsedCallback+0x1366>
		for(uint8_t tLine =0; tLine< nmeaLC; tLine++){
 8006042:	23e9      	movs	r3, #233	; 0xe9
 8006044:	2218      	movs	r2, #24
 8006046:	189b      	adds	r3, r3, r2
 8006048:	19db      	adds	r3, r3, r7
 800604a:	2200      	movs	r2, #0
 800604c:	701a      	strb	r2, [r3, #0]
 800604e:	e068      	b.n	8006122 <HAL_TIM_PeriodElapsedCallback+0x1292>
			uint8_t commandSize = 0;
 8006050:	23e8      	movs	r3, #232	; 0xe8
 8006052:	2418      	movs	r4, #24
 8006054:	191b      	adds	r3, r3, r4
 8006056:	19db      	adds	r3, r3, r7
 8006058:	2200      	movs	r2, #0
 800605a:	701a      	strb	r2, [r3, #0]
			tempSentenceCheck = strstr(nmeaResponse[tLine],"VTG");
 800605c:	23e9      	movs	r3, #233	; 0xe9
 800605e:	191b      	adds	r3, r3, r4
 8006060:	19db      	adds	r3, r3, r7
 8006062:	781a      	ldrb	r2, [r3, #0]
 8006064:	0013      	movs	r3, r2
 8006066:	009b      	lsls	r3, r3, #2
 8006068:	189b      	adds	r3, r3, r2
 800606a:	011a      	lsls	r2, r3, #4
 800606c:	189b      	adds	r3, r3, r2
 800606e:	4a6c      	ldr	r2, [pc, #432]	; (8006220 <HAL_TIM_PeriodElapsedCallback+0x1390>)
 8006070:	189b      	adds	r3, r3, r2
 8006072:	4a6c      	ldr	r2, [pc, #432]	; (8006224 <HAL_TIM_PeriodElapsedCallback+0x1394>)
 8006074:	0011      	movs	r1, r2
 8006076:	0018      	movs	r0, r3
 8006078:	f008 fa83 	bl	800e582 <strstr>
 800607c:	0003      	movs	r3, r0
 800607e:	22dc      	movs	r2, #220	; 0xdc
 8006080:	1911      	adds	r1, r2, r4
 8006082:	19c9      	adds	r1, r1, r7
 8006084:	600b      	str	r3, [r1, #0]
			if(tempSentenceCheck != NULL){
 8006086:	1913      	adds	r3, r2, r4
 8006088:	19db      	adds	r3, r3, r7
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d00d      	beq.n	80060ac <HAL_TIM_PeriodElapsedCallback+0x121c>
				HAL_UART_Transmit(&GNSS_PORT, "$PMTK314,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0*28\r\n",51,2000);
 8006090:	23fa      	movs	r3, #250	; 0xfa
 8006092:	00db      	lsls	r3, r3, #3
 8006094:	4964      	ldr	r1, [pc, #400]	; (8006228 <HAL_TIM_PeriodElapsedCallback+0x1398>)
 8006096:	4865      	ldr	r0, [pc, #404]	; (800622c <HAL_TIM_PeriodElapsedCallback+0x139c>)
 8006098:	2233      	movs	r2, #51	; 0x33
 800609a:	f006 fabf 	bl	800c61c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart4, "GNS SET\r\n", 9, 500);
 800609e:	23fa      	movs	r3, #250	; 0xfa
 80060a0:	005b      	lsls	r3, r3, #1
 80060a2:	4963      	ldr	r1, [pc, #396]	; (8006230 <HAL_TIM_PeriodElapsedCallback+0x13a0>)
 80060a4:	4863      	ldr	r0, [pc, #396]	; (8006234 <HAL_TIM_PeriodElapsedCallback+0x13a4>)
 80060a6:	2209      	movs	r2, #9
 80060a8:	f006 fab8 	bl	800c61c <HAL_UART_Transmit>
			for(uint8_t tChar =0 ;tChar<NMEA_MAX_CHARS;tChar++) {
 80060ac:	23e7      	movs	r3, #231	; 0xe7
 80060ae:	2218      	movs	r2, #24
 80060b0:	189b      	adds	r3, r3, r2
 80060b2:	19db      	adds	r3, r3, r7
 80060b4:	2200      	movs	r2, #0
 80060b6:	701a      	strb	r2, [r3, #0]
 80060b8:	e021      	b.n	80060fe <HAL_TIM_PeriodElapsedCallback+0x126e>
				if(nmeaResponse[tLine][tChar] != NULL){
 80060ba:	23e9      	movs	r3, #233	; 0xe9
 80060bc:	2518      	movs	r5, #24
 80060be:	195b      	adds	r3, r3, r5
 80060c0:	19db      	adds	r3, r3, r7
 80060c2:	781a      	ldrb	r2, [r3, #0]
 80060c4:	24e7      	movs	r4, #231	; 0xe7
 80060c6:	1963      	adds	r3, r4, r5
 80060c8:	19db      	adds	r3, r3, r7
 80060ca:	7819      	ldrb	r1, [r3, #0]
 80060cc:	4854      	ldr	r0, [pc, #336]	; (8006220 <HAL_TIM_PeriodElapsedCallback+0x1390>)
 80060ce:	0013      	movs	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	189b      	adds	r3, r3, r2
 80060d4:	011a      	lsls	r2, r3, #4
 80060d6:	189b      	adds	r3, r3, r2
 80060d8:	18c3      	adds	r3, r0, r3
 80060da:	5c5b      	ldrb	r3, [r3, r1]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d016      	beq.n	800610e <HAL_TIM_PeriodElapsedCallback+0x127e>
					commandSize++;
 80060e0:	21e8      	movs	r1, #232	; 0xe8
 80060e2:	194b      	adds	r3, r1, r5
 80060e4:	19db      	adds	r3, r3, r7
 80060e6:	781a      	ldrb	r2, [r3, #0]
 80060e8:	194b      	adds	r3, r1, r5
 80060ea:	19db      	adds	r3, r3, r7
 80060ec:	3201      	adds	r2, #1
 80060ee:	701a      	strb	r2, [r3, #0]
			for(uint8_t tChar =0 ;tChar<NMEA_MAX_CHARS;tChar++) {
 80060f0:	1963      	adds	r3, r4, r5
 80060f2:	19db      	adds	r3, r3, r7
 80060f4:	781a      	ldrb	r2, [r3, #0]
 80060f6:	1963      	adds	r3, r4, r5
 80060f8:	19db      	adds	r3, r3, r7
 80060fa:	3201      	adds	r2, #1
 80060fc:	701a      	strb	r2, [r3, #0]
 80060fe:	23e7      	movs	r3, #231	; 0xe7
 8006100:	2218      	movs	r2, #24
 8006102:	189b      	adds	r3, r3, r2
 8006104:	19db      	adds	r3, r3, r7
 8006106:	781b      	ldrb	r3, [r3, #0]
 8006108:	2b54      	cmp	r3, #84	; 0x54
 800610a:	d9d6      	bls.n	80060ba <HAL_TIM_PeriodElapsedCallback+0x122a>
 800610c:	e000      	b.n	8006110 <HAL_TIM_PeriodElapsedCallback+0x1280>
					break;
 800610e:	46c0      	nop			; (mov r8, r8)
		for(uint8_t tLine =0; tLine< nmeaLC; tLine++){
 8006110:	21e9      	movs	r1, #233	; 0xe9
 8006112:	2018      	movs	r0, #24
 8006114:	180b      	adds	r3, r1, r0
 8006116:	19db      	adds	r3, r3, r7
 8006118:	781a      	ldrb	r2, [r3, #0]
 800611a:	180b      	adds	r3, r1, r0
 800611c:	19db      	adds	r3, r3, r7
 800611e:	3201      	adds	r2, #1
 8006120:	701a      	strb	r2, [r3, #0]
 8006122:	4b45      	ldr	r3, [pc, #276]	; (8006238 <HAL_TIM_PeriodElapsedCallback+0x13a8>)
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	b2db      	uxtb	r3, r3
 8006128:	22e9      	movs	r2, #233	; 0xe9
 800612a:	2418      	movs	r4, #24
 800612c:	1912      	adds	r2, r2, r4
 800612e:	19d2      	adds	r2, r2, r7
 8006130:	7812      	ldrb	r2, [r2, #0]
 8006132:	429a      	cmp	r2, r3
 8006134:	d38c      	bcc.n	8006050 <HAL_TIM_PeriodElapsedCallback+0x11c0>
		indicationCounter++;
 8006136:	4b41      	ldr	r3, [pc, #260]	; (800623c <HAL_TIM_PeriodElapsedCallback+0x13ac>)
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	3301      	adds	r3, #1
 800613c:	b2da      	uxtb	r2, r3
 800613e:	4b3f      	ldr	r3, [pc, #252]	; (800623c <HAL_TIM_PeriodElapsedCallback+0x13ac>)
 8006140:	701a      	strb	r2, [r3, #0]
		tempGps = nmea_parser(nmeaResponse, NMEA_MAX_CHARS,&crcc,&rCrc);
 8006142:	4b3f      	ldr	r3, [pc, #252]	; (8006240 <HAL_TIM_PeriodElapsedCallback+0x13b0>)
 8006144:	4a3f      	ldr	r2, [pc, #252]	; (8006244 <HAL_TIM_PeriodElapsedCallback+0x13b4>)
 8006146:	4836      	ldr	r0, [pc, #216]	; (8006220 <HAL_TIM_PeriodElapsedCallback+0x1390>)
 8006148:	2155      	movs	r1, #85	; 0x55
 800614a:	f7fd f839 	bl	80031c0 <nmea_parser>
 800614e:	0003      	movs	r3, r0
 8006150:	22e0      	movs	r2, #224	; 0xe0
 8006152:	1911      	adds	r1, r2, r4
 8006154:	19c9      	adds	r1, r1, r7
 8006156:	600b      	str	r3, [r1, #0]
		if (tempGps != NULL) {
 8006158:	1913      	adds	r3, r2, r4
 800615a:	19db      	adds	r3, r3, r7
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d005      	beq.n	800616e <HAL_TIM_PeriodElapsedCallback+0x12de>
			gps_info = tempGps;
 8006162:	4b39      	ldr	r3, [pc, #228]	; (8006248 <HAL_TIM_PeriodElapsedCallback+0x13b8>)
 8006164:	1912      	adds	r2, r2, r4
 8006166:	19d2      	adds	r2, r2, r7
 8006168:	6812      	ldr	r2, [r2, #0]
 800616a:	601a      	str	r2, [r3, #0]
 800616c:	e005      	b.n	800617a <HAL_TIM_PeriodElapsedCallback+0x12ea>
			HAL_UART_Transmit(&huart4, "WRONG", 5, 100);
 800616e:	4937      	ldr	r1, [pc, #220]	; (800624c <HAL_TIM_PeriodElapsedCallback+0x13bc>)
 8006170:	4830      	ldr	r0, [pc, #192]	; (8006234 <HAL_TIM_PeriodElapsedCallback+0x13a4>)
 8006172:	2364      	movs	r3, #100	; 0x64
 8006174:	2205      	movs	r2, #5
 8006176:	f006 fa51 	bl	800c61c <HAL_UART_Transmit>
		HAL_TIM_Base_Stop_IT(&htim17);
 800617a:	4b28      	ldr	r3, [pc, #160]	; (800621c <HAL_TIM_PeriodElapsedCallback+0x138c>)
 800617c:	0018      	movs	r0, r3
 800617e:	f005 fa95 	bl	800b6ac <HAL_TIM_Base_Stop_IT>
		isGNSSTimStart = 0;
 8006182:	4b33      	ldr	r3, [pc, #204]	; (8006250 <HAL_TIM_PeriodElapsedCallback+0x13c0>)
 8006184:	2200      	movs	r2, #0
 8006186:	701a      	strb	r2, [r3, #0]
		if (tim6Count > 5) {
 8006188:	4b32      	ldr	r3, [pc, #200]	; (8006254 <HAL_TIM_PeriodElapsedCallback+0x13c4>)
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	2b05      	cmp	r3, #5
 800618e:	d914      	bls.n	80061ba <HAL_TIM_PeriodElapsedCallback+0x132a>
			if (isLoggedIn == 0 && isTcpOpen == 0 && flashready == 1) {
 8006190:	4b31      	ldr	r3, [pc, #196]	; (8006258 <HAL_TIM_PeriodElapsedCallback+0x13c8>)
 8006192:	781b      	ldrb	r3, [r3, #0]
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2b00      	cmp	r3, #0
 8006198:	d10b      	bne.n	80061b2 <HAL_TIM_PeriodElapsedCallback+0x1322>
 800619a:	4b30      	ldr	r3, [pc, #192]	; (800625c <HAL_TIM_PeriodElapsedCallback+0x13cc>)
 800619c:	781b      	ldrb	r3, [r3, #0]
 800619e:	b2db      	uxtb	r3, r3
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d106      	bne.n	80061b2 <HAL_TIM_PeriodElapsedCallback+0x1322>
 80061a4:	4b2e      	ldr	r3, [pc, #184]	; (8006260 <HAL_TIM_PeriodElapsedCallback+0x13d0>)
 80061a6:	781b      	ldrb	r3, [r3, #0]
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d101      	bne.n	80061b2 <HAL_TIM_PeriodElapsedCallback+0x1322>
				save_data_packet();
 80061ae:	f000 fdc7 	bl	8006d40 <save_data_packet>
			tim6Count = 0;
 80061b2:	4b28      	ldr	r3, [pc, #160]	; (8006254 <HAL_TIM_PeriodElapsedCallback+0x13c4>)
 80061b4:	2200      	movs	r2, #0
 80061b6:	701a      	strb	r2, [r3, #0]
 80061b8:	e005      	b.n	80061c6 <HAL_TIM_PeriodElapsedCallback+0x1336>
			tim6Count++;
 80061ba:	4b26      	ldr	r3, [pc, #152]	; (8006254 <HAL_TIM_PeriodElapsedCallback+0x13c4>)
 80061bc:	781b      	ldrb	r3, [r3, #0]
 80061be:	3301      	adds	r3, #1
 80061c0:	b2da      	uxtb	r2, r3
 80061c2:	4b24      	ldr	r3, [pc, #144]	; (8006254 <HAL_TIM_PeriodElapsedCallback+0x13c4>)
 80061c4:	701a      	strb	r2, [r3, #0]
		memset(nmeaResponse, 0, sizeof(nmeaResponse));
 80061c6:	4a27      	ldr	r2, [pc, #156]	; (8006264 <HAL_TIM_PeriodElapsedCallback+0x13d4>)
 80061c8:	4b15      	ldr	r3, [pc, #84]	; (8006220 <HAL_TIM_PeriodElapsedCallback+0x1390>)
 80061ca:	2100      	movs	r1, #0
 80061cc:	0018      	movs	r0, r3
 80061ce:	f008 f980 	bl	800e4d2 <memset>
		nmeaLC = 0;
 80061d2:	4b19      	ldr	r3, [pc, #100]	; (8006238 <HAL_TIM_PeriodElapsedCallback+0x13a8>)
 80061d4:	2200      	movs	r2, #0
 80061d6:	701a      	strb	r2, [r3, #0]
		nmeaCC = 0;
 80061d8:	4b23      	ldr	r3, [pc, #140]	; (8006268 <HAL_TIM_PeriodElapsedCallback+0x13d8>)
 80061da:	2200      	movs	r2, #0
 80061dc:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&GNSS_PORT, GNSS_BUFFER, 1);
 80061de:	4923      	ldr	r1, [pc, #140]	; (800626c <HAL_TIM_PeriodElapsedCallback+0x13dc>)
 80061e0:	4b12      	ldr	r3, [pc, #72]	; (800622c <HAL_TIM_PeriodElapsedCallback+0x139c>)
 80061e2:	2201      	movs	r2, #1
 80061e4:	0018      	movs	r0, r3
 80061e6:	f006 fab5 	bl	800c754 <HAL_UART_Receive_IT>
		HAL_UART_Receive_IT(&GNSS_PORT, GNSS_BUFFER, 1);
 80061ea:	4920      	ldr	r1, [pc, #128]	; (800626c <HAL_TIM_PeriodElapsedCallback+0x13dc>)
 80061ec:	4b0f      	ldr	r3, [pc, #60]	; (800622c <HAL_TIM_PeriodElapsedCallback+0x139c>)
 80061ee:	2201      	movs	r2, #1
 80061f0:	0018      	movs	r0, r3
 80061f2:	f006 faaf 	bl	800c754 <HAL_UART_Receive_IT>
}
 80061f6:	46c0      	nop			; (mov r8, r8)
 80061f8:	46bd      	mov	sp, r7
 80061fa:	b048      	add	sp, #288	; 0x120
 80061fc:	bc80      	pop	{r7}
 80061fe:	46b8      	mov	r8, r7
 8006200:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006202:	46c0      	nop			; (mov r8, r8)
 8006204:	20000718 	.word	0x20000718
 8006208:	08012a38 	.word	0x08012a38
 800620c:	080129c4 	.word	0x080129c4
 8006210:	20000850 	.word	0x20000850
 8006214:	2000084c 	.word	0x2000084c
 8006218:	20000851 	.word	0x20000851
 800621c:	20000400 	.word	0x20000400
 8006220:	20000894 	.word	0x20000894
 8006224:	08012a40 	.word	0x08012a40
 8006228:	08012a44 	.word	0x08012a44
 800622c:	2000053c 	.word	0x2000053c
 8006230:	08012a78 	.word	0x08012a78
 8006234:	20000664 	.word	0x20000664
 8006238:	20000846 	.word	0x20000846
 800623c:	20000700 	.word	0x20000700
 8006240:	20000702 	.word	0x20000702
 8006244:	20000701 	.word	0x20000701
 8006248:	20000020 	.word	0x20000020
 800624c:	08012a84 	.word	0x08012a84
 8006250:	2000084e 	.word	0x2000084e
 8006254:	20000d3e 	.word	0x20000d3e
 8006258:	20000d3d 	.word	0x20000d3d
 800625c:	20000d3a 	.word	0x20000d3a
 8006260:	20001028 	.word	0x20001028
 8006264:	000004a6 	.word	0x000004a6
 8006268:	20000847 	.word	0x20000847
 800626c:	20000714 	.word	0x20000714

08006270 <rebootsystem>:

void rebootsystem() {
 8006270:	b580      	push	{r7, lr}
 8006272:	af00      	add	r7, sp, #0
	save_to_flash();
 8006274:	f000 f802 	bl	800627c <save_to_flash>
	// printf("rebooting system \n");
	NVIC_SystemReset();
 8006278:	f7fd fea0 	bl	8003fbc <__NVIC_SystemReset>

0800627c <save_to_flash>:

	// todo save flash info
}
void save_to_flash() {
 800627c:	b580      	push	{r7, lr}
 800627e:	b082      	sub	sp, #8
 8006280:	af00      	add	r7, sp, #0
	W25qxx_EraseSector(0);
 8006282:	2000      	movs	r0, #0
 8006284:	f002 f956 	bl	8008534 <W25qxx_EraseSector>
	W25qxx_WriteByte(1, 0);
 8006288:	2100      	movs	r1, #0
 800628a:	2001      	movs	r0, #1
 800628c:	f002 f9c2 	bl	8008614 <W25qxx_WriteByte>
	uint8_t t[2];
	t[0] = StartSec >> 8;
 8006290:	4b67      	ldr	r3, [pc, #412]	; (8006430 <save_to_flash+0x1b4>)
 8006292:	881b      	ldrh	r3, [r3, #0]
 8006294:	b29b      	uxth	r3, r3
 8006296:	0a1b      	lsrs	r3, r3, #8
 8006298:	b29b      	uxth	r3, r3
 800629a:	b2da      	uxtb	r2, r3
 800629c:	003b      	movs	r3, r7
 800629e:	701a      	strb	r2, [r3, #0]
	t[1] = StartSec;
 80062a0:	4b63      	ldr	r3, [pc, #396]	; (8006430 <save_to_flash+0x1b4>)
 80062a2:	881b      	ldrh	r3, [r3, #0]
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	b2da      	uxtb	r2, r3
 80062a8:	003b      	movs	r3, r7
 80062aa:	705a      	strb	r2, [r3, #1]
	W25qxx_WriteByte(t[0], 1);
 80062ac:	003b      	movs	r3, r7
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	2101      	movs	r1, #1
 80062b2:	0018      	movs	r0, r3
 80062b4:	f002 f9ae 	bl	8008614 <W25qxx_WriteByte>
	W25qxx_WriteByte(t[1], 2);
 80062b8:	003b      	movs	r3, r7
 80062ba:	785b      	ldrb	r3, [r3, #1]
 80062bc:	2102      	movs	r1, #2
 80062be:	0018      	movs	r0, r3
 80062c0:	f002 f9a8 	bl	8008614 <W25qxx_WriteByte>
	t[0] = StartN >> 8;
 80062c4:	4b5b      	ldr	r3, [pc, #364]	; (8006434 <save_to_flash+0x1b8>)
 80062c6:	881b      	ldrh	r3, [r3, #0]
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	0a1b      	lsrs	r3, r3, #8
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	003b      	movs	r3, r7
 80062d2:	701a      	strb	r2, [r3, #0]
	t[1] = StartN;
 80062d4:	4b57      	ldr	r3, [pc, #348]	; (8006434 <save_to_flash+0x1b8>)
 80062d6:	881b      	ldrh	r3, [r3, #0]
 80062d8:	b29b      	uxth	r3, r3
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	003b      	movs	r3, r7
 80062de:	705a      	strb	r2, [r3, #1]
	W25qxx_WriteByte(t[0], 3);
 80062e0:	003b      	movs	r3, r7
 80062e2:	781b      	ldrb	r3, [r3, #0]
 80062e4:	2103      	movs	r1, #3
 80062e6:	0018      	movs	r0, r3
 80062e8:	f002 f994 	bl	8008614 <W25qxx_WriteByte>
	W25qxx_WriteByte(t[1], 4);
 80062ec:	003b      	movs	r3, r7
 80062ee:	785b      	ldrb	r3, [r3, #1]
 80062f0:	2104      	movs	r1, #4
 80062f2:	0018      	movs	r0, r3
 80062f4:	f002 f98e 	bl	8008614 <W25qxx_WriteByte>
	t[0] = EndSec >> 8;
 80062f8:	4b4f      	ldr	r3, [pc, #316]	; (8006438 <save_to_flash+0x1bc>)
 80062fa:	881b      	ldrh	r3, [r3, #0]
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	0a1b      	lsrs	r3, r3, #8
 8006300:	b29b      	uxth	r3, r3
 8006302:	b2da      	uxtb	r2, r3
 8006304:	003b      	movs	r3, r7
 8006306:	701a      	strb	r2, [r3, #0]
	t[1] = EndSec;
 8006308:	4b4b      	ldr	r3, [pc, #300]	; (8006438 <save_to_flash+0x1bc>)
 800630a:	881b      	ldrh	r3, [r3, #0]
 800630c:	b29b      	uxth	r3, r3
 800630e:	b2da      	uxtb	r2, r3
 8006310:	003b      	movs	r3, r7
 8006312:	705a      	strb	r2, [r3, #1]
	W25qxx_WriteByte(t[0], 5);
 8006314:	003b      	movs	r3, r7
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	2105      	movs	r1, #5
 800631a:	0018      	movs	r0, r3
 800631c:	f002 f97a 	bl	8008614 <W25qxx_WriteByte>
	W25qxx_WriteByte(t[1], 6);
 8006320:	003b      	movs	r3, r7
 8006322:	785b      	ldrb	r3, [r3, #1]
 8006324:	2106      	movs	r1, #6
 8006326:	0018      	movs	r0, r3
 8006328:	f002 f974 	bl	8008614 <W25qxx_WriteByte>
	t[0] = EndN >> 8;
 800632c:	4b43      	ldr	r3, [pc, #268]	; (800643c <save_to_flash+0x1c0>)
 800632e:	881b      	ldrh	r3, [r3, #0]
 8006330:	b29b      	uxth	r3, r3
 8006332:	0a1b      	lsrs	r3, r3, #8
 8006334:	b29b      	uxth	r3, r3
 8006336:	b2da      	uxtb	r2, r3
 8006338:	003b      	movs	r3, r7
 800633a:	701a      	strb	r2, [r3, #0]
	t[1] = EndN;
 800633c:	4b3f      	ldr	r3, [pc, #252]	; (800643c <save_to_flash+0x1c0>)
 800633e:	881b      	ldrh	r3, [r3, #0]
 8006340:	b29b      	uxth	r3, r3
 8006342:	b2da      	uxtb	r2, r3
 8006344:	003b      	movs	r3, r7
 8006346:	705a      	strb	r2, [r3, #1]
	W25qxx_WriteByte(t[0], 7);
 8006348:	003b      	movs	r3, r7
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	2107      	movs	r1, #7
 800634e:	0018      	movs	r0, r3
 8006350:	f002 f960 	bl	8008614 <W25qxx_WriteByte>
	W25qxx_WriteByte(t[1], 8);
 8006354:	003b      	movs	r3, r7
 8006356:	785b      	ldrb	r3, [r3, #1]
 8006358:	2108      	movs	r1, #8
 800635a:	0018      	movs	r0, r3
 800635c:	f002 f95a 	bl	8008614 <W25qxx_WriteByte>

	W25qxx_WriteByte(cPin[0], 9);
 8006360:	4b37      	ldr	r3, [pc, #220]	; (8006440 <save_to_flash+0x1c4>)
 8006362:	781b      	ldrb	r3, [r3, #0]
 8006364:	2109      	movs	r1, #9
 8006366:	0018      	movs	r0, r3
 8006368:	f002 f954 	bl	8008614 <W25qxx_WriteByte>
	W25qxx_WriteByte(cPin[1], 10);
 800636c:	4b34      	ldr	r3, [pc, #208]	; (8006440 <save_to_flash+0x1c4>)
 800636e:	785b      	ldrb	r3, [r3, #1]
 8006370:	210a      	movs	r1, #10
 8006372:	0018      	movs	r0, r3
 8006374:	f002 f94e 	bl	8008614 <W25qxx_WriteByte>
	W25qxx_WriteByte(cPin[2], 11);
 8006378:	4b31      	ldr	r3, [pc, #196]	; (8006440 <save_to_flash+0x1c4>)
 800637a:	789b      	ldrb	r3, [r3, #2]
 800637c:	210b      	movs	r1, #11
 800637e:	0018      	movs	r0, r3
 8006380:	f002 f948 	bl	8008614 <W25qxx_WriteByte>
	W25qxx_WriteByte(cPin[3], 12);
 8006384:	4b2e      	ldr	r3, [pc, #184]	; (8006440 <save_to_flash+0x1c4>)
 8006386:	78db      	ldrb	r3, [r3, #3]
 8006388:	210c      	movs	r1, #12
 800638a:	0018      	movs	r0, r3
 800638c:	f002 f942 	bl	8008614 <W25qxx_WriteByte>

	for (uint8_t te = 13; te < 23; te++) {
 8006390:	1dfb      	adds	r3, r7, #7
 8006392:	220d      	movs	r2, #13
 8006394:	701a      	strb	r2, [r3, #0]
 8006396:	e00f      	b.n	80063b8 <save_to_flash+0x13c>
		W25qxx_WriteByte(validSender[te - 13], te);
 8006398:	1dfb      	adds	r3, r7, #7
 800639a:	781b      	ldrb	r3, [r3, #0]
 800639c:	3b0d      	subs	r3, #13
 800639e:	4a29      	ldr	r2, [pc, #164]	; (8006444 <save_to_flash+0x1c8>)
 80063a0:	5cd2      	ldrb	r2, [r2, r3]
 80063a2:	1dfb      	adds	r3, r7, #7
 80063a4:	781b      	ldrb	r3, [r3, #0]
 80063a6:	0019      	movs	r1, r3
 80063a8:	0010      	movs	r0, r2
 80063aa:	f002 f933 	bl	8008614 <W25qxx_WriteByte>
	for (uint8_t te = 13; te < 23; te++) {
 80063ae:	1dfb      	adds	r3, r7, #7
 80063b0:	781a      	ldrb	r2, [r3, #0]
 80063b2:	1dfb      	adds	r3, r7, #7
 80063b4:	3201      	adds	r2, #1
 80063b6:	701a      	strb	r2, [r3, #0]
 80063b8:	1dfb      	adds	r3, r7, #7
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	2b16      	cmp	r3, #22
 80063be:	d9eb      	bls.n	8006398 <save_to_flash+0x11c>
	}

	for (uint8_t te = 23; te < 73; te++) {
 80063c0:	1dbb      	adds	r3, r7, #6
 80063c2:	2217      	movs	r2, #23
 80063c4:	701a      	strb	r2, [r3, #0]
 80063c6:	e00f      	b.n	80063e8 <save_to_flash+0x16c>
		W25qxx_WriteByte(domainAdd[te - 23], te);
 80063c8:	1dbb      	adds	r3, r7, #6
 80063ca:	781b      	ldrb	r3, [r3, #0]
 80063cc:	3b17      	subs	r3, #23
 80063ce:	4a1e      	ldr	r2, [pc, #120]	; (8006448 <save_to_flash+0x1cc>)
 80063d0:	5cd2      	ldrb	r2, [r2, r3]
 80063d2:	1dbb      	adds	r3, r7, #6
 80063d4:	781b      	ldrb	r3, [r3, #0]
 80063d6:	0019      	movs	r1, r3
 80063d8:	0010      	movs	r0, r2
 80063da:	f002 f91b 	bl	8008614 <W25qxx_WriteByte>
	for (uint8_t te = 23; te < 73; te++) {
 80063de:	1dbb      	adds	r3, r7, #6
 80063e0:	781a      	ldrb	r2, [r3, #0]
 80063e2:	1dbb      	adds	r3, r7, #6
 80063e4:	3201      	adds	r2, #1
 80063e6:	701a      	strb	r2, [r3, #0]
 80063e8:	1dbb      	adds	r3, r7, #6
 80063ea:	781b      	ldrb	r3, [r3, #0]
 80063ec:	2b48      	cmp	r3, #72	; 0x48
 80063ee:	d9eb      	bls.n	80063c8 <save_to_flash+0x14c>
	}

	for (uint8_t te = 73; te < 79; te++) {
 80063f0:	1d7b      	adds	r3, r7, #5
 80063f2:	2249      	movs	r2, #73	; 0x49
 80063f4:	701a      	strb	r2, [r3, #0]
 80063f6:	e00f      	b.n	8006418 <save_to_flash+0x19c>
		W25qxx_WriteByte(portAdd[te - 73], te);
 80063f8:	1d7b      	adds	r3, r7, #5
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	3b49      	subs	r3, #73	; 0x49
 80063fe:	4a13      	ldr	r2, [pc, #76]	; (800644c <save_to_flash+0x1d0>)
 8006400:	5cd2      	ldrb	r2, [r2, r3]
 8006402:	1d7b      	adds	r3, r7, #5
 8006404:	781b      	ldrb	r3, [r3, #0]
 8006406:	0019      	movs	r1, r3
 8006408:	0010      	movs	r0, r2
 800640a:	f002 f903 	bl	8008614 <W25qxx_WriteByte>
	for (uint8_t te = 73; te < 79; te++) {
 800640e:	1d7b      	adds	r3, r7, #5
 8006410:	781a      	ldrb	r2, [r3, #0]
 8006412:	1d7b      	adds	r3, r7, #5
 8006414:	3201      	adds	r2, #1
 8006416:	701a      	strb	r2, [r3, #0]
 8006418:	1d7b      	adds	r3, r7, #5
 800641a:	781b      	ldrb	r3, [r3, #0]
 800641c:	2b4e      	cmp	r3, #78	; 0x4e
 800641e:	d9eb      	bls.n	80063f8 <save_to_flash+0x17c>
	}
	HAL_Delay(100);
 8006420:	2064      	movs	r0, #100	; 0x64
 8006422:	f002 fc81 	bl	8008d28 <HAL_Delay>
	// HAL_UART_Transmit(&huart4, "saved to flash",
	// sizeof("saved to flash"), 100);

}
 8006426:	46c0      	nop			; (mov r8, r8)
 8006428:	46bd      	mov	sp, r7
 800642a:	b002      	add	sp, #8
 800642c:	bd80      	pop	{r7, pc}
 800642e:	46c0      	nop			; (mov r8, r8)
 8006430:	20001024 	.word	0x20001024
 8006434:	20001020 	.word	0x20001020
 8006438:	20001026 	.word	0x20001026
 800643c:	20001022 	.word	0x20001022
 8006440:	20000704 	.word	0x20000704
 8006444:	20000000 	.word	0x20000000
 8006448:	2000002c 	.word	0x2000002c
 800644c:	20000024 	.word	0x20000024

08006450 <send_command>:

void send_command(char *command, uint16_t timeout, uint8_t caseId,
		uint8_t retryCount, uint8_t isReset) {
 8006450:	b590      	push	{r4, r7, lr}
 8006452:	b085      	sub	sp, #20
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	000c      	movs	r4, r1
 800645a:	0010      	movs	r0, r2
 800645c:	0019      	movs	r1, r3
 800645e:	1cbb      	adds	r3, r7, #2
 8006460:	1c22      	adds	r2, r4, #0
 8006462:	801a      	strh	r2, [r3, #0]
 8006464:	1c7b      	adds	r3, r7, #1
 8006466:	1c02      	adds	r2, r0, #0
 8006468:	701a      	strb	r2, [r3, #0]
 800646a:	003b      	movs	r3, r7
 800646c:	1c0a      	adds	r2, r1, #0
 800646e:	701a      	strb	r2, [r3, #0]
	uint8_t processComplete = 0, processCount = 0;
 8006470:	230f      	movs	r3, #15
 8006472:	18fb      	adds	r3, r7, r3
 8006474:	2200      	movs	r2, #0
 8006476:	701a      	strb	r2, [r3, #0]
 8006478:	230e      	movs	r3, #14
 800647a:	18fb      	adds	r3, r7, r3
 800647c:	2200      	movs	r2, #0
 800647e:	701a      	strb	r2, [r3, #0]
	uint16_t commandSize = 0;
 8006480:	230c      	movs	r3, #12
 8006482:	18fb      	adds	r3, r7, r3
 8006484:	2200      	movs	r2, #0
 8006486:	801a      	strh	r2, [r3, #0]
	uint16_t i = 0;
 8006488:	230a      	movs	r3, #10
 800648a:	18fb      	adds	r3, r7, r3
 800648c:	2200      	movs	r2, #0
 800648e:	801a      	strh	r2, [r3, #0]
	while (command[i] != NULL) {
 8006490:	e00b      	b.n	80064aa <send_command+0x5a>
		commandSize++;
 8006492:	210c      	movs	r1, #12
 8006494:	187b      	adds	r3, r7, r1
 8006496:	881a      	ldrh	r2, [r3, #0]
 8006498:	187b      	adds	r3, r7, r1
 800649a:	3201      	adds	r2, #1
 800649c:	801a      	strh	r2, [r3, #0]
		i++;
 800649e:	210a      	movs	r1, #10
 80064a0:	187b      	adds	r3, r7, r1
 80064a2:	881a      	ldrh	r2, [r3, #0]
 80064a4:	187b      	adds	r3, r7, r1
 80064a6:	3201      	adds	r2, #1
 80064a8:	801a      	strh	r2, [r3, #0]
	while (command[i] != NULL) {
 80064aa:	230a      	movs	r3, #10
 80064ac:	18fb      	adds	r3, r7, r3
 80064ae:	881b      	ldrh	r3, [r3, #0]
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	18d3      	adds	r3, r2, r3
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d1eb      	bne.n	8006492 <send_command+0x42>
	}
	while (processComplete == 0) {
 80064ba:	e057      	b.n	800656c <send_command+0x11c>
		while (isBusy)
 80064bc:	46c0      	nop			; (mov r8, r8)
 80064be:	4b31      	ldr	r3, [pc, #196]	; (8006584 <send_command+0x134>)
 80064c0:	781b      	ldrb	r3, [r3, #0]
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1fa      	bne.n	80064be <send_command+0x6e>
			;
		isBusy = 1;
 80064c8:	4b2e      	ldr	r3, [pc, #184]	; (8006584 <send_command+0x134>)
 80064ca:	2201      	movs	r2, #1
 80064cc:	701a      	strb	r2, [r3, #0]
		isResponseOk = 0;
 80064ce:	4b2e      	ldr	r3, [pc, #184]	; (8006588 <send_command+0x138>)
 80064d0:	2200      	movs	r2, #0
 80064d2:	701a      	strb	r2, [r3, #0]
		commandCase = caseId;
 80064d4:	4b2d      	ldr	r3, [pc, #180]	; (800658c <send_command+0x13c>)
 80064d6:	1c7a      	adds	r2, r7, #1
 80064d8:	7812      	ldrb	r2, [r2, #0]
 80064da:	701a      	strb	r2, [r3, #0]
		isStart = 1;
 80064dc:	4b2c      	ldr	r3, [pc, #176]	; (8006590 <send_command+0x140>)
 80064de:	2201      	movs	r2, #1
 80064e0:	701a      	strb	r2, [r3, #0]
		recResponse = 0;
 80064e2:	4b2c      	ldr	r3, [pc, #176]	; (8006594 <send_command+0x144>)
 80064e4:	2200      	movs	r2, #0
 80064e6:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&AT_PORT, command, commandSize, 1000);
 80064e8:	23fa      	movs	r3, #250	; 0xfa
 80064ea:	009c      	lsls	r4, r3, #2
 80064ec:	230c      	movs	r3, #12
 80064ee:	18fb      	adds	r3, r7, r3
 80064f0:	881a      	ldrh	r2, [r3, #0]
 80064f2:	6879      	ldr	r1, [r7, #4]
 80064f4:	4828      	ldr	r0, [pc, #160]	; (8006598 <send_command+0x148>)
 80064f6:	0023      	movs	r3, r4
 80064f8:	f006 f890 	bl	800c61c <HAL_UART_Transmit>
		FIX_TIMER_TRIGGER(&htim16);
 80064fc:	4b27      	ldr	r3, [pc, #156]	; (800659c <send_command+0x14c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2202      	movs	r2, #2
 8006502:	4252      	negs	r2, r2
 8006504:	611a      	str	r2, [r3, #16]
		HAL_TIM_Base_Start_IT(&htim16);
 8006506:	4b25      	ldr	r3, [pc, #148]	; (800659c <send_command+0x14c>)
 8006508:	0018      	movs	r0, r3
 800650a:	f005 f879 	bl	800b600 <HAL_TIM_Base_Start_IT>
		resTimeout = timeout; //300 ms
 800650e:	4b24      	ldr	r3, [pc, #144]	; (80065a0 <send_command+0x150>)
 8006510:	1cba      	adds	r2, r7, #2
 8006512:	8812      	ldrh	r2, [r2, #0]
 8006514:	801a      	strh	r2, [r3, #0]
		while (isBusy)
 8006516:	46c0      	nop			; (mov r8, r8)
 8006518:	4b1a      	ldr	r3, [pc, #104]	; (8006584 <send_command+0x134>)
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	b2db      	uxtb	r3, r3
 800651e:	2b00      	cmp	r3, #0
 8006520:	d1fa      	bne.n	8006518 <send_command+0xc8>
			;
		commandCase = 0;
 8006522:	4b1a      	ldr	r3, [pc, #104]	; (800658c <send_command+0x13c>)
 8006524:	2200      	movs	r2, #0
 8006526:	701a      	strb	r2, [r3, #0]
		if (isResponseOk) {
 8006528:	4b17      	ldr	r3, [pc, #92]	; (8006588 <send_command+0x138>)
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	b2db      	uxtb	r3, r3
 800652e:	2b00      	cmp	r3, #0
 8006530:	d004      	beq.n	800653c <send_command+0xec>
			processComplete = 1;
 8006532:	230f      	movs	r3, #15
 8006534:	18fb      	adds	r3, r7, r3
 8006536:	2201      	movs	r2, #1
 8006538:	701a      	strb	r2, [r3, #0]
 800653a:	e017      	b.n	800656c <send_command+0x11c>
		} else {
			//printf("failed\n");
			processCount++;
 800653c:	210e      	movs	r1, #14
 800653e:	187b      	adds	r3, r7, r1
 8006540:	781a      	ldrb	r2, [r3, #0]
 8006542:	187b      	adds	r3, r7, r1
 8006544:	3201      	adds	r2, #1
 8006546:	701a      	strb	r2, [r3, #0]
			if (processCount > retryCount) {
 8006548:	187a      	adds	r2, r7, r1
 800654a:	003b      	movs	r3, r7
 800654c:	7812      	ldrb	r2, [r2, #0]
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	429a      	cmp	r2, r3
 8006552:	d907      	bls.n	8006564 <send_command+0x114>
				if (isReset == 1) {
 8006554:	2320      	movs	r3, #32
 8006556:	18fb      	adds	r3, r7, r3
 8006558:	781b      	ldrb	r3, [r3, #0]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d10c      	bne.n	8006578 <send_command+0x128>
					rebootsystem();
 800655e:	f7ff fe87 	bl	8006270 <rebootsystem>
				}
				break;
 8006562:	e009      	b.n	8006578 <send_command+0x128>
			}
			HAL_Delay(5000);
 8006564:	4b0f      	ldr	r3, [pc, #60]	; (80065a4 <send_command+0x154>)
 8006566:	0018      	movs	r0, r3
 8006568:	f002 fbde 	bl	8008d28 <HAL_Delay>
	while (processComplete == 0) {
 800656c:	230f      	movs	r3, #15
 800656e:	18fb      	adds	r3, r7, r3
 8006570:	781b      	ldrb	r3, [r3, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d0a2      	beq.n	80064bc <send_command+0x6c>
		}
	}
}
 8006576:	e000      	b.n	800657a <send_command+0x12a>
				break;
 8006578:	46c0      	nop			; (mov r8, r8)
}
 800657a:	46c0      	nop			; (mov r8, r8)
 800657c:	46bd      	mov	sp, r7
 800657e:	b005      	add	sp, #20
 8006580:	bd90      	pop	{r4, r7, pc}
 8006582:	46c0      	nop			; (mov r8, r8)
 8006584:	20000849 	.word	0x20000849
 8006588:	20000850 	.word	0x20000850
 800658c:	2000084f 	.word	0x2000084f
 8006590:	20000848 	.word	0x20000848
 8006594:	20000851 	.word	0x20000851
 8006598:	200004a8 	.word	0x200004a8
 800659c:	200003b4 	.word	0x200003b4
 80065a0:	2000084c 	.word	0x2000084c
 80065a4:	00001388 	.word	0x00001388

080065a8 <quectel_init>:
void quectel_init() {
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af02      	add	r7, sp, #8
	// printf("--Sending AT-- \n");
	send_command("AT\r\n", 3, 1, 1, 1);
 80065ae:	4819      	ldr	r0, [pc, #100]	; (8006614 <quectel_init+0x6c>)
 80065b0:	2301      	movs	r3, #1
 80065b2:	9300      	str	r3, [sp, #0]
 80065b4:	2301      	movs	r3, #1
 80065b6:	2201      	movs	r2, #1
 80065b8:	2103      	movs	r1, #3
 80065ba:	f7ff ff49 	bl	8006450 <send_command>
	// printf("--sending AT+QIURC=1--\n");
	// send_command("AT+QIURC=1\r\n", 3, 1, 1,1);
	// printf("--Sending AT+CPIN-- \n");
	send_command("AT+CPIN?\r\n", 51, 2, 2, 1);
 80065be:	4816      	ldr	r0, [pc, #88]	; (8006618 <quectel_init+0x70>)
 80065c0:	2301      	movs	r3, #1
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	2302      	movs	r3, #2
 80065c6:	2202      	movs	r2, #2
 80065c8:	2133      	movs	r1, #51	; 0x33
 80065ca:	f7ff ff41 	bl	8006450 <send_command>
	// printf("--Sending AT+CREG?-- \n");
	// send_command("AT+CREG?\r\n",3,3,5,1);
	// printf("--Sending AT+CGREG?-- \n");
	// send_command("AT+CGREG?\r\n",3,3,3,1);
	// printf("--Sending AT+CMGF=1-- \n");
	send_command("AT+CMGF=1\r\n", 3, 1, 3, 1);
 80065ce:	4813      	ldr	r0, [pc, #76]	; (800661c <quectel_init+0x74>)
 80065d0:	2301      	movs	r3, #1
 80065d2:	9300      	str	r3, [sp, #0]
 80065d4:	2303      	movs	r3, #3
 80065d6:	2201      	movs	r2, #1
 80065d8:	2103      	movs	r1, #3
 80065da:	f7ff ff39 	bl	8006450 <send_command>
	// printf("--Sending AT+CNMI=2,2-- \n");
	send_command("AT+CNMI=2,2\r\n", 3, 1, 3, 1);
 80065de:	4810      	ldr	r0, [pc, #64]	; (8006620 <quectel_init+0x78>)
 80065e0:	2301      	movs	r3, #1
 80065e2:	9300      	str	r3, [sp, #0]
 80065e4:	2303      	movs	r3, #3
 80065e6:	2201      	movs	r2, #1
 80065e8:	2103      	movs	r1, #3
 80065ea:	f7ff ff31 	bl	8006450 <send_command>
	// printf("--Sending AT+CGSN--\r\n \n");
	send_command("AT+CGSN\r\n", 3, 4, 2, 1);
 80065ee:	480d      	ldr	r0, [pc, #52]	; (8006624 <quectel_init+0x7c>)
 80065f0:	2301      	movs	r3, #1
 80065f2:	9300      	str	r3, [sp, #0]
 80065f4:	2302      	movs	r3, #2
 80065f6:	2204      	movs	r2, #4
 80065f8:	2103      	movs	r1, #3
 80065fa:	f7ff ff29 	bl	8006450 <send_command>
	send_command("AT+QMGDA=\"DEL ALL\"\r\n", 50, 1, 0, 0);
 80065fe:	480a      	ldr	r0, [pc, #40]	; (8006628 <quectel_init+0x80>)
 8006600:	2300      	movs	r3, #0
 8006602:	9300      	str	r3, [sp, #0]
 8006604:	2300      	movs	r3, #0
 8006606:	2201      	movs	r2, #1
 8006608:	2132      	movs	r1, #50	; 0x32
 800660a:	f7ff ff21 	bl	8006450 <send_command>

}
 800660e:	46c0      	nop			; (mov r8, r8)
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	08012a8c 	.word	0x08012a8c
 8006618:	08012a94 	.word	0x08012a94
 800661c:	08012aa0 	.word	0x08012aa0
 8006620:	08012aac 	.word	0x08012aac
 8006624:	08012abc 	.word	0x08012abc
 8006628:	08012ac8 	.word	0x08012ac8

0800662c <estabilish_tcp>:

uint8_t estabilish_tcp() {
 800662c:	b580      	push	{r7, lr}
 800662e:	b082      	sub	sp, #8
 8006630:	af02      	add	r7, sp, #8
	// HAL_UART_Transmit(&huart4, "est tcp",
	// sizeof("est tcp"), 100);
	send_command("+++", 10, 1, 0, 0);
 8006632:	4853      	ldr	r0, [pc, #332]	; (8006780 <estabilish_tcp+0x154>)
 8006634:	2300      	movs	r3, #0
 8006636:	9300      	str	r3, [sp, #0]
 8006638:	2300      	movs	r3, #0
 800663a:	2201      	movs	r2, #1
 800663c:	210a      	movs	r1, #10
 800663e:	f7ff ff07 	bl	8006450 <send_command>
	memset(tcpCommand, 0, sizeof(tcpCommand));
 8006642:	4b50      	ldr	r3, [pc, #320]	; (8006784 <estabilish_tcp+0x158>)
 8006644:	2232      	movs	r2, #50	; 0x32
 8006646:	2100      	movs	r1, #0
 8006648:	0018      	movs	r0, r3
 800664a:	f007 ff42 	bl	800e4d2 <memset>
	strcat(tcpCommand, "AT+QIOPEN=\"TCP\",");
 800664e:	4b4d      	ldr	r3, [pc, #308]	; (8006784 <estabilish_tcp+0x158>)
 8006650:	0018      	movs	r0, r3
 8006652:	f7f9 fd5f 	bl	8000114 <strlen>
 8006656:	0003      	movs	r3, r0
 8006658:	001a      	movs	r2, r3
 800665a:	4b4a      	ldr	r3, [pc, #296]	; (8006784 <estabilish_tcp+0x158>)
 800665c:	18d2      	adds	r2, r2, r3
 800665e:	4b4a      	ldr	r3, [pc, #296]	; (8006788 <estabilish_tcp+0x15c>)
 8006660:	0010      	movs	r0, r2
 8006662:	0019      	movs	r1, r3
 8006664:	2311      	movs	r3, #17
 8006666:	001a      	movs	r2, r3
 8006668:	f007 ff2a 	bl	800e4c0 <memcpy>
	strcat(tcpCommand, domainAdd);
 800666c:	4a47      	ldr	r2, [pc, #284]	; (800678c <estabilish_tcp+0x160>)
 800666e:	4b45      	ldr	r3, [pc, #276]	; (8006784 <estabilish_tcp+0x158>)
 8006670:	0011      	movs	r1, r2
 8006672:	0018      	movs	r0, r3
 8006674:	f007 ff56 	bl	800e524 <strcat>
	strcat(tcpCommand, ",");
 8006678:	4b42      	ldr	r3, [pc, #264]	; (8006784 <estabilish_tcp+0x158>)
 800667a:	0018      	movs	r0, r3
 800667c:	f7f9 fd4a 	bl	8000114 <strlen>
 8006680:	0003      	movs	r3, r0
 8006682:	001a      	movs	r2, r3
 8006684:	4b3f      	ldr	r3, [pc, #252]	; (8006784 <estabilish_tcp+0x158>)
 8006686:	18d2      	adds	r2, r2, r3
 8006688:	4b41      	ldr	r3, [pc, #260]	; (8006790 <estabilish_tcp+0x164>)
 800668a:	0010      	movs	r0, r2
 800668c:	0019      	movs	r1, r3
 800668e:	2302      	movs	r3, #2
 8006690:	001a      	movs	r2, r3
 8006692:	f007 ff15 	bl	800e4c0 <memcpy>
	strcat(tcpCommand, portAdd);
 8006696:	4a3f      	ldr	r2, [pc, #252]	; (8006794 <estabilish_tcp+0x168>)
 8006698:	4b3a      	ldr	r3, [pc, #232]	; (8006784 <estabilish_tcp+0x158>)
 800669a:	0011      	movs	r1, r2
 800669c:	0018      	movs	r0, r3
 800669e:	f007 ff41 	bl	800e524 <strcat>
	strcat(tcpCommand, "\r\n");
 80066a2:	4b38      	ldr	r3, [pc, #224]	; (8006784 <estabilish_tcp+0x158>)
 80066a4:	0018      	movs	r0, r3
 80066a6:	f7f9 fd35 	bl	8000114 <strlen>
 80066aa:	0003      	movs	r3, r0
 80066ac:	001a      	movs	r2, r3
 80066ae:	4b35      	ldr	r3, [pc, #212]	; (8006784 <estabilish_tcp+0x158>)
 80066b0:	18d2      	adds	r2, r2, r3
 80066b2:	4b39      	ldr	r3, [pc, #228]	; (8006798 <estabilish_tcp+0x16c>)
 80066b4:	0010      	movs	r0, r2
 80066b6:	0019      	movs	r1, r3
 80066b8:	2303      	movs	r3, #3
 80066ba:	001a      	movs	r2, r3
 80066bc:	f007 ff00 	bl	800e4c0 <memcpy>
	// printf("--Sent AT+QIDEACT \n");
	send_command("AT+QIDEACT\r\n", 401, 1, 2, 0);
 80066c0:	2392      	movs	r3, #146	; 0x92
 80066c2:	33ff      	adds	r3, #255	; 0xff
 80066c4:	0019      	movs	r1, r3
 80066c6:	4835      	ldr	r0, [pc, #212]	; (800679c <estabilish_tcp+0x170>)
 80066c8:	2300      	movs	r3, #0
 80066ca:	9300      	str	r3, [sp, #0]
 80066cc:	2302      	movs	r3, #2
 80066ce:	2201      	movs	r2, #1
 80066d0:	f7ff febe 	bl	8006450 <send_command>

	if (isResponseOk == 0) {
 80066d4:	4b32      	ldr	r3, [pc, #200]	; (80067a0 <estabilish_tcp+0x174>)
 80066d6:	781b      	ldrb	r3, [r3, #0]
 80066d8:	b2db      	uxtb	r3, r3
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <estabilish_tcp+0xb6>
		return 0;
 80066de:	2300      	movs	r3, #0
 80066e0:	e04b      	b.n	800677a <estabilish_tcp+0x14e>
	}
	send_command("AT+QIMODE=1\r\n", 3, 1, 3, 0);
 80066e2:	4830      	ldr	r0, [pc, #192]	; (80067a4 <estabilish_tcp+0x178>)
 80066e4:	2300      	movs	r3, #0
 80066e6:	9300      	str	r3, [sp, #0]
 80066e8:	2303      	movs	r3, #3
 80066ea:	2201      	movs	r2, #1
 80066ec:	2103      	movs	r1, #3
 80066ee:	f7ff feaf 	bl	8006450 <send_command>
	if (isResponseOk == 0) {
 80066f2:	4b2b      	ldr	r3, [pc, #172]	; (80067a0 <estabilish_tcp+0x174>)
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d101      	bne.n	8006700 <estabilish_tcp+0xd4>
		return 0;
 80066fc:	2300      	movs	r3, #0
 80066fe:	e03c      	b.n	800677a <estabilish_tcp+0x14e>
	}
	send_command("AT+QITCFG=3,2,512,1\r\n", 3, 1, 1, 0);
 8006700:	4829      	ldr	r0, [pc, #164]	; (80067a8 <estabilish_tcp+0x17c>)
 8006702:	2300      	movs	r3, #0
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	2301      	movs	r3, #1
 8006708:	2201      	movs	r2, #1
 800670a:	2103      	movs	r1, #3
 800670c:	f7ff fea0 	bl	8006450 <send_command>
	if (isResponseOk == 0) {
 8006710:	4b23      	ldr	r3, [pc, #140]	; (80067a0 <estabilish_tcp+0x174>)
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	b2db      	uxtb	r3, r3
 8006716:	2b00      	cmp	r3, #0
 8006718:	d101      	bne.n	800671e <estabilish_tcp+0xf2>
		return 0;
 800671a:	2300      	movs	r3, #0
 800671c:	e02d      	b.n	800677a <estabilish_tcp+0x14e>
	}
	send_command("AT+QIREGAPP=\"network\",\"\",\"\"\r\n", 3, 1, 1, 0);
 800671e:	4823      	ldr	r0, [pc, #140]	; (80067ac <estabilish_tcp+0x180>)
 8006720:	2300      	movs	r3, #0
 8006722:	9300      	str	r3, [sp, #0]
 8006724:	2301      	movs	r3, #1
 8006726:	2201      	movs	r2, #1
 8006728:	2103      	movs	r1, #3
 800672a:	f7ff fe91 	bl	8006450 <send_command>
	if (isResponseOk == 0) {
 800672e:	4b1c      	ldr	r3, [pc, #112]	; (80067a0 <estabilish_tcp+0x174>)
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	b2db      	uxtb	r3, r3
 8006734:	2b00      	cmp	r3, #0
 8006736:	d101      	bne.n	800673c <estabilish_tcp+0x110>
		return 0;
 8006738:	2300      	movs	r3, #0
 800673a:	e01e      	b.n	800677a <estabilish_tcp+0x14e>
	}
	send_command("AT+QIACT\r\n", 15100, 1, 0, 0);
 800673c:	491c      	ldr	r1, [pc, #112]	; (80067b0 <estabilish_tcp+0x184>)
 800673e:	481d      	ldr	r0, [pc, #116]	; (80067b4 <estabilish_tcp+0x188>)
 8006740:	2300      	movs	r3, #0
 8006742:	9300      	str	r3, [sp, #0]
 8006744:	2300      	movs	r3, #0
 8006746:	2201      	movs	r2, #1
 8006748:	f7ff fe82 	bl	8006450 <send_command>
	if (isResponseOk == 0) {
 800674c:	4b14      	ldr	r3, [pc, #80]	; (80067a0 <estabilish_tcp+0x174>)
 800674e:	781b      	ldrb	r3, [r3, #0]
 8006750:	b2db      	uxtb	r3, r3
 8006752:	2b00      	cmp	r3, #0
 8006754:	d101      	bne.n	800675a <estabilish_tcp+0x12e>
		return 0;
 8006756:	2300      	movs	r3, #0
 8006758:	e00f      	b.n	800677a <estabilish_tcp+0x14e>
	}
	// HAL_UART_Transmit(&huart4, "S qiopen", sizeof("S qiopen"), 100);

	send_command(tcpCommand, 7510, 5, 2, 0);
 800675a:	4917      	ldr	r1, [pc, #92]	; (80067b8 <estabilish_tcp+0x18c>)
 800675c:	4809      	ldr	r0, [pc, #36]	; (8006784 <estabilish_tcp+0x158>)
 800675e:	2300      	movs	r3, #0
 8006760:	9300      	str	r3, [sp, #0]
 8006762:	2302      	movs	r3, #2
 8006764:	2205      	movs	r2, #5
 8006766:	f7ff fe73 	bl	8006450 <send_command>
	if (isResponseOk == 1) {
 800676a:	4b0d      	ldr	r3, [pc, #52]	; (80067a0 <estabilish_tcp+0x174>)
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	b2db      	uxtb	r3, r3
 8006770:	2b01      	cmp	r3, #1
 8006772:	d101      	bne.n	8006778 <estabilish_tcp+0x14c>
		return 1;
 8006774:	2301      	movs	r3, #1
 8006776:	e000      	b.n	800677a <estabilish_tcp+0x14e>
	} else {
		return 0;
 8006778:	2300      	movs	r3, #0
	}
}
 800677a:	0018      	movs	r0, r3
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}
 8006780:	08012ae0 	.word	0x08012ae0
 8006784:	20000860 	.word	0x20000860
 8006788:	08012ae4 	.word	0x08012ae4
 800678c:	2000002c 	.word	0x2000002c
 8006790:	08012af8 	.word	0x08012af8
 8006794:	20000024 	.word	0x20000024
 8006798:	08012afc 	.word	0x08012afc
 800679c:	08012b00 	.word	0x08012b00
 80067a0:	20000850 	.word	0x20000850
 80067a4:	08012b10 	.word	0x08012b10
 80067a8:	08012b20 	.word	0x08012b20
 80067ac:	08012b38 	.word	0x08012b38
 80067b0:	00003afc 	.word	0x00003afc
 80067b4:	08012b58 	.word	0x08012b58
 80067b8:	00001d56 	.word	0x00001d56

080067bc <GetCrc16>:

uint16_t GetCrc16(const uint8_t *pData, int nLength) {
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
	uint16_t fcs = 0xffff; // initialization
 80067c6:	230e      	movs	r3, #14
 80067c8:	18fb      	adds	r3, r7, r3
 80067ca:	2201      	movs	r2, #1
 80067cc:	4252      	negs	r2, r2
 80067ce:	801a      	strh	r2, [r3, #0]
	int a = 0;
 80067d0:	2300      	movs	r3, #0
 80067d2:	60bb      	str	r3, [r7, #8]
	while (nLength > 0) {
 80067d4:	e019      	b.n	800680a <GetCrc16+0x4e>
		a = (fcs ^ *pData) & 0xff;
 80067d6:	200e      	movs	r0, #14
 80067d8:	183b      	adds	r3, r7, r0
 80067da:	881b      	ldrh	r3, [r3, #0]
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	7812      	ldrb	r2, [r2, #0]
 80067e0:	4053      	eors	r3, r2
 80067e2:	22ff      	movs	r2, #255	; 0xff
 80067e4:	4013      	ands	r3, r2
 80067e6:	60bb      	str	r3, [r7, #8]
		fcs = (fcs >> 8) ^ crctab16[a];
 80067e8:	183b      	adds	r3, r7, r0
 80067ea:	881b      	ldrh	r3, [r3, #0]
 80067ec:	0a1b      	lsrs	r3, r3, #8
 80067ee:	b299      	uxth	r1, r3
 80067f0:	4b0c      	ldr	r3, [pc, #48]	; (8006824 <GetCrc16+0x68>)
 80067f2:	68ba      	ldr	r2, [r7, #8]
 80067f4:	0052      	lsls	r2, r2, #1
 80067f6:	5ad2      	ldrh	r2, [r2, r3]
 80067f8:	183b      	adds	r3, r7, r0
 80067fa:	404a      	eors	r2, r1
 80067fc:	801a      	strh	r2, [r3, #0]
		nLength--;
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	3b01      	subs	r3, #1
 8006802:	603b      	str	r3, [r7, #0]
		pData++;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	3301      	adds	r3, #1
 8006808:	607b      	str	r3, [r7, #4]
	while (nLength > 0) {
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	2b00      	cmp	r3, #0
 800680e:	dce2      	bgt.n	80067d6 <GetCrc16+0x1a>
	}
	return ~fcs; // negated
 8006810:	230e      	movs	r3, #14
 8006812:	18fb      	adds	r3, r7, r3
 8006814:	881b      	ldrh	r3, [r3, #0]
 8006816:	43db      	mvns	r3, r3
 8006818:	b29b      	uxth	r3, r3
}
 800681a:	0018      	movs	r0, r3
 800681c:	46bd      	mov	sp, r7
 800681e:	b004      	add	sp, #16
 8006820:	bd80      	pop	{r7, pc}
 8006822:	46c0      	nop			; (mov r8, r8)
 8006824:	08012cc8 	.word	0x08012cc8

08006828 <where_api_handler>:

void where_api_handler() {
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af02      	add	r7, sp, #8
	if (isWhereApiCalled == 1) {
 800682e:	4b0c      	ldr	r3, [pc, #48]	; (8006860 <where_api_handler+0x38>)
 8006830:	781b      	ldrb	r3, [r3, #0]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d111      	bne.n	800685a <where_api_handler+0x32>
		// printf("--Sending AT+CREG?-- \n");
		// HAL_UART_Transmit(&huart4, "S creg in api", sizeof("S creg in api"),
		// 100);
		send_command("AT+CREG?\r\n", 3, 3, 3, 1);
 8006836:	480b      	ldr	r0, [pc, #44]	; (8006864 <where_api_handler+0x3c>)
 8006838:	2301      	movs	r3, #1
 800683a:	9300      	str	r3, [sp, #0]
 800683c:	2303      	movs	r3, #3
 800683e:	2203      	movs	r2, #3
 8006840:	2103      	movs	r1, #3
 8006842:	f7ff fe05 	bl	8006450 <send_command>
		if (isReg == 1) {
 8006846:	4b08      	ldr	r3, [pc, #32]	; (8006868 <where_api_handler+0x40>)
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	2b01      	cmp	r3, #1
 800684c:	d105      	bne.n	800685a <where_api_handler+0x32>
			//todo send current location via sms
			//printf("sending current location");
			send_message(1); //sending current location
 800684e:	2001      	movs	r0, #1
 8006850:	f000 fd34 	bl	80072bc <send_message>
			isWhereApiCalled = 0;
 8006854:	4b02      	ldr	r3, [pc, #8]	; (8006860 <where_api_handler+0x38>)
 8006856:	2200      	movs	r2, #0
 8006858:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800685a:	46c0      	nop			; (mov r8, r8)
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}
 8006860:	20000d3c 	.word	0x20000d3c
 8006864:	08012998 	.word	0x08012998
 8006868:	20000d3b 	.word	0x20000d3b

0800686c <clearit>:

void clearit() {
 800686c:	b580      	push	{r7, lr}
 800686e:	af00      	add	r7, sp, #0
	resTimeout = 3;
 8006870:	4b0e      	ldr	r3, [pc, #56]	; (80068ac <clearit+0x40>)
 8006872:	2203      	movs	r2, #3
 8006874:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT(&htim16);
 8006876:	4b0e      	ldr	r3, [pc, #56]	; (80068b0 <clearit+0x44>)
 8006878:	0018      	movs	r0, r3
 800687a:	f004 ff17 	bl	800b6ac <HAL_TIM_Base_Stop_IT>
	memset(responseBuffer, 0, sizeof(responseBuffer));
 800687e:	2396      	movs	r3, #150	; 0x96
 8006880:	005a      	lsls	r2, r3, #1
 8006882:	4b0c      	ldr	r3, [pc, #48]	; (80068b4 <clearit+0x48>)
 8006884:	2100      	movs	r1, #0
 8006886:	0018      	movs	r0, r3
 8006888:	f007 fe23 	bl	800e4d2 <memset>
	lineCount = 0;
 800688c:	4b0a      	ldr	r3, [pc, #40]	; (80068b8 <clearit+0x4c>)
 800688e:	2200      	movs	r2, #0
 8006890:	701a      	strb	r2, [r3, #0]
	charCount = 0;
 8006892:	4b0a      	ldr	r3, [pc, #40]	; (80068bc <clearit+0x50>)
 8006894:	2200      	movs	r2, #0
 8006896:	701a      	strb	r2, [r3, #0]
	isStart = 0;
 8006898:	4b09      	ldr	r3, [pc, #36]	; (80068c0 <clearit+0x54>)
 800689a:	2200      	movs	r2, #0
 800689c:	701a      	strb	r2, [r3, #0]
	isBusy = 0;
 800689e:	4b09      	ldr	r3, [pc, #36]	; (80068c4 <clearit+0x58>)
 80068a0:	2200      	movs	r2, #0
 80068a2:	701a      	strb	r2, [r3, #0]

}
 80068a4:	46c0      	nop			; (mov r8, r8)
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}
 80068aa:	46c0      	nop			; (mov r8, r8)
 80068ac:	2000084c 	.word	0x2000084c
 80068b0:	200003b4 	.word	0x200003b4
 80068b4:	20000718 	.word	0x20000718
 80068b8:	20000844 	.word	0x20000844
 80068bc:	20000845 	.word	0x20000845
 80068c0:	20000848 	.word	0x20000848
 80068c4:	20000849 	.word	0x20000849

080068c8 <incoming_msg_handler>:

void incoming_msg_handler() {
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b082      	sub	sp, #8
 80068cc:	af02      	add	r7, sp, #8
	if (isPulse == 1) {
 80068ce:	4b26      	ldr	r3, [pc, #152]	; (8006968 <incoming_msg_handler+0xa0>)
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d144      	bne.n	8006962 <incoming_msg_handler+0x9a>
		isPulse = 0;
 80068d8:	4b23      	ldr	r3, [pc, #140]	; (8006968 <incoming_msg_handler+0xa0>)
 80068da:	2200      	movs	r2, #0
 80068dc:	701a      	strb	r2, [r3, #0]
		//printf("--Sending +++-- \n");
		//HAL_UART_Transmit(&huart4, "S +++ incom", sizeof("S +++ incom"), 100);
		send_command("+++", 10, 1, 0, 0);
 80068de:	4823      	ldr	r0, [pc, #140]	; (800696c <incoming_msg_handler+0xa4>)
 80068e0:	2300      	movs	r3, #0
 80068e2:	9300      	str	r3, [sp, #0]
 80068e4:	2300      	movs	r3, #0
 80068e6:	2201      	movs	r2, #1
 80068e8:	210a      	movs	r1, #10
 80068ea:	f7ff fdb1 	bl	8006450 <send_command>
		isDataMode = 0;
 80068ee:	4b20      	ldr	r3, [pc, #128]	; (8006970 <incoming_msg_handler+0xa8>)
 80068f0:	2200      	movs	r2, #0
 80068f2:	701a      	strb	r2, [r3, #0]
		indicationCounter = 0;
 80068f4:	4b1f      	ldr	r3, [pc, #124]	; (8006974 <incoming_msg_handler+0xac>)
 80068f6:	2200      	movs	r2, #0
 80068f8:	701a      	strb	r2, [r3, #0]
		while (indicationCounter < 5)
 80068fa:	46c0      	nop			; (mov r8, r8)
 80068fc:	4b1d      	ldr	r3, [pc, #116]	; (8006974 <incoming_msg_handler+0xac>)
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	2b04      	cmp	r3, #4
 8006902:	d9fb      	bls.n	80068fc <incoming_msg_handler+0x34>
			;
		where_api_handler();
 8006904:	f7ff ff90 	bl	8006828 <where_api_handler>
		//HAL_UART_Transmit(&huart4, "S msg del", sizeof("S msg del"), 100);
		send_command("AT+QMGDA=\"DEL ALL\"\r\n", 50, 1, 0, 0);
 8006908:	481b      	ldr	r0, [pc, #108]	; (8006978 <incoming_msg_handler+0xb0>)
 800690a:	2300      	movs	r3, #0
 800690c:	9300      	str	r3, [sp, #0]
 800690e:	2300      	movs	r3, #0
 8006910:	2201      	movs	r2, #1
 8006912:	2132      	movs	r1, #50	; 0x32
 8006914:	f7ff fd9c 	bl	8006450 <send_command>
		msgcleared = 0;
 8006918:	4b18      	ldr	r3, [pc, #96]	; (800697c <incoming_msg_handler+0xb4>)
 800691a:	2200      	movs	r2, #0
 800691c:	701a      	strb	r2, [r3, #0]
		if (isResponseOk == 1) {
 800691e:	4b18      	ldr	r3, [pc, #96]	; (8006980 <incoming_msg_handler+0xb8>)
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	b2db      	uxtb	r3, r3
 8006924:	2b01      	cmp	r3, #1
 8006926:	d102      	bne.n	800692e <incoming_msg_handler+0x66>
			msgcleared = 1;
 8006928:	4b14      	ldr	r3, [pc, #80]	; (800697c <incoming_msg_handler+0xb4>)
 800692a:	2201      	movs	r2, #1
 800692c:	701a      	strb	r2, [r3, #0]
		}
		//printf("--Sending ATO-- \n");
		send_command("ATO\r\n", 10, 6, 0, 0);
 800692e:	4815      	ldr	r0, [pc, #84]	; (8006984 <incoming_msg_handler+0xbc>)
 8006930:	2300      	movs	r3, #0
 8006932:	9300      	str	r3, [sp, #0]
 8006934:	2300      	movs	r3, #0
 8006936:	2206      	movs	r2, #6
 8006938:	210a      	movs	r1, #10
 800693a:	f7ff fd89 	bl	8006450 <send_command>
		if (isResponseOk == 1) {
 800693e:	4b10      	ldr	r3, [pc, #64]	; (8006980 <incoming_msg_handler+0xb8>)
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	b2db      	uxtb	r3, r3
 8006944:	2b01      	cmp	r3, #1
 8006946:	d103      	bne.n	8006950 <incoming_msg_handler+0x88>
			isDataMode = 1;
 8006948:	4b09      	ldr	r3, [pc, #36]	; (8006970 <incoming_msg_handler+0xa8>)
 800694a:	2201      	movs	r2, #1
 800694c:	701a      	strb	r2, [r3, #0]
			isDataMode = 0;
			isTcpOpen = 0;
		}
	}

}
 800694e:	e008      	b.n	8006962 <incoming_msg_handler+0x9a>
			isLoggedIn = 0;
 8006950:	4b0d      	ldr	r3, [pc, #52]	; (8006988 <incoming_msg_handler+0xc0>)
 8006952:	2200      	movs	r2, #0
 8006954:	701a      	strb	r2, [r3, #0]
			isDataMode = 0;
 8006956:	4b06      	ldr	r3, [pc, #24]	; (8006970 <incoming_msg_handler+0xa8>)
 8006958:	2200      	movs	r2, #0
 800695a:	701a      	strb	r2, [r3, #0]
			isTcpOpen = 0;
 800695c:	4b0b      	ldr	r3, [pc, #44]	; (800698c <incoming_msg_handler+0xc4>)
 800695e:	2200      	movs	r2, #0
 8006960:	701a      	strb	r2, [r3, #0]
}
 8006962:	46c0      	nop			; (mov r8, r8)
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}
 8006968:	2000070a 	.word	0x2000070a
 800696c:	08012ae0 	.word	0x08012ae0
 8006970:	2000084a 	.word	0x2000084a
 8006974:	20000700 	.word	0x20000700
 8006978:	08012ac8 	.word	0x08012ac8
 800697c:	2000085c 	.word	0x2000085c
 8006980:	20000850 	.word	0x20000850
 8006984:	08012b64 	.word	0x08012b64
 8006988:	20000d3d 	.word	0x20000d3d
 800698c:	20000d3a 	.word	0x20000d3a

08006990 <send_login_packet>:

void send_login_packet() {
 8006990:	b5b0      	push	{r4, r5, r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
	if (isTcpOpen == 1 && isDataMode == 1) {
 8006996:	4b39      	ldr	r3, [pc, #228]	; (8006a7c <send_login_packet+0xec>)
 8006998:	781b      	ldrb	r3, [r3, #0]
 800699a:	b2db      	uxtb	r3, r3
 800699c:	2b01      	cmp	r3, #1
 800699e:	d169      	bne.n	8006a74 <send_login_packet+0xe4>
 80069a0:	4b37      	ldr	r3, [pc, #220]	; (8006a80 <send_login_packet+0xf0>)
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d164      	bne.n	8006a74 <send_login_packet+0xe4>
		for (uint8_t i = 0; i < 8; i++) {
 80069aa:	2317      	movs	r3, #23
 80069ac:	18fb      	adds	r3, r7, r3
 80069ae:	2200      	movs	r2, #0
 80069b0:	701a      	strb	r2, [r3, #0]
 80069b2:	e00e      	b.n	80069d2 <send_login_packet+0x42>
			loginPacket[i + 4] = imei[i];
 80069b4:	2017      	movs	r0, #23
 80069b6:	183b      	adds	r3, r7, r0
 80069b8:	781a      	ldrb	r2, [r3, #0]
 80069ba:	183b      	adds	r3, r7, r0
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	3304      	adds	r3, #4
 80069c0:	4930      	ldr	r1, [pc, #192]	; (8006a84 <send_login_packet+0xf4>)
 80069c2:	5c89      	ldrb	r1, [r1, r2]
 80069c4:	4a30      	ldr	r2, [pc, #192]	; (8006a88 <send_login_packet+0xf8>)
 80069c6:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 8; i++) {
 80069c8:	183b      	adds	r3, r7, r0
 80069ca:	781a      	ldrb	r2, [r3, #0]
 80069cc:	183b      	adds	r3, r7, r0
 80069ce:	3201      	adds	r2, #1
 80069d0:	701a      	strb	r2, [r3, #0]
 80069d2:	2317      	movs	r3, #23
 80069d4:	18fb      	adds	r3, r7, r3
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	2b07      	cmp	r3, #7
 80069da:	d9eb      	bls.n	80069b4 <send_login_packet+0x24>
		}
		loginPacket[12] = infoSNo >> 8;
 80069dc:	4b2b      	ldr	r3, [pc, #172]	; (8006a8c <send_login_packet+0xfc>)
 80069de:	881b      	ldrh	r3, [r3, #0]
 80069e0:	0a1b      	lsrs	r3, r3, #8
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	b2da      	uxtb	r2, r3
 80069e6:	4b28      	ldr	r3, [pc, #160]	; (8006a88 <send_login_packet+0xf8>)
 80069e8:	731a      	strb	r2, [r3, #12]
		loginPacket[13] = infoSNo;
 80069ea:	4b28      	ldr	r3, [pc, #160]	; (8006a8c <send_login_packet+0xfc>)
 80069ec:	881b      	ldrh	r3, [r3, #0]
 80069ee:	b2da      	uxtb	r2, r3
 80069f0:	4b25      	ldr	r3, [pc, #148]	; (8006a88 <send_login_packet+0xf8>)
 80069f2:	735a      	strb	r2, [r3, #13]
		uint8_t tempCrcData[12];
		for (uint8_t i = 0; i < 12; i++) {
 80069f4:	2316      	movs	r3, #22
 80069f6:	18fb      	adds	r3, r7, r3
 80069f8:	2200      	movs	r2, #0
 80069fa:	701a      	strb	r2, [r3, #0]
 80069fc:	e00e      	b.n	8006a1c <send_login_packet+0x8c>
			tempCrcData[i] = loginPacket[i + 2];
 80069fe:	2016      	movs	r0, #22
 8006a00:	183b      	adds	r3, r7, r0
 8006a02:	781b      	ldrb	r3, [r3, #0]
 8006a04:	1c9a      	adds	r2, r3, #2
 8006a06:	183b      	adds	r3, r7, r0
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	491f      	ldr	r1, [pc, #124]	; (8006a88 <send_login_packet+0xf8>)
 8006a0c:	5c89      	ldrb	r1, [r1, r2]
 8006a0e:	003a      	movs	r2, r7
 8006a10:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 12; i++) {
 8006a12:	183b      	adds	r3, r7, r0
 8006a14:	781a      	ldrb	r2, [r3, #0]
 8006a16:	183b      	adds	r3, r7, r0
 8006a18:	3201      	adds	r2, #1
 8006a1a:	701a      	strb	r2, [r3, #0]
 8006a1c:	2316      	movs	r3, #22
 8006a1e:	18fb      	adds	r3, r7, r3
 8006a20:	781b      	ldrb	r3, [r3, #0]
 8006a22:	2b0b      	cmp	r3, #11
 8006a24:	d9eb      	bls.n	80069fe <send_login_packet+0x6e>
		}
		uint8_t *tempPtr = tempCrcData;
 8006a26:	003b      	movs	r3, r7
 8006a28:	613b      	str	r3, [r7, #16]
		uint16_t crcResult = 0;
 8006a2a:	250e      	movs	r5, #14
 8006a2c:	197b      	adds	r3, r7, r5
 8006a2e:	2200      	movs	r2, #0
 8006a30:	801a      	strh	r2, [r3, #0]
		crcResult = GetCrc16(tempPtr,
 8006a32:	197c      	adds	r4, r7, r5
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	210c      	movs	r1, #12
 8006a38:	0018      	movs	r0, r3
 8006a3a:	f7ff febf 	bl	80067bc <GetCrc16>
 8006a3e:	0003      	movs	r3, r0
 8006a40:	8023      	strh	r3, [r4, #0]
				sizeof(tempCrcData) / sizeof(tempCrcData[0]));
		loginPacket[14] = crcResult >> 8;
 8006a42:	0029      	movs	r1, r5
 8006a44:	187b      	adds	r3, r7, r1
 8006a46:	881b      	ldrh	r3, [r3, #0]
 8006a48:	0a1b      	lsrs	r3, r3, #8
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	b2da      	uxtb	r2, r3
 8006a4e:	4b0e      	ldr	r3, [pc, #56]	; (8006a88 <send_login_packet+0xf8>)
 8006a50:	739a      	strb	r2, [r3, #14]
		loginPacket[15] = crcResult;
 8006a52:	187b      	adds	r3, r7, r1
 8006a54:	881b      	ldrh	r3, [r3, #0]
 8006a56:	b2da      	uxtb	r2, r3
 8006a58:	4b0b      	ldr	r3, [pc, #44]	; (8006a88 <send_login_packet+0xf8>)
 8006a5a:	73da      	strb	r2, [r3, #15]
		HAL_UART_Transmit(&AT_PORT, loginPacket, 18, 100);
 8006a5c:	490a      	ldr	r1, [pc, #40]	; (8006a88 <send_login_packet+0xf8>)
 8006a5e:	480c      	ldr	r0, [pc, #48]	; (8006a90 <send_login_packet+0x100>)
 8006a60:	2364      	movs	r3, #100	; 0x64
 8006a62:	2212      	movs	r2, #18
 8006a64:	f005 fdda 	bl	800c61c <HAL_UART_Transmit>
		//printf("SENT LOGING PACKET SUCCESSFULLY\n");
		infoSNo++;
 8006a68:	4b08      	ldr	r3, [pc, #32]	; (8006a8c <send_login_packet+0xfc>)
 8006a6a:	881b      	ldrh	r3, [r3, #0]
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	b29a      	uxth	r2, r3
 8006a70:	4b06      	ldr	r3, [pc, #24]	; (8006a8c <send_login_packet+0xfc>)
 8006a72:	801a      	strh	r2, [r3, #0]

	} else {
		//printf("TCP SESSION NOT OPENED\n");
	}
}
 8006a74:	46c0      	nop			; (mov r8, r8)
 8006a76:	46bd      	mov	sp, r7
 8006a78:	b006      	add	sp, #24
 8006a7a:	bdb0      	pop	{r4, r5, r7, pc}
 8006a7c:	20000d3a 	.word	0x20000d3a
 8006a80:	2000084a 	.word	0x2000084a
 8006a84:	20000854 	.word	0x20000854
 8006a88:	20000060 	.word	0x20000060
 8006a8c:	2000005e 	.word	0x2000005e
 8006a90:	200004a8 	.word	0x200004a8

08006a94 <send_data_packet>:

void send_data_packet() {
 8006a94:	b5b0      	push	{r4, r5, r7, lr}
 8006a96:	b096      	sub	sp, #88	; 0x58
 8006a98:	af00      	add	r7, sp, #0
	infoSNo++;
 8006a9a:	4b7f      	ldr	r3, [pc, #508]	; (8006c98 <send_data_packet+0x204>)
 8006a9c:	881b      	ldrh	r3, [r3, #0]
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	b29a      	uxth	r2, r3
 8006aa2:	4b7d      	ldr	r3, [pc, #500]	; (8006c98 <send_data_packet+0x204>)
 8006aa4:	801a      	strh	r2, [r3, #0]
	uint8_t sendCounter = 0;
 8006aa6:	2357      	movs	r3, #87	; 0x57
 8006aa8:	18fb      	adds	r3, r7, r3
 8006aaa:	2200      	movs	r2, #0
 8006aac:	701a      	strb	r2, [r3, #0]
	while (read_data_packet() == 1 && sendCounter < 100 && isLoggedIn == 1
 8006aae:	e06d      	b.n	8006b8c <send_data_packet+0xf8>
			&& isDataMode == 1 && isTcpOpen == 1) {
		for (uint8_t i = 0; i < 18; i++) {
 8006ab0:	2356      	movs	r3, #86	; 0x56
 8006ab2:	18fb      	adds	r3, r7, r3
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	701a      	strb	r2, [r3, #0]
 8006ab8:	e00e      	b.n	8006ad8 <send_data_packet+0x44>
			dataPacket[i + 4] = readPacket[i];
 8006aba:	2056      	movs	r0, #86	; 0x56
 8006abc:	183b      	adds	r3, r7, r0
 8006abe:	781a      	ldrb	r2, [r3, #0]
 8006ac0:	183b      	adds	r3, r7, r0
 8006ac2:	781b      	ldrb	r3, [r3, #0]
 8006ac4:	3304      	adds	r3, #4
 8006ac6:	4975      	ldr	r1, [pc, #468]	; (8006c9c <send_data_packet+0x208>)
 8006ac8:	5c89      	ldrb	r1, [r1, r2]
 8006aca:	4a75      	ldr	r2, [pc, #468]	; (8006ca0 <send_data_packet+0x20c>)
 8006acc:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 18; i++) {
 8006ace:	183b      	adds	r3, r7, r0
 8006ad0:	781a      	ldrb	r2, [r3, #0]
 8006ad2:	183b      	adds	r3, r7, r0
 8006ad4:	3201      	adds	r2, #1
 8006ad6:	701a      	strb	r2, [r3, #0]
 8006ad8:	2356      	movs	r3, #86	; 0x56
 8006ada:	18fb      	adds	r3, r7, r3
 8006adc:	781b      	ldrb	r3, [r3, #0]
 8006ade:	2b11      	cmp	r3, #17
 8006ae0:	d9eb      	bls.n	8006aba <send_data_packet+0x26>
		}
		dataPacket[30] = infoSNo >> 8;
 8006ae2:	4b6d      	ldr	r3, [pc, #436]	; (8006c98 <send_data_packet+0x204>)
 8006ae4:	881b      	ldrh	r3, [r3, #0]
 8006ae6:	0a1b      	lsrs	r3, r3, #8
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	b2da      	uxtb	r2, r3
 8006aec:	4b6c      	ldr	r3, [pc, #432]	; (8006ca0 <send_data_packet+0x20c>)
 8006aee:	779a      	strb	r2, [r3, #30]
		dataPacket[31] = infoSNo;
 8006af0:	4b69      	ldr	r3, [pc, #420]	; (8006c98 <send_data_packet+0x204>)
 8006af2:	881b      	ldrh	r3, [r3, #0]
 8006af4:	b2da      	uxtb	r2, r3
 8006af6:	4b6a      	ldr	r3, [pc, #424]	; (8006ca0 <send_data_packet+0x20c>)
 8006af8:	77da      	strb	r2, [r3, #31]
		uint8_t tempCrcData[30];
		for (uint8_t i = 0; i < 29; i++) {
 8006afa:	2355      	movs	r3, #85	; 0x55
 8006afc:	18fb      	adds	r3, r7, r3
 8006afe:	2200      	movs	r2, #0
 8006b00:	701a      	strb	r2, [r3, #0]
 8006b02:	e00f      	b.n	8006b24 <send_data_packet+0x90>
			tempCrcData[i] = dataPacket[i + 2];
 8006b04:	2055      	movs	r0, #85	; 0x55
 8006b06:	183b      	adds	r3, r7, r0
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	1c9a      	adds	r2, r3, #2
 8006b0c:	183b      	adds	r3, r7, r0
 8006b0e:	781b      	ldrb	r3, [r3, #0]
 8006b10:	4963      	ldr	r1, [pc, #396]	; (8006ca0 <send_data_packet+0x20c>)
 8006b12:	5c89      	ldrb	r1, [r1, r2]
 8006b14:	2224      	movs	r2, #36	; 0x24
 8006b16:	18ba      	adds	r2, r7, r2
 8006b18:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 29; i++) {
 8006b1a:	183b      	adds	r3, r7, r0
 8006b1c:	781a      	ldrb	r2, [r3, #0]
 8006b1e:	183b      	adds	r3, r7, r0
 8006b20:	3201      	adds	r2, #1
 8006b22:	701a      	strb	r2, [r3, #0]
 8006b24:	2355      	movs	r3, #85	; 0x55
 8006b26:	18fb      	adds	r3, r7, r3
 8006b28:	781b      	ldrb	r3, [r3, #0]
 8006b2a:	2b1c      	cmp	r3, #28
 8006b2c:	d9ea      	bls.n	8006b04 <send_data_packet+0x70>
		}
		uint8_t *tempPtr = tempCrcData;
 8006b2e:	2324      	movs	r3, #36	; 0x24
 8006b30:	18fb      	adds	r3, r7, r3
 8006b32:	64fb      	str	r3, [r7, #76]	; 0x4c
		uint16_t crcResult = 0;
 8006b34:	254a      	movs	r5, #74	; 0x4a
 8006b36:	197b      	adds	r3, r7, r5
 8006b38:	2200      	movs	r2, #0
 8006b3a:	801a      	strh	r2, [r3, #0]
		crcResult = GetCrc16(tempPtr,
 8006b3c:	197c      	adds	r4, r7, r5
 8006b3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b40:	211e      	movs	r1, #30
 8006b42:	0018      	movs	r0, r3
 8006b44:	f7ff fe3a 	bl	80067bc <GetCrc16>
 8006b48:	0003      	movs	r3, r0
 8006b4a:	8023      	strh	r3, [r4, #0]
				sizeof(tempCrcData) / sizeof(tempCrcData[0]));
		dataPacket[32] = crcResult >> 8;
 8006b4c:	0028      	movs	r0, r5
 8006b4e:	183b      	adds	r3, r7, r0
 8006b50:	881b      	ldrh	r3, [r3, #0]
 8006b52:	0a1b      	lsrs	r3, r3, #8
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	b2d9      	uxtb	r1, r3
 8006b58:	4b51      	ldr	r3, [pc, #324]	; (8006ca0 <send_data_packet+0x20c>)
 8006b5a:	2220      	movs	r2, #32
 8006b5c:	5499      	strb	r1, [r3, r2]
		dataPacket[33] = crcResult;
 8006b5e:	183b      	adds	r3, r7, r0
 8006b60:	881b      	ldrh	r3, [r3, #0]
 8006b62:	b2d9      	uxtb	r1, r3
 8006b64:	4b4e      	ldr	r3, [pc, #312]	; (8006ca0 <send_data_packet+0x20c>)
 8006b66:	2221      	movs	r2, #33	; 0x21
 8006b68:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&AT_PORT, dataPacket, 36, 100);
 8006b6a:	494d      	ldr	r1, [pc, #308]	; (8006ca0 <send_data_packet+0x20c>)
 8006b6c:	484d      	ldr	r0, [pc, #308]	; (8006ca4 <send_data_packet+0x210>)
 8006b6e:	2364      	movs	r3, #100	; 0x64
 8006b70:	2224      	movs	r2, #36	; 0x24
 8006b72:	f005 fd53 	bl	800c61c <HAL_UART_Transmit>
		// HAL_UART_Transmit(&huart4, dataPacket, 36, 100);
		sendCounter++;
 8006b76:	2157      	movs	r1, #87	; 0x57
 8006b78:	187b      	adds	r3, r7, r1
 8006b7a:	781a      	ldrb	r2, [r3, #0]
 8006b7c:	187b      	adds	r3, r7, r1
 8006b7e:	3201      	adds	r2, #1
 8006b80:	701a      	strb	r2, [r3, #0]
		HAL_Delay(1000);
 8006b82:	23fa      	movs	r3, #250	; 0xfa
 8006b84:	009b      	lsls	r3, r3, #2
 8006b86:	0018      	movs	r0, r3
 8006b88:	f002 f8ce 	bl	8008d28 <HAL_Delay>
	while (read_data_packet() == 1 && sendCounter < 100 && isLoggedIn == 1
 8006b8c:	f000 f95c 	bl	8006e48 <read_data_packet>
 8006b90:	0003      	movs	r3, r0
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d114      	bne.n	8006bc0 <send_data_packet+0x12c>
 8006b96:	2357      	movs	r3, #87	; 0x57
 8006b98:	18fb      	adds	r3, r7, r3
 8006b9a:	781b      	ldrb	r3, [r3, #0]
 8006b9c:	2b63      	cmp	r3, #99	; 0x63
 8006b9e:	d80f      	bhi.n	8006bc0 <send_data_packet+0x12c>
 8006ba0:	4b41      	ldr	r3, [pc, #260]	; (8006ca8 <send_data_packet+0x214>)
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d10a      	bne.n	8006bc0 <send_data_packet+0x12c>
			&& isDataMode == 1 && isTcpOpen == 1) {
 8006baa:	4b40      	ldr	r3, [pc, #256]	; (8006cac <send_data_packet+0x218>)
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d105      	bne.n	8006bc0 <send_data_packet+0x12c>
 8006bb4:	4b3e      	ldr	r3, [pc, #248]	; (8006cb0 <send_data_packet+0x21c>)
 8006bb6:	781b      	ldrb	r3, [r3, #0]
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d100      	bne.n	8006bc0 <send_data_packet+0x12c>
 8006bbe:	e777      	b.n	8006ab0 <send_data_packet+0x1c>
	}
	if (read_data_packet() == 0) {
 8006bc0:	f000 f942 	bl	8006e48 <read_data_packet>
 8006bc4:	1e03      	subs	r3, r0, #0
 8006bc6:	d162      	bne.n	8006c8e <send_data_packet+0x1fa>
		for (uint8_t i = 0; i < 18; i++) {
 8006bc8:	2354      	movs	r3, #84	; 0x54
 8006bca:	18fb      	adds	r3, r7, r3
 8006bcc:	2200      	movs	r2, #0
 8006bce:	701a      	strb	r2, [r3, #0]
 8006bd0:	e010      	b.n	8006bf4 <send_data_packet+0x160>
			dataPacket[i + 4] = gps_info[i];
 8006bd2:	4b38      	ldr	r3, [pc, #224]	; (8006cb4 <send_data_packet+0x220>)
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	2054      	movs	r0, #84	; 0x54
 8006bd8:	183b      	adds	r3, r7, r0
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	18d2      	adds	r2, r2, r3
 8006bde:	183b      	adds	r3, r7, r0
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	3304      	adds	r3, #4
 8006be4:	7811      	ldrb	r1, [r2, #0]
 8006be6:	4a2e      	ldr	r2, [pc, #184]	; (8006ca0 <send_data_packet+0x20c>)
 8006be8:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 18; i++) {
 8006bea:	183b      	adds	r3, r7, r0
 8006bec:	781a      	ldrb	r2, [r3, #0]
 8006bee:	183b      	adds	r3, r7, r0
 8006bf0:	3201      	adds	r2, #1
 8006bf2:	701a      	strb	r2, [r3, #0]
 8006bf4:	2354      	movs	r3, #84	; 0x54
 8006bf6:	18fb      	adds	r3, r7, r3
 8006bf8:	781b      	ldrb	r3, [r3, #0]
 8006bfa:	2b11      	cmp	r3, #17
 8006bfc:	d9e9      	bls.n	8006bd2 <send_data_packet+0x13e>
		}
		dataPacket[30] = infoSNo >> 8;
 8006bfe:	4b26      	ldr	r3, [pc, #152]	; (8006c98 <send_data_packet+0x204>)
 8006c00:	881b      	ldrh	r3, [r3, #0]
 8006c02:	0a1b      	lsrs	r3, r3, #8
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	b2da      	uxtb	r2, r3
 8006c08:	4b25      	ldr	r3, [pc, #148]	; (8006ca0 <send_data_packet+0x20c>)
 8006c0a:	779a      	strb	r2, [r3, #30]
		dataPacket[31] = infoSNo;
 8006c0c:	4b22      	ldr	r3, [pc, #136]	; (8006c98 <send_data_packet+0x204>)
 8006c0e:	881b      	ldrh	r3, [r3, #0]
 8006c10:	b2da      	uxtb	r2, r3
 8006c12:	4b23      	ldr	r3, [pc, #140]	; (8006ca0 <send_data_packet+0x20c>)
 8006c14:	77da      	strb	r2, [r3, #31]
		uint8_t tempCrcData[30];
		for (uint8_t i = 0; i < 29; i++) {
 8006c16:	2353      	movs	r3, #83	; 0x53
 8006c18:	18fb      	adds	r3, r7, r3
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	701a      	strb	r2, [r3, #0]
 8006c1e:	e00e      	b.n	8006c3e <send_data_packet+0x1aa>
			tempCrcData[i] = dataPacket[i + 2];
 8006c20:	2053      	movs	r0, #83	; 0x53
 8006c22:	183b      	adds	r3, r7, r0
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	1c9a      	adds	r2, r3, #2
 8006c28:	183b      	adds	r3, r7, r0
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	491c      	ldr	r1, [pc, #112]	; (8006ca0 <send_data_packet+0x20c>)
 8006c2e:	5c89      	ldrb	r1, [r1, r2]
 8006c30:	1d3a      	adds	r2, r7, #4
 8006c32:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 29; i++) {
 8006c34:	183b      	adds	r3, r7, r0
 8006c36:	781a      	ldrb	r2, [r3, #0]
 8006c38:	183b      	adds	r3, r7, r0
 8006c3a:	3201      	adds	r2, #1
 8006c3c:	701a      	strb	r2, [r3, #0]
 8006c3e:	2353      	movs	r3, #83	; 0x53
 8006c40:	18fb      	adds	r3, r7, r3
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	2b1c      	cmp	r3, #28
 8006c46:	d9eb      	bls.n	8006c20 <send_data_packet+0x18c>
		}
		uint8_t *tempPtr = tempCrcData;
 8006c48:	1d3b      	adds	r3, r7, #4
 8006c4a:	647b      	str	r3, [r7, #68]	; 0x44
		uint16_t crcResult = 0;
 8006c4c:	2542      	movs	r5, #66	; 0x42
 8006c4e:	197b      	adds	r3, r7, r5
 8006c50:	2200      	movs	r2, #0
 8006c52:	801a      	strh	r2, [r3, #0]
		crcResult = GetCrc16(tempPtr,
 8006c54:	197c      	adds	r4, r7, r5
 8006c56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c58:	211e      	movs	r1, #30
 8006c5a:	0018      	movs	r0, r3
 8006c5c:	f7ff fdae 	bl	80067bc <GetCrc16>
 8006c60:	0003      	movs	r3, r0
 8006c62:	8023      	strh	r3, [r4, #0]
				sizeof(tempCrcData) / sizeof(tempCrcData[0]));
		dataPacket[32] = crcResult >> 8;
 8006c64:	0028      	movs	r0, r5
 8006c66:	183b      	adds	r3, r7, r0
 8006c68:	881b      	ldrh	r3, [r3, #0]
 8006c6a:	0a1b      	lsrs	r3, r3, #8
 8006c6c:	b29b      	uxth	r3, r3
 8006c6e:	b2d9      	uxtb	r1, r3
 8006c70:	4b0b      	ldr	r3, [pc, #44]	; (8006ca0 <send_data_packet+0x20c>)
 8006c72:	2220      	movs	r2, #32
 8006c74:	5499      	strb	r1, [r3, r2]
		dataPacket[33] = crcResult;
 8006c76:	183b      	adds	r3, r7, r0
 8006c78:	881b      	ldrh	r3, [r3, #0]
 8006c7a:	b2d9      	uxtb	r1, r3
 8006c7c:	4b08      	ldr	r3, [pc, #32]	; (8006ca0 <send_data_packet+0x20c>)
 8006c7e:	2221      	movs	r2, #33	; 0x21
 8006c80:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&AT_PORT, dataPacket, 36, 100);
 8006c82:	4907      	ldr	r1, [pc, #28]	; (8006ca0 <send_data_packet+0x20c>)
 8006c84:	4807      	ldr	r0, [pc, #28]	; (8006ca4 <send_data_packet+0x210>)
 8006c86:	2364      	movs	r3, #100	; 0x64
 8006c88:	2224      	movs	r2, #36	; 0x24
 8006c8a:	f005 fcc7 	bl	800c61c <HAL_UART_Transmit>

		// HAL_UART_Transmit(&huart4, dataPacket, 36, 100);

	}
}
 8006c8e:	46c0      	nop			; (mov r8, r8)
 8006c90:	46bd      	mov	sp, r7
 8006c92:	b016      	add	sp, #88	; 0x58
 8006c94:	bdb0      	pop	{r4, r5, r7, pc}
 8006c96:	46c0      	nop			; (mov r8, r8)
 8006c98:	2000005e 	.word	0x2000005e
 8006c9c:	20000d60 	.word	0x20000d60
 8006ca0:	20000074 	.word	0x20000074
 8006ca4:	200004a8 	.word	0x200004a8
 8006ca8:	20000d3d 	.word	0x20000d3d
 8006cac:	2000084a 	.word	0x2000084a
 8006cb0:	20000d3a 	.word	0x20000d3a
 8006cb4:	20000020 	.word	0x20000020

08006cb8 <checkdatasize>:
uint8_t checkdatasize() {
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	af00      	add	r7, sp, #0
	if (StartSec == EndSec) {
 8006cbc:	4b1c      	ldr	r3, [pc, #112]	; (8006d30 <checkdatasize+0x78>)
 8006cbe:	881b      	ldrh	r3, [r3, #0]
 8006cc0:	b29a      	uxth	r2, r3
 8006cc2:	4b1c      	ldr	r3, [pc, #112]	; (8006d34 <checkdatasize+0x7c>)
 8006cc4:	881b      	ldrh	r3, [r3, #0]
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d10f      	bne.n	8006cec <checkdatasize+0x34>
		if ((StartN - EndN) >= 672) {
 8006ccc:	4b1a      	ldr	r3, [pc, #104]	; (8006d38 <checkdatasize+0x80>)
 8006cce:	881b      	ldrh	r3, [r3, #0]
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	001a      	movs	r2, r3
 8006cd4:	4b19      	ldr	r3, [pc, #100]	; (8006d3c <checkdatasize+0x84>)
 8006cd6:	881b      	ldrh	r3, [r3, #0]
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	1ad2      	subs	r2, r2, r3
 8006cdc:	23a8      	movs	r3, #168	; 0xa8
 8006cde:	009b      	lsls	r3, r3, #2
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	db01      	blt.n	8006ce8 <checkdatasize+0x30>
			return 1;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e01f      	b.n	8006d28 <checkdatasize+0x70>
		} else {
			return 0;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	e01d      	b.n	8006d28 <checkdatasize+0x70>
		}
	} else if ((StartSec - EndSec) == 1) {
 8006cec:	4b10      	ldr	r3, [pc, #64]	; (8006d30 <checkdatasize+0x78>)
 8006cee:	881b      	ldrh	r3, [r3, #0]
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	001a      	movs	r2, r3
 8006cf4:	4b0f      	ldr	r3, [pc, #60]	; (8006d34 <checkdatasize+0x7c>)
 8006cf6:	881b      	ldrh	r3, [r3, #0]
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	1ad3      	subs	r3, r2, r3
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d112      	bne.n	8006d26 <checkdatasize+0x6e>
		if ((4096 - EndN + StartN) >= 672) {
 8006d00:	4b0e      	ldr	r3, [pc, #56]	; (8006d3c <checkdatasize+0x84>)
 8006d02:	881b      	ldrh	r3, [r3, #0]
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	001a      	movs	r2, r3
 8006d08:	2380      	movs	r3, #128	; 0x80
 8006d0a:	015b      	lsls	r3, r3, #5
 8006d0c:	1a9b      	subs	r3, r3, r2
 8006d0e:	4a0a      	ldr	r2, [pc, #40]	; (8006d38 <checkdatasize+0x80>)
 8006d10:	8812      	ldrh	r2, [r2, #0]
 8006d12:	b292      	uxth	r2, r2
 8006d14:	189a      	adds	r2, r3, r2
 8006d16:	23a8      	movs	r3, #168	; 0xa8
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	db01      	blt.n	8006d22 <checkdatasize+0x6a>
			return 1;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e002      	b.n	8006d28 <checkdatasize+0x70>
		} else {
			return 0;
 8006d22:	2300      	movs	r3, #0
 8006d24:	e000      	b.n	8006d28 <checkdatasize+0x70>
		}
	} else {
		return 1;
 8006d26:	2301      	movs	r3, #1
	}
}
 8006d28:	0018      	movs	r0, r3
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	46c0      	nop			; (mov r8, r8)
 8006d30:	20001024 	.word	0x20001024
 8006d34:	20001026 	.word	0x20001026
 8006d38:	20001020 	.word	0x20001020
 8006d3c:	20001022 	.word	0x20001022

08006d40 <save_data_packet>:

void save_data_packet() {
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b082      	sub	sp, #8
 8006d44:	af00      	add	r7, sp, #0
	memset(savePacket, 0, sizeof(savePacket));
 8006d46:	4b38      	ldr	r3, [pc, #224]	; (8006e28 <save_data_packet+0xe8>)
 8006d48:	2220      	movs	r2, #32
 8006d4a:	2100      	movs	r1, #0
 8006d4c:	0018      	movs	r0, r3
 8006d4e:	f007 fbc0 	bl	800e4d2 <memset>
	for (uint8_t i = 0; i < 18; i++) {
 8006d52:	1dfb      	adds	r3, r7, #7
 8006d54:	2200      	movs	r2, #0
 8006d56:	701a      	strb	r2, [r3, #0]
 8006d58:	e00e      	b.n	8006d78 <save_data_packet+0x38>
		savePacket[i] = gps_info[i];
 8006d5a:	4b34      	ldr	r3, [pc, #208]	; (8006e2c <save_data_packet+0xec>)
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	1dfb      	adds	r3, r7, #7
 8006d60:	781b      	ldrb	r3, [r3, #0]
 8006d62:	18d2      	adds	r2, r2, r3
 8006d64:	1dfb      	adds	r3, r7, #7
 8006d66:	781b      	ldrb	r3, [r3, #0]
 8006d68:	7811      	ldrb	r1, [r2, #0]
 8006d6a:	4a2f      	ldr	r2, [pc, #188]	; (8006e28 <save_data_packet+0xe8>)
 8006d6c:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 18; i++) {
 8006d6e:	1dfb      	adds	r3, r7, #7
 8006d70:	781a      	ldrb	r2, [r3, #0]
 8006d72:	1dfb      	adds	r3, r7, #7
 8006d74:	3201      	adds	r2, #1
 8006d76:	701a      	strb	r2, [r3, #0]
 8006d78:	1dfb      	adds	r3, r7, #7
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	2b11      	cmp	r3, #17
 8006d7e:	d9ec      	bls.n	8006d5a <save_data_packet+0x1a>
	}
	W25qxx_WriteSector(savePacket, StartSec, StartN, 32);
 8006d80:	4b2b      	ldr	r3, [pc, #172]	; (8006e30 <save_data_packet+0xf0>)
 8006d82:	881b      	ldrh	r3, [r3, #0]
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	0019      	movs	r1, r3
 8006d88:	4b2a      	ldr	r3, [pc, #168]	; (8006e34 <save_data_packet+0xf4>)
 8006d8a:	881b      	ldrh	r3, [r3, #0]
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	001a      	movs	r2, r3
 8006d90:	4825      	ldr	r0, [pc, #148]	; (8006e28 <save_data_packet+0xe8>)
 8006d92:	2320      	movs	r3, #32
 8006d94:	f001 fd1e 	bl	80087d4 <W25qxx_WriteSector>
	StartN = StartN + 32;
 8006d98:	4b26      	ldr	r3, [pc, #152]	; (8006e34 <save_data_packet+0xf4>)
 8006d9a:	881b      	ldrh	r3, [r3, #0]
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	3320      	adds	r3, #32
 8006da0:	b29a      	uxth	r2, r3
 8006da2:	4b24      	ldr	r3, [pc, #144]	; (8006e34 <save_data_packet+0xf4>)
 8006da4:	801a      	strh	r2, [r3, #0]
	if (StartN > 4090) {
 8006da6:	4b23      	ldr	r3, [pc, #140]	; (8006e34 <save_data_packet+0xf4>)
 8006da8:	881b      	ldrh	r3, [r3, #0]
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	4a22      	ldr	r2, [pc, #136]	; (8006e38 <save_data_packet+0xf8>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d935      	bls.n	8006e1e <save_data_packet+0xde>
		StartN = 0;
 8006db2:	4b20      	ldr	r3, [pc, #128]	; (8006e34 <save_data_packet+0xf4>)
 8006db4:	2200      	movs	r2, #0
 8006db6:	801a      	strh	r2, [r3, #0]
		StartSec += 1;
 8006db8:	4b1d      	ldr	r3, [pc, #116]	; (8006e30 <save_data_packet+0xf0>)
 8006dba:	881b      	ldrh	r3, [r3, #0]
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	b29a      	uxth	r2, r3
 8006dc2:	4b1b      	ldr	r3, [pc, #108]	; (8006e30 <save_data_packet+0xf0>)
 8006dc4:	801a      	strh	r2, [r3, #0]
		if (StartSec == 1024) {
 8006dc6:	4b1a      	ldr	r3, [pc, #104]	; (8006e30 <save_data_packet+0xf0>)
 8006dc8:	881b      	ldrh	r3, [r3, #0]
 8006dca:	b29a      	uxth	r2, r3
 8006dcc:	2380      	movs	r3, #128	; 0x80
 8006dce:	00db      	lsls	r3, r3, #3
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d102      	bne.n	8006dda <save_data_packet+0x9a>
			StartSec = 1;
 8006dd4:	4b16      	ldr	r3, [pc, #88]	; (8006e30 <save_data_packet+0xf0>)
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	801a      	strh	r2, [r3, #0]
		}
		W25qxx_EraseSector(StartSec);
 8006dda:	4b15      	ldr	r3, [pc, #84]	; (8006e30 <save_data_packet+0xf0>)
 8006ddc:	881b      	ldrh	r3, [r3, #0]
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	0018      	movs	r0, r3
 8006de2:	f001 fba7 	bl	8008534 <W25qxx_EraseSector>
		if (StartSec == EndSec) {
 8006de6:	4b12      	ldr	r3, [pc, #72]	; (8006e30 <save_data_packet+0xf0>)
 8006de8:	881b      	ldrh	r3, [r3, #0]
 8006dea:	b29a      	uxth	r2, r3
 8006dec:	4b13      	ldr	r3, [pc, #76]	; (8006e3c <save_data_packet+0xfc>)
 8006dee:	881b      	ldrh	r3, [r3, #0]
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d113      	bne.n	8006e1e <save_data_packet+0xde>
			EndN = 0;
 8006df6:	4b12      	ldr	r3, [pc, #72]	; (8006e40 <save_data_packet+0x100>)
 8006df8:	2200      	movs	r2, #0
 8006dfa:	801a      	strh	r2, [r3, #0]
			if (EndSec == 1023) {
 8006dfc:	4b0f      	ldr	r3, [pc, #60]	; (8006e3c <save_data_packet+0xfc>)
 8006dfe:	881b      	ldrh	r3, [r3, #0]
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	4a10      	ldr	r2, [pc, #64]	; (8006e44 <save_data_packet+0x104>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d103      	bne.n	8006e10 <save_data_packet+0xd0>
				EndSec = 1;
 8006e08:	4b0c      	ldr	r3, [pc, #48]	; (8006e3c <save_data_packet+0xfc>)
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	801a      	strh	r2, [r3, #0]
			} else {
				EndSec += 1;
			}
		}
	}
}
 8006e0e:	e006      	b.n	8006e1e <save_data_packet+0xde>
				EndSec += 1;
 8006e10:	4b0a      	ldr	r3, [pc, #40]	; (8006e3c <save_data_packet+0xfc>)
 8006e12:	881b      	ldrh	r3, [r3, #0]
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	3301      	adds	r3, #1
 8006e18:	b29a      	uxth	r2, r3
 8006e1a:	4b08      	ldr	r3, [pc, #32]	; (8006e3c <save_data_packet+0xfc>)
 8006e1c:	801a      	strh	r2, [r3, #0]
}
 8006e1e:	46c0      	nop			; (mov r8, r8)
 8006e20:	46bd      	mov	sp, r7
 8006e22:	b002      	add	sp, #8
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	46c0      	nop			; (mov r8, r8)
 8006e28:	20000d40 	.word	0x20000d40
 8006e2c:	20000020 	.word	0x20000020
 8006e30:	20001024 	.word	0x20001024
 8006e34:	20001020 	.word	0x20001020
 8006e38:	00000ffa 	.word	0x00000ffa
 8006e3c:	20001026 	.word	0x20001026
 8006e40:	20001022 	.word	0x20001022
 8006e44:	000003ff 	.word	0x000003ff

08006e48 <read_data_packet>:
uint8_t read_data_packet() {
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	af00      	add	r7, sp, #0
	memset(readPacket, 0, sizeof(readPacket));
 8006e4c:	4b32      	ldr	r3, [pc, #200]	; (8006f18 <read_data_packet+0xd0>)
 8006e4e:	2220      	movs	r2, #32
 8006e50:	2100      	movs	r1, #0
 8006e52:	0018      	movs	r0, r3
 8006e54:	f007 fb3d 	bl	800e4d2 <memset>
	if ((EndSec == StartSec) && (EndN == StartN)) {
 8006e58:	4b30      	ldr	r3, [pc, #192]	; (8006f1c <read_data_packet+0xd4>)
 8006e5a:	881b      	ldrh	r3, [r3, #0]
 8006e5c:	b29a      	uxth	r2, r3
 8006e5e:	4b30      	ldr	r3, [pc, #192]	; (8006f20 <read_data_packet+0xd8>)
 8006e60:	881b      	ldrh	r3, [r3, #0]
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d122      	bne.n	8006eae <read_data_packet+0x66>
 8006e68:	4b2e      	ldr	r3, [pc, #184]	; (8006f24 <read_data_packet+0xdc>)
 8006e6a:	881b      	ldrh	r3, [r3, #0]
 8006e6c:	b29a      	uxth	r2, r3
 8006e6e:	4b2e      	ldr	r3, [pc, #184]	; (8006f28 <read_data_packet+0xe0>)
 8006e70:	881b      	ldrh	r3, [r3, #0]
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d11a      	bne.n	8006eae <read_data_packet+0x66>
		if (EndN != 0 || EndSec != 1) {
 8006e78:	4b2a      	ldr	r3, [pc, #168]	; (8006f24 <read_data_packet+0xdc>)
 8006e7a:	881b      	ldrh	r3, [r3, #0]
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d104      	bne.n	8006e8c <read_data_packet+0x44>
 8006e82:	4b26      	ldr	r3, [pc, #152]	; (8006f1c <read_data_packet+0xd4>)
 8006e84:	881b      	ldrh	r3, [r3, #0]
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d00e      	beq.n	8006eaa <read_data_packet+0x62>
			W25qxx_EraseSector(1);
 8006e8c:	2001      	movs	r0, #1
 8006e8e:	f001 fb51 	bl	8008534 <W25qxx_EraseSector>
			StartN = 0;
 8006e92:	4b25      	ldr	r3, [pc, #148]	; (8006f28 <read_data_packet+0xe0>)
 8006e94:	2200      	movs	r2, #0
 8006e96:	801a      	strh	r2, [r3, #0]
			EndN = 0;
 8006e98:	4b22      	ldr	r3, [pc, #136]	; (8006f24 <read_data_packet+0xdc>)
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	801a      	strh	r2, [r3, #0]
			StartSec = 1;
 8006e9e:	4b20      	ldr	r3, [pc, #128]	; (8006f20 <read_data_packet+0xd8>)
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	801a      	strh	r2, [r3, #0]
			EndSec = 1;
 8006ea4:	4b1d      	ldr	r3, [pc, #116]	; (8006f1c <read_data_packet+0xd4>)
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	801a      	strh	r2, [r3, #0]
		}
		return 0;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	e030      	b.n	8006f10 <read_data_packet+0xc8>
	} else {
		W25qxx_ReadSector(readPacket, EndSec, EndN, 32);
 8006eae:	4b1b      	ldr	r3, [pc, #108]	; (8006f1c <read_data_packet+0xd4>)
 8006eb0:	881b      	ldrh	r3, [r3, #0]
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	0019      	movs	r1, r3
 8006eb6:	4b1b      	ldr	r3, [pc, #108]	; (8006f24 <read_data_packet+0xdc>)
 8006eb8:	881b      	ldrh	r3, [r3, #0]
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	001a      	movs	r2, r3
 8006ebe:	4816      	ldr	r0, [pc, #88]	; (8006f18 <read_data_packet+0xd0>)
 8006ec0:	2320      	movs	r3, #32
 8006ec2:	f001 fe1d 	bl	8008b00 <W25qxx_ReadSector>
		//reading data//
		EndN = EndN + 32;
 8006ec6:	4b17      	ldr	r3, [pc, #92]	; (8006f24 <read_data_packet+0xdc>)
 8006ec8:	881b      	ldrh	r3, [r3, #0]
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	3320      	adds	r3, #32
 8006ece:	b29a      	uxth	r2, r3
 8006ed0:	4b14      	ldr	r3, [pc, #80]	; (8006f24 <read_data_packet+0xdc>)
 8006ed2:	801a      	strh	r2, [r3, #0]
		if (EndN > 4090) {
 8006ed4:	4b13      	ldr	r3, [pc, #76]	; (8006f24 <read_data_packet+0xdc>)
 8006ed6:	881b      	ldrh	r3, [r3, #0]
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	4a14      	ldr	r2, [pc, #80]	; (8006f2c <read_data_packet+0xe4>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d916      	bls.n	8006f0e <read_data_packet+0xc6>
			if (EndSec == 1023) {
 8006ee0:	4b0e      	ldr	r3, [pc, #56]	; (8006f1c <read_data_packet+0xd4>)
 8006ee2:	881b      	ldrh	r3, [r3, #0]
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	4a12      	ldr	r2, [pc, #72]	; (8006f30 <read_data_packet+0xe8>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d106      	bne.n	8006efa <read_data_packet+0xb2>
				EndSec = 1;
 8006eec:	4b0b      	ldr	r3, [pc, #44]	; (8006f1c <read_data_packet+0xd4>)
 8006eee:	2201      	movs	r2, #1
 8006ef0:	801a      	strh	r2, [r3, #0]
				EndN = 0;
 8006ef2:	4b0c      	ldr	r3, [pc, #48]	; (8006f24 <read_data_packet+0xdc>)
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	801a      	strh	r2, [r3, #0]
 8006ef8:	e009      	b.n	8006f0e <read_data_packet+0xc6>
			} else {
				EndSec = EndSec + 1;
 8006efa:	4b08      	ldr	r3, [pc, #32]	; (8006f1c <read_data_packet+0xd4>)
 8006efc:	881b      	ldrh	r3, [r3, #0]
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	3301      	adds	r3, #1
 8006f02:	b29a      	uxth	r2, r3
 8006f04:	4b05      	ldr	r3, [pc, #20]	; (8006f1c <read_data_packet+0xd4>)
 8006f06:	801a      	strh	r2, [r3, #0]
				EndN = 0;
 8006f08:	4b06      	ldr	r3, [pc, #24]	; (8006f24 <read_data_packet+0xdc>)
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	801a      	strh	r2, [r3, #0]
			}
		}
		return 1;
 8006f0e:	2301      	movs	r3, #1
	}
}
 8006f10:	0018      	movs	r0, r3
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	46c0      	nop			; (mov r8, r8)
 8006f18:	20000d60 	.word	0x20000d60
 8006f1c:	20001026 	.word	0x20001026
 8006f20:	20001024 	.word	0x20001024
 8006f24:	20001022 	.word	0x20001022
 8006f28:	20001020 	.word	0x20001020
 8006f2c:	00000ffa 	.word	0x00000ffa
 8006f30:	000003ff 	.word	0x000003ff

08006f34 <send_hb_packet>:

void send_hb_packet() {
 8006f34:	b5b0      	push	{r4, r5, r7, lr}
 8006f36:	b088      	sub	sp, #32
 8006f38:	af00      	add	r7, sp, #0
	if (isTcpOpen == 1 && isDataMode == 1) {
 8006f3a:	4b89      	ldr	r3, [pc, #548]	; (8007160 <send_hb_packet+0x22c>)
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d000      	beq.n	8006f46 <send_hb_packet+0x12>
 8006f44:	e108      	b.n	8007158 <send_hb_packet+0x224>
 8006f46:	4b87      	ldr	r3, [pc, #540]	; (8007164 <send_hb_packet+0x230>)
 8006f48:	781b      	ldrb	r3, [r3, #0]
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	2b01      	cmp	r3, #1
 8006f4e:	d000      	beq.n	8006f52 <send_hb_packet+0x1e>
 8006f50:	e102      	b.n	8007158 <send_hb_packet+0x224>
		uint8_t TermInfo = 0;
 8006f52:	211c      	movs	r1, #28
 8006f54:	187b      	adds	r3, r7, r1
 8006f56:	2200      	movs	r2, #0
 8006f58:	701a      	strb	r2, [r3, #0]
		uint8_t VLvl;
		uint8_t SigStre = 20;
 8006f5a:	231b      	movs	r3, #27
 8006f5c:	18fb      	adds	r3, r7, r3
 8006f5e:	2214      	movs	r2, #20
 8006f60:	701a      	strb	r2, [r3, #0]
		uint8_t GSMSS;

		int voltage = 4400;
 8006f62:	4b81      	ldr	r3, [pc, #516]	; (8007168 <send_hb_packet+0x234>)
 8006f64:	617b      	str	r3, [r7, #20]
			TermInfo = TermInfo | 0x80;
		}
		//if gps tracking is on

		if (1) {
			TermInfo = TermInfo | 0x40;
 8006f66:	0008      	movs	r0, r1
 8006f68:	183b      	adds	r3, r7, r0
 8006f6a:	183a      	adds	r2, r7, r0
 8006f6c:	7812      	ldrb	r2, [r2, #0]
 8006f6e:	2140      	movs	r1, #64	; 0x40
 8006f70:	430a      	orrs	r2, r1
 8006f72:	701a      	strb	r2, [r3, #0]
		}
		//if SOS is on

		if (1) {
			TermInfo = TermInfo | 0x20;
 8006f74:	183b      	adds	r3, r7, r0
 8006f76:	183a      	adds	r2, r7, r0
 8006f78:	7812      	ldrb	r2, [r2, #0]
 8006f7a:	2120      	movs	r1, #32
 8006f7c:	430a      	orrs	r2, r1
 8006f7e:	701a      	strb	r2, [r3, #0]
		}
		//if Low batt alarm is on

		if (1) {
			TermInfo = TermInfo | 0x18;
 8006f80:	183b      	adds	r3, r7, r0
 8006f82:	183a      	adds	r2, r7, r0
 8006f84:	7812      	ldrb	r2, [r2, #0]
 8006f86:	2118      	movs	r1, #24
 8006f88:	430a      	orrs	r2, r1
 8006f8a:	701a      	strb	r2, [r3, #0]
		}
		//if Power Cut alarm is on

		if (1) {
			TermInfo = TermInfo | 0x10;
 8006f8c:	183b      	adds	r3, r7, r0
 8006f8e:	183a      	adds	r2, r7, r0
 8006f90:	7812      	ldrb	r2, [r2, #0]
 8006f92:	2110      	movs	r1, #16
 8006f94:	430a      	orrs	r2, r1
 8006f96:	701a      	strb	r2, [r3, #0]
		}
		//if shock alarm is on
		if (1) {
			TermInfo = TermInfo | 0x8;
 8006f98:	183b      	adds	r3, r7, r0
 8006f9a:	183a      	adds	r2, r7, r0
 8006f9c:	7812      	ldrb	r2, [r2, #0]
 8006f9e:	2108      	movs	r1, #8
 8006fa0:	430a      	orrs	r2, r1
 8006fa2:	701a      	strb	r2, [r3, #0]
		}
		// 000 means normal
		//if charge is on
		if (1) {
			TermInfo = TermInfo | 0x4;
 8006fa4:	183b      	adds	r3, r7, r0
 8006fa6:	183a      	adds	r2, r7, r0
 8006fa8:	7812      	ldrb	r2, [r2, #0]
 8006faa:	2104      	movs	r1, #4
 8006fac:	430a      	orrs	r2, r1
 8006fae:	701a      	strb	r2, [r3, #0]
		}
		//if ACC is on
		if (1) {
			TermInfo = TermInfo | 0x2;
 8006fb0:	183b      	adds	r3, r7, r0
 8006fb2:	183a      	adds	r2, r7, r0
 8006fb4:	7812      	ldrb	r2, [r2, #0]
 8006fb6:	2102      	movs	r1, #2
 8006fb8:	430a      	orrs	r2, r1
 8006fba:	701a      	strb	r2, [r3, #0]
		}
		//if Activated
		if (1) {
			TermInfo = TermInfo | 0x1;
 8006fbc:	183b      	adds	r3, r7, r0
 8006fbe:	183a      	adds	r2, r7, r0
 8006fc0:	7812      	ldrb	r2, [r2, #0]
 8006fc2:	2101      	movs	r1, #1
 8006fc4:	430a      	orrs	r2, r1
 8006fc6:	701a      	strb	r2, [r3, #0]
		}
		if (voltage > 4400) {
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	4a67      	ldr	r2, [pc, #412]	; (8007168 <send_hb_packet+0x234>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	dd04      	ble.n	8006fda <send_hb_packet+0xa6>
			VLvl = 6;
 8006fd0:	231f      	movs	r3, #31
 8006fd2:	18fb      	adds	r3, r7, r3
 8006fd4:	2206      	movs	r2, #6
 8006fd6:	701a      	strb	r2, [r3, #0]
 8006fd8:	e031      	b.n	800703e <send_hb_packet+0x10a>
		} else if (voltage > 4100) {
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	4a63      	ldr	r2, [pc, #396]	; (800716c <send_hb_packet+0x238>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	dd04      	ble.n	8006fec <send_hb_packet+0xb8>
			VLvl = 5;
 8006fe2:	231f      	movs	r3, #31
 8006fe4:	18fb      	adds	r3, r7, r3
 8006fe6:	2205      	movs	r2, #5
 8006fe8:	701a      	strb	r2, [r3, #0]
 8006fea:	e028      	b.n	800703e <send_hb_packet+0x10a>

		} else if (voltage > 4000) {
 8006fec:	697a      	ldr	r2, [r7, #20]
 8006fee:	23fa      	movs	r3, #250	; 0xfa
 8006ff0:	011b      	lsls	r3, r3, #4
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	dd04      	ble.n	8007000 <send_hb_packet+0xcc>
			VLvl = 4;
 8006ff6:	231f      	movs	r3, #31
 8006ff8:	18fb      	adds	r3, r7, r3
 8006ffa:	2204      	movs	r2, #4
 8006ffc:	701a      	strb	r2, [r3, #0]
 8006ffe:	e01e      	b.n	800703e <send_hb_packet+0x10a>

		} else if (voltage > 3900) {
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	4a5b      	ldr	r2, [pc, #364]	; (8007170 <send_hb_packet+0x23c>)
 8007004:	4293      	cmp	r3, r2
 8007006:	dd04      	ble.n	8007012 <send_hb_packet+0xde>
			VLvl = 3;
 8007008:	231f      	movs	r3, #31
 800700a:	18fb      	adds	r3, r7, r3
 800700c:	2203      	movs	r2, #3
 800700e:	701a      	strb	r2, [r3, #0]
 8007010:	e015      	b.n	800703e <send_hb_packet+0x10a>

		} else if (voltage > 3800) {
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	4a57      	ldr	r2, [pc, #348]	; (8007174 <send_hb_packet+0x240>)
 8007016:	4293      	cmp	r3, r2
 8007018:	dd04      	ble.n	8007024 <send_hb_packet+0xf0>
			VLvl = 2;
 800701a:	231f      	movs	r3, #31
 800701c:	18fb      	adds	r3, r7, r3
 800701e:	2202      	movs	r2, #2
 8007020:	701a      	strb	r2, [r3, #0]
 8007022:	e00c      	b.n	800703e <send_hb_packet+0x10a>

		} else if (voltage > 3700) {
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	4a54      	ldr	r2, [pc, #336]	; (8007178 <send_hb_packet+0x244>)
 8007028:	4293      	cmp	r3, r2
 800702a:	dd04      	ble.n	8007036 <send_hb_packet+0x102>
			VLvl = 1;
 800702c:	231f      	movs	r3, #31
 800702e:	18fb      	adds	r3, r7, r3
 8007030:	2201      	movs	r2, #1
 8007032:	701a      	strb	r2, [r3, #0]
 8007034:	e003      	b.n	800703e <send_hb_packet+0x10a>

		} else {
			VLvl = 0;
 8007036:	231f      	movs	r3, #31
 8007038:	18fb      	adds	r3, r7, r3
 800703a:	2200      	movs	r2, #0
 800703c:	701a      	strb	r2, [r3, #0]

		}
		if (SigStre > 19) {
 800703e:	231b      	movs	r3, #27
 8007040:	18fb      	adds	r3, r7, r3
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	2b13      	cmp	r3, #19
 8007046:	d904      	bls.n	8007052 <send_hb_packet+0x11e>
			GSMSS = 4;
 8007048:	231e      	movs	r3, #30
 800704a:	18fb      	adds	r3, r7, r3
 800704c:	2204      	movs	r2, #4
 800704e:	701a      	strb	r2, [r3, #0]
 8007050:	e021      	b.n	8007096 <send_hb_packet+0x162>
		} else if (SigStre > 14) {
 8007052:	231b      	movs	r3, #27
 8007054:	18fb      	adds	r3, r7, r3
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	2b0e      	cmp	r3, #14
 800705a:	d904      	bls.n	8007066 <send_hb_packet+0x132>
			GSMSS = 3;
 800705c:	231e      	movs	r3, #30
 800705e:	18fb      	adds	r3, r7, r3
 8007060:	2203      	movs	r2, #3
 8007062:	701a      	strb	r2, [r3, #0]
 8007064:	e017      	b.n	8007096 <send_hb_packet+0x162>
		} else if (SigStre > 9) {
 8007066:	231b      	movs	r3, #27
 8007068:	18fb      	adds	r3, r7, r3
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	2b09      	cmp	r3, #9
 800706e:	d904      	bls.n	800707a <send_hb_packet+0x146>
			GSMSS = 2;
 8007070:	231e      	movs	r3, #30
 8007072:	18fb      	adds	r3, r7, r3
 8007074:	2202      	movs	r2, #2
 8007076:	701a      	strb	r2, [r3, #0]
 8007078:	e00d      	b.n	8007096 <send_hb_packet+0x162>
		} else if (SigStre > 1) {
 800707a:	231b      	movs	r3, #27
 800707c:	18fb      	adds	r3, r7, r3
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	2b01      	cmp	r3, #1
 8007082:	d904      	bls.n	800708e <send_hb_packet+0x15a>
			GSMSS = 1;
 8007084:	231e      	movs	r3, #30
 8007086:	18fb      	adds	r3, r7, r3
 8007088:	2201      	movs	r2, #1
 800708a:	701a      	strb	r2, [r3, #0]
 800708c:	e003      	b.n	8007096 <send_hb_packet+0x162>
		} else {
			GSMSS = 0;
 800708e:	231e      	movs	r3, #30
 8007090:	18fb      	adds	r3, r7, r3
 8007092:	2200      	movs	r2, #0
 8007094:	701a      	strb	r2, [r3, #0]
		}

		heartbeatPacket[4] = TermInfo;
 8007096:	4b39      	ldr	r3, [pc, #228]	; (800717c <send_hb_packet+0x248>)
 8007098:	221c      	movs	r2, #28
 800709a:	18ba      	adds	r2, r7, r2
 800709c:	7812      	ldrb	r2, [r2, #0]
 800709e:	711a      	strb	r2, [r3, #4]
		heartbeatPacket[5] = VLvl;
 80070a0:	4b36      	ldr	r3, [pc, #216]	; (800717c <send_hb_packet+0x248>)
 80070a2:	221f      	movs	r2, #31
 80070a4:	18ba      	adds	r2, r7, r2
 80070a6:	7812      	ldrb	r2, [r2, #0]
 80070a8:	715a      	strb	r2, [r3, #5]
		heartbeatPacket[6] = GSMSS;
 80070aa:	4b34      	ldr	r3, [pc, #208]	; (800717c <send_hb_packet+0x248>)
 80070ac:	221e      	movs	r2, #30
 80070ae:	18ba      	adds	r2, r7, r2
 80070b0:	7812      	ldrb	r2, [r2, #0]
 80070b2:	719a      	strb	r2, [r3, #6]
		heartbeatPacket[7] = 0;
 80070b4:	4b31      	ldr	r3, [pc, #196]	; (800717c <send_hb_packet+0x248>)
 80070b6:	2200      	movs	r2, #0
 80070b8:	71da      	strb	r2, [r3, #7]
		heartbeatPacket[8] = 2;
 80070ba:	4b30      	ldr	r3, [pc, #192]	; (800717c <send_hb_packet+0x248>)
 80070bc:	2202      	movs	r2, #2
 80070be:	721a      	strb	r2, [r3, #8]
		heartbeatPacket[9] = infoSNo >> 8;
 80070c0:	4b2f      	ldr	r3, [pc, #188]	; (8007180 <send_hb_packet+0x24c>)
 80070c2:	881b      	ldrh	r3, [r3, #0]
 80070c4:	0a1b      	lsrs	r3, r3, #8
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	b2da      	uxtb	r2, r3
 80070ca:	4b2c      	ldr	r3, [pc, #176]	; (800717c <send_hb_packet+0x248>)
 80070cc:	725a      	strb	r2, [r3, #9]
		heartbeatPacket[10] = infoSNo;
 80070ce:	4b2c      	ldr	r3, [pc, #176]	; (8007180 <send_hb_packet+0x24c>)
 80070d0:	881b      	ldrh	r3, [r3, #0]
 80070d2:	b2da      	uxtb	r2, r3
 80070d4:	4b29      	ldr	r3, [pc, #164]	; (800717c <send_hb_packet+0x248>)
 80070d6:	729a      	strb	r2, [r3, #10]

		uint8_t tempCrcData[9];
		for (uint8_t i = 0; i < 10; i++) {
 80070d8:	231d      	movs	r3, #29
 80070da:	18fb      	adds	r3, r7, r3
 80070dc:	2200      	movs	r2, #0
 80070de:	701a      	strb	r2, [r3, #0]
 80070e0:	e00e      	b.n	8007100 <send_hb_packet+0x1cc>
			tempCrcData[i] = heartbeatPacket[i + 2];
 80070e2:	201d      	movs	r0, #29
 80070e4:	183b      	adds	r3, r7, r0
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	1c9a      	adds	r2, r3, #2
 80070ea:	183b      	adds	r3, r7, r0
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	4923      	ldr	r1, [pc, #140]	; (800717c <send_hb_packet+0x248>)
 80070f0:	5c89      	ldrb	r1, [r1, r2]
 80070f2:	1d3a      	adds	r2, r7, #4
 80070f4:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 10; i++) {
 80070f6:	183b      	adds	r3, r7, r0
 80070f8:	781a      	ldrb	r2, [r3, #0]
 80070fa:	183b      	adds	r3, r7, r0
 80070fc:	3201      	adds	r2, #1
 80070fe:	701a      	strb	r2, [r3, #0]
 8007100:	231d      	movs	r3, #29
 8007102:	18fb      	adds	r3, r7, r3
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	2b09      	cmp	r3, #9
 8007108:	d9eb      	bls.n	80070e2 <send_hb_packet+0x1ae>
		}
		uint8_t *tempPtr = tempCrcData;
 800710a:	1d3b      	adds	r3, r7, #4
 800710c:	613b      	str	r3, [r7, #16]
		uint16_t crcResult = 0;
 800710e:	250e      	movs	r5, #14
 8007110:	197b      	adds	r3, r7, r5
 8007112:	2200      	movs	r2, #0
 8007114:	801a      	strh	r2, [r3, #0]
		crcResult = GetCrc16(tempPtr,
 8007116:	197c      	adds	r4, r7, r5
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	2109      	movs	r1, #9
 800711c:	0018      	movs	r0, r3
 800711e:	f7ff fb4d 	bl	80067bc <GetCrc16>
 8007122:	0003      	movs	r3, r0
 8007124:	8023      	strh	r3, [r4, #0]
				sizeof(tempCrcData) / sizeof(tempCrcData[0]));
		heartbeatPacket[11] = crcResult >> 8;
 8007126:	0029      	movs	r1, r5
 8007128:	187b      	adds	r3, r7, r1
 800712a:	881b      	ldrh	r3, [r3, #0]
 800712c:	0a1b      	lsrs	r3, r3, #8
 800712e:	b29b      	uxth	r3, r3
 8007130:	b2da      	uxtb	r2, r3
 8007132:	4b12      	ldr	r3, [pc, #72]	; (800717c <send_hb_packet+0x248>)
 8007134:	72da      	strb	r2, [r3, #11]
		heartbeatPacket[12] = crcResult;
 8007136:	187b      	adds	r3, r7, r1
 8007138:	881b      	ldrh	r3, [r3, #0]
 800713a:	b2da      	uxtb	r2, r3
 800713c:	4b0f      	ldr	r3, [pc, #60]	; (800717c <send_hb_packet+0x248>)
 800713e:	731a      	strb	r2, [r3, #12]
		HAL_UART_Transmit(&AT_PORT, heartbeatPacket, 15, 100);
 8007140:	490e      	ldr	r1, [pc, #56]	; (800717c <send_hb_packet+0x248>)
 8007142:	4810      	ldr	r0, [pc, #64]	; (8007184 <send_hb_packet+0x250>)
 8007144:	2364      	movs	r3, #100	; 0x64
 8007146:	220f      	movs	r2, #15
 8007148:	f005 fa68 	bl	800c61c <HAL_UART_Transmit>
		infoSNo++;
 800714c:	4b0c      	ldr	r3, [pc, #48]	; (8007180 <send_hb_packet+0x24c>)
 800714e:	881b      	ldrh	r3, [r3, #0]
 8007150:	3301      	adds	r3, #1
 8007152:	b29a      	uxth	r2, r3
 8007154:	4b0a      	ldr	r3, [pc, #40]	; (8007180 <send_hb_packet+0x24c>)
 8007156:	801a      	strh	r2, [r3, #0]

	}
}
 8007158:	46c0      	nop			; (mov r8, r8)
 800715a:	46bd      	mov	sp, r7
 800715c:	b008      	add	sp, #32
 800715e:	bdb0      	pop	{r4, r5, r7, pc}
 8007160:	20000d3a 	.word	0x20000d3a
 8007164:	2000084a 	.word	0x2000084a
 8007168:	00001130 	.word	0x00001130
 800716c:	00001004 	.word	0x00001004
 8007170:	00000f3c 	.word	0x00000f3c
 8007174:	00000ed8 	.word	0x00000ed8
 8007178:	00000e74 	.word	0x00000e74
 800717c:	20000098 	.word	0x20000098
 8007180:	2000005e 	.word	0x2000005e
 8007184:	200004a8 	.word	0x200004a8

08007188 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8007188:	b580      	push	{r7, lr}
 800718a:	b086      	sub	sp, #24
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
	if (isDataMode == 1) {
 8007190:	4b2e      	ldr	r3, [pc, #184]	; (800724c <HAL_TIM_IC_CaptureCallback+0xc4>)
 8007192:	781b      	ldrb	r3, [r3, #0]
 8007194:	b2db      	uxtb	r3, r3
 8007196:	2b01      	cmp	r3, #1
 8007198:	d153      	bne.n	8007242 <HAL_TIM_IC_CaptureCallback+0xba>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) { // if the interrupt source is channel1
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	7f1b      	ldrb	r3, [r3, #28]
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d14f      	bne.n	8007242 <HAL_TIM_IC_CaptureCallback+0xba>
			uint16_t IC_Val1, IC_Val2;
			IC_Val1 = vals[0];
 80071a2:	2116      	movs	r1, #22
 80071a4:	187b      	adds	r3, r7, r1
 80071a6:	4a2a      	ldr	r2, [pc, #168]	; (8007250 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80071a8:	8812      	ldrh	r2, [r2, #0]
 80071aa:	801a      	strh	r2, [r3, #0]
			IC_Val2 = vals[1];
 80071ac:	2014      	movs	r0, #20
 80071ae:	183b      	adds	r3, r7, r0
 80071b0:	4a27      	ldr	r2, [pc, #156]	; (8007250 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80071b2:	8852      	ldrh	r2, [r2, #2]
 80071b4:	801a      	strh	r2, [r3, #0]
			if (IC_Val2 > IC_Val1) {
 80071b6:	183a      	adds	r2, r7, r0
 80071b8:	187b      	adds	r3, r7, r1
 80071ba:	8812      	ldrh	r2, [r2, #0]
 80071bc:	881b      	ldrh	r3, [r3, #0]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d908      	bls.n	80071d4 <HAL_TIM_IC_CaptureCallback+0x4c>
				Difference = IC_Val2 - IC_Val1;
 80071c2:	183a      	adds	r2, r7, r0
 80071c4:	187b      	adds	r3, r7, r1
 80071c6:	8812      	ldrh	r2, [r2, #0]
 80071c8:	881b      	ldrh	r3, [r3, #0]
 80071ca:	1ad3      	subs	r3, r2, r3
 80071cc:	b29a      	uxth	r2, r3
 80071ce:	4b21      	ldr	r3, [pc, #132]	; (8007254 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80071d0:	801a      	strh	r2, [r3, #0]
 80071d2:	e011      	b.n	80071f8 <HAL_TIM_IC_CaptureCallback+0x70>
			} else if (IC_Val1 > IC_Val2) {
 80071d4:	2116      	movs	r1, #22
 80071d6:	187a      	adds	r2, r7, r1
 80071d8:	2014      	movs	r0, #20
 80071da:	183b      	adds	r3, r7, r0
 80071dc:	8812      	ldrh	r2, [r2, #0]
 80071de:	881b      	ldrh	r3, [r3, #0]
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d909      	bls.n	80071f8 <HAL_TIM_IC_CaptureCallback+0x70>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 80071e4:	183a      	adds	r2, r7, r0
 80071e6:	187b      	adds	r3, r7, r1
 80071e8:	8812      	ldrh	r2, [r2, #0]
 80071ea:	881b      	ldrh	r3, [r3, #0]
 80071ec:	1ad3      	subs	r3, r2, r3
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	3b01      	subs	r3, #1
 80071f2:	b29a      	uxth	r2, r3
 80071f4:	4b17      	ldr	r3, [pc, #92]	; (8007254 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80071f6:	801a      	strh	r2, [r3, #0]
			}
			float refClock = TIMCLOCK / (PRESCALAR);
 80071f8:	4b17      	ldr	r3, [pc, #92]	; (8007258 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80071fa:	613b      	str	r3, [r7, #16]
			float mFactor = 1000 / refClock;
 80071fc:	6939      	ldr	r1, [r7, #16]
 80071fe:	4817      	ldr	r0, [pc, #92]	; (800725c <HAL_TIM_IC_CaptureCallback+0xd4>)
 8007200:	f7f9 fbb8 	bl	8000974 <__aeabi_fdiv>
 8007204:	1c03      	adds	r3, r0, #0
 8007206:	60fb      	str	r3, [r7, #12]
			usWidth = Difference * mFactor;
 8007208:	4b12      	ldr	r3, [pc, #72]	; (8007254 <HAL_TIM_IC_CaptureCallback+0xcc>)
 800720a:	881b      	ldrh	r3, [r3, #0]
 800720c:	0018      	movs	r0, r3
 800720e:	f7fa f883 	bl	8001318 <__aeabi_i2f>
 8007212:	1c03      	adds	r3, r0, #0
 8007214:	68f9      	ldr	r1, [r7, #12]
 8007216:	1c18      	adds	r0, r3, #0
 8007218:	f7f9 fd74 	bl	8000d04 <__aeabi_fmul>
 800721c:	1c03      	adds	r3, r0, #0
 800721e:	1c18      	adds	r0, r3, #0
 8007220:	f7f9 f982 	bl	8000528 <__aeabi_f2uiz>
 8007224:	0003      	movs	r3, r0
 8007226:	b29a      	uxth	r2, r3
 8007228:	4b0d      	ldr	r3, [pc, #52]	; (8007260 <HAL_TIM_IC_CaptureCallback+0xd8>)
 800722a:	801a      	strh	r2, [r3, #0]
			if (usWidth > 100 && usWidth < 200) {
 800722c:	4b0c      	ldr	r3, [pc, #48]	; (8007260 <HAL_TIM_IC_CaptureCallback+0xd8>)
 800722e:	881b      	ldrh	r3, [r3, #0]
 8007230:	2b64      	cmp	r3, #100	; 0x64
 8007232:	d906      	bls.n	8007242 <HAL_TIM_IC_CaptureCallback+0xba>
 8007234:	4b0a      	ldr	r3, [pc, #40]	; (8007260 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8007236:	881b      	ldrh	r3, [r3, #0]
 8007238:	2bc7      	cmp	r3, #199	; 0xc7
 800723a:	d802      	bhi.n	8007242 <HAL_TIM_IC_CaptureCallback+0xba>
				//printf("Got message indication\n");
				isPulse = 1;
 800723c:	4b09      	ldr	r3, [pc, #36]	; (8007264 <HAL_TIM_IC_CaptureCallback+0xdc>)
 800723e:	2201      	movs	r2, #1
 8007240:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 8007242:	46c0      	nop			; (mov r8, r8)
 8007244:	46bd      	mov	sp, r7
 8007246:	b006      	add	sp, #24
 8007248:	bd80      	pop	{r7, pc}
 800724a:	46c0      	nop			; (mov r8, r8)
 800724c:	2000084a 	.word	0x2000084a
 8007250:	200006fc 	.word	0x200006fc
 8007254:	200006f8 	.word	0x200006f8
 8007258:	47c35000 	.word	0x47c35000
 800725c:	447a0000 	.word	0x447a0000
 8007260:	200006fa 	.word	0x200006fa
 8007264:	2000070a 	.word	0x2000070a

08007268 <substring>:

char* substring(char *destination, const char *source, uint8_t beg, uint8_t n) {
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	0019      	movs	r1, r3
 8007274:	1dfb      	adds	r3, r7, #7
 8007276:	701a      	strb	r2, [r3, #0]
 8007278:	1dbb      	adds	r3, r7, #6
 800727a:	1c0a      	adds	r2, r1, #0
 800727c:	701a      	strb	r2, [r3, #0]
	// extracts `n` characters from the source string starting from `beg` index
	// and copy them into the destination string
	while (n > 0) {
 800727e:	e011      	b.n	80072a4 <substring+0x3c>
		*destination = *(source + beg);
 8007280:	1dfb      	adds	r3, r7, #7
 8007282:	781b      	ldrb	r3, [r3, #0]
 8007284:	68ba      	ldr	r2, [r7, #8]
 8007286:	18d3      	adds	r3, r2, r3
 8007288:	781a      	ldrb	r2, [r3, #0]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	701a      	strb	r2, [r3, #0]
		destination++;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	3301      	adds	r3, #1
 8007292:	60fb      	str	r3, [r7, #12]
		source++;
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	3301      	adds	r3, #1
 8007298:	60bb      	str	r3, [r7, #8]
		n--;
 800729a:	1dbb      	adds	r3, r7, #6
 800729c:	781a      	ldrb	r2, [r3, #0]
 800729e:	1dbb      	adds	r3, r7, #6
 80072a0:	3a01      	subs	r2, #1
 80072a2:	701a      	strb	r2, [r3, #0]
	while (n > 0) {
 80072a4:	1dbb      	adds	r3, r7, #6
 80072a6:	781b      	ldrb	r3, [r3, #0]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d1e9      	bne.n	8007280 <substring+0x18>
	}

	// null terminate destination string
	*destination = '\0';
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2200      	movs	r2, #0
 80072b0:	701a      	strb	r2, [r3, #0]

	// return the destination string
	return destination;
 80072b2:	68fb      	ldr	r3, [r7, #12]
}
 80072b4:	0018      	movs	r0, r3
 80072b6:	46bd      	mov	sp, r7
 80072b8:	b004      	add	sp, #16
 80072ba:	bd80      	pop	{r7, pc}

080072bc <send_message>:

void send_message(uint8_t msgType) {
 80072bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072be:	b0bb      	sub	sp, #236	; 0xec
 80072c0:	af02      	add	r7, sp, #8
 80072c2:	0002      	movs	r2, r0
 80072c4:	1dfb      	adds	r3, r7, #7
 80072c6:	701a      	strb	r2, [r3, #0]
	if (msgType == 1) {
 80072c8:	1dfb      	adds	r3, r7, #7
 80072ca:	781b      	ldrb	r3, [r3, #0]
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d000      	beq.n	80072d2 <send_message+0x16>
 80072d0:	e1c7      	b.n	8007662 <send_message+0x3a6>
		//printf("sending message(current location)\n");
		// send_command("AT+CMGS=\"3352093997\"\n\r", 10, 6, 0, 0);
		char tempMsg[150];
		uint8_t speed = 0;
 80072d2:	21de      	movs	r1, #222	; 0xde
 80072d4:	187b      	adds	r3, r7, r1
 80072d6:	2200      	movs	r2, #0
 80072d8:	701a      	strb	r2, [r3, #0]
		uint32_t lat = 0, lon = 0;
 80072da:	2300      	movs	r3, #0
 80072dc:	20d8      	movs	r0, #216	; 0xd8
 80072de:	183a      	adds	r2, r7, r0
 80072e0:	6013      	str	r3, [r2, #0]
 80072e2:	2300      	movs	r3, #0
 80072e4:	24d4      	movs	r4, #212	; 0xd4
 80072e6:	193a      	adds	r2, r7, r4
 80072e8:	6013      	str	r3, [r2, #0]
		double tempFloat;
		double tempMin;
		uint8_t tempDeg;
		char buf[15];
		float latitude, longitude;
		lat = (gps_info[7] << 24) | (gps_info[8] << 16) | (gps_info[9] << 8)
 80072ea:	4be0      	ldr	r3, [pc, #896]	; (800766c <send_message+0x3b0>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	3307      	adds	r3, #7
 80072f0:	781b      	ldrb	r3, [r3, #0]
 80072f2:	061a      	lsls	r2, r3, #24
 80072f4:	4bdd      	ldr	r3, [pc, #884]	; (800766c <send_message+0x3b0>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	3308      	adds	r3, #8
 80072fa:	781b      	ldrb	r3, [r3, #0]
 80072fc:	041b      	lsls	r3, r3, #16
 80072fe:	431a      	orrs	r2, r3
 8007300:	4bda      	ldr	r3, [pc, #872]	; (800766c <send_message+0x3b0>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	3309      	adds	r3, #9
 8007306:	781b      	ldrb	r3, [r3, #0]
 8007308:	021b      	lsls	r3, r3, #8
 800730a:	431a      	orrs	r2, r3
		| gps_info[10];
 800730c:	4bd7      	ldr	r3, [pc, #860]	; (800766c <send_message+0x3b0>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	330a      	adds	r3, #10
 8007312:	781b      	ldrb	r3, [r3, #0]
 8007314:	4313      	orrs	r3, r2
		lat = (gps_info[7] << 24) | (gps_info[8] << 16) | (gps_info[9] << 8)
 8007316:	183a      	adds	r2, r7, r0
 8007318:	6013      	str	r3, [r2, #0]
		lon = (gps_info[11] << 24) | (gps_info[12] << 16) | (gps_info[13] << 8)
 800731a:	4bd4      	ldr	r3, [pc, #848]	; (800766c <send_message+0x3b0>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	330b      	adds	r3, #11
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	061a      	lsls	r2, r3, #24
 8007324:	4bd1      	ldr	r3, [pc, #836]	; (800766c <send_message+0x3b0>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	330c      	adds	r3, #12
 800732a:	781b      	ldrb	r3, [r3, #0]
 800732c:	041b      	lsls	r3, r3, #16
 800732e:	431a      	orrs	r2, r3
 8007330:	4bce      	ldr	r3, [pc, #824]	; (800766c <send_message+0x3b0>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	330d      	adds	r3, #13
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	021b      	lsls	r3, r3, #8
 800733a:	431a      	orrs	r2, r3
		| gps_info[14];
 800733c:	4bcb      	ldr	r3, [pc, #812]	; (800766c <send_message+0x3b0>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	330e      	adds	r3, #14
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	4313      	orrs	r3, r2
		lon = (gps_info[11] << 24) | (gps_info[12] << 16) | (gps_info[13] << 8)
 8007346:	193a      	adds	r2, r7, r4
 8007348:	6013      	str	r3, [r2, #0]
		speed = gps_info[15];
 800734a:	4bc8      	ldr	r3, [pc, #800]	; (800766c <send_message+0x3b0>)
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	187b      	adds	r3, r7, r1
 8007350:	7bd2      	ldrb	r2, [r2, #15]
 8007352:	701a      	strb	r2, [r3, #0]
		tempFloat = lat / 30000.0;
 8007354:	183a      	adds	r2, r7, r0
 8007356:	6810      	ldr	r0, [r2, #0]
 8007358:	f7fb fdec 	bl	8002f34 <__aeabi_ui2d>
 800735c:	2200      	movs	r2, #0
 800735e:	4bc4      	ldr	r3, [pc, #784]	; (8007670 <send_message+0x3b4>)
 8007360:	f7fa fb64 	bl	8001a2c <__aeabi_ddiv>
 8007364:	0002      	movs	r2, r0
 8007366:	000b      	movs	r3, r1
 8007368:	24c8      	movs	r4, #200	; 0xc8
 800736a:	1938      	adds	r0, r7, r4
 800736c:	6002      	str	r2, [r0, #0]
 800736e:	6043      	str	r3, [r0, #4]
		tempDeg = (int) tempFloat / 60;
 8007370:	193a      	adds	r2, r7, r4
 8007372:	6810      	ldr	r0, [r2, #0]
 8007374:	6851      	ldr	r1, [r2, #4]
 8007376:	f7fb fd77 	bl	8002e68 <__aeabi_d2iz>
 800737a:	0003      	movs	r3, r0
 800737c:	213c      	movs	r1, #60	; 0x3c
 800737e:	0018      	movs	r0, r3
 8007380:	f7f8 ff6e 	bl	8000260 <__divsi3>
 8007384:	0003      	movs	r3, r0
 8007386:	001a      	movs	r2, r3
 8007388:	26c7      	movs	r6, #199	; 0xc7
 800738a:	19bb      	adds	r3, r7, r6
 800738c:	701a      	strb	r2, [r3, #0]
		tempMin = (int) tempFloat % 60;
 800738e:	193a      	adds	r2, r7, r4
 8007390:	6810      	ldr	r0, [r2, #0]
 8007392:	6851      	ldr	r1, [r2, #4]
 8007394:	f7fb fd68 	bl	8002e68 <__aeabi_d2iz>
 8007398:	0003      	movs	r3, r0
 800739a:	213c      	movs	r1, #60	; 0x3c
 800739c:	0018      	movs	r0, r3
 800739e:	f7f9 f845 	bl	800042c <__aeabi_idivmod>
 80073a2:	000b      	movs	r3, r1
 80073a4:	0018      	movs	r0, r3
 80073a6:	f7fb fd95 	bl	8002ed4 <__aeabi_i2d>
 80073aa:	0002      	movs	r2, r0
 80073ac:	000b      	movs	r3, r1
 80073ae:	25b8      	movs	r5, #184	; 0xb8
 80073b0:	1978      	adds	r0, r7, r5
 80073b2:	6002      	str	r2, [r0, #0]
 80073b4:	6043      	str	r3, [r0, #4]
		tempFloat = tempFloat - (int) tempFloat;
 80073b6:	193a      	adds	r2, r7, r4
 80073b8:	6810      	ldr	r0, [r2, #0]
 80073ba:	6851      	ldr	r1, [r2, #4]
 80073bc:	f7fb fd54 	bl	8002e68 <__aeabi_d2iz>
 80073c0:	0003      	movs	r3, r0
 80073c2:	0018      	movs	r0, r3
 80073c4:	f7fb fd86 	bl	8002ed4 <__aeabi_i2d>
 80073c8:	0002      	movs	r2, r0
 80073ca:	000b      	movs	r3, r1
 80073cc:	1938      	adds	r0, r7, r4
 80073ce:	6841      	ldr	r1, [r0, #4]
 80073d0:	6800      	ldr	r0, [r0, #0]
 80073d2:	f7fb f999 	bl	8002708 <__aeabi_dsub>
 80073d6:	0002      	movs	r2, r0
 80073d8:	000b      	movs	r3, r1
 80073da:	1938      	adds	r0, r7, r4
 80073dc:	6002      	str	r2, [r0, #0]
 80073de:	6043      	str	r3, [r0, #4]
		tempMin = tempMin + tempFloat;
 80073e0:	193a      	adds	r2, r7, r4
 80073e2:	6853      	ldr	r3, [r2, #4]
 80073e4:	6812      	ldr	r2, [r2, #0]
 80073e6:	1978      	adds	r0, r7, r5
 80073e8:	6841      	ldr	r1, [r0, #4]
 80073ea:	6800      	ldr	r0, [r0, #0]
 80073ec:	f7f9 ffe2 	bl	80013b4 <__aeabi_dadd>
 80073f0:	0002      	movs	r2, r0
 80073f2:	000b      	movs	r3, r1
 80073f4:	1978      	adds	r0, r7, r5
 80073f6:	6002      	str	r2, [r0, #0]
 80073f8:	6043      	str	r3, [r0, #4]
		latitude = tempMin / 60.0;
 80073fa:	2200      	movs	r2, #0
 80073fc:	4b9d      	ldr	r3, [pc, #628]	; (8007674 <send_message+0x3b8>)
 80073fe:	1978      	adds	r0, r7, r5
 8007400:	6841      	ldr	r1, [r0, #4]
 8007402:	6800      	ldr	r0, [r0, #0]
 8007404:	f7fa fb12 	bl	8001a2c <__aeabi_ddiv>
 8007408:	0002      	movs	r2, r0
 800740a:	000b      	movs	r3, r1
 800740c:	0010      	movs	r0, r2
 800740e:	0019      	movs	r1, r3
 8007410:	f7fb fdfe 	bl	8003010 <__aeabi_d2f>
 8007414:	1c03      	adds	r3, r0, #0
 8007416:	22b4      	movs	r2, #180	; 0xb4
 8007418:	18b8      	adds	r0, r7, r2
 800741a:	6003      	str	r3, [r0, #0]
		latitude += tempDeg;
 800741c:	19bb      	adds	r3, r7, r6
 800741e:	781b      	ldrb	r3, [r3, #0]
 8007420:	0018      	movs	r0, r3
 8007422:	f7f9 ff79 	bl	8001318 <__aeabi_i2f>
 8007426:	1c03      	adds	r3, r0, #0
 8007428:	1c19      	adds	r1, r3, #0
 800742a:	22b4      	movs	r2, #180	; 0xb4
 800742c:	18b8      	adds	r0, r7, r2
 800742e:	6800      	ldr	r0, [r0, #0]
 8007430:	f7f9 f902 	bl	8000638 <__aeabi_fadd>
 8007434:	1c03      	adds	r3, r0, #0
 8007436:	22b4      	movs	r2, #180	; 0xb4
 8007438:	18b8      	adds	r0, r7, r2
 800743a:	6003      	str	r3, [r0, #0]
		tempFloat = lon / 30000.0;
 800743c:	23d4      	movs	r3, #212	; 0xd4
 800743e:	18fb      	adds	r3, r7, r3
 8007440:	6818      	ldr	r0, [r3, #0]
 8007442:	f7fb fd77 	bl	8002f34 <__aeabi_ui2d>
 8007446:	2200      	movs	r2, #0
 8007448:	4b89      	ldr	r3, [pc, #548]	; (8007670 <send_message+0x3b4>)
 800744a:	f7fa faef 	bl	8001a2c <__aeabi_ddiv>
 800744e:	0002      	movs	r2, r0
 8007450:	000b      	movs	r3, r1
 8007452:	1938      	adds	r0, r7, r4
 8007454:	6002      	str	r2, [r0, #0]
 8007456:	6043      	str	r3, [r0, #4]
		tempDeg = (int) tempFloat / 60;
 8007458:	193b      	adds	r3, r7, r4
 800745a:	6818      	ldr	r0, [r3, #0]
 800745c:	6859      	ldr	r1, [r3, #4]
 800745e:	f7fb fd03 	bl	8002e68 <__aeabi_d2iz>
 8007462:	0003      	movs	r3, r0
 8007464:	213c      	movs	r1, #60	; 0x3c
 8007466:	0018      	movs	r0, r3
 8007468:	f7f8 fefa 	bl	8000260 <__divsi3>
 800746c:	0003      	movs	r3, r0
 800746e:	001a      	movs	r2, r3
 8007470:	19bb      	adds	r3, r7, r6
 8007472:	701a      	strb	r2, [r3, #0]
		tempMin = (int) tempFloat % 60;
 8007474:	193b      	adds	r3, r7, r4
 8007476:	6818      	ldr	r0, [r3, #0]
 8007478:	6859      	ldr	r1, [r3, #4]
 800747a:	f7fb fcf5 	bl	8002e68 <__aeabi_d2iz>
 800747e:	0003      	movs	r3, r0
 8007480:	213c      	movs	r1, #60	; 0x3c
 8007482:	0018      	movs	r0, r3
 8007484:	f7f8 ffd2 	bl	800042c <__aeabi_idivmod>
 8007488:	000b      	movs	r3, r1
 800748a:	0018      	movs	r0, r3
 800748c:	f7fb fd22 	bl	8002ed4 <__aeabi_i2d>
 8007490:	0002      	movs	r2, r0
 8007492:	000b      	movs	r3, r1
 8007494:	1978      	adds	r0, r7, r5
 8007496:	6002      	str	r2, [r0, #0]
 8007498:	6043      	str	r3, [r0, #4]
		tempFloat = tempFloat - (int) tempFloat;
 800749a:	193b      	adds	r3, r7, r4
 800749c:	6818      	ldr	r0, [r3, #0]
 800749e:	6859      	ldr	r1, [r3, #4]
 80074a0:	f7fb fce2 	bl	8002e68 <__aeabi_d2iz>
 80074a4:	0003      	movs	r3, r0
 80074a6:	0018      	movs	r0, r3
 80074a8:	f7fb fd14 	bl	8002ed4 <__aeabi_i2d>
 80074ac:	0002      	movs	r2, r0
 80074ae:	000b      	movs	r3, r1
 80074b0:	1938      	adds	r0, r7, r4
 80074b2:	6841      	ldr	r1, [r0, #4]
 80074b4:	6800      	ldr	r0, [r0, #0]
 80074b6:	f7fb f927 	bl	8002708 <__aeabi_dsub>
 80074ba:	0002      	movs	r2, r0
 80074bc:	000b      	movs	r3, r1
 80074be:	1938      	adds	r0, r7, r4
 80074c0:	6002      	str	r2, [r0, #0]
 80074c2:	6043      	str	r3, [r0, #4]
		tempMin = tempMin + tempFloat;
 80074c4:	193b      	adds	r3, r7, r4
 80074c6:	681a      	ldr	r2, [r3, #0]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	1978      	adds	r0, r7, r5
 80074cc:	6841      	ldr	r1, [r0, #4]
 80074ce:	6800      	ldr	r0, [r0, #0]
 80074d0:	f7f9 ff70 	bl	80013b4 <__aeabi_dadd>
 80074d4:	0002      	movs	r2, r0
 80074d6:	000b      	movs	r3, r1
 80074d8:	1978      	adds	r0, r7, r5
 80074da:	6002      	str	r2, [r0, #0]
 80074dc:	6043      	str	r3, [r0, #4]
		longitude = tempMin / 60.0;
 80074de:	2200      	movs	r2, #0
 80074e0:	4b64      	ldr	r3, [pc, #400]	; (8007674 <send_message+0x3b8>)
 80074e2:	1978      	adds	r0, r7, r5
 80074e4:	6841      	ldr	r1, [r0, #4]
 80074e6:	6800      	ldr	r0, [r0, #0]
 80074e8:	f7fa faa0 	bl	8001a2c <__aeabi_ddiv>
 80074ec:	0002      	movs	r2, r0
 80074ee:	000b      	movs	r3, r1
 80074f0:	0010      	movs	r0, r2
 80074f2:	0019      	movs	r1, r3
 80074f4:	f7fb fd8c 	bl	8003010 <__aeabi_d2f>
 80074f8:	1c03      	adds	r3, r0, #0
 80074fa:	24b0      	movs	r4, #176	; 0xb0
 80074fc:	1938      	adds	r0, r7, r4
 80074fe:	6003      	str	r3, [r0, #0]
		longitude += tempDeg;
 8007500:	19bb      	adds	r3, r7, r6
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	0018      	movs	r0, r3
 8007506:	f7f9 ff07 	bl	8001318 <__aeabi_i2f>
 800750a:	1c03      	adds	r3, r0, #0
 800750c:	1c19      	adds	r1, r3, #0
 800750e:	193b      	adds	r3, r7, r4
 8007510:	6818      	ldr	r0, [r3, #0]
 8007512:	f7f9 f891 	bl	8000638 <__aeabi_fadd>
 8007516:	1c03      	adds	r3, r0, #0
 8007518:	0026      	movs	r6, r4
 800751a:	1938      	adds	r0, r7, r4
 800751c:	6003      	str	r3, [r0, #0]
		memset(tempMsg, 0, sizeof(tempMsg));
 800751e:	2408      	movs	r4, #8
 8007520:	193b      	adds	r3, r7, r4
 8007522:	2296      	movs	r2, #150	; 0x96
 8007524:	2100      	movs	r1, #0
 8007526:	0018      	movs	r0, r3
 8007528:	f006 ffd3 	bl	800e4d2 <memset>
		memset(buf, 0, sizeof(buf));
 800752c:	25a0      	movs	r5, #160	; 0xa0
 800752e:	197b      	adds	r3, r7, r5
 8007530:	220f      	movs	r2, #15
 8007532:	2100      	movs	r1, #0
 8007534:	0018      	movs	r0, r3
 8007536:	f006 ffcc 	bl	800e4d2 <memset>
		gcvt(latitude, 8, buf);
 800753a:	22b4      	movs	r2, #180	; 0xb4
 800753c:	18bb      	adds	r3, r7, r2
 800753e:	6818      	ldr	r0, [r3, #0]
 8007540:	f7fb fd1e 	bl	8002f80 <__aeabi_f2d>
 8007544:	197b      	adds	r3, r7, r5
 8007546:	2208      	movs	r2, #8
 8007548:	f006 ff6a 	bl	800e420 <gcvt>
		strcat(tempMsg, "AT+CMGS=\"3322336979\"\r");
 800754c:	193b      	adds	r3, r7, r4
 800754e:	0018      	movs	r0, r3
 8007550:	f7f8 fde0 	bl	8000114 <strlen>
 8007554:	0003      	movs	r3, r0
 8007556:	001a      	movs	r2, r3
 8007558:	193b      	adds	r3, r7, r4
 800755a:	189a      	adds	r2, r3, r2
 800755c:	4b46      	ldr	r3, [pc, #280]	; (8007678 <send_message+0x3bc>)
 800755e:	0010      	movs	r0, r2
 8007560:	0019      	movs	r1, r3
 8007562:	2316      	movs	r3, #22
 8007564:	001a      	movs	r2, r3
 8007566:	f006 ffab 	bl	800e4c0 <memcpy>
		strcat(tempMsg, buf);
 800756a:	197a      	adds	r2, r7, r5
 800756c:	193b      	adds	r3, r7, r4
 800756e:	0011      	movs	r1, r2
 8007570:	0018      	movs	r0, r3
 8007572:	f006 ffd7 	bl	800e524 <strcat>
		memset(buf, 0, sizeof(buf));
 8007576:	197b      	adds	r3, r7, r5
 8007578:	220f      	movs	r2, #15
 800757a:	2100      	movs	r1, #0
 800757c:	0018      	movs	r0, r3
 800757e:	f006 ffa8 	bl	800e4d2 <memset>
		gcvt(longitude, 8, buf);
 8007582:	19bb      	adds	r3, r7, r6
 8007584:	6818      	ldr	r0, [r3, #0]
 8007586:	f7fb fcfb 	bl	8002f80 <__aeabi_f2d>
 800758a:	197b      	adds	r3, r7, r5
 800758c:	2208      	movs	r2, #8
 800758e:	f006 ff47 	bl	800e420 <gcvt>
		strcat(tempMsg, ",");
 8007592:	193b      	adds	r3, r7, r4
 8007594:	0018      	movs	r0, r3
 8007596:	f7f8 fdbd 	bl	8000114 <strlen>
 800759a:	0003      	movs	r3, r0
 800759c:	001a      	movs	r2, r3
 800759e:	193b      	adds	r3, r7, r4
 80075a0:	189a      	adds	r2, r3, r2
 80075a2:	4b36      	ldr	r3, [pc, #216]	; (800767c <send_message+0x3c0>)
 80075a4:	0010      	movs	r0, r2
 80075a6:	0019      	movs	r1, r3
 80075a8:	2302      	movs	r3, #2
 80075aa:	001a      	movs	r2, r3
 80075ac:	f006 ff88 	bl	800e4c0 <memcpy>
		strcat(tempMsg, buf);
 80075b0:	197a      	adds	r2, r7, r5
 80075b2:	193b      	adds	r3, r7, r4
 80075b4:	0011      	movs	r1, r2
 80075b6:	0018      	movs	r0, r3
 80075b8:	f006 ffb4 	bl	800e524 <strcat>
		strcat(tempMsg, ",");
 80075bc:	193b      	adds	r3, r7, r4
 80075be:	0018      	movs	r0, r3
 80075c0:	f7f8 fda8 	bl	8000114 <strlen>
 80075c4:	0003      	movs	r3, r0
 80075c6:	001a      	movs	r2, r3
 80075c8:	193b      	adds	r3, r7, r4
 80075ca:	189a      	adds	r2, r3, r2
 80075cc:	4b2b      	ldr	r3, [pc, #172]	; (800767c <send_message+0x3c0>)
 80075ce:	0010      	movs	r0, r2
 80075d0:	0019      	movs	r1, r3
 80075d2:	2302      	movs	r3, #2
 80075d4:	001a      	movs	r2, r3
 80075d6:	f006 ff73 	bl	800e4c0 <memcpy>
		memset(buf, 0, sizeof(buf));
 80075da:	197b      	adds	r3, r7, r5
 80075dc:	220f      	movs	r2, #15
 80075de:	2100      	movs	r1, #0
 80075e0:	0018      	movs	r0, r3
 80075e2:	f006 ff76 	bl	800e4d2 <memset>
		int2string(speed, buf);
 80075e6:	21de      	movs	r1, #222	; 0xde
 80075e8:	187b      	adds	r3, r7, r1
 80075ea:	781b      	ldrb	r3, [r3, #0]
 80075ec:	197a      	adds	r2, r7, r5
 80075ee:	0011      	movs	r1, r2
 80075f0:	0018      	movs	r0, r3
 80075f2:	f000 f98b 	bl	800790c <int2string>
		strcat(tempMsg, ",");
 80075f6:	193b      	adds	r3, r7, r4
 80075f8:	0018      	movs	r0, r3
 80075fa:	f7f8 fd8b 	bl	8000114 <strlen>
 80075fe:	0003      	movs	r3, r0
 8007600:	001a      	movs	r2, r3
 8007602:	193b      	adds	r3, r7, r4
 8007604:	189a      	adds	r2, r3, r2
 8007606:	4b1d      	ldr	r3, [pc, #116]	; (800767c <send_message+0x3c0>)
 8007608:	0010      	movs	r0, r2
 800760a:	0019      	movs	r1, r3
 800760c:	2302      	movs	r3, #2
 800760e:	001a      	movs	r2, r3
 8007610:	f006 ff56 	bl	800e4c0 <memcpy>
		strcat(tempMsg, buf);
 8007614:	197a      	adds	r2, r7, r5
 8007616:	193b      	adds	r3, r7, r4
 8007618:	0011      	movs	r1, r2
 800761a:	0018      	movs	r0, r3
 800761c:	f006 ff82 	bl	800e524 <strcat>
		uint8_t tempCount = 0;
 8007620:	23df      	movs	r3, #223	; 0xdf
 8007622:	18fb      	adds	r3, r7, r3
 8007624:	2200      	movs	r2, #0
 8007626:	701a      	strb	r2, [r3, #0]

		while (tempMsg[tempCount] != NULL) {
 8007628:	e005      	b.n	8007636 <send_message+0x37a>
			tempCount++;
 800762a:	21df      	movs	r1, #223	; 0xdf
 800762c:	187b      	adds	r3, r7, r1
 800762e:	781a      	ldrb	r2, [r3, #0]
 8007630:	187b      	adds	r3, r7, r1
 8007632:	3201      	adds	r2, #1
 8007634:	701a      	strb	r2, [r3, #0]
		while (tempMsg[tempCount] != NULL) {
 8007636:	20df      	movs	r0, #223	; 0xdf
 8007638:	183b      	adds	r3, r7, r0
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	2108      	movs	r1, #8
 800763e:	187a      	adds	r2, r7, r1
 8007640:	5cd3      	ldrb	r3, [r2, r3]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d1f1      	bne.n	800762a <send_message+0x36e>
		}

		tempMsg[tempCount] = 26;
 8007646:	183b      	adds	r3, r7, r0
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	0008      	movs	r0, r1
 800764c:	187a      	adds	r2, r7, r1
 800764e:	211a      	movs	r1, #26
 8007650:	54d1      	strb	r1, [r2, r3]
		//printf("--Sending message to mobile \n");

		send_command(tempMsg, 12005, 7, 0, 0);
 8007652:	490b      	ldr	r1, [pc, #44]	; (8007680 <send_message+0x3c4>)
 8007654:	1838      	adds	r0, r7, r0
 8007656:	2300      	movs	r3, #0
 8007658:	9300      	str	r3, [sp, #0]
 800765a:	2300      	movs	r3, #0
 800765c:	2207      	movs	r2, #7
 800765e:	f7fe fef7 	bl	8006450 <send_command>

		// char tecMsg[] = {'A','T','+','C','M','G','S','=','\"','3','3','2','2','3','3','6','9','7','9','\"','\r','h','e','l','l','o',26,0};

		//    send_command(tecMsg, 12005, 7, 0, 0);
	}
}
 8007662:	46c0      	nop			; (mov r8, r8)
 8007664:	46bd      	mov	sp, r7
 8007666:	b039      	add	sp, #228	; 0xe4
 8007668:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800766a:	46c0      	nop			; (mov r8, r8)
 800766c:	20000020 	.word	0x20000020
 8007670:	40dd4c00 	.word	0x40dd4c00
 8007674:	404e0000 	.word	0x404e0000
 8007678:	08012b6c 	.word	0x08012b6c
 800767c:	08012af8 	.word	0x08012af8
 8007680:	00002ee5 	.word	0x00002ee5

08007684 <send_location_packet>:
void send_location_packet(){
 8007684:	b5b0      	push	{r4, r5, r7, lr}
 8007686:	4c91      	ldr	r4, [pc, #580]	; (80078cc <send_location_packet+0x248>)
 8007688:	44a5      	add	sp, r4
 800768a:	af02      	add	r7, sp, #8
	msgCounter = 0;
 800768c:	4b90      	ldr	r3, [pc, #576]	; (80078d0 <send_location_packet+0x24c>)
 800768e:	2200      	movs	r2, #0
 8007690:	701a      	strb	r2, [r3, #0]
	uint8_t dataSize = 0;
 8007692:	4990      	ldr	r1, [pc, #576]	; (80078d4 <send_location_packet+0x250>)
 8007694:	187b      	adds	r3, r7, r1
 8007696:	2200      	movs	r2, #0
 8007698:	701a      	strb	r2, [r3, #0]
	dataSize = checkdatasize();
 800769a:	187c      	adds	r4, r7, r1
 800769c:	f7ff fb0c 	bl	8006cb8 <checkdatasize>
 80076a0:	0003      	movs	r3, r0
 80076a2:	7023      	strb	r3, [r4, #0]
	while (dataSize == 1 && msgCounter < msgCount) {
 80076a4:	e100      	b.n	80078a8 <send_location_packet+0x224>
		stats = 6;
 80076a6:	4b8c      	ldr	r3, [pc, #560]	; (80078d8 <send_location_packet+0x254>)
 80076a8:	2206      	movs	r2, #6
 80076aa:	701a      	strb	r2, [r3, #0]
		uint8_t loopCount = 0;
 80076ac:	4b8b      	ldr	r3, [pc, #556]	; (80078dc <send_location_packet+0x258>)
 80076ae:	18fb      	adds	r3, r7, r3
 80076b0:	2200      	movs	r2, #0
 80076b2:	701a      	strb	r2, [r3, #0]
		memset(bunchdata, 0, sizeof(bunchdata));
 80076b4:	23a8      	movs	r3, #168	; 0xa8
 80076b6:	009a      	lsls	r2, r3, #2
 80076b8:	4b89      	ldr	r3, [pc, #548]	; (80078e0 <send_location_packet+0x25c>)
 80076ba:	2100      	movs	r1, #0
 80076bc:	0018      	movs	r0, r3
 80076be:	f006 ff08 	bl	800e4d2 <memset>
		//printf("--Sending AT+CREG?-- \n");
		send_command("AT+CREG?\r\n", 3, 3, 3, 1);
 80076c2:	4888      	ldr	r0, [pc, #544]	; (80078e4 <send_location_packet+0x260>)
 80076c4:	2301      	movs	r3, #1
 80076c6:	9300      	str	r3, [sp, #0]
 80076c8:	2303      	movs	r3, #3
 80076ca:	2203      	movs	r2, #3
 80076cc:	2103      	movs	r1, #3
 80076ce:	f7fe febf 	bl	8006450 <send_command>
		if (isReg == 1) {
 80076d2:	4b85      	ldr	r3, [pc, #532]	; (80078e8 <send_location_packet+0x264>)
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d000      	beq.n	80076dc <send_location_packet+0x58>
 80076da:	e0f0      	b.n	80078be <send_location_packet+0x23a>
			while (read_data_packet() == 1 && loopCount < smsBunch) {
 80076dc:	e023      	b.n	8007726 <send_location_packet+0xa2>
				//printf("readed the data \n");
				for (uint8_t i = 0; i < 18; i++) {
 80076de:	4b83      	ldr	r3, [pc, #524]	; (80078ec <send_location_packet+0x268>)
 80076e0:	18fb      	adds	r3, r7, r3
 80076e2:	2200      	movs	r2, #0
 80076e4:	701a      	strb	r2, [r3, #0]
 80076e6:	e013      	b.n	8007710 <send_location_packet+0x8c>
					bunchdata[loopCount][i] = readPacket[i];
 80076e8:	4c80      	ldr	r4, [pc, #512]	; (80078ec <send_location_packet+0x268>)
 80076ea:	193b      	adds	r3, r7, r4
 80076ec:	7819      	ldrb	r1, [r3, #0]
 80076ee:	4b7b      	ldr	r3, [pc, #492]	; (80078dc <send_location_packet+0x258>)
 80076f0:	18fb      	adds	r3, r7, r3
 80076f2:	781a      	ldrb	r2, [r3, #0]
 80076f4:	193b      	adds	r3, r7, r4
 80076f6:	781b      	ldrb	r3, [r3, #0]
 80076f8:	487d      	ldr	r0, [pc, #500]	; (80078f0 <send_location_packet+0x26c>)
 80076fa:	5c40      	ldrb	r0, [r0, r1]
 80076fc:	4978      	ldr	r1, [pc, #480]	; (80078e0 <send_location_packet+0x25c>)
 80076fe:	0152      	lsls	r2, r2, #5
 8007700:	188a      	adds	r2, r1, r2
 8007702:	1c01      	adds	r1, r0, #0
 8007704:	54d1      	strb	r1, [r2, r3]
				for (uint8_t i = 0; i < 18; i++) {
 8007706:	193b      	adds	r3, r7, r4
 8007708:	781a      	ldrb	r2, [r3, #0]
 800770a:	193b      	adds	r3, r7, r4
 800770c:	3201      	adds	r2, #1
 800770e:	701a      	strb	r2, [r3, #0]
 8007710:	4b76      	ldr	r3, [pc, #472]	; (80078ec <send_location_packet+0x268>)
 8007712:	18fb      	adds	r3, r7, r3
 8007714:	781b      	ldrb	r3, [r3, #0]
 8007716:	2b11      	cmp	r3, #17
 8007718:	d9e6      	bls.n	80076e8 <send_location_packet+0x64>
				}
				loopCount++;
 800771a:	4970      	ldr	r1, [pc, #448]	; (80078dc <send_location_packet+0x258>)
 800771c:	187b      	adds	r3, r7, r1
 800771e:	781a      	ldrb	r2, [r3, #0]
 8007720:	187b      	adds	r3, r7, r1
 8007722:	3201      	adds	r2, #1
 8007724:	701a      	strb	r2, [r3, #0]
			while (read_data_packet() == 1 && loopCount < smsBunch) {
 8007726:	f7ff fb8f 	bl	8006e48 <read_data_packet>
 800772a:	0003      	movs	r3, r0
 800772c:	2b01      	cmp	r3, #1
 800772e:	d104      	bne.n	800773a <send_location_packet+0xb6>
 8007730:	4b6a      	ldr	r3, [pc, #424]	; (80078dc <send_location_packet+0x258>)
 8007732:	18fb      	adds	r3, r7, r3
 8007734:	781b      	ldrb	r3, [r3, #0]
 8007736:	2b09      	cmp	r3, #9
 8007738:	d9d1      	bls.n	80076de <send_location_packet+0x5a>
			}
			char temMsg[1000];
			int n = 21;
 800773a:	2315      	movs	r3, #21
 800773c:	22fc      	movs	r2, #252	; 0xfc
 800773e:	0092      	lsls	r2, r2, #2
 8007740:	18ba      	adds	r2, r7, r2
 8007742:	6013      	str	r3, [r2, #0]
			int tempCt = 0;
 8007744:	2300      	movs	r3, #0
 8007746:	22fb      	movs	r2, #251	; 0xfb
 8007748:	0092      	lsls	r2, r2, #2
 800774a:	18ba      	adds	r2, r7, r2
 800774c:	6013      	str	r3, [r2, #0]
			memset(temMsg, 0, sizeof(temMsg));
 800774e:	23fa      	movs	r3, #250	; 0xfa
 8007750:	009a      	lsls	r2, r3, #2
 8007752:	003b      	movs	r3, r7
 8007754:	2100      	movs	r1, #0
 8007756:	0018      	movs	r0, r3
 8007758:	f006 febb 	bl	800e4d2 <memset>
			strcat(temMsg, "AT+CMGS=\"3322336979\"\r");
 800775c:	003b      	movs	r3, r7
 800775e:	0018      	movs	r0, r3
 8007760:	f7f8 fcd8 	bl	8000114 <strlen>
 8007764:	0003      	movs	r3, r0
 8007766:	001a      	movs	r2, r3
 8007768:	003b      	movs	r3, r7
 800776a:	189a      	adds	r2, r3, r2
 800776c:	4b61      	ldr	r3, [pc, #388]	; (80078f4 <send_location_packet+0x270>)
 800776e:	0010      	movs	r0, r2
 8007770:	0019      	movs	r1, r3
 8007772:	2316      	movs	r3, #22
 8007774:	001a      	movs	r2, r3
 8007776:	f006 fea3 	bl	800e4c0 <memcpy>
			// todo send 21 msg packet
			for (uint8_t i = 0; i < loopCount; i++) {
 800777a:	4b5f      	ldr	r3, [pc, #380]	; (80078f8 <send_location_packet+0x274>)
 800777c:	18fb      	adds	r3, r7, r3
 800777e:	2200      	movs	r2, #0
 8007780:	701a      	strb	r2, [r3, #0]
 8007782:	e053      	b.n	800782c <send_location_packet+0x1a8>
				for (uint8_t y = 0; y < 18; y++) {
 8007784:	4b5d      	ldr	r3, [pc, #372]	; (80078fc <send_location_packet+0x278>)
 8007786:	18fb      	adds	r3, r7, r3
 8007788:	2200      	movs	r2, #0
 800778a:	701a      	strb	r2, [r3, #0]
 800778c:	e01f      	b.n	80077ce <send_location_packet+0x14a>
					n += sprintf(&temMsg[n], "%d", bunchdata[i][y]);
 800778e:	003a      	movs	r2, r7
 8007790:	24fc      	movs	r4, #252	; 0xfc
 8007792:	00a4      	lsls	r4, r4, #2
 8007794:	193b      	adds	r3, r7, r4
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	18d0      	adds	r0, r2, r3
 800779a:	4b57      	ldr	r3, [pc, #348]	; (80078f8 <send_location_packet+0x274>)
 800779c:	18fb      	adds	r3, r7, r3
 800779e:	781a      	ldrb	r2, [r3, #0]
 80077a0:	4d56      	ldr	r5, [pc, #344]	; (80078fc <send_location_packet+0x278>)
 80077a2:	197b      	adds	r3, r7, r5
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	494e      	ldr	r1, [pc, #312]	; (80078e0 <send_location_packet+0x25c>)
 80077a8:	0152      	lsls	r2, r2, #5
 80077aa:	188a      	adds	r2, r1, r2
 80077ac:	5cd3      	ldrb	r3, [r2, r3]
 80077ae:	001a      	movs	r2, r3
 80077b0:	4b53      	ldr	r3, [pc, #332]	; (8007900 <send_location_packet+0x27c>)
 80077b2:	0019      	movs	r1, r3
 80077b4:	f006 fe96 	bl	800e4e4 <siprintf>
 80077b8:	0002      	movs	r2, r0
 80077ba:	193b      	adds	r3, r7, r4
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	189b      	adds	r3, r3, r2
 80077c0:	193a      	adds	r2, r7, r4
 80077c2:	6013      	str	r3, [r2, #0]
				for (uint8_t y = 0; y < 18; y++) {
 80077c4:	197b      	adds	r3, r7, r5
 80077c6:	781a      	ldrb	r2, [r3, #0]
 80077c8:	197b      	adds	r3, r7, r5
 80077ca:	3201      	adds	r2, #1
 80077cc:	701a      	strb	r2, [r3, #0]
 80077ce:	4b4b      	ldr	r3, [pc, #300]	; (80078fc <send_location_packet+0x278>)
 80077d0:	18fb      	adds	r3, r7, r3
 80077d2:	781b      	ldrb	r3, [r3, #0]
 80077d4:	2b11      	cmp	r3, #17
 80077d6:	d9da      	bls.n	800778e <send_location_packet+0x10a>
				}
				while (temMsg[tempCt] != NULL) {
 80077d8:	e006      	b.n	80077e8 <send_location_packet+0x164>
					tempCt++;
 80077da:	22fb      	movs	r2, #251	; 0xfb
 80077dc:	0092      	lsls	r2, r2, #2
 80077de:	18bb      	adds	r3, r7, r2
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	3301      	adds	r3, #1
 80077e4:	18ba      	adds	r2, r7, r2
 80077e6:	6013      	str	r3, [r2, #0]
				while (temMsg[tempCt] != NULL) {
 80077e8:	4b46      	ldr	r3, [pc, #280]	; (8007904 <send_location_packet+0x280>)
 80077ea:	21fe      	movs	r1, #254	; 0xfe
 80077ec:	0089      	lsls	r1, r1, #2
 80077ee:	185b      	adds	r3, r3, r1
 80077f0:	19da      	adds	r2, r3, r7
 80077f2:	20fb      	movs	r0, #251	; 0xfb
 80077f4:	0080      	lsls	r0, r0, #2
 80077f6:	183b      	adds	r3, r7, r0
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	18d3      	adds	r3, r2, r3
 80077fc:	781b      	ldrb	r3, [r3, #0]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d1eb      	bne.n	80077da <send_location_packet+0x156>
				}
				temMsg[tempCt] = ',';
 8007802:	4b40      	ldr	r3, [pc, #256]	; (8007904 <send_location_packet+0x280>)
 8007804:	185b      	adds	r3, r3, r1
 8007806:	19da      	adds	r2, r3, r7
 8007808:	183b      	adds	r3, r7, r0
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	18d3      	adds	r3, r2, r3
 800780e:	222c      	movs	r2, #44	; 0x2c
 8007810:	701a      	strb	r2, [r3, #0]
				n++;
 8007812:	22fc      	movs	r2, #252	; 0xfc
 8007814:	0092      	lsls	r2, r2, #2
 8007816:	18bb      	adds	r3, r7, r2
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	3301      	adds	r3, #1
 800781c:	18ba      	adds	r2, r7, r2
 800781e:	6013      	str	r3, [r2, #0]
			for (uint8_t i = 0; i < loopCount; i++) {
 8007820:	4935      	ldr	r1, [pc, #212]	; (80078f8 <send_location_packet+0x274>)
 8007822:	187b      	adds	r3, r7, r1
 8007824:	781a      	ldrb	r2, [r3, #0]
 8007826:	187b      	adds	r3, r7, r1
 8007828:	3201      	adds	r2, #1
 800782a:	701a      	strb	r2, [r3, #0]
 800782c:	4b32      	ldr	r3, [pc, #200]	; (80078f8 <send_location_packet+0x274>)
 800782e:	18fa      	adds	r2, r7, r3
 8007830:	4b2a      	ldr	r3, [pc, #168]	; (80078dc <send_location_packet+0x258>)
 8007832:	18fb      	adds	r3, r7, r3
 8007834:	7812      	ldrb	r2, [r2, #0]
 8007836:	781b      	ldrb	r3, [r3, #0]
 8007838:	429a      	cmp	r2, r3
 800783a:	d3a3      	bcc.n	8007784 <send_location_packet+0x100>
			}
			tempCt = 0;
 800783c:	2300      	movs	r3, #0
 800783e:	22fb      	movs	r2, #251	; 0xfb
 8007840:	0092      	lsls	r2, r2, #2
 8007842:	18ba      	adds	r2, r7, r2
 8007844:	6013      	str	r3, [r2, #0]
			while (temMsg[tempCt] != NULL) {
 8007846:	e006      	b.n	8007856 <send_location_packet+0x1d2>
				tempCt++;
 8007848:	22fb      	movs	r2, #251	; 0xfb
 800784a:	0092      	lsls	r2, r2, #2
 800784c:	18bb      	adds	r3, r7, r2
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	3301      	adds	r3, #1
 8007852:	18ba      	adds	r2, r7, r2
 8007854:	6013      	str	r3, [r2, #0]
			while (temMsg[tempCt] != NULL) {
 8007856:	4b2b      	ldr	r3, [pc, #172]	; (8007904 <send_location_packet+0x280>)
 8007858:	21fe      	movs	r1, #254	; 0xfe
 800785a:	0089      	lsls	r1, r1, #2
 800785c:	185b      	adds	r3, r3, r1
 800785e:	19da      	adds	r2, r3, r7
 8007860:	20fb      	movs	r0, #251	; 0xfb
 8007862:	0080      	lsls	r0, r0, #2
 8007864:	183b      	adds	r3, r7, r0
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	18d3      	adds	r3, r2, r3
 800786a:	781b      	ldrb	r3, [r3, #0]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d1eb      	bne.n	8007848 <send_location_packet+0x1c4>
			}
			temMsg[tempCt] = 26;
 8007870:	4b24      	ldr	r3, [pc, #144]	; (8007904 <send_location_packet+0x280>)
 8007872:	185b      	adds	r3, r3, r1
 8007874:	19da      	adds	r2, r3, r7
 8007876:	183b      	adds	r3, r7, r0
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	18d3      	adds	r3, r2, r3
 800787c:	221a      	movs	r2, #26
 800787e:	701a      	strb	r2, [r3, #0]
			send_command(temMsg, 12005, 7, 0, 0);
 8007880:	4921      	ldr	r1, [pc, #132]	; (8007908 <send_location_packet+0x284>)
 8007882:	0038      	movs	r0, r7
 8007884:	2300      	movs	r3, #0
 8007886:	9300      	str	r3, [sp, #0]
 8007888:	2300      	movs	r3, #0
 800788a:	2207      	movs	r2, #7
 800788c:	f7fe fde0 	bl	8006450 <send_command>
			dataSize = checkdatasize();
 8007890:	4b10      	ldr	r3, [pc, #64]	; (80078d4 <send_location_packet+0x250>)
 8007892:	18fc      	adds	r4, r7, r3
 8007894:	f7ff fa10 	bl	8006cb8 <checkdatasize>
 8007898:	0003      	movs	r3, r0
 800789a:	7023      	strb	r3, [r4, #0]
			msgCounter++;
 800789c:	4b0c      	ldr	r3, [pc, #48]	; (80078d0 <send_location_packet+0x24c>)
 800789e:	781b      	ldrb	r3, [r3, #0]
 80078a0:	3301      	adds	r3, #1
 80078a2:	b2da      	uxtb	r2, r3
 80078a4:	4b0a      	ldr	r3, [pc, #40]	; (80078d0 <send_location_packet+0x24c>)
 80078a6:	701a      	strb	r2, [r3, #0]
	while (dataSize == 1 && msgCounter < msgCount) {
 80078a8:	4b0a      	ldr	r3, [pc, #40]	; (80078d4 <send_location_packet+0x250>)
 80078aa:	18fb      	adds	r3, r7, r3
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d106      	bne.n	80078c0 <send_location_packet+0x23c>
 80078b2:	4b07      	ldr	r3, [pc, #28]	; (80078d0 <send_location_packet+0x24c>)
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	2b09      	cmp	r3, #9
 80078b8:	d800      	bhi.n	80078bc <send_location_packet+0x238>
 80078ba:	e6f4      	b.n	80076a6 <send_location_packet+0x22>
		} else {
			break;
		}
	}
}
 80078bc:	e000      	b.n	80078c0 <send_location_packet+0x23c>
			break;
 80078be:	46c0      	nop			; (mov r8, r8)
}
 80078c0:	46c0      	nop			; (mov r8, r8)
 80078c2:	46bd      	mov	sp, r7
 80078c4:	23fe      	movs	r3, #254	; 0xfe
 80078c6:	009b      	lsls	r3, r3, #2
 80078c8:	449d      	add	sp, r3
 80078ca:	bdb0      	pop	{r4, r5, r7, pc}
 80078cc:	fffffc00 	.word	0xfffffc00
 80078d0:	20000709 	.word	0x20000709
 80078d4:	000003f7 	.word	0x000003f7
 80078d8:	20001029 	.word	0x20001029
 80078dc:	000003f6 	.word	0x000003f6
 80078e0:	20000d80 	.word	0x20000d80
 80078e4:	08012998 	.word	0x08012998
 80078e8:	20000d3b 	.word	0x20000d3b
 80078ec:	000003f5 	.word	0x000003f5
 80078f0:	20000d60 	.word	0x20000d60
 80078f4:	08012b6c 	.word	0x08012b6c
 80078f8:	000003eb 	.word	0x000003eb
 80078fc:	000003ea 	.word	0x000003ea
 8007900:	08012b84 	.word	0x08012b84
 8007904:	fffffc08 	.word	0xfffffc08
 8007908:	00002ee5 	.word	0x00002ee5

0800790c <int2string>:
char* int2string(int num, char *str) {
 800790c:	b580      	push	{r7, lr}
 800790e:	b082      	sub	sp, #8
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
	if (str == NULL) {
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d101      	bne.n	8007920 <int2string+0x14>
		return NULL;
 800791c:	2300      	movs	r3, #0
 800791e:	e006      	b.n	800792e <int2string+0x22>
	}
	sprintf(str, "%d", num);
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	4905      	ldr	r1, [pc, #20]	; (8007938 <int2string+0x2c>)
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	0018      	movs	r0, r3
 8007928:	f006 fddc 	bl	800e4e4 <siprintf>
	return str;
 800792c:	683b      	ldr	r3, [r7, #0]
}
 800792e:	0018      	movs	r0, r3
 8007930:	46bd      	mov	sp, r7
 8007932:	b002      	add	sp, #8
 8007934:	bd80      	pop	{r7, pc}
 8007936:	46c0      	nop			; (mov r8, r8)
 8007938:	08012b84 	.word	0x08012b84

0800793c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800793c:	b580      	push	{r7, lr}
 800793e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007940:	b672      	cpsid	i
}
 8007942:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8007944:	e7fe      	b.n	8007944 <Error_Handler+0x8>
	...

08007948 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800794e:	4b0f      	ldr	r3, [pc, #60]	; (800798c <HAL_MspInit+0x44>)
 8007950:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007952:	4b0e      	ldr	r3, [pc, #56]	; (800798c <HAL_MspInit+0x44>)
 8007954:	2101      	movs	r1, #1
 8007956:	430a      	orrs	r2, r1
 8007958:	641a      	str	r2, [r3, #64]	; 0x40
 800795a:	4b0c      	ldr	r3, [pc, #48]	; (800798c <HAL_MspInit+0x44>)
 800795c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800795e:	2201      	movs	r2, #1
 8007960:	4013      	ands	r3, r2
 8007962:	607b      	str	r3, [r7, #4]
 8007964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007966:	4b09      	ldr	r3, [pc, #36]	; (800798c <HAL_MspInit+0x44>)
 8007968:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800796a:	4b08      	ldr	r3, [pc, #32]	; (800798c <HAL_MspInit+0x44>)
 800796c:	2180      	movs	r1, #128	; 0x80
 800796e:	0549      	lsls	r1, r1, #21
 8007970:	430a      	orrs	r2, r1
 8007972:	63da      	str	r2, [r3, #60]	; 0x3c
 8007974:	4b05      	ldr	r3, [pc, #20]	; (800798c <HAL_MspInit+0x44>)
 8007976:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007978:	2380      	movs	r3, #128	; 0x80
 800797a:	055b      	lsls	r3, r3, #21
 800797c:	4013      	ands	r3, r2
 800797e:	603b      	str	r3, [r7, #0]
 8007980:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007982:	46c0      	nop			; (mov r8, r8)
 8007984:	46bd      	mov	sp, r7
 8007986:	b002      	add	sp, #8
 8007988:	bd80      	pop	{r7, pc}
 800798a:	46c0      	nop			; (mov r8, r8)
 800798c:	40021000 	.word	0x40021000

08007990 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007990:	b590      	push	{r4, r7, lr}
 8007992:	b08b      	sub	sp, #44	; 0x2c
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007998:	2414      	movs	r4, #20
 800799a:	193b      	adds	r3, r7, r4
 800799c:	0018      	movs	r0, r3
 800799e:	2314      	movs	r3, #20
 80079a0:	001a      	movs	r2, r3
 80079a2:	2100      	movs	r1, #0
 80079a4:	f006 fd95 	bl	800e4d2 <memset>
  if(hspi->Instance==SPI1)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a1f      	ldr	r2, [pc, #124]	; (8007a2c <HAL_SPI_MspInit+0x9c>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d137      	bne.n	8007a22 <HAL_SPI_MspInit+0x92>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80079b2:	4b1f      	ldr	r3, [pc, #124]	; (8007a30 <HAL_SPI_MspInit+0xa0>)
 80079b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079b6:	4b1e      	ldr	r3, [pc, #120]	; (8007a30 <HAL_SPI_MspInit+0xa0>)
 80079b8:	2180      	movs	r1, #128	; 0x80
 80079ba:	0149      	lsls	r1, r1, #5
 80079bc:	430a      	orrs	r2, r1
 80079be:	641a      	str	r2, [r3, #64]	; 0x40
 80079c0:	4b1b      	ldr	r3, [pc, #108]	; (8007a30 <HAL_SPI_MspInit+0xa0>)
 80079c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079c4:	2380      	movs	r3, #128	; 0x80
 80079c6:	015b      	lsls	r3, r3, #5
 80079c8:	4013      	ands	r3, r2
 80079ca:	613b      	str	r3, [r7, #16]
 80079cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80079ce:	4b18      	ldr	r3, [pc, #96]	; (8007a30 <HAL_SPI_MspInit+0xa0>)
 80079d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079d2:	4b17      	ldr	r3, [pc, #92]	; (8007a30 <HAL_SPI_MspInit+0xa0>)
 80079d4:	2102      	movs	r1, #2
 80079d6:	430a      	orrs	r2, r1
 80079d8:	635a      	str	r2, [r3, #52]	; 0x34
 80079da:	4b15      	ldr	r3, [pc, #84]	; (8007a30 <HAL_SPI_MspInit+0xa0>)
 80079dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079de:	2202      	movs	r2, #2
 80079e0:	4013      	ands	r3, r2
 80079e2:	60fb      	str	r3, [r7, #12]
 80079e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80079e6:	0021      	movs	r1, r4
 80079e8:	187b      	adds	r3, r7, r1
 80079ea:	2238      	movs	r2, #56	; 0x38
 80079ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079ee:	187b      	adds	r3, r7, r1
 80079f0:	2202      	movs	r2, #2
 80079f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079f4:	187b      	adds	r3, r7, r1
 80079f6:	2200      	movs	r2, #0
 80079f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079fa:	187b      	adds	r3, r7, r1
 80079fc:	2200      	movs	r2, #0
 80079fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8007a00:	187b      	adds	r3, r7, r1
 8007a02:	2200      	movs	r2, #0
 8007a04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007a06:	187b      	adds	r3, r7, r1
 8007a08:	4a0a      	ldr	r2, [pc, #40]	; (8007a34 <HAL_SPI_MspInit+0xa4>)
 8007a0a:	0019      	movs	r1, r3
 8007a0c:	0010      	movs	r0, r2
 8007a0e:	f001 fdab 	bl	8009568 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 8007a12:	2200      	movs	r2, #0
 8007a14:	2103      	movs	r1, #3
 8007a16:	2019      	movs	r0, #25
 8007a18:	f001 fa56 	bl	8008ec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8007a1c:	2019      	movs	r0, #25
 8007a1e:	f001 fa68 	bl	8008ef2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8007a22:	46c0      	nop			; (mov r8, r8)
 8007a24:	46bd      	mov	sp, r7
 8007a26:	b00b      	add	sp, #44	; 0x2c
 8007a28:	bd90      	pop	{r4, r7, pc}
 8007a2a:	46c0      	nop			; (mov r8, r8)
 8007a2c:	40013000 	.word	0x40013000
 8007a30:	40021000 	.word	0x40021000
 8007a34:	50000400 	.word	0x50000400

08007a38 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8007a38:	b590      	push	{r4, r7, lr}
 8007a3a:	b08b      	sub	sp, #44	; 0x2c
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a40:	2414      	movs	r4, #20
 8007a42:	193b      	adds	r3, r7, r4
 8007a44:	0018      	movs	r0, r3
 8007a46:	2314      	movs	r3, #20
 8007a48:	001a      	movs	r2, r3
 8007a4a:	2100      	movs	r1, #0
 8007a4c:	f006 fd41 	bl	800e4d2 <memset>
  if(htim_ic->Instance==TIM3)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a34      	ldr	r2, [pc, #208]	; (8007b28 <HAL_TIM_IC_MspInit+0xf0>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d161      	bne.n	8007b1e <HAL_TIM_IC_MspInit+0xe6>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007a5a:	4b34      	ldr	r3, [pc, #208]	; (8007b2c <HAL_TIM_IC_MspInit+0xf4>)
 8007a5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007a5e:	4b33      	ldr	r3, [pc, #204]	; (8007b2c <HAL_TIM_IC_MspInit+0xf4>)
 8007a60:	2102      	movs	r1, #2
 8007a62:	430a      	orrs	r2, r1
 8007a64:	63da      	str	r2, [r3, #60]	; 0x3c
 8007a66:	4b31      	ldr	r3, [pc, #196]	; (8007b2c <HAL_TIM_IC_MspInit+0xf4>)
 8007a68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a6a:	2202      	movs	r2, #2
 8007a6c:	4013      	ands	r3, r2
 8007a6e:	613b      	str	r3, [r7, #16]
 8007a70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a72:	4b2e      	ldr	r3, [pc, #184]	; (8007b2c <HAL_TIM_IC_MspInit+0xf4>)
 8007a74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a76:	4b2d      	ldr	r3, [pc, #180]	; (8007b2c <HAL_TIM_IC_MspInit+0xf4>)
 8007a78:	2101      	movs	r1, #1
 8007a7a:	430a      	orrs	r2, r1
 8007a7c:	635a      	str	r2, [r3, #52]	; 0x34
 8007a7e:	4b2b      	ldr	r3, [pc, #172]	; (8007b2c <HAL_TIM_IC_MspInit+0xf4>)
 8007a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a82:	2201      	movs	r2, #1
 8007a84:	4013      	ands	r3, r2
 8007a86:	60fb      	str	r3, [r7, #12]
 8007a88:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007a8a:	0021      	movs	r1, r4
 8007a8c:	187b      	adds	r3, r7, r1
 8007a8e:	2240      	movs	r2, #64	; 0x40
 8007a90:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a92:	187b      	adds	r3, r7, r1
 8007a94:	2202      	movs	r2, #2
 8007a96:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a98:	187b      	adds	r3, r7, r1
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007a9e:	187b      	adds	r3, r7, r1
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8007aa4:	187b      	adds	r3, r7, r1
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007aaa:	187a      	adds	r2, r7, r1
 8007aac:	23a0      	movs	r3, #160	; 0xa0
 8007aae:	05db      	lsls	r3, r3, #23
 8007ab0:	0011      	movs	r1, r2
 8007ab2:	0018      	movs	r0, r3
 8007ab4:	f001 fd58 	bl	8009568 <HAL_GPIO_Init>

    /* TIM3 DMA Init */
    /* TIM3_CH1 Init */
    hdma_tim3_ch1.Instance = DMA1_Channel1;
 8007ab8:	4b1d      	ldr	r3, [pc, #116]	; (8007b30 <HAL_TIM_IC_MspInit+0xf8>)
 8007aba:	4a1e      	ldr	r2, [pc, #120]	; (8007b34 <HAL_TIM_IC_MspInit+0xfc>)
 8007abc:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8007abe:	4b1c      	ldr	r3, [pc, #112]	; (8007b30 <HAL_TIM_IC_MspInit+0xf8>)
 8007ac0:	2220      	movs	r2, #32
 8007ac2:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007ac4:	4b1a      	ldr	r3, [pc, #104]	; (8007b30 <HAL_TIM_IC_MspInit+0xf8>)
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007aca:	4b19      	ldr	r3, [pc, #100]	; (8007b30 <HAL_TIM_IC_MspInit+0xf8>)
 8007acc:	2200      	movs	r2, #0
 8007ace:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8007ad0:	4b17      	ldr	r3, [pc, #92]	; (8007b30 <HAL_TIM_IC_MspInit+0xf8>)
 8007ad2:	2280      	movs	r2, #128	; 0x80
 8007ad4:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007ad6:	4b16      	ldr	r3, [pc, #88]	; (8007b30 <HAL_TIM_IC_MspInit+0xf8>)
 8007ad8:	2280      	movs	r2, #128	; 0x80
 8007ada:	0052      	lsls	r2, r2, #1
 8007adc:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007ade:	4b14      	ldr	r3, [pc, #80]	; (8007b30 <HAL_TIM_IC_MspInit+0xf8>)
 8007ae0:	2280      	movs	r2, #128	; 0x80
 8007ae2:	00d2      	lsls	r2, r2, #3
 8007ae4:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_CIRCULAR;
 8007ae6:	4b12      	ldr	r3, [pc, #72]	; (8007b30 <HAL_TIM_IC_MspInit+0xf8>)
 8007ae8:	2220      	movs	r2, #32
 8007aea:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8007aec:	4b10      	ldr	r3, [pc, #64]	; (8007b30 <HAL_TIM_IC_MspInit+0xf8>)
 8007aee:	2200      	movs	r2, #0
 8007af0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 8007af2:	4b0f      	ldr	r3, [pc, #60]	; (8007b30 <HAL_TIM_IC_MspInit+0xf8>)
 8007af4:	0018      	movs	r0, r3
 8007af6:	f001 fa19 	bl	8008f2c <HAL_DMA_Init>
 8007afa:	1e03      	subs	r3, r0, #0
 8007afc:	d001      	beq.n	8007b02 <HAL_TIM_IC_MspInit+0xca>
    {
      Error_Handler();
 8007afe:	f7ff ff1d 	bl	800793c <Error_Handler>
    }

    __HAL_LINKDMA(htim_ic,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a0a      	ldr	r2, [pc, #40]	; (8007b30 <HAL_TIM_IC_MspInit+0xf8>)
 8007b06:	625a      	str	r2, [r3, #36]	; 0x24
 8007b08:	4b09      	ldr	r3, [pc, #36]	; (8007b30 <HAL_TIM_IC_MspInit+0xf8>)
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	629a      	str	r2, [r3, #40]	; 0x28

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8007b0e:	2200      	movs	r2, #0
 8007b10:	2103      	movs	r1, #3
 8007b12:	2010      	movs	r0, #16
 8007b14:	f001 f9d8 	bl	8008ec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007b18:	2010      	movs	r0, #16
 8007b1a:	f001 f9ea 	bl	8008ef2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8007b1e:	46c0      	nop			; (mov r8, r8)
 8007b20:	46bd      	mov	sp, r7
 8007b22:	b00b      	add	sp, #44	; 0x2c
 8007b24:	bd90      	pop	{r4, r7, pc}
 8007b26:	46c0      	nop			; (mov r8, r8)
 8007b28:	40000400 	.word	0x40000400
 8007b2c:	40021000 	.word	0x40021000
 8007b30:	2000044c 	.word	0x2000044c
 8007b34:	40020008 	.word	0x40020008

08007b38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b086      	sub	sp, #24
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a2a      	ldr	r2, [pc, #168]	; (8007bf0 <HAL_TIM_Base_MspInit+0xb8>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d116      	bne.n	8007b78 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8007b4a:	4b2a      	ldr	r3, [pc, #168]	; (8007bf4 <HAL_TIM_Base_MspInit+0xbc>)
 8007b4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b4e:	4b29      	ldr	r3, [pc, #164]	; (8007bf4 <HAL_TIM_Base_MspInit+0xbc>)
 8007b50:	2180      	movs	r1, #128	; 0x80
 8007b52:	0209      	lsls	r1, r1, #8
 8007b54:	430a      	orrs	r2, r1
 8007b56:	641a      	str	r2, [r3, #64]	; 0x40
 8007b58:	4b26      	ldr	r3, [pc, #152]	; (8007bf4 <HAL_TIM_Base_MspInit+0xbc>)
 8007b5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b5c:	2380      	movs	r3, #128	; 0x80
 8007b5e:	021b      	lsls	r3, r3, #8
 8007b60:	4013      	ands	r3, r2
 8007b62:	617b      	str	r3, [r7, #20]
 8007b64:	697b      	ldr	r3, [r7, #20]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 3, 0);
 8007b66:	2200      	movs	r2, #0
 8007b68:	2103      	movs	r1, #3
 8007b6a:	2013      	movs	r0, #19
 8007b6c:	f001 f9ac 	bl	8008ec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8007b70:	2013      	movs	r0, #19
 8007b72:	f001 f9be 	bl	8008ef2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8007b76:	e036      	b.n	8007be6 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM16)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a1e      	ldr	r2, [pc, #120]	; (8007bf8 <HAL_TIM_Base_MspInit+0xc0>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d116      	bne.n	8007bb0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8007b82:	4b1c      	ldr	r3, [pc, #112]	; (8007bf4 <HAL_TIM_Base_MspInit+0xbc>)
 8007b84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b86:	4b1b      	ldr	r3, [pc, #108]	; (8007bf4 <HAL_TIM_Base_MspInit+0xbc>)
 8007b88:	2180      	movs	r1, #128	; 0x80
 8007b8a:	0289      	lsls	r1, r1, #10
 8007b8c:	430a      	orrs	r2, r1
 8007b8e:	641a      	str	r2, [r3, #64]	; 0x40
 8007b90:	4b18      	ldr	r3, [pc, #96]	; (8007bf4 <HAL_TIM_Base_MspInit+0xbc>)
 8007b92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b94:	2380      	movs	r3, #128	; 0x80
 8007b96:	029b      	lsls	r3, r3, #10
 8007b98:	4013      	ands	r3, r2
 8007b9a:	613b      	str	r3, [r7, #16]
 8007b9c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 3, 0);
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	2103      	movs	r1, #3
 8007ba2:	2015      	movs	r0, #21
 8007ba4:	f001 f990 	bl	8008ec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8007ba8:	2015      	movs	r0, #21
 8007baa:	f001 f9a2 	bl	8008ef2 <HAL_NVIC_EnableIRQ>
}
 8007bae:	e01a      	b.n	8007be6 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM17)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a11      	ldr	r2, [pc, #68]	; (8007bfc <HAL_TIM_Base_MspInit+0xc4>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d115      	bne.n	8007be6 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8007bba:	4b0e      	ldr	r3, [pc, #56]	; (8007bf4 <HAL_TIM_Base_MspInit+0xbc>)
 8007bbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007bbe:	4b0d      	ldr	r3, [pc, #52]	; (8007bf4 <HAL_TIM_Base_MspInit+0xbc>)
 8007bc0:	2180      	movs	r1, #128	; 0x80
 8007bc2:	02c9      	lsls	r1, r1, #11
 8007bc4:	430a      	orrs	r2, r1
 8007bc6:	641a      	str	r2, [r3, #64]	; 0x40
 8007bc8:	4b0a      	ldr	r3, [pc, #40]	; (8007bf4 <HAL_TIM_Base_MspInit+0xbc>)
 8007bca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007bcc:	2380      	movs	r3, #128	; 0x80
 8007bce:	02db      	lsls	r3, r3, #11
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	60fb      	str	r3, [r7, #12]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 3, 0);
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	2103      	movs	r1, #3
 8007bda:	2016      	movs	r0, #22
 8007bdc:	f001 f974 	bl	8008ec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8007be0:	2016      	movs	r0, #22
 8007be2:	f001 f986 	bl	8008ef2 <HAL_NVIC_EnableIRQ>
}
 8007be6:	46c0      	nop			; (mov r8, r8)
 8007be8:	46bd      	mov	sp, r7
 8007bea:	b006      	add	sp, #24
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	46c0      	nop			; (mov r8, r8)
 8007bf0:	40002000 	.word	0x40002000
 8007bf4:	40021000 	.word	0x40021000
 8007bf8:	40014400 	.word	0x40014400
 8007bfc:	40014800 	.word	0x40014800

08007c00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007c00:	b590      	push	{r4, r7, lr}
 8007c02:	b099      	sub	sp, #100	; 0x64
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c08:	234c      	movs	r3, #76	; 0x4c
 8007c0a:	18fb      	adds	r3, r7, r3
 8007c0c:	0018      	movs	r0, r3
 8007c0e:	2314      	movs	r3, #20
 8007c10:	001a      	movs	r2, r3
 8007c12:	2100      	movs	r1, #0
 8007c14:	f006 fc5d 	bl	800e4d2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007c18:	2430      	movs	r4, #48	; 0x30
 8007c1a:	193b      	adds	r3, r7, r4
 8007c1c:	0018      	movs	r0, r3
 8007c1e:	231c      	movs	r3, #28
 8007c20:	001a      	movs	r2, r3
 8007c22:	2100      	movs	r1, #0
 8007c24:	f006 fc55 	bl	800e4d2 <memset>
  if(huart->Instance==USART1)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a9e      	ldr	r2, [pc, #632]	; (8007ea8 <HAL_UART_MspInit+0x2a8>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d148      	bne.n	8007cc4 <HAL_UART_MspInit+0xc4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007c32:	193b      	adds	r3, r7, r4
 8007c34:	2201      	movs	r2, #1
 8007c36:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8007c38:	193b      	adds	r3, r7, r4
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007c3e:	193b      	adds	r3, r7, r4
 8007c40:	0018      	movs	r0, r3
 8007c42:	f002 fb33 	bl	800a2ac <HAL_RCCEx_PeriphCLKConfig>
 8007c46:	1e03      	subs	r3, r0, #0
 8007c48:	d001      	beq.n	8007c4e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8007c4a:	f7ff fe77 	bl	800793c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007c4e:	4b97      	ldr	r3, [pc, #604]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007c50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c52:	4b96      	ldr	r3, [pc, #600]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007c54:	2180      	movs	r1, #128	; 0x80
 8007c56:	01c9      	lsls	r1, r1, #7
 8007c58:	430a      	orrs	r2, r1
 8007c5a:	641a      	str	r2, [r3, #64]	; 0x40
 8007c5c:	4b93      	ldr	r3, [pc, #588]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007c5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c60:	2380      	movs	r3, #128	; 0x80
 8007c62:	01db      	lsls	r3, r3, #7
 8007c64:	4013      	ands	r3, r2
 8007c66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c6a:	4b90      	ldr	r3, [pc, #576]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007c6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007c6e:	4b8f      	ldr	r3, [pc, #572]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007c70:	2101      	movs	r1, #1
 8007c72:	430a      	orrs	r2, r1
 8007c74:	635a      	str	r2, [r3, #52]	; 0x34
 8007c76:	4b8d      	ldr	r3, [pc, #564]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	4013      	ands	r3, r2
 8007c7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007c82:	214c      	movs	r1, #76	; 0x4c
 8007c84:	187b      	adds	r3, r7, r1
 8007c86:	22c0      	movs	r2, #192	; 0xc0
 8007c88:	00d2      	lsls	r2, r2, #3
 8007c8a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c8c:	187b      	adds	r3, r7, r1
 8007c8e:	2202      	movs	r2, #2
 8007c90:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c92:	187b      	adds	r3, r7, r1
 8007c94:	2200      	movs	r2, #0
 8007c96:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c98:	187b      	adds	r3, r7, r1
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8007c9e:	187b      	adds	r3, r7, r1
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ca4:	187a      	adds	r2, r7, r1
 8007ca6:	23a0      	movs	r3, #160	; 0xa0
 8007ca8:	05db      	lsls	r3, r3, #23
 8007caa:	0011      	movs	r1, r2
 8007cac:	0018      	movs	r0, r3
 8007cae:	f001 fc5b 	bl	8009568 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	2103      	movs	r1, #3
 8007cb6:	201b      	movs	r0, #27
 8007cb8:	f001 f906 	bl	8008ec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007cbc:	201b      	movs	r0, #27
 8007cbe:	f001 f918 	bl	8008ef2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 8007cc2:	e0ec      	b.n	8007e9e <HAL_UART_MspInit+0x29e>
  else if(huart->Instance==USART2)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a79      	ldr	r2, [pc, #484]	; (8007eb0 <HAL_UART_MspInit+0x2b0>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d148      	bne.n	8007d60 <HAL_UART_MspInit+0x160>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8007cce:	2130      	movs	r1, #48	; 0x30
 8007cd0:	187b      	adds	r3, r7, r1
 8007cd2:	2202      	movs	r2, #2
 8007cd4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8007cd6:	187b      	adds	r3, r7, r1
 8007cd8:	2200      	movs	r2, #0
 8007cda:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007cdc:	187b      	adds	r3, r7, r1
 8007cde:	0018      	movs	r0, r3
 8007ce0:	f002 fae4 	bl	800a2ac <HAL_RCCEx_PeriphCLKConfig>
 8007ce4:	1e03      	subs	r3, r0, #0
 8007ce6:	d001      	beq.n	8007cec <HAL_UART_MspInit+0xec>
      Error_Handler();
 8007ce8:	f7ff fe28 	bl	800793c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007cec:	4b6f      	ldr	r3, [pc, #444]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007cee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007cf0:	4b6e      	ldr	r3, [pc, #440]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007cf2:	2180      	movs	r1, #128	; 0x80
 8007cf4:	0289      	lsls	r1, r1, #10
 8007cf6:	430a      	orrs	r2, r1
 8007cf8:	63da      	str	r2, [r3, #60]	; 0x3c
 8007cfa:	4b6c      	ldr	r3, [pc, #432]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007cfc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007cfe:	2380      	movs	r3, #128	; 0x80
 8007d00:	029b      	lsls	r3, r3, #10
 8007d02:	4013      	ands	r3, r2
 8007d04:	627b      	str	r3, [r7, #36]	; 0x24
 8007d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d08:	4b68      	ldr	r3, [pc, #416]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007d0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d0c:	4b67      	ldr	r3, [pc, #412]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007d0e:	2101      	movs	r1, #1
 8007d10:	430a      	orrs	r2, r1
 8007d12:	635a      	str	r2, [r3, #52]	; 0x34
 8007d14:	4b65      	ldr	r3, [pc, #404]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007d16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d18:	2201      	movs	r2, #1
 8007d1a:	4013      	ands	r3, r2
 8007d1c:	623b      	str	r3, [r7, #32]
 8007d1e:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GNS_TX_Pin|GNS_RX_Pin;
 8007d20:	214c      	movs	r1, #76	; 0x4c
 8007d22:	187b      	adds	r3, r7, r1
 8007d24:	220c      	movs	r2, #12
 8007d26:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d28:	187b      	adds	r3, r7, r1
 8007d2a:	2202      	movs	r2, #2
 8007d2c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d2e:	187b      	adds	r3, r7, r1
 8007d30:	2200      	movs	r2, #0
 8007d32:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007d34:	187b      	adds	r3, r7, r1
 8007d36:	2200      	movs	r2, #0
 8007d38:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8007d3a:	187b      	adds	r3, r7, r1
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007d40:	187a      	adds	r2, r7, r1
 8007d42:	23a0      	movs	r3, #160	; 0xa0
 8007d44:	05db      	lsls	r3, r3, #23
 8007d46:	0011      	movs	r1, r2
 8007d48:	0018      	movs	r0, r3
 8007d4a:	f001 fc0d 	bl	8009568 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8007d4e:	2200      	movs	r2, #0
 8007d50:	2103      	movs	r1, #3
 8007d52:	201c      	movs	r0, #28
 8007d54:	f001 f8b8 	bl	8008ec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8007d58:	201c      	movs	r0, #28
 8007d5a:	f001 f8ca 	bl	8008ef2 <HAL_NVIC_EnableIRQ>
}
 8007d5e:	e09e      	b.n	8007e9e <HAL_UART_MspInit+0x29e>
  else if(huart->Instance==USART3)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a53      	ldr	r2, [pc, #332]	; (8007eb4 <HAL_UART_MspInit+0x2b4>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d15b      	bne.n	8007e22 <HAL_UART_MspInit+0x222>
    __HAL_RCC_USART3_CLK_ENABLE();
 8007d6a:	4b50      	ldr	r3, [pc, #320]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007d6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d6e:	4b4f      	ldr	r3, [pc, #316]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007d70:	2180      	movs	r1, #128	; 0x80
 8007d72:	02c9      	lsls	r1, r1, #11
 8007d74:	430a      	orrs	r2, r1
 8007d76:	63da      	str	r2, [r3, #60]	; 0x3c
 8007d78:	4b4c      	ldr	r3, [pc, #304]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007d7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d7c:	2380      	movs	r3, #128	; 0x80
 8007d7e:	02db      	lsls	r3, r3, #11
 8007d80:	4013      	ands	r3, r2
 8007d82:	61fb      	str	r3, [r7, #28]
 8007d84:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d86:	4b49      	ldr	r3, [pc, #292]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007d88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d8a:	4b48      	ldr	r3, [pc, #288]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007d8c:	2101      	movs	r1, #1
 8007d8e:	430a      	orrs	r2, r1
 8007d90:	635a      	str	r2, [r3, #52]	; 0x34
 8007d92:	4b46      	ldr	r3, [pc, #280]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d96:	2201      	movs	r2, #1
 8007d98:	4013      	ands	r3, r2
 8007d9a:	61bb      	str	r3, [r7, #24]
 8007d9c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007d9e:	4b43      	ldr	r3, [pc, #268]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007da0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007da2:	4b42      	ldr	r3, [pc, #264]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007da4:	2102      	movs	r1, #2
 8007da6:	430a      	orrs	r2, r1
 8007da8:	635a      	str	r2, [r3, #52]	; 0x34
 8007daa:	4b40      	ldr	r3, [pc, #256]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dae:	2202      	movs	r2, #2
 8007db0:	4013      	ands	r3, r2
 8007db2:	617b      	str	r3, [r7, #20]
 8007db4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8007db6:	244c      	movs	r4, #76	; 0x4c
 8007db8:	193b      	adds	r3, r7, r4
 8007dba:	2220      	movs	r2, #32
 8007dbc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007dbe:	193b      	adds	r3, r7, r4
 8007dc0:	2202      	movs	r2, #2
 8007dc2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007dc4:	193b      	adds	r3, r7, r4
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007dca:	193b      	adds	r3, r7, r4
 8007dcc:	2200      	movs	r2, #0
 8007dce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8007dd0:	193b      	adds	r3, r7, r4
 8007dd2:	2204      	movs	r2, #4
 8007dd4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007dd6:	193a      	adds	r2, r7, r4
 8007dd8:	23a0      	movs	r3, #160	; 0xa0
 8007dda:	05db      	lsls	r3, r3, #23
 8007ddc:	0011      	movs	r1, r2
 8007dde:	0018      	movs	r0, r3
 8007de0:	f001 fbc2 	bl	8009568 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007de4:	0021      	movs	r1, r4
 8007de6:	187b      	adds	r3, r7, r1
 8007de8:	2201      	movs	r2, #1
 8007dea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007dec:	187b      	adds	r3, r7, r1
 8007dee:	2202      	movs	r2, #2
 8007df0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007df2:	187b      	adds	r3, r7, r1
 8007df4:	2200      	movs	r2, #0
 8007df6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007df8:	187b      	adds	r3, r7, r1
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8007dfe:	187b      	adds	r3, r7, r1
 8007e00:	2204      	movs	r2, #4
 8007e02:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007e04:	187b      	adds	r3, r7, r1
 8007e06:	4a2c      	ldr	r2, [pc, #176]	; (8007eb8 <HAL_UART_MspInit+0x2b8>)
 8007e08:	0019      	movs	r1, r3
 8007e0a:	0010      	movs	r0, r2
 8007e0c:	f001 fbac 	bl	8009568 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
 8007e10:	2200      	movs	r2, #0
 8007e12:	2103      	movs	r1, #3
 8007e14:	201d      	movs	r0, #29
 8007e16:	f001 f857 	bl	8008ec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8007e1a:	201d      	movs	r0, #29
 8007e1c:	f001 f869 	bl	8008ef2 <HAL_NVIC_EnableIRQ>
}
 8007e20:	e03d      	b.n	8007e9e <HAL_UART_MspInit+0x29e>
  else if(huart->Instance==USART4)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a25      	ldr	r2, [pc, #148]	; (8007ebc <HAL_UART_MspInit+0x2bc>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d138      	bne.n	8007e9e <HAL_UART_MspInit+0x29e>
    __HAL_RCC_USART4_CLK_ENABLE();
 8007e2c:	4b1f      	ldr	r3, [pc, #124]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007e2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e30:	4b1e      	ldr	r3, [pc, #120]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007e32:	2180      	movs	r1, #128	; 0x80
 8007e34:	0309      	lsls	r1, r1, #12
 8007e36:	430a      	orrs	r2, r1
 8007e38:	63da      	str	r2, [r3, #60]	; 0x3c
 8007e3a:	4b1c      	ldr	r3, [pc, #112]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007e3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e3e:	2380      	movs	r3, #128	; 0x80
 8007e40:	031b      	lsls	r3, r3, #12
 8007e42:	4013      	ands	r3, r2
 8007e44:	613b      	str	r3, [r7, #16]
 8007e46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e48:	4b18      	ldr	r3, [pc, #96]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007e4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e4c:	4b17      	ldr	r3, [pc, #92]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007e4e:	2101      	movs	r1, #1
 8007e50:	430a      	orrs	r2, r1
 8007e52:	635a      	str	r2, [r3, #52]	; 0x34
 8007e54:	4b15      	ldr	r3, [pc, #84]	; (8007eac <HAL_UART_MspInit+0x2ac>)
 8007e56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e58:	2201      	movs	r2, #1
 8007e5a:	4013      	ands	r3, r2
 8007e5c:	60fb      	str	r3, [r7, #12]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DEBUG_TX_Pin|DEBUG_RX_Pin;
 8007e60:	214c      	movs	r1, #76	; 0x4c
 8007e62:	187b      	adds	r3, r7, r1
 8007e64:	2203      	movs	r2, #3
 8007e66:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e68:	187b      	adds	r3, r7, r1
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e6e:	187b      	adds	r3, r7, r1
 8007e70:	2200      	movs	r2, #0
 8007e72:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e74:	187b      	adds	r3, r7, r1
 8007e76:	2200      	movs	r2, #0
 8007e78:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 8007e7a:	187b      	adds	r3, r7, r1
 8007e7c:	2204      	movs	r2, #4
 8007e7e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e80:	187a      	adds	r2, r7, r1
 8007e82:	23a0      	movs	r3, #160	; 0xa0
 8007e84:	05db      	lsls	r3, r3, #23
 8007e86:	0011      	movs	r1, r2
 8007e88:	0018      	movs	r0, r3
 8007e8a:	f001 fb6d 	bl	8009568 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
 8007e8e:	2200      	movs	r2, #0
 8007e90:	2103      	movs	r1, #3
 8007e92:	201d      	movs	r0, #29
 8007e94:	f001 f818 	bl	8008ec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8007e98:	201d      	movs	r0, #29
 8007e9a:	f001 f82a 	bl	8008ef2 <HAL_NVIC_EnableIRQ>
}
 8007e9e:	46c0      	nop			; (mov r8, r8)
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	b019      	add	sp, #100	; 0x64
 8007ea4:	bd90      	pop	{r4, r7, pc}
 8007ea6:	46c0      	nop			; (mov r8, r8)
 8007ea8:	40013800 	.word	0x40013800
 8007eac:	40021000 	.word	0x40021000
 8007eb0:	40004400 	.word	0x40004400
 8007eb4:	40004800 	.word	0x40004800
 8007eb8:	50000400 	.word	0x50000400
 8007ebc:	40004c00 	.word	0x40004c00

08007ec0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007ec4:	e7fe      	b.n	8007ec4 <NMI_Handler+0x4>

08007ec6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007ec6:	b580      	push	{r7, lr}
 8007ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007eca:	e7fe      	b.n	8007eca <HardFault_Handler+0x4>

08007ecc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8007ed0:	46c0      	nop			; (mov r8, r8)
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}

08007ed6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007ed6:	b580      	push	{r7, lr}
 8007ed8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007eda:	46c0      	nop			; (mov r8, r8)
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}

08007ee0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007ee4:	f000 ff04 	bl	8008cf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007ee8:	46c0      	nop			; (mov r8, r8)
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
	...

08007ef0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8007ef4:	4b03      	ldr	r3, [pc, #12]	; (8007f04 <DMA1_Channel1_IRQHandler+0x14>)
 8007ef6:	0018      	movs	r0, r3
 8007ef8:	f001 f9f4 	bl	80092e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007efc:	46c0      	nop			; (mov r8, r8)
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}
 8007f02:	46c0      	nop			; (mov r8, r8)
 8007f04:	2000044c 	.word	0x2000044c

08007f08 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007f0c:	4b03      	ldr	r3, [pc, #12]	; (8007f1c <TIM3_IRQHandler+0x14>)
 8007f0e:	0018      	movs	r0, r3
 8007f10:	f003 fe12 	bl	800bb38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007f14:	46c0      	nop			; (mov r8, r8)
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
 8007f1a:	46c0      	nop			; (mov r8, r8)
 8007f1c:	2000031c 	.word	0x2000031c

08007f20 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8007f24:	4b03      	ldr	r3, [pc, #12]	; (8007f34 <TIM14_IRQHandler+0x14>)
 8007f26:	0018      	movs	r0, r3
 8007f28:	f003 fe06 	bl	800bb38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8007f2c:	46c0      	nop			; (mov r8, r8)
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	bd80      	pop	{r7, pc}
 8007f32:	46c0      	nop			; (mov r8, r8)
 8007f34:	20000368 	.word	0x20000368

08007f38 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8007f3c:	4b03      	ldr	r3, [pc, #12]	; (8007f4c <TIM16_IRQHandler+0x14>)
 8007f3e:	0018      	movs	r0, r3
 8007f40:	f003 fdfa 	bl	800bb38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8007f44:	46c0      	nop			; (mov r8, r8)
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}
 8007f4a:	46c0      	nop			; (mov r8, r8)
 8007f4c:	200003b4 	.word	0x200003b4

08007f50 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8007f54:	4b03      	ldr	r3, [pc, #12]	; (8007f64 <TIM17_IRQHandler+0x14>)
 8007f56:	0018      	movs	r0, r3
 8007f58:	f003 fdee 	bl	800bb38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8007f5c:	46c0      	nop			; (mov r8, r8)
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}
 8007f62:	46c0      	nop			; (mov r8, r8)
 8007f64:	20000400 	.word	0x20000400

08007f68 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8007f6c:	4b03      	ldr	r3, [pc, #12]	; (8007f7c <SPI1_IRQHandler+0x14>)
 8007f6e:	0018      	movs	r0, r3
 8007f70:	f002 fffe 	bl	800af70 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8007f74:	46c0      	nop			; (mov r8, r8)
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	46c0      	nop			; (mov r8, r8)
 8007f7c:	200002b8 	.word	0x200002b8

08007f80 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007f84:	4b03      	ldr	r3, [pc, #12]	; (8007f94 <USART1_IRQHandler+0x14>)
 8007f86:	0018      	movs	r0, r3
 8007f88:	f004 fc3c 	bl	800c804 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8007f8c:	46c0      	nop			; (mov r8, r8)
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	46c0      	nop			; (mov r8, r8)
 8007f94:	200004a8 	.word	0x200004a8

08007f98 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007f9c:	4b03      	ldr	r3, [pc, #12]	; (8007fac <USART2_IRQHandler+0x14>)
 8007f9e:	0018      	movs	r0, r3
 8007fa0:	f004 fc30 	bl	800c804 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007fa4:	46c0      	nop			; (mov r8, r8)
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	46c0      	nop			; (mov r8, r8)
 8007fac:	2000053c 	.word	0x2000053c

08007fb0 <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 interrupts.
  */
void USART3_4_IRQHandler(void)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007fb4:	4b05      	ldr	r3, [pc, #20]	; (8007fcc <USART3_4_IRQHandler+0x1c>)
 8007fb6:	0018      	movs	r0, r3
 8007fb8:	f004 fc24 	bl	800c804 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart4);
 8007fbc:	4b04      	ldr	r3, [pc, #16]	; (8007fd0 <USART3_4_IRQHandler+0x20>)
 8007fbe:	0018      	movs	r0, r3
 8007fc0:	f004 fc20 	bl	800c804 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 8007fc4:	46c0      	nop			; (mov r8, r8)
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}
 8007fca:	46c0      	nop			; (mov r8, r8)
 8007fcc:	200005d0 	.word	0x200005d0
 8007fd0:	20000664 	.word	0x20000664

08007fd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	af00      	add	r7, sp, #0
	return 1;
 8007fd8:	2301      	movs	r3, #1
}
 8007fda:	0018      	movs	r0, r3
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <_kill>:

int _kill(int pid, int sig)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b082      	sub	sp, #8
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
 8007fe8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8007fea:	f006 fa3f 	bl	800e46c <__errno>
 8007fee:	0003      	movs	r3, r0
 8007ff0:	2216      	movs	r2, #22
 8007ff2:	601a      	str	r2, [r3, #0]
	return -1;
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	425b      	negs	r3, r3
}
 8007ff8:	0018      	movs	r0, r3
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	b002      	add	sp, #8
 8007ffe:	bd80      	pop	{r7, pc}

08008000 <_exit>:

void _exit (int status)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b082      	sub	sp, #8
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8008008:	2301      	movs	r3, #1
 800800a:	425a      	negs	r2, r3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	0011      	movs	r1, r2
 8008010:	0018      	movs	r0, r3
 8008012:	f7ff ffe5 	bl	8007fe0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8008016:	e7fe      	b.n	8008016 <_exit+0x16>

08008018 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b086      	sub	sp, #24
 800801c:	af00      	add	r7, sp, #0
 800801e:	60f8      	str	r0, [r7, #12]
 8008020:	60b9      	str	r1, [r7, #8]
 8008022:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008024:	2300      	movs	r3, #0
 8008026:	617b      	str	r3, [r7, #20]
 8008028:	e00a      	b.n	8008040 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800802a:	e000      	b.n	800802e <_read+0x16>
 800802c:	bf00      	nop
 800802e:	0001      	movs	r1, r0
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	1c5a      	adds	r2, r3, #1
 8008034:	60ba      	str	r2, [r7, #8]
 8008036:	b2ca      	uxtb	r2, r1
 8008038:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	3301      	adds	r3, #1
 800803e:	617b      	str	r3, [r7, #20]
 8008040:	697a      	ldr	r2, [r7, #20]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	429a      	cmp	r2, r3
 8008046:	dbf0      	blt.n	800802a <_read+0x12>
	}

return len;
 8008048:	687b      	ldr	r3, [r7, #4]
}
 800804a:	0018      	movs	r0, r3
 800804c:	46bd      	mov	sp, r7
 800804e:	b006      	add	sp, #24
 8008050:	bd80      	pop	{r7, pc}

08008052 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008052:	b580      	push	{r7, lr}
 8008054:	b086      	sub	sp, #24
 8008056:	af00      	add	r7, sp, #0
 8008058:	60f8      	str	r0, [r7, #12]
 800805a:	60b9      	str	r1, [r7, #8]
 800805c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800805e:	2300      	movs	r3, #0
 8008060:	617b      	str	r3, [r7, #20]
 8008062:	e009      	b.n	8008078 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	1c5a      	adds	r2, r3, #1
 8008068:	60ba      	str	r2, [r7, #8]
 800806a:	781b      	ldrb	r3, [r3, #0]
 800806c:	0018      	movs	r0, r3
 800806e:	e000      	b.n	8008072 <_write+0x20>
 8008070:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	3301      	adds	r3, #1
 8008076:	617b      	str	r3, [r7, #20]
 8008078:	697a      	ldr	r2, [r7, #20]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	429a      	cmp	r2, r3
 800807e:	dbf1      	blt.n	8008064 <_write+0x12>
	}
	return len;
 8008080:	687b      	ldr	r3, [r7, #4]
}
 8008082:	0018      	movs	r0, r3
 8008084:	46bd      	mov	sp, r7
 8008086:	b006      	add	sp, #24
 8008088:	bd80      	pop	{r7, pc}

0800808a <_close>:

int _close(int file)
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b082      	sub	sp, #8
 800808e:	af00      	add	r7, sp, #0
 8008090:	6078      	str	r0, [r7, #4]
	return -1;
 8008092:	2301      	movs	r3, #1
 8008094:	425b      	negs	r3, r3
}
 8008096:	0018      	movs	r0, r3
 8008098:	46bd      	mov	sp, r7
 800809a:	b002      	add	sp, #8
 800809c:	bd80      	pop	{r7, pc}

0800809e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800809e:	b580      	push	{r7, lr}
 80080a0:	b082      	sub	sp, #8
 80080a2:	af00      	add	r7, sp, #0
 80080a4:	6078      	str	r0, [r7, #4]
 80080a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	2280      	movs	r2, #128	; 0x80
 80080ac:	0192      	lsls	r2, r2, #6
 80080ae:	605a      	str	r2, [r3, #4]
	return 0;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	0018      	movs	r0, r3
 80080b4:	46bd      	mov	sp, r7
 80080b6:	b002      	add	sp, #8
 80080b8:	bd80      	pop	{r7, pc}

080080ba <_isatty>:

int _isatty(int file)
{
 80080ba:	b580      	push	{r7, lr}
 80080bc:	b082      	sub	sp, #8
 80080be:	af00      	add	r7, sp, #0
 80080c0:	6078      	str	r0, [r7, #4]
	return 1;
 80080c2:	2301      	movs	r3, #1
}
 80080c4:	0018      	movs	r0, r3
 80080c6:	46bd      	mov	sp, r7
 80080c8:	b002      	add	sp, #8
 80080ca:	bd80      	pop	{r7, pc}

080080cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	60f8      	str	r0, [r7, #12]
 80080d4:	60b9      	str	r1, [r7, #8]
 80080d6:	607a      	str	r2, [r7, #4]
	return 0;
 80080d8:	2300      	movs	r3, #0
}
 80080da:	0018      	movs	r0, r3
 80080dc:	46bd      	mov	sp, r7
 80080de:	b004      	add	sp, #16
 80080e0:	bd80      	pop	{r7, pc}
	...

080080e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b086      	sub	sp, #24
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80080ec:	4a14      	ldr	r2, [pc, #80]	; (8008140 <_sbrk+0x5c>)
 80080ee:	4b15      	ldr	r3, [pc, #84]	; (8008144 <_sbrk+0x60>)
 80080f0:	1ad3      	subs	r3, r2, r3
 80080f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80080f8:	4b13      	ldr	r3, [pc, #76]	; (8008148 <_sbrk+0x64>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d102      	bne.n	8008106 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008100:	4b11      	ldr	r3, [pc, #68]	; (8008148 <_sbrk+0x64>)
 8008102:	4a12      	ldr	r2, [pc, #72]	; (800814c <_sbrk+0x68>)
 8008104:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008106:	4b10      	ldr	r3, [pc, #64]	; (8008148 <_sbrk+0x64>)
 8008108:	681a      	ldr	r2, [r3, #0]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	18d3      	adds	r3, r2, r3
 800810e:	693a      	ldr	r2, [r7, #16]
 8008110:	429a      	cmp	r2, r3
 8008112:	d207      	bcs.n	8008124 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008114:	f006 f9aa 	bl	800e46c <__errno>
 8008118:	0003      	movs	r3, r0
 800811a:	220c      	movs	r2, #12
 800811c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800811e:	2301      	movs	r3, #1
 8008120:	425b      	negs	r3, r3
 8008122:	e009      	b.n	8008138 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008124:	4b08      	ldr	r3, [pc, #32]	; (8008148 <_sbrk+0x64>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800812a:	4b07      	ldr	r3, [pc, #28]	; (8008148 <_sbrk+0x64>)
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	18d2      	adds	r2, r2, r3
 8008132:	4b05      	ldr	r3, [pc, #20]	; (8008148 <_sbrk+0x64>)
 8008134:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8008136:	68fb      	ldr	r3, [r7, #12]
}
 8008138:	0018      	movs	r0, r3
 800813a:	46bd      	mov	sp, r7
 800813c:	b006      	add	sp, #24
 800813e:	bd80      	pop	{r7, pc}
 8008140:	20009000 	.word	0x20009000
 8008144:	00000400 	.word	0x00000400
 8008148:	2000102c 	.word	0x2000102c
 800814c:	20001070 	.word	0x20001070

08008150 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008154:	46c0      	nop			; (mov r8, r8)
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
	...

0800815c <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 800815c:	b590      	push	{r4, r7, lr}
 800815e:	b087      	sub	sp, #28
 8008160:	af02      	add	r7, sp, #8
 8008162:	0002      	movs	r2, r0
 8008164:	1dfb      	adds	r3, r7, #7
 8008166:	701a      	strb	r2, [r3, #0]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8008168:	240f      	movs	r4, #15
 800816a:	193a      	adds	r2, r7, r4
 800816c:	1df9      	adds	r1, r7, #7
 800816e:	4806      	ldr	r0, [pc, #24]	; (8008188 <W25qxx_Spi+0x2c>)
 8008170:	2364      	movs	r3, #100	; 0x64
 8008172:	9300      	str	r3, [sp, #0]
 8008174:	2301      	movs	r3, #1
 8008176:	f002 fd29 	bl	800abcc <HAL_SPI_TransmitReceive>
	return ret;
 800817a:	193b      	adds	r3, r7, r4
 800817c:	781b      	ldrb	r3, [r3, #0]
}
 800817e:	0018      	movs	r0, r3
 8008180:	46bd      	mov	sp, r7
 8008182:	b005      	add	sp, #20
 8008184:	bd90      	pop	{r4, r7, pc}
 8008186:	46c0      	nop			; (mov r8, r8)
 8008188:	200002b8 	.word	0x200002b8

0800818c <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b084      	sub	sp, #16
 8008190:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8008192:	2300      	movs	r3, #0
 8008194:	60fb      	str	r3, [r7, #12]
 8008196:	2300      	movs	r3, #0
 8008198:	60bb      	str	r3, [r7, #8]
 800819a:	2300      	movs	r3, #0
 800819c:	607b      	str	r3, [r7, #4]
 800819e:	2300      	movs	r3, #0
 80081a0:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80081a2:	4b15      	ldr	r3, [pc, #84]	; (80081f8 <W25qxx_ReadID+0x6c>)
 80081a4:	2200      	movs	r2, #0
 80081a6:	2108      	movs	r1, #8
 80081a8:	0018      	movs	r0, r3
 80081aa:	f001 fb41 	bl	8009830 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 80081ae:	209f      	movs	r0, #159	; 0x9f
 80081b0:	f7ff ffd4 	bl	800815c <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80081b4:	20a5      	movs	r0, #165	; 0xa5
 80081b6:	f7ff ffd1 	bl	800815c <W25qxx_Spi>
 80081ba:	0003      	movs	r3, r0
 80081bc:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80081be:	20a5      	movs	r0, #165	; 0xa5
 80081c0:	f7ff ffcc 	bl	800815c <W25qxx_Spi>
 80081c4:	0003      	movs	r3, r0
 80081c6:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80081c8:	20a5      	movs	r0, #165	; 0xa5
 80081ca:	f7ff ffc7 	bl	800815c <W25qxx_Spi>
 80081ce:	0003      	movs	r3, r0
 80081d0:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80081d2:	4b09      	ldr	r3, [pc, #36]	; (80081f8 <W25qxx_ReadID+0x6c>)
 80081d4:	2201      	movs	r2, #1
 80081d6:	2108      	movs	r1, #8
 80081d8:	0018      	movs	r0, r3
 80081da:	f001 fb29 	bl	8009830 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	041a      	lsls	r2, r3, #16
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	021b      	lsls	r3, r3, #8
 80081e6:	4313      	orrs	r3, r2
 80081e8:	683a      	ldr	r2, [r7, #0]
 80081ea:	4313      	orrs	r3, r2
 80081ec:	60fb      	str	r3, [r7, #12]
	return Temp;
 80081ee:	68fb      	ldr	r3, [r7, #12]
}
 80081f0:	0018      	movs	r0, r3
 80081f2:	46bd      	mov	sp, r7
 80081f4:	b004      	add	sp, #16
 80081f6:	bd80      	pop	{r7, pc}
 80081f8:	50000c00 	.word	0x50000c00

080081fc <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80081fc:	b590      	push	{r4, r7, lr}
 80081fe:	b083      	sub	sp, #12
 8008200:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8008202:	4b1d      	ldr	r3, [pc, #116]	; (8008278 <W25qxx_ReadUniqID+0x7c>)
 8008204:	2200      	movs	r2, #0
 8008206:	2108      	movs	r1, #8
 8008208:	0018      	movs	r0, r3
 800820a:	f001 fb11 	bl	8009830 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 800820e:	204b      	movs	r0, #75	; 0x4b
 8008210:	f7ff ffa4 	bl	800815c <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8008214:	1dfb      	adds	r3, r7, #7
 8008216:	2200      	movs	r2, #0
 8008218:	701a      	strb	r2, [r3, #0]
 800821a:	e007      	b.n	800822c <W25qxx_ReadUniqID+0x30>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800821c:	20a5      	movs	r0, #165	; 0xa5
 800821e:	f7ff ff9d 	bl	800815c <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8008222:	1dfb      	adds	r3, r7, #7
 8008224:	781a      	ldrb	r2, [r3, #0]
 8008226:	1dfb      	adds	r3, r7, #7
 8008228:	3201      	adds	r2, #1
 800822a:	701a      	strb	r2, [r3, #0]
 800822c:	1dfb      	adds	r3, r7, #7
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	2b03      	cmp	r3, #3
 8008232:	d9f3      	bls.n	800821c <W25qxx_ReadUniqID+0x20>
	for (uint8_t i = 0; i < 8; i++)
 8008234:	1dbb      	adds	r3, r7, #6
 8008236:	2200      	movs	r2, #0
 8008238:	701a      	strb	r2, [r3, #0]
 800823a:	e00e      	b.n	800825a <W25qxx_ReadUniqID+0x5e>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800823c:	1dbb      	adds	r3, r7, #6
 800823e:	781c      	ldrb	r4, [r3, #0]
 8008240:	20a5      	movs	r0, #165	; 0xa5
 8008242:	f7ff ff8b 	bl	800815c <W25qxx_Spi>
 8008246:	0003      	movs	r3, r0
 8008248:	001a      	movs	r2, r3
 800824a:	4b0c      	ldr	r3, [pc, #48]	; (800827c <W25qxx_ReadUniqID+0x80>)
 800824c:	191b      	adds	r3, r3, r4
 800824e:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 8008250:	1dbb      	adds	r3, r7, #6
 8008252:	781a      	ldrb	r2, [r3, #0]
 8008254:	1dbb      	adds	r3, r7, #6
 8008256:	3201      	adds	r2, #1
 8008258:	701a      	strb	r2, [r3, #0]
 800825a:	1dbb      	adds	r3, r7, #6
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	2b07      	cmp	r3, #7
 8008260:	d9ec      	bls.n	800823c <W25qxx_ReadUniqID+0x40>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8008262:	4b05      	ldr	r3, [pc, #20]	; (8008278 <W25qxx_ReadUniqID+0x7c>)
 8008264:	2201      	movs	r2, #1
 8008266:	2108      	movs	r1, #8
 8008268:	0018      	movs	r0, r3
 800826a:	f001 fae1 	bl	8009830 <HAL_GPIO_WritePin>
}
 800826e:	46c0      	nop			; (mov r8, r8)
 8008270:	46bd      	mov	sp, r7
 8008272:	b003      	add	sp, #12
 8008274:	bd90      	pop	{r4, r7, pc}
 8008276:	46c0      	nop			; (mov r8, r8)
 8008278:	50000c00 	.word	0x50000c00
 800827c:	20001030 	.word	0x20001030

08008280 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8008284:	4b0a      	ldr	r3, [pc, #40]	; (80082b0 <W25qxx_WriteEnable+0x30>)
 8008286:	2200      	movs	r2, #0
 8008288:	2108      	movs	r1, #8
 800828a:	0018      	movs	r0, r3
 800828c:	f001 fad0 	bl	8009830 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8008290:	2006      	movs	r0, #6
 8008292:	f7ff ff63 	bl	800815c <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8008296:	4b06      	ldr	r3, [pc, #24]	; (80082b0 <W25qxx_WriteEnable+0x30>)
 8008298:	2201      	movs	r2, #1
 800829a:	2108      	movs	r1, #8
 800829c:	0018      	movs	r0, r3
 800829e:	f001 fac7 	bl	8009830 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 80082a2:	2001      	movs	r0, #1
 80082a4:	f000 fd40 	bl	8008d28 <HAL_Delay>
}
 80082a8:	46c0      	nop			; (mov r8, r8)
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}
 80082ae:	46c0      	nop			; (mov r8, r8)
 80082b0:	50000c00 	.word	0x50000c00

080082b4 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 80082b4:	b5b0      	push	{r4, r5, r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	0002      	movs	r2, r0
 80082bc:	1dfb      	adds	r3, r7, #7
 80082be:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 80082c0:	240f      	movs	r4, #15
 80082c2:	193b      	adds	r3, r7, r4
 80082c4:	2200      	movs	r2, #0
 80082c6:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80082c8:	4b24      	ldr	r3, [pc, #144]	; (800835c <W25qxx_ReadStatusRegister+0xa8>)
 80082ca:	2200      	movs	r2, #0
 80082cc:	2108      	movs	r1, #8
 80082ce:	0018      	movs	r0, r3
 80082d0:	f001 faae 	bl	8009830 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 80082d4:	1dfb      	adds	r3, r7, #7
 80082d6:	781b      	ldrb	r3, [r3, #0]
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d10f      	bne.n	80082fc <W25qxx_ReadStatusRegister+0x48>
	{
		W25qxx_Spi(0x05);
 80082dc:	2005      	movs	r0, #5
 80082de:	f7ff ff3d 	bl	800815c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80082e2:	0025      	movs	r5, r4
 80082e4:	193c      	adds	r4, r7, r4
 80082e6:	20a5      	movs	r0, #165	; 0xa5
 80082e8:	f7ff ff38 	bl	800815c <W25qxx_Spi>
 80082ec:	0003      	movs	r3, r0
 80082ee:	7023      	strb	r3, [r4, #0]
		w25qxx.StatusRegister1 = status;
 80082f0:	4b1b      	ldr	r3, [pc, #108]	; (8008360 <W25qxx_ReadStatusRegister+0xac>)
 80082f2:	197a      	adds	r2, r7, r5
 80082f4:	2124      	movs	r1, #36	; 0x24
 80082f6:	7812      	ldrb	r2, [r2, #0]
 80082f8:	545a      	strb	r2, [r3, r1]
 80082fa:	e022      	b.n	8008342 <W25qxx_ReadStatusRegister+0x8e>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 80082fc:	1dfb      	adds	r3, r7, #7
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	2b02      	cmp	r3, #2
 8008302:	d10f      	bne.n	8008324 <W25qxx_ReadStatusRegister+0x70>
	{
		W25qxx_Spi(0x35);
 8008304:	2035      	movs	r0, #53	; 0x35
 8008306:	f7ff ff29 	bl	800815c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800830a:	250f      	movs	r5, #15
 800830c:	197c      	adds	r4, r7, r5
 800830e:	20a5      	movs	r0, #165	; 0xa5
 8008310:	f7ff ff24 	bl	800815c <W25qxx_Spi>
 8008314:	0003      	movs	r3, r0
 8008316:	7023      	strb	r3, [r4, #0]
		w25qxx.StatusRegister2 = status;
 8008318:	4b11      	ldr	r3, [pc, #68]	; (8008360 <W25qxx_ReadStatusRegister+0xac>)
 800831a:	197a      	adds	r2, r7, r5
 800831c:	2125      	movs	r1, #37	; 0x25
 800831e:	7812      	ldrb	r2, [r2, #0]
 8008320:	545a      	strb	r2, [r3, r1]
 8008322:	e00e      	b.n	8008342 <W25qxx_ReadStatusRegister+0x8e>
	}
	else
	{
		W25qxx_Spi(0x15);
 8008324:	2015      	movs	r0, #21
 8008326:	f7ff ff19 	bl	800815c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800832a:	250f      	movs	r5, #15
 800832c:	197c      	adds	r4, r7, r5
 800832e:	20a5      	movs	r0, #165	; 0xa5
 8008330:	f7ff ff14 	bl	800815c <W25qxx_Spi>
 8008334:	0003      	movs	r3, r0
 8008336:	7023      	strb	r3, [r4, #0]
		w25qxx.StatusRegister3 = status;
 8008338:	4b09      	ldr	r3, [pc, #36]	; (8008360 <W25qxx_ReadStatusRegister+0xac>)
 800833a:	197a      	adds	r2, r7, r5
 800833c:	2126      	movs	r1, #38	; 0x26
 800833e:	7812      	ldrb	r2, [r2, #0]
 8008340:	545a      	strb	r2, [r3, r1]
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8008342:	4b06      	ldr	r3, [pc, #24]	; (800835c <W25qxx_ReadStatusRegister+0xa8>)
 8008344:	2201      	movs	r2, #1
 8008346:	2108      	movs	r1, #8
 8008348:	0018      	movs	r0, r3
 800834a:	f001 fa71 	bl	8009830 <HAL_GPIO_WritePin>
	return status;
 800834e:	230f      	movs	r3, #15
 8008350:	18fb      	adds	r3, r7, r3
 8008352:	781b      	ldrb	r3, [r3, #0]
}
 8008354:	0018      	movs	r0, r3
 8008356:	46bd      	mov	sp, r7
 8008358:	b004      	add	sp, #16
 800835a:	bdb0      	pop	{r4, r5, r7, pc}
 800835c:	50000c00 	.word	0x50000c00
 8008360:	20001030 	.word	0x20001030

08008364 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8008368:	2001      	movs	r0, #1
 800836a:	f000 fcdd 	bl	8008d28 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800836e:	4b12      	ldr	r3, [pc, #72]	; (80083b8 <W25qxx_WaitForWriteEnd+0x54>)
 8008370:	2200      	movs	r2, #0
 8008372:	2108      	movs	r1, #8
 8008374:	0018      	movs	r0, r3
 8008376:	f001 fa5b 	bl	8009830 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 800837a:	2005      	movs	r0, #5
 800837c:	f7ff feee 	bl	800815c <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8008380:	20a5      	movs	r0, #165	; 0xa5
 8008382:	f7ff feeb 	bl	800815c <W25qxx_Spi>
 8008386:	0003      	movs	r3, r0
 8008388:	0019      	movs	r1, r3
 800838a:	4b0c      	ldr	r3, [pc, #48]	; (80083bc <W25qxx_WaitForWriteEnd+0x58>)
 800838c:	2224      	movs	r2, #36	; 0x24
 800838e:	5499      	strb	r1, [r3, r2]
		W25qxx_Delay(1);
 8008390:	2001      	movs	r0, #1
 8008392:	f000 fcc9 	bl	8008d28 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8008396:	4b09      	ldr	r3, [pc, #36]	; (80083bc <W25qxx_WaitForWriteEnd+0x58>)
 8008398:	2224      	movs	r2, #36	; 0x24
 800839a:	5c9b      	ldrb	r3, [r3, r2]
 800839c:	001a      	movs	r2, r3
 800839e:	2301      	movs	r3, #1
 80083a0:	4013      	ands	r3, r2
 80083a2:	d1ed      	bne.n	8008380 <W25qxx_WaitForWriteEnd+0x1c>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80083a4:	4b04      	ldr	r3, [pc, #16]	; (80083b8 <W25qxx_WaitForWriteEnd+0x54>)
 80083a6:	2201      	movs	r2, #1
 80083a8:	2108      	movs	r1, #8
 80083aa:	0018      	movs	r0, r3
 80083ac:	f001 fa40 	bl	8009830 <HAL_GPIO_WritePin>
}
 80083b0:	46c0      	nop			; (mov r8, r8)
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
 80083b6:	46c0      	nop			; (mov r8, r8)
 80083b8:	50000c00 	.word	0x50000c00
 80083bc:	20001030 	.word	0x20001030

080083c0 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 80083c6:	4b58      	ldr	r3, [pc, #352]	; (8008528 <W25qxx_Init+0x168>)
 80083c8:	2227      	movs	r2, #39	; 0x27
 80083ca:	2101      	movs	r1, #1
 80083cc:	5499      	strb	r1, [r3, r2]
	while (HAL_GetTick() < 100)
 80083ce:	e002      	b.n	80083d6 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 80083d0:	2001      	movs	r0, #1
 80083d2:	f000 fca9 	bl	8008d28 <HAL_Delay>
	while (HAL_GetTick() < 100)
 80083d6:	f000 fc9d 	bl	8008d14 <HAL_GetTick>
 80083da:	0003      	movs	r3, r0
 80083dc:	2b63      	cmp	r3, #99	; 0x63
 80083de:	d9f7      	bls.n	80083d0 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80083e0:	4b52      	ldr	r3, [pc, #328]	; (800852c <W25qxx_Init+0x16c>)
 80083e2:	2201      	movs	r2, #1
 80083e4:	2108      	movs	r1, #8
 80083e6:	0018      	movs	r0, r3
 80083e8:	f001 fa22 	bl	8009830 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 80083ec:	2064      	movs	r0, #100	; 0x64
 80083ee:	f000 fc9b 	bl	8008d28 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 80083f2:	f7ff fecb 	bl	800818c <W25qxx_ReadID>
 80083f6:	0003      	movs	r3, r0
 80083f8:	607b      	str	r3, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	22ff      	movs	r2, #255	; 0xff
 80083fe:	4013      	ands	r3, r2
 8008400:	3b11      	subs	r3, #17
 8008402:	2b0f      	cmp	r3, #15
 8008404:	d84d      	bhi.n	80084a2 <W25qxx_Init+0xe2>
 8008406:	009a      	lsls	r2, r3, #2
 8008408:	4b49      	ldr	r3, [pc, #292]	; (8008530 <W25qxx_Init+0x170>)
 800840a:	18d3      	adds	r3, r2, r3
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	469f      	mov	pc, r3
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8008410:	4b45      	ldr	r3, [pc, #276]	; (8008528 <W25qxx_Init+0x168>)
 8008412:	220a      	movs	r2, #10
 8008414:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 8008416:	4b44      	ldr	r3, [pc, #272]	; (8008528 <W25qxx_Init+0x168>)
 8008418:	2280      	movs	r2, #128	; 0x80
 800841a:	00d2      	lsls	r2, r2, #3
 800841c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 800841e:	e046      	b.n	80084ae <W25qxx_Init+0xee>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8008420:	4b41      	ldr	r3, [pc, #260]	; (8008528 <W25qxx_Init+0x168>)
 8008422:	2209      	movs	r2, #9
 8008424:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8008426:	4b40      	ldr	r3, [pc, #256]	; (8008528 <W25qxx_Init+0x168>)
 8008428:	2280      	movs	r2, #128	; 0x80
 800842a:	0092      	lsls	r2, r2, #2
 800842c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 800842e:	e03e      	b.n	80084ae <W25qxx_Init+0xee>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8008430:	4b3d      	ldr	r3, [pc, #244]	; (8008528 <W25qxx_Init+0x168>)
 8008432:	2208      	movs	r2, #8
 8008434:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8008436:	4b3c      	ldr	r3, [pc, #240]	; (8008528 <W25qxx_Init+0x168>)
 8008438:	2280      	movs	r2, #128	; 0x80
 800843a:	0052      	lsls	r2, r2, #1
 800843c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 800843e:	e036      	b.n	80084ae <W25qxx_Init+0xee>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8008440:	4b39      	ldr	r3, [pc, #228]	; (8008528 <W25qxx_Init+0x168>)
 8008442:	2207      	movs	r2, #7
 8008444:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8008446:	4b38      	ldr	r3, [pc, #224]	; (8008528 <W25qxx_Init+0x168>)
 8008448:	2280      	movs	r2, #128	; 0x80
 800844a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 800844c:	e02f      	b.n	80084ae <W25qxx_Init+0xee>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 800844e:	4b36      	ldr	r3, [pc, #216]	; (8008528 <W25qxx_Init+0x168>)
 8008450:	2206      	movs	r2, #6
 8008452:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8008454:	4b34      	ldr	r3, [pc, #208]	; (8008528 <W25qxx_Init+0x168>)
 8008456:	2240      	movs	r2, #64	; 0x40
 8008458:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 800845a:	e028      	b.n	80084ae <W25qxx_Init+0xee>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 800845c:	4b32      	ldr	r3, [pc, #200]	; (8008528 <W25qxx_Init+0x168>)
 800845e:	2205      	movs	r2, #5
 8008460:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8008462:	4b31      	ldr	r3, [pc, #196]	; (8008528 <W25qxx_Init+0x168>)
 8008464:	2220      	movs	r2, #32
 8008466:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8008468:	e021      	b.n	80084ae <W25qxx_Init+0xee>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 800846a:	4b2f      	ldr	r3, [pc, #188]	; (8008528 <W25qxx_Init+0x168>)
 800846c:	2204      	movs	r2, #4
 800846e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8008470:	4b2d      	ldr	r3, [pc, #180]	; (8008528 <W25qxx_Init+0x168>)
 8008472:	2210      	movs	r2, #16
 8008474:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 8008476:	e01a      	b.n	80084ae <W25qxx_Init+0xee>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8008478:	4b2b      	ldr	r3, [pc, #172]	; (8008528 <W25qxx_Init+0x168>)
 800847a:	2203      	movs	r2, #3
 800847c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 800847e:	4b2a      	ldr	r3, [pc, #168]	; (8008528 <W25qxx_Init+0x168>)
 8008480:	2208      	movs	r2, #8
 8008482:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 8008484:	e013      	b.n	80084ae <W25qxx_Init+0xee>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8008486:	4b28      	ldr	r3, [pc, #160]	; (8008528 <W25qxx_Init+0x168>)
 8008488:	2202      	movs	r2, #2
 800848a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 800848c:	4b26      	ldr	r3, [pc, #152]	; (8008528 <W25qxx_Init+0x168>)
 800848e:	2204      	movs	r2, #4
 8008490:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 8008492:	e00c      	b.n	80084ae <W25qxx_Init+0xee>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8008494:	4b24      	ldr	r3, [pc, #144]	; (8008528 <W25qxx_Init+0x168>)
 8008496:	2201      	movs	r2, #1
 8008498:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 800849a:	4b23      	ldr	r3, [pc, #140]	; (8008528 <W25qxx_Init+0x168>)
 800849c:	2202      	movs	r2, #2
 800849e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 80084a0:	e005      	b.n	80084ae <W25qxx_Init+0xee>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 80084a2:	4b21      	ldr	r3, [pc, #132]	; (8008528 <W25qxx_Init+0x168>)
 80084a4:	2227      	movs	r2, #39	; 0x27
 80084a6:	2100      	movs	r1, #0
 80084a8:	5499      	strb	r1, [r3, r2]
		return false;
 80084aa:	2300      	movs	r3, #0
 80084ac:	e038      	b.n	8008520 <W25qxx_Init+0x160>
	}
	w25qxx.PageSize = 256;
 80084ae:	4b1e      	ldr	r3, [pc, #120]	; (8008528 <W25qxx_Init+0x168>)
 80084b0:	2280      	movs	r2, #128	; 0x80
 80084b2:	0052      	lsls	r2, r2, #1
 80084b4:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 80084b6:	4b1c      	ldr	r3, [pc, #112]	; (8008528 <W25qxx_Init+0x168>)
 80084b8:	2280      	movs	r2, #128	; 0x80
 80084ba:	0152      	lsls	r2, r2, #5
 80084bc:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 80084be:	4b1a      	ldr	r3, [pc, #104]	; (8008528 <W25qxx_Init+0x168>)
 80084c0:	69db      	ldr	r3, [r3, #28]
 80084c2:	011a      	lsls	r2, r3, #4
 80084c4:	4b18      	ldr	r3, [pc, #96]	; (8008528 <W25qxx_Init+0x168>)
 80084c6:	615a      	str	r2, [r3, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 80084c8:	4b17      	ldr	r3, [pc, #92]	; (8008528 <W25qxx_Init+0x168>)
 80084ca:	695a      	ldr	r2, [r3, #20]
 80084cc:	4b16      	ldr	r3, [pc, #88]	; (8008528 <W25qxx_Init+0x168>)
 80084ce:	691b      	ldr	r3, [r3, #16]
 80084d0:	435a      	muls	r2, r3
 80084d2:	4b15      	ldr	r3, [pc, #84]	; (8008528 <W25qxx_Init+0x168>)
 80084d4:	895b      	ldrh	r3, [r3, #10]
 80084d6:	0019      	movs	r1, r3
 80084d8:	0010      	movs	r0, r2
 80084da:	f7f7 fe37 	bl	800014c <__udivsi3>
 80084de:	0003      	movs	r3, r0
 80084e0:	001a      	movs	r2, r3
 80084e2:	4b11      	ldr	r3, [pc, #68]	; (8008528 <W25qxx_Init+0x168>)
 80084e4:	60da      	str	r2, [r3, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80084e6:	4b10      	ldr	r3, [pc, #64]	; (8008528 <W25qxx_Init+0x168>)
 80084e8:	691b      	ldr	r3, [r3, #16]
 80084ea:	011a      	lsls	r2, r3, #4
 80084ec:	4b0e      	ldr	r3, [pc, #56]	; (8008528 <W25qxx_Init+0x168>)
 80084ee:	619a      	str	r2, [r3, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80084f0:	4b0d      	ldr	r3, [pc, #52]	; (8008528 <W25qxx_Init+0x168>)
 80084f2:	695a      	ldr	r2, [r3, #20]
 80084f4:	4b0c      	ldr	r3, [pc, #48]	; (8008528 <W25qxx_Init+0x168>)
 80084f6:	691b      	ldr	r3, [r3, #16]
 80084f8:	4353      	muls	r3, r2
 80084fa:	0a9a      	lsrs	r2, r3, #10
 80084fc:	4b0a      	ldr	r3, [pc, #40]	; (8008528 <W25qxx_Init+0x168>)
 80084fe:	621a      	str	r2, [r3, #32]
	W25qxx_ReadUniqID();
 8008500:	f7ff fe7c 	bl	80081fc <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8008504:	2001      	movs	r0, #1
 8008506:	f7ff fed5 	bl	80082b4 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 800850a:	2002      	movs	r0, #2
 800850c:	f7ff fed2 	bl	80082b4 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8008510:	2003      	movs	r0, #3
 8008512:	f7ff fecf 	bl	80082b4 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 8008516:	4b04      	ldr	r3, [pc, #16]	; (8008528 <W25qxx_Init+0x168>)
 8008518:	2227      	movs	r2, #39	; 0x27
 800851a:	2100      	movs	r1, #0
 800851c:	5499      	strb	r1, [r3, r2]
	return true;
 800851e:	2301      	movs	r3, #1
}
 8008520:	0018      	movs	r0, r3
 8008522:	46bd      	mov	sp, r7
 8008524:	b002      	add	sp, #8
 8008526:	bd80      	pop	{r7, pc}
 8008528:	20001030 	.word	0x20001030
 800852c:	50000c00 	.word	0x50000c00
 8008530:	08012f28 	.word	0x08012f28

08008534 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b082      	sub	sp, #8
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 800853c:	e002      	b.n	8008544 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 800853e:	2001      	movs	r0, #1
 8008540:	f000 fbf2 	bl	8008d28 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8008544:	4b26      	ldr	r3, [pc, #152]	; (80085e0 <W25qxx_EraseSector+0xac>)
 8008546:	2227      	movs	r2, #39	; 0x27
 8008548:	5c9b      	ldrb	r3, [r3, r2]
 800854a:	2b01      	cmp	r3, #1
 800854c:	d0f7      	beq.n	800853e <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 800854e:	4b24      	ldr	r3, [pc, #144]	; (80085e0 <W25qxx_EraseSector+0xac>)
 8008550:	2227      	movs	r2, #39	; 0x27
 8008552:	2101      	movs	r1, #1
 8008554:	5499      	strb	r1, [r3, r2]
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 8008556:	f7ff ff05 	bl	8008364 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 800855a:	4b21      	ldr	r3, [pc, #132]	; (80085e0 <W25qxx_EraseSector+0xac>)
 800855c:	691a      	ldr	r2, [r3, #16]
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	4353      	muls	r3, r2
 8008562:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8008564:	f7ff fe8c 	bl	8008280 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8008568:	4b1e      	ldr	r3, [pc, #120]	; (80085e4 <W25qxx_EraseSector+0xb0>)
 800856a:	2200      	movs	r2, #0
 800856c:	2108      	movs	r1, #8
 800856e:	0018      	movs	r0, r3
 8008570:	f001 f95e 	bl	8009830 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8008574:	4b1a      	ldr	r3, [pc, #104]	; (80085e0 <W25qxx_EraseSector+0xac>)
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	2b08      	cmp	r3, #8
 800857a:	d909      	bls.n	8008590 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 800857c:	2021      	movs	r0, #33	; 0x21
 800857e:	f7ff fded 	bl	800815c <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	0e1b      	lsrs	r3, r3, #24
 8008586:	b2db      	uxtb	r3, r3
 8008588:	0018      	movs	r0, r3
 800858a:	f7ff fde7 	bl	800815c <W25qxx_Spi>
 800858e:	e002      	b.n	8008596 <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 8008590:	2020      	movs	r0, #32
 8008592:	f7ff fde3 	bl	800815c <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	0c1b      	lsrs	r3, r3, #16
 800859a:	b2db      	uxtb	r3, r3
 800859c:	0018      	movs	r0, r3
 800859e:	f7ff fddd 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	0a1b      	lsrs	r3, r3, #8
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	0018      	movs	r0, r3
 80085aa:	f7ff fdd7 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	b2db      	uxtb	r3, r3
 80085b2:	0018      	movs	r0, r3
 80085b4:	f7ff fdd2 	bl	800815c <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80085b8:	4b0a      	ldr	r3, [pc, #40]	; (80085e4 <W25qxx_EraseSector+0xb0>)
 80085ba:	2201      	movs	r2, #1
 80085bc:	2108      	movs	r1, #8
 80085be:	0018      	movs	r0, r3
 80085c0:	f001 f936 	bl	8009830 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80085c4:	f7ff fece 	bl	8008364 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 80085c8:	2001      	movs	r0, #1
 80085ca:	f000 fbad 	bl	8008d28 <HAL_Delay>
	w25qxx.Lock = 0;
 80085ce:	4b04      	ldr	r3, [pc, #16]	; (80085e0 <W25qxx_EraseSector+0xac>)
 80085d0:	2227      	movs	r2, #39	; 0x27
 80085d2:	2100      	movs	r1, #0
 80085d4:	5499      	strb	r1, [r3, r2]
}
 80085d6:	46c0      	nop			; (mov r8, r8)
 80085d8:	46bd      	mov	sp, r7
 80085da:	b002      	add	sp, #8
 80085dc:	bd80      	pop	{r7, pc}
 80085de:	46c0      	nop			; (mov r8, r8)
 80085e0:	20001030 	.word	0x20001030
 80085e4:	50000c00 	.word	0x50000c00

080085e8 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b082      	sub	sp, #8
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 80085f0:	4b07      	ldr	r3, [pc, #28]	; (8008610 <W25qxx_SectorToPage+0x28>)
 80085f2:	691b      	ldr	r3, [r3, #16]
 80085f4:	687a      	ldr	r2, [r7, #4]
 80085f6:	435a      	muls	r2, r3
 80085f8:	4b05      	ldr	r3, [pc, #20]	; (8008610 <W25qxx_SectorToPage+0x28>)
 80085fa:	895b      	ldrh	r3, [r3, #10]
 80085fc:	0019      	movs	r1, r3
 80085fe:	0010      	movs	r0, r2
 8008600:	f7f7 fda4 	bl	800014c <__udivsi3>
 8008604:	0003      	movs	r3, r0
}
 8008606:	0018      	movs	r0, r3
 8008608:	46bd      	mov	sp, r7
 800860a:	b002      	add	sp, #8
 800860c:	bd80      	pop	{r7, pc}
 800860e:	46c0      	nop			; (mov r8, r8)
 8008610:	20001030 	.word	0x20001030

08008614 <W25qxx_WriteByte>:
	w25qxx.Lock = 0;
	return false;
}
//###################################################################################################################
void W25qxx_WriteByte(uint8_t pBuffer, uint32_t WriteAddr_inBytes)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b082      	sub	sp, #8
 8008618:	af00      	add	r7, sp, #0
 800861a:	0002      	movs	r2, r0
 800861c:	6039      	str	r1, [r7, #0]
 800861e:	1dfb      	adds	r3, r7, #7
 8008620:	701a      	strb	r2, [r3, #0]
	while (w25qxx.Lock == 1)
 8008622:	e002      	b.n	800862a <W25qxx_WriteByte+0x16>
		W25qxx_Delay(1);
 8008624:	2001      	movs	r0, #1
 8008626:	f000 fb7f 	bl	8008d28 <HAL_Delay>
	while (w25qxx.Lock == 1)
 800862a:	4b25      	ldr	r3, [pc, #148]	; (80086c0 <W25qxx_WriteByte+0xac>)
 800862c:	2227      	movs	r2, #39	; 0x27
 800862e:	5c9b      	ldrb	r3, [r3, r2]
 8008630:	2b01      	cmp	r3, #1
 8008632:	d0f7      	beq.n	8008624 <W25qxx_WriteByte+0x10>
	w25qxx.Lock = 1;
 8008634:	4b22      	ldr	r3, [pc, #136]	; (80086c0 <W25qxx_WriteByte+0xac>)
 8008636:	2227      	movs	r2, #39	; 0x27
 8008638:	2101      	movs	r1, #1
 800863a:	5499      	strb	r1, [r3, r2]
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx WriteByte 0x%02X at address %d begin...", pBuffer, WriteAddr_inBytes);
#endif
	W25qxx_WaitForWriteEnd();
 800863c:	f7ff fe92 	bl	8008364 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8008640:	f7ff fe1e 	bl	8008280 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8008644:	4b1f      	ldr	r3, [pc, #124]	; (80086c4 <W25qxx_WriteByte+0xb0>)
 8008646:	2200      	movs	r2, #0
 8008648:	2108      	movs	r1, #8
 800864a:	0018      	movs	r0, r3
 800864c:	f001 f8f0 	bl	8009830 <HAL_GPIO_WritePin>

	if (w25qxx.ID >= W25Q256)
 8008650:	4b1b      	ldr	r3, [pc, #108]	; (80086c0 <W25qxx_WriteByte+0xac>)
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	2b08      	cmp	r3, #8
 8008656:	d909      	bls.n	800866c <W25qxx_WriteByte+0x58>
	{
		W25qxx_Spi(0x12);
 8008658:	2012      	movs	r0, #18
 800865a:	f7ff fd7f 	bl	800815c <W25qxx_Spi>
		W25qxx_Spi((WriteAddr_inBytes & 0xFF000000) >> 24);
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	0e1b      	lsrs	r3, r3, #24
 8008662:	b2db      	uxtb	r3, r3
 8008664:	0018      	movs	r0, r3
 8008666:	f7ff fd79 	bl	800815c <W25qxx_Spi>
 800866a:	e002      	b.n	8008672 <W25qxx_WriteByte+0x5e>
	}
	else
	{
		W25qxx_Spi(0x02);
 800866c:	2002      	movs	r0, #2
 800866e:	f7ff fd75 	bl	800815c <W25qxx_Spi>
	}
	W25qxx_Spi((WriteAddr_inBytes & 0xFF0000) >> 16);
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	0c1b      	lsrs	r3, r3, #16
 8008676:	b2db      	uxtb	r3, r3
 8008678:	0018      	movs	r0, r3
 800867a:	f7ff fd6f 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi((WriteAddr_inBytes & 0xFF00) >> 8);
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	0a1b      	lsrs	r3, r3, #8
 8008682:	b2db      	uxtb	r3, r3
 8008684:	0018      	movs	r0, r3
 8008686:	f7ff fd69 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi(WriteAddr_inBytes & 0xFF);
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	b2db      	uxtb	r3, r3
 800868e:	0018      	movs	r0, r3
 8008690:	f7ff fd64 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi(pBuffer);
 8008694:	1dfb      	adds	r3, r7, #7
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	0018      	movs	r0, r3
 800869a:	f7ff fd5f 	bl	800815c <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800869e:	4b09      	ldr	r3, [pc, #36]	; (80086c4 <W25qxx_WriteByte+0xb0>)
 80086a0:	2201      	movs	r2, #1
 80086a2:	2108      	movs	r1, #8
 80086a4:	0018      	movs	r0, r3
 80086a6:	f001 f8c3 	bl	8009830 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80086aa:	f7ff fe5b 	bl	8008364 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WriteByte done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	w25qxx.Lock = 0;
 80086ae:	4b04      	ldr	r3, [pc, #16]	; (80086c0 <W25qxx_WriteByte+0xac>)
 80086b0:	2227      	movs	r2, #39	; 0x27
 80086b2:	2100      	movs	r1, #0
 80086b4:	5499      	strb	r1, [r3, r2]
}
 80086b6:	46c0      	nop			; (mov r8, r8)
 80086b8:	46bd      	mov	sp, r7
 80086ba:	b002      	add	sp, #8
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	46c0      	nop			; (mov r8, r8)
 80086c0:	20001030 	.word	0x20001030
 80086c4:	50000c00 	.word	0x50000c00

080086c8 <W25qxx_WritePage>:
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b084      	sub	sp, #16
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	60f8      	str	r0, [r7, #12]
 80086d0:	60b9      	str	r1, [r7, #8]
 80086d2:	607a      	str	r2, [r7, #4]
 80086d4:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80086d6:	e002      	b.n	80086de <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 80086d8:	2001      	movs	r0, #1
 80086da:	f000 fb25 	bl	8008d28 <HAL_Delay>
	while (w25qxx.Lock == 1)
 80086de:	4b3a      	ldr	r3, [pc, #232]	; (80087c8 <W25qxx_WritePage+0x100>)
 80086e0:	2227      	movs	r2, #39	; 0x27
 80086e2:	5c9b      	ldrb	r3, [r3, r2]
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d0f7      	beq.n	80086d8 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 80086e8:	4b37      	ldr	r3, [pc, #220]	; (80087c8 <W25qxx_WritePage+0x100>)
 80086ea:	2227      	movs	r2, #39	; 0x27
 80086ec:	2101      	movs	r1, #1
 80086ee:	5499      	strb	r1, [r3, r2]
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 80086f0:	683a      	ldr	r2, [r7, #0]
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	18d3      	adds	r3, r2, r3
 80086f6:	4a34      	ldr	r2, [pc, #208]	; (80087c8 <W25qxx_WritePage+0x100>)
 80086f8:	8952      	ldrh	r2, [r2, #10]
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d802      	bhi.n	8008704 <W25qxx_WritePage+0x3c>
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d105      	bne.n	8008710 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8008704:	4b30      	ldr	r3, [pc, #192]	; (80087c8 <W25qxx_WritePage+0x100>)
 8008706:	895b      	ldrh	r3, [r3, #10]
 8008708:	001a      	movs	r2, r3
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	1ad3      	subs	r3, r2, r3
 800870e:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	18d3      	adds	r3, r2, r3
 8008716:	4a2c      	ldr	r2, [pc, #176]	; (80087c8 <W25qxx_WritePage+0x100>)
 8008718:	8952      	ldrh	r2, [r2, #10]
 800871a:	4293      	cmp	r3, r2
 800871c:	d905      	bls.n	800872a <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800871e:	4b2a      	ldr	r3, [pc, #168]	; (80087c8 <W25qxx_WritePage+0x100>)
 8008720:	895b      	ldrh	r3, [r3, #10]
 8008722:	001a      	movs	r2, r3
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	1ad3      	subs	r3, r2, r3
 8008728:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 800872a:	f7ff fe1b 	bl	8008364 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 800872e:	f7ff fda7 	bl	8008280 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8008732:	4b26      	ldr	r3, [pc, #152]	; (80087cc <W25qxx_WritePage+0x104>)
 8008734:	2200      	movs	r2, #0
 8008736:	2108      	movs	r1, #8
 8008738:	0018      	movs	r0, r3
 800873a:	f001 f879 	bl	8009830 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 800873e:	4b22      	ldr	r3, [pc, #136]	; (80087c8 <W25qxx_WritePage+0x100>)
 8008740:	895b      	ldrh	r3, [r3, #10]
 8008742:	001a      	movs	r2, r3
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	4353      	muls	r3, r2
 8008748:	687a      	ldr	r2, [r7, #4]
 800874a:	18d3      	adds	r3, r2, r3
 800874c:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 800874e:	4b1e      	ldr	r3, [pc, #120]	; (80087c8 <W25qxx_WritePage+0x100>)
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	2b08      	cmp	r3, #8
 8008754:	d909      	bls.n	800876a <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 8008756:	2012      	movs	r0, #18
 8008758:	f7ff fd00 	bl	800815c <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	0e1b      	lsrs	r3, r3, #24
 8008760:	b2db      	uxtb	r3, r3
 8008762:	0018      	movs	r0, r3
 8008764:	f7ff fcfa 	bl	800815c <W25qxx_Spi>
 8008768:	e002      	b.n	8008770 <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 800876a:	2002      	movs	r0, #2
 800876c:	f7ff fcf6 	bl	800815c <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	0c1b      	lsrs	r3, r3, #16
 8008774:	b2db      	uxtb	r3, r3
 8008776:	0018      	movs	r0, r3
 8008778:	f7ff fcf0 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	0a1b      	lsrs	r3, r3, #8
 8008780:	b2db      	uxtb	r3, r3
 8008782:	0018      	movs	r0, r3
 8008784:	f7ff fcea 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	b2db      	uxtb	r3, r3
 800878c:	0018      	movs	r0, r3
 800878e:	f7ff fce5 	bl	800815c <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	b29a      	uxth	r2, r3
 8008796:	68f9      	ldr	r1, [r7, #12]
 8008798:	480d      	ldr	r0, [pc, #52]	; (80087d0 <W25qxx_WritePage+0x108>)
 800879a:	2364      	movs	r3, #100	; 0x64
 800879c:	f001 ff72 	bl	800a684 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80087a0:	4b0a      	ldr	r3, [pc, #40]	; (80087cc <W25qxx_WritePage+0x104>)
 80087a2:	2201      	movs	r2, #1
 80087a4:	2108      	movs	r1, #8
 80087a6:	0018      	movs	r0, r3
 80087a8:	f001 f842 	bl	8009830 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80087ac:	f7ff fdda 	bl	8008364 <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 80087b0:	2001      	movs	r0, #1
 80087b2:	f000 fab9 	bl	8008d28 <HAL_Delay>
	w25qxx.Lock = 0;
 80087b6:	4b04      	ldr	r3, [pc, #16]	; (80087c8 <W25qxx_WritePage+0x100>)
 80087b8:	2227      	movs	r2, #39	; 0x27
 80087ba:	2100      	movs	r1, #0
 80087bc:	5499      	strb	r1, [r3, r2]
}
 80087be:	46c0      	nop			; (mov r8, r8)
 80087c0:	46bd      	mov	sp, r7
 80087c2:	b004      	add	sp, #16
 80087c4:	bd80      	pop	{r7, pc}
 80087c6:	46c0      	nop			; (mov r8, r8)
 80087c8:	20001030 	.word	0x20001030
 80087cc:	50000c00 	.word	0x50000c00
 80087d0:	200002b8 	.word	0x200002b8

080087d4 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 80087d4:	b590      	push	{r4, r7, lr}
 80087d6:	b089      	sub	sp, #36	; 0x24
 80087d8:	af00      	add	r7, sp, #0
 80087da:	60f8      	str	r0, [r7, #12]
 80087dc:	60b9      	str	r1, [r7, #8]
 80087de:	607a      	str	r2, [r7, #4]
 80087e0:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 80087e2:	4b2d      	ldr	r3, [pc, #180]	; (8008898 <W25qxx_WriteSector+0xc4>)
 80087e4:	691b      	ldr	r3, [r3, #16]
 80087e6:	683a      	ldr	r2, [r7, #0]
 80087e8:	429a      	cmp	r2, r3
 80087ea:	d802      	bhi.n	80087f2 <W25qxx_WriteSector+0x1e>
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d102      	bne.n	80087f8 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 80087f2:	4b29      	ldr	r3, [pc, #164]	; (8008898 <W25qxx_WriteSector+0xc4>)
 80087f4:	691b      	ldr	r3, [r3, #16]
 80087f6:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80087f8:	4b27      	ldr	r3, [pc, #156]	; (8008898 <W25qxx_WriteSector+0xc4>)
 80087fa:	691b      	ldr	r3, [r3, #16]
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	429a      	cmp	r2, r3
 8008800:	d245      	bcs.n	800888e <W25qxx_WriteSector+0xba>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	18d2      	adds	r2, r2, r3
 8008808:	4b23      	ldr	r3, [pc, #140]	; (8008898 <W25qxx_WriteSector+0xc4>)
 800880a:	691b      	ldr	r3, [r3, #16]
 800880c:	429a      	cmp	r2, r3
 800880e:	d905      	bls.n	800881c <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8008810:	4b21      	ldr	r3, [pc, #132]	; (8008898 <W25qxx_WriteSector+0xc4>)
 8008812:	691a      	ldr	r2, [r3, #16]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	1ad3      	subs	r3, r2, r3
 8008818:	61bb      	str	r3, [r7, #24]
 800881a:	e001      	b.n	8008820 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	0018      	movs	r0, r3
 8008824:	f7ff fee0 	bl	80085e8 <W25qxx_SectorToPage>
 8008828:	0004      	movs	r4, r0
 800882a:	4b1b      	ldr	r3, [pc, #108]	; (8008898 <W25qxx_WriteSector+0xc4>)
 800882c:	895b      	ldrh	r3, [r3, #10]
 800882e:	0019      	movs	r1, r3
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f7f7 fc8b 	bl	800014c <__udivsi3>
 8008836:	0003      	movs	r3, r0
 8008838:	18e3      	adds	r3, r4, r3
 800883a:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 800883c:	4b16      	ldr	r3, [pc, #88]	; (8008898 <W25qxx_WriteSector+0xc4>)
 800883e:	895b      	ldrh	r3, [r3, #10]
 8008840:	001a      	movs	r2, r3
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	0011      	movs	r1, r2
 8008846:	0018      	movs	r0, r3
 8008848:	f7f7 fd06 	bl	8000258 <__aeabi_uidivmod>
 800884c:	000b      	movs	r3, r1
 800884e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8008850:	69bb      	ldr	r3, [r7, #24]
 8008852:	697a      	ldr	r2, [r7, #20]
 8008854:	69f9      	ldr	r1, [r7, #28]
 8008856:	68f8      	ldr	r0, [r7, #12]
 8008858:	f7ff ff36 	bl	80086c8 <W25qxx_WritePage>
		StartPage++;
 800885c:	69fb      	ldr	r3, [r7, #28]
 800885e:	3301      	adds	r3, #1
 8008860:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8008862:	4b0d      	ldr	r3, [pc, #52]	; (8008898 <W25qxx_WriteSector+0xc4>)
 8008864:	895b      	ldrh	r3, [r3, #10]
 8008866:	001a      	movs	r2, r3
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	1a9a      	subs	r2, r3, r2
 800886c:	69bb      	ldr	r3, [r7, #24]
 800886e:	18d3      	adds	r3, r2, r3
 8008870:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8008872:	4b09      	ldr	r3, [pc, #36]	; (8008898 <W25qxx_WriteSector+0xc4>)
 8008874:	895b      	ldrh	r3, [r3, #10]
 8008876:	001a      	movs	r2, r3
 8008878:	697b      	ldr	r3, [r7, #20]
 800887a:	1ad3      	subs	r3, r2, r3
 800887c:	68fa      	ldr	r2, [r7, #12]
 800887e:	18d3      	adds	r3, r2, r3
 8008880:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8008882:	2300      	movs	r3, #0
 8008884:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8008886:	69bb      	ldr	r3, [r7, #24]
 8008888:	2b00      	cmp	r3, #0
 800888a:	dce1      	bgt.n	8008850 <W25qxx_WriteSector+0x7c>
 800888c:	e000      	b.n	8008890 <W25qxx_WriteSector+0xbc>
		return;
 800888e:	46c0      	nop			; (mov r8, r8)
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8008890:	46bd      	mov	sp, r7
 8008892:	b009      	add	sp, #36	; 0x24
 8008894:	bd90      	pop	{r4, r7, pc}
 8008896:	46c0      	nop			; (mov r8, r8)
 8008898:	20001030 	.word	0x20001030

0800889c <W25qxx_ReadByte>:
	W25qxx_Delay(100);
#endif
}
//###################################################################################################################
void W25qxx_ReadByte(uint8_t *pBuffer, uint32_t Bytes_Address)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b082      	sub	sp, #8
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	6039      	str	r1, [r7, #0]
	while (w25qxx.Lock == 1)
 80088a6:	e002      	b.n	80088ae <W25qxx_ReadByte+0x12>
		W25qxx_Delay(1);
 80088a8:	2001      	movs	r0, #1
 80088aa:	f000 fa3d 	bl	8008d28 <HAL_Delay>
	while (w25qxx.Lock == 1)
 80088ae:	4b24      	ldr	r3, [pc, #144]	; (8008940 <W25qxx_ReadByte+0xa4>)
 80088b0:	2227      	movs	r2, #39	; 0x27
 80088b2:	5c9b      	ldrb	r3, [r3, r2]
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d0f7      	beq.n	80088a8 <W25qxx_ReadByte+0xc>
	w25qxx.Lock = 1;
 80088b8:	4b21      	ldr	r3, [pc, #132]	; (8008940 <W25qxx_ReadByte+0xa4>)
 80088ba:	2227      	movs	r2, #39	; 0x27
 80088bc:	2101      	movs	r1, #1
 80088be:	5499      	strb	r1, [r3, r2]
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx ReadByte at address %d begin...\r\n", Bytes_Address);
#endif
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80088c0:	4b20      	ldr	r3, [pc, #128]	; (8008944 <W25qxx_ReadByte+0xa8>)
 80088c2:	2200      	movs	r2, #0
 80088c4:	2108      	movs	r1, #8
 80088c6:	0018      	movs	r0, r3
 80088c8:	f000 ffb2 	bl	8009830 <HAL_GPIO_WritePin>

	if (w25qxx.ID >= W25Q256)
 80088cc:	4b1c      	ldr	r3, [pc, #112]	; (8008940 <W25qxx_ReadByte+0xa4>)
 80088ce:	781b      	ldrb	r3, [r3, #0]
 80088d0:	2b08      	cmp	r3, #8
 80088d2:	d909      	bls.n	80088e8 <W25qxx_ReadByte+0x4c>
	{
		W25qxx_Spi(0x0C);
 80088d4:	200c      	movs	r0, #12
 80088d6:	f7ff fc41 	bl	800815c <W25qxx_Spi>
		W25qxx_Spi((Bytes_Address & 0xFF000000) >> 24);
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	0e1b      	lsrs	r3, r3, #24
 80088de:	b2db      	uxtb	r3, r3
 80088e0:	0018      	movs	r0, r3
 80088e2:	f7ff fc3b 	bl	800815c <W25qxx_Spi>
 80088e6:	e002      	b.n	80088ee <W25qxx_ReadByte+0x52>
	}
	else
	{
		W25qxx_Spi(0x0B);
 80088e8:	200b      	movs	r0, #11
 80088ea:	f7ff fc37 	bl	800815c <W25qxx_Spi>
	}
	W25qxx_Spi((Bytes_Address & 0xFF0000) >> 16);
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	0c1b      	lsrs	r3, r3, #16
 80088f2:	b2db      	uxtb	r3, r3
 80088f4:	0018      	movs	r0, r3
 80088f6:	f7ff fc31 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi((Bytes_Address & 0xFF00) >> 8);
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	0a1b      	lsrs	r3, r3, #8
 80088fe:	b2db      	uxtb	r3, r3
 8008900:	0018      	movs	r0, r3
 8008902:	f7ff fc2b 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi(Bytes_Address & 0xFF);
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	b2db      	uxtb	r3, r3
 800890a:	0018      	movs	r0, r3
 800890c:	f7ff fc26 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi(0);
 8008910:	2000      	movs	r0, #0
 8008912:	f7ff fc23 	bl	800815c <W25qxx_Spi>
	*pBuffer = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8008916:	20a5      	movs	r0, #165	; 0xa5
 8008918:	f7ff fc20 	bl	800815c <W25qxx_Spi>
 800891c:	0003      	movs	r3, r0
 800891e:	001a      	movs	r2, r3
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8008924:	4b07      	ldr	r3, [pc, #28]	; (8008944 <W25qxx_ReadByte+0xa8>)
 8008926:	2201      	movs	r2, #1
 8008928:	2108      	movs	r1, #8
 800892a:	0018      	movs	r0, r3
 800892c:	f000 ff80 	bl	8009830 <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadByte 0x%02X done after %d ms\r\n", *pBuffer, HAL_GetTick() - StartTime);
#endif
	w25qxx.Lock = 0;
 8008930:	4b03      	ldr	r3, [pc, #12]	; (8008940 <W25qxx_ReadByte+0xa4>)
 8008932:	2227      	movs	r2, #39	; 0x27
 8008934:	2100      	movs	r1, #0
 8008936:	5499      	strb	r1, [r3, r2]
}
 8008938:	46c0      	nop			; (mov r8, r8)
 800893a:	46bd      	mov	sp, r7
 800893c:	b002      	add	sp, #8
 800893e:	bd80      	pop	{r7, pc}
 8008940:	20001030 	.word	0x20001030
 8008944:	50000c00 	.word	0x50000c00

08008948 <W25qxx_ReadBytes>:
//###################################################################################################################
void W25qxx_ReadBytes(uint8_t *pBuffer, uint32_t ReadAddr, uint32_t NumByteToRead)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	60f8      	str	r0, [r7, #12]
 8008950:	60b9      	str	r1, [r7, #8]
 8008952:	607a      	str	r2, [r7, #4]
	while (w25qxx.Lock == 1)
 8008954:	e002      	b.n	800895c <W25qxx_ReadBytes+0x14>
		W25qxx_Delay(1);
 8008956:	2001      	movs	r0, #1
 8008958:	f000 f9e6 	bl	8008d28 <HAL_Delay>
	while (w25qxx.Lock == 1)
 800895c:	4b26      	ldr	r3, [pc, #152]	; (80089f8 <W25qxx_ReadBytes+0xb0>)
 800895e:	2227      	movs	r2, #39	; 0x27
 8008960:	5c9b      	ldrb	r3, [r3, r2]
 8008962:	2b01      	cmp	r3, #1
 8008964:	d0f7      	beq.n	8008956 <W25qxx_ReadBytes+0xe>
	w25qxx.Lock = 1;
 8008966:	4b24      	ldr	r3, [pc, #144]	; (80089f8 <W25qxx_ReadBytes+0xb0>)
 8008968:	2227      	movs	r2, #39	; 0x27
 800896a:	2101      	movs	r1, #1
 800896c:	5499      	strb	r1, [r3, r2]
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx ReadBytes at Address:%d, %d Bytes  begin...\r\n", ReadAddr, NumByteToRead);
#endif
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800896e:	4b23      	ldr	r3, [pc, #140]	; (80089fc <W25qxx_ReadBytes+0xb4>)
 8008970:	2200      	movs	r2, #0
 8008972:	2108      	movs	r1, #8
 8008974:	0018      	movs	r0, r3
 8008976:	f000 ff5b 	bl	8009830 <HAL_GPIO_WritePin>

	if (w25qxx.ID >= W25Q256)
 800897a:	4b1f      	ldr	r3, [pc, #124]	; (80089f8 <W25qxx_ReadBytes+0xb0>)
 800897c:	781b      	ldrb	r3, [r3, #0]
 800897e:	2b08      	cmp	r3, #8
 8008980:	d909      	bls.n	8008996 <W25qxx_ReadBytes+0x4e>
	{
		W25qxx_Spi(0x0C);
 8008982:	200c      	movs	r0, #12
 8008984:	f7ff fbea 	bl	800815c <W25qxx_Spi>
		W25qxx_Spi((ReadAddr & 0xFF000000) >> 24);
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	0e1b      	lsrs	r3, r3, #24
 800898c:	b2db      	uxtb	r3, r3
 800898e:	0018      	movs	r0, r3
 8008990:	f7ff fbe4 	bl	800815c <W25qxx_Spi>
 8008994:	e002      	b.n	800899c <W25qxx_ReadBytes+0x54>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8008996:	200b      	movs	r0, #11
 8008998:	f7ff fbe0 	bl	800815c <W25qxx_Spi>
	}
	W25qxx_Spi((ReadAddr & 0xFF0000) >> 16);
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	0c1b      	lsrs	r3, r3, #16
 80089a0:	b2db      	uxtb	r3, r3
 80089a2:	0018      	movs	r0, r3
 80089a4:	f7ff fbda 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi((ReadAddr & 0xFF00) >> 8);
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	0a1b      	lsrs	r3, r3, #8
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	0018      	movs	r0, r3
 80089b0:	f7ff fbd4 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi(ReadAddr & 0xFF);
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	b2db      	uxtb	r3, r3
 80089b8:	0018      	movs	r0, r3
 80089ba:	f7ff fbcf 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi(0);
 80089be:	2000      	movs	r0, #0
 80089c0:	f7ff fbcc 	bl	800815c <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead, 2000);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	b29a      	uxth	r2, r3
 80089c8:	23fa      	movs	r3, #250	; 0xfa
 80089ca:	00db      	lsls	r3, r3, #3
 80089cc:	68f9      	ldr	r1, [r7, #12]
 80089ce:	480c      	ldr	r0, [pc, #48]	; (8008a00 <W25qxx_ReadBytes+0xb8>)
 80089d0:	f001 ffb0 	bl	800a934 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80089d4:	4b09      	ldr	r3, [pc, #36]	; (80089fc <W25qxx_ReadBytes+0xb4>)
 80089d6:	2201      	movs	r2, #1
 80089d8:	2108      	movs	r1, #8
 80089da:	0018      	movs	r0, r3
 80089dc:	f000 ff28 	bl	8009830 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadBytes done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 80089e0:	2001      	movs	r0, #1
 80089e2:	f000 f9a1 	bl	8008d28 <HAL_Delay>
	w25qxx.Lock = 0;
 80089e6:	4b04      	ldr	r3, [pc, #16]	; (80089f8 <W25qxx_ReadBytes+0xb0>)
 80089e8:	2227      	movs	r2, #39	; 0x27
 80089ea:	2100      	movs	r1, #0
 80089ec:	5499      	strb	r1, [r3, r2]
}
 80089ee:	46c0      	nop			; (mov r8, r8)
 80089f0:	46bd      	mov	sp, r7
 80089f2:	b004      	add	sp, #16
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	46c0      	nop			; (mov r8, r8)
 80089f8:	20001030 	.word	0x20001030
 80089fc:	50000c00 	.word	0x50000c00
 8008a00:	200002b8 	.word	0x200002b8

08008a04 <W25qxx_ReadPage>:
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b084      	sub	sp, #16
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	60f8      	str	r0, [r7, #12]
 8008a0c:	60b9      	str	r1, [r7, #8]
 8008a0e:	607a      	str	r2, [r7, #4]
 8008a10:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8008a12:	e002      	b.n	8008a1a <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8008a14:	2001      	movs	r0, #1
 8008a16:	f000 f987 	bl	8008d28 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8008a1a:	4b36      	ldr	r3, [pc, #216]	; (8008af4 <W25qxx_ReadPage+0xf0>)
 8008a1c:	2227      	movs	r2, #39	; 0x27
 8008a1e:	5c9b      	ldrb	r3, [r3, r2]
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d0f7      	beq.n	8008a14 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8008a24:	4b33      	ldr	r3, [pc, #204]	; (8008af4 <W25qxx_ReadPage+0xf0>)
 8008a26:	2227      	movs	r2, #39	; 0x27
 8008a28:	2101      	movs	r1, #1
 8008a2a:	5499      	strb	r1, [r3, r2]
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8008a2c:	4b31      	ldr	r3, [pc, #196]	; (8008af4 <W25qxx_ReadPage+0xf0>)
 8008a2e:	895b      	ldrh	r3, [r3, #10]
 8008a30:	001a      	movs	r2, r3
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d802      	bhi.n	8008a3e <W25qxx_ReadPage+0x3a>
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d102      	bne.n	8008a44 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8008a3e:	4b2d      	ldr	r3, [pc, #180]	; (8008af4 <W25qxx_ReadPage+0xf0>)
 8008a40:	895b      	ldrh	r3, [r3, #10]
 8008a42:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8008a44:	687a      	ldr	r2, [r7, #4]
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	18d3      	adds	r3, r2, r3
 8008a4a:	4a2a      	ldr	r2, [pc, #168]	; (8008af4 <W25qxx_ReadPage+0xf0>)
 8008a4c:	8952      	ldrh	r2, [r2, #10]
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d905      	bls.n	8008a5e <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8008a52:	4b28      	ldr	r3, [pc, #160]	; (8008af4 <W25qxx_ReadPage+0xf0>)
 8008a54:	895b      	ldrh	r3, [r3, #10]
 8008a56:	001a      	movs	r2, r3
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	1ad3      	subs	r3, r2, r3
 8008a5c:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8008a5e:	4b25      	ldr	r3, [pc, #148]	; (8008af4 <W25qxx_ReadPage+0xf0>)
 8008a60:	895b      	ldrh	r3, [r3, #10]
 8008a62:	001a      	movs	r2, r3
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	4353      	muls	r3, r2
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	18d3      	adds	r3, r2, r3
 8008a6c:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8008a6e:	4b22      	ldr	r3, [pc, #136]	; (8008af8 <W25qxx_ReadPage+0xf4>)
 8008a70:	2200      	movs	r2, #0
 8008a72:	2108      	movs	r1, #8
 8008a74:	0018      	movs	r0, r3
 8008a76:	f000 fedb 	bl	8009830 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8008a7a:	4b1e      	ldr	r3, [pc, #120]	; (8008af4 <W25qxx_ReadPage+0xf0>)
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	2b08      	cmp	r3, #8
 8008a80:	d909      	bls.n	8008a96 <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 8008a82:	200c      	movs	r0, #12
 8008a84:	f7ff fb6a 	bl	800815c <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	0e1b      	lsrs	r3, r3, #24
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	0018      	movs	r0, r3
 8008a90:	f7ff fb64 	bl	800815c <W25qxx_Spi>
 8008a94:	e002      	b.n	8008a9c <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8008a96:	200b      	movs	r0, #11
 8008a98:	f7ff fb60 	bl	800815c <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	0c1b      	lsrs	r3, r3, #16
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	0018      	movs	r0, r3
 8008aa4:	f7ff fb5a 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	0a1b      	lsrs	r3, r3, #8
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	0018      	movs	r0, r3
 8008ab0:	f7ff fb54 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	b2db      	uxtb	r3, r3
 8008ab8:	0018      	movs	r0, r3
 8008aba:	f7ff fb4f 	bl	800815c <W25qxx_Spi>
	W25qxx_Spi(0);
 8008abe:	2000      	movs	r0, #0
 8008ac0:	f7ff fb4c 	bl	800815c <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	b29a      	uxth	r2, r3
 8008ac8:	68f9      	ldr	r1, [r7, #12]
 8008aca:	480c      	ldr	r0, [pc, #48]	; (8008afc <W25qxx_ReadPage+0xf8>)
 8008acc:	2364      	movs	r3, #100	; 0x64
 8008ace:	f001 ff31 	bl	800a934 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8008ad2:	4b09      	ldr	r3, [pc, #36]	; (8008af8 <W25qxx_ReadPage+0xf4>)
 8008ad4:	2201      	movs	r2, #1
 8008ad6:	2108      	movs	r1, #8
 8008ad8:	0018      	movs	r0, r3
 8008ada:	f000 fea9 	bl	8009830 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8008ade:	2001      	movs	r0, #1
 8008ae0:	f000 f922 	bl	8008d28 <HAL_Delay>
	w25qxx.Lock = 0;
 8008ae4:	4b03      	ldr	r3, [pc, #12]	; (8008af4 <W25qxx_ReadPage+0xf0>)
 8008ae6:	2227      	movs	r2, #39	; 0x27
 8008ae8:	2100      	movs	r1, #0
 8008aea:	5499      	strb	r1, [r3, r2]
}
 8008aec:	46c0      	nop			; (mov r8, r8)
 8008aee:	46bd      	mov	sp, r7
 8008af0:	b004      	add	sp, #16
 8008af2:	bd80      	pop	{r7, pc}
 8008af4:	20001030 	.word	0x20001030
 8008af8:	50000c00 	.word	0x50000c00
 8008afc:	200002b8 	.word	0x200002b8

08008b00 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8008b00:	b590      	push	{r4, r7, lr}
 8008b02:	b089      	sub	sp, #36	; 0x24
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	60b9      	str	r1, [r7, #8]
 8008b0a:	607a      	str	r2, [r7, #4]
 8008b0c:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8008b0e:	4b2d      	ldr	r3, [pc, #180]	; (8008bc4 <W25qxx_ReadSector+0xc4>)
 8008b10:	691b      	ldr	r3, [r3, #16]
 8008b12:	683a      	ldr	r2, [r7, #0]
 8008b14:	429a      	cmp	r2, r3
 8008b16:	d802      	bhi.n	8008b1e <W25qxx_ReadSector+0x1e>
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d102      	bne.n	8008b24 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8008b1e:	4b29      	ldr	r3, [pc, #164]	; (8008bc4 <W25qxx_ReadSector+0xc4>)
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8008b24:	4b27      	ldr	r3, [pc, #156]	; (8008bc4 <W25qxx_ReadSector+0xc4>)
 8008b26:	691b      	ldr	r3, [r3, #16]
 8008b28:	687a      	ldr	r2, [r7, #4]
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d245      	bcs.n	8008bba <W25qxx_ReadSector+0xba>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8008b2e:	687a      	ldr	r2, [r7, #4]
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	18d2      	adds	r2, r2, r3
 8008b34:	4b23      	ldr	r3, [pc, #140]	; (8008bc4 <W25qxx_ReadSector+0xc4>)
 8008b36:	691b      	ldr	r3, [r3, #16]
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d905      	bls.n	8008b48 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8008b3c:	4b21      	ldr	r3, [pc, #132]	; (8008bc4 <W25qxx_ReadSector+0xc4>)
 8008b3e:	691a      	ldr	r2, [r3, #16]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	1ad3      	subs	r3, r2, r3
 8008b44:	61bb      	str	r3, [r7, #24]
 8008b46:	e001      	b.n	8008b4c <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	0018      	movs	r0, r3
 8008b50:	f7ff fd4a 	bl	80085e8 <W25qxx_SectorToPage>
 8008b54:	0004      	movs	r4, r0
 8008b56:	4b1b      	ldr	r3, [pc, #108]	; (8008bc4 <W25qxx_ReadSector+0xc4>)
 8008b58:	895b      	ldrh	r3, [r3, #10]
 8008b5a:	0019      	movs	r1, r3
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f7f7 faf5 	bl	800014c <__udivsi3>
 8008b62:	0003      	movs	r3, r0
 8008b64:	18e3      	adds	r3, r4, r3
 8008b66:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8008b68:	4b16      	ldr	r3, [pc, #88]	; (8008bc4 <W25qxx_ReadSector+0xc4>)
 8008b6a:	895b      	ldrh	r3, [r3, #10]
 8008b6c:	001a      	movs	r2, r3
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	0011      	movs	r1, r2
 8008b72:	0018      	movs	r0, r3
 8008b74:	f7f7 fb70 	bl	8000258 <__aeabi_uidivmod>
 8008b78:	000b      	movs	r3, r1
 8008b7a:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	697a      	ldr	r2, [r7, #20]
 8008b80:	69f9      	ldr	r1, [r7, #28]
 8008b82:	68f8      	ldr	r0, [r7, #12]
 8008b84:	f7ff ff3e 	bl	8008a04 <W25qxx_ReadPage>
		StartPage++;
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	3301      	adds	r3, #1
 8008b8c:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8008b8e:	4b0d      	ldr	r3, [pc, #52]	; (8008bc4 <W25qxx_ReadSector+0xc4>)
 8008b90:	895b      	ldrh	r3, [r3, #10]
 8008b92:	001a      	movs	r2, r3
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	1a9a      	subs	r2, r3, r2
 8008b98:	69bb      	ldr	r3, [r7, #24]
 8008b9a:	18d3      	adds	r3, r2, r3
 8008b9c:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8008b9e:	4b09      	ldr	r3, [pc, #36]	; (8008bc4 <W25qxx_ReadSector+0xc4>)
 8008ba0:	895b      	ldrh	r3, [r3, #10]
 8008ba2:	001a      	movs	r2, r3
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	1ad3      	subs	r3, r2, r3
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	18d3      	adds	r3, r2, r3
 8008bac:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8008bb2:	69bb      	ldr	r3, [r7, #24]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	dce1      	bgt.n	8008b7c <W25qxx_ReadSector+0x7c>
 8008bb8:	e000      	b.n	8008bbc <W25qxx_ReadSector+0xbc>
		return;
 8008bba:	46c0      	nop			; (mov r8, r8)
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif

}
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	b009      	add	sp, #36	; 0x24
 8008bc0:	bd90      	pop	{r4, r7, pc}
 8008bc2:	46c0      	nop			; (mov r8, r8)
 8008bc4:	20001030 	.word	0x20001030

08008bc8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008bc8:	480d      	ldr	r0, [pc, #52]	; (8008c00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008bca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8008bcc:	f7ff fac0 	bl	8008150 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008bd0:	480c      	ldr	r0, [pc, #48]	; (8008c04 <LoopForever+0x6>)
  ldr r1, =_edata
 8008bd2:	490d      	ldr	r1, [pc, #52]	; (8008c08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008bd4:	4a0d      	ldr	r2, [pc, #52]	; (8008c0c <LoopForever+0xe>)
  movs r3, #0
 8008bd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008bd8:	e002      	b.n	8008be0 <LoopCopyDataInit>

08008bda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008bda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008bdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008bde:	3304      	adds	r3, #4

08008be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008be0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008be2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008be4:	d3f9      	bcc.n	8008bda <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008be6:	4a0a      	ldr	r2, [pc, #40]	; (8008c10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008be8:	4c0a      	ldr	r4, [pc, #40]	; (8008c14 <LoopForever+0x16>)
  movs r3, #0
 8008bea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008bec:	e001      	b.n	8008bf2 <LoopFillZerobss>

08008bee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008bee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008bf0:	3204      	adds	r2, #4

08008bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008bf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008bf4:	d3fb      	bcc.n	8008bee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8008bf6:	f005 fc3f 	bl	800e478 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8008bfa:	f7fb f9f1 	bl	8003fe0 <main>

08008bfe <LoopForever>:

LoopForever:
  b LoopForever
 8008bfe:	e7fe      	b.n	8008bfe <LoopForever>
  ldr   r0, =_estack
 8008c00:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8008c04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008c08:	20000288 	.word	0x20000288
  ldr r2, =_sidata
 8008c0c:	08013430 	.word	0x08013430
  ldr r2, =_sbss
 8008c10:	20000288 	.word	0x20000288
  ldr r4, =_ebss
 8008c14:	2000106c 	.word	0x2000106c

08008c18 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008c18:	e7fe      	b.n	8008c18 <ADC1_IRQHandler>
	...

08008c1c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b082      	sub	sp, #8
 8008c20:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008c22:	1dfb      	adds	r3, r7, #7
 8008c24:	2200      	movs	r2, #0
 8008c26:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008c28:	4b0b      	ldr	r3, [pc, #44]	; (8008c58 <HAL_Init+0x3c>)
 8008c2a:	681a      	ldr	r2, [r3, #0]
 8008c2c:	4b0a      	ldr	r3, [pc, #40]	; (8008c58 <HAL_Init+0x3c>)
 8008c2e:	2180      	movs	r1, #128	; 0x80
 8008c30:	0049      	lsls	r1, r1, #1
 8008c32:	430a      	orrs	r2, r1
 8008c34:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008c36:	2000      	movs	r0, #0
 8008c38:	f000 f810 	bl	8008c5c <HAL_InitTick>
 8008c3c:	1e03      	subs	r3, r0, #0
 8008c3e:	d003      	beq.n	8008c48 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008c40:	1dfb      	adds	r3, r7, #7
 8008c42:	2201      	movs	r2, #1
 8008c44:	701a      	strb	r2, [r3, #0]
 8008c46:	e001      	b.n	8008c4c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8008c48:	f7fe fe7e 	bl	8007948 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008c4c:	1dfb      	adds	r3, r7, #7
 8008c4e:	781b      	ldrb	r3, [r3, #0]
}
 8008c50:	0018      	movs	r0, r3
 8008c52:	46bd      	mov	sp, r7
 8008c54:	b002      	add	sp, #8
 8008c56:	bd80      	pop	{r7, pc}
 8008c58:	40022000 	.word	0x40022000

08008c5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008c5c:	b590      	push	{r4, r7, lr}
 8008c5e:	b085      	sub	sp, #20
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008c64:	230f      	movs	r3, #15
 8008c66:	18fb      	adds	r3, r7, r3
 8008c68:	2200      	movs	r2, #0
 8008c6a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8008c6c:	4b1d      	ldr	r3, [pc, #116]	; (8008ce4 <HAL_InitTick+0x88>)
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d02b      	beq.n	8008ccc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8008c74:	4b1c      	ldr	r3, [pc, #112]	; (8008ce8 <HAL_InitTick+0x8c>)
 8008c76:	681c      	ldr	r4, [r3, #0]
 8008c78:	4b1a      	ldr	r3, [pc, #104]	; (8008ce4 <HAL_InitTick+0x88>)
 8008c7a:	781b      	ldrb	r3, [r3, #0]
 8008c7c:	0019      	movs	r1, r3
 8008c7e:	23fa      	movs	r3, #250	; 0xfa
 8008c80:	0098      	lsls	r0, r3, #2
 8008c82:	f7f7 fa63 	bl	800014c <__udivsi3>
 8008c86:	0003      	movs	r3, r0
 8008c88:	0019      	movs	r1, r3
 8008c8a:	0020      	movs	r0, r4
 8008c8c:	f7f7 fa5e 	bl	800014c <__udivsi3>
 8008c90:	0003      	movs	r3, r0
 8008c92:	0018      	movs	r0, r3
 8008c94:	f000 f93d 	bl	8008f12 <HAL_SYSTICK_Config>
 8008c98:	1e03      	subs	r3, r0, #0
 8008c9a:	d112      	bne.n	8008cc2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2b03      	cmp	r3, #3
 8008ca0:	d80a      	bhi.n	8008cb8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008ca2:	6879      	ldr	r1, [r7, #4]
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	425b      	negs	r3, r3
 8008ca8:	2200      	movs	r2, #0
 8008caa:	0018      	movs	r0, r3
 8008cac:	f000 f90c 	bl	8008ec8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008cb0:	4b0e      	ldr	r3, [pc, #56]	; (8008cec <HAL_InitTick+0x90>)
 8008cb2:	687a      	ldr	r2, [r7, #4]
 8008cb4:	601a      	str	r2, [r3, #0]
 8008cb6:	e00d      	b.n	8008cd4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8008cb8:	230f      	movs	r3, #15
 8008cba:	18fb      	adds	r3, r7, r3
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	701a      	strb	r2, [r3, #0]
 8008cc0:	e008      	b.n	8008cd4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008cc2:	230f      	movs	r3, #15
 8008cc4:	18fb      	adds	r3, r7, r3
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	701a      	strb	r2, [r3, #0]
 8008cca:	e003      	b.n	8008cd4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008ccc:	230f      	movs	r3, #15
 8008cce:	18fb      	adds	r3, r7, r3
 8008cd0:	2201      	movs	r2, #1
 8008cd2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8008cd4:	230f      	movs	r3, #15
 8008cd6:	18fb      	adds	r3, r7, r3
 8008cd8:	781b      	ldrb	r3, [r3, #0]
}
 8008cda:	0018      	movs	r0, r3
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	b005      	add	sp, #20
 8008ce0:	bd90      	pop	{r4, r7, pc}
 8008ce2:	46c0      	nop			; (mov r8, r8)
 8008ce4:	200000b0 	.word	0x200000b0
 8008ce8:	200000a8 	.word	0x200000a8
 8008cec:	200000ac 	.word	0x200000ac

08008cf0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008cf4:	4b05      	ldr	r3, [pc, #20]	; (8008d0c <HAL_IncTick+0x1c>)
 8008cf6:	781b      	ldrb	r3, [r3, #0]
 8008cf8:	001a      	movs	r2, r3
 8008cfa:	4b05      	ldr	r3, [pc, #20]	; (8008d10 <HAL_IncTick+0x20>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	18d2      	adds	r2, r2, r3
 8008d00:	4b03      	ldr	r3, [pc, #12]	; (8008d10 <HAL_IncTick+0x20>)
 8008d02:	601a      	str	r2, [r3, #0]
}
 8008d04:	46c0      	nop			; (mov r8, r8)
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
 8008d0a:	46c0      	nop			; (mov r8, r8)
 8008d0c:	200000b0 	.word	0x200000b0
 8008d10:	20001058 	.word	0x20001058

08008d14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	af00      	add	r7, sp, #0
  return uwTick;
 8008d18:	4b02      	ldr	r3, [pc, #8]	; (8008d24 <HAL_GetTick+0x10>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
}
 8008d1c:	0018      	movs	r0, r3
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}
 8008d22:	46c0      	nop			; (mov r8, r8)
 8008d24:	20001058 	.word	0x20001058

08008d28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b084      	sub	sp, #16
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008d30:	f7ff fff0 	bl	8008d14 <HAL_GetTick>
 8008d34:	0003      	movs	r3, r0
 8008d36:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	3301      	adds	r3, #1
 8008d40:	d005      	beq.n	8008d4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008d42:	4b0a      	ldr	r3, [pc, #40]	; (8008d6c <HAL_Delay+0x44>)
 8008d44:	781b      	ldrb	r3, [r3, #0]
 8008d46:	001a      	movs	r2, r3
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	189b      	adds	r3, r3, r2
 8008d4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008d4e:	46c0      	nop			; (mov r8, r8)
 8008d50:	f7ff ffe0 	bl	8008d14 <HAL_GetTick>
 8008d54:	0002      	movs	r2, r0
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	1ad3      	subs	r3, r2, r3
 8008d5a:	68fa      	ldr	r2, [r7, #12]
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d8f7      	bhi.n	8008d50 <HAL_Delay+0x28>
  {
  }
}
 8008d60:	46c0      	nop			; (mov r8, r8)
 8008d62:	46c0      	nop			; (mov r8, r8)
 8008d64:	46bd      	mov	sp, r7
 8008d66:	b004      	add	sp, #16
 8008d68:	bd80      	pop	{r7, pc}
 8008d6a:	46c0      	nop			; (mov r8, r8)
 8008d6c:	200000b0 	.word	0x200000b0

08008d70 <__NVIC_EnableIRQ>:
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b082      	sub	sp, #8
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	0002      	movs	r2, r0
 8008d78:	1dfb      	adds	r3, r7, #7
 8008d7a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008d7c:	1dfb      	adds	r3, r7, #7
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	2b7f      	cmp	r3, #127	; 0x7f
 8008d82:	d809      	bhi.n	8008d98 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008d84:	1dfb      	adds	r3, r7, #7
 8008d86:	781b      	ldrb	r3, [r3, #0]
 8008d88:	001a      	movs	r2, r3
 8008d8a:	231f      	movs	r3, #31
 8008d8c:	401a      	ands	r2, r3
 8008d8e:	4b04      	ldr	r3, [pc, #16]	; (8008da0 <__NVIC_EnableIRQ+0x30>)
 8008d90:	2101      	movs	r1, #1
 8008d92:	4091      	lsls	r1, r2
 8008d94:	000a      	movs	r2, r1
 8008d96:	601a      	str	r2, [r3, #0]
}
 8008d98:	46c0      	nop			; (mov r8, r8)
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	b002      	add	sp, #8
 8008d9e:	bd80      	pop	{r7, pc}
 8008da0:	e000e100 	.word	0xe000e100

08008da4 <__NVIC_SetPriority>:
{
 8008da4:	b590      	push	{r4, r7, lr}
 8008da6:	b083      	sub	sp, #12
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	0002      	movs	r2, r0
 8008dac:	6039      	str	r1, [r7, #0]
 8008dae:	1dfb      	adds	r3, r7, #7
 8008db0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008db2:	1dfb      	adds	r3, r7, #7
 8008db4:	781b      	ldrb	r3, [r3, #0]
 8008db6:	2b7f      	cmp	r3, #127	; 0x7f
 8008db8:	d828      	bhi.n	8008e0c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008dba:	4a2f      	ldr	r2, [pc, #188]	; (8008e78 <__NVIC_SetPriority+0xd4>)
 8008dbc:	1dfb      	adds	r3, r7, #7
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	b25b      	sxtb	r3, r3
 8008dc2:	089b      	lsrs	r3, r3, #2
 8008dc4:	33c0      	adds	r3, #192	; 0xc0
 8008dc6:	009b      	lsls	r3, r3, #2
 8008dc8:	589b      	ldr	r3, [r3, r2]
 8008dca:	1dfa      	adds	r2, r7, #7
 8008dcc:	7812      	ldrb	r2, [r2, #0]
 8008dce:	0011      	movs	r1, r2
 8008dd0:	2203      	movs	r2, #3
 8008dd2:	400a      	ands	r2, r1
 8008dd4:	00d2      	lsls	r2, r2, #3
 8008dd6:	21ff      	movs	r1, #255	; 0xff
 8008dd8:	4091      	lsls	r1, r2
 8008dda:	000a      	movs	r2, r1
 8008ddc:	43d2      	mvns	r2, r2
 8008dde:	401a      	ands	r2, r3
 8008de0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	019b      	lsls	r3, r3, #6
 8008de6:	22ff      	movs	r2, #255	; 0xff
 8008de8:	401a      	ands	r2, r3
 8008dea:	1dfb      	adds	r3, r7, #7
 8008dec:	781b      	ldrb	r3, [r3, #0]
 8008dee:	0018      	movs	r0, r3
 8008df0:	2303      	movs	r3, #3
 8008df2:	4003      	ands	r3, r0
 8008df4:	00db      	lsls	r3, r3, #3
 8008df6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008df8:	481f      	ldr	r0, [pc, #124]	; (8008e78 <__NVIC_SetPriority+0xd4>)
 8008dfa:	1dfb      	adds	r3, r7, #7
 8008dfc:	781b      	ldrb	r3, [r3, #0]
 8008dfe:	b25b      	sxtb	r3, r3
 8008e00:	089b      	lsrs	r3, r3, #2
 8008e02:	430a      	orrs	r2, r1
 8008e04:	33c0      	adds	r3, #192	; 0xc0
 8008e06:	009b      	lsls	r3, r3, #2
 8008e08:	501a      	str	r2, [r3, r0]
}
 8008e0a:	e031      	b.n	8008e70 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008e0c:	4a1b      	ldr	r2, [pc, #108]	; (8008e7c <__NVIC_SetPriority+0xd8>)
 8008e0e:	1dfb      	adds	r3, r7, #7
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	0019      	movs	r1, r3
 8008e14:	230f      	movs	r3, #15
 8008e16:	400b      	ands	r3, r1
 8008e18:	3b08      	subs	r3, #8
 8008e1a:	089b      	lsrs	r3, r3, #2
 8008e1c:	3306      	adds	r3, #6
 8008e1e:	009b      	lsls	r3, r3, #2
 8008e20:	18d3      	adds	r3, r2, r3
 8008e22:	3304      	adds	r3, #4
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	1dfa      	adds	r2, r7, #7
 8008e28:	7812      	ldrb	r2, [r2, #0]
 8008e2a:	0011      	movs	r1, r2
 8008e2c:	2203      	movs	r2, #3
 8008e2e:	400a      	ands	r2, r1
 8008e30:	00d2      	lsls	r2, r2, #3
 8008e32:	21ff      	movs	r1, #255	; 0xff
 8008e34:	4091      	lsls	r1, r2
 8008e36:	000a      	movs	r2, r1
 8008e38:	43d2      	mvns	r2, r2
 8008e3a:	401a      	ands	r2, r3
 8008e3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	019b      	lsls	r3, r3, #6
 8008e42:	22ff      	movs	r2, #255	; 0xff
 8008e44:	401a      	ands	r2, r3
 8008e46:	1dfb      	adds	r3, r7, #7
 8008e48:	781b      	ldrb	r3, [r3, #0]
 8008e4a:	0018      	movs	r0, r3
 8008e4c:	2303      	movs	r3, #3
 8008e4e:	4003      	ands	r3, r0
 8008e50:	00db      	lsls	r3, r3, #3
 8008e52:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008e54:	4809      	ldr	r0, [pc, #36]	; (8008e7c <__NVIC_SetPriority+0xd8>)
 8008e56:	1dfb      	adds	r3, r7, #7
 8008e58:	781b      	ldrb	r3, [r3, #0]
 8008e5a:	001c      	movs	r4, r3
 8008e5c:	230f      	movs	r3, #15
 8008e5e:	4023      	ands	r3, r4
 8008e60:	3b08      	subs	r3, #8
 8008e62:	089b      	lsrs	r3, r3, #2
 8008e64:	430a      	orrs	r2, r1
 8008e66:	3306      	adds	r3, #6
 8008e68:	009b      	lsls	r3, r3, #2
 8008e6a:	18c3      	adds	r3, r0, r3
 8008e6c:	3304      	adds	r3, #4
 8008e6e:	601a      	str	r2, [r3, #0]
}
 8008e70:	46c0      	nop			; (mov r8, r8)
 8008e72:	46bd      	mov	sp, r7
 8008e74:	b003      	add	sp, #12
 8008e76:	bd90      	pop	{r4, r7, pc}
 8008e78:	e000e100 	.word	0xe000e100
 8008e7c:	e000ed00 	.word	0xe000ed00

08008e80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b082      	sub	sp, #8
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	1e5a      	subs	r2, r3, #1
 8008e8c:	2380      	movs	r3, #128	; 0x80
 8008e8e:	045b      	lsls	r3, r3, #17
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d301      	bcc.n	8008e98 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008e94:	2301      	movs	r3, #1
 8008e96:	e010      	b.n	8008eba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008e98:	4b0a      	ldr	r3, [pc, #40]	; (8008ec4 <SysTick_Config+0x44>)
 8008e9a:	687a      	ldr	r2, [r7, #4]
 8008e9c:	3a01      	subs	r2, #1
 8008e9e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	425b      	negs	r3, r3
 8008ea4:	2103      	movs	r1, #3
 8008ea6:	0018      	movs	r0, r3
 8008ea8:	f7ff ff7c 	bl	8008da4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008eac:	4b05      	ldr	r3, [pc, #20]	; (8008ec4 <SysTick_Config+0x44>)
 8008eae:	2200      	movs	r2, #0
 8008eb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008eb2:	4b04      	ldr	r3, [pc, #16]	; (8008ec4 <SysTick_Config+0x44>)
 8008eb4:	2207      	movs	r2, #7
 8008eb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008eb8:	2300      	movs	r3, #0
}
 8008eba:	0018      	movs	r0, r3
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	b002      	add	sp, #8
 8008ec0:	bd80      	pop	{r7, pc}
 8008ec2:	46c0      	nop			; (mov r8, r8)
 8008ec4:	e000e010 	.word	0xe000e010

08008ec8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b084      	sub	sp, #16
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	60b9      	str	r1, [r7, #8]
 8008ed0:	607a      	str	r2, [r7, #4]
 8008ed2:	210f      	movs	r1, #15
 8008ed4:	187b      	adds	r3, r7, r1
 8008ed6:	1c02      	adds	r2, r0, #0
 8008ed8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8008eda:	68ba      	ldr	r2, [r7, #8]
 8008edc:	187b      	adds	r3, r7, r1
 8008ede:	781b      	ldrb	r3, [r3, #0]
 8008ee0:	b25b      	sxtb	r3, r3
 8008ee2:	0011      	movs	r1, r2
 8008ee4:	0018      	movs	r0, r3
 8008ee6:	f7ff ff5d 	bl	8008da4 <__NVIC_SetPriority>
}
 8008eea:	46c0      	nop			; (mov r8, r8)
 8008eec:	46bd      	mov	sp, r7
 8008eee:	b004      	add	sp, #16
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b082      	sub	sp, #8
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	0002      	movs	r2, r0
 8008efa:	1dfb      	adds	r3, r7, #7
 8008efc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008efe:	1dfb      	adds	r3, r7, #7
 8008f00:	781b      	ldrb	r3, [r3, #0]
 8008f02:	b25b      	sxtb	r3, r3
 8008f04:	0018      	movs	r0, r3
 8008f06:	f7ff ff33 	bl	8008d70 <__NVIC_EnableIRQ>
}
 8008f0a:	46c0      	nop			; (mov r8, r8)
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	b002      	add	sp, #8
 8008f10:	bd80      	pop	{r7, pc}

08008f12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008f12:	b580      	push	{r7, lr}
 8008f14:	b082      	sub	sp, #8
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	0018      	movs	r0, r3
 8008f1e:	f7ff ffaf 	bl	8008e80 <SysTick_Config>
 8008f22:	0003      	movs	r3, r0
}
 8008f24:	0018      	movs	r0, r3
 8008f26:	46bd      	mov	sp, r7
 8008f28:	b002      	add	sp, #8
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b082      	sub	sp, #8
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d101      	bne.n	8008f3e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	e077      	b.n	800902e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a3d      	ldr	r2, [pc, #244]	; (8009038 <HAL_DMA_Init+0x10c>)
 8008f44:	4694      	mov	ip, r2
 8008f46:	4463      	add	r3, ip
 8008f48:	2114      	movs	r1, #20
 8008f4a:	0018      	movs	r0, r3
 8008f4c:	f7f7 f8fe 	bl	800014c <__udivsi3>
 8008f50:	0003      	movs	r3, r0
 8008f52:	009a      	lsls	r2, r3, #2
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2225      	movs	r2, #37	; 0x25
 8008f5c:	2102      	movs	r1, #2
 8008f5e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4934      	ldr	r1, [pc, #208]	; (800903c <HAL_DMA_Init+0x110>)
 8008f6c:	400a      	ands	r2, r1
 8008f6e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	6819      	ldr	r1, [r3, #0]
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	689a      	ldr	r2, [r3, #8]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	68db      	ldr	r3, [r3, #12]
 8008f7e:	431a      	orrs	r2, r3
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	691b      	ldr	r3, [r3, #16]
 8008f84:	431a      	orrs	r2, r3
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	695b      	ldr	r3, [r3, #20]
 8008f8a:	431a      	orrs	r2, r3
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	699b      	ldr	r3, [r3, #24]
 8008f90:	431a      	orrs	r2, r3
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	69db      	ldr	r3, [r3, #28]
 8008f96:	431a      	orrs	r2, r3
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6a1b      	ldr	r3, [r3, #32]
 8008f9c:	431a      	orrs	r2, r3
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	430a      	orrs	r2, r1
 8008fa4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	0018      	movs	r0, r3
 8008faa:	f000 fa8d 	bl	80094c8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	689a      	ldr	r2, [r3, #8]
 8008fb2:	2380      	movs	r3, #128	; 0x80
 8008fb4:	01db      	lsls	r3, r3, #7
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d102      	bne.n	8008fc0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	685a      	ldr	r2, [r3, #4]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fc8:	213f      	movs	r1, #63	; 0x3f
 8008fca:	400a      	ands	r2, r1
 8008fcc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008fd2:	687a      	ldr	r2, [r7, #4]
 8008fd4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8008fd6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	685b      	ldr	r3, [r3, #4]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d011      	beq.n	8009004 <HAL_DMA_Init+0xd8>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	2b04      	cmp	r3, #4
 8008fe6:	d80d      	bhi.n	8009004 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	0018      	movs	r0, r3
 8008fec:	f000 fa98 	bl	8009520 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ffc:	687a      	ldr	r2, [r7, #4]
 8008ffe:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8009000:	605a      	str	r2, [r3, #4]
 8009002:	e008      	b.n	8009016 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2200      	movs	r2, #0
 8009008:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2200      	movs	r2, #0
 800900e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2225      	movs	r2, #37	; 0x25
 8009020:	2101      	movs	r1, #1
 8009022:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2224      	movs	r2, #36	; 0x24
 8009028:	2100      	movs	r1, #0
 800902a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800902c:	2300      	movs	r3, #0
}
 800902e:	0018      	movs	r0, r3
 8009030:	46bd      	mov	sp, r7
 8009032:	b002      	add	sp, #8
 8009034:	bd80      	pop	{r7, pc}
 8009036:	46c0      	nop			; (mov r8, r8)
 8009038:	bffdfff8 	.word	0xbffdfff8
 800903c:	ffff800f 	.word	0xffff800f

08009040 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b086      	sub	sp, #24
 8009044:	af00      	add	r7, sp, #0
 8009046:	60f8      	str	r0, [r7, #12]
 8009048:	60b9      	str	r1, [r7, #8]
 800904a:	607a      	str	r2, [r7, #4]
 800904c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800904e:	2317      	movs	r3, #23
 8009050:	18fb      	adds	r3, r7, r3
 8009052:	2200      	movs	r2, #0
 8009054:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2224      	movs	r2, #36	; 0x24
 800905a:	5c9b      	ldrb	r3, [r3, r2]
 800905c:	2b01      	cmp	r3, #1
 800905e:	d101      	bne.n	8009064 <HAL_DMA_Start_IT+0x24>
 8009060:	2302      	movs	r3, #2
 8009062:	e06f      	b.n	8009144 <HAL_DMA_Start_IT+0x104>
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2224      	movs	r2, #36	; 0x24
 8009068:	2101      	movs	r1, #1
 800906a:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2225      	movs	r2, #37	; 0x25
 8009070:	5c9b      	ldrb	r3, [r3, r2]
 8009072:	b2db      	uxtb	r3, r3
 8009074:	2b01      	cmp	r3, #1
 8009076:	d157      	bne.n	8009128 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2225      	movs	r2, #37	; 0x25
 800907c:	2102      	movs	r1, #2
 800907e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2200      	movs	r2, #0
 8009084:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	681a      	ldr	r2, [r3, #0]
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	2101      	movs	r1, #1
 8009092:	438a      	bics	r2, r1
 8009094:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	68b9      	ldr	r1, [r7, #8]
 800909c:	68f8      	ldr	r0, [r7, #12]
 800909e:	f000 f9d3 	bl	8009448 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d008      	beq.n	80090bc <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	681a      	ldr	r2, [r3, #0]
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	210e      	movs	r1, #14
 80090b6:	430a      	orrs	r2, r1
 80090b8:	601a      	str	r2, [r3, #0]
 80090ba:	e00f      	b.n	80090dc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	681a      	ldr	r2, [r3, #0]
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	2104      	movs	r1, #4
 80090c8:	438a      	bics	r2, r1
 80090ca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	681a      	ldr	r2, [r3, #0]
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	210a      	movs	r1, #10
 80090d8:	430a      	orrs	r2, r1
 80090da:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090e0:	681a      	ldr	r2, [r3, #0]
 80090e2:	2380      	movs	r3, #128	; 0x80
 80090e4:	025b      	lsls	r3, r3, #9
 80090e6:	4013      	ands	r3, r2
 80090e8:	d008      	beq.n	80090fc <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090ee:	681a      	ldr	r2, [r3, #0]
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090f4:	2180      	movs	r1, #128	; 0x80
 80090f6:	0049      	lsls	r1, r1, #1
 80090f8:	430a      	orrs	r2, r1
 80090fa:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009100:	2b00      	cmp	r3, #0
 8009102:	d008      	beq.n	8009116 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009108:	681a      	ldr	r2, [r3, #0]
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800910e:	2180      	movs	r1, #128	; 0x80
 8009110:	0049      	lsls	r1, r1, #1
 8009112:	430a      	orrs	r2, r1
 8009114:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	681a      	ldr	r2, [r3, #0]
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	2101      	movs	r1, #1
 8009122:	430a      	orrs	r2, r1
 8009124:	601a      	str	r2, [r3, #0]
 8009126:	e00a      	b.n	800913e <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	2280      	movs	r2, #128	; 0x80
 800912c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	2224      	movs	r2, #36	; 0x24
 8009132:	2100      	movs	r1, #0
 8009134:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8009136:	2317      	movs	r3, #23
 8009138:	18fb      	adds	r3, r7, r3
 800913a:	2201      	movs	r2, #1
 800913c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800913e:	2317      	movs	r3, #23
 8009140:	18fb      	adds	r3, r7, r3
 8009142:	781b      	ldrb	r3, [r3, #0]
}
 8009144:	0018      	movs	r0, r3
 8009146:	46bd      	mov	sp, r7
 8009148:	b006      	add	sp, #24
 800914a:	bd80      	pop	{r7, pc}

0800914c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b082      	sub	sp, #8
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d101      	bne.n	800915e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800915a:	2301      	movs	r3, #1
 800915c:	e050      	b.n	8009200 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2225      	movs	r2, #37	; 0x25
 8009162:	5c9b      	ldrb	r3, [r3, r2]
 8009164:	b2db      	uxtb	r3, r3
 8009166:	2b02      	cmp	r3, #2
 8009168:	d008      	beq.n	800917c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2204      	movs	r2, #4
 800916e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2224      	movs	r2, #36	; 0x24
 8009174:	2100      	movs	r1, #0
 8009176:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8009178:	2301      	movs	r3, #1
 800917a:	e041      	b.n	8009200 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	210e      	movs	r1, #14
 8009188:	438a      	bics	r2, r1
 800918a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009190:	681a      	ldr	r2, [r3, #0]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009196:	491c      	ldr	r1, [pc, #112]	; (8009208 <HAL_DMA_Abort+0xbc>)
 8009198:	400a      	ands	r2, r1
 800919a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	2101      	movs	r1, #1
 80091a8:	438a      	bics	r2, r1
 80091aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80091ac:	4b17      	ldr	r3, [pc, #92]	; (800920c <HAL_DMA_Abort+0xc0>)
 80091ae:	6859      	ldr	r1, [r3, #4]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091b4:	221c      	movs	r2, #28
 80091b6:	4013      	ands	r3, r2
 80091b8:	2201      	movs	r2, #1
 80091ba:	409a      	lsls	r2, r3
 80091bc:	4b13      	ldr	r3, [pc, #76]	; (800920c <HAL_DMA_Abort+0xc0>)
 80091be:	430a      	orrs	r2, r1
 80091c0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091c6:	687a      	ldr	r2, [r7, #4]
 80091c8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80091ca:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d00c      	beq.n	80091ee <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091d8:	681a      	ldr	r2, [r3, #0]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091de:	490a      	ldr	r1, [pc, #40]	; (8009208 <HAL_DMA_Abort+0xbc>)
 80091e0:	400a      	ands	r2, r1
 80091e2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091e8:	687a      	ldr	r2, [r7, #4]
 80091ea:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80091ec:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2225      	movs	r2, #37	; 0x25
 80091f2:	2101      	movs	r1, #1
 80091f4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2224      	movs	r2, #36	; 0x24
 80091fa:	2100      	movs	r1, #0
 80091fc:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80091fe:	2300      	movs	r3, #0
}
 8009200:	0018      	movs	r0, r3
 8009202:	46bd      	mov	sp, r7
 8009204:	b002      	add	sp, #8
 8009206:	bd80      	pop	{r7, pc}
 8009208:	fffffeff 	.word	0xfffffeff
 800920c:	40020000 	.word	0x40020000

08009210 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b084      	sub	sp, #16
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009218:	210f      	movs	r1, #15
 800921a:	187b      	adds	r3, r7, r1
 800921c:	2200      	movs	r2, #0
 800921e:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2225      	movs	r2, #37	; 0x25
 8009224:	5c9b      	ldrb	r3, [r3, r2]
 8009226:	b2db      	uxtb	r3, r3
 8009228:	2b02      	cmp	r3, #2
 800922a:	d006      	beq.n	800923a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2204      	movs	r2, #4
 8009230:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8009232:	187b      	adds	r3, r7, r1
 8009234:	2201      	movs	r2, #1
 8009236:	701a      	strb	r2, [r3, #0]
 8009238:	e049      	b.n	80092ce <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	681a      	ldr	r2, [r3, #0]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	210e      	movs	r1, #14
 8009246:	438a      	bics	r2, r1
 8009248:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	681a      	ldr	r2, [r3, #0]
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	2101      	movs	r1, #1
 8009256:	438a      	bics	r2, r1
 8009258:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800925e:	681a      	ldr	r2, [r3, #0]
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009264:	491d      	ldr	r1, [pc, #116]	; (80092dc <HAL_DMA_Abort_IT+0xcc>)
 8009266:	400a      	ands	r2, r1
 8009268:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800926a:	4b1d      	ldr	r3, [pc, #116]	; (80092e0 <HAL_DMA_Abort_IT+0xd0>)
 800926c:	6859      	ldr	r1, [r3, #4]
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009272:	221c      	movs	r2, #28
 8009274:	4013      	ands	r3, r2
 8009276:	2201      	movs	r2, #1
 8009278:	409a      	lsls	r2, r3
 800927a:	4b19      	ldr	r3, [pc, #100]	; (80092e0 <HAL_DMA_Abort_IT+0xd0>)
 800927c:	430a      	orrs	r2, r1
 800927e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009284:	687a      	ldr	r2, [r7, #4]
 8009286:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8009288:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800928e:	2b00      	cmp	r3, #0
 8009290:	d00c      	beq.n	80092ac <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009296:	681a      	ldr	r2, [r3, #0]
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800929c:	490f      	ldr	r1, [pc, #60]	; (80092dc <HAL_DMA_Abort_IT+0xcc>)
 800929e:	400a      	ands	r2, r1
 80092a0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092a6:	687a      	ldr	r2, [r7, #4]
 80092a8:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80092aa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2225      	movs	r2, #37	; 0x25
 80092b0:	2101      	movs	r1, #1
 80092b2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2224      	movs	r2, #36	; 0x24
 80092b8:	2100      	movs	r1, #0
 80092ba:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d004      	beq.n	80092ce <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092c8:	687a      	ldr	r2, [r7, #4]
 80092ca:	0010      	movs	r0, r2
 80092cc:	4798      	blx	r3
    }
  }
  return status;
 80092ce:	230f      	movs	r3, #15
 80092d0:	18fb      	adds	r3, r7, r3
 80092d2:	781b      	ldrb	r3, [r3, #0]
}
 80092d4:	0018      	movs	r0, r3
 80092d6:	46bd      	mov	sp, r7
 80092d8:	b004      	add	sp, #16
 80092da:	bd80      	pop	{r7, pc}
 80092dc:	fffffeff 	.word	0xfffffeff
 80092e0:	40020000 	.word	0x40020000

080092e4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b084      	sub	sp, #16
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80092ec:	4b55      	ldr	r3, [pc, #340]	; (8009444 <HAL_DMA_IRQHandler+0x160>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092fe:	221c      	movs	r2, #28
 8009300:	4013      	ands	r3, r2
 8009302:	2204      	movs	r2, #4
 8009304:	409a      	lsls	r2, r3
 8009306:	0013      	movs	r3, r2
 8009308:	68fa      	ldr	r2, [r7, #12]
 800930a:	4013      	ands	r3, r2
 800930c:	d027      	beq.n	800935e <HAL_DMA_IRQHandler+0x7a>
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	2204      	movs	r2, #4
 8009312:	4013      	ands	r3, r2
 8009314:	d023      	beq.n	800935e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	2220      	movs	r2, #32
 800931e:	4013      	ands	r3, r2
 8009320:	d107      	bne.n	8009332 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	681a      	ldr	r2, [r3, #0]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	2104      	movs	r1, #4
 800932e:	438a      	bics	r2, r1
 8009330:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8009332:	4b44      	ldr	r3, [pc, #272]	; (8009444 <HAL_DMA_IRQHandler+0x160>)
 8009334:	6859      	ldr	r1, [r3, #4]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800933a:	221c      	movs	r2, #28
 800933c:	4013      	ands	r3, r2
 800933e:	2204      	movs	r2, #4
 8009340:	409a      	lsls	r2, r3
 8009342:	4b40      	ldr	r3, [pc, #256]	; (8009444 <HAL_DMA_IRQHandler+0x160>)
 8009344:	430a      	orrs	r2, r1
 8009346:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800934c:	2b00      	cmp	r3, #0
 800934e:	d100      	bne.n	8009352 <HAL_DMA_IRQHandler+0x6e>
 8009350:	e073      	b.n	800943a <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	0010      	movs	r0, r2
 800935a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800935c:	e06d      	b.n	800943a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009362:	221c      	movs	r2, #28
 8009364:	4013      	ands	r3, r2
 8009366:	2202      	movs	r2, #2
 8009368:	409a      	lsls	r2, r3
 800936a:	0013      	movs	r3, r2
 800936c:	68fa      	ldr	r2, [r7, #12]
 800936e:	4013      	ands	r3, r2
 8009370:	d02e      	beq.n	80093d0 <HAL_DMA_IRQHandler+0xec>
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	2202      	movs	r2, #2
 8009376:	4013      	ands	r3, r2
 8009378:	d02a      	beq.n	80093d0 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	2220      	movs	r2, #32
 8009382:	4013      	ands	r3, r2
 8009384:	d10b      	bne.n	800939e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	210a      	movs	r1, #10
 8009392:	438a      	bics	r2, r1
 8009394:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2225      	movs	r2, #37	; 0x25
 800939a:	2101      	movs	r1, #1
 800939c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800939e:	4b29      	ldr	r3, [pc, #164]	; (8009444 <HAL_DMA_IRQHandler+0x160>)
 80093a0:	6859      	ldr	r1, [r3, #4]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093a6:	221c      	movs	r2, #28
 80093a8:	4013      	ands	r3, r2
 80093aa:	2202      	movs	r2, #2
 80093ac:	409a      	lsls	r2, r3
 80093ae:	4b25      	ldr	r3, [pc, #148]	; (8009444 <HAL_DMA_IRQHandler+0x160>)
 80093b0:	430a      	orrs	r2, r1
 80093b2:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2224      	movs	r2, #36	; 0x24
 80093b8:	2100      	movs	r1, #0
 80093ba:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d03a      	beq.n	800943a <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093c8:	687a      	ldr	r2, [r7, #4]
 80093ca:	0010      	movs	r0, r2
 80093cc:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80093ce:	e034      	b.n	800943a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093d4:	221c      	movs	r2, #28
 80093d6:	4013      	ands	r3, r2
 80093d8:	2208      	movs	r2, #8
 80093da:	409a      	lsls	r2, r3
 80093dc:	0013      	movs	r3, r2
 80093de:	68fa      	ldr	r2, [r7, #12]
 80093e0:	4013      	ands	r3, r2
 80093e2:	d02b      	beq.n	800943c <HAL_DMA_IRQHandler+0x158>
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	2208      	movs	r2, #8
 80093e8:	4013      	ands	r3, r2
 80093ea:	d027      	beq.n	800943c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	681a      	ldr	r2, [r3, #0]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	210e      	movs	r1, #14
 80093f8:	438a      	bics	r2, r1
 80093fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80093fc:	4b11      	ldr	r3, [pc, #68]	; (8009444 <HAL_DMA_IRQHandler+0x160>)
 80093fe:	6859      	ldr	r1, [r3, #4]
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009404:	221c      	movs	r2, #28
 8009406:	4013      	ands	r3, r2
 8009408:	2201      	movs	r2, #1
 800940a:	409a      	lsls	r2, r3
 800940c:	4b0d      	ldr	r3, [pc, #52]	; (8009444 <HAL_DMA_IRQHandler+0x160>)
 800940e:	430a      	orrs	r2, r1
 8009410:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2201      	movs	r2, #1
 8009416:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2225      	movs	r2, #37	; 0x25
 800941c:	2101      	movs	r1, #1
 800941e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2224      	movs	r2, #36	; 0x24
 8009424:	2100      	movs	r1, #0
 8009426:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800942c:	2b00      	cmp	r3, #0
 800942e:	d005      	beq.n	800943c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	0010      	movs	r0, r2
 8009438:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800943a:	46c0      	nop			; (mov r8, r8)
 800943c:	46c0      	nop			; (mov r8, r8)
}
 800943e:	46bd      	mov	sp, r7
 8009440:	b004      	add	sp, #16
 8009442:	bd80      	pop	{r7, pc}
 8009444:	40020000 	.word	0x40020000

08009448 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b084      	sub	sp, #16
 800944c:	af00      	add	r7, sp, #0
 800944e:	60f8      	str	r0, [r7, #12]
 8009450:	60b9      	str	r1, [r7, #8]
 8009452:	607a      	str	r2, [r7, #4]
 8009454:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800945a:	68fa      	ldr	r2, [r7, #12]
 800945c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800945e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009464:	2b00      	cmp	r3, #0
 8009466:	d004      	beq.n	8009472 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800946c:	68fa      	ldr	r2, [r7, #12]
 800946e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8009470:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8009472:	4b14      	ldr	r3, [pc, #80]	; (80094c4 <DMA_SetConfig+0x7c>)
 8009474:	6859      	ldr	r1, [r3, #4]
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800947a:	221c      	movs	r2, #28
 800947c:	4013      	ands	r3, r2
 800947e:	2201      	movs	r2, #1
 8009480:	409a      	lsls	r2, r3
 8009482:	4b10      	ldr	r3, [pc, #64]	; (80094c4 <DMA_SetConfig+0x7c>)
 8009484:	430a      	orrs	r2, r1
 8009486:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	683a      	ldr	r2, [r7, #0]
 800948e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	689b      	ldr	r3, [r3, #8]
 8009494:	2b10      	cmp	r3, #16
 8009496:	d108      	bne.n	80094aa <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	687a      	ldr	r2, [r7, #4]
 800949e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	68ba      	ldr	r2, [r7, #8]
 80094a6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80094a8:	e007      	b.n	80094ba <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	68ba      	ldr	r2, [r7, #8]
 80094b0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	687a      	ldr	r2, [r7, #4]
 80094b8:	60da      	str	r2, [r3, #12]
}
 80094ba:	46c0      	nop			; (mov r8, r8)
 80094bc:	46bd      	mov	sp, r7
 80094be:	b004      	add	sp, #16
 80094c0:	bd80      	pop	{r7, pc}
 80094c2:	46c0      	nop			; (mov r8, r8)
 80094c4:	40020000 	.word	0x40020000

080094c8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b084      	sub	sp, #16
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094d4:	089b      	lsrs	r3, r3, #2
 80094d6:	4a10      	ldr	r2, [pc, #64]	; (8009518 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80094d8:	4694      	mov	ip, r2
 80094da:	4463      	add	r3, ip
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	001a      	movs	r2, r3
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	001a      	movs	r2, r3
 80094ea:	23ff      	movs	r3, #255	; 0xff
 80094ec:	4013      	ands	r3, r2
 80094ee:	3b08      	subs	r3, #8
 80094f0:	2114      	movs	r1, #20
 80094f2:	0018      	movs	r0, r3
 80094f4:	f7f6 fe2a 	bl	800014c <__udivsi3>
 80094f8:	0003      	movs	r3, r0
 80094fa:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	4a07      	ldr	r2, [pc, #28]	; (800951c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8009500:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	221f      	movs	r2, #31
 8009506:	4013      	ands	r3, r2
 8009508:	2201      	movs	r2, #1
 800950a:	409a      	lsls	r2, r3
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8009510:	46c0      	nop			; (mov r8, r8)
 8009512:	46bd      	mov	sp, r7
 8009514:	b004      	add	sp, #16
 8009516:	bd80      	pop	{r7, pc}
 8009518:	10008200 	.word	0x10008200
 800951c:	40020880 	.word	0x40020880

08009520 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b084      	sub	sp, #16
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	223f      	movs	r2, #63	; 0x3f
 800952e:	4013      	ands	r3, r2
 8009530:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	4a0a      	ldr	r2, [pc, #40]	; (8009560 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8009536:	4694      	mov	ip, r2
 8009538:	4463      	add	r3, ip
 800953a:	009b      	lsls	r3, r3, #2
 800953c:	001a      	movs	r2, r3
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	4a07      	ldr	r2, [pc, #28]	; (8009564 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8009546:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	3b01      	subs	r3, #1
 800954c:	2203      	movs	r2, #3
 800954e:	4013      	ands	r3, r2
 8009550:	2201      	movs	r2, #1
 8009552:	409a      	lsls	r2, r3
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	659a      	str	r2, [r3, #88]	; 0x58
}
 8009558:	46c0      	nop			; (mov r8, r8)
 800955a:	46bd      	mov	sp, r7
 800955c:	b004      	add	sp, #16
 800955e:	bd80      	pop	{r7, pc}
 8009560:	1000823f 	.word	0x1000823f
 8009564:	40020940 	.word	0x40020940

08009568 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b086      	sub	sp, #24
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8009572:	2300      	movs	r3, #0
 8009574:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009576:	e147      	b.n	8009808 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	2101      	movs	r1, #1
 800957e:	697a      	ldr	r2, [r7, #20]
 8009580:	4091      	lsls	r1, r2
 8009582:	000a      	movs	r2, r1
 8009584:	4013      	ands	r3, r2
 8009586:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d100      	bne.n	8009590 <HAL_GPIO_Init+0x28>
 800958e:	e138      	b.n	8009802 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	2203      	movs	r2, #3
 8009596:	4013      	ands	r3, r2
 8009598:	2b01      	cmp	r3, #1
 800959a:	d005      	beq.n	80095a8 <HAL_GPIO_Init+0x40>
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	685b      	ldr	r3, [r3, #4]
 80095a0:	2203      	movs	r2, #3
 80095a2:	4013      	ands	r3, r2
 80095a4:	2b02      	cmp	r3, #2
 80095a6:	d130      	bne.n	800960a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	689b      	ldr	r3, [r3, #8]
 80095ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80095ae:	697b      	ldr	r3, [r7, #20]
 80095b0:	005b      	lsls	r3, r3, #1
 80095b2:	2203      	movs	r2, #3
 80095b4:	409a      	lsls	r2, r3
 80095b6:	0013      	movs	r3, r2
 80095b8:	43da      	mvns	r2, r3
 80095ba:	693b      	ldr	r3, [r7, #16]
 80095bc:	4013      	ands	r3, r2
 80095be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	68da      	ldr	r2, [r3, #12]
 80095c4:	697b      	ldr	r3, [r7, #20]
 80095c6:	005b      	lsls	r3, r3, #1
 80095c8:	409a      	lsls	r2, r3
 80095ca:	0013      	movs	r3, r2
 80095cc:	693a      	ldr	r2, [r7, #16]
 80095ce:	4313      	orrs	r3, r2
 80095d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	693a      	ldr	r2, [r7, #16]
 80095d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80095de:	2201      	movs	r2, #1
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	409a      	lsls	r2, r3
 80095e4:	0013      	movs	r3, r2
 80095e6:	43da      	mvns	r2, r3
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	4013      	ands	r3, r2
 80095ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	091b      	lsrs	r3, r3, #4
 80095f4:	2201      	movs	r2, #1
 80095f6:	401a      	ands	r2, r3
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	409a      	lsls	r2, r3
 80095fc:	0013      	movs	r3, r2
 80095fe:	693a      	ldr	r2, [r7, #16]
 8009600:	4313      	orrs	r3, r2
 8009602:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	693a      	ldr	r2, [r7, #16]
 8009608:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	2203      	movs	r2, #3
 8009610:	4013      	ands	r3, r2
 8009612:	2b03      	cmp	r3, #3
 8009614:	d017      	beq.n	8009646 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	68db      	ldr	r3, [r3, #12]
 800961a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	005b      	lsls	r3, r3, #1
 8009620:	2203      	movs	r2, #3
 8009622:	409a      	lsls	r2, r3
 8009624:	0013      	movs	r3, r2
 8009626:	43da      	mvns	r2, r3
 8009628:	693b      	ldr	r3, [r7, #16]
 800962a:	4013      	ands	r3, r2
 800962c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	689a      	ldr	r2, [r3, #8]
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	005b      	lsls	r3, r3, #1
 8009636:	409a      	lsls	r2, r3
 8009638:	0013      	movs	r3, r2
 800963a:	693a      	ldr	r2, [r7, #16]
 800963c:	4313      	orrs	r3, r2
 800963e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	693a      	ldr	r2, [r7, #16]
 8009644:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	2203      	movs	r2, #3
 800964c:	4013      	ands	r3, r2
 800964e:	2b02      	cmp	r3, #2
 8009650:	d123      	bne.n	800969a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	08da      	lsrs	r2, r3, #3
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	3208      	adds	r2, #8
 800965a:	0092      	lsls	r2, r2, #2
 800965c:	58d3      	ldr	r3, [r2, r3]
 800965e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	2207      	movs	r2, #7
 8009664:	4013      	ands	r3, r2
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	220f      	movs	r2, #15
 800966a:	409a      	lsls	r2, r3
 800966c:	0013      	movs	r3, r2
 800966e:	43da      	mvns	r2, r3
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	4013      	ands	r3, r2
 8009674:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	691a      	ldr	r2, [r3, #16]
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	2107      	movs	r1, #7
 800967e:	400b      	ands	r3, r1
 8009680:	009b      	lsls	r3, r3, #2
 8009682:	409a      	lsls	r2, r3
 8009684:	0013      	movs	r3, r2
 8009686:	693a      	ldr	r2, [r7, #16]
 8009688:	4313      	orrs	r3, r2
 800968a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800968c:	697b      	ldr	r3, [r7, #20]
 800968e:	08da      	lsrs	r2, r3, #3
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	3208      	adds	r2, #8
 8009694:	0092      	lsls	r2, r2, #2
 8009696:	6939      	ldr	r1, [r7, #16]
 8009698:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	005b      	lsls	r3, r3, #1
 80096a4:	2203      	movs	r2, #3
 80096a6:	409a      	lsls	r2, r3
 80096a8:	0013      	movs	r3, r2
 80096aa:	43da      	mvns	r2, r3
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	4013      	ands	r3, r2
 80096b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	685b      	ldr	r3, [r3, #4]
 80096b6:	2203      	movs	r2, #3
 80096b8:	401a      	ands	r2, r3
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	005b      	lsls	r3, r3, #1
 80096be:	409a      	lsls	r2, r3
 80096c0:	0013      	movs	r3, r2
 80096c2:	693a      	ldr	r2, [r7, #16]
 80096c4:	4313      	orrs	r3, r2
 80096c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	693a      	ldr	r2, [r7, #16]
 80096cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	685a      	ldr	r2, [r3, #4]
 80096d2:	23c0      	movs	r3, #192	; 0xc0
 80096d4:	029b      	lsls	r3, r3, #10
 80096d6:	4013      	ands	r3, r2
 80096d8:	d100      	bne.n	80096dc <HAL_GPIO_Init+0x174>
 80096da:	e092      	b.n	8009802 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80096dc:	4a50      	ldr	r2, [pc, #320]	; (8009820 <HAL_GPIO_Init+0x2b8>)
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	089b      	lsrs	r3, r3, #2
 80096e2:	3318      	adds	r3, #24
 80096e4:	009b      	lsls	r3, r3, #2
 80096e6:	589b      	ldr	r3, [r3, r2]
 80096e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	2203      	movs	r2, #3
 80096ee:	4013      	ands	r3, r2
 80096f0:	00db      	lsls	r3, r3, #3
 80096f2:	220f      	movs	r2, #15
 80096f4:	409a      	lsls	r2, r3
 80096f6:	0013      	movs	r3, r2
 80096f8:	43da      	mvns	r2, r3
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	4013      	ands	r3, r2
 80096fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8009700:	687a      	ldr	r2, [r7, #4]
 8009702:	23a0      	movs	r3, #160	; 0xa0
 8009704:	05db      	lsls	r3, r3, #23
 8009706:	429a      	cmp	r2, r3
 8009708:	d013      	beq.n	8009732 <HAL_GPIO_Init+0x1ca>
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	4a45      	ldr	r2, [pc, #276]	; (8009824 <HAL_GPIO_Init+0x2bc>)
 800970e:	4293      	cmp	r3, r2
 8009710:	d00d      	beq.n	800972e <HAL_GPIO_Init+0x1c6>
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	4a44      	ldr	r2, [pc, #272]	; (8009828 <HAL_GPIO_Init+0x2c0>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d007      	beq.n	800972a <HAL_GPIO_Init+0x1c2>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	4a43      	ldr	r2, [pc, #268]	; (800982c <HAL_GPIO_Init+0x2c4>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d101      	bne.n	8009726 <HAL_GPIO_Init+0x1be>
 8009722:	2303      	movs	r3, #3
 8009724:	e006      	b.n	8009734 <HAL_GPIO_Init+0x1cc>
 8009726:	2305      	movs	r3, #5
 8009728:	e004      	b.n	8009734 <HAL_GPIO_Init+0x1cc>
 800972a:	2302      	movs	r3, #2
 800972c:	e002      	b.n	8009734 <HAL_GPIO_Init+0x1cc>
 800972e:	2301      	movs	r3, #1
 8009730:	e000      	b.n	8009734 <HAL_GPIO_Init+0x1cc>
 8009732:	2300      	movs	r3, #0
 8009734:	697a      	ldr	r2, [r7, #20]
 8009736:	2103      	movs	r1, #3
 8009738:	400a      	ands	r2, r1
 800973a:	00d2      	lsls	r2, r2, #3
 800973c:	4093      	lsls	r3, r2
 800973e:	693a      	ldr	r2, [r7, #16]
 8009740:	4313      	orrs	r3, r2
 8009742:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8009744:	4936      	ldr	r1, [pc, #216]	; (8009820 <HAL_GPIO_Init+0x2b8>)
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	089b      	lsrs	r3, r3, #2
 800974a:	3318      	adds	r3, #24
 800974c:	009b      	lsls	r3, r3, #2
 800974e:	693a      	ldr	r2, [r7, #16]
 8009750:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009752:	4b33      	ldr	r3, [pc, #204]	; (8009820 <HAL_GPIO_Init+0x2b8>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	43da      	mvns	r2, r3
 800975c:	693b      	ldr	r3, [r7, #16]
 800975e:	4013      	ands	r3, r2
 8009760:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	685a      	ldr	r2, [r3, #4]
 8009766:	2380      	movs	r3, #128	; 0x80
 8009768:	035b      	lsls	r3, r3, #13
 800976a:	4013      	ands	r3, r2
 800976c:	d003      	beq.n	8009776 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800976e:	693a      	ldr	r2, [r7, #16]
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	4313      	orrs	r3, r2
 8009774:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009776:	4b2a      	ldr	r3, [pc, #168]	; (8009820 <HAL_GPIO_Init+0x2b8>)
 8009778:	693a      	ldr	r2, [r7, #16]
 800977a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800977c:	4b28      	ldr	r3, [pc, #160]	; (8009820 <HAL_GPIO_Init+0x2b8>)
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	43da      	mvns	r2, r3
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	4013      	ands	r3, r2
 800978a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	685a      	ldr	r2, [r3, #4]
 8009790:	2380      	movs	r3, #128	; 0x80
 8009792:	039b      	lsls	r3, r3, #14
 8009794:	4013      	ands	r3, r2
 8009796:	d003      	beq.n	80097a0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8009798:	693a      	ldr	r2, [r7, #16]
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	4313      	orrs	r3, r2
 800979e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80097a0:	4b1f      	ldr	r3, [pc, #124]	; (8009820 <HAL_GPIO_Init+0x2b8>)
 80097a2:	693a      	ldr	r2, [r7, #16]
 80097a4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80097a6:	4a1e      	ldr	r2, [pc, #120]	; (8009820 <HAL_GPIO_Init+0x2b8>)
 80097a8:	2384      	movs	r3, #132	; 0x84
 80097aa:	58d3      	ldr	r3, [r2, r3]
 80097ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	43da      	mvns	r2, r3
 80097b2:	693b      	ldr	r3, [r7, #16]
 80097b4:	4013      	ands	r3, r2
 80097b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	685a      	ldr	r2, [r3, #4]
 80097bc:	2380      	movs	r3, #128	; 0x80
 80097be:	029b      	lsls	r3, r3, #10
 80097c0:	4013      	ands	r3, r2
 80097c2:	d003      	beq.n	80097cc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80097c4:	693a      	ldr	r2, [r7, #16]
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	4313      	orrs	r3, r2
 80097ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80097cc:	4914      	ldr	r1, [pc, #80]	; (8009820 <HAL_GPIO_Init+0x2b8>)
 80097ce:	2284      	movs	r2, #132	; 0x84
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80097d4:	4a12      	ldr	r2, [pc, #72]	; (8009820 <HAL_GPIO_Init+0x2b8>)
 80097d6:	2380      	movs	r3, #128	; 0x80
 80097d8:	58d3      	ldr	r3, [r2, r3]
 80097da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	43da      	mvns	r2, r3
 80097e0:	693b      	ldr	r3, [r7, #16]
 80097e2:	4013      	ands	r3, r2
 80097e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	685a      	ldr	r2, [r3, #4]
 80097ea:	2380      	movs	r3, #128	; 0x80
 80097ec:	025b      	lsls	r3, r3, #9
 80097ee:	4013      	ands	r3, r2
 80097f0:	d003      	beq.n	80097fa <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80097f2:	693a      	ldr	r2, [r7, #16]
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	4313      	orrs	r3, r2
 80097f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80097fa:	4909      	ldr	r1, [pc, #36]	; (8009820 <HAL_GPIO_Init+0x2b8>)
 80097fc:	2280      	movs	r2, #128	; 0x80
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	3301      	adds	r3, #1
 8009806:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	681a      	ldr	r2, [r3, #0]
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	40da      	lsrs	r2, r3
 8009810:	1e13      	subs	r3, r2, #0
 8009812:	d000      	beq.n	8009816 <HAL_GPIO_Init+0x2ae>
 8009814:	e6b0      	b.n	8009578 <HAL_GPIO_Init+0x10>
  }
}
 8009816:	46c0      	nop			; (mov r8, r8)
 8009818:	46c0      	nop			; (mov r8, r8)
 800981a:	46bd      	mov	sp, r7
 800981c:	b006      	add	sp, #24
 800981e:	bd80      	pop	{r7, pc}
 8009820:	40021800 	.word	0x40021800
 8009824:	50000400 	.word	0x50000400
 8009828:	50000800 	.word	0x50000800
 800982c:	50000c00 	.word	0x50000c00

08009830 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b082      	sub	sp, #8
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	0008      	movs	r0, r1
 800983a:	0011      	movs	r1, r2
 800983c:	1cbb      	adds	r3, r7, #2
 800983e:	1c02      	adds	r2, r0, #0
 8009840:	801a      	strh	r2, [r3, #0]
 8009842:	1c7b      	adds	r3, r7, #1
 8009844:	1c0a      	adds	r2, r1, #0
 8009846:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009848:	1c7b      	adds	r3, r7, #1
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d004      	beq.n	800985a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009850:	1cbb      	adds	r3, r7, #2
 8009852:	881a      	ldrh	r2, [r3, #0]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009858:	e003      	b.n	8009862 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800985a:	1cbb      	adds	r3, r7, #2
 800985c:	881a      	ldrh	r2, [r3, #0]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009862:	46c0      	nop			; (mov r8, r8)
 8009864:	46bd      	mov	sp, r7
 8009866:	b002      	add	sp, #8
 8009868:	bd80      	pop	{r7, pc}

0800986a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800986a:	b580      	push	{r7, lr}
 800986c:	b084      	sub	sp, #16
 800986e:	af00      	add	r7, sp, #0
 8009870:	6078      	str	r0, [r7, #4]
 8009872:	000a      	movs	r2, r1
 8009874:	1cbb      	adds	r3, r7, #2
 8009876:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	695b      	ldr	r3, [r3, #20]
 800987c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800987e:	1cbb      	adds	r3, r7, #2
 8009880:	881b      	ldrh	r3, [r3, #0]
 8009882:	68fa      	ldr	r2, [r7, #12]
 8009884:	4013      	ands	r3, r2
 8009886:	041a      	lsls	r2, r3, #16
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	43db      	mvns	r3, r3
 800988c:	1cb9      	adds	r1, r7, #2
 800988e:	8809      	ldrh	r1, [r1, #0]
 8009890:	400b      	ands	r3, r1
 8009892:	431a      	orrs	r2, r3
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	619a      	str	r2, [r3, #24]
}
 8009898:	46c0      	nop			; (mov r8, r8)
 800989a:	46bd      	mov	sp, r7
 800989c:	b004      	add	sp, #16
 800989e:	bd80      	pop	{r7, pc}

080098a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80098a8:	4b19      	ldr	r3, [pc, #100]	; (8009910 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a19      	ldr	r2, [pc, #100]	; (8009914 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80098ae:	4013      	ands	r3, r2
 80098b0:	0019      	movs	r1, r3
 80098b2:	4b17      	ldr	r3, [pc, #92]	; (8009910 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80098b4:	687a      	ldr	r2, [r7, #4]
 80098b6:	430a      	orrs	r2, r1
 80098b8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	2380      	movs	r3, #128	; 0x80
 80098be:	009b      	lsls	r3, r3, #2
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d11f      	bne.n	8009904 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80098c4:	4b14      	ldr	r3, [pc, #80]	; (8009918 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80098c6:	681a      	ldr	r2, [r3, #0]
 80098c8:	0013      	movs	r3, r2
 80098ca:	005b      	lsls	r3, r3, #1
 80098cc:	189b      	adds	r3, r3, r2
 80098ce:	005b      	lsls	r3, r3, #1
 80098d0:	4912      	ldr	r1, [pc, #72]	; (800991c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80098d2:	0018      	movs	r0, r3
 80098d4:	f7f6 fc3a 	bl	800014c <__udivsi3>
 80098d8:	0003      	movs	r3, r0
 80098da:	3301      	adds	r3, #1
 80098dc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80098de:	e008      	b.n	80098f2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d003      	beq.n	80098ee <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	3b01      	subs	r3, #1
 80098ea:	60fb      	str	r3, [r7, #12]
 80098ec:	e001      	b.n	80098f2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80098ee:	2303      	movs	r3, #3
 80098f0:	e009      	b.n	8009906 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80098f2:	4b07      	ldr	r3, [pc, #28]	; (8009910 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80098f4:	695a      	ldr	r2, [r3, #20]
 80098f6:	2380      	movs	r3, #128	; 0x80
 80098f8:	00db      	lsls	r3, r3, #3
 80098fa:	401a      	ands	r2, r3
 80098fc:	2380      	movs	r3, #128	; 0x80
 80098fe:	00db      	lsls	r3, r3, #3
 8009900:	429a      	cmp	r2, r3
 8009902:	d0ed      	beq.n	80098e0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8009904:	2300      	movs	r3, #0
}
 8009906:	0018      	movs	r0, r3
 8009908:	46bd      	mov	sp, r7
 800990a:	b004      	add	sp, #16
 800990c:	bd80      	pop	{r7, pc}
 800990e:	46c0      	nop			; (mov r8, r8)
 8009910:	40007000 	.word	0x40007000
 8009914:	fffff9ff 	.word	0xfffff9ff
 8009918:	200000a8 	.word	0x200000a8
 800991c:	000f4240 	.word	0x000f4240

08009920 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8009924:	4b03      	ldr	r3, [pc, #12]	; (8009934 <LL_RCC_GetAPB1Prescaler+0x14>)
 8009926:	689a      	ldr	r2, [r3, #8]
 8009928:	23e0      	movs	r3, #224	; 0xe0
 800992a:	01db      	lsls	r3, r3, #7
 800992c:	4013      	ands	r3, r2
}
 800992e:	0018      	movs	r0, r3
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}
 8009934:	40021000 	.word	0x40021000

08009938 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b088      	sub	sp, #32
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d101      	bne.n	800994a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009946:	2301      	movs	r3, #1
 8009948:	e2f3      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	2201      	movs	r2, #1
 8009950:	4013      	ands	r3, r2
 8009952:	d100      	bne.n	8009956 <HAL_RCC_OscConfig+0x1e>
 8009954:	e07c      	b.n	8009a50 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009956:	4bc3      	ldr	r3, [pc, #780]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	2238      	movs	r2, #56	; 0x38
 800995c:	4013      	ands	r3, r2
 800995e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009960:	4bc0      	ldr	r3, [pc, #768]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009962:	68db      	ldr	r3, [r3, #12]
 8009964:	2203      	movs	r2, #3
 8009966:	4013      	ands	r3, r2
 8009968:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	2b10      	cmp	r3, #16
 800996e:	d102      	bne.n	8009976 <HAL_RCC_OscConfig+0x3e>
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	2b03      	cmp	r3, #3
 8009974:	d002      	beq.n	800997c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8009976:	69bb      	ldr	r3, [r7, #24]
 8009978:	2b08      	cmp	r3, #8
 800997a:	d10b      	bne.n	8009994 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800997c:	4bb9      	ldr	r3, [pc, #740]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	2380      	movs	r3, #128	; 0x80
 8009982:	029b      	lsls	r3, r3, #10
 8009984:	4013      	ands	r3, r2
 8009986:	d062      	beq.n	8009a4e <HAL_RCC_OscConfig+0x116>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d15e      	bne.n	8009a4e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8009990:	2301      	movs	r3, #1
 8009992:	e2ce      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	685a      	ldr	r2, [r3, #4]
 8009998:	2380      	movs	r3, #128	; 0x80
 800999a:	025b      	lsls	r3, r3, #9
 800999c:	429a      	cmp	r2, r3
 800999e:	d107      	bne.n	80099b0 <HAL_RCC_OscConfig+0x78>
 80099a0:	4bb0      	ldr	r3, [pc, #704]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	4baf      	ldr	r3, [pc, #700]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 80099a6:	2180      	movs	r1, #128	; 0x80
 80099a8:	0249      	lsls	r1, r1, #9
 80099aa:	430a      	orrs	r2, r1
 80099ac:	601a      	str	r2, [r3, #0]
 80099ae:	e020      	b.n	80099f2 <HAL_RCC_OscConfig+0xba>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	685a      	ldr	r2, [r3, #4]
 80099b4:	23a0      	movs	r3, #160	; 0xa0
 80099b6:	02db      	lsls	r3, r3, #11
 80099b8:	429a      	cmp	r2, r3
 80099ba:	d10e      	bne.n	80099da <HAL_RCC_OscConfig+0xa2>
 80099bc:	4ba9      	ldr	r3, [pc, #676]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 80099be:	681a      	ldr	r2, [r3, #0]
 80099c0:	4ba8      	ldr	r3, [pc, #672]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 80099c2:	2180      	movs	r1, #128	; 0x80
 80099c4:	02c9      	lsls	r1, r1, #11
 80099c6:	430a      	orrs	r2, r1
 80099c8:	601a      	str	r2, [r3, #0]
 80099ca:	4ba6      	ldr	r3, [pc, #664]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 80099cc:	681a      	ldr	r2, [r3, #0]
 80099ce:	4ba5      	ldr	r3, [pc, #660]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 80099d0:	2180      	movs	r1, #128	; 0x80
 80099d2:	0249      	lsls	r1, r1, #9
 80099d4:	430a      	orrs	r2, r1
 80099d6:	601a      	str	r2, [r3, #0]
 80099d8:	e00b      	b.n	80099f2 <HAL_RCC_OscConfig+0xba>
 80099da:	4ba2      	ldr	r3, [pc, #648]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 80099dc:	681a      	ldr	r2, [r3, #0]
 80099de:	4ba1      	ldr	r3, [pc, #644]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 80099e0:	49a1      	ldr	r1, [pc, #644]	; (8009c68 <HAL_RCC_OscConfig+0x330>)
 80099e2:	400a      	ands	r2, r1
 80099e4:	601a      	str	r2, [r3, #0]
 80099e6:	4b9f      	ldr	r3, [pc, #636]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 80099e8:	681a      	ldr	r2, [r3, #0]
 80099ea:	4b9e      	ldr	r3, [pc, #632]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 80099ec:	499f      	ldr	r1, [pc, #636]	; (8009c6c <HAL_RCC_OscConfig+0x334>)
 80099ee:	400a      	ands	r2, r1
 80099f0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d014      	beq.n	8009a24 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099fa:	f7ff f98b 	bl	8008d14 <HAL_GetTick>
 80099fe:	0003      	movs	r3, r0
 8009a00:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009a02:	e008      	b.n	8009a16 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a04:	f7ff f986 	bl	8008d14 <HAL_GetTick>
 8009a08:	0002      	movs	r2, r0
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	1ad3      	subs	r3, r2, r3
 8009a0e:	2b64      	cmp	r3, #100	; 0x64
 8009a10:	d901      	bls.n	8009a16 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8009a12:	2303      	movs	r3, #3
 8009a14:	e28d      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009a16:	4b93      	ldr	r3, [pc, #588]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009a18:	681a      	ldr	r2, [r3, #0]
 8009a1a:	2380      	movs	r3, #128	; 0x80
 8009a1c:	029b      	lsls	r3, r3, #10
 8009a1e:	4013      	ands	r3, r2
 8009a20:	d0f0      	beq.n	8009a04 <HAL_RCC_OscConfig+0xcc>
 8009a22:	e015      	b.n	8009a50 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a24:	f7ff f976 	bl	8008d14 <HAL_GetTick>
 8009a28:	0003      	movs	r3, r0
 8009a2a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009a2c:	e008      	b.n	8009a40 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a2e:	f7ff f971 	bl	8008d14 <HAL_GetTick>
 8009a32:	0002      	movs	r2, r0
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	1ad3      	subs	r3, r2, r3
 8009a38:	2b64      	cmp	r3, #100	; 0x64
 8009a3a:	d901      	bls.n	8009a40 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8009a3c:	2303      	movs	r3, #3
 8009a3e:	e278      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009a40:	4b88      	ldr	r3, [pc, #544]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009a42:	681a      	ldr	r2, [r3, #0]
 8009a44:	2380      	movs	r3, #128	; 0x80
 8009a46:	029b      	lsls	r3, r3, #10
 8009a48:	4013      	ands	r3, r2
 8009a4a:	d1f0      	bne.n	8009a2e <HAL_RCC_OscConfig+0xf6>
 8009a4c:	e000      	b.n	8009a50 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a4e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	2202      	movs	r2, #2
 8009a56:	4013      	ands	r3, r2
 8009a58:	d100      	bne.n	8009a5c <HAL_RCC_OscConfig+0x124>
 8009a5a:	e099      	b.n	8009b90 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a5c:	4b81      	ldr	r3, [pc, #516]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009a5e:	689b      	ldr	r3, [r3, #8]
 8009a60:	2238      	movs	r2, #56	; 0x38
 8009a62:	4013      	ands	r3, r2
 8009a64:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009a66:	4b7f      	ldr	r3, [pc, #508]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	2203      	movs	r2, #3
 8009a6c:	4013      	ands	r3, r2
 8009a6e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8009a70:	69bb      	ldr	r3, [r7, #24]
 8009a72:	2b10      	cmp	r3, #16
 8009a74:	d102      	bne.n	8009a7c <HAL_RCC_OscConfig+0x144>
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	2b02      	cmp	r3, #2
 8009a7a:	d002      	beq.n	8009a82 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8009a7c:	69bb      	ldr	r3, [r7, #24]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d135      	bne.n	8009aee <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a82:	4b78      	ldr	r3, [pc, #480]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009a84:	681a      	ldr	r2, [r3, #0]
 8009a86:	2380      	movs	r3, #128	; 0x80
 8009a88:	00db      	lsls	r3, r3, #3
 8009a8a:	4013      	ands	r3, r2
 8009a8c:	d005      	beq.n	8009a9a <HAL_RCC_OscConfig+0x162>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	68db      	ldr	r3, [r3, #12]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d101      	bne.n	8009a9a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8009a96:	2301      	movs	r3, #1
 8009a98:	e24b      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a9a:	4b72      	ldr	r3, [pc, #456]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	4a74      	ldr	r2, [pc, #464]	; (8009c70 <HAL_RCC_OscConfig+0x338>)
 8009aa0:	4013      	ands	r3, r2
 8009aa2:	0019      	movs	r1, r3
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	695b      	ldr	r3, [r3, #20]
 8009aa8:	021a      	lsls	r2, r3, #8
 8009aaa:	4b6e      	ldr	r3, [pc, #440]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009aac:	430a      	orrs	r2, r1
 8009aae:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009ab0:	69bb      	ldr	r3, [r7, #24]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d112      	bne.n	8009adc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009ab6:	4b6b      	ldr	r3, [pc, #428]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a6e      	ldr	r2, [pc, #440]	; (8009c74 <HAL_RCC_OscConfig+0x33c>)
 8009abc:	4013      	ands	r3, r2
 8009abe:	0019      	movs	r1, r3
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	691a      	ldr	r2, [r3, #16]
 8009ac4:	4b67      	ldr	r3, [pc, #412]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009ac6:	430a      	orrs	r2, r1
 8009ac8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8009aca:	4b66      	ldr	r3, [pc, #408]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	0adb      	lsrs	r3, r3, #11
 8009ad0:	2207      	movs	r2, #7
 8009ad2:	4013      	ands	r3, r2
 8009ad4:	4a68      	ldr	r2, [pc, #416]	; (8009c78 <HAL_RCC_OscConfig+0x340>)
 8009ad6:	40da      	lsrs	r2, r3
 8009ad8:	4b68      	ldr	r3, [pc, #416]	; (8009c7c <HAL_RCC_OscConfig+0x344>)
 8009ada:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009adc:	4b68      	ldr	r3, [pc, #416]	; (8009c80 <HAL_RCC_OscConfig+0x348>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	0018      	movs	r0, r3
 8009ae2:	f7ff f8bb 	bl	8008c5c <HAL_InitTick>
 8009ae6:	1e03      	subs	r3, r0, #0
 8009ae8:	d051      	beq.n	8009b8e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8009aea:	2301      	movs	r3, #1
 8009aec:	e221      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	68db      	ldr	r3, [r3, #12]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d030      	beq.n	8009b58 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009af6:	4b5b      	ldr	r3, [pc, #364]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4a5e      	ldr	r2, [pc, #376]	; (8009c74 <HAL_RCC_OscConfig+0x33c>)
 8009afc:	4013      	ands	r3, r2
 8009afe:	0019      	movs	r1, r3
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	691a      	ldr	r2, [r3, #16]
 8009b04:	4b57      	ldr	r3, [pc, #348]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009b06:	430a      	orrs	r2, r1
 8009b08:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8009b0a:	4b56      	ldr	r3, [pc, #344]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009b0c:	681a      	ldr	r2, [r3, #0]
 8009b0e:	4b55      	ldr	r3, [pc, #340]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009b10:	2180      	movs	r1, #128	; 0x80
 8009b12:	0049      	lsls	r1, r1, #1
 8009b14:	430a      	orrs	r2, r1
 8009b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b18:	f7ff f8fc 	bl	8008d14 <HAL_GetTick>
 8009b1c:	0003      	movs	r3, r0
 8009b1e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b20:	e008      	b.n	8009b34 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b22:	f7ff f8f7 	bl	8008d14 <HAL_GetTick>
 8009b26:	0002      	movs	r2, r0
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	1ad3      	subs	r3, r2, r3
 8009b2c:	2b02      	cmp	r3, #2
 8009b2e:	d901      	bls.n	8009b34 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8009b30:	2303      	movs	r3, #3
 8009b32:	e1fe      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b34:	4b4b      	ldr	r3, [pc, #300]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009b36:	681a      	ldr	r2, [r3, #0]
 8009b38:	2380      	movs	r3, #128	; 0x80
 8009b3a:	00db      	lsls	r3, r3, #3
 8009b3c:	4013      	ands	r3, r2
 8009b3e:	d0f0      	beq.n	8009b22 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b40:	4b48      	ldr	r3, [pc, #288]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009b42:	685b      	ldr	r3, [r3, #4]
 8009b44:	4a4a      	ldr	r2, [pc, #296]	; (8009c70 <HAL_RCC_OscConfig+0x338>)
 8009b46:	4013      	ands	r3, r2
 8009b48:	0019      	movs	r1, r3
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	695b      	ldr	r3, [r3, #20]
 8009b4e:	021a      	lsls	r2, r3, #8
 8009b50:	4b44      	ldr	r3, [pc, #272]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009b52:	430a      	orrs	r2, r1
 8009b54:	605a      	str	r2, [r3, #4]
 8009b56:	e01b      	b.n	8009b90 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8009b58:	4b42      	ldr	r3, [pc, #264]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009b5a:	681a      	ldr	r2, [r3, #0]
 8009b5c:	4b41      	ldr	r3, [pc, #260]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009b5e:	4949      	ldr	r1, [pc, #292]	; (8009c84 <HAL_RCC_OscConfig+0x34c>)
 8009b60:	400a      	ands	r2, r1
 8009b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b64:	f7ff f8d6 	bl	8008d14 <HAL_GetTick>
 8009b68:	0003      	movs	r3, r0
 8009b6a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009b6c:	e008      	b.n	8009b80 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b6e:	f7ff f8d1 	bl	8008d14 <HAL_GetTick>
 8009b72:	0002      	movs	r2, r0
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	1ad3      	subs	r3, r2, r3
 8009b78:	2b02      	cmp	r3, #2
 8009b7a:	d901      	bls.n	8009b80 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8009b7c:	2303      	movs	r3, #3
 8009b7e:	e1d8      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009b80:	4b38      	ldr	r3, [pc, #224]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009b82:	681a      	ldr	r2, [r3, #0]
 8009b84:	2380      	movs	r3, #128	; 0x80
 8009b86:	00db      	lsls	r3, r3, #3
 8009b88:	4013      	ands	r3, r2
 8009b8a:	d1f0      	bne.n	8009b6e <HAL_RCC_OscConfig+0x236>
 8009b8c:	e000      	b.n	8009b90 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b8e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2208      	movs	r2, #8
 8009b96:	4013      	ands	r3, r2
 8009b98:	d047      	beq.n	8009c2a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8009b9a:	4b32      	ldr	r3, [pc, #200]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009b9c:	689b      	ldr	r3, [r3, #8]
 8009b9e:	2238      	movs	r2, #56	; 0x38
 8009ba0:	4013      	ands	r3, r2
 8009ba2:	2b18      	cmp	r3, #24
 8009ba4:	d10a      	bne.n	8009bbc <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8009ba6:	4b2f      	ldr	r3, [pc, #188]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009ba8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009baa:	2202      	movs	r2, #2
 8009bac:	4013      	ands	r3, r2
 8009bae:	d03c      	beq.n	8009c2a <HAL_RCC_OscConfig+0x2f2>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	699b      	ldr	r3, [r3, #24]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d138      	bne.n	8009c2a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8009bb8:	2301      	movs	r3, #1
 8009bba:	e1ba      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	699b      	ldr	r3, [r3, #24]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d019      	beq.n	8009bf8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8009bc4:	4b27      	ldr	r3, [pc, #156]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009bc6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009bc8:	4b26      	ldr	r3, [pc, #152]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009bca:	2101      	movs	r1, #1
 8009bcc:	430a      	orrs	r2, r1
 8009bce:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bd0:	f7ff f8a0 	bl	8008d14 <HAL_GetTick>
 8009bd4:	0003      	movs	r3, r0
 8009bd6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009bd8:	e008      	b.n	8009bec <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009bda:	f7ff f89b 	bl	8008d14 <HAL_GetTick>
 8009bde:	0002      	movs	r2, r0
 8009be0:	693b      	ldr	r3, [r7, #16]
 8009be2:	1ad3      	subs	r3, r2, r3
 8009be4:	2b02      	cmp	r3, #2
 8009be6:	d901      	bls.n	8009bec <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8009be8:	2303      	movs	r3, #3
 8009bea:	e1a2      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009bec:	4b1d      	ldr	r3, [pc, #116]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009bee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009bf0:	2202      	movs	r2, #2
 8009bf2:	4013      	ands	r3, r2
 8009bf4:	d0f1      	beq.n	8009bda <HAL_RCC_OscConfig+0x2a2>
 8009bf6:	e018      	b.n	8009c2a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8009bf8:	4b1a      	ldr	r3, [pc, #104]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009bfa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009bfc:	4b19      	ldr	r3, [pc, #100]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009bfe:	2101      	movs	r1, #1
 8009c00:	438a      	bics	r2, r1
 8009c02:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c04:	f7ff f886 	bl	8008d14 <HAL_GetTick>
 8009c08:	0003      	movs	r3, r0
 8009c0a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c0c:	e008      	b.n	8009c20 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c0e:	f7ff f881 	bl	8008d14 <HAL_GetTick>
 8009c12:	0002      	movs	r2, r0
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	1ad3      	subs	r3, r2, r3
 8009c18:	2b02      	cmp	r3, #2
 8009c1a:	d901      	bls.n	8009c20 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8009c1c:	2303      	movs	r3, #3
 8009c1e:	e188      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c20:	4b10      	ldr	r3, [pc, #64]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009c22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c24:	2202      	movs	r2, #2
 8009c26:	4013      	ands	r3, r2
 8009c28:	d1f1      	bne.n	8009c0e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	2204      	movs	r2, #4
 8009c30:	4013      	ands	r3, r2
 8009c32:	d100      	bne.n	8009c36 <HAL_RCC_OscConfig+0x2fe>
 8009c34:	e0c6      	b.n	8009dc4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009c36:	231f      	movs	r3, #31
 8009c38:	18fb      	adds	r3, r7, r3
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8009c3e:	4b09      	ldr	r3, [pc, #36]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009c40:	689b      	ldr	r3, [r3, #8]
 8009c42:	2238      	movs	r2, #56	; 0x38
 8009c44:	4013      	ands	r3, r2
 8009c46:	2b20      	cmp	r3, #32
 8009c48:	d11e      	bne.n	8009c88 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8009c4a:	4b06      	ldr	r3, [pc, #24]	; (8009c64 <HAL_RCC_OscConfig+0x32c>)
 8009c4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c4e:	2202      	movs	r2, #2
 8009c50:	4013      	ands	r3, r2
 8009c52:	d100      	bne.n	8009c56 <HAL_RCC_OscConfig+0x31e>
 8009c54:	e0b6      	b.n	8009dc4 <HAL_RCC_OscConfig+0x48c>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	689b      	ldr	r3, [r3, #8]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d000      	beq.n	8009c60 <HAL_RCC_OscConfig+0x328>
 8009c5e:	e0b1      	b.n	8009dc4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8009c60:	2301      	movs	r3, #1
 8009c62:	e166      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
 8009c64:	40021000 	.word	0x40021000
 8009c68:	fffeffff 	.word	0xfffeffff
 8009c6c:	fffbffff 	.word	0xfffbffff
 8009c70:	ffff80ff 	.word	0xffff80ff
 8009c74:	ffffc7ff 	.word	0xffffc7ff
 8009c78:	00f42400 	.word	0x00f42400
 8009c7c:	200000a8 	.word	0x200000a8
 8009c80:	200000ac 	.word	0x200000ac
 8009c84:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009c88:	4bac      	ldr	r3, [pc, #688]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009c8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009c8c:	2380      	movs	r3, #128	; 0x80
 8009c8e:	055b      	lsls	r3, r3, #21
 8009c90:	4013      	ands	r3, r2
 8009c92:	d101      	bne.n	8009c98 <HAL_RCC_OscConfig+0x360>
 8009c94:	2301      	movs	r3, #1
 8009c96:	e000      	b.n	8009c9a <HAL_RCC_OscConfig+0x362>
 8009c98:	2300      	movs	r3, #0
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d011      	beq.n	8009cc2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8009c9e:	4ba7      	ldr	r3, [pc, #668]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009ca0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009ca2:	4ba6      	ldr	r3, [pc, #664]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009ca4:	2180      	movs	r1, #128	; 0x80
 8009ca6:	0549      	lsls	r1, r1, #21
 8009ca8:	430a      	orrs	r2, r1
 8009caa:	63da      	str	r2, [r3, #60]	; 0x3c
 8009cac:	4ba3      	ldr	r3, [pc, #652]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009cae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009cb0:	2380      	movs	r3, #128	; 0x80
 8009cb2:	055b      	lsls	r3, r3, #21
 8009cb4:	4013      	ands	r3, r2
 8009cb6:	60fb      	str	r3, [r7, #12]
 8009cb8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8009cba:	231f      	movs	r3, #31
 8009cbc:	18fb      	adds	r3, r7, r3
 8009cbe:	2201      	movs	r2, #1
 8009cc0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009cc2:	4b9f      	ldr	r3, [pc, #636]	; (8009f40 <HAL_RCC_OscConfig+0x608>)
 8009cc4:	681a      	ldr	r2, [r3, #0]
 8009cc6:	2380      	movs	r3, #128	; 0x80
 8009cc8:	005b      	lsls	r3, r3, #1
 8009cca:	4013      	ands	r3, r2
 8009ccc:	d11a      	bne.n	8009d04 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009cce:	4b9c      	ldr	r3, [pc, #624]	; (8009f40 <HAL_RCC_OscConfig+0x608>)
 8009cd0:	681a      	ldr	r2, [r3, #0]
 8009cd2:	4b9b      	ldr	r3, [pc, #620]	; (8009f40 <HAL_RCC_OscConfig+0x608>)
 8009cd4:	2180      	movs	r1, #128	; 0x80
 8009cd6:	0049      	lsls	r1, r1, #1
 8009cd8:	430a      	orrs	r2, r1
 8009cda:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8009cdc:	f7ff f81a 	bl	8008d14 <HAL_GetTick>
 8009ce0:	0003      	movs	r3, r0
 8009ce2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009ce4:	e008      	b.n	8009cf8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ce6:	f7ff f815 	bl	8008d14 <HAL_GetTick>
 8009cea:	0002      	movs	r2, r0
 8009cec:	693b      	ldr	r3, [r7, #16]
 8009cee:	1ad3      	subs	r3, r2, r3
 8009cf0:	2b02      	cmp	r3, #2
 8009cf2:	d901      	bls.n	8009cf8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8009cf4:	2303      	movs	r3, #3
 8009cf6:	e11c      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009cf8:	4b91      	ldr	r3, [pc, #580]	; (8009f40 <HAL_RCC_OscConfig+0x608>)
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	2380      	movs	r3, #128	; 0x80
 8009cfe:	005b      	lsls	r3, r3, #1
 8009d00:	4013      	ands	r3, r2
 8009d02:	d0f0      	beq.n	8009ce6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	689b      	ldr	r3, [r3, #8]
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d106      	bne.n	8009d1a <HAL_RCC_OscConfig+0x3e2>
 8009d0c:	4b8b      	ldr	r3, [pc, #556]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009d0e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009d10:	4b8a      	ldr	r3, [pc, #552]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009d12:	2101      	movs	r1, #1
 8009d14:	430a      	orrs	r2, r1
 8009d16:	65da      	str	r2, [r3, #92]	; 0x5c
 8009d18:	e01c      	b.n	8009d54 <HAL_RCC_OscConfig+0x41c>
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	689b      	ldr	r3, [r3, #8]
 8009d1e:	2b05      	cmp	r3, #5
 8009d20:	d10c      	bne.n	8009d3c <HAL_RCC_OscConfig+0x404>
 8009d22:	4b86      	ldr	r3, [pc, #536]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009d24:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009d26:	4b85      	ldr	r3, [pc, #532]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009d28:	2104      	movs	r1, #4
 8009d2a:	430a      	orrs	r2, r1
 8009d2c:	65da      	str	r2, [r3, #92]	; 0x5c
 8009d2e:	4b83      	ldr	r3, [pc, #524]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009d30:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009d32:	4b82      	ldr	r3, [pc, #520]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009d34:	2101      	movs	r1, #1
 8009d36:	430a      	orrs	r2, r1
 8009d38:	65da      	str	r2, [r3, #92]	; 0x5c
 8009d3a:	e00b      	b.n	8009d54 <HAL_RCC_OscConfig+0x41c>
 8009d3c:	4b7f      	ldr	r3, [pc, #508]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009d3e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009d40:	4b7e      	ldr	r3, [pc, #504]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009d42:	2101      	movs	r1, #1
 8009d44:	438a      	bics	r2, r1
 8009d46:	65da      	str	r2, [r3, #92]	; 0x5c
 8009d48:	4b7c      	ldr	r3, [pc, #496]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009d4a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009d4c:	4b7b      	ldr	r3, [pc, #492]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009d4e:	2104      	movs	r1, #4
 8009d50:	438a      	bics	r2, r1
 8009d52:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	689b      	ldr	r3, [r3, #8]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d014      	beq.n	8009d86 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d5c:	f7fe ffda 	bl	8008d14 <HAL_GetTick>
 8009d60:	0003      	movs	r3, r0
 8009d62:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009d64:	e009      	b.n	8009d7a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d66:	f7fe ffd5 	bl	8008d14 <HAL_GetTick>
 8009d6a:	0002      	movs	r2, r0
 8009d6c:	693b      	ldr	r3, [r7, #16]
 8009d6e:	1ad3      	subs	r3, r2, r3
 8009d70:	4a74      	ldr	r2, [pc, #464]	; (8009f44 <HAL_RCC_OscConfig+0x60c>)
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d901      	bls.n	8009d7a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8009d76:	2303      	movs	r3, #3
 8009d78:	e0db      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009d7a:	4b70      	ldr	r3, [pc, #448]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009d7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d7e:	2202      	movs	r2, #2
 8009d80:	4013      	ands	r3, r2
 8009d82:	d0f0      	beq.n	8009d66 <HAL_RCC_OscConfig+0x42e>
 8009d84:	e013      	b.n	8009dae <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d86:	f7fe ffc5 	bl	8008d14 <HAL_GetTick>
 8009d8a:	0003      	movs	r3, r0
 8009d8c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009d8e:	e009      	b.n	8009da4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d90:	f7fe ffc0 	bl	8008d14 <HAL_GetTick>
 8009d94:	0002      	movs	r2, r0
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	1ad3      	subs	r3, r2, r3
 8009d9a:	4a6a      	ldr	r2, [pc, #424]	; (8009f44 <HAL_RCC_OscConfig+0x60c>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d901      	bls.n	8009da4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8009da0:	2303      	movs	r3, #3
 8009da2:	e0c6      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009da4:	4b65      	ldr	r3, [pc, #404]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009da6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009da8:	2202      	movs	r2, #2
 8009daa:	4013      	ands	r3, r2
 8009dac:	d1f0      	bne.n	8009d90 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8009dae:	231f      	movs	r3, #31
 8009db0:	18fb      	adds	r3, r7, r3
 8009db2:	781b      	ldrb	r3, [r3, #0]
 8009db4:	2b01      	cmp	r3, #1
 8009db6:	d105      	bne.n	8009dc4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8009db8:	4b60      	ldr	r3, [pc, #384]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009dba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009dbc:	4b5f      	ldr	r3, [pc, #380]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009dbe:	4962      	ldr	r1, [pc, #392]	; (8009f48 <HAL_RCC_OscConfig+0x610>)
 8009dc0:	400a      	ands	r2, r1
 8009dc2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	69db      	ldr	r3, [r3, #28]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d100      	bne.n	8009dce <HAL_RCC_OscConfig+0x496>
 8009dcc:	e0b0      	b.n	8009f30 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009dce:	4b5b      	ldr	r3, [pc, #364]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009dd0:	689b      	ldr	r3, [r3, #8]
 8009dd2:	2238      	movs	r2, #56	; 0x38
 8009dd4:	4013      	ands	r3, r2
 8009dd6:	2b10      	cmp	r3, #16
 8009dd8:	d100      	bne.n	8009ddc <HAL_RCC_OscConfig+0x4a4>
 8009dda:	e078      	b.n	8009ece <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	69db      	ldr	r3, [r3, #28]
 8009de0:	2b02      	cmp	r3, #2
 8009de2:	d153      	bne.n	8009e8c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009de4:	4b55      	ldr	r3, [pc, #340]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009de6:	681a      	ldr	r2, [r3, #0]
 8009de8:	4b54      	ldr	r3, [pc, #336]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009dea:	4958      	ldr	r1, [pc, #352]	; (8009f4c <HAL_RCC_OscConfig+0x614>)
 8009dec:	400a      	ands	r2, r1
 8009dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009df0:	f7fe ff90 	bl	8008d14 <HAL_GetTick>
 8009df4:	0003      	movs	r3, r0
 8009df6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009df8:	e008      	b.n	8009e0c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009dfa:	f7fe ff8b 	bl	8008d14 <HAL_GetTick>
 8009dfe:	0002      	movs	r2, r0
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	1ad3      	subs	r3, r2, r3
 8009e04:	2b02      	cmp	r3, #2
 8009e06:	d901      	bls.n	8009e0c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8009e08:	2303      	movs	r3, #3
 8009e0a:	e092      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009e0c:	4b4b      	ldr	r3, [pc, #300]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009e0e:	681a      	ldr	r2, [r3, #0]
 8009e10:	2380      	movs	r3, #128	; 0x80
 8009e12:	049b      	lsls	r3, r3, #18
 8009e14:	4013      	ands	r3, r2
 8009e16:	d1f0      	bne.n	8009dfa <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009e18:	4b48      	ldr	r3, [pc, #288]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009e1a:	68db      	ldr	r3, [r3, #12]
 8009e1c:	4a4c      	ldr	r2, [pc, #304]	; (8009f50 <HAL_RCC_OscConfig+0x618>)
 8009e1e:	4013      	ands	r3, r2
 8009e20:	0019      	movs	r1, r3
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6a1a      	ldr	r2, [r3, #32]
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e2a:	431a      	orrs	r2, r3
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e30:	021b      	lsls	r3, r3, #8
 8009e32:	431a      	orrs	r2, r3
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e38:	431a      	orrs	r2, r3
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e3e:	431a      	orrs	r2, r3
 8009e40:	4b3e      	ldr	r3, [pc, #248]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009e42:	430a      	orrs	r2, r1
 8009e44:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009e46:	4b3d      	ldr	r3, [pc, #244]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009e48:	681a      	ldr	r2, [r3, #0]
 8009e4a:	4b3c      	ldr	r3, [pc, #240]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009e4c:	2180      	movs	r1, #128	; 0x80
 8009e4e:	0449      	lsls	r1, r1, #17
 8009e50:	430a      	orrs	r2, r1
 8009e52:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8009e54:	4b39      	ldr	r3, [pc, #228]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009e56:	68da      	ldr	r2, [r3, #12]
 8009e58:	4b38      	ldr	r3, [pc, #224]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009e5a:	2180      	movs	r1, #128	; 0x80
 8009e5c:	0549      	lsls	r1, r1, #21
 8009e5e:	430a      	orrs	r2, r1
 8009e60:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e62:	f7fe ff57 	bl	8008d14 <HAL_GetTick>
 8009e66:	0003      	movs	r3, r0
 8009e68:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e6a:	e008      	b.n	8009e7e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e6c:	f7fe ff52 	bl	8008d14 <HAL_GetTick>
 8009e70:	0002      	movs	r2, r0
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	1ad3      	subs	r3, r2, r3
 8009e76:	2b02      	cmp	r3, #2
 8009e78:	d901      	bls.n	8009e7e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8009e7a:	2303      	movs	r3, #3
 8009e7c:	e059      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e7e:	4b2f      	ldr	r3, [pc, #188]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009e80:	681a      	ldr	r2, [r3, #0]
 8009e82:	2380      	movs	r3, #128	; 0x80
 8009e84:	049b      	lsls	r3, r3, #18
 8009e86:	4013      	ands	r3, r2
 8009e88:	d0f0      	beq.n	8009e6c <HAL_RCC_OscConfig+0x534>
 8009e8a:	e051      	b.n	8009f30 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009e8c:	4b2b      	ldr	r3, [pc, #172]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009e8e:	681a      	ldr	r2, [r3, #0]
 8009e90:	4b2a      	ldr	r3, [pc, #168]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009e92:	492e      	ldr	r1, [pc, #184]	; (8009f4c <HAL_RCC_OscConfig+0x614>)
 8009e94:	400a      	ands	r2, r1
 8009e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e98:	f7fe ff3c 	bl	8008d14 <HAL_GetTick>
 8009e9c:	0003      	movs	r3, r0
 8009e9e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009ea0:	e008      	b.n	8009eb4 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ea2:	f7fe ff37 	bl	8008d14 <HAL_GetTick>
 8009ea6:	0002      	movs	r2, r0
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	1ad3      	subs	r3, r2, r3
 8009eac:	2b02      	cmp	r3, #2
 8009eae:	d901      	bls.n	8009eb4 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8009eb0:	2303      	movs	r3, #3
 8009eb2:	e03e      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009eb4:	4b21      	ldr	r3, [pc, #132]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009eb6:	681a      	ldr	r2, [r3, #0]
 8009eb8:	2380      	movs	r3, #128	; 0x80
 8009eba:	049b      	lsls	r3, r3, #18
 8009ebc:	4013      	ands	r3, r2
 8009ebe:	d1f0      	bne.n	8009ea2 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8009ec0:	4b1e      	ldr	r3, [pc, #120]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009ec2:	68da      	ldr	r2, [r3, #12]
 8009ec4:	4b1d      	ldr	r3, [pc, #116]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009ec6:	4923      	ldr	r1, [pc, #140]	; (8009f54 <HAL_RCC_OscConfig+0x61c>)
 8009ec8:	400a      	ands	r2, r1
 8009eca:	60da      	str	r2, [r3, #12]
 8009ecc:	e030      	b.n	8009f30 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	69db      	ldr	r3, [r3, #28]
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d101      	bne.n	8009eda <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	e02b      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8009eda:	4b18      	ldr	r3, [pc, #96]	; (8009f3c <HAL_RCC_OscConfig+0x604>)
 8009edc:	68db      	ldr	r3, [r3, #12]
 8009ede:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ee0:	697b      	ldr	r3, [r7, #20]
 8009ee2:	2203      	movs	r2, #3
 8009ee4:	401a      	ands	r2, r3
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6a1b      	ldr	r3, [r3, #32]
 8009eea:	429a      	cmp	r2, r3
 8009eec:	d11e      	bne.n	8009f2c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	2270      	movs	r2, #112	; 0x70
 8009ef2:	401a      	ands	r2, r3
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d117      	bne.n	8009f2c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009efc:	697a      	ldr	r2, [r7, #20]
 8009efe:	23fe      	movs	r3, #254	; 0xfe
 8009f00:	01db      	lsls	r3, r3, #7
 8009f02:	401a      	ands	r2, r3
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f08:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f0a:	429a      	cmp	r2, r3
 8009f0c:	d10e      	bne.n	8009f2c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009f0e:	697a      	ldr	r2, [r7, #20]
 8009f10:	23f8      	movs	r3, #248	; 0xf8
 8009f12:	039b      	lsls	r3, r3, #14
 8009f14:	401a      	ands	r2, r3
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f1a:	429a      	cmp	r2, r3
 8009f1c:	d106      	bne.n	8009f2c <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8009f1e:	697b      	ldr	r3, [r7, #20]
 8009f20:	0f5b      	lsrs	r3, r3, #29
 8009f22:	075a      	lsls	r2, r3, #29
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d001      	beq.n	8009f30 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	e000      	b.n	8009f32 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8009f30:	2300      	movs	r3, #0
}
 8009f32:	0018      	movs	r0, r3
 8009f34:	46bd      	mov	sp, r7
 8009f36:	b008      	add	sp, #32
 8009f38:	bd80      	pop	{r7, pc}
 8009f3a:	46c0      	nop			; (mov r8, r8)
 8009f3c:	40021000 	.word	0x40021000
 8009f40:	40007000 	.word	0x40007000
 8009f44:	00001388 	.word	0x00001388
 8009f48:	efffffff 	.word	0xefffffff
 8009f4c:	feffffff 	.word	0xfeffffff
 8009f50:	1fc1808c 	.word	0x1fc1808c
 8009f54:	effefffc 	.word	0xeffefffc

08009f58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b084      	sub	sp, #16
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
 8009f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d101      	bne.n	8009f6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e0e9      	b.n	800a140 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009f6c:	4b76      	ldr	r3, [pc, #472]	; (800a148 <HAL_RCC_ClockConfig+0x1f0>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	2207      	movs	r2, #7
 8009f72:	4013      	ands	r3, r2
 8009f74:	683a      	ldr	r2, [r7, #0]
 8009f76:	429a      	cmp	r2, r3
 8009f78:	d91e      	bls.n	8009fb8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009f7a:	4b73      	ldr	r3, [pc, #460]	; (800a148 <HAL_RCC_ClockConfig+0x1f0>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	2207      	movs	r2, #7
 8009f80:	4393      	bics	r3, r2
 8009f82:	0019      	movs	r1, r3
 8009f84:	4b70      	ldr	r3, [pc, #448]	; (800a148 <HAL_RCC_ClockConfig+0x1f0>)
 8009f86:	683a      	ldr	r2, [r7, #0]
 8009f88:	430a      	orrs	r2, r1
 8009f8a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009f8c:	f7fe fec2 	bl	8008d14 <HAL_GetTick>
 8009f90:	0003      	movs	r3, r0
 8009f92:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009f94:	e009      	b.n	8009faa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009f96:	f7fe febd 	bl	8008d14 <HAL_GetTick>
 8009f9a:	0002      	movs	r2, r0
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	1ad3      	subs	r3, r2, r3
 8009fa0:	4a6a      	ldr	r2, [pc, #424]	; (800a14c <HAL_RCC_ClockConfig+0x1f4>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d901      	bls.n	8009faa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8009fa6:	2303      	movs	r3, #3
 8009fa8:	e0ca      	b.n	800a140 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009faa:	4b67      	ldr	r3, [pc, #412]	; (800a148 <HAL_RCC_ClockConfig+0x1f0>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	2207      	movs	r2, #7
 8009fb0:	4013      	ands	r3, r2
 8009fb2:	683a      	ldr	r2, [r7, #0]
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d1ee      	bne.n	8009f96 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	2202      	movs	r2, #2
 8009fbe:	4013      	ands	r3, r2
 8009fc0:	d015      	beq.n	8009fee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	2204      	movs	r2, #4
 8009fc8:	4013      	ands	r3, r2
 8009fca:	d006      	beq.n	8009fda <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8009fcc:	4b60      	ldr	r3, [pc, #384]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 8009fce:	689a      	ldr	r2, [r3, #8]
 8009fd0:	4b5f      	ldr	r3, [pc, #380]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 8009fd2:	21e0      	movs	r1, #224	; 0xe0
 8009fd4:	01c9      	lsls	r1, r1, #7
 8009fd6:	430a      	orrs	r2, r1
 8009fd8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009fda:	4b5d      	ldr	r3, [pc, #372]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 8009fdc:	689b      	ldr	r3, [r3, #8]
 8009fde:	4a5d      	ldr	r2, [pc, #372]	; (800a154 <HAL_RCC_ClockConfig+0x1fc>)
 8009fe0:	4013      	ands	r3, r2
 8009fe2:	0019      	movs	r1, r3
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	689a      	ldr	r2, [r3, #8]
 8009fe8:	4b59      	ldr	r3, [pc, #356]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 8009fea:	430a      	orrs	r2, r1
 8009fec:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	2201      	movs	r2, #1
 8009ff4:	4013      	ands	r3, r2
 8009ff6:	d057      	beq.n	800a0a8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	685b      	ldr	r3, [r3, #4]
 8009ffc:	2b01      	cmp	r3, #1
 8009ffe:	d107      	bne.n	800a010 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a000:	4b53      	ldr	r3, [pc, #332]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 800a002:	681a      	ldr	r2, [r3, #0]
 800a004:	2380      	movs	r3, #128	; 0x80
 800a006:	029b      	lsls	r3, r3, #10
 800a008:	4013      	ands	r3, r2
 800a00a:	d12b      	bne.n	800a064 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a00c:	2301      	movs	r3, #1
 800a00e:	e097      	b.n	800a140 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	2b02      	cmp	r3, #2
 800a016:	d107      	bne.n	800a028 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a018:	4b4d      	ldr	r3, [pc, #308]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 800a01a:	681a      	ldr	r2, [r3, #0]
 800a01c:	2380      	movs	r3, #128	; 0x80
 800a01e:	049b      	lsls	r3, r3, #18
 800a020:	4013      	ands	r3, r2
 800a022:	d11f      	bne.n	800a064 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a024:	2301      	movs	r3, #1
 800a026:	e08b      	b.n	800a140 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	685b      	ldr	r3, [r3, #4]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d107      	bne.n	800a040 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a030:	4b47      	ldr	r3, [pc, #284]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 800a032:	681a      	ldr	r2, [r3, #0]
 800a034:	2380      	movs	r3, #128	; 0x80
 800a036:	00db      	lsls	r3, r3, #3
 800a038:	4013      	ands	r3, r2
 800a03a:	d113      	bne.n	800a064 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a03c:	2301      	movs	r3, #1
 800a03e:	e07f      	b.n	800a140 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	2b03      	cmp	r3, #3
 800a046:	d106      	bne.n	800a056 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a048:	4b41      	ldr	r3, [pc, #260]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 800a04a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a04c:	2202      	movs	r2, #2
 800a04e:	4013      	ands	r3, r2
 800a050:	d108      	bne.n	800a064 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a052:	2301      	movs	r3, #1
 800a054:	e074      	b.n	800a140 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a056:	4b3e      	ldr	r3, [pc, #248]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 800a058:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a05a:	2202      	movs	r2, #2
 800a05c:	4013      	ands	r3, r2
 800a05e:	d101      	bne.n	800a064 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a060:	2301      	movs	r3, #1
 800a062:	e06d      	b.n	800a140 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a064:	4b3a      	ldr	r3, [pc, #232]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	2207      	movs	r2, #7
 800a06a:	4393      	bics	r3, r2
 800a06c:	0019      	movs	r1, r3
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	685a      	ldr	r2, [r3, #4]
 800a072:	4b37      	ldr	r3, [pc, #220]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 800a074:	430a      	orrs	r2, r1
 800a076:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a078:	f7fe fe4c 	bl	8008d14 <HAL_GetTick>
 800a07c:	0003      	movs	r3, r0
 800a07e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a080:	e009      	b.n	800a096 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a082:	f7fe fe47 	bl	8008d14 <HAL_GetTick>
 800a086:	0002      	movs	r2, r0
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	1ad3      	subs	r3, r2, r3
 800a08c:	4a2f      	ldr	r2, [pc, #188]	; (800a14c <HAL_RCC_ClockConfig+0x1f4>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d901      	bls.n	800a096 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800a092:	2303      	movs	r3, #3
 800a094:	e054      	b.n	800a140 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a096:	4b2e      	ldr	r3, [pc, #184]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 800a098:	689b      	ldr	r3, [r3, #8]
 800a09a:	2238      	movs	r2, #56	; 0x38
 800a09c:	401a      	ands	r2, r3
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	00db      	lsls	r3, r3, #3
 800a0a4:	429a      	cmp	r2, r3
 800a0a6:	d1ec      	bne.n	800a082 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a0a8:	4b27      	ldr	r3, [pc, #156]	; (800a148 <HAL_RCC_ClockConfig+0x1f0>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	2207      	movs	r2, #7
 800a0ae:	4013      	ands	r3, r2
 800a0b0:	683a      	ldr	r2, [r7, #0]
 800a0b2:	429a      	cmp	r2, r3
 800a0b4:	d21e      	bcs.n	800a0f4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a0b6:	4b24      	ldr	r3, [pc, #144]	; (800a148 <HAL_RCC_ClockConfig+0x1f0>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	2207      	movs	r2, #7
 800a0bc:	4393      	bics	r3, r2
 800a0be:	0019      	movs	r1, r3
 800a0c0:	4b21      	ldr	r3, [pc, #132]	; (800a148 <HAL_RCC_ClockConfig+0x1f0>)
 800a0c2:	683a      	ldr	r2, [r7, #0]
 800a0c4:	430a      	orrs	r2, r1
 800a0c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a0c8:	f7fe fe24 	bl	8008d14 <HAL_GetTick>
 800a0cc:	0003      	movs	r3, r0
 800a0ce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a0d0:	e009      	b.n	800a0e6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a0d2:	f7fe fe1f 	bl	8008d14 <HAL_GetTick>
 800a0d6:	0002      	movs	r2, r0
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	1ad3      	subs	r3, r2, r3
 800a0dc:	4a1b      	ldr	r2, [pc, #108]	; (800a14c <HAL_RCC_ClockConfig+0x1f4>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d901      	bls.n	800a0e6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800a0e2:	2303      	movs	r3, #3
 800a0e4:	e02c      	b.n	800a140 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a0e6:	4b18      	ldr	r3, [pc, #96]	; (800a148 <HAL_RCC_ClockConfig+0x1f0>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	2207      	movs	r2, #7
 800a0ec:	4013      	ands	r3, r2
 800a0ee:	683a      	ldr	r2, [r7, #0]
 800a0f0:	429a      	cmp	r2, r3
 800a0f2:	d1ee      	bne.n	800a0d2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	2204      	movs	r2, #4
 800a0fa:	4013      	ands	r3, r2
 800a0fc:	d009      	beq.n	800a112 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800a0fe:	4b14      	ldr	r3, [pc, #80]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	4a15      	ldr	r2, [pc, #84]	; (800a158 <HAL_RCC_ClockConfig+0x200>)
 800a104:	4013      	ands	r3, r2
 800a106:	0019      	movs	r1, r3
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	68da      	ldr	r2, [r3, #12]
 800a10c:	4b10      	ldr	r3, [pc, #64]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 800a10e:	430a      	orrs	r2, r1
 800a110:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800a112:	f000 f829 	bl	800a168 <HAL_RCC_GetSysClockFreq>
 800a116:	0001      	movs	r1, r0
 800a118:	4b0d      	ldr	r3, [pc, #52]	; (800a150 <HAL_RCC_ClockConfig+0x1f8>)
 800a11a:	689b      	ldr	r3, [r3, #8]
 800a11c:	0a1b      	lsrs	r3, r3, #8
 800a11e:	220f      	movs	r2, #15
 800a120:	401a      	ands	r2, r3
 800a122:	4b0e      	ldr	r3, [pc, #56]	; (800a15c <HAL_RCC_ClockConfig+0x204>)
 800a124:	0092      	lsls	r2, r2, #2
 800a126:	58d3      	ldr	r3, [r2, r3]
 800a128:	221f      	movs	r2, #31
 800a12a:	4013      	ands	r3, r2
 800a12c:	000a      	movs	r2, r1
 800a12e:	40da      	lsrs	r2, r3
 800a130:	4b0b      	ldr	r3, [pc, #44]	; (800a160 <HAL_RCC_ClockConfig+0x208>)
 800a132:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a134:	4b0b      	ldr	r3, [pc, #44]	; (800a164 <HAL_RCC_ClockConfig+0x20c>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	0018      	movs	r0, r3
 800a13a:	f7fe fd8f 	bl	8008c5c <HAL_InitTick>
 800a13e:	0003      	movs	r3, r0
}
 800a140:	0018      	movs	r0, r3
 800a142:	46bd      	mov	sp, r7
 800a144:	b004      	add	sp, #16
 800a146:	bd80      	pop	{r7, pc}
 800a148:	40022000 	.word	0x40022000
 800a14c:	00001388 	.word	0x00001388
 800a150:	40021000 	.word	0x40021000
 800a154:	fffff0ff 	.word	0xfffff0ff
 800a158:	ffff8fff 	.word	0xffff8fff
 800a15c:	08012ec8 	.word	0x08012ec8
 800a160:	200000a8 	.word	0x200000a8
 800a164:	200000ac 	.word	0x200000ac

0800a168 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b086      	sub	sp, #24
 800a16c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a16e:	4b3c      	ldr	r3, [pc, #240]	; (800a260 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a170:	689b      	ldr	r3, [r3, #8]
 800a172:	2238      	movs	r2, #56	; 0x38
 800a174:	4013      	ands	r3, r2
 800a176:	d10f      	bne.n	800a198 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800a178:	4b39      	ldr	r3, [pc, #228]	; (800a260 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	0adb      	lsrs	r3, r3, #11
 800a17e:	2207      	movs	r2, #7
 800a180:	4013      	ands	r3, r2
 800a182:	2201      	movs	r2, #1
 800a184:	409a      	lsls	r2, r3
 800a186:	0013      	movs	r3, r2
 800a188:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800a18a:	6839      	ldr	r1, [r7, #0]
 800a18c:	4835      	ldr	r0, [pc, #212]	; (800a264 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a18e:	f7f5 ffdd 	bl	800014c <__udivsi3>
 800a192:	0003      	movs	r3, r0
 800a194:	613b      	str	r3, [r7, #16]
 800a196:	e05d      	b.n	800a254 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a198:	4b31      	ldr	r3, [pc, #196]	; (800a260 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a19a:	689b      	ldr	r3, [r3, #8]
 800a19c:	2238      	movs	r2, #56	; 0x38
 800a19e:	4013      	ands	r3, r2
 800a1a0:	2b08      	cmp	r3, #8
 800a1a2:	d102      	bne.n	800a1aa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a1a4:	4b30      	ldr	r3, [pc, #192]	; (800a268 <HAL_RCC_GetSysClockFreq+0x100>)
 800a1a6:	613b      	str	r3, [r7, #16]
 800a1a8:	e054      	b.n	800a254 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a1aa:	4b2d      	ldr	r3, [pc, #180]	; (800a260 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1ac:	689b      	ldr	r3, [r3, #8]
 800a1ae:	2238      	movs	r2, #56	; 0x38
 800a1b0:	4013      	ands	r3, r2
 800a1b2:	2b10      	cmp	r3, #16
 800a1b4:	d138      	bne.n	800a228 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800a1b6:	4b2a      	ldr	r3, [pc, #168]	; (800a260 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1b8:	68db      	ldr	r3, [r3, #12]
 800a1ba:	2203      	movs	r2, #3
 800a1bc:	4013      	ands	r3, r2
 800a1be:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a1c0:	4b27      	ldr	r3, [pc, #156]	; (800a260 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1c2:	68db      	ldr	r3, [r3, #12]
 800a1c4:	091b      	lsrs	r3, r3, #4
 800a1c6:	2207      	movs	r2, #7
 800a1c8:	4013      	ands	r3, r2
 800a1ca:	3301      	adds	r3, #1
 800a1cc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	2b03      	cmp	r3, #3
 800a1d2:	d10d      	bne.n	800a1f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a1d4:	68b9      	ldr	r1, [r7, #8]
 800a1d6:	4824      	ldr	r0, [pc, #144]	; (800a268 <HAL_RCC_GetSysClockFreq+0x100>)
 800a1d8:	f7f5 ffb8 	bl	800014c <__udivsi3>
 800a1dc:	0003      	movs	r3, r0
 800a1de:	0019      	movs	r1, r3
 800a1e0:	4b1f      	ldr	r3, [pc, #124]	; (800a260 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1e2:	68db      	ldr	r3, [r3, #12]
 800a1e4:	0a1b      	lsrs	r3, r3, #8
 800a1e6:	227f      	movs	r2, #127	; 0x7f
 800a1e8:	4013      	ands	r3, r2
 800a1ea:	434b      	muls	r3, r1
 800a1ec:	617b      	str	r3, [r7, #20]
        break;
 800a1ee:	e00d      	b.n	800a20c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800a1f0:	68b9      	ldr	r1, [r7, #8]
 800a1f2:	481c      	ldr	r0, [pc, #112]	; (800a264 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a1f4:	f7f5 ffaa 	bl	800014c <__udivsi3>
 800a1f8:	0003      	movs	r3, r0
 800a1fa:	0019      	movs	r1, r3
 800a1fc:	4b18      	ldr	r3, [pc, #96]	; (800a260 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1fe:	68db      	ldr	r3, [r3, #12]
 800a200:	0a1b      	lsrs	r3, r3, #8
 800a202:	227f      	movs	r2, #127	; 0x7f
 800a204:	4013      	ands	r3, r2
 800a206:	434b      	muls	r3, r1
 800a208:	617b      	str	r3, [r7, #20]
        break;
 800a20a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800a20c:	4b14      	ldr	r3, [pc, #80]	; (800a260 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a20e:	68db      	ldr	r3, [r3, #12]
 800a210:	0f5b      	lsrs	r3, r3, #29
 800a212:	2207      	movs	r2, #7
 800a214:	4013      	ands	r3, r2
 800a216:	3301      	adds	r3, #1
 800a218:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800a21a:	6879      	ldr	r1, [r7, #4]
 800a21c:	6978      	ldr	r0, [r7, #20]
 800a21e:	f7f5 ff95 	bl	800014c <__udivsi3>
 800a222:	0003      	movs	r3, r0
 800a224:	613b      	str	r3, [r7, #16]
 800a226:	e015      	b.n	800a254 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a228:	4b0d      	ldr	r3, [pc, #52]	; (800a260 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	2238      	movs	r2, #56	; 0x38
 800a22e:	4013      	ands	r3, r2
 800a230:	2b20      	cmp	r3, #32
 800a232:	d103      	bne.n	800a23c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800a234:	2380      	movs	r3, #128	; 0x80
 800a236:	021b      	lsls	r3, r3, #8
 800a238:	613b      	str	r3, [r7, #16]
 800a23a:	e00b      	b.n	800a254 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a23c:	4b08      	ldr	r3, [pc, #32]	; (800a260 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a23e:	689b      	ldr	r3, [r3, #8]
 800a240:	2238      	movs	r2, #56	; 0x38
 800a242:	4013      	ands	r3, r2
 800a244:	2b18      	cmp	r3, #24
 800a246:	d103      	bne.n	800a250 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800a248:	23fa      	movs	r3, #250	; 0xfa
 800a24a:	01db      	lsls	r3, r3, #7
 800a24c:	613b      	str	r3, [r7, #16]
 800a24e:	e001      	b.n	800a254 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800a250:	2300      	movs	r3, #0
 800a252:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a254:	693b      	ldr	r3, [r7, #16]
}
 800a256:	0018      	movs	r0, r3
 800a258:	46bd      	mov	sp, r7
 800a25a:	b006      	add	sp, #24
 800a25c:	bd80      	pop	{r7, pc}
 800a25e:	46c0      	nop			; (mov r8, r8)
 800a260:	40021000 	.word	0x40021000
 800a264:	00f42400 	.word	0x00f42400
 800a268:	007a1200 	.word	0x007a1200

0800a26c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a270:	4b02      	ldr	r3, [pc, #8]	; (800a27c <HAL_RCC_GetHCLKFreq+0x10>)
 800a272:	681b      	ldr	r3, [r3, #0]
}
 800a274:	0018      	movs	r0, r3
 800a276:	46bd      	mov	sp, r7
 800a278:	bd80      	pop	{r7, pc}
 800a27a:	46c0      	nop			; (mov r8, r8)
 800a27c:	200000a8 	.word	0x200000a8

0800a280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a280:	b5b0      	push	{r4, r5, r7, lr}
 800a282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800a284:	f7ff fff2 	bl	800a26c <HAL_RCC_GetHCLKFreq>
 800a288:	0004      	movs	r4, r0
 800a28a:	f7ff fb49 	bl	8009920 <LL_RCC_GetAPB1Prescaler>
 800a28e:	0003      	movs	r3, r0
 800a290:	0b1a      	lsrs	r2, r3, #12
 800a292:	4b05      	ldr	r3, [pc, #20]	; (800a2a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a294:	0092      	lsls	r2, r2, #2
 800a296:	58d3      	ldr	r3, [r2, r3]
 800a298:	221f      	movs	r2, #31
 800a29a:	4013      	ands	r3, r2
 800a29c:	40dc      	lsrs	r4, r3
 800a29e:	0023      	movs	r3, r4
}
 800a2a0:	0018      	movs	r0, r3
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bdb0      	pop	{r4, r5, r7, pc}
 800a2a6:	46c0      	nop			; (mov r8, r8)
 800a2a8:	08012f08 	.word	0x08012f08

0800a2ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b086      	sub	sp, #24
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800a2b4:	2313      	movs	r3, #19
 800a2b6:	18fb      	adds	r3, r7, r3
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a2bc:	2312      	movs	r3, #18
 800a2be:	18fb      	adds	r3, r7, r3
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681a      	ldr	r2, [r3, #0]
 800a2c8:	2380      	movs	r3, #128	; 0x80
 800a2ca:	029b      	lsls	r3, r3, #10
 800a2cc:	4013      	ands	r3, r2
 800a2ce:	d100      	bne.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800a2d0:	e0a3      	b.n	800a41a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a2d2:	2011      	movs	r0, #17
 800a2d4:	183b      	adds	r3, r7, r0
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a2da:	4b86      	ldr	r3, [pc, #536]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a2dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a2de:	2380      	movs	r3, #128	; 0x80
 800a2e0:	055b      	lsls	r3, r3, #21
 800a2e2:	4013      	ands	r3, r2
 800a2e4:	d110      	bne.n	800a308 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a2e6:	4b83      	ldr	r3, [pc, #524]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a2e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a2ea:	4b82      	ldr	r3, [pc, #520]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a2ec:	2180      	movs	r1, #128	; 0x80
 800a2ee:	0549      	lsls	r1, r1, #21
 800a2f0:	430a      	orrs	r2, r1
 800a2f2:	63da      	str	r2, [r3, #60]	; 0x3c
 800a2f4:	4b7f      	ldr	r3, [pc, #508]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a2f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a2f8:	2380      	movs	r3, #128	; 0x80
 800a2fa:	055b      	lsls	r3, r3, #21
 800a2fc:	4013      	ands	r3, r2
 800a2fe:	60bb      	str	r3, [r7, #8]
 800a300:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a302:	183b      	adds	r3, r7, r0
 800a304:	2201      	movs	r2, #1
 800a306:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a308:	4b7b      	ldr	r3, [pc, #492]	; (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800a30a:	681a      	ldr	r2, [r3, #0]
 800a30c:	4b7a      	ldr	r3, [pc, #488]	; (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800a30e:	2180      	movs	r1, #128	; 0x80
 800a310:	0049      	lsls	r1, r1, #1
 800a312:	430a      	orrs	r2, r1
 800a314:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a316:	f7fe fcfd 	bl	8008d14 <HAL_GetTick>
 800a31a:	0003      	movs	r3, r0
 800a31c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a31e:	e00b      	b.n	800a338 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a320:	f7fe fcf8 	bl	8008d14 <HAL_GetTick>
 800a324:	0002      	movs	r2, r0
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	1ad3      	subs	r3, r2, r3
 800a32a:	2b02      	cmp	r3, #2
 800a32c:	d904      	bls.n	800a338 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800a32e:	2313      	movs	r3, #19
 800a330:	18fb      	adds	r3, r7, r3
 800a332:	2203      	movs	r2, #3
 800a334:	701a      	strb	r2, [r3, #0]
        break;
 800a336:	e005      	b.n	800a344 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a338:	4b6f      	ldr	r3, [pc, #444]	; (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800a33a:	681a      	ldr	r2, [r3, #0]
 800a33c:	2380      	movs	r3, #128	; 0x80
 800a33e:	005b      	lsls	r3, r3, #1
 800a340:	4013      	ands	r3, r2
 800a342:	d0ed      	beq.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800a344:	2313      	movs	r3, #19
 800a346:	18fb      	adds	r3, r7, r3
 800a348:	781b      	ldrb	r3, [r3, #0]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d154      	bne.n	800a3f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a34e:	4b69      	ldr	r3, [pc, #420]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a350:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a352:	23c0      	movs	r3, #192	; 0xc0
 800a354:	009b      	lsls	r3, r3, #2
 800a356:	4013      	ands	r3, r2
 800a358:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a35a:	697b      	ldr	r3, [r7, #20]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d019      	beq.n	800a394 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	699b      	ldr	r3, [r3, #24]
 800a364:	697a      	ldr	r2, [r7, #20]
 800a366:	429a      	cmp	r2, r3
 800a368:	d014      	beq.n	800a394 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a36a:	4b62      	ldr	r3, [pc, #392]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a36c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a36e:	4a63      	ldr	r2, [pc, #396]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a370:	4013      	ands	r3, r2
 800a372:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a374:	4b5f      	ldr	r3, [pc, #380]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a376:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a378:	4b5e      	ldr	r3, [pc, #376]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a37a:	2180      	movs	r1, #128	; 0x80
 800a37c:	0249      	lsls	r1, r1, #9
 800a37e:	430a      	orrs	r2, r1
 800a380:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a382:	4b5c      	ldr	r3, [pc, #368]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a384:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a386:	4b5b      	ldr	r3, [pc, #364]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a388:	495d      	ldr	r1, [pc, #372]	; (800a500 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a38a:	400a      	ands	r2, r1
 800a38c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a38e:	4b59      	ldr	r3, [pc, #356]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a390:	697a      	ldr	r2, [r7, #20]
 800a392:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a394:	697b      	ldr	r3, [r7, #20]
 800a396:	2201      	movs	r2, #1
 800a398:	4013      	ands	r3, r2
 800a39a:	d016      	beq.n	800a3ca <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a39c:	f7fe fcba 	bl	8008d14 <HAL_GetTick>
 800a3a0:	0003      	movs	r3, r0
 800a3a2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a3a4:	e00c      	b.n	800a3c0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a3a6:	f7fe fcb5 	bl	8008d14 <HAL_GetTick>
 800a3aa:	0002      	movs	r2, r0
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	1ad3      	subs	r3, r2, r3
 800a3b0:	4a54      	ldr	r2, [pc, #336]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d904      	bls.n	800a3c0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800a3b6:	2313      	movs	r3, #19
 800a3b8:	18fb      	adds	r3, r7, r3
 800a3ba:	2203      	movs	r2, #3
 800a3bc:	701a      	strb	r2, [r3, #0]
            break;
 800a3be:	e004      	b.n	800a3ca <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a3c0:	4b4c      	ldr	r3, [pc, #304]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a3c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3c4:	2202      	movs	r2, #2
 800a3c6:	4013      	ands	r3, r2
 800a3c8:	d0ed      	beq.n	800a3a6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800a3ca:	2313      	movs	r3, #19
 800a3cc:	18fb      	adds	r3, r7, r3
 800a3ce:	781b      	ldrb	r3, [r3, #0]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d10a      	bne.n	800a3ea <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a3d4:	4b47      	ldr	r3, [pc, #284]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a3d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3d8:	4a48      	ldr	r2, [pc, #288]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a3da:	4013      	ands	r3, r2
 800a3dc:	0019      	movs	r1, r3
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	699a      	ldr	r2, [r3, #24]
 800a3e2:	4b44      	ldr	r3, [pc, #272]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a3e4:	430a      	orrs	r2, r1
 800a3e6:	65da      	str	r2, [r3, #92]	; 0x5c
 800a3e8:	e00c      	b.n	800a404 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a3ea:	2312      	movs	r3, #18
 800a3ec:	18fb      	adds	r3, r7, r3
 800a3ee:	2213      	movs	r2, #19
 800a3f0:	18ba      	adds	r2, r7, r2
 800a3f2:	7812      	ldrb	r2, [r2, #0]
 800a3f4:	701a      	strb	r2, [r3, #0]
 800a3f6:	e005      	b.n	800a404 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3f8:	2312      	movs	r3, #18
 800a3fa:	18fb      	adds	r3, r7, r3
 800a3fc:	2213      	movs	r2, #19
 800a3fe:	18ba      	adds	r2, r7, r2
 800a400:	7812      	ldrb	r2, [r2, #0]
 800a402:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a404:	2311      	movs	r3, #17
 800a406:	18fb      	adds	r3, r7, r3
 800a408:	781b      	ldrb	r3, [r3, #0]
 800a40a:	2b01      	cmp	r3, #1
 800a40c:	d105      	bne.n	800a41a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a40e:	4b39      	ldr	r3, [pc, #228]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a410:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a412:	4b38      	ldr	r3, [pc, #224]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a414:	493c      	ldr	r1, [pc, #240]	; (800a508 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800a416:	400a      	ands	r2, r1
 800a418:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	2201      	movs	r2, #1
 800a420:	4013      	ands	r3, r2
 800a422:	d009      	beq.n	800a438 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a424:	4b33      	ldr	r3, [pc, #204]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a428:	2203      	movs	r2, #3
 800a42a:	4393      	bics	r3, r2
 800a42c:	0019      	movs	r1, r3
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	685a      	ldr	r2, [r3, #4]
 800a432:	4b30      	ldr	r3, [pc, #192]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a434:	430a      	orrs	r2, r1
 800a436:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	2202      	movs	r2, #2
 800a43e:	4013      	ands	r3, r2
 800a440:	d009      	beq.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a442:	4b2c      	ldr	r3, [pc, #176]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a446:	220c      	movs	r2, #12
 800a448:	4393      	bics	r3, r2
 800a44a:	0019      	movs	r1, r3
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	689a      	ldr	r2, [r3, #8]
 800a450:	4b28      	ldr	r3, [pc, #160]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a452:	430a      	orrs	r2, r1
 800a454:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	2220      	movs	r2, #32
 800a45c:	4013      	ands	r3, r2
 800a45e:	d009      	beq.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a460:	4b24      	ldr	r3, [pc, #144]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a464:	4a29      	ldr	r2, [pc, #164]	; (800a50c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a466:	4013      	ands	r3, r2
 800a468:	0019      	movs	r1, r3
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	68da      	ldr	r2, [r3, #12]
 800a46e:	4b21      	ldr	r3, [pc, #132]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a470:	430a      	orrs	r2, r1
 800a472:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681a      	ldr	r2, [r3, #0]
 800a478:	2380      	movs	r3, #128	; 0x80
 800a47a:	01db      	lsls	r3, r3, #7
 800a47c:	4013      	ands	r3, r2
 800a47e:	d015      	beq.n	800a4ac <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a480:	4b1c      	ldr	r3, [pc, #112]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a484:	009b      	lsls	r3, r3, #2
 800a486:	0899      	lsrs	r1, r3, #2
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	695a      	ldr	r2, [r3, #20]
 800a48c:	4b19      	ldr	r3, [pc, #100]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a48e:	430a      	orrs	r2, r1
 800a490:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	695a      	ldr	r2, [r3, #20]
 800a496:	2380      	movs	r3, #128	; 0x80
 800a498:	05db      	lsls	r3, r3, #23
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d106      	bne.n	800a4ac <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a49e:	4b15      	ldr	r3, [pc, #84]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a4a0:	68da      	ldr	r2, [r3, #12]
 800a4a2:	4b14      	ldr	r3, [pc, #80]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a4a4:	2180      	movs	r1, #128	; 0x80
 800a4a6:	0249      	lsls	r1, r1, #9
 800a4a8:	430a      	orrs	r2, r1
 800a4aa:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681a      	ldr	r2, [r3, #0]
 800a4b0:	2380      	movs	r3, #128	; 0x80
 800a4b2:	011b      	lsls	r3, r3, #4
 800a4b4:	4013      	ands	r3, r2
 800a4b6:	d016      	beq.n	800a4e6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800a4b8:	4b0e      	ldr	r3, [pc, #56]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a4ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4bc:	4a14      	ldr	r2, [pc, #80]	; (800a510 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800a4be:	4013      	ands	r3, r2
 800a4c0:	0019      	movs	r1, r3
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	691a      	ldr	r2, [r3, #16]
 800a4c6:	4b0b      	ldr	r3, [pc, #44]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a4c8:	430a      	orrs	r2, r1
 800a4ca:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	691a      	ldr	r2, [r3, #16]
 800a4d0:	2380      	movs	r3, #128	; 0x80
 800a4d2:	01db      	lsls	r3, r3, #7
 800a4d4:	429a      	cmp	r2, r3
 800a4d6:	d106      	bne.n	800a4e6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a4d8:	4b06      	ldr	r3, [pc, #24]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a4da:	68da      	ldr	r2, [r3, #12]
 800a4dc:	4b05      	ldr	r3, [pc, #20]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a4de:	2180      	movs	r1, #128	; 0x80
 800a4e0:	0249      	lsls	r1, r1, #9
 800a4e2:	430a      	orrs	r2, r1
 800a4e4:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800a4e6:	2312      	movs	r3, #18
 800a4e8:	18fb      	adds	r3, r7, r3
 800a4ea:	781b      	ldrb	r3, [r3, #0]
}
 800a4ec:	0018      	movs	r0, r3
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	b006      	add	sp, #24
 800a4f2:	bd80      	pop	{r7, pc}
 800a4f4:	40021000 	.word	0x40021000
 800a4f8:	40007000 	.word	0x40007000
 800a4fc:	fffffcff 	.word	0xfffffcff
 800a500:	fffeffff 	.word	0xfffeffff
 800a504:	00001388 	.word	0x00001388
 800a508:	efffffff 	.word	0xefffffff
 800a50c:	ffffcfff 	.word	0xffffcfff
 800a510:	ffff3fff 	.word	0xffff3fff

0800a514 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b084      	sub	sp, #16
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d101      	bne.n	800a526 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a522:	2301      	movs	r3, #1
 800a524:	e0a8      	b.n	800a678 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d109      	bne.n	800a542 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	685a      	ldr	r2, [r3, #4]
 800a532:	2382      	movs	r3, #130	; 0x82
 800a534:	005b      	lsls	r3, r3, #1
 800a536:	429a      	cmp	r2, r3
 800a538:	d009      	beq.n	800a54e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2200      	movs	r2, #0
 800a53e:	61da      	str	r2, [r3, #28]
 800a540:	e005      	b.n	800a54e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2200      	movs	r2, #0
 800a546:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2200      	movs	r2, #0
 800a54c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2200      	movs	r2, #0
 800a552:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	225d      	movs	r2, #93	; 0x5d
 800a558:	5c9b      	ldrb	r3, [r3, r2]
 800a55a:	b2db      	uxtb	r3, r3
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d107      	bne.n	800a570 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	225c      	movs	r2, #92	; 0x5c
 800a564:	2100      	movs	r1, #0
 800a566:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	0018      	movs	r0, r3
 800a56c:	f7fd fa10 	bl	8007990 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	225d      	movs	r2, #93	; 0x5d
 800a574:	2102      	movs	r1, #2
 800a576:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	681a      	ldr	r2, [r3, #0]
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	2140      	movs	r1, #64	; 0x40
 800a584:	438a      	bics	r2, r1
 800a586:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	68da      	ldr	r2, [r3, #12]
 800a58c:	23e0      	movs	r3, #224	; 0xe0
 800a58e:	00db      	lsls	r3, r3, #3
 800a590:	429a      	cmp	r2, r3
 800a592:	d902      	bls.n	800a59a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a594:	2300      	movs	r3, #0
 800a596:	60fb      	str	r3, [r7, #12]
 800a598:	e002      	b.n	800a5a0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a59a:	2380      	movs	r3, #128	; 0x80
 800a59c:	015b      	lsls	r3, r3, #5
 800a59e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	68da      	ldr	r2, [r3, #12]
 800a5a4:	23f0      	movs	r3, #240	; 0xf0
 800a5a6:	011b      	lsls	r3, r3, #4
 800a5a8:	429a      	cmp	r2, r3
 800a5aa:	d008      	beq.n	800a5be <HAL_SPI_Init+0xaa>
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	68da      	ldr	r2, [r3, #12]
 800a5b0:	23e0      	movs	r3, #224	; 0xe0
 800a5b2:	00db      	lsls	r3, r3, #3
 800a5b4:	429a      	cmp	r2, r3
 800a5b6:	d002      	beq.n	800a5be <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	685a      	ldr	r2, [r3, #4]
 800a5c2:	2382      	movs	r3, #130	; 0x82
 800a5c4:	005b      	lsls	r3, r3, #1
 800a5c6:	401a      	ands	r2, r3
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6899      	ldr	r1, [r3, #8]
 800a5cc:	2384      	movs	r3, #132	; 0x84
 800a5ce:	021b      	lsls	r3, r3, #8
 800a5d0:	400b      	ands	r3, r1
 800a5d2:	431a      	orrs	r2, r3
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	691b      	ldr	r3, [r3, #16]
 800a5d8:	2102      	movs	r1, #2
 800a5da:	400b      	ands	r3, r1
 800a5dc:	431a      	orrs	r2, r3
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	695b      	ldr	r3, [r3, #20]
 800a5e2:	2101      	movs	r1, #1
 800a5e4:	400b      	ands	r3, r1
 800a5e6:	431a      	orrs	r2, r3
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	6999      	ldr	r1, [r3, #24]
 800a5ec:	2380      	movs	r3, #128	; 0x80
 800a5ee:	009b      	lsls	r3, r3, #2
 800a5f0:	400b      	ands	r3, r1
 800a5f2:	431a      	orrs	r2, r3
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	69db      	ldr	r3, [r3, #28]
 800a5f8:	2138      	movs	r1, #56	; 0x38
 800a5fa:	400b      	ands	r3, r1
 800a5fc:	431a      	orrs	r2, r3
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6a1b      	ldr	r3, [r3, #32]
 800a602:	2180      	movs	r1, #128	; 0x80
 800a604:	400b      	ands	r3, r1
 800a606:	431a      	orrs	r2, r3
 800a608:	0011      	movs	r1, r2
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a60e:	2380      	movs	r3, #128	; 0x80
 800a610:	019b      	lsls	r3, r3, #6
 800a612:	401a      	ands	r2, r3
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	430a      	orrs	r2, r1
 800a61a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	699b      	ldr	r3, [r3, #24]
 800a620:	0c1b      	lsrs	r3, r3, #16
 800a622:	2204      	movs	r2, #4
 800a624:	401a      	ands	r2, r3
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a62a:	2110      	movs	r1, #16
 800a62c:	400b      	ands	r3, r1
 800a62e:	431a      	orrs	r2, r3
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a634:	2108      	movs	r1, #8
 800a636:	400b      	ands	r3, r1
 800a638:	431a      	orrs	r2, r3
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	68d9      	ldr	r1, [r3, #12]
 800a63e:	23f0      	movs	r3, #240	; 0xf0
 800a640:	011b      	lsls	r3, r3, #4
 800a642:	400b      	ands	r3, r1
 800a644:	431a      	orrs	r2, r3
 800a646:	0011      	movs	r1, r2
 800a648:	68fa      	ldr	r2, [r7, #12]
 800a64a:	2380      	movs	r3, #128	; 0x80
 800a64c:	015b      	lsls	r3, r3, #5
 800a64e:	401a      	ands	r2, r3
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	430a      	orrs	r2, r1
 800a656:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	69da      	ldr	r2, [r3, #28]
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	4907      	ldr	r1, [pc, #28]	; (800a680 <HAL_SPI_Init+0x16c>)
 800a664:	400a      	ands	r2, r1
 800a666:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2200      	movs	r2, #0
 800a66c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	225d      	movs	r2, #93	; 0x5d
 800a672:	2101      	movs	r1, #1
 800a674:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a676:	2300      	movs	r3, #0
}
 800a678:	0018      	movs	r0, r3
 800a67a:	46bd      	mov	sp, r7
 800a67c:	b004      	add	sp, #16
 800a67e:	bd80      	pop	{r7, pc}
 800a680:	fffff7ff 	.word	0xfffff7ff

0800a684 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b088      	sub	sp, #32
 800a688:	af00      	add	r7, sp, #0
 800a68a:	60f8      	str	r0, [r7, #12]
 800a68c:	60b9      	str	r1, [r7, #8]
 800a68e:	603b      	str	r3, [r7, #0]
 800a690:	1dbb      	adds	r3, r7, #6
 800a692:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a694:	231f      	movs	r3, #31
 800a696:	18fb      	adds	r3, r7, r3
 800a698:	2200      	movs	r2, #0
 800a69a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	225c      	movs	r2, #92	; 0x5c
 800a6a0:	5c9b      	ldrb	r3, [r3, r2]
 800a6a2:	2b01      	cmp	r3, #1
 800a6a4:	d101      	bne.n	800a6aa <HAL_SPI_Transmit+0x26>
 800a6a6:	2302      	movs	r3, #2
 800a6a8:	e140      	b.n	800a92c <HAL_SPI_Transmit+0x2a8>
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	225c      	movs	r2, #92	; 0x5c
 800a6ae:	2101      	movs	r1, #1
 800a6b0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a6b2:	f7fe fb2f 	bl	8008d14 <HAL_GetTick>
 800a6b6:	0003      	movs	r3, r0
 800a6b8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a6ba:	2316      	movs	r3, #22
 800a6bc:	18fb      	adds	r3, r7, r3
 800a6be:	1dba      	adds	r2, r7, #6
 800a6c0:	8812      	ldrh	r2, [r2, #0]
 800a6c2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	225d      	movs	r2, #93	; 0x5d
 800a6c8:	5c9b      	ldrb	r3, [r3, r2]
 800a6ca:	b2db      	uxtb	r3, r3
 800a6cc:	2b01      	cmp	r3, #1
 800a6ce:	d004      	beq.n	800a6da <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800a6d0:	231f      	movs	r3, #31
 800a6d2:	18fb      	adds	r3, r7, r3
 800a6d4:	2202      	movs	r2, #2
 800a6d6:	701a      	strb	r2, [r3, #0]
    goto error;
 800a6d8:	e11d      	b.n	800a916 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800a6da:	68bb      	ldr	r3, [r7, #8]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d003      	beq.n	800a6e8 <HAL_SPI_Transmit+0x64>
 800a6e0:	1dbb      	adds	r3, r7, #6
 800a6e2:	881b      	ldrh	r3, [r3, #0]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d104      	bne.n	800a6f2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800a6e8:	231f      	movs	r3, #31
 800a6ea:	18fb      	adds	r3, r7, r3
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	701a      	strb	r2, [r3, #0]
    goto error;
 800a6f0:	e111      	b.n	800a916 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	225d      	movs	r2, #93	; 0x5d
 800a6f6:	2103      	movs	r1, #3
 800a6f8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	68ba      	ldr	r2, [r7, #8]
 800a704:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	1dba      	adds	r2, r7, #6
 800a70a:	8812      	ldrh	r2, [r2, #0]
 800a70c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	1dba      	adds	r2, r7, #6
 800a712:	8812      	ldrh	r2, [r2, #0]
 800a714:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2200      	movs	r2, #0
 800a71a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	2244      	movs	r2, #68	; 0x44
 800a720:	2100      	movs	r1, #0
 800a722:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	2246      	movs	r2, #70	; 0x46
 800a728:	2100      	movs	r1, #0
 800a72a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	2200      	movs	r2, #0
 800a730:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	2200      	movs	r2, #0
 800a736:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	689a      	ldr	r2, [r3, #8]
 800a73c:	2380      	movs	r3, #128	; 0x80
 800a73e:	021b      	lsls	r3, r3, #8
 800a740:	429a      	cmp	r2, r3
 800a742:	d110      	bne.n	800a766 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	2140      	movs	r1, #64	; 0x40
 800a750:	438a      	bics	r2, r1
 800a752:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	681a      	ldr	r2, [r3, #0]
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	2180      	movs	r1, #128	; 0x80
 800a760:	01c9      	lsls	r1, r1, #7
 800a762:	430a      	orrs	r2, r1
 800a764:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	2240      	movs	r2, #64	; 0x40
 800a76e:	4013      	ands	r3, r2
 800a770:	2b40      	cmp	r3, #64	; 0x40
 800a772:	d007      	beq.n	800a784 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	681a      	ldr	r2, [r3, #0]
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	2140      	movs	r1, #64	; 0x40
 800a780:	430a      	orrs	r2, r1
 800a782:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	68da      	ldr	r2, [r3, #12]
 800a788:	23e0      	movs	r3, #224	; 0xe0
 800a78a:	00db      	lsls	r3, r3, #3
 800a78c:	429a      	cmp	r2, r3
 800a78e:	d94e      	bls.n	800a82e <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	685b      	ldr	r3, [r3, #4]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d004      	beq.n	800a7a2 <HAL_SPI_Transmit+0x11e>
 800a798:	2316      	movs	r3, #22
 800a79a:	18fb      	adds	r3, r7, r3
 800a79c:	881b      	ldrh	r3, [r3, #0]
 800a79e:	2b01      	cmp	r3, #1
 800a7a0:	d13f      	bne.n	800a822 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7a6:	881a      	ldrh	r2, [r3, #0]
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7b2:	1c9a      	adds	r2, r3, #2
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a7bc:	b29b      	uxth	r3, r3
 800a7be:	3b01      	subs	r3, #1
 800a7c0:	b29a      	uxth	r2, r3
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a7c6:	e02c      	b.n	800a822 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	689b      	ldr	r3, [r3, #8]
 800a7ce:	2202      	movs	r2, #2
 800a7d0:	4013      	ands	r3, r2
 800a7d2:	2b02      	cmp	r3, #2
 800a7d4:	d112      	bne.n	800a7fc <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7da:	881a      	ldrh	r2, [r3, #0]
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7e6:	1c9a      	adds	r2, r3, #2
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a7f0:	b29b      	uxth	r3, r3
 800a7f2:	3b01      	subs	r3, #1
 800a7f4:	b29a      	uxth	r2, r3
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a7fa:	e012      	b.n	800a822 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a7fc:	f7fe fa8a 	bl	8008d14 <HAL_GetTick>
 800a800:	0002      	movs	r2, r0
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	1ad3      	subs	r3, r2, r3
 800a806:	683a      	ldr	r2, [r7, #0]
 800a808:	429a      	cmp	r2, r3
 800a80a:	d802      	bhi.n	800a812 <HAL_SPI_Transmit+0x18e>
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	3301      	adds	r3, #1
 800a810:	d102      	bne.n	800a818 <HAL_SPI_Transmit+0x194>
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d104      	bne.n	800a822 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800a818:	231f      	movs	r3, #31
 800a81a:	18fb      	adds	r3, r7, r3
 800a81c:	2203      	movs	r2, #3
 800a81e:	701a      	strb	r2, [r3, #0]
          goto error;
 800a820:	e079      	b.n	800a916 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a826:	b29b      	uxth	r3, r3
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d1cd      	bne.n	800a7c8 <HAL_SPI_Transmit+0x144>
 800a82c:	e04f      	b.n	800a8ce <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	685b      	ldr	r3, [r3, #4]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d004      	beq.n	800a840 <HAL_SPI_Transmit+0x1bc>
 800a836:	2316      	movs	r3, #22
 800a838:	18fb      	adds	r3, r7, r3
 800a83a:	881b      	ldrh	r3, [r3, #0]
 800a83c:	2b01      	cmp	r3, #1
 800a83e:	d141      	bne.n	800a8c4 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	330c      	adds	r3, #12
 800a84a:	7812      	ldrb	r2, [r2, #0]
 800a84c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a852:	1c5a      	adds	r2, r3, #1
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a85c:	b29b      	uxth	r3, r3
 800a85e:	3b01      	subs	r3, #1
 800a860:	b29a      	uxth	r2, r3
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800a866:	e02d      	b.n	800a8c4 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	689b      	ldr	r3, [r3, #8]
 800a86e:	2202      	movs	r2, #2
 800a870:	4013      	ands	r3, r2
 800a872:	2b02      	cmp	r3, #2
 800a874:	d113      	bne.n	800a89e <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	330c      	adds	r3, #12
 800a880:	7812      	ldrb	r2, [r2, #0]
 800a882:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a888:	1c5a      	adds	r2, r3, #1
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a892:	b29b      	uxth	r3, r3
 800a894:	3b01      	subs	r3, #1
 800a896:	b29a      	uxth	r2, r3
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a89c:	e012      	b.n	800a8c4 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a89e:	f7fe fa39 	bl	8008d14 <HAL_GetTick>
 800a8a2:	0002      	movs	r2, r0
 800a8a4:	69bb      	ldr	r3, [r7, #24]
 800a8a6:	1ad3      	subs	r3, r2, r3
 800a8a8:	683a      	ldr	r2, [r7, #0]
 800a8aa:	429a      	cmp	r2, r3
 800a8ac:	d802      	bhi.n	800a8b4 <HAL_SPI_Transmit+0x230>
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	3301      	adds	r3, #1
 800a8b2:	d102      	bne.n	800a8ba <HAL_SPI_Transmit+0x236>
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d104      	bne.n	800a8c4 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 800a8ba:	231f      	movs	r3, #31
 800a8bc:	18fb      	adds	r3, r7, r3
 800a8be:	2203      	movs	r2, #3
 800a8c0:	701a      	strb	r2, [r3, #0]
          goto error;
 800a8c2:	e028      	b.n	800a916 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a8c8:	b29b      	uxth	r3, r3
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d1cc      	bne.n	800a868 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a8ce:	69ba      	ldr	r2, [r7, #24]
 800a8d0:	6839      	ldr	r1, [r7, #0]
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	0018      	movs	r0, r3
 800a8d6:	f000 fdf5 	bl	800b4c4 <SPI_EndRxTxTransaction>
 800a8da:	1e03      	subs	r3, r0, #0
 800a8dc:	d002      	beq.n	800a8e4 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2220      	movs	r2, #32
 800a8e2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	689b      	ldr	r3, [r3, #8]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d10a      	bne.n	800a902 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	613b      	str	r3, [r7, #16]
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	68db      	ldr	r3, [r3, #12]
 800a8f6:	613b      	str	r3, [r7, #16]
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	689b      	ldr	r3, [r3, #8]
 800a8fe:	613b      	str	r3, [r7, #16]
 800a900:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a906:	2b00      	cmp	r3, #0
 800a908:	d004      	beq.n	800a914 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800a90a:	231f      	movs	r3, #31
 800a90c:	18fb      	adds	r3, r7, r3
 800a90e:	2201      	movs	r2, #1
 800a910:	701a      	strb	r2, [r3, #0]
 800a912:	e000      	b.n	800a916 <HAL_SPI_Transmit+0x292>
  }

error:
 800a914:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	225d      	movs	r2, #93	; 0x5d
 800a91a:	2101      	movs	r1, #1
 800a91c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	225c      	movs	r2, #92	; 0x5c
 800a922:	2100      	movs	r1, #0
 800a924:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800a926:	231f      	movs	r3, #31
 800a928:	18fb      	adds	r3, r7, r3
 800a92a:	781b      	ldrb	r3, [r3, #0]
}
 800a92c:	0018      	movs	r0, r3
 800a92e:	46bd      	mov	sp, r7
 800a930:	b008      	add	sp, #32
 800a932:	bd80      	pop	{r7, pc}

0800a934 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a934:	b590      	push	{r4, r7, lr}
 800a936:	b089      	sub	sp, #36	; 0x24
 800a938:	af02      	add	r7, sp, #8
 800a93a:	60f8      	str	r0, [r7, #12]
 800a93c:	60b9      	str	r1, [r7, #8]
 800a93e:	603b      	str	r3, [r7, #0]
 800a940:	1dbb      	adds	r3, r7, #6
 800a942:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a944:	2317      	movs	r3, #23
 800a946:	18fb      	adds	r3, r7, r3
 800a948:	2200      	movs	r2, #0
 800a94a:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	685a      	ldr	r2, [r3, #4]
 800a950:	2382      	movs	r3, #130	; 0x82
 800a952:	005b      	lsls	r3, r3, #1
 800a954:	429a      	cmp	r2, r3
 800a956:	d113      	bne.n	800a980 <HAL_SPI_Receive+0x4c>
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	689b      	ldr	r3, [r3, #8]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d10f      	bne.n	800a980 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	225d      	movs	r2, #93	; 0x5d
 800a964:	2104      	movs	r1, #4
 800a966:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a968:	1dbb      	adds	r3, r7, #6
 800a96a:	881c      	ldrh	r4, [r3, #0]
 800a96c:	68ba      	ldr	r2, [r7, #8]
 800a96e:	68b9      	ldr	r1, [r7, #8]
 800a970:	68f8      	ldr	r0, [r7, #12]
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	9300      	str	r3, [sp, #0]
 800a976:	0023      	movs	r3, r4
 800a978:	f000 f928 	bl	800abcc <HAL_SPI_TransmitReceive>
 800a97c:	0003      	movs	r3, r0
 800a97e:	e11c      	b.n	800abba <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	225c      	movs	r2, #92	; 0x5c
 800a984:	5c9b      	ldrb	r3, [r3, r2]
 800a986:	2b01      	cmp	r3, #1
 800a988:	d101      	bne.n	800a98e <HAL_SPI_Receive+0x5a>
 800a98a:	2302      	movs	r3, #2
 800a98c:	e115      	b.n	800abba <HAL_SPI_Receive+0x286>
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	225c      	movs	r2, #92	; 0x5c
 800a992:	2101      	movs	r1, #1
 800a994:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a996:	f7fe f9bd 	bl	8008d14 <HAL_GetTick>
 800a99a:	0003      	movs	r3, r0
 800a99c:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	225d      	movs	r2, #93	; 0x5d
 800a9a2:	5c9b      	ldrb	r3, [r3, r2]
 800a9a4:	b2db      	uxtb	r3, r3
 800a9a6:	2b01      	cmp	r3, #1
 800a9a8:	d004      	beq.n	800a9b4 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 800a9aa:	2317      	movs	r3, #23
 800a9ac:	18fb      	adds	r3, r7, r3
 800a9ae:	2202      	movs	r2, #2
 800a9b0:	701a      	strb	r2, [r3, #0]
    goto error;
 800a9b2:	e0f7      	b.n	800aba4 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d003      	beq.n	800a9c2 <HAL_SPI_Receive+0x8e>
 800a9ba:	1dbb      	adds	r3, r7, #6
 800a9bc:	881b      	ldrh	r3, [r3, #0]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d104      	bne.n	800a9cc <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 800a9c2:	2317      	movs	r3, #23
 800a9c4:	18fb      	adds	r3, r7, r3
 800a9c6:	2201      	movs	r2, #1
 800a9c8:	701a      	strb	r2, [r3, #0]
    goto error;
 800a9ca:	e0eb      	b.n	800aba4 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	225d      	movs	r2, #93	; 0x5d
 800a9d0:	2104      	movs	r1, #4
 800a9d2:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	68ba      	ldr	r2, [r7, #8]
 800a9de:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	1dba      	adds	r2, r7, #6
 800a9e4:	2144      	movs	r1, #68	; 0x44
 800a9e6:	8812      	ldrh	r2, [r2, #0]
 800a9e8:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	1dba      	adds	r2, r7, #6
 800a9ee:	2146      	movs	r1, #70	; 0x46
 800a9f0:	8812      	ldrh	r2, [r2, #0]
 800a9f2:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	2200      	movs	r2, #0
 800aa04:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	68da      	ldr	r2, [r3, #12]
 800aa16:	23e0      	movs	r3, #224	; 0xe0
 800aa18:	00db      	lsls	r3, r3, #3
 800aa1a:	429a      	cmp	r2, r3
 800aa1c:	d908      	bls.n	800aa30 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	685a      	ldr	r2, [r3, #4]
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	4966      	ldr	r1, [pc, #408]	; (800abc4 <HAL_SPI_Receive+0x290>)
 800aa2a:	400a      	ands	r2, r1
 800aa2c:	605a      	str	r2, [r3, #4]
 800aa2e:	e008      	b.n	800aa42 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	685a      	ldr	r2, [r3, #4]
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	2180      	movs	r1, #128	; 0x80
 800aa3c:	0149      	lsls	r1, r1, #5
 800aa3e:	430a      	orrs	r2, r1
 800aa40:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	689a      	ldr	r2, [r3, #8]
 800aa46:	2380      	movs	r3, #128	; 0x80
 800aa48:	021b      	lsls	r3, r3, #8
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d10f      	bne.n	800aa6e <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	681a      	ldr	r2, [r3, #0]
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2140      	movs	r1, #64	; 0x40
 800aa5a:	438a      	bics	r2, r1
 800aa5c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	681a      	ldr	r2, [r3, #0]
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4957      	ldr	r1, [pc, #348]	; (800abc8 <HAL_SPI_Receive+0x294>)
 800aa6a:	400a      	ands	r2, r1
 800aa6c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	2240      	movs	r2, #64	; 0x40
 800aa76:	4013      	ands	r3, r2
 800aa78:	2b40      	cmp	r3, #64	; 0x40
 800aa7a:	d007      	beq.n	800aa8c <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	681a      	ldr	r2, [r3, #0]
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	2140      	movs	r1, #64	; 0x40
 800aa88:	430a      	orrs	r2, r1
 800aa8a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	68da      	ldr	r2, [r3, #12]
 800aa90:	23e0      	movs	r3, #224	; 0xe0
 800aa92:	00db      	lsls	r3, r3, #3
 800aa94:	429a      	cmp	r2, r3
 800aa96:	d900      	bls.n	800aa9a <HAL_SPI_Receive+0x166>
 800aa98:	e069      	b.n	800ab6e <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800aa9a:	e031      	b.n	800ab00 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	689b      	ldr	r3, [r3, #8]
 800aaa2:	2201      	movs	r2, #1
 800aaa4:	4013      	ands	r3, r2
 800aaa6:	2b01      	cmp	r3, #1
 800aaa8:	d117      	bne.n	800aada <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	330c      	adds	r3, #12
 800aab0:	001a      	movs	r2, r3
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aab6:	7812      	ldrb	r2, [r2, #0]
 800aab8:	b2d2      	uxtb	r2, r2
 800aaba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aac0:	1c5a      	adds	r2, r3, #1
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2246      	movs	r2, #70	; 0x46
 800aaca:	5a9b      	ldrh	r3, [r3, r2]
 800aacc:	b29b      	uxth	r3, r3
 800aace:	3b01      	subs	r3, #1
 800aad0:	b299      	uxth	r1, r3
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2246      	movs	r2, #70	; 0x46
 800aad6:	5299      	strh	r1, [r3, r2]
 800aad8:	e012      	b.n	800ab00 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aada:	f7fe f91b 	bl	8008d14 <HAL_GetTick>
 800aade:	0002      	movs	r2, r0
 800aae0:	693b      	ldr	r3, [r7, #16]
 800aae2:	1ad3      	subs	r3, r2, r3
 800aae4:	683a      	ldr	r2, [r7, #0]
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d802      	bhi.n	800aaf0 <HAL_SPI_Receive+0x1bc>
 800aaea:	683b      	ldr	r3, [r7, #0]
 800aaec:	3301      	adds	r3, #1
 800aaee:	d102      	bne.n	800aaf6 <HAL_SPI_Receive+0x1c2>
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d104      	bne.n	800ab00 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 800aaf6:	2317      	movs	r3, #23
 800aaf8:	18fb      	adds	r3, r7, r3
 800aafa:	2203      	movs	r2, #3
 800aafc:	701a      	strb	r2, [r3, #0]
          goto error;
 800aafe:	e051      	b.n	800aba4 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	2246      	movs	r2, #70	; 0x46
 800ab04:	5a9b      	ldrh	r3, [r3, r2]
 800ab06:	b29b      	uxth	r3, r3
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d1c7      	bne.n	800aa9c <HAL_SPI_Receive+0x168>
 800ab0c:	e035      	b.n	800ab7a <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	689b      	ldr	r3, [r3, #8]
 800ab14:	2201      	movs	r2, #1
 800ab16:	4013      	ands	r3, r2
 800ab18:	2b01      	cmp	r3, #1
 800ab1a:	d115      	bne.n	800ab48 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	68da      	ldr	r2, [r3, #12]
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab26:	b292      	uxth	r2, r2
 800ab28:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab2e:	1c9a      	adds	r2, r3, #2
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	2246      	movs	r2, #70	; 0x46
 800ab38:	5a9b      	ldrh	r3, [r3, r2]
 800ab3a:	b29b      	uxth	r3, r3
 800ab3c:	3b01      	subs	r3, #1
 800ab3e:	b299      	uxth	r1, r3
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	2246      	movs	r2, #70	; 0x46
 800ab44:	5299      	strh	r1, [r3, r2]
 800ab46:	e012      	b.n	800ab6e <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab48:	f7fe f8e4 	bl	8008d14 <HAL_GetTick>
 800ab4c:	0002      	movs	r2, r0
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	1ad3      	subs	r3, r2, r3
 800ab52:	683a      	ldr	r2, [r7, #0]
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d802      	bhi.n	800ab5e <HAL_SPI_Receive+0x22a>
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	3301      	adds	r3, #1
 800ab5c:	d102      	bne.n	800ab64 <HAL_SPI_Receive+0x230>
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d104      	bne.n	800ab6e <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 800ab64:	2317      	movs	r3, #23
 800ab66:	18fb      	adds	r3, r7, r3
 800ab68:	2203      	movs	r2, #3
 800ab6a:	701a      	strb	r2, [r3, #0]
          goto error;
 800ab6c:	e01a      	b.n	800aba4 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	2246      	movs	r2, #70	; 0x46
 800ab72:	5a9b      	ldrh	r3, [r3, r2]
 800ab74:	b29b      	uxth	r3, r3
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d1c9      	bne.n	800ab0e <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ab7a:	693a      	ldr	r2, [r7, #16]
 800ab7c:	6839      	ldr	r1, [r7, #0]
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	0018      	movs	r0, r3
 800ab82:	f000 fc41 	bl	800b408 <SPI_EndRxTransaction>
 800ab86:	1e03      	subs	r3, r0, #0
 800ab88:	d002      	beq.n	800ab90 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	2220      	movs	r2, #32
 800ab8e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d004      	beq.n	800aba2 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 800ab98:	2317      	movs	r3, #23
 800ab9a:	18fb      	adds	r3, r7, r3
 800ab9c:	2201      	movs	r2, #1
 800ab9e:	701a      	strb	r2, [r3, #0]
 800aba0:	e000      	b.n	800aba4 <HAL_SPI_Receive+0x270>
  }

error :
 800aba2:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	225d      	movs	r2, #93	; 0x5d
 800aba8:	2101      	movs	r1, #1
 800abaa:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	225c      	movs	r2, #92	; 0x5c
 800abb0:	2100      	movs	r1, #0
 800abb2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800abb4:	2317      	movs	r3, #23
 800abb6:	18fb      	adds	r3, r7, r3
 800abb8:	781b      	ldrb	r3, [r3, #0]
}
 800abba:	0018      	movs	r0, r3
 800abbc:	46bd      	mov	sp, r7
 800abbe:	b007      	add	sp, #28
 800abc0:	bd90      	pop	{r4, r7, pc}
 800abc2:	46c0      	nop			; (mov r8, r8)
 800abc4:	ffffefff 	.word	0xffffefff
 800abc8:	ffffbfff 	.word	0xffffbfff

0800abcc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b08a      	sub	sp, #40	; 0x28
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	60f8      	str	r0, [r7, #12]
 800abd4:	60b9      	str	r1, [r7, #8]
 800abd6:	607a      	str	r2, [r7, #4]
 800abd8:	001a      	movs	r2, r3
 800abda:	1cbb      	adds	r3, r7, #2
 800abdc:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800abde:	2301      	movs	r3, #1
 800abe0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800abe2:	2323      	movs	r3, #35	; 0x23
 800abe4:	18fb      	adds	r3, r7, r3
 800abe6:	2200      	movs	r2, #0
 800abe8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	225c      	movs	r2, #92	; 0x5c
 800abee:	5c9b      	ldrb	r3, [r3, r2]
 800abf0:	2b01      	cmp	r3, #1
 800abf2:	d101      	bne.n	800abf8 <HAL_SPI_TransmitReceive+0x2c>
 800abf4:	2302      	movs	r3, #2
 800abf6:	e1b5      	b.n	800af64 <HAL_SPI_TransmitReceive+0x398>
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	225c      	movs	r2, #92	; 0x5c
 800abfc:	2101      	movs	r1, #1
 800abfe:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ac00:	f7fe f888 	bl	8008d14 <HAL_GetTick>
 800ac04:	0003      	movs	r3, r0
 800ac06:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ac08:	201b      	movs	r0, #27
 800ac0a:	183b      	adds	r3, r7, r0
 800ac0c:	68fa      	ldr	r2, [r7, #12]
 800ac0e:	215d      	movs	r1, #93	; 0x5d
 800ac10:	5c52      	ldrb	r2, [r2, r1]
 800ac12:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	685b      	ldr	r3, [r3, #4]
 800ac18:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800ac1a:	2312      	movs	r3, #18
 800ac1c:	18fb      	adds	r3, r7, r3
 800ac1e:	1cba      	adds	r2, r7, #2
 800ac20:	8812      	ldrh	r2, [r2, #0]
 800ac22:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ac24:	183b      	adds	r3, r7, r0
 800ac26:	781b      	ldrb	r3, [r3, #0]
 800ac28:	2b01      	cmp	r3, #1
 800ac2a:	d011      	beq.n	800ac50 <HAL_SPI_TransmitReceive+0x84>
 800ac2c:	697a      	ldr	r2, [r7, #20]
 800ac2e:	2382      	movs	r3, #130	; 0x82
 800ac30:	005b      	lsls	r3, r3, #1
 800ac32:	429a      	cmp	r2, r3
 800ac34:	d107      	bne.n	800ac46 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	689b      	ldr	r3, [r3, #8]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d103      	bne.n	800ac46 <HAL_SPI_TransmitReceive+0x7a>
 800ac3e:	183b      	adds	r3, r7, r0
 800ac40:	781b      	ldrb	r3, [r3, #0]
 800ac42:	2b04      	cmp	r3, #4
 800ac44:	d004      	beq.n	800ac50 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800ac46:	2323      	movs	r3, #35	; 0x23
 800ac48:	18fb      	adds	r3, r7, r3
 800ac4a:	2202      	movs	r2, #2
 800ac4c:	701a      	strb	r2, [r3, #0]
    goto error;
 800ac4e:	e17e      	b.n	800af4e <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d006      	beq.n	800ac64 <HAL_SPI_TransmitReceive+0x98>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d003      	beq.n	800ac64 <HAL_SPI_TransmitReceive+0x98>
 800ac5c:	1cbb      	adds	r3, r7, #2
 800ac5e:	881b      	ldrh	r3, [r3, #0]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d104      	bne.n	800ac6e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 800ac64:	2323      	movs	r3, #35	; 0x23
 800ac66:	18fb      	adds	r3, r7, r3
 800ac68:	2201      	movs	r2, #1
 800ac6a:	701a      	strb	r2, [r3, #0]
    goto error;
 800ac6c:	e16f      	b.n	800af4e <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	225d      	movs	r2, #93	; 0x5d
 800ac72:	5c9b      	ldrb	r3, [r3, r2]
 800ac74:	b2db      	uxtb	r3, r3
 800ac76:	2b04      	cmp	r3, #4
 800ac78:	d003      	beq.n	800ac82 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	225d      	movs	r2, #93	; 0x5d
 800ac7e:	2105      	movs	r1, #5
 800ac80:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2200      	movs	r2, #0
 800ac86:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	687a      	ldr	r2, [r7, #4]
 800ac8c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	1cba      	adds	r2, r7, #2
 800ac92:	2146      	movs	r1, #70	; 0x46
 800ac94:	8812      	ldrh	r2, [r2, #0]
 800ac96:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	1cba      	adds	r2, r7, #2
 800ac9c:	2144      	movs	r1, #68	; 0x44
 800ac9e:	8812      	ldrh	r2, [r2, #0]
 800aca0:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	68ba      	ldr	r2, [r7, #8]
 800aca6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	1cba      	adds	r2, r7, #2
 800acac:	8812      	ldrh	r2, [r2, #0]
 800acae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	1cba      	adds	r2, r7, #2
 800acb4:	8812      	ldrh	r2, [r2, #0]
 800acb6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	2200      	movs	r2, #0
 800acbc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	2200      	movs	r2, #0
 800acc2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	68da      	ldr	r2, [r3, #12]
 800acc8:	23e0      	movs	r3, #224	; 0xe0
 800acca:	00db      	lsls	r3, r3, #3
 800accc:	429a      	cmp	r2, r3
 800acce:	d908      	bls.n	800ace2 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	685a      	ldr	r2, [r3, #4]
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	49a4      	ldr	r1, [pc, #656]	; (800af6c <HAL_SPI_TransmitReceive+0x3a0>)
 800acdc:	400a      	ands	r2, r1
 800acde:	605a      	str	r2, [r3, #4]
 800ace0:	e008      	b.n	800acf4 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	685a      	ldr	r2, [r3, #4]
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	2180      	movs	r1, #128	; 0x80
 800acee:	0149      	lsls	r1, r1, #5
 800acf0:	430a      	orrs	r2, r1
 800acf2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	2240      	movs	r2, #64	; 0x40
 800acfc:	4013      	ands	r3, r2
 800acfe:	2b40      	cmp	r3, #64	; 0x40
 800ad00:	d007      	beq.n	800ad12 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	681a      	ldr	r2, [r3, #0]
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	2140      	movs	r1, #64	; 0x40
 800ad0e:	430a      	orrs	r2, r1
 800ad10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	68da      	ldr	r2, [r3, #12]
 800ad16:	23e0      	movs	r3, #224	; 0xe0
 800ad18:	00db      	lsls	r3, r3, #3
 800ad1a:	429a      	cmp	r2, r3
 800ad1c:	d800      	bhi.n	800ad20 <HAL_SPI_TransmitReceive+0x154>
 800ad1e:	e07f      	b.n	800ae20 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	685b      	ldr	r3, [r3, #4]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d005      	beq.n	800ad34 <HAL_SPI_TransmitReceive+0x168>
 800ad28:	2312      	movs	r3, #18
 800ad2a:	18fb      	adds	r3, r7, r3
 800ad2c:	881b      	ldrh	r3, [r3, #0]
 800ad2e:	2b01      	cmp	r3, #1
 800ad30:	d000      	beq.n	800ad34 <HAL_SPI_TransmitReceive+0x168>
 800ad32:	e069      	b.n	800ae08 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad38:	881a      	ldrh	r2, [r3, #0]
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad44:	1c9a      	adds	r2, r3, #2
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad4e:	b29b      	uxth	r3, r3
 800ad50:	3b01      	subs	r3, #1
 800ad52:	b29a      	uxth	r2, r3
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ad58:	e056      	b.n	800ae08 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	689b      	ldr	r3, [r3, #8]
 800ad60:	2202      	movs	r2, #2
 800ad62:	4013      	ands	r3, r2
 800ad64:	2b02      	cmp	r3, #2
 800ad66:	d11b      	bne.n	800ada0 <HAL_SPI_TransmitReceive+0x1d4>
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad6c:	b29b      	uxth	r3, r3
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d016      	beq.n	800ada0 <HAL_SPI_TransmitReceive+0x1d4>
 800ad72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad74:	2b01      	cmp	r3, #1
 800ad76:	d113      	bne.n	800ada0 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad7c:	881a      	ldrh	r2, [r3, #0]
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad88:	1c9a      	adds	r2, r3, #2
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad92:	b29b      	uxth	r3, r3
 800ad94:	3b01      	subs	r3, #1
 800ad96:	b29a      	uxth	r2, r3
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	689b      	ldr	r3, [r3, #8]
 800ada6:	2201      	movs	r2, #1
 800ada8:	4013      	ands	r3, r2
 800adaa:	2b01      	cmp	r3, #1
 800adac:	d11c      	bne.n	800ade8 <HAL_SPI_TransmitReceive+0x21c>
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	2246      	movs	r2, #70	; 0x46
 800adb2:	5a9b      	ldrh	r3, [r3, r2]
 800adb4:	b29b      	uxth	r3, r3
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d016      	beq.n	800ade8 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	68da      	ldr	r2, [r3, #12]
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adc4:	b292      	uxth	r2, r2
 800adc6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adcc:	1c9a      	adds	r2, r3, #2
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	2246      	movs	r2, #70	; 0x46
 800add6:	5a9b      	ldrh	r3, [r3, r2]
 800add8:	b29b      	uxth	r3, r3
 800adda:	3b01      	subs	r3, #1
 800addc:	b299      	uxth	r1, r3
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	2246      	movs	r2, #70	; 0x46
 800ade2:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ade4:	2301      	movs	r3, #1
 800ade6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ade8:	f7fd ff94 	bl	8008d14 <HAL_GetTick>
 800adec:	0002      	movs	r2, r0
 800adee:	69fb      	ldr	r3, [r7, #28]
 800adf0:	1ad3      	subs	r3, r2, r3
 800adf2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800adf4:	429a      	cmp	r2, r3
 800adf6:	d807      	bhi.n	800ae08 <HAL_SPI_TransmitReceive+0x23c>
 800adf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adfa:	3301      	adds	r3, #1
 800adfc:	d004      	beq.n	800ae08 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 800adfe:	2323      	movs	r3, #35	; 0x23
 800ae00:	18fb      	adds	r3, r7, r3
 800ae02:	2203      	movs	r2, #3
 800ae04:	701a      	strb	r2, [r3, #0]
        goto error;
 800ae06:	e0a2      	b.n	800af4e <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d1a3      	bne.n	800ad5a <HAL_SPI_TransmitReceive+0x18e>
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2246      	movs	r2, #70	; 0x46
 800ae16:	5a9b      	ldrh	r3, [r3, r2]
 800ae18:	b29b      	uxth	r3, r3
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d19d      	bne.n	800ad5a <HAL_SPI_TransmitReceive+0x18e>
 800ae1e:	e085      	b.n	800af2c <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d005      	beq.n	800ae34 <HAL_SPI_TransmitReceive+0x268>
 800ae28:	2312      	movs	r3, #18
 800ae2a:	18fb      	adds	r3, r7, r3
 800ae2c:	881b      	ldrh	r3, [r3, #0]
 800ae2e:	2b01      	cmp	r3, #1
 800ae30:	d000      	beq.n	800ae34 <HAL_SPI_TransmitReceive+0x268>
 800ae32:	e070      	b.n	800af16 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	330c      	adds	r3, #12
 800ae3e:	7812      	ldrb	r2, [r2, #0]
 800ae40:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae46:	1c5a      	adds	r2, r3, #1
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae50:	b29b      	uxth	r3, r3
 800ae52:	3b01      	subs	r3, #1
 800ae54:	b29a      	uxth	r2, r3
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ae5a:	e05c      	b.n	800af16 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	689b      	ldr	r3, [r3, #8]
 800ae62:	2202      	movs	r2, #2
 800ae64:	4013      	ands	r3, r2
 800ae66:	2b02      	cmp	r3, #2
 800ae68:	d11c      	bne.n	800aea4 <HAL_SPI_TransmitReceive+0x2d8>
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae6e:	b29b      	uxth	r3, r3
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d017      	beq.n	800aea4 <HAL_SPI_TransmitReceive+0x2d8>
 800ae74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae76:	2b01      	cmp	r3, #1
 800ae78:	d114      	bne.n	800aea4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	330c      	adds	r3, #12
 800ae84:	7812      	ldrb	r2, [r2, #0]
 800ae86:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae8c:	1c5a      	adds	r2, r3, #1
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae96:	b29b      	uxth	r3, r3
 800ae98:	3b01      	subs	r3, #1
 800ae9a:	b29a      	uxth	r2, r3
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800aea0:	2300      	movs	r3, #0
 800aea2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	689b      	ldr	r3, [r3, #8]
 800aeaa:	2201      	movs	r2, #1
 800aeac:	4013      	ands	r3, r2
 800aeae:	2b01      	cmp	r3, #1
 800aeb0:	d11e      	bne.n	800aef0 <HAL_SPI_TransmitReceive+0x324>
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	2246      	movs	r2, #70	; 0x46
 800aeb6:	5a9b      	ldrh	r3, [r3, r2]
 800aeb8:	b29b      	uxth	r3, r3
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d018      	beq.n	800aef0 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	330c      	adds	r3, #12
 800aec4:	001a      	movs	r2, r3
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeca:	7812      	ldrb	r2, [r2, #0]
 800aecc:	b2d2      	uxtb	r2, r2
 800aece:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aed4:	1c5a      	adds	r2, r3, #1
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	2246      	movs	r2, #70	; 0x46
 800aede:	5a9b      	ldrh	r3, [r3, r2]
 800aee0:	b29b      	uxth	r3, r3
 800aee2:	3b01      	subs	r3, #1
 800aee4:	b299      	uxth	r1, r3
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	2246      	movs	r2, #70	; 0x46
 800aeea:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aeec:	2301      	movs	r3, #1
 800aeee:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800aef0:	f7fd ff10 	bl	8008d14 <HAL_GetTick>
 800aef4:	0002      	movs	r2, r0
 800aef6:	69fb      	ldr	r3, [r7, #28]
 800aef8:	1ad3      	subs	r3, r2, r3
 800aefa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aefc:	429a      	cmp	r2, r3
 800aefe:	d802      	bhi.n	800af06 <HAL_SPI_TransmitReceive+0x33a>
 800af00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af02:	3301      	adds	r3, #1
 800af04:	d102      	bne.n	800af0c <HAL_SPI_TransmitReceive+0x340>
 800af06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d104      	bne.n	800af16 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 800af0c:	2323      	movs	r3, #35	; 0x23
 800af0e:	18fb      	adds	r3, r7, r3
 800af10:	2203      	movs	r2, #3
 800af12:	701a      	strb	r2, [r3, #0]
        goto error;
 800af14:	e01b      	b.n	800af4e <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af1a:	b29b      	uxth	r3, r3
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d19d      	bne.n	800ae5c <HAL_SPI_TransmitReceive+0x290>
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	2246      	movs	r2, #70	; 0x46
 800af24:	5a9b      	ldrh	r3, [r3, r2]
 800af26:	b29b      	uxth	r3, r3
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d197      	bne.n	800ae5c <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800af2c:	69fa      	ldr	r2, [r7, #28]
 800af2e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	0018      	movs	r0, r3
 800af34:	f000 fac6 	bl	800b4c4 <SPI_EndRxTxTransaction>
 800af38:	1e03      	subs	r3, r0, #0
 800af3a:	d007      	beq.n	800af4c <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 800af3c:	2323      	movs	r3, #35	; 0x23
 800af3e:	18fb      	adds	r3, r7, r3
 800af40:	2201      	movs	r2, #1
 800af42:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	2220      	movs	r2, #32
 800af48:	661a      	str	r2, [r3, #96]	; 0x60
 800af4a:	e000      	b.n	800af4e <HAL_SPI_TransmitReceive+0x382>
  }

error :
 800af4c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	225d      	movs	r2, #93	; 0x5d
 800af52:	2101      	movs	r1, #1
 800af54:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	225c      	movs	r2, #92	; 0x5c
 800af5a:	2100      	movs	r1, #0
 800af5c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800af5e:	2323      	movs	r3, #35	; 0x23
 800af60:	18fb      	adds	r3, r7, r3
 800af62:	781b      	ldrb	r3, [r3, #0]
}
 800af64:	0018      	movs	r0, r3
 800af66:	46bd      	mov	sp, r7
 800af68:	b00a      	add	sp, #40	; 0x28
 800af6a:	bd80      	pop	{r7, pc}
 800af6c:	ffffefff 	.word	0xffffefff

0800af70 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b088      	sub	sp, #32
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	685b      	ldr	r3, [r3, #4]
 800af7e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	689b      	ldr	r3, [r3, #8]
 800af86:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800af88:	69bb      	ldr	r3, [r7, #24]
 800af8a:	099b      	lsrs	r3, r3, #6
 800af8c:	001a      	movs	r2, r3
 800af8e:	2301      	movs	r3, #1
 800af90:	4013      	ands	r3, r2
 800af92:	d10f      	bne.n	800afb4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800af94:	69bb      	ldr	r3, [r7, #24]
 800af96:	2201      	movs	r2, #1
 800af98:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800af9a:	d00b      	beq.n	800afb4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800af9c:	69fb      	ldr	r3, [r7, #28]
 800af9e:	099b      	lsrs	r3, r3, #6
 800afa0:	001a      	movs	r2, r3
 800afa2:	2301      	movs	r3, #1
 800afa4:	4013      	ands	r3, r2
 800afa6:	d005      	beq.n	800afb4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800afac:	687a      	ldr	r2, [r7, #4]
 800afae:	0010      	movs	r0, r2
 800afb0:	4798      	blx	r3
    return;
 800afb2:	e0d5      	b.n	800b160 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800afb4:	69bb      	ldr	r3, [r7, #24]
 800afb6:	085b      	lsrs	r3, r3, #1
 800afb8:	001a      	movs	r2, r3
 800afba:	2301      	movs	r3, #1
 800afbc:	4013      	ands	r3, r2
 800afbe:	d00b      	beq.n	800afd8 <HAL_SPI_IRQHandler+0x68>
 800afc0:	69fb      	ldr	r3, [r7, #28]
 800afc2:	09db      	lsrs	r3, r3, #7
 800afc4:	001a      	movs	r2, r3
 800afc6:	2301      	movs	r3, #1
 800afc8:	4013      	ands	r3, r2
 800afca:	d005      	beq.n	800afd8 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800afd0:	687a      	ldr	r2, [r7, #4]
 800afd2:	0010      	movs	r0, r2
 800afd4:	4798      	blx	r3
    return;
 800afd6:	e0c3      	b.n	800b160 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800afd8:	69bb      	ldr	r3, [r7, #24]
 800afda:	095b      	lsrs	r3, r3, #5
 800afdc:	001a      	movs	r2, r3
 800afde:	2301      	movs	r3, #1
 800afe0:	4013      	ands	r3, r2
 800afe2:	d10c      	bne.n	800affe <HAL_SPI_IRQHandler+0x8e>
 800afe4:	69bb      	ldr	r3, [r7, #24]
 800afe6:	099b      	lsrs	r3, r3, #6
 800afe8:	001a      	movs	r2, r3
 800afea:	2301      	movs	r3, #1
 800afec:	4013      	ands	r3, r2
 800afee:	d106      	bne.n	800affe <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800aff0:	69bb      	ldr	r3, [r7, #24]
 800aff2:	0a1b      	lsrs	r3, r3, #8
 800aff4:	001a      	movs	r2, r3
 800aff6:	2301      	movs	r3, #1
 800aff8:	4013      	ands	r3, r2
 800affa:	d100      	bne.n	800affe <HAL_SPI_IRQHandler+0x8e>
 800affc:	e0b0      	b.n	800b160 <HAL_SPI_IRQHandler+0x1f0>
 800affe:	69fb      	ldr	r3, [r7, #28]
 800b000:	095b      	lsrs	r3, r3, #5
 800b002:	001a      	movs	r2, r3
 800b004:	2301      	movs	r3, #1
 800b006:	4013      	ands	r3, r2
 800b008:	d100      	bne.n	800b00c <HAL_SPI_IRQHandler+0x9c>
 800b00a:	e0a9      	b.n	800b160 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b00c:	69bb      	ldr	r3, [r7, #24]
 800b00e:	099b      	lsrs	r3, r3, #6
 800b010:	001a      	movs	r2, r3
 800b012:	2301      	movs	r3, #1
 800b014:	4013      	ands	r3, r2
 800b016:	d023      	beq.n	800b060 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	225d      	movs	r2, #93	; 0x5d
 800b01c:	5c9b      	ldrb	r3, [r3, r2]
 800b01e:	b2db      	uxtb	r3, r3
 800b020:	2b03      	cmp	r3, #3
 800b022:	d011      	beq.n	800b048 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b028:	2204      	movs	r2, #4
 800b02a:	431a      	orrs	r2, r3
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b030:	2300      	movs	r3, #0
 800b032:	617b      	str	r3, [r7, #20]
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	68db      	ldr	r3, [r3, #12]
 800b03a:	617b      	str	r3, [r7, #20]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	689b      	ldr	r3, [r3, #8]
 800b042:	617b      	str	r3, [r7, #20]
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	e00b      	b.n	800b060 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b048:	2300      	movs	r3, #0
 800b04a:	613b      	str	r3, [r7, #16]
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	68db      	ldr	r3, [r3, #12]
 800b052:	613b      	str	r3, [r7, #16]
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	689b      	ldr	r3, [r3, #8]
 800b05a:	613b      	str	r3, [r7, #16]
 800b05c:	693b      	ldr	r3, [r7, #16]
        return;
 800b05e:	e07f      	b.n	800b160 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800b060:	69bb      	ldr	r3, [r7, #24]
 800b062:	095b      	lsrs	r3, r3, #5
 800b064:	001a      	movs	r2, r3
 800b066:	2301      	movs	r3, #1
 800b068:	4013      	ands	r3, r2
 800b06a:	d014      	beq.n	800b096 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b070:	2201      	movs	r2, #1
 800b072:	431a      	orrs	r2, r3
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b078:	2300      	movs	r3, #0
 800b07a:	60fb      	str	r3, [r7, #12]
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	689b      	ldr	r3, [r3, #8]
 800b082:	60fb      	str	r3, [r7, #12]
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	681a      	ldr	r2, [r3, #0]
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	2140      	movs	r1, #64	; 0x40
 800b090:	438a      	bics	r2, r1
 800b092:	601a      	str	r2, [r3, #0]
 800b094:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800b096:	69bb      	ldr	r3, [r7, #24]
 800b098:	0a1b      	lsrs	r3, r3, #8
 800b09a:	001a      	movs	r2, r3
 800b09c:	2301      	movs	r3, #1
 800b09e:	4013      	ands	r3, r2
 800b0a0:	d00c      	beq.n	800b0bc <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0a6:	2208      	movs	r2, #8
 800b0a8:	431a      	orrs	r2, r3
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	60bb      	str	r3, [r7, #8]
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	689b      	ldr	r3, [r3, #8]
 800b0b8:	60bb      	str	r3, [r7, #8]
 800b0ba:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d04c      	beq.n	800b15e <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	685a      	ldr	r2, [r3, #4]
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	21e0      	movs	r1, #224	; 0xe0
 800b0d0:	438a      	bics	r2, r1
 800b0d2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	225d      	movs	r2, #93	; 0x5d
 800b0d8:	2101      	movs	r1, #1
 800b0da:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800b0dc:	69fb      	ldr	r3, [r7, #28]
 800b0de:	2202      	movs	r2, #2
 800b0e0:	4013      	ands	r3, r2
 800b0e2:	d103      	bne.n	800b0ec <HAL_SPI_IRQHandler+0x17c>
 800b0e4:	69fb      	ldr	r3, [r7, #28]
 800b0e6:	2201      	movs	r2, #1
 800b0e8:	4013      	ands	r3, r2
 800b0ea:	d032      	beq.n	800b152 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	685a      	ldr	r2, [r3, #4]
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	2103      	movs	r1, #3
 800b0f8:	438a      	bics	r2, r1
 800b0fa:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b100:	2b00      	cmp	r3, #0
 800b102:	d010      	beq.n	800b126 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b108:	4a17      	ldr	r2, [pc, #92]	; (800b168 <HAL_SPI_IRQHandler+0x1f8>)
 800b10a:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b110:	0018      	movs	r0, r3
 800b112:	f7fe f87d 	bl	8009210 <HAL_DMA_Abort_IT>
 800b116:	1e03      	subs	r3, r0, #0
 800b118:	d005      	beq.n	800b126 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b11e:	2240      	movs	r2, #64	; 0x40
 800b120:	431a      	orrs	r2, r3
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d016      	beq.n	800b15c <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b132:	4a0d      	ldr	r2, [pc, #52]	; (800b168 <HAL_SPI_IRQHandler+0x1f8>)
 800b134:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b13a:	0018      	movs	r0, r3
 800b13c:	f7fe f868 	bl	8009210 <HAL_DMA_Abort_IT>
 800b140:	1e03      	subs	r3, r0, #0
 800b142:	d00b      	beq.n	800b15c <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b148:	2240      	movs	r2, #64	; 0x40
 800b14a:	431a      	orrs	r2, r3
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800b150:	e004      	b.n	800b15c <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	0018      	movs	r0, r3
 800b156:	f000 f809 	bl	800b16c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b15a:	e000      	b.n	800b15e <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 800b15c:	46c0      	nop			; (mov r8, r8)
    return;
 800b15e:	46c0      	nop			; (mov r8, r8)
  }
}
 800b160:	46bd      	mov	sp, r7
 800b162:	b008      	add	sp, #32
 800b164:	bd80      	pop	{r7, pc}
 800b166:	46c0      	nop			; (mov r8, r8)
 800b168:	0800b17d 	.word	0x0800b17d

0800b16c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b082      	sub	sp, #8
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800b174:	46c0      	nop			; (mov r8, r8)
 800b176:	46bd      	mov	sp, r7
 800b178:	b002      	add	sp, #8
 800b17a:	bd80      	pop	{r7, pc}

0800b17c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b084      	sub	sp, #16
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b188:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	2246      	movs	r2, #70	; 0x46
 800b18e:	2100      	movs	r1, #0
 800b190:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	2200      	movs	r2, #0
 800b196:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	0018      	movs	r0, r3
 800b19c:	f7ff ffe6 	bl	800b16c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b1a0:	46c0      	nop			; (mov r8, r8)
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	b004      	add	sp, #16
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b088      	sub	sp, #32
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	60f8      	str	r0, [r7, #12]
 800b1b0:	60b9      	str	r1, [r7, #8]
 800b1b2:	603b      	str	r3, [r7, #0]
 800b1b4:	1dfb      	adds	r3, r7, #7
 800b1b6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b1b8:	f7fd fdac 	bl	8008d14 <HAL_GetTick>
 800b1bc:	0002      	movs	r2, r0
 800b1be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1c0:	1a9b      	subs	r3, r3, r2
 800b1c2:	683a      	ldr	r2, [r7, #0]
 800b1c4:	18d3      	adds	r3, r2, r3
 800b1c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b1c8:	f7fd fda4 	bl	8008d14 <HAL_GetTick>
 800b1cc:	0003      	movs	r3, r0
 800b1ce:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b1d0:	4b3a      	ldr	r3, [pc, #232]	; (800b2bc <SPI_WaitFlagStateUntilTimeout+0x114>)
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	015b      	lsls	r3, r3, #5
 800b1d6:	0d1b      	lsrs	r3, r3, #20
 800b1d8:	69fa      	ldr	r2, [r7, #28]
 800b1da:	4353      	muls	r3, r2
 800b1dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b1de:	e058      	b.n	800b292 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	3301      	adds	r3, #1
 800b1e4:	d055      	beq.n	800b292 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b1e6:	f7fd fd95 	bl	8008d14 <HAL_GetTick>
 800b1ea:	0002      	movs	r2, r0
 800b1ec:	69bb      	ldr	r3, [r7, #24]
 800b1ee:	1ad3      	subs	r3, r2, r3
 800b1f0:	69fa      	ldr	r2, [r7, #28]
 800b1f2:	429a      	cmp	r2, r3
 800b1f4:	d902      	bls.n	800b1fc <SPI_WaitFlagStateUntilTimeout+0x54>
 800b1f6:	69fb      	ldr	r3, [r7, #28]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d142      	bne.n	800b282 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	685a      	ldr	r2, [r3, #4]
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	21e0      	movs	r1, #224	; 0xe0
 800b208:	438a      	bics	r2, r1
 800b20a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	685a      	ldr	r2, [r3, #4]
 800b210:	2382      	movs	r3, #130	; 0x82
 800b212:	005b      	lsls	r3, r3, #1
 800b214:	429a      	cmp	r2, r3
 800b216:	d113      	bne.n	800b240 <SPI_WaitFlagStateUntilTimeout+0x98>
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	689a      	ldr	r2, [r3, #8]
 800b21c:	2380      	movs	r3, #128	; 0x80
 800b21e:	021b      	lsls	r3, r3, #8
 800b220:	429a      	cmp	r2, r3
 800b222:	d005      	beq.n	800b230 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	689a      	ldr	r2, [r3, #8]
 800b228:	2380      	movs	r3, #128	; 0x80
 800b22a:	00db      	lsls	r3, r3, #3
 800b22c:	429a      	cmp	r2, r3
 800b22e:	d107      	bne.n	800b240 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	681a      	ldr	r2, [r3, #0]
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	2140      	movs	r1, #64	; 0x40
 800b23c:	438a      	bics	r2, r1
 800b23e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b244:	2380      	movs	r3, #128	; 0x80
 800b246:	019b      	lsls	r3, r3, #6
 800b248:	429a      	cmp	r2, r3
 800b24a:	d110      	bne.n	800b26e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	681a      	ldr	r2, [r3, #0]
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	491a      	ldr	r1, [pc, #104]	; (800b2c0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800b258:	400a      	ands	r2, r1
 800b25a:	601a      	str	r2, [r3, #0]
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	681a      	ldr	r2, [r3, #0]
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	2180      	movs	r1, #128	; 0x80
 800b268:	0189      	lsls	r1, r1, #6
 800b26a:	430a      	orrs	r2, r1
 800b26c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	225d      	movs	r2, #93	; 0x5d
 800b272:	2101      	movs	r1, #1
 800b274:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	225c      	movs	r2, #92	; 0x5c
 800b27a:	2100      	movs	r1, #0
 800b27c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b27e:	2303      	movs	r3, #3
 800b280:	e017      	b.n	800b2b2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d101      	bne.n	800b28c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800b288:	2300      	movs	r3, #0
 800b28a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b28c:	697b      	ldr	r3, [r7, #20]
 800b28e:	3b01      	subs	r3, #1
 800b290:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	689b      	ldr	r3, [r3, #8]
 800b298:	68ba      	ldr	r2, [r7, #8]
 800b29a:	4013      	ands	r3, r2
 800b29c:	68ba      	ldr	r2, [r7, #8]
 800b29e:	1ad3      	subs	r3, r2, r3
 800b2a0:	425a      	negs	r2, r3
 800b2a2:	4153      	adcs	r3, r2
 800b2a4:	b2db      	uxtb	r3, r3
 800b2a6:	001a      	movs	r2, r3
 800b2a8:	1dfb      	adds	r3, r7, #7
 800b2aa:	781b      	ldrb	r3, [r3, #0]
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	d197      	bne.n	800b1e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b2b0:	2300      	movs	r3, #0
}
 800b2b2:	0018      	movs	r0, r3
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	b008      	add	sp, #32
 800b2b8:	bd80      	pop	{r7, pc}
 800b2ba:	46c0      	nop			; (mov r8, r8)
 800b2bc:	200000a8 	.word	0x200000a8
 800b2c0:	ffffdfff 	.word	0xffffdfff

0800b2c4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b08a      	sub	sp, #40	; 0x28
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	60f8      	str	r0, [r7, #12]
 800b2cc:	60b9      	str	r1, [r7, #8]
 800b2ce:	607a      	str	r2, [r7, #4]
 800b2d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b2d2:	2317      	movs	r3, #23
 800b2d4:	18fb      	adds	r3, r7, r3
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b2da:	f7fd fd1b 	bl	8008d14 <HAL_GetTick>
 800b2de:	0002      	movs	r2, r0
 800b2e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2e2:	1a9b      	subs	r3, r3, r2
 800b2e4:	683a      	ldr	r2, [r7, #0]
 800b2e6:	18d3      	adds	r3, r2, r3
 800b2e8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800b2ea:	f7fd fd13 	bl	8008d14 <HAL_GetTick>
 800b2ee:	0003      	movs	r3, r0
 800b2f0:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	330c      	adds	r3, #12
 800b2f8:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b2fa:	4b41      	ldr	r3, [pc, #260]	; (800b400 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800b2fc:	681a      	ldr	r2, [r3, #0]
 800b2fe:	0013      	movs	r3, r2
 800b300:	009b      	lsls	r3, r3, #2
 800b302:	189b      	adds	r3, r3, r2
 800b304:	00da      	lsls	r2, r3, #3
 800b306:	1ad3      	subs	r3, r2, r3
 800b308:	0d1b      	lsrs	r3, r3, #20
 800b30a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b30c:	4353      	muls	r3, r2
 800b30e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b310:	e068      	b.n	800b3e4 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b312:	68ba      	ldr	r2, [r7, #8]
 800b314:	23c0      	movs	r3, #192	; 0xc0
 800b316:	00db      	lsls	r3, r3, #3
 800b318:	429a      	cmp	r2, r3
 800b31a:	d10a      	bne.n	800b332 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d107      	bne.n	800b332 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b322:	69fb      	ldr	r3, [r7, #28]
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	b2da      	uxtb	r2, r3
 800b328:	2117      	movs	r1, #23
 800b32a:	187b      	adds	r3, r7, r1
 800b32c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b32e:	187b      	adds	r3, r7, r1
 800b330:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	3301      	adds	r3, #1
 800b336:	d055      	beq.n	800b3e4 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b338:	f7fd fcec 	bl	8008d14 <HAL_GetTick>
 800b33c:	0002      	movs	r2, r0
 800b33e:	6a3b      	ldr	r3, [r7, #32]
 800b340:	1ad3      	subs	r3, r2, r3
 800b342:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b344:	429a      	cmp	r2, r3
 800b346:	d902      	bls.n	800b34e <SPI_WaitFifoStateUntilTimeout+0x8a>
 800b348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d142      	bne.n	800b3d4 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	685a      	ldr	r2, [r3, #4]
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	21e0      	movs	r1, #224	; 0xe0
 800b35a:	438a      	bics	r2, r1
 800b35c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	685a      	ldr	r2, [r3, #4]
 800b362:	2382      	movs	r3, #130	; 0x82
 800b364:	005b      	lsls	r3, r3, #1
 800b366:	429a      	cmp	r2, r3
 800b368:	d113      	bne.n	800b392 <SPI_WaitFifoStateUntilTimeout+0xce>
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	689a      	ldr	r2, [r3, #8]
 800b36e:	2380      	movs	r3, #128	; 0x80
 800b370:	021b      	lsls	r3, r3, #8
 800b372:	429a      	cmp	r2, r3
 800b374:	d005      	beq.n	800b382 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	689a      	ldr	r2, [r3, #8]
 800b37a:	2380      	movs	r3, #128	; 0x80
 800b37c:	00db      	lsls	r3, r3, #3
 800b37e:	429a      	cmp	r2, r3
 800b380:	d107      	bne.n	800b392 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	681a      	ldr	r2, [r3, #0]
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	2140      	movs	r1, #64	; 0x40
 800b38e:	438a      	bics	r2, r1
 800b390:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b396:	2380      	movs	r3, #128	; 0x80
 800b398:	019b      	lsls	r3, r3, #6
 800b39a:	429a      	cmp	r2, r3
 800b39c:	d110      	bne.n	800b3c0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	681a      	ldr	r2, [r3, #0]
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	4916      	ldr	r1, [pc, #88]	; (800b404 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800b3aa:	400a      	ands	r2, r1
 800b3ac:	601a      	str	r2, [r3, #0]
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	681a      	ldr	r2, [r3, #0]
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	2180      	movs	r1, #128	; 0x80
 800b3ba:	0189      	lsls	r1, r1, #6
 800b3bc:	430a      	orrs	r2, r1
 800b3be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	225d      	movs	r2, #93	; 0x5d
 800b3c4:	2101      	movs	r1, #1
 800b3c6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	225c      	movs	r2, #92	; 0x5c
 800b3cc:	2100      	movs	r1, #0
 800b3ce:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b3d0:	2303      	movs	r3, #3
 800b3d2:	e010      	b.n	800b3f6 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b3d4:	69bb      	ldr	r3, [r7, #24]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d101      	bne.n	800b3de <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800b3de:	69bb      	ldr	r3, [r7, #24]
 800b3e0:	3b01      	subs	r3, #1
 800b3e2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	689b      	ldr	r3, [r3, #8]
 800b3ea:	68ba      	ldr	r2, [r7, #8]
 800b3ec:	4013      	ands	r3, r2
 800b3ee:	687a      	ldr	r2, [r7, #4]
 800b3f0:	429a      	cmp	r2, r3
 800b3f2:	d18e      	bne.n	800b312 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800b3f4:	2300      	movs	r3, #0
}
 800b3f6:	0018      	movs	r0, r3
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	b00a      	add	sp, #40	; 0x28
 800b3fc:	bd80      	pop	{r7, pc}
 800b3fe:	46c0      	nop			; (mov r8, r8)
 800b400:	200000a8 	.word	0x200000a8
 800b404:	ffffdfff 	.word	0xffffdfff

0800b408 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b086      	sub	sp, #24
 800b40c:	af02      	add	r7, sp, #8
 800b40e:	60f8      	str	r0, [r7, #12]
 800b410:	60b9      	str	r1, [r7, #8]
 800b412:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	685a      	ldr	r2, [r3, #4]
 800b418:	2382      	movs	r3, #130	; 0x82
 800b41a:	005b      	lsls	r3, r3, #1
 800b41c:	429a      	cmp	r2, r3
 800b41e:	d113      	bne.n	800b448 <SPI_EndRxTransaction+0x40>
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	689a      	ldr	r2, [r3, #8]
 800b424:	2380      	movs	r3, #128	; 0x80
 800b426:	021b      	lsls	r3, r3, #8
 800b428:	429a      	cmp	r2, r3
 800b42a:	d005      	beq.n	800b438 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	689a      	ldr	r2, [r3, #8]
 800b430:	2380      	movs	r3, #128	; 0x80
 800b432:	00db      	lsls	r3, r3, #3
 800b434:	429a      	cmp	r2, r3
 800b436:	d107      	bne.n	800b448 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	681a      	ldr	r2, [r3, #0]
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	2140      	movs	r1, #64	; 0x40
 800b444:	438a      	bics	r2, r1
 800b446:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b448:	68ba      	ldr	r2, [r7, #8]
 800b44a:	68f8      	ldr	r0, [r7, #12]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	9300      	str	r3, [sp, #0]
 800b450:	0013      	movs	r3, r2
 800b452:	2200      	movs	r2, #0
 800b454:	2180      	movs	r1, #128	; 0x80
 800b456:	f7ff fea7 	bl	800b1a8 <SPI_WaitFlagStateUntilTimeout>
 800b45a:	1e03      	subs	r3, r0, #0
 800b45c:	d007      	beq.n	800b46e <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b462:	2220      	movs	r2, #32
 800b464:	431a      	orrs	r2, r3
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b46a:	2303      	movs	r3, #3
 800b46c:	e026      	b.n	800b4bc <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	685a      	ldr	r2, [r3, #4]
 800b472:	2382      	movs	r3, #130	; 0x82
 800b474:	005b      	lsls	r3, r3, #1
 800b476:	429a      	cmp	r2, r3
 800b478:	d11f      	bne.n	800b4ba <SPI_EndRxTransaction+0xb2>
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	689a      	ldr	r2, [r3, #8]
 800b47e:	2380      	movs	r3, #128	; 0x80
 800b480:	021b      	lsls	r3, r3, #8
 800b482:	429a      	cmp	r2, r3
 800b484:	d005      	beq.n	800b492 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	689a      	ldr	r2, [r3, #8]
 800b48a:	2380      	movs	r3, #128	; 0x80
 800b48c:	00db      	lsls	r3, r3, #3
 800b48e:	429a      	cmp	r2, r3
 800b490:	d113      	bne.n	800b4ba <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b492:	68ba      	ldr	r2, [r7, #8]
 800b494:	23c0      	movs	r3, #192	; 0xc0
 800b496:	00d9      	lsls	r1, r3, #3
 800b498:	68f8      	ldr	r0, [r7, #12]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	9300      	str	r3, [sp, #0]
 800b49e:	0013      	movs	r3, r2
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	f7ff ff0f 	bl	800b2c4 <SPI_WaitFifoStateUntilTimeout>
 800b4a6:	1e03      	subs	r3, r0, #0
 800b4a8:	d007      	beq.n	800b4ba <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b4ae:	2220      	movs	r2, #32
 800b4b0:	431a      	orrs	r2, r3
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800b4b6:	2303      	movs	r3, #3
 800b4b8:	e000      	b.n	800b4bc <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800b4ba:	2300      	movs	r3, #0
}
 800b4bc:	0018      	movs	r0, r3
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	b004      	add	sp, #16
 800b4c2:	bd80      	pop	{r7, pc}

0800b4c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b086      	sub	sp, #24
 800b4c8:	af02      	add	r7, sp, #8
 800b4ca:	60f8      	str	r0, [r7, #12]
 800b4cc:	60b9      	str	r1, [r7, #8]
 800b4ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b4d0:	68ba      	ldr	r2, [r7, #8]
 800b4d2:	23c0      	movs	r3, #192	; 0xc0
 800b4d4:	0159      	lsls	r1, r3, #5
 800b4d6:	68f8      	ldr	r0, [r7, #12]
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	9300      	str	r3, [sp, #0]
 800b4dc:	0013      	movs	r3, r2
 800b4de:	2200      	movs	r2, #0
 800b4e0:	f7ff fef0 	bl	800b2c4 <SPI_WaitFifoStateUntilTimeout>
 800b4e4:	1e03      	subs	r3, r0, #0
 800b4e6:	d007      	beq.n	800b4f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b4ec:	2220      	movs	r2, #32
 800b4ee:	431a      	orrs	r2, r3
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b4f4:	2303      	movs	r3, #3
 800b4f6:	e027      	b.n	800b548 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b4f8:	68ba      	ldr	r2, [r7, #8]
 800b4fa:	68f8      	ldr	r0, [r7, #12]
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	9300      	str	r3, [sp, #0]
 800b500:	0013      	movs	r3, r2
 800b502:	2200      	movs	r2, #0
 800b504:	2180      	movs	r1, #128	; 0x80
 800b506:	f7ff fe4f 	bl	800b1a8 <SPI_WaitFlagStateUntilTimeout>
 800b50a:	1e03      	subs	r3, r0, #0
 800b50c:	d007      	beq.n	800b51e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b512:	2220      	movs	r2, #32
 800b514:	431a      	orrs	r2, r3
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b51a:	2303      	movs	r3, #3
 800b51c:	e014      	b.n	800b548 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b51e:	68ba      	ldr	r2, [r7, #8]
 800b520:	23c0      	movs	r3, #192	; 0xc0
 800b522:	00d9      	lsls	r1, r3, #3
 800b524:	68f8      	ldr	r0, [r7, #12]
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	9300      	str	r3, [sp, #0]
 800b52a:	0013      	movs	r3, r2
 800b52c:	2200      	movs	r2, #0
 800b52e:	f7ff fec9 	bl	800b2c4 <SPI_WaitFifoStateUntilTimeout>
 800b532:	1e03      	subs	r3, r0, #0
 800b534:	d007      	beq.n	800b546 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b53a:	2220      	movs	r2, #32
 800b53c:	431a      	orrs	r2, r3
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b542:	2303      	movs	r3, #3
 800b544:	e000      	b.n	800b548 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b546:	2300      	movs	r3, #0
}
 800b548:	0018      	movs	r0, r3
 800b54a:	46bd      	mov	sp, r7
 800b54c:	b004      	add	sp, #16
 800b54e:	bd80      	pop	{r7, pc}

0800b550 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b082      	sub	sp, #8
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d101      	bne.n	800b562 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b55e:	2301      	movs	r3, #1
 800b560:	e04a      	b.n	800b5f8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	223d      	movs	r2, #61	; 0x3d
 800b566:	5c9b      	ldrb	r3, [r3, r2]
 800b568:	b2db      	uxtb	r3, r3
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d107      	bne.n	800b57e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	223c      	movs	r2, #60	; 0x3c
 800b572:	2100      	movs	r1, #0
 800b574:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	0018      	movs	r0, r3
 800b57a:	f7fc fadd 	bl	8007b38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	223d      	movs	r2, #61	; 0x3d
 800b582:	2102      	movs	r1, #2
 800b584:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681a      	ldr	r2, [r3, #0]
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	3304      	adds	r3, #4
 800b58e:	0019      	movs	r1, r3
 800b590:	0010      	movs	r0, r2
 800b592:	f000 fdb3 	bl	800c0fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	2248      	movs	r2, #72	; 0x48
 800b59a:	2101      	movs	r1, #1
 800b59c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	223e      	movs	r2, #62	; 0x3e
 800b5a2:	2101      	movs	r1, #1
 800b5a4:	5499      	strb	r1, [r3, r2]
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	223f      	movs	r2, #63	; 0x3f
 800b5aa:	2101      	movs	r1, #1
 800b5ac:	5499      	strb	r1, [r3, r2]
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2240      	movs	r2, #64	; 0x40
 800b5b2:	2101      	movs	r1, #1
 800b5b4:	5499      	strb	r1, [r3, r2]
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2241      	movs	r2, #65	; 0x41
 800b5ba:	2101      	movs	r1, #1
 800b5bc:	5499      	strb	r1, [r3, r2]
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2242      	movs	r2, #66	; 0x42
 800b5c2:	2101      	movs	r1, #1
 800b5c4:	5499      	strb	r1, [r3, r2]
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2243      	movs	r2, #67	; 0x43
 800b5ca:	2101      	movs	r1, #1
 800b5cc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	2244      	movs	r2, #68	; 0x44
 800b5d2:	2101      	movs	r1, #1
 800b5d4:	5499      	strb	r1, [r3, r2]
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2245      	movs	r2, #69	; 0x45
 800b5da:	2101      	movs	r1, #1
 800b5dc:	5499      	strb	r1, [r3, r2]
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	2246      	movs	r2, #70	; 0x46
 800b5e2:	2101      	movs	r1, #1
 800b5e4:	5499      	strb	r1, [r3, r2]
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	2247      	movs	r2, #71	; 0x47
 800b5ea:	2101      	movs	r1, #1
 800b5ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	223d      	movs	r2, #61	; 0x3d
 800b5f2:	2101      	movs	r1, #1
 800b5f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b5f6:	2300      	movs	r3, #0
}
 800b5f8:	0018      	movs	r0, r3
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	b002      	add	sp, #8
 800b5fe:	bd80      	pop	{r7, pc}

0800b600 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b084      	sub	sp, #16
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	223d      	movs	r2, #61	; 0x3d
 800b60c:	5c9b      	ldrb	r3, [r3, r2]
 800b60e:	b2db      	uxtb	r3, r3
 800b610:	2b01      	cmp	r3, #1
 800b612:	d001      	beq.n	800b618 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b614:	2301      	movs	r3, #1
 800b616:	e03c      	b.n	800b692 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	223d      	movs	r2, #61	; 0x3d
 800b61c:	2102      	movs	r1, #2
 800b61e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	68da      	ldr	r2, [r3, #12]
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	2101      	movs	r1, #1
 800b62c:	430a      	orrs	r2, r1
 800b62e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	4a19      	ldr	r2, [pc, #100]	; (800b69c <HAL_TIM_Base_Start_IT+0x9c>)
 800b636:	4293      	cmp	r3, r2
 800b638:	d009      	beq.n	800b64e <HAL_TIM_Base_Start_IT+0x4e>
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	4a18      	ldr	r2, [pc, #96]	; (800b6a0 <HAL_TIM_Base_Start_IT+0xa0>)
 800b640:	4293      	cmp	r3, r2
 800b642:	d004      	beq.n	800b64e <HAL_TIM_Base_Start_IT+0x4e>
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	4a16      	ldr	r2, [pc, #88]	; (800b6a4 <HAL_TIM_Base_Start_IT+0xa4>)
 800b64a:	4293      	cmp	r3, r2
 800b64c:	d116      	bne.n	800b67c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	689b      	ldr	r3, [r3, #8]
 800b654:	4a14      	ldr	r2, [pc, #80]	; (800b6a8 <HAL_TIM_Base_Start_IT+0xa8>)
 800b656:	4013      	ands	r3, r2
 800b658:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	2b06      	cmp	r3, #6
 800b65e:	d016      	beq.n	800b68e <HAL_TIM_Base_Start_IT+0x8e>
 800b660:	68fa      	ldr	r2, [r7, #12]
 800b662:	2380      	movs	r3, #128	; 0x80
 800b664:	025b      	lsls	r3, r3, #9
 800b666:	429a      	cmp	r2, r3
 800b668:	d011      	beq.n	800b68e <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	681a      	ldr	r2, [r3, #0]
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	2101      	movs	r1, #1
 800b676:	430a      	orrs	r2, r1
 800b678:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b67a:	e008      	b.n	800b68e <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	681a      	ldr	r2, [r3, #0]
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	2101      	movs	r1, #1
 800b688:	430a      	orrs	r2, r1
 800b68a:	601a      	str	r2, [r3, #0]
 800b68c:	e000      	b.n	800b690 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b68e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800b690:	2300      	movs	r3, #0
}
 800b692:	0018      	movs	r0, r3
 800b694:	46bd      	mov	sp, r7
 800b696:	b004      	add	sp, #16
 800b698:	bd80      	pop	{r7, pc}
 800b69a:	46c0      	nop			; (mov r8, r8)
 800b69c:	40012c00 	.word	0x40012c00
 800b6a0:	40000400 	.word	0x40000400
 800b6a4:	40014000 	.word	0x40014000
 800b6a8:	00010007 	.word	0x00010007

0800b6ac <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b082      	sub	sp, #8
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	68da      	ldr	r2, [r3, #12]
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	2101      	movs	r1, #1
 800b6c0:	438a      	bics	r2, r1
 800b6c2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	6a1b      	ldr	r3, [r3, #32]
 800b6ca:	4a0d      	ldr	r2, [pc, #52]	; (800b700 <HAL_TIM_Base_Stop_IT+0x54>)
 800b6cc:	4013      	ands	r3, r2
 800b6ce:	d10d      	bne.n	800b6ec <HAL_TIM_Base_Stop_IT+0x40>
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	6a1b      	ldr	r3, [r3, #32]
 800b6d6:	4a0b      	ldr	r2, [pc, #44]	; (800b704 <HAL_TIM_Base_Stop_IT+0x58>)
 800b6d8:	4013      	ands	r3, r2
 800b6da:	d107      	bne.n	800b6ec <HAL_TIM_Base_Stop_IT+0x40>
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	681a      	ldr	r2, [r3, #0]
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	2101      	movs	r1, #1
 800b6e8:	438a      	bics	r2, r1
 800b6ea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	223d      	movs	r2, #61	; 0x3d
 800b6f0:	2101      	movs	r1, #1
 800b6f2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800b6f4:	2300      	movs	r3, #0
}
 800b6f6:	0018      	movs	r0, r3
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	b002      	add	sp, #8
 800b6fc:	bd80      	pop	{r7, pc}
 800b6fe:	46c0      	nop			; (mov r8, r8)
 800b700:	00001111 	.word	0x00001111
 800b704:	00000444 	.word	0x00000444

0800b708 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b082      	sub	sp, #8
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d101      	bne.n	800b71a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800b716:	2301      	movs	r3, #1
 800b718:	e04a      	b.n	800b7b0 <HAL_TIM_IC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	223d      	movs	r2, #61	; 0x3d
 800b71e:	5c9b      	ldrb	r3, [r3, r2]
 800b720:	b2db      	uxtb	r3, r3
 800b722:	2b00      	cmp	r3, #0
 800b724:	d107      	bne.n	800b736 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	223c      	movs	r2, #60	; 0x3c
 800b72a:	2100      	movs	r1, #0
 800b72c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	0018      	movs	r0, r3
 800b732:	f7fc f981 	bl	8007a38 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	223d      	movs	r2, #61	; 0x3d
 800b73a:	2102      	movs	r1, #2
 800b73c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681a      	ldr	r2, [r3, #0]
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	3304      	adds	r3, #4
 800b746:	0019      	movs	r1, r3
 800b748:	0010      	movs	r0, r2
 800b74a:	f000 fcd7 	bl	800c0fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	2248      	movs	r2, #72	; 0x48
 800b752:	2101      	movs	r1, #1
 800b754:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	223e      	movs	r2, #62	; 0x3e
 800b75a:	2101      	movs	r1, #1
 800b75c:	5499      	strb	r1, [r3, r2]
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	223f      	movs	r2, #63	; 0x3f
 800b762:	2101      	movs	r1, #1
 800b764:	5499      	strb	r1, [r3, r2]
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	2240      	movs	r2, #64	; 0x40
 800b76a:	2101      	movs	r1, #1
 800b76c:	5499      	strb	r1, [r3, r2]
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	2241      	movs	r2, #65	; 0x41
 800b772:	2101      	movs	r1, #1
 800b774:	5499      	strb	r1, [r3, r2]
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2242      	movs	r2, #66	; 0x42
 800b77a:	2101      	movs	r1, #1
 800b77c:	5499      	strb	r1, [r3, r2]
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2243      	movs	r2, #67	; 0x43
 800b782:	2101      	movs	r1, #1
 800b784:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	2244      	movs	r2, #68	; 0x44
 800b78a:	2101      	movs	r1, #1
 800b78c:	5499      	strb	r1, [r3, r2]
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2245      	movs	r2, #69	; 0x45
 800b792:	2101      	movs	r1, #1
 800b794:	5499      	strb	r1, [r3, r2]
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2246      	movs	r2, #70	; 0x46
 800b79a:	2101      	movs	r1, #1
 800b79c:	5499      	strb	r1, [r3, r2]
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2247      	movs	r2, #71	; 0x47
 800b7a2:	2101      	movs	r1, #1
 800b7a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	223d      	movs	r2, #61	; 0x3d
 800b7aa:	2101      	movs	r1, #1
 800b7ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b7ae:	2300      	movs	r3, #0
}
 800b7b0:	0018      	movs	r0, r3
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	b002      	add	sp, #8
 800b7b6:	bd80      	pop	{r7, pc}

0800b7b8 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b086      	sub	sp, #24
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	60f8      	str	r0, [r7, #12]
 800b7c0:	60b9      	str	r1, [r7, #8]
 800b7c2:	607a      	str	r2, [r7, #4]
 800b7c4:	001a      	movs	r2, r3
 800b7c6:	1cbb      	adds	r3, r7, #2
 800b7c8:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b7ca:	2317      	movs	r3, #23
 800b7cc:	18fb      	adds	r3, r7, r3
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800b7d2:	68bb      	ldr	r3, [r7, #8]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d104      	bne.n	800b7e2 <HAL_TIM_IC_Start_DMA+0x2a>
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	223e      	movs	r2, #62	; 0x3e
 800b7dc:	5c9b      	ldrb	r3, [r3, r2]
 800b7de:	b2db      	uxtb	r3, r3
 800b7e0:	e023      	b.n	800b82a <HAL_TIM_IC_Start_DMA+0x72>
 800b7e2:	68bb      	ldr	r3, [r7, #8]
 800b7e4:	2b04      	cmp	r3, #4
 800b7e6:	d104      	bne.n	800b7f2 <HAL_TIM_IC_Start_DMA+0x3a>
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	223f      	movs	r2, #63	; 0x3f
 800b7ec:	5c9b      	ldrb	r3, [r3, r2]
 800b7ee:	b2db      	uxtb	r3, r3
 800b7f0:	e01b      	b.n	800b82a <HAL_TIM_IC_Start_DMA+0x72>
 800b7f2:	68bb      	ldr	r3, [r7, #8]
 800b7f4:	2b08      	cmp	r3, #8
 800b7f6:	d104      	bne.n	800b802 <HAL_TIM_IC_Start_DMA+0x4a>
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	2240      	movs	r2, #64	; 0x40
 800b7fc:	5c9b      	ldrb	r3, [r3, r2]
 800b7fe:	b2db      	uxtb	r3, r3
 800b800:	e013      	b.n	800b82a <HAL_TIM_IC_Start_DMA+0x72>
 800b802:	68bb      	ldr	r3, [r7, #8]
 800b804:	2b0c      	cmp	r3, #12
 800b806:	d104      	bne.n	800b812 <HAL_TIM_IC_Start_DMA+0x5a>
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	2241      	movs	r2, #65	; 0x41
 800b80c:	5c9b      	ldrb	r3, [r3, r2]
 800b80e:	b2db      	uxtb	r3, r3
 800b810:	e00b      	b.n	800b82a <HAL_TIM_IC_Start_DMA+0x72>
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	2b10      	cmp	r3, #16
 800b816:	d104      	bne.n	800b822 <HAL_TIM_IC_Start_DMA+0x6a>
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	2242      	movs	r2, #66	; 0x42
 800b81c:	5c9b      	ldrb	r3, [r3, r2]
 800b81e:	b2db      	uxtb	r3, r3
 800b820:	e003      	b.n	800b82a <HAL_TIM_IC_Start_DMA+0x72>
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	2243      	movs	r2, #67	; 0x43
 800b826:	5c9b      	ldrb	r3, [r3, r2]
 800b828:	b2db      	uxtb	r3, r3
 800b82a:	2216      	movs	r2, #22
 800b82c:	18ba      	adds	r2, r7, r2
 800b82e:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800b830:	68bb      	ldr	r3, [r7, #8]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d104      	bne.n	800b840 <HAL_TIM_IC_Start_DMA+0x88>
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2244      	movs	r2, #68	; 0x44
 800b83a:	5c9b      	ldrb	r3, [r3, r2]
 800b83c:	b2db      	uxtb	r3, r3
 800b83e:	e013      	b.n	800b868 <HAL_TIM_IC_Start_DMA+0xb0>
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	2b04      	cmp	r3, #4
 800b844:	d104      	bne.n	800b850 <HAL_TIM_IC_Start_DMA+0x98>
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	2245      	movs	r2, #69	; 0x45
 800b84a:	5c9b      	ldrb	r3, [r3, r2]
 800b84c:	b2db      	uxtb	r3, r3
 800b84e:	e00b      	b.n	800b868 <HAL_TIM_IC_Start_DMA+0xb0>
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	2b08      	cmp	r3, #8
 800b854:	d104      	bne.n	800b860 <HAL_TIM_IC_Start_DMA+0xa8>
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	2246      	movs	r2, #70	; 0x46
 800b85a:	5c9b      	ldrb	r3, [r3, r2]
 800b85c:	b2db      	uxtb	r3, r3
 800b85e:	e003      	b.n	800b868 <HAL_TIM_IC_Start_DMA+0xb0>
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	2247      	movs	r2, #71	; 0x47
 800b864:	5c9b      	ldrb	r3, [r3, r2]
 800b866:	b2db      	uxtb	r3, r3
 800b868:	2115      	movs	r1, #21
 800b86a:	187a      	adds	r2, r7, r1
 800b86c:	7013      	strb	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b86e:	2316      	movs	r3, #22
 800b870:	18fb      	adds	r3, r7, r3
 800b872:	781b      	ldrb	r3, [r3, #0]
 800b874:	2b02      	cmp	r3, #2
 800b876:	d003      	beq.n	800b880 <HAL_TIM_IC_Start_DMA+0xc8>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800b878:	187b      	adds	r3, r7, r1
 800b87a:	781b      	ldrb	r3, [r3, #0]
 800b87c:	2b02      	cmp	r3, #2
 800b87e:	d101      	bne.n	800b884 <HAL_TIM_IC_Start_DMA+0xcc>
  {
    return HAL_BUSY;
 800b880:	2302      	movs	r3, #2
 800b882:	e146      	b.n	800bb12 <HAL_TIM_IC_Start_DMA+0x35a>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800b884:	2316      	movs	r3, #22
 800b886:	18fb      	adds	r3, r7, r3
 800b888:	781b      	ldrb	r3, [r3, #0]
 800b88a:	2b01      	cmp	r3, #1
 800b88c:	d156      	bne.n	800b93c <HAL_TIM_IC_Start_DMA+0x184>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 800b88e:	2315      	movs	r3, #21
 800b890:	18fb      	adds	r3, r7, r3
 800b892:	781b      	ldrb	r3, [r3, #0]
 800b894:	2b01      	cmp	r3, #1
 800b896:	d151      	bne.n	800b93c <HAL_TIM_IC_Start_DMA+0x184>
  {
    if ((pData == NULL) || (Length == 0U))
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d003      	beq.n	800b8a6 <HAL_TIM_IC_Start_DMA+0xee>
 800b89e:	1cbb      	adds	r3, r7, #2
 800b8a0:	881b      	ldrh	r3, [r3, #0]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d101      	bne.n	800b8aa <HAL_TIM_IC_Start_DMA+0xf2>
    {
      return HAL_ERROR;
 800b8a6:	2301      	movs	r3, #1
 800b8a8:	e133      	b.n	800bb12 <HAL_TIM_IC_Start_DMA+0x35a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b8aa:	68bb      	ldr	r3, [r7, #8]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d104      	bne.n	800b8ba <HAL_TIM_IC_Start_DMA+0x102>
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	223e      	movs	r2, #62	; 0x3e
 800b8b4:	2102      	movs	r1, #2
 800b8b6:	5499      	strb	r1, [r3, r2]
 800b8b8:	e023      	b.n	800b902 <HAL_TIM_IC_Start_DMA+0x14a>
 800b8ba:	68bb      	ldr	r3, [r7, #8]
 800b8bc:	2b04      	cmp	r3, #4
 800b8be:	d104      	bne.n	800b8ca <HAL_TIM_IC_Start_DMA+0x112>
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	223f      	movs	r2, #63	; 0x3f
 800b8c4:	2102      	movs	r1, #2
 800b8c6:	5499      	strb	r1, [r3, r2]
 800b8c8:	e01b      	b.n	800b902 <HAL_TIM_IC_Start_DMA+0x14a>
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	2b08      	cmp	r3, #8
 800b8ce:	d104      	bne.n	800b8da <HAL_TIM_IC_Start_DMA+0x122>
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	2240      	movs	r2, #64	; 0x40
 800b8d4:	2102      	movs	r1, #2
 800b8d6:	5499      	strb	r1, [r3, r2]
 800b8d8:	e013      	b.n	800b902 <HAL_TIM_IC_Start_DMA+0x14a>
 800b8da:	68bb      	ldr	r3, [r7, #8]
 800b8dc:	2b0c      	cmp	r3, #12
 800b8de:	d104      	bne.n	800b8ea <HAL_TIM_IC_Start_DMA+0x132>
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	2241      	movs	r2, #65	; 0x41
 800b8e4:	2102      	movs	r1, #2
 800b8e6:	5499      	strb	r1, [r3, r2]
 800b8e8:	e00b      	b.n	800b902 <HAL_TIM_IC_Start_DMA+0x14a>
 800b8ea:	68bb      	ldr	r3, [r7, #8]
 800b8ec:	2b10      	cmp	r3, #16
 800b8ee:	d104      	bne.n	800b8fa <HAL_TIM_IC_Start_DMA+0x142>
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	2242      	movs	r2, #66	; 0x42
 800b8f4:	2102      	movs	r1, #2
 800b8f6:	5499      	strb	r1, [r3, r2]
 800b8f8:	e003      	b.n	800b902 <HAL_TIM_IC_Start_DMA+0x14a>
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	2243      	movs	r2, #67	; 0x43
 800b8fe:	2102      	movs	r1, #2
 800b900:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d104      	bne.n	800b912 <HAL_TIM_IC_Start_DMA+0x15a>
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	2244      	movs	r2, #68	; 0x44
 800b90c:	2102      	movs	r1, #2
 800b90e:	5499      	strb	r1, [r3, r2]
    if ((pData == NULL) || (Length == 0U))
 800b910:	e016      	b.n	800b940 <HAL_TIM_IC_Start_DMA+0x188>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	2b04      	cmp	r3, #4
 800b916:	d104      	bne.n	800b922 <HAL_TIM_IC_Start_DMA+0x16a>
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	2245      	movs	r2, #69	; 0x45
 800b91c:	2102      	movs	r1, #2
 800b91e:	5499      	strb	r1, [r3, r2]
    if ((pData == NULL) || (Length == 0U))
 800b920:	e00e      	b.n	800b940 <HAL_TIM_IC_Start_DMA+0x188>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b922:	68bb      	ldr	r3, [r7, #8]
 800b924:	2b08      	cmp	r3, #8
 800b926:	d104      	bne.n	800b932 <HAL_TIM_IC_Start_DMA+0x17a>
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	2246      	movs	r2, #70	; 0x46
 800b92c:	2102      	movs	r1, #2
 800b92e:	5499      	strb	r1, [r3, r2]
    if ((pData == NULL) || (Length == 0U))
 800b930:	e006      	b.n	800b940 <HAL_TIM_IC_Start_DMA+0x188>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	2247      	movs	r2, #71	; 0x47
 800b936:	2102      	movs	r1, #2
 800b938:	5499      	strb	r1, [r3, r2]
    if ((pData == NULL) || (Length == 0U))
 800b93a:	e001      	b.n	800b940 <HAL_TIM_IC_Start_DMA+0x188>
    }
  }
  else
  {
    return HAL_ERROR;
 800b93c:	2301      	movs	r3, #1
 800b93e:	e0e8      	b.n	800bb12 <HAL_TIM_IC_Start_DMA+0x35a>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	68b9      	ldr	r1, [r7, #8]
 800b946:	2201      	movs	r2, #1
 800b948:	0018      	movs	r0, r3
 800b94a:	f000 fd6d 	bl	800c428 <TIM_CCxChannelCmd>

  switch (Channel)
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	2b0c      	cmp	r3, #12
 800b952:	d100      	bne.n	800b956 <HAL_TIM_IC_Start_DMA+0x19e>
 800b954:	e080      	b.n	800ba58 <HAL_TIM_IC_Start_DMA+0x2a0>
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	2b0c      	cmp	r3, #12
 800b95a:	d900      	bls.n	800b95e <HAL_TIM_IC_Start_DMA+0x1a6>
 800b95c:	e0a1      	b.n	800baa2 <HAL_TIM_IC_Start_DMA+0x2ea>
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	2b08      	cmp	r3, #8
 800b962:	d054      	beq.n	800ba0e <HAL_TIM_IC_Start_DMA+0x256>
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	2b08      	cmp	r3, #8
 800b968:	d900      	bls.n	800b96c <HAL_TIM_IC_Start_DMA+0x1b4>
 800b96a:	e09a      	b.n	800baa2 <HAL_TIM_IC_Start_DMA+0x2ea>
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d003      	beq.n	800b97a <HAL_TIM_IC_Start_DMA+0x1c2>
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	2b04      	cmp	r3, #4
 800b976:	d025      	beq.n	800b9c4 <HAL_TIM_IC_Start_DMA+0x20c>
 800b978:	e093      	b.n	800baa2 <HAL_TIM_IC_Start_DMA+0x2ea>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b97e:	4a67      	ldr	r2, [pc, #412]	; (800bb1c <HAL_TIM_IC_Start_DMA+0x364>)
 800b980:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b986:	4a66      	ldr	r2, [pc, #408]	; (800bb20 <HAL_TIM_IC_Start_DMA+0x368>)
 800b988:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b98e:	4a65      	ldr	r2, [pc, #404]	; (800bb24 <HAL_TIM_IC_Start_DMA+0x36c>)
 800b990:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	3334      	adds	r3, #52	; 0x34
 800b99c:	0019      	movs	r1, r3
 800b99e:	687a      	ldr	r2, [r7, #4]
 800b9a0:	1cbb      	adds	r3, r7, #2
 800b9a2:	881b      	ldrh	r3, [r3, #0]
 800b9a4:	f7fd fb4c 	bl	8009040 <HAL_DMA_Start_IT>
 800b9a8:	1e03      	subs	r3, r0, #0
 800b9aa:	d001      	beq.n	800b9b0 <HAL_TIM_IC_Start_DMA+0x1f8>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	e0b0      	b.n	800bb12 <HAL_TIM_IC_Start_DMA+0x35a>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	68da      	ldr	r2, [r3, #12]
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	2180      	movs	r1, #128	; 0x80
 800b9bc:	0089      	lsls	r1, r1, #2
 800b9be:	430a      	orrs	r2, r1
 800b9c0:	60da      	str	r2, [r3, #12]
      break;
 800b9c2:	e073      	b.n	800baac <HAL_TIM_IC_Start_DMA+0x2f4>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9c8:	4a54      	ldr	r2, [pc, #336]	; (800bb1c <HAL_TIM_IC_Start_DMA+0x364>)
 800b9ca:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9d0:	4a53      	ldr	r2, [pc, #332]	; (800bb20 <HAL_TIM_IC_Start_DMA+0x368>)
 800b9d2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9d8:	4a52      	ldr	r2, [pc, #328]	; (800bb24 <HAL_TIM_IC_Start_DMA+0x36c>)
 800b9da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	3338      	adds	r3, #56	; 0x38
 800b9e6:	0019      	movs	r1, r3
 800b9e8:	687a      	ldr	r2, [r7, #4]
 800b9ea:	1cbb      	adds	r3, r7, #2
 800b9ec:	881b      	ldrh	r3, [r3, #0]
 800b9ee:	f7fd fb27 	bl	8009040 <HAL_DMA_Start_IT>
 800b9f2:	1e03      	subs	r3, r0, #0
 800b9f4:	d001      	beq.n	800b9fa <HAL_TIM_IC_Start_DMA+0x242>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800b9f6:	2301      	movs	r3, #1
 800b9f8:	e08b      	b.n	800bb12 <HAL_TIM_IC_Start_DMA+0x35a>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	68da      	ldr	r2, [r3, #12]
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	2180      	movs	r1, #128	; 0x80
 800ba06:	00c9      	lsls	r1, r1, #3
 800ba08:	430a      	orrs	r2, r1
 800ba0a:	60da      	str	r2, [r3, #12]
      break;
 800ba0c:	e04e      	b.n	800baac <HAL_TIM_IC_Start_DMA+0x2f4>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba12:	4a42      	ldr	r2, [pc, #264]	; (800bb1c <HAL_TIM_IC_Start_DMA+0x364>)
 800ba14:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba1a:	4a41      	ldr	r2, [pc, #260]	; (800bb20 <HAL_TIM_IC_Start_DMA+0x368>)
 800ba1c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba22:	4a40      	ldr	r2, [pc, #256]	; (800bb24 <HAL_TIM_IC_Start_DMA+0x36c>)
 800ba24:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	333c      	adds	r3, #60	; 0x3c
 800ba30:	0019      	movs	r1, r3
 800ba32:	687a      	ldr	r2, [r7, #4]
 800ba34:	1cbb      	adds	r3, r7, #2
 800ba36:	881b      	ldrh	r3, [r3, #0]
 800ba38:	f7fd fb02 	bl	8009040 <HAL_DMA_Start_IT>
 800ba3c:	1e03      	subs	r3, r0, #0
 800ba3e:	d001      	beq.n	800ba44 <HAL_TIM_IC_Start_DMA+0x28c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800ba40:	2301      	movs	r3, #1
 800ba42:	e066      	b.n	800bb12 <HAL_TIM_IC_Start_DMA+0x35a>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	68da      	ldr	r2, [r3, #12]
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	2180      	movs	r1, #128	; 0x80
 800ba50:	0109      	lsls	r1, r1, #4
 800ba52:	430a      	orrs	r2, r1
 800ba54:	60da      	str	r2, [r3, #12]
      break;
 800ba56:	e029      	b.n	800baac <HAL_TIM_IC_Start_DMA+0x2f4>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba5c:	4a2f      	ldr	r2, [pc, #188]	; (800bb1c <HAL_TIM_IC_Start_DMA+0x364>)
 800ba5e:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba64:	4a2e      	ldr	r2, [pc, #184]	; (800bb20 <HAL_TIM_IC_Start_DMA+0x368>)
 800ba66:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba6c:	4a2d      	ldr	r2, [pc, #180]	; (800bb24 <HAL_TIM_IC_Start_DMA+0x36c>)
 800ba6e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	3340      	adds	r3, #64	; 0x40
 800ba7a:	0019      	movs	r1, r3
 800ba7c:	687a      	ldr	r2, [r7, #4]
 800ba7e:	1cbb      	adds	r3, r7, #2
 800ba80:	881b      	ldrh	r3, [r3, #0]
 800ba82:	f7fd fadd 	bl	8009040 <HAL_DMA_Start_IT>
 800ba86:	1e03      	subs	r3, r0, #0
 800ba88:	d001      	beq.n	800ba8e <HAL_TIM_IC_Start_DMA+0x2d6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	e041      	b.n	800bb12 <HAL_TIM_IC_Start_DMA+0x35a>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	68da      	ldr	r2, [r3, #12]
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	2180      	movs	r1, #128	; 0x80
 800ba9a:	0149      	lsls	r1, r1, #5
 800ba9c:	430a      	orrs	r2, r1
 800ba9e:	60da      	str	r2, [r3, #12]
      break;
 800baa0:	e004      	b.n	800baac <HAL_TIM_IC_Start_DMA+0x2f4>
    }

    default:
      status = HAL_ERROR;
 800baa2:	2317      	movs	r3, #23
 800baa4:	18fb      	adds	r3, r7, r3
 800baa6:	2201      	movs	r2, #1
 800baa8:	701a      	strb	r2, [r3, #0]
      break;
 800baaa:	46c0      	nop			; (mov r8, r8)
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	4a1d      	ldr	r2, [pc, #116]	; (800bb28 <HAL_TIM_IC_Start_DMA+0x370>)
 800bab2:	4293      	cmp	r3, r2
 800bab4:	d009      	beq.n	800baca <HAL_TIM_IC_Start_DMA+0x312>
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	4a1c      	ldr	r2, [pc, #112]	; (800bb2c <HAL_TIM_IC_Start_DMA+0x374>)
 800babc:	4293      	cmp	r3, r2
 800babe:	d004      	beq.n	800baca <HAL_TIM_IC_Start_DMA+0x312>
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	4a1a      	ldr	r2, [pc, #104]	; (800bb30 <HAL_TIM_IC_Start_DMA+0x378>)
 800bac6:	4293      	cmp	r3, r2
 800bac8:	d116      	bne.n	800baf8 <HAL_TIM_IC_Start_DMA+0x340>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	689b      	ldr	r3, [r3, #8]
 800bad0:	4a18      	ldr	r2, [pc, #96]	; (800bb34 <HAL_TIM_IC_Start_DMA+0x37c>)
 800bad2:	4013      	ands	r3, r2
 800bad4:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bad6:	693b      	ldr	r3, [r7, #16]
 800bad8:	2b06      	cmp	r3, #6
 800bada:	d016      	beq.n	800bb0a <HAL_TIM_IC_Start_DMA+0x352>
 800badc:	693a      	ldr	r2, [r7, #16]
 800bade:	2380      	movs	r3, #128	; 0x80
 800bae0:	025b      	lsls	r3, r3, #9
 800bae2:	429a      	cmp	r2, r3
 800bae4:	d011      	beq.n	800bb0a <HAL_TIM_IC_Start_DMA+0x352>
    {
      __HAL_TIM_ENABLE(htim);
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	681a      	ldr	r2, [r3, #0]
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	2101      	movs	r1, #1
 800baf2:	430a      	orrs	r2, r1
 800baf4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800baf6:	e008      	b.n	800bb0a <HAL_TIM_IC_Start_DMA+0x352>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	681a      	ldr	r2, [r3, #0]
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	2101      	movs	r1, #1
 800bb04:	430a      	orrs	r2, r1
 800bb06:	601a      	str	r2, [r3, #0]
 800bb08:	e000      	b.n	800bb0c <HAL_TIM_IC_Start_DMA+0x354>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb0a:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return status;
 800bb0c:	2317      	movs	r3, #23
 800bb0e:	18fb      	adds	r3, r7, r3
 800bb10:	781b      	ldrb	r3, [r3, #0]
}
 800bb12:	0018      	movs	r0, r3
 800bb14:	46bd      	mov	sp, r7
 800bb16:	b006      	add	sp, #24
 800bb18:	bd80      	pop	{r7, pc}
 800bb1a:	46c0      	nop			; (mov r8, r8)
 800bb1c:	0800bfc9 	.word	0x0800bfc9
 800bb20:	0800c093 	.word	0x0800c093
 800bb24:	0800bf35 	.word	0x0800bf35
 800bb28:	40012c00 	.word	0x40012c00
 800bb2c:	40000400 	.word	0x40000400
 800bb30:	40014000 	.word	0x40014000
 800bb34:	00010007 	.word	0x00010007

0800bb38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	691b      	ldr	r3, [r3, #16]
 800bb46:	2202      	movs	r2, #2
 800bb48:	4013      	ands	r3, r2
 800bb4a:	2b02      	cmp	r3, #2
 800bb4c:	d124      	bne.n	800bb98 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	68db      	ldr	r3, [r3, #12]
 800bb54:	2202      	movs	r2, #2
 800bb56:	4013      	ands	r3, r2
 800bb58:	2b02      	cmp	r3, #2
 800bb5a:	d11d      	bne.n	800bb98 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	2203      	movs	r2, #3
 800bb62:	4252      	negs	r2, r2
 800bb64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2201      	movs	r2, #1
 800bb6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	699b      	ldr	r3, [r3, #24]
 800bb72:	2203      	movs	r2, #3
 800bb74:	4013      	ands	r3, r2
 800bb76:	d004      	beq.n	800bb82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	0018      	movs	r0, r3
 800bb7c:	f7fb fb04 	bl	8007188 <HAL_TIM_IC_CaptureCallback>
 800bb80:	e007      	b.n	800bb92 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	0018      	movs	r0, r3
 800bb86:	f000 f9ad 	bl	800bee4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	0018      	movs	r0, r3
 800bb8e:	f000 f9b9 	bl	800bf04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	2200      	movs	r2, #0
 800bb96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	691b      	ldr	r3, [r3, #16]
 800bb9e:	2204      	movs	r2, #4
 800bba0:	4013      	ands	r3, r2
 800bba2:	2b04      	cmp	r3, #4
 800bba4:	d125      	bne.n	800bbf2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	68db      	ldr	r3, [r3, #12]
 800bbac:	2204      	movs	r2, #4
 800bbae:	4013      	ands	r3, r2
 800bbb0:	2b04      	cmp	r3, #4
 800bbb2:	d11e      	bne.n	800bbf2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	2205      	movs	r2, #5
 800bbba:	4252      	negs	r2, r2
 800bbbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	2202      	movs	r2, #2
 800bbc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	699a      	ldr	r2, [r3, #24]
 800bbca:	23c0      	movs	r3, #192	; 0xc0
 800bbcc:	009b      	lsls	r3, r3, #2
 800bbce:	4013      	ands	r3, r2
 800bbd0:	d004      	beq.n	800bbdc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	0018      	movs	r0, r3
 800bbd6:	f7fb fad7 	bl	8007188 <HAL_TIM_IC_CaptureCallback>
 800bbda:	e007      	b.n	800bbec <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	0018      	movs	r0, r3
 800bbe0:	f000 f980 	bl	800bee4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	0018      	movs	r0, r3
 800bbe8:	f000 f98c 	bl	800bf04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2200      	movs	r2, #0
 800bbf0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	691b      	ldr	r3, [r3, #16]
 800bbf8:	2208      	movs	r2, #8
 800bbfa:	4013      	ands	r3, r2
 800bbfc:	2b08      	cmp	r3, #8
 800bbfe:	d124      	bne.n	800bc4a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	68db      	ldr	r3, [r3, #12]
 800bc06:	2208      	movs	r2, #8
 800bc08:	4013      	ands	r3, r2
 800bc0a:	2b08      	cmp	r3, #8
 800bc0c:	d11d      	bne.n	800bc4a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	2209      	movs	r2, #9
 800bc14:	4252      	negs	r2, r2
 800bc16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2204      	movs	r2, #4
 800bc1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	69db      	ldr	r3, [r3, #28]
 800bc24:	2203      	movs	r2, #3
 800bc26:	4013      	ands	r3, r2
 800bc28:	d004      	beq.n	800bc34 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	0018      	movs	r0, r3
 800bc2e:	f7fb faab 	bl	8007188 <HAL_TIM_IC_CaptureCallback>
 800bc32:	e007      	b.n	800bc44 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	0018      	movs	r0, r3
 800bc38:	f000 f954 	bl	800bee4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	0018      	movs	r0, r3
 800bc40:	f000 f960 	bl	800bf04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	2200      	movs	r2, #0
 800bc48:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	691b      	ldr	r3, [r3, #16]
 800bc50:	2210      	movs	r2, #16
 800bc52:	4013      	ands	r3, r2
 800bc54:	2b10      	cmp	r3, #16
 800bc56:	d125      	bne.n	800bca4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	68db      	ldr	r3, [r3, #12]
 800bc5e:	2210      	movs	r2, #16
 800bc60:	4013      	ands	r3, r2
 800bc62:	2b10      	cmp	r3, #16
 800bc64:	d11e      	bne.n	800bca4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	2211      	movs	r2, #17
 800bc6c:	4252      	negs	r2, r2
 800bc6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2208      	movs	r2, #8
 800bc74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	69da      	ldr	r2, [r3, #28]
 800bc7c:	23c0      	movs	r3, #192	; 0xc0
 800bc7e:	009b      	lsls	r3, r3, #2
 800bc80:	4013      	ands	r3, r2
 800bc82:	d004      	beq.n	800bc8e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	0018      	movs	r0, r3
 800bc88:	f7fb fa7e 	bl	8007188 <HAL_TIM_IC_CaptureCallback>
 800bc8c:	e007      	b.n	800bc9e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	0018      	movs	r0, r3
 800bc92:	f000 f927 	bl	800bee4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	0018      	movs	r0, r3
 800bc9a:	f000 f933 	bl	800bf04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2200      	movs	r2, #0
 800bca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	691b      	ldr	r3, [r3, #16]
 800bcaa:	2201      	movs	r2, #1
 800bcac:	4013      	ands	r3, r2
 800bcae:	2b01      	cmp	r3, #1
 800bcb0:	d10f      	bne.n	800bcd2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	68db      	ldr	r3, [r3, #12]
 800bcb8:	2201      	movs	r2, #1
 800bcba:	4013      	ands	r3, r2
 800bcbc:	2b01      	cmp	r3, #1
 800bcbe:	d108      	bne.n	800bcd2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	2202      	movs	r2, #2
 800bcc6:	4252      	negs	r2, r2
 800bcc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	0018      	movs	r0, r3
 800bcce:	f7f9 f8df 	bl	8004e90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	691b      	ldr	r3, [r3, #16]
 800bcd8:	2280      	movs	r2, #128	; 0x80
 800bcda:	4013      	ands	r3, r2
 800bcdc:	2b80      	cmp	r3, #128	; 0x80
 800bcde:	d10f      	bne.n	800bd00 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	68db      	ldr	r3, [r3, #12]
 800bce6:	2280      	movs	r2, #128	; 0x80
 800bce8:	4013      	ands	r3, r2
 800bcea:	2b80      	cmp	r3, #128	; 0x80
 800bcec:	d108      	bne.n	800bd00 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	2281      	movs	r2, #129	; 0x81
 800bcf4:	4252      	negs	r2, r2
 800bcf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	0018      	movs	r0, r3
 800bcfc:	f000 fc28 	bl	800c550 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	691a      	ldr	r2, [r3, #16]
 800bd06:	2380      	movs	r3, #128	; 0x80
 800bd08:	005b      	lsls	r3, r3, #1
 800bd0a:	401a      	ands	r2, r3
 800bd0c:	2380      	movs	r3, #128	; 0x80
 800bd0e:	005b      	lsls	r3, r3, #1
 800bd10:	429a      	cmp	r2, r3
 800bd12:	d10e      	bne.n	800bd32 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	68db      	ldr	r3, [r3, #12]
 800bd1a:	2280      	movs	r2, #128	; 0x80
 800bd1c:	4013      	ands	r3, r2
 800bd1e:	2b80      	cmp	r3, #128	; 0x80
 800bd20:	d107      	bne.n	800bd32 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	4a1c      	ldr	r2, [pc, #112]	; (800bd98 <HAL_TIM_IRQHandler+0x260>)
 800bd28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	0018      	movs	r0, r3
 800bd2e:	f000 fc17 	bl	800c560 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	691b      	ldr	r3, [r3, #16]
 800bd38:	2240      	movs	r2, #64	; 0x40
 800bd3a:	4013      	ands	r3, r2
 800bd3c:	2b40      	cmp	r3, #64	; 0x40
 800bd3e:	d10f      	bne.n	800bd60 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	68db      	ldr	r3, [r3, #12]
 800bd46:	2240      	movs	r2, #64	; 0x40
 800bd48:	4013      	ands	r3, r2
 800bd4a:	2b40      	cmp	r3, #64	; 0x40
 800bd4c:	d108      	bne.n	800bd60 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	2241      	movs	r2, #65	; 0x41
 800bd54:	4252      	negs	r2, r2
 800bd56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	0018      	movs	r0, r3
 800bd5c:	f000 f8da 	bl	800bf14 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	691b      	ldr	r3, [r3, #16]
 800bd66:	2220      	movs	r2, #32
 800bd68:	4013      	ands	r3, r2
 800bd6a:	2b20      	cmp	r3, #32
 800bd6c:	d10f      	bne.n	800bd8e <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	68db      	ldr	r3, [r3, #12]
 800bd74:	2220      	movs	r2, #32
 800bd76:	4013      	ands	r3, r2
 800bd78:	2b20      	cmp	r3, #32
 800bd7a:	d108      	bne.n	800bd8e <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	2221      	movs	r2, #33	; 0x21
 800bd82:	4252      	negs	r2, r2
 800bd84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	0018      	movs	r0, r3
 800bd8a:	f000 fbd9 	bl	800c540 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bd8e:	46c0      	nop			; (mov r8, r8)
 800bd90:	46bd      	mov	sp, r7
 800bd92:	b002      	add	sp, #8
 800bd94:	bd80      	pop	{r7, pc}
 800bd96:	46c0      	nop			; (mov r8, r8)
 800bd98:	fffffeff 	.word	0xfffffeff

0800bd9c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b086      	sub	sp, #24
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	60f8      	str	r0, [r7, #12]
 800bda4:	60b9      	str	r1, [r7, #8]
 800bda6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bda8:	2317      	movs	r3, #23
 800bdaa:	18fb      	adds	r3, r7, r3
 800bdac:	2200      	movs	r2, #0
 800bdae:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	223c      	movs	r2, #60	; 0x3c
 800bdb4:	5c9b      	ldrb	r3, [r3, r2]
 800bdb6:	2b01      	cmp	r3, #1
 800bdb8:	d101      	bne.n	800bdbe <HAL_TIM_IC_ConfigChannel+0x22>
 800bdba:	2302      	movs	r3, #2
 800bdbc:	e08c      	b.n	800bed8 <HAL_TIM_IC_ConfigChannel+0x13c>
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	223c      	movs	r2, #60	; 0x3c
 800bdc2:	2101      	movs	r1, #1
 800bdc4:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d11b      	bne.n	800be04 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	6818      	ldr	r0, [r3, #0]
 800bdd0:	68bb      	ldr	r3, [r7, #8]
 800bdd2:	6819      	ldr	r1, [r3, #0]
 800bdd4:	68bb      	ldr	r3, [r7, #8]
 800bdd6:	685a      	ldr	r2, [r3, #4]
 800bdd8:	68bb      	ldr	r3, [r7, #8]
 800bdda:	68db      	ldr	r3, [r3, #12]
 800bddc:	f000 fa04 	bl	800c1e8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	699a      	ldr	r2, [r3, #24]
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	210c      	movs	r1, #12
 800bdec:	438a      	bics	r2, r1
 800bdee:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	6999      	ldr	r1, [r3, #24]
 800bdf6:	68bb      	ldr	r3, [r7, #8]
 800bdf8:	689a      	ldr	r2, [r3, #8]
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	430a      	orrs	r2, r1
 800be00:	619a      	str	r2, [r3, #24]
 800be02:	e062      	b.n	800beca <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2b04      	cmp	r3, #4
 800be08:	d11c      	bne.n	800be44 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	6818      	ldr	r0, [r3, #0]
 800be0e:	68bb      	ldr	r3, [r7, #8]
 800be10:	6819      	ldr	r1, [r3, #0]
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	685a      	ldr	r2, [r3, #4]
 800be16:	68bb      	ldr	r3, [r7, #8]
 800be18:	68db      	ldr	r3, [r3, #12]
 800be1a:	f000 fa3d 	bl	800c298 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	699a      	ldr	r2, [r3, #24]
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	492d      	ldr	r1, [pc, #180]	; (800bee0 <HAL_TIM_IC_ConfigChannel+0x144>)
 800be2a:	400a      	ands	r2, r1
 800be2c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	6999      	ldr	r1, [r3, #24]
 800be34:	68bb      	ldr	r3, [r7, #8]
 800be36:	689b      	ldr	r3, [r3, #8]
 800be38:	021a      	lsls	r2, r3, #8
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	430a      	orrs	r2, r1
 800be40:	619a      	str	r2, [r3, #24]
 800be42:	e042      	b.n	800beca <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2b08      	cmp	r3, #8
 800be48:	d11b      	bne.n	800be82 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	6818      	ldr	r0, [r3, #0]
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	6819      	ldr	r1, [r3, #0]
 800be52:	68bb      	ldr	r3, [r7, #8]
 800be54:	685a      	ldr	r2, [r3, #4]
 800be56:	68bb      	ldr	r3, [r7, #8]
 800be58:	68db      	ldr	r3, [r3, #12]
 800be5a:	f000 fa5f 	bl	800c31c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	69da      	ldr	r2, [r3, #28]
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	210c      	movs	r1, #12
 800be6a:	438a      	bics	r2, r1
 800be6c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	69d9      	ldr	r1, [r3, #28]
 800be74:	68bb      	ldr	r3, [r7, #8]
 800be76:	689a      	ldr	r2, [r3, #8]
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	430a      	orrs	r2, r1
 800be7e:	61da      	str	r2, [r3, #28]
 800be80:	e023      	b.n	800beca <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2b0c      	cmp	r3, #12
 800be86:	d11c      	bne.n	800bec2 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	6818      	ldr	r0, [r3, #0]
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	6819      	ldr	r1, [r3, #0]
 800be90:	68bb      	ldr	r3, [r7, #8]
 800be92:	685a      	ldr	r2, [r3, #4]
 800be94:	68bb      	ldr	r3, [r7, #8]
 800be96:	68db      	ldr	r3, [r3, #12]
 800be98:	f000 fa80 	bl	800c39c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	69da      	ldr	r2, [r3, #28]
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	490e      	ldr	r1, [pc, #56]	; (800bee0 <HAL_TIM_IC_ConfigChannel+0x144>)
 800bea8:	400a      	ands	r2, r1
 800beaa:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	69d9      	ldr	r1, [r3, #28]
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	689b      	ldr	r3, [r3, #8]
 800beb6:	021a      	lsls	r2, r3, #8
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	430a      	orrs	r2, r1
 800bebe:	61da      	str	r2, [r3, #28]
 800bec0:	e003      	b.n	800beca <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 800bec2:	2317      	movs	r3, #23
 800bec4:	18fb      	adds	r3, r7, r3
 800bec6:	2201      	movs	r2, #1
 800bec8:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	223c      	movs	r2, #60	; 0x3c
 800bece:	2100      	movs	r1, #0
 800bed0:	5499      	strb	r1, [r3, r2]

  return status;
 800bed2:	2317      	movs	r3, #23
 800bed4:	18fb      	adds	r3, r7, r3
 800bed6:	781b      	ldrb	r3, [r3, #0]
}
 800bed8:	0018      	movs	r0, r3
 800beda:	46bd      	mov	sp, r7
 800bedc:	b006      	add	sp, #24
 800bede:	bd80      	pop	{r7, pc}
 800bee0:	fffff3ff 	.word	0xfffff3ff

0800bee4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b082      	sub	sp, #8
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800beec:	46c0      	nop			; (mov r8, r8)
 800beee:	46bd      	mov	sp, r7
 800bef0:	b002      	add	sp, #8
 800bef2:	bd80      	pop	{r7, pc}

0800bef4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b082      	sub	sp, #8
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800befc:	46c0      	nop			; (mov r8, r8)
 800befe:	46bd      	mov	sp, r7
 800bf00:	b002      	add	sp, #8
 800bf02:	bd80      	pop	{r7, pc}

0800bf04 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b082      	sub	sp, #8
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bf0c:	46c0      	nop			; (mov r8, r8)
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	b002      	add	sp, #8
 800bf12:	bd80      	pop	{r7, pc}

0800bf14 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bf14:	b580      	push	{r7, lr}
 800bf16:	b082      	sub	sp, #8
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bf1c:	46c0      	nop			; (mov r8, r8)
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	b002      	add	sp, #8
 800bf22:	bd80      	pop	{r7, pc}

0800bf24 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b082      	sub	sp, #8
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800bf2c:	46c0      	nop			; (mov r8, r8)
 800bf2e:	46bd      	mov	sp, r7
 800bf30:	b002      	add	sp, #8
 800bf32:	bd80      	pop	{r7, pc}

0800bf34 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b084      	sub	sp, #16
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf40:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf46:	687a      	ldr	r2, [r7, #4]
 800bf48:	429a      	cmp	r2, r3
 800bf4a:	d107      	bne.n	800bf5c <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	2201      	movs	r2, #1
 800bf50:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	223e      	movs	r2, #62	; 0x3e
 800bf56:	2101      	movs	r1, #1
 800bf58:	5499      	strb	r1, [r3, r2]
 800bf5a:	e02a      	b.n	800bfb2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf60:	687a      	ldr	r2, [r7, #4]
 800bf62:	429a      	cmp	r2, r3
 800bf64:	d107      	bne.n	800bf76 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	2202      	movs	r2, #2
 800bf6a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	223f      	movs	r2, #63	; 0x3f
 800bf70:	2101      	movs	r1, #1
 800bf72:	5499      	strb	r1, [r3, r2]
 800bf74:	e01d      	b.n	800bfb2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf7a:	687a      	ldr	r2, [r7, #4]
 800bf7c:	429a      	cmp	r2, r3
 800bf7e:	d107      	bne.n	800bf90 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	2204      	movs	r2, #4
 800bf84:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	2240      	movs	r2, #64	; 0x40
 800bf8a:	2101      	movs	r1, #1
 800bf8c:	5499      	strb	r1, [r3, r2]
 800bf8e:	e010      	b.n	800bfb2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf94:	687a      	ldr	r2, [r7, #4]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d107      	bne.n	800bfaa <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	2208      	movs	r2, #8
 800bf9e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	2241      	movs	r2, #65	; 0x41
 800bfa4:	2101      	movs	r1, #1
 800bfa6:	5499      	strb	r1, [r3, r2]
 800bfa8:	e003      	b.n	800bfb2 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	223d      	movs	r2, #61	; 0x3d
 800bfae:	2101      	movs	r1, #1
 800bfb0:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	0018      	movs	r0, r3
 800bfb6:	f7ff ffb5 	bl	800bf24 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	771a      	strb	r2, [r3, #28]
}
 800bfc0:	46c0      	nop			; (mov r8, r8)
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	b004      	add	sp, #16
 800bfc6:	bd80      	pop	{r7, pc}

0800bfc8 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b084      	sub	sp, #16
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfd4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfda:	687a      	ldr	r2, [r7, #4]
 800bfdc:	429a      	cmp	r2, r3
 800bfde:	d10f      	bne.n	800c000 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	69db      	ldr	r3, [r3, #28]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d146      	bne.n	800c07c <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	223e      	movs	r2, #62	; 0x3e
 800bff2:	2101      	movs	r1, #1
 800bff4:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	2244      	movs	r2, #68	; 0x44
 800bffa:	2101      	movs	r1, #1
 800bffc:	5499      	strb	r1, [r3, r2]
 800bffe:	e03d      	b.n	800c07c <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c004:	687a      	ldr	r2, [r7, #4]
 800c006:	429a      	cmp	r2, r3
 800c008:	d10f      	bne.n	800c02a <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2202      	movs	r2, #2
 800c00e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	69db      	ldr	r3, [r3, #28]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d131      	bne.n	800c07c <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	223f      	movs	r2, #63	; 0x3f
 800c01c:	2101      	movs	r1, #1
 800c01e:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	2245      	movs	r2, #69	; 0x45
 800c024:	2101      	movs	r1, #1
 800c026:	5499      	strb	r1, [r3, r2]
 800c028:	e028      	b.n	800c07c <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c02e:	687a      	ldr	r2, [r7, #4]
 800c030:	429a      	cmp	r2, r3
 800c032:	d10f      	bne.n	800c054 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	2204      	movs	r2, #4
 800c038:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	69db      	ldr	r3, [r3, #28]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d11c      	bne.n	800c07c <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	2240      	movs	r2, #64	; 0x40
 800c046:	2101      	movs	r1, #1
 800c048:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	2246      	movs	r2, #70	; 0x46
 800c04e:	2101      	movs	r1, #1
 800c050:	5499      	strb	r1, [r3, r2]
 800c052:	e013      	b.n	800c07c <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c058:	687a      	ldr	r2, [r7, #4]
 800c05a:	429a      	cmp	r2, r3
 800c05c:	d10e      	bne.n	800c07c <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	2208      	movs	r2, #8
 800c062:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	69db      	ldr	r3, [r3, #28]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d107      	bne.n	800c07c <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	2241      	movs	r2, #65	; 0x41
 800c070:	2101      	movs	r1, #1
 800c072:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	2247      	movs	r2, #71	; 0x47
 800c078:	2101      	movs	r1, #1
 800c07a:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	0018      	movs	r0, r3
 800c080:	f7fb f882 	bl	8007188 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	2200      	movs	r2, #0
 800c088:	771a      	strb	r2, [r3, #28]
}
 800c08a:	46c0      	nop			; (mov r8, r8)
 800c08c:	46bd      	mov	sp, r7
 800c08e:	b004      	add	sp, #16
 800c090:	bd80      	pop	{r7, pc}

0800c092 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c092:	b580      	push	{r7, lr}
 800c094:	b084      	sub	sp, #16
 800c096:	af00      	add	r7, sp, #0
 800c098:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c09e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0a4:	687a      	ldr	r2, [r7, #4]
 800c0a6:	429a      	cmp	r2, r3
 800c0a8:	d103      	bne.n	800c0b2 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	771a      	strb	r2, [r3, #28]
 800c0b0:	e019      	b.n	800c0e6 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0b6:	687a      	ldr	r2, [r7, #4]
 800c0b8:	429a      	cmp	r2, r3
 800c0ba:	d103      	bne.n	800c0c4 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	2202      	movs	r2, #2
 800c0c0:	771a      	strb	r2, [r3, #28]
 800c0c2:	e010      	b.n	800c0e6 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0c8:	687a      	ldr	r2, [r7, #4]
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d103      	bne.n	800c0d6 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	2204      	movs	r2, #4
 800c0d2:	771a      	strb	r2, [r3, #28]
 800c0d4:	e007      	b.n	800c0e6 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0da:	687a      	ldr	r2, [r7, #4]
 800c0dc:	429a      	cmp	r2, r3
 800c0de:	d102      	bne.n	800c0e6 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	2208      	movs	r2, #8
 800c0e4:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	0018      	movs	r0, r3
 800c0ea:	f7ff ff03 	bl	800bef4 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	771a      	strb	r2, [r3, #28]
}
 800c0f4:	46c0      	nop			; (mov r8, r8)
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	b004      	add	sp, #16
 800c0fa:	bd80      	pop	{r7, pc}

0800c0fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
 800c104:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	4a2f      	ldr	r2, [pc, #188]	; (800c1cc <TIM_Base_SetConfig+0xd0>)
 800c110:	4293      	cmp	r3, r2
 800c112:	d003      	beq.n	800c11c <TIM_Base_SetConfig+0x20>
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	4a2e      	ldr	r2, [pc, #184]	; (800c1d0 <TIM_Base_SetConfig+0xd4>)
 800c118:	4293      	cmp	r3, r2
 800c11a:	d108      	bne.n	800c12e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	2270      	movs	r2, #112	; 0x70
 800c120:	4393      	bics	r3, r2
 800c122:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c124:	683b      	ldr	r3, [r7, #0]
 800c126:	685b      	ldr	r3, [r3, #4]
 800c128:	68fa      	ldr	r2, [r7, #12]
 800c12a:	4313      	orrs	r3, r2
 800c12c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	4a26      	ldr	r2, [pc, #152]	; (800c1cc <TIM_Base_SetConfig+0xd0>)
 800c132:	4293      	cmp	r3, r2
 800c134:	d013      	beq.n	800c15e <TIM_Base_SetConfig+0x62>
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	4a25      	ldr	r2, [pc, #148]	; (800c1d0 <TIM_Base_SetConfig+0xd4>)
 800c13a:	4293      	cmp	r3, r2
 800c13c:	d00f      	beq.n	800c15e <TIM_Base_SetConfig+0x62>
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	4a24      	ldr	r2, [pc, #144]	; (800c1d4 <TIM_Base_SetConfig+0xd8>)
 800c142:	4293      	cmp	r3, r2
 800c144:	d00b      	beq.n	800c15e <TIM_Base_SetConfig+0x62>
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	4a23      	ldr	r2, [pc, #140]	; (800c1d8 <TIM_Base_SetConfig+0xdc>)
 800c14a:	4293      	cmp	r3, r2
 800c14c:	d007      	beq.n	800c15e <TIM_Base_SetConfig+0x62>
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	4a22      	ldr	r2, [pc, #136]	; (800c1dc <TIM_Base_SetConfig+0xe0>)
 800c152:	4293      	cmp	r3, r2
 800c154:	d003      	beq.n	800c15e <TIM_Base_SetConfig+0x62>
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	4a21      	ldr	r2, [pc, #132]	; (800c1e0 <TIM_Base_SetConfig+0xe4>)
 800c15a:	4293      	cmp	r3, r2
 800c15c:	d108      	bne.n	800c170 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	4a20      	ldr	r2, [pc, #128]	; (800c1e4 <TIM_Base_SetConfig+0xe8>)
 800c162:	4013      	ands	r3, r2
 800c164:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	68db      	ldr	r3, [r3, #12]
 800c16a:	68fa      	ldr	r2, [r7, #12]
 800c16c:	4313      	orrs	r3, r2
 800c16e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	2280      	movs	r2, #128	; 0x80
 800c174:	4393      	bics	r3, r2
 800c176:	001a      	movs	r2, r3
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	695b      	ldr	r3, [r3, #20]
 800c17c:	4313      	orrs	r3, r2
 800c17e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	68fa      	ldr	r2, [r7, #12]
 800c184:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	689a      	ldr	r2, [r3, #8]
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	681a      	ldr	r2, [r3, #0]
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	4a0c      	ldr	r2, [pc, #48]	; (800c1cc <TIM_Base_SetConfig+0xd0>)
 800c19a:	4293      	cmp	r3, r2
 800c19c:	d00b      	beq.n	800c1b6 <TIM_Base_SetConfig+0xba>
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	4a0d      	ldr	r2, [pc, #52]	; (800c1d8 <TIM_Base_SetConfig+0xdc>)
 800c1a2:	4293      	cmp	r3, r2
 800c1a4:	d007      	beq.n	800c1b6 <TIM_Base_SetConfig+0xba>
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	4a0c      	ldr	r2, [pc, #48]	; (800c1dc <TIM_Base_SetConfig+0xe0>)
 800c1aa:	4293      	cmp	r3, r2
 800c1ac:	d003      	beq.n	800c1b6 <TIM_Base_SetConfig+0xba>
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	4a0b      	ldr	r2, [pc, #44]	; (800c1e0 <TIM_Base_SetConfig+0xe4>)
 800c1b2:	4293      	cmp	r3, r2
 800c1b4:	d103      	bne.n	800c1be <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	691a      	ldr	r2, [r3, #16]
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2201      	movs	r2, #1
 800c1c2:	615a      	str	r2, [r3, #20]
}
 800c1c4:	46c0      	nop			; (mov r8, r8)
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	b004      	add	sp, #16
 800c1ca:	bd80      	pop	{r7, pc}
 800c1cc:	40012c00 	.word	0x40012c00
 800c1d0:	40000400 	.word	0x40000400
 800c1d4:	40002000 	.word	0x40002000
 800c1d8:	40014000 	.word	0x40014000
 800c1dc:	40014400 	.word	0x40014400
 800c1e0:	40014800 	.word	0x40014800
 800c1e4:	fffffcff 	.word	0xfffffcff

0800c1e8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b086      	sub	sp, #24
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	60f8      	str	r0, [r7, #12]
 800c1f0:	60b9      	str	r1, [r7, #8]
 800c1f2:	607a      	str	r2, [r7, #4]
 800c1f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	6a1b      	ldr	r3, [r3, #32]
 800c1fa:	2201      	movs	r2, #1
 800c1fc:	4393      	bics	r3, r2
 800c1fe:	001a      	movs	r2, r3
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	699b      	ldr	r3, [r3, #24]
 800c208:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	6a1b      	ldr	r3, [r3, #32]
 800c20e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	4a1e      	ldr	r2, [pc, #120]	; (800c28c <TIM_TI1_SetConfig+0xa4>)
 800c214:	4293      	cmp	r3, r2
 800c216:	d007      	beq.n	800c228 <TIM_TI1_SetConfig+0x40>
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	4a1d      	ldr	r2, [pc, #116]	; (800c290 <TIM_TI1_SetConfig+0xa8>)
 800c21c:	4293      	cmp	r3, r2
 800c21e:	d003      	beq.n	800c228 <TIM_TI1_SetConfig+0x40>
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	4a1c      	ldr	r2, [pc, #112]	; (800c294 <TIM_TI1_SetConfig+0xac>)
 800c224:	4293      	cmp	r3, r2
 800c226:	d101      	bne.n	800c22c <TIM_TI1_SetConfig+0x44>
 800c228:	2301      	movs	r3, #1
 800c22a:	e000      	b.n	800c22e <TIM_TI1_SetConfig+0x46>
 800c22c:	2300      	movs	r3, #0
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d008      	beq.n	800c244 <TIM_TI1_SetConfig+0x5c>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	2203      	movs	r2, #3
 800c236:	4393      	bics	r3, r2
 800c238:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800c23a:	697a      	ldr	r2, [r7, #20]
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	4313      	orrs	r3, r2
 800c240:	617b      	str	r3, [r7, #20]
 800c242:	e003      	b.n	800c24c <TIM_TI1_SetConfig+0x64>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800c244:	697b      	ldr	r3, [r7, #20]
 800c246:	2201      	movs	r2, #1
 800c248:	4313      	orrs	r3, r2
 800c24a:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c24c:	697b      	ldr	r3, [r7, #20]
 800c24e:	22f0      	movs	r2, #240	; 0xf0
 800c250:	4393      	bics	r3, r2
 800c252:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800c254:	683b      	ldr	r3, [r7, #0]
 800c256:	011b      	lsls	r3, r3, #4
 800c258:	22ff      	movs	r2, #255	; 0xff
 800c25a:	4013      	ands	r3, r2
 800c25c:	697a      	ldr	r2, [r7, #20]
 800c25e:	4313      	orrs	r3, r2
 800c260:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	220a      	movs	r2, #10
 800c266:	4393      	bics	r3, r2
 800c268:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	220a      	movs	r2, #10
 800c26e:	4013      	ands	r3, r2
 800c270:	693a      	ldr	r2, [r7, #16]
 800c272:	4313      	orrs	r3, r2
 800c274:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	697a      	ldr	r2, [r7, #20]
 800c27a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	693a      	ldr	r2, [r7, #16]
 800c280:	621a      	str	r2, [r3, #32]
}
 800c282:	46c0      	nop			; (mov r8, r8)
 800c284:	46bd      	mov	sp, r7
 800c286:	b006      	add	sp, #24
 800c288:	bd80      	pop	{r7, pc}
 800c28a:	46c0      	nop			; (mov r8, r8)
 800c28c:	40012c00 	.word	0x40012c00
 800c290:	40000400 	.word	0x40000400
 800c294:	40014000 	.word	0x40014000

0800c298 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b086      	sub	sp, #24
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	60f8      	str	r0, [r7, #12]
 800c2a0:	60b9      	str	r1, [r7, #8]
 800c2a2:	607a      	str	r2, [r7, #4]
 800c2a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	6a1b      	ldr	r3, [r3, #32]
 800c2aa:	2210      	movs	r2, #16
 800c2ac:	4393      	bics	r3, r2
 800c2ae:	001a      	movs	r2, r3
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	699b      	ldr	r3, [r3, #24]
 800c2b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	6a1b      	ldr	r3, [r3, #32]
 800c2be:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800c2c0:	697b      	ldr	r3, [r7, #20]
 800c2c2:	4a14      	ldr	r2, [pc, #80]	; (800c314 <TIM_TI2_SetConfig+0x7c>)
 800c2c4:	4013      	ands	r3, r2
 800c2c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	021b      	lsls	r3, r3, #8
 800c2cc:	697a      	ldr	r2, [r7, #20]
 800c2ce:	4313      	orrs	r3, r2
 800c2d0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c2d2:	697b      	ldr	r3, [r7, #20]
 800c2d4:	4a10      	ldr	r2, [pc, #64]	; (800c318 <TIM_TI2_SetConfig+0x80>)
 800c2d6:	4013      	ands	r3, r2
 800c2d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	031b      	lsls	r3, r3, #12
 800c2de:	041b      	lsls	r3, r3, #16
 800c2e0:	0c1b      	lsrs	r3, r3, #16
 800c2e2:	697a      	ldr	r2, [r7, #20]
 800c2e4:	4313      	orrs	r3, r2
 800c2e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c2e8:	693b      	ldr	r3, [r7, #16]
 800c2ea:	22a0      	movs	r2, #160	; 0xa0
 800c2ec:	4393      	bics	r3, r2
 800c2ee:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800c2f0:	68bb      	ldr	r3, [r7, #8]
 800c2f2:	011b      	lsls	r3, r3, #4
 800c2f4:	22a0      	movs	r2, #160	; 0xa0
 800c2f6:	4013      	ands	r3, r2
 800c2f8:	693a      	ldr	r2, [r7, #16]
 800c2fa:	4313      	orrs	r3, r2
 800c2fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	697a      	ldr	r2, [r7, #20]
 800c302:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	693a      	ldr	r2, [r7, #16]
 800c308:	621a      	str	r2, [r3, #32]
}
 800c30a:	46c0      	nop			; (mov r8, r8)
 800c30c:	46bd      	mov	sp, r7
 800c30e:	b006      	add	sp, #24
 800c310:	bd80      	pop	{r7, pc}
 800c312:	46c0      	nop			; (mov r8, r8)
 800c314:	fffffcff 	.word	0xfffffcff
 800c318:	ffff0fff 	.word	0xffff0fff

0800c31c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b086      	sub	sp, #24
 800c320:	af00      	add	r7, sp, #0
 800c322:	60f8      	str	r0, [r7, #12]
 800c324:	60b9      	str	r1, [r7, #8]
 800c326:	607a      	str	r2, [r7, #4]
 800c328:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	6a1b      	ldr	r3, [r3, #32]
 800c32e:	4a19      	ldr	r2, [pc, #100]	; (800c394 <TIM_TI3_SetConfig+0x78>)
 800c330:	401a      	ands	r2, r3
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	69db      	ldr	r3, [r3, #28]
 800c33a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	6a1b      	ldr	r3, [r3, #32]
 800c340:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800c342:	697b      	ldr	r3, [r7, #20]
 800c344:	2203      	movs	r2, #3
 800c346:	4393      	bics	r3, r2
 800c348:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800c34a:	697a      	ldr	r2, [r7, #20]
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	4313      	orrs	r3, r2
 800c350:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800c352:	697b      	ldr	r3, [r7, #20]
 800c354:	22f0      	movs	r2, #240	; 0xf0
 800c356:	4393      	bics	r3, r2
 800c358:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800c35a:	683b      	ldr	r3, [r7, #0]
 800c35c:	011b      	lsls	r3, r3, #4
 800c35e:	22ff      	movs	r2, #255	; 0xff
 800c360:	4013      	ands	r3, r2
 800c362:	697a      	ldr	r2, [r7, #20]
 800c364:	4313      	orrs	r3, r2
 800c366:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800c368:	693b      	ldr	r3, [r7, #16]
 800c36a:	4a0b      	ldr	r2, [pc, #44]	; (800c398 <TIM_TI3_SetConfig+0x7c>)
 800c36c:	4013      	ands	r3, r2
 800c36e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	021a      	lsls	r2, r3, #8
 800c374:	23a0      	movs	r3, #160	; 0xa0
 800c376:	011b      	lsls	r3, r3, #4
 800c378:	4013      	ands	r3, r2
 800c37a:	693a      	ldr	r2, [r7, #16]
 800c37c:	4313      	orrs	r3, r2
 800c37e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	697a      	ldr	r2, [r7, #20]
 800c384:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	693a      	ldr	r2, [r7, #16]
 800c38a:	621a      	str	r2, [r3, #32]
}
 800c38c:	46c0      	nop			; (mov r8, r8)
 800c38e:	46bd      	mov	sp, r7
 800c390:	b006      	add	sp, #24
 800c392:	bd80      	pop	{r7, pc}
 800c394:	fffffeff 	.word	0xfffffeff
 800c398:	fffff5ff 	.word	0xfffff5ff

0800c39c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b086      	sub	sp, #24
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	60f8      	str	r0, [r7, #12]
 800c3a4:	60b9      	str	r1, [r7, #8]
 800c3a6:	607a      	str	r2, [r7, #4]
 800c3a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	6a1b      	ldr	r3, [r3, #32]
 800c3ae:	4a1a      	ldr	r2, [pc, #104]	; (800c418 <TIM_TI4_SetConfig+0x7c>)
 800c3b0:	401a      	ands	r2, r3
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	69db      	ldr	r3, [r3, #28]
 800c3ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	6a1b      	ldr	r3, [r3, #32]
 800c3c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800c3c2:	697b      	ldr	r3, [r7, #20]
 800c3c4:	4a15      	ldr	r2, [pc, #84]	; (800c41c <TIM_TI4_SetConfig+0x80>)
 800c3c6:	4013      	ands	r3, r2
 800c3c8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	021b      	lsls	r3, r3, #8
 800c3ce:	697a      	ldr	r2, [r7, #20]
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800c3d4:	697b      	ldr	r3, [r7, #20]
 800c3d6:	4a12      	ldr	r2, [pc, #72]	; (800c420 <TIM_TI4_SetConfig+0x84>)
 800c3d8:	4013      	ands	r3, r2
 800c3da:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800c3dc:	683b      	ldr	r3, [r7, #0]
 800c3de:	031b      	lsls	r3, r3, #12
 800c3e0:	041b      	lsls	r3, r3, #16
 800c3e2:	0c1b      	lsrs	r3, r3, #16
 800c3e4:	697a      	ldr	r2, [r7, #20]
 800c3e6:	4313      	orrs	r3, r2
 800c3e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800c3ea:	693b      	ldr	r3, [r7, #16]
 800c3ec:	4a0d      	ldr	r2, [pc, #52]	; (800c424 <TIM_TI4_SetConfig+0x88>)
 800c3ee:	4013      	ands	r3, r2
 800c3f0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	031a      	lsls	r2, r3, #12
 800c3f6:	23a0      	movs	r3, #160	; 0xa0
 800c3f8:	021b      	lsls	r3, r3, #8
 800c3fa:	4013      	ands	r3, r2
 800c3fc:	693a      	ldr	r2, [r7, #16]
 800c3fe:	4313      	orrs	r3, r2
 800c400:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	697a      	ldr	r2, [r7, #20]
 800c406:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	693a      	ldr	r2, [r7, #16]
 800c40c:	621a      	str	r2, [r3, #32]
}
 800c40e:	46c0      	nop			; (mov r8, r8)
 800c410:	46bd      	mov	sp, r7
 800c412:	b006      	add	sp, #24
 800c414:	bd80      	pop	{r7, pc}
 800c416:	46c0      	nop			; (mov r8, r8)
 800c418:	ffffefff 	.word	0xffffefff
 800c41c:	fffffcff 	.word	0xfffffcff
 800c420:	ffff0fff 	.word	0xffff0fff
 800c424:	ffff5fff 	.word	0xffff5fff

0800c428 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c428:	b580      	push	{r7, lr}
 800c42a:	b086      	sub	sp, #24
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	60f8      	str	r0, [r7, #12]
 800c430:	60b9      	str	r1, [r7, #8]
 800c432:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c434:	68bb      	ldr	r3, [r7, #8]
 800c436:	221f      	movs	r2, #31
 800c438:	4013      	ands	r3, r2
 800c43a:	2201      	movs	r2, #1
 800c43c:	409a      	lsls	r2, r3
 800c43e:	0013      	movs	r3, r2
 800c440:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	6a1b      	ldr	r3, [r3, #32]
 800c446:	697a      	ldr	r2, [r7, #20]
 800c448:	43d2      	mvns	r2, r2
 800c44a:	401a      	ands	r2, r3
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	6a1a      	ldr	r2, [r3, #32]
 800c454:	68bb      	ldr	r3, [r7, #8]
 800c456:	211f      	movs	r1, #31
 800c458:	400b      	ands	r3, r1
 800c45a:	6879      	ldr	r1, [r7, #4]
 800c45c:	4099      	lsls	r1, r3
 800c45e:	000b      	movs	r3, r1
 800c460:	431a      	orrs	r2, r3
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	621a      	str	r2, [r3, #32]
}
 800c466:	46c0      	nop			; (mov r8, r8)
 800c468:	46bd      	mov	sp, r7
 800c46a:	b006      	add	sp, #24
 800c46c:	bd80      	pop	{r7, pc}
	...

0800c470 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b084      	sub	sp, #16
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]
 800c478:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	223c      	movs	r2, #60	; 0x3c
 800c47e:	5c9b      	ldrb	r3, [r3, r2]
 800c480:	2b01      	cmp	r3, #1
 800c482:	d101      	bne.n	800c488 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c484:	2302      	movs	r3, #2
 800c486:	e04f      	b.n	800c528 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	223c      	movs	r2, #60	; 0x3c
 800c48c:	2101      	movs	r1, #1
 800c48e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	223d      	movs	r2, #61	; 0x3d
 800c494:	2102      	movs	r1, #2
 800c496:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	685b      	ldr	r3, [r3, #4]
 800c49e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	689b      	ldr	r3, [r3, #8]
 800c4a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	4a20      	ldr	r2, [pc, #128]	; (800c530 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800c4ae:	4293      	cmp	r3, r2
 800c4b0:	d108      	bne.n	800c4c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	4a1f      	ldr	r2, [pc, #124]	; (800c534 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800c4b6:	4013      	ands	r3, r2
 800c4b8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	685b      	ldr	r3, [r3, #4]
 800c4be:	68fa      	ldr	r2, [r7, #12]
 800c4c0:	4313      	orrs	r3, r2
 800c4c2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2270      	movs	r2, #112	; 0x70
 800c4c8:	4393      	bics	r3, r2
 800c4ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	68fa      	ldr	r2, [r7, #12]
 800c4d2:	4313      	orrs	r3, r2
 800c4d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	68fa      	ldr	r2, [r7, #12]
 800c4dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	4a13      	ldr	r2, [pc, #76]	; (800c530 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d009      	beq.n	800c4fc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	4a12      	ldr	r2, [pc, #72]	; (800c538 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800c4ee:	4293      	cmp	r3, r2
 800c4f0:	d004      	beq.n	800c4fc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	4a11      	ldr	r2, [pc, #68]	; (800c53c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800c4f8:	4293      	cmp	r3, r2
 800c4fa:	d10c      	bne.n	800c516 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c4fc:	68bb      	ldr	r3, [r7, #8]
 800c4fe:	2280      	movs	r2, #128	; 0x80
 800c500:	4393      	bics	r3, r2
 800c502:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c504:	683b      	ldr	r3, [r7, #0]
 800c506:	689b      	ldr	r3, [r3, #8]
 800c508:	68ba      	ldr	r2, [r7, #8]
 800c50a:	4313      	orrs	r3, r2
 800c50c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	68ba      	ldr	r2, [r7, #8]
 800c514:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	223d      	movs	r2, #61	; 0x3d
 800c51a:	2101      	movs	r1, #1
 800c51c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	223c      	movs	r2, #60	; 0x3c
 800c522:	2100      	movs	r1, #0
 800c524:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c526:	2300      	movs	r3, #0
}
 800c528:	0018      	movs	r0, r3
 800c52a:	46bd      	mov	sp, r7
 800c52c:	b004      	add	sp, #16
 800c52e:	bd80      	pop	{r7, pc}
 800c530:	40012c00 	.word	0x40012c00
 800c534:	ff0fffff 	.word	0xff0fffff
 800c538:	40000400 	.word	0x40000400
 800c53c:	40014000 	.word	0x40014000

0800c540 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b082      	sub	sp, #8
 800c544:	af00      	add	r7, sp, #0
 800c546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c548:	46c0      	nop			; (mov r8, r8)
 800c54a:	46bd      	mov	sp, r7
 800c54c:	b002      	add	sp, #8
 800c54e:	bd80      	pop	{r7, pc}

0800c550 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b082      	sub	sp, #8
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c558:	46c0      	nop			; (mov r8, r8)
 800c55a:	46bd      	mov	sp, r7
 800c55c:	b002      	add	sp, #8
 800c55e:	bd80      	pop	{r7, pc}

0800c560 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c560:	b580      	push	{r7, lr}
 800c562:	b082      	sub	sp, #8
 800c564:	af00      	add	r7, sp, #0
 800c566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c568:	46c0      	nop			; (mov r8, r8)
 800c56a:	46bd      	mov	sp, r7
 800c56c:	b002      	add	sp, #8
 800c56e:	bd80      	pop	{r7, pc}

0800c570 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c570:	b580      	push	{r7, lr}
 800c572:	b082      	sub	sp, #8
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d101      	bne.n	800c582 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c57e:	2301      	movs	r3, #1
 800c580:	e046      	b.n	800c610 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	2288      	movs	r2, #136	; 0x88
 800c586:	589b      	ldr	r3, [r3, r2]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d107      	bne.n	800c59c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2284      	movs	r2, #132	; 0x84
 800c590:	2100      	movs	r1, #0
 800c592:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	0018      	movs	r0, r3
 800c598:	f7fb fb32 	bl	8007c00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2288      	movs	r2, #136	; 0x88
 800c5a0:	2124      	movs	r1, #36	; 0x24
 800c5a2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	681a      	ldr	r2, [r3, #0]
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	2101      	movs	r1, #1
 800c5b0:	438a      	bics	r2, r1
 800c5b2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	0018      	movs	r0, r3
 800c5b8:	f000 fc5e 	bl	800ce78 <UART_SetConfig>
 800c5bc:	0003      	movs	r3, r0
 800c5be:	2b01      	cmp	r3, #1
 800c5c0:	d101      	bne.n	800c5c6 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	e024      	b.n	800c610 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d003      	beq.n	800c5d6 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	0018      	movs	r0, r3
 800c5d2:	f000 fdf5 	bl	800d1c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	685a      	ldr	r2, [r3, #4]
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	490d      	ldr	r1, [pc, #52]	; (800c618 <HAL_UART_Init+0xa8>)
 800c5e2:	400a      	ands	r2, r1
 800c5e4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	689a      	ldr	r2, [r3, #8]
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	212a      	movs	r1, #42	; 0x2a
 800c5f2:	438a      	bics	r2, r1
 800c5f4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	681a      	ldr	r2, [r3, #0]
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	2101      	movs	r1, #1
 800c602:	430a      	orrs	r2, r1
 800c604:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	0018      	movs	r0, r3
 800c60a:	f000 fe8d 	bl	800d328 <UART_CheckIdleState>
 800c60e:	0003      	movs	r3, r0
}
 800c610:	0018      	movs	r0, r3
 800c612:	46bd      	mov	sp, r7
 800c614:	b002      	add	sp, #8
 800c616:	bd80      	pop	{r7, pc}
 800c618:	ffffb7ff 	.word	0xffffb7ff

0800c61c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b08a      	sub	sp, #40	; 0x28
 800c620:	af02      	add	r7, sp, #8
 800c622:	60f8      	str	r0, [r7, #12]
 800c624:	60b9      	str	r1, [r7, #8]
 800c626:	603b      	str	r3, [r7, #0]
 800c628:	1dbb      	adds	r3, r7, #6
 800c62a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	2288      	movs	r2, #136	; 0x88
 800c630:	589b      	ldr	r3, [r3, r2]
 800c632:	2b20      	cmp	r3, #32
 800c634:	d000      	beq.n	800c638 <HAL_UART_Transmit+0x1c>
 800c636:	e088      	b.n	800c74a <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c638:	68bb      	ldr	r3, [r7, #8]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d003      	beq.n	800c646 <HAL_UART_Transmit+0x2a>
 800c63e:	1dbb      	adds	r3, r7, #6
 800c640:	881b      	ldrh	r3, [r3, #0]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d101      	bne.n	800c64a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800c646:	2301      	movs	r3, #1
 800c648:	e080      	b.n	800c74c <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	689a      	ldr	r2, [r3, #8]
 800c64e:	2380      	movs	r3, #128	; 0x80
 800c650:	015b      	lsls	r3, r3, #5
 800c652:	429a      	cmp	r2, r3
 800c654:	d109      	bne.n	800c66a <HAL_UART_Transmit+0x4e>
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	691b      	ldr	r3, [r3, #16]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d105      	bne.n	800c66a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800c65e:	68bb      	ldr	r3, [r7, #8]
 800c660:	2201      	movs	r2, #1
 800c662:	4013      	ands	r3, r2
 800c664:	d001      	beq.n	800c66a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800c666:	2301      	movs	r3, #1
 800c668:	e070      	b.n	800c74c <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2290      	movs	r2, #144	; 0x90
 800c66e:	2100      	movs	r1, #0
 800c670:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	2288      	movs	r2, #136	; 0x88
 800c676:	2121      	movs	r1, #33	; 0x21
 800c678:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c67a:	f7fc fb4b 	bl	8008d14 <HAL_GetTick>
 800c67e:	0003      	movs	r3, r0
 800c680:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	1dba      	adds	r2, r7, #6
 800c686:	2154      	movs	r1, #84	; 0x54
 800c688:	8812      	ldrh	r2, [r2, #0]
 800c68a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	1dba      	adds	r2, r7, #6
 800c690:	2156      	movs	r1, #86	; 0x56
 800c692:	8812      	ldrh	r2, [r2, #0]
 800c694:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	689a      	ldr	r2, [r3, #8]
 800c69a:	2380      	movs	r3, #128	; 0x80
 800c69c:	015b      	lsls	r3, r3, #5
 800c69e:	429a      	cmp	r2, r3
 800c6a0:	d108      	bne.n	800c6b4 <HAL_UART_Transmit+0x98>
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	691b      	ldr	r3, [r3, #16]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d104      	bne.n	800c6b4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c6ae:	68bb      	ldr	r3, [r7, #8]
 800c6b0:	61bb      	str	r3, [r7, #24]
 800c6b2:	e003      	b.n	800c6bc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800c6b4:	68bb      	ldr	r3, [r7, #8]
 800c6b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c6bc:	e02c      	b.n	800c718 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c6be:	697a      	ldr	r2, [r7, #20]
 800c6c0:	68f8      	ldr	r0, [r7, #12]
 800c6c2:	683b      	ldr	r3, [r7, #0]
 800c6c4:	9300      	str	r3, [sp, #0]
 800c6c6:	0013      	movs	r3, r2
 800c6c8:	2200      	movs	r2, #0
 800c6ca:	2180      	movs	r1, #128	; 0x80
 800c6cc:	f000 fe7a 	bl	800d3c4 <UART_WaitOnFlagUntilTimeout>
 800c6d0:	1e03      	subs	r3, r0, #0
 800c6d2:	d001      	beq.n	800c6d8 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 800c6d4:	2303      	movs	r3, #3
 800c6d6:	e039      	b.n	800c74c <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 800c6d8:	69fb      	ldr	r3, [r7, #28]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d10b      	bne.n	800c6f6 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c6de:	69bb      	ldr	r3, [r7, #24]
 800c6e0:	881b      	ldrh	r3, [r3, #0]
 800c6e2:	001a      	movs	r2, r3
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	05d2      	lsls	r2, r2, #23
 800c6ea:	0dd2      	lsrs	r2, r2, #23
 800c6ec:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800c6ee:	69bb      	ldr	r3, [r7, #24]
 800c6f0:	3302      	adds	r3, #2
 800c6f2:	61bb      	str	r3, [r7, #24]
 800c6f4:	e007      	b.n	800c706 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c6f6:	69fb      	ldr	r3, [r7, #28]
 800c6f8:	781a      	ldrb	r2, [r3, #0]
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800c700:	69fb      	ldr	r3, [r7, #28]
 800c702:	3301      	adds	r3, #1
 800c704:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	2256      	movs	r2, #86	; 0x56
 800c70a:	5a9b      	ldrh	r3, [r3, r2]
 800c70c:	b29b      	uxth	r3, r3
 800c70e:	3b01      	subs	r3, #1
 800c710:	b299      	uxth	r1, r3
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	2256      	movs	r2, #86	; 0x56
 800c716:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	2256      	movs	r2, #86	; 0x56
 800c71c:	5a9b      	ldrh	r3, [r3, r2]
 800c71e:	b29b      	uxth	r3, r3
 800c720:	2b00      	cmp	r3, #0
 800c722:	d1cc      	bne.n	800c6be <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c724:	697a      	ldr	r2, [r7, #20]
 800c726:	68f8      	ldr	r0, [r7, #12]
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	9300      	str	r3, [sp, #0]
 800c72c:	0013      	movs	r3, r2
 800c72e:	2200      	movs	r2, #0
 800c730:	2140      	movs	r1, #64	; 0x40
 800c732:	f000 fe47 	bl	800d3c4 <UART_WaitOnFlagUntilTimeout>
 800c736:	1e03      	subs	r3, r0, #0
 800c738:	d001      	beq.n	800c73e <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800c73a:	2303      	movs	r3, #3
 800c73c:	e006      	b.n	800c74c <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	2288      	movs	r2, #136	; 0x88
 800c742:	2120      	movs	r1, #32
 800c744:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800c746:	2300      	movs	r3, #0
 800c748:	e000      	b.n	800c74c <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 800c74a:	2302      	movs	r3, #2
  }
}
 800c74c:	0018      	movs	r0, r3
 800c74e:	46bd      	mov	sp, r7
 800c750:	b008      	add	sp, #32
 800c752:	bd80      	pop	{r7, pc}

0800c754 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b088      	sub	sp, #32
 800c758:	af00      	add	r7, sp, #0
 800c75a:	60f8      	str	r0, [r7, #12]
 800c75c:	60b9      	str	r1, [r7, #8]
 800c75e:	1dbb      	adds	r3, r7, #6
 800c760:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	228c      	movs	r2, #140	; 0x8c
 800c766:	589b      	ldr	r3, [r3, r2]
 800c768:	2b20      	cmp	r3, #32
 800c76a:	d145      	bne.n	800c7f8 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 800c76c:	68bb      	ldr	r3, [r7, #8]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d003      	beq.n	800c77a <HAL_UART_Receive_IT+0x26>
 800c772:	1dbb      	adds	r3, r7, #6
 800c774:	881b      	ldrh	r3, [r3, #0]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d101      	bne.n	800c77e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800c77a:	2301      	movs	r3, #1
 800c77c:	e03d      	b.n	800c7fa <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	689a      	ldr	r2, [r3, #8]
 800c782:	2380      	movs	r3, #128	; 0x80
 800c784:	015b      	lsls	r3, r3, #5
 800c786:	429a      	cmp	r2, r3
 800c788:	d109      	bne.n	800c79e <HAL_UART_Receive_IT+0x4a>
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	691b      	ldr	r3, [r3, #16]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d105      	bne.n	800c79e <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	2201      	movs	r2, #1
 800c796:	4013      	ands	r3, r2
 800c798:	d001      	beq.n	800c79e <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800c79a:	2301      	movs	r3, #1
 800c79c:	e02d      	b.n	800c7fa <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	685a      	ldr	r2, [r3, #4]
 800c7aa:	2380      	movs	r3, #128	; 0x80
 800c7ac:	041b      	lsls	r3, r3, #16
 800c7ae:	4013      	ands	r3, r2
 800c7b0:	d019      	beq.n	800c7e6 <HAL_UART_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c7b2:	f3ef 8310 	mrs	r3, PRIMASK
 800c7b6:	613b      	str	r3, [r7, #16]
  return(result);
 800c7b8:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c7ba:	61fb      	str	r3, [r7, #28]
 800c7bc:	2301      	movs	r3, #1
 800c7be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c7c0:	697b      	ldr	r3, [r7, #20]
 800c7c2:	f383 8810 	msr	PRIMASK, r3
}
 800c7c6:	46c0      	nop			; (mov r8, r8)
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	681a      	ldr	r2, [r3, #0]
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	2180      	movs	r1, #128	; 0x80
 800c7d4:	04c9      	lsls	r1, r1, #19
 800c7d6:	430a      	orrs	r2, r1
 800c7d8:	601a      	str	r2, [r3, #0]
 800c7da:	69fb      	ldr	r3, [r7, #28]
 800c7dc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c7de:	69bb      	ldr	r3, [r7, #24]
 800c7e0:	f383 8810 	msr	PRIMASK, r3
}
 800c7e4:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c7e6:	1dbb      	adds	r3, r7, #6
 800c7e8:	881a      	ldrh	r2, [r3, #0]
 800c7ea:	68b9      	ldr	r1, [r7, #8]
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	0018      	movs	r0, r3
 800c7f0:	f000 feb0 	bl	800d554 <UART_Start_Receive_IT>
 800c7f4:	0003      	movs	r3, r0
 800c7f6:	e000      	b.n	800c7fa <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800c7f8:	2302      	movs	r3, #2
  }
}
 800c7fa:	0018      	movs	r0, r3
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	b008      	add	sp, #32
 800c800:	bd80      	pop	{r7, pc}
	...

0800c804 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c804:	b5b0      	push	{r4, r5, r7, lr}
 800c806:	b0aa      	sub	sp, #168	; 0xa8
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	69db      	ldr	r3, [r3, #28]
 800c812:	22a4      	movs	r2, #164	; 0xa4
 800c814:	18b9      	adds	r1, r7, r2
 800c816:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	20a0      	movs	r0, #160	; 0xa0
 800c820:	1839      	adds	r1, r7, r0
 800c822:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	689b      	ldr	r3, [r3, #8]
 800c82a:	249c      	movs	r4, #156	; 0x9c
 800c82c:	1939      	adds	r1, r7, r4
 800c82e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c830:	0011      	movs	r1, r2
 800c832:	18bb      	adds	r3, r7, r2
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	4aa2      	ldr	r2, [pc, #648]	; (800cac0 <HAL_UART_IRQHandler+0x2bc>)
 800c838:	4013      	ands	r3, r2
 800c83a:	2298      	movs	r2, #152	; 0x98
 800c83c:	18bd      	adds	r5, r7, r2
 800c83e:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800c840:	18bb      	adds	r3, r7, r2
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d11a      	bne.n	800c87e <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c848:	187b      	adds	r3, r7, r1
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	2220      	movs	r2, #32
 800c84e:	4013      	ands	r3, r2
 800c850:	d015      	beq.n	800c87e <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c852:	183b      	adds	r3, r7, r0
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	2220      	movs	r2, #32
 800c858:	4013      	ands	r3, r2
 800c85a:	d105      	bne.n	800c868 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c85c:	193b      	adds	r3, r7, r4
 800c85e:	681a      	ldr	r2, [r3, #0]
 800c860:	2380      	movs	r3, #128	; 0x80
 800c862:	055b      	lsls	r3, r3, #21
 800c864:	4013      	ands	r3, r2
 800c866:	d00a      	beq.n	800c87e <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d100      	bne.n	800c872 <HAL_UART_IRQHandler+0x6e>
 800c870:	e2dc      	b.n	800ce2c <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c876:	687a      	ldr	r2, [r7, #4]
 800c878:	0010      	movs	r0, r2
 800c87a:	4798      	blx	r3
      }
      return;
 800c87c:	e2d6      	b.n	800ce2c <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c87e:	2398      	movs	r3, #152	; 0x98
 800c880:	18fb      	adds	r3, r7, r3
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	2b00      	cmp	r3, #0
 800c886:	d100      	bne.n	800c88a <HAL_UART_IRQHandler+0x86>
 800c888:	e122      	b.n	800cad0 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c88a:	239c      	movs	r3, #156	; 0x9c
 800c88c:	18fb      	adds	r3, r7, r3
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	4a8c      	ldr	r2, [pc, #560]	; (800cac4 <HAL_UART_IRQHandler+0x2c0>)
 800c892:	4013      	ands	r3, r2
 800c894:	d106      	bne.n	800c8a4 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c896:	23a0      	movs	r3, #160	; 0xa0
 800c898:	18fb      	adds	r3, r7, r3
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	4a8a      	ldr	r2, [pc, #552]	; (800cac8 <HAL_UART_IRQHandler+0x2c4>)
 800c89e:	4013      	ands	r3, r2
 800c8a0:	d100      	bne.n	800c8a4 <HAL_UART_IRQHandler+0xa0>
 800c8a2:	e115      	b.n	800cad0 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c8a4:	23a4      	movs	r3, #164	; 0xa4
 800c8a6:	18fb      	adds	r3, r7, r3
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	2201      	movs	r2, #1
 800c8ac:	4013      	ands	r3, r2
 800c8ae:	d012      	beq.n	800c8d6 <HAL_UART_IRQHandler+0xd2>
 800c8b0:	23a0      	movs	r3, #160	; 0xa0
 800c8b2:	18fb      	adds	r3, r7, r3
 800c8b4:	681a      	ldr	r2, [r3, #0]
 800c8b6:	2380      	movs	r3, #128	; 0x80
 800c8b8:	005b      	lsls	r3, r3, #1
 800c8ba:	4013      	ands	r3, r2
 800c8bc:	d00b      	beq.n	800c8d6 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	2201      	movs	r2, #1
 800c8c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	2290      	movs	r2, #144	; 0x90
 800c8ca:	589b      	ldr	r3, [r3, r2]
 800c8cc:	2201      	movs	r2, #1
 800c8ce:	431a      	orrs	r2, r3
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	2190      	movs	r1, #144	; 0x90
 800c8d4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c8d6:	23a4      	movs	r3, #164	; 0xa4
 800c8d8:	18fb      	adds	r3, r7, r3
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	2202      	movs	r2, #2
 800c8de:	4013      	ands	r3, r2
 800c8e0:	d011      	beq.n	800c906 <HAL_UART_IRQHandler+0x102>
 800c8e2:	239c      	movs	r3, #156	; 0x9c
 800c8e4:	18fb      	adds	r3, r7, r3
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	2201      	movs	r2, #1
 800c8ea:	4013      	ands	r3, r2
 800c8ec:	d00b      	beq.n	800c906 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	2202      	movs	r2, #2
 800c8f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	2290      	movs	r2, #144	; 0x90
 800c8fa:	589b      	ldr	r3, [r3, r2]
 800c8fc:	2204      	movs	r2, #4
 800c8fe:	431a      	orrs	r2, r3
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	2190      	movs	r1, #144	; 0x90
 800c904:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c906:	23a4      	movs	r3, #164	; 0xa4
 800c908:	18fb      	adds	r3, r7, r3
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	2204      	movs	r2, #4
 800c90e:	4013      	ands	r3, r2
 800c910:	d011      	beq.n	800c936 <HAL_UART_IRQHandler+0x132>
 800c912:	239c      	movs	r3, #156	; 0x9c
 800c914:	18fb      	adds	r3, r7, r3
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	2201      	movs	r2, #1
 800c91a:	4013      	ands	r3, r2
 800c91c:	d00b      	beq.n	800c936 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	2204      	movs	r2, #4
 800c924:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	2290      	movs	r2, #144	; 0x90
 800c92a:	589b      	ldr	r3, [r3, r2]
 800c92c:	2202      	movs	r2, #2
 800c92e:	431a      	orrs	r2, r3
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	2190      	movs	r1, #144	; 0x90
 800c934:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c936:	23a4      	movs	r3, #164	; 0xa4
 800c938:	18fb      	adds	r3, r7, r3
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	2208      	movs	r2, #8
 800c93e:	4013      	ands	r3, r2
 800c940:	d017      	beq.n	800c972 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c942:	23a0      	movs	r3, #160	; 0xa0
 800c944:	18fb      	adds	r3, r7, r3
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	2220      	movs	r2, #32
 800c94a:	4013      	ands	r3, r2
 800c94c:	d105      	bne.n	800c95a <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c94e:	239c      	movs	r3, #156	; 0x9c
 800c950:	18fb      	adds	r3, r7, r3
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	4a5b      	ldr	r2, [pc, #364]	; (800cac4 <HAL_UART_IRQHandler+0x2c0>)
 800c956:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c958:	d00b      	beq.n	800c972 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	2208      	movs	r2, #8
 800c960:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	2290      	movs	r2, #144	; 0x90
 800c966:	589b      	ldr	r3, [r3, r2]
 800c968:	2208      	movs	r2, #8
 800c96a:	431a      	orrs	r2, r3
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2190      	movs	r1, #144	; 0x90
 800c970:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c972:	23a4      	movs	r3, #164	; 0xa4
 800c974:	18fb      	adds	r3, r7, r3
 800c976:	681a      	ldr	r2, [r3, #0]
 800c978:	2380      	movs	r3, #128	; 0x80
 800c97a:	011b      	lsls	r3, r3, #4
 800c97c:	4013      	ands	r3, r2
 800c97e:	d013      	beq.n	800c9a8 <HAL_UART_IRQHandler+0x1a4>
 800c980:	23a0      	movs	r3, #160	; 0xa0
 800c982:	18fb      	adds	r3, r7, r3
 800c984:	681a      	ldr	r2, [r3, #0]
 800c986:	2380      	movs	r3, #128	; 0x80
 800c988:	04db      	lsls	r3, r3, #19
 800c98a:	4013      	ands	r3, r2
 800c98c:	d00c      	beq.n	800c9a8 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	2280      	movs	r2, #128	; 0x80
 800c994:	0112      	lsls	r2, r2, #4
 800c996:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	2290      	movs	r2, #144	; 0x90
 800c99c:	589b      	ldr	r3, [r3, r2]
 800c99e:	2220      	movs	r2, #32
 800c9a0:	431a      	orrs	r2, r3
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2190      	movs	r1, #144	; 0x90
 800c9a6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	2290      	movs	r2, #144	; 0x90
 800c9ac:	589b      	ldr	r3, [r3, r2]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d100      	bne.n	800c9b4 <HAL_UART_IRQHandler+0x1b0>
 800c9b2:	e23d      	b.n	800ce30 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c9b4:	23a4      	movs	r3, #164	; 0xa4
 800c9b6:	18fb      	adds	r3, r7, r3
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	2220      	movs	r2, #32
 800c9bc:	4013      	ands	r3, r2
 800c9be:	d015      	beq.n	800c9ec <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c9c0:	23a0      	movs	r3, #160	; 0xa0
 800c9c2:	18fb      	adds	r3, r7, r3
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	2220      	movs	r2, #32
 800c9c8:	4013      	ands	r3, r2
 800c9ca:	d106      	bne.n	800c9da <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c9cc:	239c      	movs	r3, #156	; 0x9c
 800c9ce:	18fb      	adds	r3, r7, r3
 800c9d0:	681a      	ldr	r2, [r3, #0]
 800c9d2:	2380      	movs	r3, #128	; 0x80
 800c9d4:	055b      	lsls	r3, r3, #21
 800c9d6:	4013      	ands	r3, r2
 800c9d8:	d008      	beq.n	800c9ec <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d004      	beq.n	800c9ec <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c9e6:	687a      	ldr	r2, [r7, #4]
 800c9e8:	0010      	movs	r0, r2
 800c9ea:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	2290      	movs	r2, #144	; 0x90
 800c9f0:	589b      	ldr	r3, [r3, r2]
 800c9f2:	2194      	movs	r1, #148	; 0x94
 800c9f4:	187a      	adds	r2, r7, r1
 800c9f6:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	689b      	ldr	r3, [r3, #8]
 800c9fe:	2240      	movs	r2, #64	; 0x40
 800ca00:	4013      	ands	r3, r2
 800ca02:	2b40      	cmp	r3, #64	; 0x40
 800ca04:	d004      	beq.n	800ca10 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ca06:	187b      	adds	r3, r7, r1
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	2228      	movs	r2, #40	; 0x28
 800ca0c:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ca0e:	d04c      	beq.n	800caaa <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	0018      	movs	r0, r3
 800ca14:	f000 fec2 	bl	800d79c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	689b      	ldr	r3, [r3, #8]
 800ca1e:	2240      	movs	r2, #64	; 0x40
 800ca20:	4013      	ands	r3, r2
 800ca22:	2b40      	cmp	r3, #64	; 0x40
 800ca24:	d13c      	bne.n	800caa0 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca26:	f3ef 8310 	mrs	r3, PRIMASK
 800ca2a:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800ca2c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ca2e:	2090      	movs	r0, #144	; 0x90
 800ca30:	183a      	adds	r2, r7, r0
 800ca32:	6013      	str	r3, [r2, #0]
 800ca34:	2301      	movs	r3, #1
 800ca36:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ca3a:	f383 8810 	msr	PRIMASK, r3
}
 800ca3e:	46c0      	nop			; (mov r8, r8)
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	689a      	ldr	r2, [r3, #8]
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	2140      	movs	r1, #64	; 0x40
 800ca4c:	438a      	bics	r2, r1
 800ca4e:	609a      	str	r2, [r3, #8]
 800ca50:	183b      	adds	r3, r7, r0
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ca58:	f383 8810 	msr	PRIMASK, r3
}
 800ca5c:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	2280      	movs	r2, #128	; 0x80
 800ca62:	589b      	ldr	r3, [r3, r2]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d016      	beq.n	800ca96 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2280      	movs	r2, #128	; 0x80
 800ca6c:	589b      	ldr	r3, [r3, r2]
 800ca6e:	4a17      	ldr	r2, [pc, #92]	; (800cacc <HAL_UART_IRQHandler+0x2c8>)
 800ca70:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	2280      	movs	r2, #128	; 0x80
 800ca76:	589b      	ldr	r3, [r3, r2]
 800ca78:	0018      	movs	r0, r3
 800ca7a:	f7fc fbc9 	bl	8009210 <HAL_DMA_Abort_IT>
 800ca7e:	1e03      	subs	r3, r0, #0
 800ca80:	d01c      	beq.n	800cabc <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	2280      	movs	r2, #128	; 0x80
 800ca86:	589b      	ldr	r3, [r3, r2]
 800ca88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca8a:	687a      	ldr	r2, [r7, #4]
 800ca8c:	2180      	movs	r1, #128	; 0x80
 800ca8e:	5852      	ldr	r2, [r2, r1]
 800ca90:	0010      	movs	r0, r2
 800ca92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca94:	e012      	b.n	800cabc <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	0018      	movs	r0, r3
 800ca9a:	f7f8 f8ef 	bl	8004c7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca9e:	e00d      	b.n	800cabc <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	0018      	movs	r0, r3
 800caa4:	f7f8 f8ea 	bl	8004c7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800caa8:	e008      	b.n	800cabc <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	0018      	movs	r0, r3
 800caae:	f7f8 f8e5 	bl	8004c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	2290      	movs	r2, #144	; 0x90
 800cab6:	2100      	movs	r1, #0
 800cab8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800caba:	e1b9      	b.n	800ce30 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cabc:	46c0      	nop			; (mov r8, r8)
    return;
 800cabe:	e1b7      	b.n	800ce30 <HAL_UART_IRQHandler+0x62c>
 800cac0:	0000080f 	.word	0x0000080f
 800cac4:	10000001 	.word	0x10000001
 800cac8:	04000120 	.word	0x04000120
 800cacc:	0800d869 	.word	0x0800d869

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cad4:	2b01      	cmp	r3, #1
 800cad6:	d000      	beq.n	800cada <HAL_UART_IRQHandler+0x2d6>
 800cad8:	e13e      	b.n	800cd58 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cada:	23a4      	movs	r3, #164	; 0xa4
 800cadc:	18fb      	adds	r3, r7, r3
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	2210      	movs	r2, #16
 800cae2:	4013      	ands	r3, r2
 800cae4:	d100      	bne.n	800cae8 <HAL_UART_IRQHandler+0x2e4>
 800cae6:	e137      	b.n	800cd58 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800cae8:	23a0      	movs	r3, #160	; 0xa0
 800caea:	18fb      	adds	r3, r7, r3
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	2210      	movs	r2, #16
 800caf0:	4013      	ands	r3, r2
 800caf2:	d100      	bne.n	800caf6 <HAL_UART_IRQHandler+0x2f2>
 800caf4:	e130      	b.n	800cd58 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	2210      	movs	r2, #16
 800cafc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	689b      	ldr	r3, [r3, #8]
 800cb04:	2240      	movs	r2, #64	; 0x40
 800cb06:	4013      	ands	r3, r2
 800cb08:	2b40      	cmp	r3, #64	; 0x40
 800cb0a:	d000      	beq.n	800cb0e <HAL_UART_IRQHandler+0x30a>
 800cb0c:	e0a4      	b.n	800cc58 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	2280      	movs	r2, #128	; 0x80
 800cb12:	589b      	ldr	r3, [r3, r2]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	685a      	ldr	r2, [r3, #4]
 800cb18:	217e      	movs	r1, #126	; 0x7e
 800cb1a:	187b      	adds	r3, r7, r1
 800cb1c:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800cb1e:	187b      	adds	r3, r7, r1
 800cb20:	881b      	ldrh	r3, [r3, #0]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d100      	bne.n	800cb28 <HAL_UART_IRQHandler+0x324>
 800cb26:	e185      	b.n	800ce34 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	225c      	movs	r2, #92	; 0x5c
 800cb2c:	5a9b      	ldrh	r3, [r3, r2]
 800cb2e:	187a      	adds	r2, r7, r1
 800cb30:	8812      	ldrh	r2, [r2, #0]
 800cb32:	429a      	cmp	r2, r3
 800cb34:	d300      	bcc.n	800cb38 <HAL_UART_IRQHandler+0x334>
 800cb36:	e17d      	b.n	800ce34 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	187a      	adds	r2, r7, r1
 800cb3c:	215e      	movs	r1, #94	; 0x5e
 800cb3e:	8812      	ldrh	r2, [r2, #0]
 800cb40:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	2280      	movs	r2, #128	; 0x80
 800cb46:	589b      	ldr	r3, [r3, r2]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	2220      	movs	r2, #32
 800cb4e:	4013      	ands	r3, r2
 800cb50:	d170      	bne.n	800cc34 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb52:	f3ef 8310 	mrs	r3, PRIMASK
 800cb56:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800cb58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cb5a:	67bb      	str	r3, [r7, #120]	; 0x78
 800cb5c:	2301      	movs	r3, #1
 800cb5e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb62:	f383 8810 	msr	PRIMASK, r3
}
 800cb66:	46c0      	nop			; (mov r8, r8)
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	681a      	ldr	r2, [r3, #0]
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	49b4      	ldr	r1, [pc, #720]	; (800ce44 <HAL_UART_IRQHandler+0x640>)
 800cb74:	400a      	ands	r2, r1
 800cb76:	601a      	str	r2, [r3, #0]
 800cb78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cb7a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb7e:	f383 8810 	msr	PRIMASK, r3
}
 800cb82:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb84:	f3ef 8310 	mrs	r3, PRIMASK
 800cb88:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800cb8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb8c:	677b      	str	r3, [r7, #116]	; 0x74
 800cb8e:	2301      	movs	r3, #1
 800cb90:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cb94:	f383 8810 	msr	PRIMASK, r3
}
 800cb98:	46c0      	nop			; (mov r8, r8)
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	689a      	ldr	r2, [r3, #8]
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	2101      	movs	r1, #1
 800cba6:	438a      	bics	r2, r1
 800cba8:	609a      	str	r2, [r3, #8]
 800cbaa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cbac:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cbb0:	f383 8810 	msr	PRIMASK, r3
}
 800cbb4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbb6:	f3ef 8310 	mrs	r3, PRIMASK
 800cbba:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800cbbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cbbe:	673b      	str	r3, [r7, #112]	; 0x70
 800cbc0:	2301      	movs	r3, #1
 800cbc2:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cbc6:	f383 8810 	msr	PRIMASK, r3
}
 800cbca:	46c0      	nop			; (mov r8, r8)
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	689a      	ldr	r2, [r3, #8]
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	2140      	movs	r1, #64	; 0x40
 800cbd8:	438a      	bics	r2, r1
 800cbda:	609a      	str	r2, [r3, #8]
 800cbdc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cbde:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbe0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cbe2:	f383 8810 	msr	PRIMASK, r3
}
 800cbe6:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	228c      	movs	r2, #140	; 0x8c
 800cbec:	2120      	movs	r1, #32
 800cbee:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	2200      	movs	r2, #0
 800cbf4:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbf6:	f3ef 8310 	mrs	r3, PRIMASK
 800cbfa:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800cbfc:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbfe:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cc00:	2301      	movs	r3, #1
 800cc02:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc04:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800cc06:	f383 8810 	msr	PRIMASK, r3
}
 800cc0a:	46c0      	nop			; (mov r8, r8)
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	681a      	ldr	r2, [r3, #0]
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	2110      	movs	r1, #16
 800cc18:	438a      	bics	r2, r1
 800cc1a:	601a      	str	r2, [r3, #0]
 800cc1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cc1e:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cc22:	f383 8810 	msr	PRIMASK, r3
}
 800cc26:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2280      	movs	r2, #128	; 0x80
 800cc2c:	589b      	ldr	r3, [r3, r2]
 800cc2e:	0018      	movs	r0, r3
 800cc30:	f7fc fa8c 	bl	800914c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	2202      	movs	r2, #2
 800cc38:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	225c      	movs	r2, #92	; 0x5c
 800cc3e:	5a9a      	ldrh	r2, [r3, r2]
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	215e      	movs	r1, #94	; 0x5e
 800cc44:	5a5b      	ldrh	r3, [r3, r1]
 800cc46:	b29b      	uxth	r3, r3
 800cc48:	1ad3      	subs	r3, r2, r3
 800cc4a:	b29a      	uxth	r2, r3
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	0011      	movs	r1, r2
 800cc50:	0018      	movs	r0, r3
 800cc52:	f000 f905 	bl	800ce60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cc56:	e0ed      	b.n	800ce34 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	225c      	movs	r2, #92	; 0x5c
 800cc5c:	5a99      	ldrh	r1, [r3, r2]
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	225e      	movs	r2, #94	; 0x5e
 800cc62:	5a9b      	ldrh	r3, [r3, r2]
 800cc64:	b29a      	uxth	r2, r3
 800cc66:	208e      	movs	r0, #142	; 0x8e
 800cc68:	183b      	adds	r3, r7, r0
 800cc6a:	1a8a      	subs	r2, r1, r2
 800cc6c:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	225e      	movs	r2, #94	; 0x5e
 800cc72:	5a9b      	ldrh	r3, [r3, r2]
 800cc74:	b29b      	uxth	r3, r3
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d100      	bne.n	800cc7c <HAL_UART_IRQHandler+0x478>
 800cc7a:	e0dd      	b.n	800ce38 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 800cc7c:	183b      	adds	r3, r7, r0
 800cc7e:	881b      	ldrh	r3, [r3, #0]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d100      	bne.n	800cc86 <HAL_UART_IRQHandler+0x482>
 800cc84:	e0d8      	b.n	800ce38 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc86:	f3ef 8310 	mrs	r3, PRIMASK
 800cc8a:	60fb      	str	r3, [r7, #12]
  return(result);
 800cc8c:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cc8e:	2488      	movs	r4, #136	; 0x88
 800cc90:	193a      	adds	r2, r7, r4
 800cc92:	6013      	str	r3, [r2, #0]
 800cc94:	2301      	movs	r3, #1
 800cc96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc98:	693b      	ldr	r3, [r7, #16]
 800cc9a:	f383 8810 	msr	PRIMASK, r3
}
 800cc9e:	46c0      	nop			; (mov r8, r8)
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	681a      	ldr	r2, [r3, #0]
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	4967      	ldr	r1, [pc, #412]	; (800ce48 <HAL_UART_IRQHandler+0x644>)
 800ccac:	400a      	ands	r2, r1
 800ccae:	601a      	str	r2, [r3, #0]
 800ccb0:	193b      	adds	r3, r7, r4
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ccb6:	697b      	ldr	r3, [r7, #20]
 800ccb8:	f383 8810 	msr	PRIMASK, r3
}
 800ccbc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ccbe:	f3ef 8310 	mrs	r3, PRIMASK
 800ccc2:	61bb      	str	r3, [r7, #24]
  return(result);
 800ccc4:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ccc6:	2484      	movs	r4, #132	; 0x84
 800ccc8:	193a      	adds	r2, r7, r4
 800ccca:	6013      	str	r3, [r2, #0]
 800cccc:	2301      	movs	r3, #1
 800ccce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ccd0:	69fb      	ldr	r3, [r7, #28]
 800ccd2:	f383 8810 	msr	PRIMASK, r3
}
 800ccd6:	46c0      	nop			; (mov r8, r8)
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	689a      	ldr	r2, [r3, #8]
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	495a      	ldr	r1, [pc, #360]	; (800ce4c <HAL_UART_IRQHandler+0x648>)
 800cce4:	400a      	ands	r2, r1
 800cce6:	609a      	str	r2, [r3, #8]
 800cce8:	193b      	adds	r3, r7, r4
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ccee:	6a3b      	ldr	r3, [r7, #32]
 800ccf0:	f383 8810 	msr	PRIMASK, r3
}
 800ccf4:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	228c      	movs	r2, #140	; 0x8c
 800ccfa:	2120      	movs	r1, #32
 800ccfc:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	2200      	movs	r2, #0
 800cd02:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	2200      	movs	r2, #0
 800cd08:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cd0a:	f3ef 8310 	mrs	r3, PRIMASK
 800cd0e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800cd10:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd12:	2480      	movs	r4, #128	; 0x80
 800cd14:	193a      	adds	r2, r7, r4
 800cd16:	6013      	str	r3, [r2, #0]
 800cd18:	2301      	movs	r3, #1
 800cd1a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd1e:	f383 8810 	msr	PRIMASK, r3
}
 800cd22:	46c0      	nop			; (mov r8, r8)
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	681a      	ldr	r2, [r3, #0]
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	2110      	movs	r1, #16
 800cd30:	438a      	bics	r2, r1
 800cd32:	601a      	str	r2, [r3, #0]
 800cd34:	193b      	adds	r3, r7, r4
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd3c:	f383 8810 	msr	PRIMASK, r3
}
 800cd40:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	2202      	movs	r2, #2
 800cd46:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cd48:	183b      	adds	r3, r7, r0
 800cd4a:	881a      	ldrh	r2, [r3, #0]
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	0011      	movs	r1, r2
 800cd50:	0018      	movs	r0, r3
 800cd52:	f000 f885 	bl	800ce60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cd56:	e06f      	b.n	800ce38 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cd58:	23a4      	movs	r3, #164	; 0xa4
 800cd5a:	18fb      	adds	r3, r7, r3
 800cd5c:	681a      	ldr	r2, [r3, #0]
 800cd5e:	2380      	movs	r3, #128	; 0x80
 800cd60:	035b      	lsls	r3, r3, #13
 800cd62:	4013      	ands	r3, r2
 800cd64:	d010      	beq.n	800cd88 <HAL_UART_IRQHandler+0x584>
 800cd66:	239c      	movs	r3, #156	; 0x9c
 800cd68:	18fb      	adds	r3, r7, r3
 800cd6a:	681a      	ldr	r2, [r3, #0]
 800cd6c:	2380      	movs	r3, #128	; 0x80
 800cd6e:	03db      	lsls	r3, r3, #15
 800cd70:	4013      	ands	r3, r2
 800cd72:	d009      	beq.n	800cd88 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	2280      	movs	r2, #128	; 0x80
 800cd7a:	0352      	lsls	r2, r2, #13
 800cd7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	0018      	movs	r0, r3
 800cd82:	f001 fa15 	bl	800e1b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cd86:	e05a      	b.n	800ce3e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cd88:	23a4      	movs	r3, #164	; 0xa4
 800cd8a:	18fb      	adds	r3, r7, r3
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	2280      	movs	r2, #128	; 0x80
 800cd90:	4013      	ands	r3, r2
 800cd92:	d016      	beq.n	800cdc2 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cd94:	23a0      	movs	r3, #160	; 0xa0
 800cd96:	18fb      	adds	r3, r7, r3
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	2280      	movs	r2, #128	; 0x80
 800cd9c:	4013      	ands	r3, r2
 800cd9e:	d106      	bne.n	800cdae <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cda0:	239c      	movs	r3, #156	; 0x9c
 800cda2:	18fb      	adds	r3, r7, r3
 800cda4:	681a      	ldr	r2, [r3, #0]
 800cda6:	2380      	movs	r3, #128	; 0x80
 800cda8:	041b      	lsls	r3, r3, #16
 800cdaa:	4013      	ands	r3, r2
 800cdac:	d009      	beq.n	800cdc2 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d042      	beq.n	800ce3c <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cdba:	687a      	ldr	r2, [r7, #4]
 800cdbc:	0010      	movs	r0, r2
 800cdbe:	4798      	blx	r3
    }
    return;
 800cdc0:	e03c      	b.n	800ce3c <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cdc2:	23a4      	movs	r3, #164	; 0xa4
 800cdc4:	18fb      	adds	r3, r7, r3
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	2240      	movs	r2, #64	; 0x40
 800cdca:	4013      	ands	r3, r2
 800cdcc:	d00a      	beq.n	800cde4 <HAL_UART_IRQHandler+0x5e0>
 800cdce:	23a0      	movs	r3, #160	; 0xa0
 800cdd0:	18fb      	adds	r3, r7, r3
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	2240      	movs	r2, #64	; 0x40
 800cdd6:	4013      	ands	r3, r2
 800cdd8:	d004      	beq.n	800cde4 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	0018      	movs	r0, r3
 800cdde:	f000 fd5a 	bl	800d896 <UART_EndTransmit_IT>
    return;
 800cde2:	e02c      	b.n	800ce3e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cde4:	23a4      	movs	r3, #164	; 0xa4
 800cde6:	18fb      	adds	r3, r7, r3
 800cde8:	681a      	ldr	r2, [r3, #0]
 800cdea:	2380      	movs	r3, #128	; 0x80
 800cdec:	041b      	lsls	r3, r3, #16
 800cdee:	4013      	ands	r3, r2
 800cdf0:	d00b      	beq.n	800ce0a <HAL_UART_IRQHandler+0x606>
 800cdf2:	23a0      	movs	r3, #160	; 0xa0
 800cdf4:	18fb      	adds	r3, r7, r3
 800cdf6:	681a      	ldr	r2, [r3, #0]
 800cdf8:	2380      	movs	r3, #128	; 0x80
 800cdfa:	05db      	lsls	r3, r3, #23
 800cdfc:	4013      	ands	r3, r2
 800cdfe:	d004      	beq.n	800ce0a <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	0018      	movs	r0, r3
 800ce04:	f001 f9e4 	bl	800e1d0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ce08:	e019      	b.n	800ce3e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ce0a:	23a4      	movs	r3, #164	; 0xa4
 800ce0c:	18fb      	adds	r3, r7, r3
 800ce0e:	681a      	ldr	r2, [r3, #0]
 800ce10:	2380      	movs	r3, #128	; 0x80
 800ce12:	045b      	lsls	r3, r3, #17
 800ce14:	4013      	ands	r3, r2
 800ce16:	d012      	beq.n	800ce3e <HAL_UART_IRQHandler+0x63a>
 800ce18:	23a0      	movs	r3, #160	; 0xa0
 800ce1a:	18fb      	adds	r3, r7, r3
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	da0d      	bge.n	800ce3e <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	0018      	movs	r0, r3
 800ce26:	f001 f9cb 	bl	800e1c0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ce2a:	e008      	b.n	800ce3e <HAL_UART_IRQHandler+0x63a>
      return;
 800ce2c:	46c0      	nop			; (mov r8, r8)
 800ce2e:	e006      	b.n	800ce3e <HAL_UART_IRQHandler+0x63a>
    return;
 800ce30:	46c0      	nop			; (mov r8, r8)
 800ce32:	e004      	b.n	800ce3e <HAL_UART_IRQHandler+0x63a>
      return;
 800ce34:	46c0      	nop			; (mov r8, r8)
 800ce36:	e002      	b.n	800ce3e <HAL_UART_IRQHandler+0x63a>
      return;
 800ce38:	46c0      	nop			; (mov r8, r8)
 800ce3a:	e000      	b.n	800ce3e <HAL_UART_IRQHandler+0x63a>
    return;
 800ce3c:	46c0      	nop			; (mov r8, r8)
  }
}
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	b02a      	add	sp, #168	; 0xa8
 800ce42:	bdb0      	pop	{r4, r5, r7, pc}
 800ce44:	fffffeff 	.word	0xfffffeff
 800ce48:	fffffedf 	.word	0xfffffedf
 800ce4c:	effffffe 	.word	0xeffffffe

0800ce50 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b082      	sub	sp, #8
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ce58:	46c0      	nop			; (mov r8, r8)
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	b002      	add	sp, #8
 800ce5e:	bd80      	pop	{r7, pc}

0800ce60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b082      	sub	sp, #8
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	6078      	str	r0, [r7, #4]
 800ce68:	000a      	movs	r2, r1
 800ce6a:	1cbb      	adds	r3, r7, #2
 800ce6c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ce6e:	46c0      	nop			; (mov r8, r8)
 800ce70:	46bd      	mov	sp, r7
 800ce72:	b002      	add	sp, #8
 800ce74:	bd80      	pop	{r7, pc}
	...

0800ce78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b088      	sub	sp, #32
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ce80:	231a      	movs	r3, #26
 800ce82:	18fb      	adds	r3, r7, r3
 800ce84:	2200      	movs	r2, #0
 800ce86:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	689a      	ldr	r2, [r3, #8]
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	691b      	ldr	r3, [r3, #16]
 800ce90:	431a      	orrs	r2, r3
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	695b      	ldr	r3, [r3, #20]
 800ce96:	431a      	orrs	r2, r3
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	69db      	ldr	r3, [r3, #28]
 800ce9c:	4313      	orrs	r3, r2
 800ce9e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	4abc      	ldr	r2, [pc, #752]	; (800d198 <UART_SetConfig+0x320>)
 800cea8:	4013      	ands	r3, r2
 800ceaa:	0019      	movs	r1, r3
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	69fa      	ldr	r2, [r7, #28]
 800ceb2:	430a      	orrs	r2, r1
 800ceb4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	685b      	ldr	r3, [r3, #4]
 800cebc:	4ab7      	ldr	r2, [pc, #732]	; (800d19c <UART_SetConfig+0x324>)
 800cebe:	4013      	ands	r3, r2
 800cec0:	0019      	movs	r1, r3
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	68da      	ldr	r2, [r3, #12]
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	430a      	orrs	r2, r1
 800cecc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	699b      	ldr	r3, [r3, #24]
 800ced2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	6a1b      	ldr	r3, [r3, #32]
 800ced8:	69fa      	ldr	r2, [r7, #28]
 800ceda:	4313      	orrs	r3, r2
 800cedc:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	689b      	ldr	r3, [r3, #8]
 800cee4:	4aae      	ldr	r2, [pc, #696]	; (800d1a0 <UART_SetConfig+0x328>)
 800cee6:	4013      	ands	r3, r2
 800cee8:	0019      	movs	r1, r3
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	69fa      	ldr	r2, [r7, #28]
 800cef0:	430a      	orrs	r2, r1
 800cef2:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cefa:	220f      	movs	r2, #15
 800cefc:	4393      	bics	r3, r2
 800cefe:	0019      	movs	r1, r3
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	430a      	orrs	r2, r1
 800cf0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	4aa4      	ldr	r2, [pc, #656]	; (800d1a4 <UART_SetConfig+0x32c>)
 800cf12:	4293      	cmp	r3, r2
 800cf14:	d127      	bne.n	800cf66 <UART_SetConfig+0xee>
 800cf16:	4ba4      	ldr	r3, [pc, #656]	; (800d1a8 <UART_SetConfig+0x330>)
 800cf18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf1a:	2203      	movs	r2, #3
 800cf1c:	4013      	ands	r3, r2
 800cf1e:	2b03      	cmp	r3, #3
 800cf20:	d017      	beq.n	800cf52 <UART_SetConfig+0xda>
 800cf22:	d81b      	bhi.n	800cf5c <UART_SetConfig+0xe4>
 800cf24:	2b02      	cmp	r3, #2
 800cf26:	d00a      	beq.n	800cf3e <UART_SetConfig+0xc6>
 800cf28:	d818      	bhi.n	800cf5c <UART_SetConfig+0xe4>
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d002      	beq.n	800cf34 <UART_SetConfig+0xbc>
 800cf2e:	2b01      	cmp	r3, #1
 800cf30:	d00a      	beq.n	800cf48 <UART_SetConfig+0xd0>
 800cf32:	e013      	b.n	800cf5c <UART_SetConfig+0xe4>
 800cf34:	231b      	movs	r3, #27
 800cf36:	18fb      	adds	r3, r7, r3
 800cf38:	2200      	movs	r2, #0
 800cf3a:	701a      	strb	r2, [r3, #0]
 800cf3c:	e058      	b.n	800cff0 <UART_SetConfig+0x178>
 800cf3e:	231b      	movs	r3, #27
 800cf40:	18fb      	adds	r3, r7, r3
 800cf42:	2202      	movs	r2, #2
 800cf44:	701a      	strb	r2, [r3, #0]
 800cf46:	e053      	b.n	800cff0 <UART_SetConfig+0x178>
 800cf48:	231b      	movs	r3, #27
 800cf4a:	18fb      	adds	r3, r7, r3
 800cf4c:	2204      	movs	r2, #4
 800cf4e:	701a      	strb	r2, [r3, #0]
 800cf50:	e04e      	b.n	800cff0 <UART_SetConfig+0x178>
 800cf52:	231b      	movs	r3, #27
 800cf54:	18fb      	adds	r3, r7, r3
 800cf56:	2208      	movs	r2, #8
 800cf58:	701a      	strb	r2, [r3, #0]
 800cf5a:	e049      	b.n	800cff0 <UART_SetConfig+0x178>
 800cf5c:	231b      	movs	r3, #27
 800cf5e:	18fb      	adds	r3, r7, r3
 800cf60:	2210      	movs	r2, #16
 800cf62:	701a      	strb	r2, [r3, #0]
 800cf64:	e044      	b.n	800cff0 <UART_SetConfig+0x178>
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	4a90      	ldr	r2, [pc, #576]	; (800d1ac <UART_SetConfig+0x334>)
 800cf6c:	4293      	cmp	r3, r2
 800cf6e:	d127      	bne.n	800cfc0 <UART_SetConfig+0x148>
 800cf70:	4b8d      	ldr	r3, [pc, #564]	; (800d1a8 <UART_SetConfig+0x330>)
 800cf72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf74:	220c      	movs	r2, #12
 800cf76:	4013      	ands	r3, r2
 800cf78:	2b0c      	cmp	r3, #12
 800cf7a:	d017      	beq.n	800cfac <UART_SetConfig+0x134>
 800cf7c:	d81b      	bhi.n	800cfb6 <UART_SetConfig+0x13e>
 800cf7e:	2b08      	cmp	r3, #8
 800cf80:	d00a      	beq.n	800cf98 <UART_SetConfig+0x120>
 800cf82:	d818      	bhi.n	800cfb6 <UART_SetConfig+0x13e>
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d002      	beq.n	800cf8e <UART_SetConfig+0x116>
 800cf88:	2b04      	cmp	r3, #4
 800cf8a:	d00a      	beq.n	800cfa2 <UART_SetConfig+0x12a>
 800cf8c:	e013      	b.n	800cfb6 <UART_SetConfig+0x13e>
 800cf8e:	231b      	movs	r3, #27
 800cf90:	18fb      	adds	r3, r7, r3
 800cf92:	2200      	movs	r2, #0
 800cf94:	701a      	strb	r2, [r3, #0]
 800cf96:	e02b      	b.n	800cff0 <UART_SetConfig+0x178>
 800cf98:	231b      	movs	r3, #27
 800cf9a:	18fb      	adds	r3, r7, r3
 800cf9c:	2202      	movs	r2, #2
 800cf9e:	701a      	strb	r2, [r3, #0]
 800cfa0:	e026      	b.n	800cff0 <UART_SetConfig+0x178>
 800cfa2:	231b      	movs	r3, #27
 800cfa4:	18fb      	adds	r3, r7, r3
 800cfa6:	2204      	movs	r2, #4
 800cfa8:	701a      	strb	r2, [r3, #0]
 800cfaa:	e021      	b.n	800cff0 <UART_SetConfig+0x178>
 800cfac:	231b      	movs	r3, #27
 800cfae:	18fb      	adds	r3, r7, r3
 800cfb0:	2208      	movs	r2, #8
 800cfb2:	701a      	strb	r2, [r3, #0]
 800cfb4:	e01c      	b.n	800cff0 <UART_SetConfig+0x178>
 800cfb6:	231b      	movs	r3, #27
 800cfb8:	18fb      	adds	r3, r7, r3
 800cfba:	2210      	movs	r2, #16
 800cfbc:	701a      	strb	r2, [r3, #0]
 800cfbe:	e017      	b.n	800cff0 <UART_SetConfig+0x178>
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	4a7a      	ldr	r2, [pc, #488]	; (800d1b0 <UART_SetConfig+0x338>)
 800cfc6:	4293      	cmp	r3, r2
 800cfc8:	d104      	bne.n	800cfd4 <UART_SetConfig+0x15c>
 800cfca:	231b      	movs	r3, #27
 800cfcc:	18fb      	adds	r3, r7, r3
 800cfce:	2200      	movs	r2, #0
 800cfd0:	701a      	strb	r2, [r3, #0]
 800cfd2:	e00d      	b.n	800cff0 <UART_SetConfig+0x178>
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	4a76      	ldr	r2, [pc, #472]	; (800d1b4 <UART_SetConfig+0x33c>)
 800cfda:	4293      	cmp	r3, r2
 800cfdc:	d104      	bne.n	800cfe8 <UART_SetConfig+0x170>
 800cfde:	231b      	movs	r3, #27
 800cfe0:	18fb      	adds	r3, r7, r3
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	701a      	strb	r2, [r3, #0]
 800cfe6:	e003      	b.n	800cff0 <UART_SetConfig+0x178>
 800cfe8:	231b      	movs	r3, #27
 800cfea:	18fb      	adds	r3, r7, r3
 800cfec:	2210      	movs	r2, #16
 800cfee:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	69da      	ldr	r2, [r3, #28]
 800cff4:	2380      	movs	r3, #128	; 0x80
 800cff6:	021b      	lsls	r3, r3, #8
 800cff8:	429a      	cmp	r2, r3
 800cffa:	d000      	beq.n	800cffe <UART_SetConfig+0x186>
 800cffc:	e065      	b.n	800d0ca <UART_SetConfig+0x252>
  {
    switch (clocksource)
 800cffe:	231b      	movs	r3, #27
 800d000:	18fb      	adds	r3, r7, r3
 800d002:	781b      	ldrb	r3, [r3, #0]
 800d004:	2b08      	cmp	r3, #8
 800d006:	d015      	beq.n	800d034 <UART_SetConfig+0x1bc>
 800d008:	dc18      	bgt.n	800d03c <UART_SetConfig+0x1c4>
 800d00a:	2b04      	cmp	r3, #4
 800d00c:	d00d      	beq.n	800d02a <UART_SetConfig+0x1b2>
 800d00e:	dc15      	bgt.n	800d03c <UART_SetConfig+0x1c4>
 800d010:	2b00      	cmp	r3, #0
 800d012:	d002      	beq.n	800d01a <UART_SetConfig+0x1a2>
 800d014:	2b02      	cmp	r3, #2
 800d016:	d005      	beq.n	800d024 <UART_SetConfig+0x1ac>
 800d018:	e010      	b.n	800d03c <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d01a:	f7fd f931 	bl	800a280 <HAL_RCC_GetPCLK1Freq>
 800d01e:	0003      	movs	r3, r0
 800d020:	617b      	str	r3, [r7, #20]
        break;
 800d022:	e012      	b.n	800d04a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d024:	4b64      	ldr	r3, [pc, #400]	; (800d1b8 <UART_SetConfig+0x340>)
 800d026:	617b      	str	r3, [r7, #20]
        break;
 800d028:	e00f      	b.n	800d04a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d02a:	f7fd f89d 	bl	800a168 <HAL_RCC_GetSysClockFreq>
 800d02e:	0003      	movs	r3, r0
 800d030:	617b      	str	r3, [r7, #20]
        break;
 800d032:	e00a      	b.n	800d04a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d034:	2380      	movs	r3, #128	; 0x80
 800d036:	021b      	lsls	r3, r3, #8
 800d038:	617b      	str	r3, [r7, #20]
        break;
 800d03a:	e006      	b.n	800d04a <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 800d03c:	2300      	movs	r3, #0
 800d03e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d040:	231a      	movs	r3, #26
 800d042:	18fb      	adds	r3, r7, r3
 800d044:	2201      	movs	r2, #1
 800d046:	701a      	strb	r2, [r3, #0]
        break;
 800d048:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d04a:	697b      	ldr	r3, [r7, #20]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d100      	bne.n	800d052 <UART_SetConfig+0x1da>
 800d050:	e08d      	b.n	800d16e <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d056:	4b59      	ldr	r3, [pc, #356]	; (800d1bc <UART_SetConfig+0x344>)
 800d058:	0052      	lsls	r2, r2, #1
 800d05a:	5ad3      	ldrh	r3, [r2, r3]
 800d05c:	0019      	movs	r1, r3
 800d05e:	6978      	ldr	r0, [r7, #20]
 800d060:	f7f3 f874 	bl	800014c <__udivsi3>
 800d064:	0003      	movs	r3, r0
 800d066:	005a      	lsls	r2, r3, #1
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	685b      	ldr	r3, [r3, #4]
 800d06c:	085b      	lsrs	r3, r3, #1
 800d06e:	18d2      	adds	r2, r2, r3
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	685b      	ldr	r3, [r3, #4]
 800d074:	0019      	movs	r1, r3
 800d076:	0010      	movs	r0, r2
 800d078:	f7f3 f868 	bl	800014c <__udivsi3>
 800d07c:	0003      	movs	r3, r0
 800d07e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d080:	693b      	ldr	r3, [r7, #16]
 800d082:	2b0f      	cmp	r3, #15
 800d084:	d91c      	bls.n	800d0c0 <UART_SetConfig+0x248>
 800d086:	693a      	ldr	r2, [r7, #16]
 800d088:	2380      	movs	r3, #128	; 0x80
 800d08a:	025b      	lsls	r3, r3, #9
 800d08c:	429a      	cmp	r2, r3
 800d08e:	d217      	bcs.n	800d0c0 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d090:	693b      	ldr	r3, [r7, #16]
 800d092:	b29a      	uxth	r2, r3
 800d094:	200e      	movs	r0, #14
 800d096:	183b      	adds	r3, r7, r0
 800d098:	210f      	movs	r1, #15
 800d09a:	438a      	bics	r2, r1
 800d09c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d09e:	693b      	ldr	r3, [r7, #16]
 800d0a0:	085b      	lsrs	r3, r3, #1
 800d0a2:	b29b      	uxth	r3, r3
 800d0a4:	2207      	movs	r2, #7
 800d0a6:	4013      	ands	r3, r2
 800d0a8:	b299      	uxth	r1, r3
 800d0aa:	183b      	adds	r3, r7, r0
 800d0ac:	183a      	adds	r2, r7, r0
 800d0ae:	8812      	ldrh	r2, [r2, #0]
 800d0b0:	430a      	orrs	r2, r1
 800d0b2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	183a      	adds	r2, r7, r0
 800d0ba:	8812      	ldrh	r2, [r2, #0]
 800d0bc:	60da      	str	r2, [r3, #12]
 800d0be:	e056      	b.n	800d16e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800d0c0:	231a      	movs	r3, #26
 800d0c2:	18fb      	adds	r3, r7, r3
 800d0c4:	2201      	movs	r2, #1
 800d0c6:	701a      	strb	r2, [r3, #0]
 800d0c8:	e051      	b.n	800d16e <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d0ca:	231b      	movs	r3, #27
 800d0cc:	18fb      	adds	r3, r7, r3
 800d0ce:	781b      	ldrb	r3, [r3, #0]
 800d0d0:	2b08      	cmp	r3, #8
 800d0d2:	d015      	beq.n	800d100 <UART_SetConfig+0x288>
 800d0d4:	dc18      	bgt.n	800d108 <UART_SetConfig+0x290>
 800d0d6:	2b04      	cmp	r3, #4
 800d0d8:	d00d      	beq.n	800d0f6 <UART_SetConfig+0x27e>
 800d0da:	dc15      	bgt.n	800d108 <UART_SetConfig+0x290>
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d002      	beq.n	800d0e6 <UART_SetConfig+0x26e>
 800d0e0:	2b02      	cmp	r3, #2
 800d0e2:	d005      	beq.n	800d0f0 <UART_SetConfig+0x278>
 800d0e4:	e010      	b.n	800d108 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d0e6:	f7fd f8cb 	bl	800a280 <HAL_RCC_GetPCLK1Freq>
 800d0ea:	0003      	movs	r3, r0
 800d0ec:	617b      	str	r3, [r7, #20]
        break;
 800d0ee:	e012      	b.n	800d116 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d0f0:	4b31      	ldr	r3, [pc, #196]	; (800d1b8 <UART_SetConfig+0x340>)
 800d0f2:	617b      	str	r3, [r7, #20]
        break;
 800d0f4:	e00f      	b.n	800d116 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d0f6:	f7fd f837 	bl	800a168 <HAL_RCC_GetSysClockFreq>
 800d0fa:	0003      	movs	r3, r0
 800d0fc:	617b      	str	r3, [r7, #20]
        break;
 800d0fe:	e00a      	b.n	800d116 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d100:	2380      	movs	r3, #128	; 0x80
 800d102:	021b      	lsls	r3, r3, #8
 800d104:	617b      	str	r3, [r7, #20]
        break;
 800d106:	e006      	b.n	800d116 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 800d108:	2300      	movs	r3, #0
 800d10a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d10c:	231a      	movs	r3, #26
 800d10e:	18fb      	adds	r3, r7, r3
 800d110:	2201      	movs	r2, #1
 800d112:	701a      	strb	r2, [r3, #0]
        break;
 800d114:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800d116:	697b      	ldr	r3, [r7, #20]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d028      	beq.n	800d16e <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d120:	4b26      	ldr	r3, [pc, #152]	; (800d1bc <UART_SetConfig+0x344>)
 800d122:	0052      	lsls	r2, r2, #1
 800d124:	5ad3      	ldrh	r3, [r2, r3]
 800d126:	0019      	movs	r1, r3
 800d128:	6978      	ldr	r0, [r7, #20]
 800d12a:	f7f3 f80f 	bl	800014c <__udivsi3>
 800d12e:	0003      	movs	r3, r0
 800d130:	001a      	movs	r2, r3
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	685b      	ldr	r3, [r3, #4]
 800d136:	085b      	lsrs	r3, r3, #1
 800d138:	18d2      	adds	r2, r2, r3
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	685b      	ldr	r3, [r3, #4]
 800d13e:	0019      	movs	r1, r3
 800d140:	0010      	movs	r0, r2
 800d142:	f7f3 f803 	bl	800014c <__udivsi3>
 800d146:	0003      	movs	r3, r0
 800d148:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d14a:	693b      	ldr	r3, [r7, #16]
 800d14c:	2b0f      	cmp	r3, #15
 800d14e:	d90a      	bls.n	800d166 <UART_SetConfig+0x2ee>
 800d150:	693a      	ldr	r2, [r7, #16]
 800d152:	2380      	movs	r3, #128	; 0x80
 800d154:	025b      	lsls	r3, r3, #9
 800d156:	429a      	cmp	r2, r3
 800d158:	d205      	bcs.n	800d166 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d15a:	693b      	ldr	r3, [r7, #16]
 800d15c:	b29a      	uxth	r2, r3
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	60da      	str	r2, [r3, #12]
 800d164:	e003      	b.n	800d16e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800d166:	231a      	movs	r3, #26
 800d168:	18fb      	adds	r3, r7, r3
 800d16a:	2201      	movs	r2, #1
 800d16c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	226a      	movs	r2, #106	; 0x6a
 800d172:	2101      	movs	r1, #1
 800d174:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	2268      	movs	r2, #104	; 0x68
 800d17a:	2101      	movs	r1, #1
 800d17c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	2200      	movs	r2, #0
 800d182:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	2200      	movs	r2, #0
 800d188:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800d18a:	231a      	movs	r3, #26
 800d18c:	18fb      	adds	r3, r7, r3
 800d18e:	781b      	ldrb	r3, [r3, #0]
}
 800d190:	0018      	movs	r0, r3
 800d192:	46bd      	mov	sp, r7
 800d194:	b008      	add	sp, #32
 800d196:	bd80      	pop	{r7, pc}
 800d198:	cfff69f3 	.word	0xcfff69f3
 800d19c:	ffffcfff 	.word	0xffffcfff
 800d1a0:	11fff4ff 	.word	0x11fff4ff
 800d1a4:	40013800 	.word	0x40013800
 800d1a8:	40021000 	.word	0x40021000
 800d1ac:	40004400 	.word	0x40004400
 800d1b0:	40004800 	.word	0x40004800
 800d1b4:	40004c00 	.word	0x40004c00
 800d1b8:	00f42400 	.word	0x00f42400
 800d1bc:	08012f68 	.word	0x08012f68

0800d1c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d1c0:	b580      	push	{r7, lr}
 800d1c2:	b082      	sub	sp, #8
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1cc:	2201      	movs	r2, #1
 800d1ce:	4013      	ands	r3, r2
 800d1d0:	d00b      	beq.n	800d1ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	685b      	ldr	r3, [r3, #4]
 800d1d8:	4a4a      	ldr	r2, [pc, #296]	; (800d304 <UART_AdvFeatureConfig+0x144>)
 800d1da:	4013      	ands	r3, r2
 800d1dc:	0019      	movs	r1, r3
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	430a      	orrs	r2, r1
 800d1e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1ee:	2202      	movs	r2, #2
 800d1f0:	4013      	ands	r3, r2
 800d1f2:	d00b      	beq.n	800d20c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	685b      	ldr	r3, [r3, #4]
 800d1fa:	4a43      	ldr	r2, [pc, #268]	; (800d308 <UART_AdvFeatureConfig+0x148>)
 800d1fc:	4013      	ands	r3, r2
 800d1fe:	0019      	movs	r1, r3
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	430a      	orrs	r2, r1
 800d20a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d210:	2204      	movs	r2, #4
 800d212:	4013      	ands	r3, r2
 800d214:	d00b      	beq.n	800d22e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	685b      	ldr	r3, [r3, #4]
 800d21c:	4a3b      	ldr	r2, [pc, #236]	; (800d30c <UART_AdvFeatureConfig+0x14c>)
 800d21e:	4013      	ands	r3, r2
 800d220:	0019      	movs	r1, r3
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	430a      	orrs	r2, r1
 800d22c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d232:	2208      	movs	r2, #8
 800d234:	4013      	ands	r3, r2
 800d236:	d00b      	beq.n	800d250 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	685b      	ldr	r3, [r3, #4]
 800d23e:	4a34      	ldr	r2, [pc, #208]	; (800d310 <UART_AdvFeatureConfig+0x150>)
 800d240:	4013      	ands	r3, r2
 800d242:	0019      	movs	r1, r3
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	430a      	orrs	r2, r1
 800d24e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d254:	2210      	movs	r2, #16
 800d256:	4013      	ands	r3, r2
 800d258:	d00b      	beq.n	800d272 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	689b      	ldr	r3, [r3, #8]
 800d260:	4a2c      	ldr	r2, [pc, #176]	; (800d314 <UART_AdvFeatureConfig+0x154>)
 800d262:	4013      	ands	r3, r2
 800d264:	0019      	movs	r1, r3
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	430a      	orrs	r2, r1
 800d270:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d276:	2220      	movs	r2, #32
 800d278:	4013      	ands	r3, r2
 800d27a:	d00b      	beq.n	800d294 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	689b      	ldr	r3, [r3, #8]
 800d282:	4a25      	ldr	r2, [pc, #148]	; (800d318 <UART_AdvFeatureConfig+0x158>)
 800d284:	4013      	ands	r3, r2
 800d286:	0019      	movs	r1, r3
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	430a      	orrs	r2, r1
 800d292:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d298:	2240      	movs	r2, #64	; 0x40
 800d29a:	4013      	ands	r3, r2
 800d29c:	d01d      	beq.n	800d2da <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	685b      	ldr	r3, [r3, #4]
 800d2a4:	4a1d      	ldr	r2, [pc, #116]	; (800d31c <UART_AdvFeatureConfig+0x15c>)
 800d2a6:	4013      	ands	r3, r2
 800d2a8:	0019      	movs	r1, r3
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	430a      	orrs	r2, r1
 800d2b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d2ba:	2380      	movs	r3, #128	; 0x80
 800d2bc:	035b      	lsls	r3, r3, #13
 800d2be:	429a      	cmp	r2, r3
 800d2c0:	d10b      	bne.n	800d2da <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	685b      	ldr	r3, [r3, #4]
 800d2c8:	4a15      	ldr	r2, [pc, #84]	; (800d320 <UART_AdvFeatureConfig+0x160>)
 800d2ca:	4013      	ands	r3, r2
 800d2cc:	0019      	movs	r1, r3
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	430a      	orrs	r2, r1
 800d2d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d2de:	2280      	movs	r2, #128	; 0x80
 800d2e0:	4013      	ands	r3, r2
 800d2e2:	d00b      	beq.n	800d2fc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	685b      	ldr	r3, [r3, #4]
 800d2ea:	4a0e      	ldr	r2, [pc, #56]	; (800d324 <UART_AdvFeatureConfig+0x164>)
 800d2ec:	4013      	ands	r3, r2
 800d2ee:	0019      	movs	r1, r3
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	430a      	orrs	r2, r1
 800d2fa:	605a      	str	r2, [r3, #4]
  }
}
 800d2fc:	46c0      	nop			; (mov r8, r8)
 800d2fe:	46bd      	mov	sp, r7
 800d300:	b002      	add	sp, #8
 800d302:	bd80      	pop	{r7, pc}
 800d304:	fffdffff 	.word	0xfffdffff
 800d308:	fffeffff 	.word	0xfffeffff
 800d30c:	fffbffff 	.word	0xfffbffff
 800d310:	ffff7fff 	.word	0xffff7fff
 800d314:	ffffefff 	.word	0xffffefff
 800d318:	ffffdfff 	.word	0xffffdfff
 800d31c:	ffefffff 	.word	0xffefffff
 800d320:	ff9fffff 	.word	0xff9fffff
 800d324:	fff7ffff 	.word	0xfff7ffff

0800d328 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b086      	sub	sp, #24
 800d32c:	af02      	add	r7, sp, #8
 800d32e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	2290      	movs	r2, #144	; 0x90
 800d334:	2100      	movs	r1, #0
 800d336:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d338:	f7fb fcec 	bl	8008d14 <HAL_GetTick>
 800d33c:	0003      	movs	r3, r0
 800d33e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	2208      	movs	r2, #8
 800d348:	4013      	ands	r3, r2
 800d34a:	2b08      	cmp	r3, #8
 800d34c:	d10c      	bne.n	800d368 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	2280      	movs	r2, #128	; 0x80
 800d352:	0391      	lsls	r1, r2, #14
 800d354:	6878      	ldr	r0, [r7, #4]
 800d356:	4a1a      	ldr	r2, [pc, #104]	; (800d3c0 <UART_CheckIdleState+0x98>)
 800d358:	9200      	str	r2, [sp, #0]
 800d35a:	2200      	movs	r2, #0
 800d35c:	f000 f832 	bl	800d3c4 <UART_WaitOnFlagUntilTimeout>
 800d360:	1e03      	subs	r3, r0, #0
 800d362:	d001      	beq.n	800d368 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d364:	2303      	movs	r3, #3
 800d366:	e026      	b.n	800d3b6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	2204      	movs	r2, #4
 800d370:	4013      	ands	r3, r2
 800d372:	2b04      	cmp	r3, #4
 800d374:	d10c      	bne.n	800d390 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	2280      	movs	r2, #128	; 0x80
 800d37a:	03d1      	lsls	r1, r2, #15
 800d37c:	6878      	ldr	r0, [r7, #4]
 800d37e:	4a10      	ldr	r2, [pc, #64]	; (800d3c0 <UART_CheckIdleState+0x98>)
 800d380:	9200      	str	r2, [sp, #0]
 800d382:	2200      	movs	r2, #0
 800d384:	f000 f81e 	bl	800d3c4 <UART_WaitOnFlagUntilTimeout>
 800d388:	1e03      	subs	r3, r0, #0
 800d38a:	d001      	beq.n	800d390 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d38c:	2303      	movs	r3, #3
 800d38e:	e012      	b.n	800d3b6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	2288      	movs	r2, #136	; 0x88
 800d394:	2120      	movs	r1, #32
 800d396:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	228c      	movs	r2, #140	; 0x8c
 800d39c:	2120      	movs	r1, #32
 800d39e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	2200      	movs	r2, #0
 800d3aa:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2284      	movs	r2, #132	; 0x84
 800d3b0:	2100      	movs	r1, #0
 800d3b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d3b4:	2300      	movs	r3, #0
}
 800d3b6:	0018      	movs	r0, r3
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	b004      	add	sp, #16
 800d3bc:	bd80      	pop	{r7, pc}
 800d3be:	46c0      	nop			; (mov r8, r8)
 800d3c0:	01ffffff 	.word	0x01ffffff

0800d3c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b094      	sub	sp, #80	; 0x50
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	60f8      	str	r0, [r7, #12]
 800d3cc:	60b9      	str	r1, [r7, #8]
 800d3ce:	603b      	str	r3, [r7, #0]
 800d3d0:	1dfb      	adds	r3, r7, #7
 800d3d2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d3d4:	e0a7      	b.n	800d526 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d3d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d3d8:	3301      	adds	r3, #1
 800d3da:	d100      	bne.n	800d3de <UART_WaitOnFlagUntilTimeout+0x1a>
 800d3dc:	e0a3      	b.n	800d526 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d3de:	f7fb fc99 	bl	8008d14 <HAL_GetTick>
 800d3e2:	0002      	movs	r2, r0
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	1ad3      	subs	r3, r2, r3
 800d3e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d3ea:	429a      	cmp	r2, r3
 800d3ec:	d302      	bcc.n	800d3f4 <UART_WaitOnFlagUntilTimeout+0x30>
 800d3ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d13f      	bne.n	800d474 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d3f4:	f3ef 8310 	mrs	r3, PRIMASK
 800d3f8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800d3fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800d3fc:	647b      	str	r3, [r7, #68]	; 0x44
 800d3fe:	2301      	movs	r3, #1
 800d400:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d404:	f383 8810 	msr	PRIMASK, r3
}
 800d408:	46c0      	nop			; (mov r8, r8)
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	681a      	ldr	r2, [r3, #0]
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	494e      	ldr	r1, [pc, #312]	; (800d550 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800d416:	400a      	ands	r2, r1
 800d418:	601a      	str	r2, [r3, #0]
 800d41a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d41c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d41e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d420:	f383 8810 	msr	PRIMASK, r3
}
 800d424:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d426:	f3ef 8310 	mrs	r3, PRIMASK
 800d42a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800d42c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d42e:	643b      	str	r3, [r7, #64]	; 0x40
 800d430:	2301      	movs	r3, #1
 800d432:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d436:	f383 8810 	msr	PRIMASK, r3
}
 800d43a:	46c0      	nop			; (mov r8, r8)
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	689a      	ldr	r2, [r3, #8]
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	2101      	movs	r1, #1
 800d448:	438a      	bics	r2, r1
 800d44a:	609a      	str	r2, [r3, #8]
 800d44c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d44e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d450:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d452:	f383 8810 	msr	PRIMASK, r3
}
 800d456:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2288      	movs	r2, #136	; 0x88
 800d45c:	2120      	movs	r1, #32
 800d45e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	228c      	movs	r2, #140	; 0x8c
 800d464:	2120      	movs	r1, #32
 800d466:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	2284      	movs	r2, #132	; 0x84
 800d46c:	2100      	movs	r1, #0
 800d46e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800d470:	2303      	movs	r3, #3
 800d472:	e069      	b.n	800d548 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	2204      	movs	r2, #4
 800d47c:	4013      	ands	r3, r2
 800d47e:	d052      	beq.n	800d526 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	69da      	ldr	r2, [r3, #28]
 800d486:	2380      	movs	r3, #128	; 0x80
 800d488:	011b      	lsls	r3, r3, #4
 800d48a:	401a      	ands	r2, r3
 800d48c:	2380      	movs	r3, #128	; 0x80
 800d48e:	011b      	lsls	r3, r3, #4
 800d490:	429a      	cmp	r2, r3
 800d492:	d148      	bne.n	800d526 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	2280      	movs	r2, #128	; 0x80
 800d49a:	0112      	lsls	r2, r2, #4
 800d49c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d49e:	f3ef 8310 	mrs	r3, PRIMASK
 800d4a2:	613b      	str	r3, [r7, #16]
  return(result);
 800d4a4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800d4a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d4ac:	697b      	ldr	r3, [r7, #20]
 800d4ae:	f383 8810 	msr	PRIMASK, r3
}
 800d4b2:	46c0      	nop			; (mov r8, r8)
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	681a      	ldr	r2, [r3, #0]
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	4924      	ldr	r1, [pc, #144]	; (800d550 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800d4c0:	400a      	ands	r2, r1
 800d4c2:	601a      	str	r2, [r3, #0]
 800d4c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d4c6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d4c8:	69bb      	ldr	r3, [r7, #24]
 800d4ca:	f383 8810 	msr	PRIMASK, r3
}
 800d4ce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d4d0:	f3ef 8310 	mrs	r3, PRIMASK
 800d4d4:	61fb      	str	r3, [r7, #28]
  return(result);
 800d4d6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d4d8:	64bb      	str	r3, [r7, #72]	; 0x48
 800d4da:	2301      	movs	r3, #1
 800d4dc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d4de:	6a3b      	ldr	r3, [r7, #32]
 800d4e0:	f383 8810 	msr	PRIMASK, r3
}
 800d4e4:	46c0      	nop			; (mov r8, r8)
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	689a      	ldr	r2, [r3, #8]
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	2101      	movs	r1, #1
 800d4f2:	438a      	bics	r2, r1
 800d4f4:	609a      	str	r2, [r3, #8]
 800d4f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d4f8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d4fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4fc:	f383 8810 	msr	PRIMASK, r3
}
 800d500:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	2288      	movs	r2, #136	; 0x88
 800d506:	2120      	movs	r1, #32
 800d508:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	228c      	movs	r2, #140	; 0x8c
 800d50e:	2120      	movs	r1, #32
 800d510:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	2290      	movs	r2, #144	; 0x90
 800d516:	2120      	movs	r1, #32
 800d518:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	2284      	movs	r2, #132	; 0x84
 800d51e:	2100      	movs	r1, #0
 800d520:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800d522:	2303      	movs	r3, #3
 800d524:	e010      	b.n	800d548 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	69db      	ldr	r3, [r3, #28]
 800d52c:	68ba      	ldr	r2, [r7, #8]
 800d52e:	4013      	ands	r3, r2
 800d530:	68ba      	ldr	r2, [r7, #8]
 800d532:	1ad3      	subs	r3, r2, r3
 800d534:	425a      	negs	r2, r3
 800d536:	4153      	adcs	r3, r2
 800d538:	b2db      	uxtb	r3, r3
 800d53a:	001a      	movs	r2, r3
 800d53c:	1dfb      	adds	r3, r7, #7
 800d53e:	781b      	ldrb	r3, [r3, #0]
 800d540:	429a      	cmp	r2, r3
 800d542:	d100      	bne.n	800d546 <UART_WaitOnFlagUntilTimeout+0x182>
 800d544:	e747      	b.n	800d3d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d546:	2300      	movs	r3, #0
}
 800d548:	0018      	movs	r0, r3
 800d54a:	46bd      	mov	sp, r7
 800d54c:	b014      	add	sp, #80	; 0x50
 800d54e:	bd80      	pop	{r7, pc}
 800d550:	fffffe5f 	.word	0xfffffe5f

0800d554 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b098      	sub	sp, #96	; 0x60
 800d558:	af00      	add	r7, sp, #0
 800d55a:	60f8      	str	r0, [r7, #12]
 800d55c:	60b9      	str	r1, [r7, #8]
 800d55e:	1dbb      	adds	r3, r7, #6
 800d560:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	68ba      	ldr	r2, [r7, #8]
 800d566:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	1dba      	adds	r2, r7, #6
 800d56c:	215c      	movs	r1, #92	; 0x5c
 800d56e:	8812      	ldrh	r2, [r2, #0]
 800d570:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	1dba      	adds	r2, r7, #6
 800d576:	215e      	movs	r1, #94	; 0x5e
 800d578:	8812      	ldrh	r2, [r2, #0]
 800d57a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	2200      	movs	r2, #0
 800d580:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	689a      	ldr	r2, [r3, #8]
 800d586:	2380      	movs	r3, #128	; 0x80
 800d588:	015b      	lsls	r3, r3, #5
 800d58a:	429a      	cmp	r2, r3
 800d58c:	d10d      	bne.n	800d5aa <UART_Start_Receive_IT+0x56>
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	691b      	ldr	r3, [r3, #16]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d104      	bne.n	800d5a0 <UART_Start_Receive_IT+0x4c>
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	2260      	movs	r2, #96	; 0x60
 800d59a:	497b      	ldr	r1, [pc, #492]	; (800d788 <UART_Start_Receive_IT+0x234>)
 800d59c:	5299      	strh	r1, [r3, r2]
 800d59e:	e02e      	b.n	800d5fe <UART_Start_Receive_IT+0xaa>
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	2260      	movs	r2, #96	; 0x60
 800d5a4:	21ff      	movs	r1, #255	; 0xff
 800d5a6:	5299      	strh	r1, [r3, r2]
 800d5a8:	e029      	b.n	800d5fe <UART_Start_Receive_IT+0xaa>
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	689b      	ldr	r3, [r3, #8]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d10d      	bne.n	800d5ce <UART_Start_Receive_IT+0x7a>
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	691b      	ldr	r3, [r3, #16]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d104      	bne.n	800d5c4 <UART_Start_Receive_IT+0x70>
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	2260      	movs	r2, #96	; 0x60
 800d5be:	21ff      	movs	r1, #255	; 0xff
 800d5c0:	5299      	strh	r1, [r3, r2]
 800d5c2:	e01c      	b.n	800d5fe <UART_Start_Receive_IT+0xaa>
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	2260      	movs	r2, #96	; 0x60
 800d5c8:	217f      	movs	r1, #127	; 0x7f
 800d5ca:	5299      	strh	r1, [r3, r2]
 800d5cc:	e017      	b.n	800d5fe <UART_Start_Receive_IT+0xaa>
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	689a      	ldr	r2, [r3, #8]
 800d5d2:	2380      	movs	r3, #128	; 0x80
 800d5d4:	055b      	lsls	r3, r3, #21
 800d5d6:	429a      	cmp	r2, r3
 800d5d8:	d10d      	bne.n	800d5f6 <UART_Start_Receive_IT+0xa2>
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	691b      	ldr	r3, [r3, #16]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d104      	bne.n	800d5ec <UART_Start_Receive_IT+0x98>
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	2260      	movs	r2, #96	; 0x60
 800d5e6:	217f      	movs	r1, #127	; 0x7f
 800d5e8:	5299      	strh	r1, [r3, r2]
 800d5ea:	e008      	b.n	800d5fe <UART_Start_Receive_IT+0xaa>
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	2260      	movs	r2, #96	; 0x60
 800d5f0:	213f      	movs	r1, #63	; 0x3f
 800d5f2:	5299      	strh	r1, [r3, r2]
 800d5f4:	e003      	b.n	800d5fe <UART_Start_Receive_IT+0xaa>
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	2260      	movs	r2, #96	; 0x60
 800d5fa:	2100      	movs	r1, #0
 800d5fc:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	2290      	movs	r2, #144	; 0x90
 800d602:	2100      	movs	r1, #0
 800d604:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	228c      	movs	r2, #140	; 0x8c
 800d60a:	2122      	movs	r1, #34	; 0x22
 800d60c:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d60e:	f3ef 8310 	mrs	r3, PRIMASK
 800d612:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 800d614:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d616:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d618:	2301      	movs	r3, #1
 800d61a:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d61c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d61e:	f383 8810 	msr	PRIMASK, r3
}
 800d622:	46c0      	nop			; (mov r8, r8)
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	689a      	ldr	r2, [r3, #8]
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	2101      	movs	r1, #1
 800d630:	430a      	orrs	r2, r1
 800d632:	609a      	str	r2, [r3, #8]
 800d634:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d636:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d638:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d63a:	f383 8810 	msr	PRIMASK, r3
}
 800d63e:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800d644:	2380      	movs	r3, #128	; 0x80
 800d646:	059b      	lsls	r3, r3, #22
 800d648:	429a      	cmp	r2, r3
 800d64a:	d150      	bne.n	800d6ee <UART_Start_Receive_IT+0x19a>
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	2268      	movs	r2, #104	; 0x68
 800d650:	5a9b      	ldrh	r3, [r3, r2]
 800d652:	1dba      	adds	r2, r7, #6
 800d654:	8812      	ldrh	r2, [r2, #0]
 800d656:	429a      	cmp	r2, r3
 800d658:	d349      	bcc.n	800d6ee <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	689a      	ldr	r2, [r3, #8]
 800d65e:	2380      	movs	r3, #128	; 0x80
 800d660:	015b      	lsls	r3, r3, #5
 800d662:	429a      	cmp	r2, r3
 800d664:	d107      	bne.n	800d676 <UART_Start_Receive_IT+0x122>
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	691b      	ldr	r3, [r3, #16]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d103      	bne.n	800d676 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	4a46      	ldr	r2, [pc, #280]	; (800d78c <UART_Start_Receive_IT+0x238>)
 800d672:	675a      	str	r2, [r3, #116]	; 0x74
 800d674:	e002      	b.n	800d67c <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	4a45      	ldr	r2, [pc, #276]	; (800d790 <UART_Start_Receive_IT+0x23c>)
 800d67a:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	691b      	ldr	r3, [r3, #16]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d019      	beq.n	800d6b8 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d684:	f3ef 8310 	mrs	r3, PRIMASK
 800d688:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800d68a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d68c:	65bb      	str	r3, [r7, #88]	; 0x58
 800d68e:	2301      	movs	r3, #1
 800d690:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d694:	f383 8810 	msr	PRIMASK, r3
}
 800d698:	46c0      	nop			; (mov r8, r8)
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	681a      	ldr	r2, [r3, #0]
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	2180      	movs	r1, #128	; 0x80
 800d6a6:	0049      	lsls	r1, r1, #1
 800d6a8:	430a      	orrs	r2, r1
 800d6aa:	601a      	str	r2, [r3, #0]
 800d6ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d6ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d6b2:	f383 8810 	msr	PRIMASK, r3
}
 800d6b6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d6b8:	f3ef 8310 	mrs	r3, PRIMASK
 800d6bc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800d6be:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d6c0:	657b      	str	r3, [r7, #84]	; 0x54
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6c8:	f383 8810 	msr	PRIMASK, r3
}
 800d6cc:	46c0      	nop			; (mov r8, r8)
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	689a      	ldr	r2, [r3, #8]
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	2180      	movs	r1, #128	; 0x80
 800d6da:	0549      	lsls	r1, r1, #21
 800d6dc:	430a      	orrs	r2, r1
 800d6de:	609a      	str	r2, [r3, #8]
 800d6e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d6e2:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6e6:	f383 8810 	msr	PRIMASK, r3
}
 800d6ea:	46c0      	nop			; (mov r8, r8)
 800d6ec:	e047      	b.n	800d77e <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	689a      	ldr	r2, [r3, #8]
 800d6f2:	2380      	movs	r3, #128	; 0x80
 800d6f4:	015b      	lsls	r3, r3, #5
 800d6f6:	429a      	cmp	r2, r3
 800d6f8:	d107      	bne.n	800d70a <UART_Start_Receive_IT+0x1b6>
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	691b      	ldr	r3, [r3, #16]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d103      	bne.n	800d70a <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	4a23      	ldr	r2, [pc, #140]	; (800d794 <UART_Start_Receive_IT+0x240>)
 800d706:	675a      	str	r2, [r3, #116]	; 0x74
 800d708:	e002      	b.n	800d710 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	4a22      	ldr	r2, [pc, #136]	; (800d798 <UART_Start_Receive_IT+0x244>)
 800d70e:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	691b      	ldr	r3, [r3, #16]
 800d714:	2b00      	cmp	r3, #0
 800d716:	d019      	beq.n	800d74c <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d718:	f3ef 8310 	mrs	r3, PRIMASK
 800d71c:	61fb      	str	r3, [r7, #28]
  return(result);
 800d71e:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800d720:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d722:	2301      	movs	r3, #1
 800d724:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d726:	6a3b      	ldr	r3, [r7, #32]
 800d728:	f383 8810 	msr	PRIMASK, r3
}
 800d72c:	46c0      	nop			; (mov r8, r8)
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	681a      	ldr	r2, [r3, #0]
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	2190      	movs	r1, #144	; 0x90
 800d73a:	0049      	lsls	r1, r1, #1
 800d73c:	430a      	orrs	r2, r1
 800d73e:	601a      	str	r2, [r3, #0]
 800d740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d742:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d746:	f383 8810 	msr	PRIMASK, r3
}
 800d74a:	e018      	b.n	800d77e <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d74c:	f3ef 8310 	mrs	r3, PRIMASK
 800d750:	613b      	str	r3, [r7, #16]
  return(result);
 800d752:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d754:	653b      	str	r3, [r7, #80]	; 0x50
 800d756:	2301      	movs	r3, #1
 800d758:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d75a:	697b      	ldr	r3, [r7, #20]
 800d75c:	f383 8810 	msr	PRIMASK, r3
}
 800d760:	46c0      	nop			; (mov r8, r8)
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	681a      	ldr	r2, [r3, #0]
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	2120      	movs	r1, #32
 800d76e:	430a      	orrs	r2, r1
 800d770:	601a      	str	r2, [r3, #0]
 800d772:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d774:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d776:	69bb      	ldr	r3, [r7, #24]
 800d778:	f383 8810 	msr	PRIMASK, r3
}
 800d77c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 800d77e:	2300      	movs	r3, #0
}
 800d780:	0018      	movs	r0, r3
 800d782:	46bd      	mov	sp, r7
 800d784:	b018      	add	sp, #96	; 0x60
 800d786:	bd80      	pop	{r7, pc}
 800d788:	000001ff 	.word	0x000001ff
 800d78c:	0800dec5 	.word	0x0800dec5
 800d790:	0800dbd9 	.word	0x0800dbd9
 800d794:	0800da65 	.word	0x0800da65
 800d798:	0800d8f1 	.word	0x0800d8f1

0800d79c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d79c:	b580      	push	{r7, lr}
 800d79e:	b08e      	sub	sp, #56	; 0x38
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d7a4:	f3ef 8310 	mrs	r3, PRIMASK
 800d7a8:	617b      	str	r3, [r7, #20]
  return(result);
 800d7aa:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d7ac:	637b      	str	r3, [r7, #52]	; 0x34
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d7b2:	69bb      	ldr	r3, [r7, #24]
 800d7b4:	f383 8810 	msr	PRIMASK, r3
}
 800d7b8:	46c0      	nop			; (mov r8, r8)
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	681a      	ldr	r2, [r3, #0]
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	4926      	ldr	r1, [pc, #152]	; (800d860 <UART_EndRxTransfer+0xc4>)
 800d7c6:	400a      	ands	r2, r1
 800d7c8:	601a      	str	r2, [r3, #0]
 800d7ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d7cc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d7ce:	69fb      	ldr	r3, [r7, #28]
 800d7d0:	f383 8810 	msr	PRIMASK, r3
}
 800d7d4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d7d6:	f3ef 8310 	mrs	r3, PRIMASK
 800d7da:	623b      	str	r3, [r7, #32]
  return(result);
 800d7dc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d7de:	633b      	str	r3, [r7, #48]	; 0x30
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d7e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7e6:	f383 8810 	msr	PRIMASK, r3
}
 800d7ea:	46c0      	nop			; (mov r8, r8)
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	689a      	ldr	r2, [r3, #8]
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	491b      	ldr	r1, [pc, #108]	; (800d864 <UART_EndRxTransfer+0xc8>)
 800d7f8:	400a      	ands	r2, r1
 800d7fa:	609a      	str	r2, [r3, #8]
 800d7fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7fe:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d802:	f383 8810 	msr	PRIMASK, r3
}
 800d806:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d80c:	2b01      	cmp	r3, #1
 800d80e:	d118      	bne.n	800d842 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d810:	f3ef 8310 	mrs	r3, PRIMASK
 800d814:	60bb      	str	r3, [r7, #8]
  return(result);
 800d816:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d818:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d81a:	2301      	movs	r3, #1
 800d81c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	f383 8810 	msr	PRIMASK, r3
}
 800d824:	46c0      	nop			; (mov r8, r8)
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	681a      	ldr	r2, [r3, #0]
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	2110      	movs	r1, #16
 800d832:	438a      	bics	r2, r1
 800d834:	601a      	str	r2, [r3, #0]
 800d836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d838:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	f383 8810 	msr	PRIMASK, r3
}
 800d840:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	228c      	movs	r2, #140	; 0x8c
 800d846:	2120      	movs	r1, #32
 800d848:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	2200      	movs	r2, #0
 800d84e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	2200      	movs	r2, #0
 800d854:	675a      	str	r2, [r3, #116]	; 0x74
}
 800d856:	46c0      	nop			; (mov r8, r8)
 800d858:	46bd      	mov	sp, r7
 800d85a:	b00e      	add	sp, #56	; 0x38
 800d85c:	bd80      	pop	{r7, pc}
 800d85e:	46c0      	nop			; (mov r8, r8)
 800d860:	fffffedf 	.word	0xfffffedf
 800d864:	effffffe 	.word	0xeffffffe

0800d868 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b084      	sub	sp, #16
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d874:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	225e      	movs	r2, #94	; 0x5e
 800d87a:	2100      	movs	r1, #0
 800d87c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	2256      	movs	r2, #86	; 0x56
 800d882:	2100      	movs	r1, #0
 800d884:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	0018      	movs	r0, r3
 800d88a:	f7f7 f9f7 	bl	8004c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d88e:	46c0      	nop			; (mov r8, r8)
 800d890:	46bd      	mov	sp, r7
 800d892:	b004      	add	sp, #16
 800d894:	bd80      	pop	{r7, pc}

0800d896 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d896:	b580      	push	{r7, lr}
 800d898:	b086      	sub	sp, #24
 800d89a:	af00      	add	r7, sp, #0
 800d89c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d89e:	f3ef 8310 	mrs	r3, PRIMASK
 800d8a2:	60bb      	str	r3, [r7, #8]
  return(result);
 800d8a4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d8a6:	617b      	str	r3, [r7, #20]
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	f383 8810 	msr	PRIMASK, r3
}
 800d8b2:	46c0      	nop			; (mov r8, r8)
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	681a      	ldr	r2, [r3, #0]
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	2140      	movs	r1, #64	; 0x40
 800d8c0:	438a      	bics	r2, r1
 800d8c2:	601a      	str	r2, [r3, #0]
 800d8c4:	697b      	ldr	r3, [r7, #20]
 800d8c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8c8:	693b      	ldr	r3, [r7, #16]
 800d8ca:	f383 8810 	msr	PRIMASK, r3
}
 800d8ce:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	2288      	movs	r2, #136	; 0x88
 800d8d4:	2120      	movs	r1, #32
 800d8d6:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	2200      	movs	r2, #0
 800d8dc:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	0018      	movs	r0, r3
 800d8e2:	f7ff fab5 	bl	800ce50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d8e6:	46c0      	nop			; (mov r8, r8)
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	b006      	add	sp, #24
 800d8ec:	bd80      	pop	{r7, pc}
	...

0800d8f0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b090      	sub	sp, #64	; 0x40
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d8f8:	203e      	movs	r0, #62	; 0x3e
 800d8fa:	183b      	adds	r3, r7, r0
 800d8fc:	687a      	ldr	r2, [r7, #4]
 800d8fe:	2160      	movs	r1, #96	; 0x60
 800d900:	5a52      	ldrh	r2, [r2, r1]
 800d902:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	228c      	movs	r2, #140	; 0x8c
 800d908:	589b      	ldr	r3, [r3, r2]
 800d90a:	2b22      	cmp	r3, #34	; 0x22
 800d90c:	d000      	beq.n	800d910 <UART_RxISR_8BIT+0x20>
 800d90e:	e09a      	b.n	800da46 <UART_RxISR_8BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d916:	213c      	movs	r1, #60	; 0x3c
 800d918:	187b      	adds	r3, r7, r1
 800d91a:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d91c:	187b      	adds	r3, r7, r1
 800d91e:	881b      	ldrh	r3, [r3, #0]
 800d920:	b2da      	uxtb	r2, r3
 800d922:	183b      	adds	r3, r7, r0
 800d924:	881b      	ldrh	r3, [r3, #0]
 800d926:	b2d9      	uxtb	r1, r3
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d92c:	400a      	ands	r2, r1
 800d92e:	b2d2      	uxtb	r2, r2
 800d930:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d936:	1c5a      	adds	r2, r3, #1
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	225e      	movs	r2, #94	; 0x5e
 800d940:	5a9b      	ldrh	r3, [r3, r2]
 800d942:	b29b      	uxth	r3, r3
 800d944:	3b01      	subs	r3, #1
 800d946:	b299      	uxth	r1, r3
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	225e      	movs	r2, #94	; 0x5e
 800d94c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	225e      	movs	r2, #94	; 0x5e
 800d952:	5a9b      	ldrh	r3, [r3, r2]
 800d954:	b29b      	uxth	r3, r3
 800d956:	2b00      	cmp	r3, #0
 800d958:	d000      	beq.n	800d95c <UART_RxISR_8BIT+0x6c>
 800d95a:	e07c      	b.n	800da56 <UART_RxISR_8BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d95c:	f3ef 8310 	mrs	r3, PRIMASK
 800d960:	61bb      	str	r3, [r7, #24]
  return(result);
 800d962:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d964:	63bb      	str	r3, [r7, #56]	; 0x38
 800d966:	2301      	movs	r3, #1
 800d968:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d96a:	69fb      	ldr	r3, [r7, #28]
 800d96c:	f383 8810 	msr	PRIMASK, r3
}
 800d970:	46c0      	nop			; (mov r8, r8)
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	681a      	ldr	r2, [r3, #0]
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	4938      	ldr	r1, [pc, #224]	; (800da60 <UART_RxISR_8BIT+0x170>)
 800d97e:	400a      	ands	r2, r1
 800d980:	601a      	str	r2, [r3, #0]
 800d982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d984:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d986:	6a3b      	ldr	r3, [r7, #32]
 800d988:	f383 8810 	msr	PRIMASK, r3
}
 800d98c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d98e:	f3ef 8310 	mrs	r3, PRIMASK
 800d992:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800d994:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d996:	637b      	str	r3, [r7, #52]	; 0x34
 800d998:	2301      	movs	r3, #1
 800d99a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d99c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d99e:	f383 8810 	msr	PRIMASK, r3
}
 800d9a2:	46c0      	nop			; (mov r8, r8)
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	689a      	ldr	r2, [r3, #8]
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	2101      	movs	r1, #1
 800d9b0:	438a      	bics	r2, r1
 800d9b2:	609a      	str	r2, [r3, #8]
 800d9b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d9b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9ba:	f383 8810 	msr	PRIMASK, r3
}
 800d9be:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	228c      	movs	r2, #140	; 0x8c
 800d9c4:	2120      	movs	r1, #32
 800d9c6:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d9d8:	2b01      	cmp	r3, #1
 800d9da:	d12f      	bne.n	800da3c <UART_RxISR_8BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2200      	movs	r2, #0
 800d9e0:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d9e2:	f3ef 8310 	mrs	r3, PRIMASK
 800d9e6:	60fb      	str	r3, [r7, #12]
  return(result);
 800d9e8:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d9ea:	633b      	str	r3, [r7, #48]	; 0x30
 800d9ec:	2301      	movs	r3, #1
 800d9ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d9f0:	693b      	ldr	r3, [r7, #16]
 800d9f2:	f383 8810 	msr	PRIMASK, r3
}
 800d9f6:	46c0      	nop			; (mov r8, r8)
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	681a      	ldr	r2, [r3, #0]
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	2110      	movs	r1, #16
 800da04:	438a      	bics	r2, r1
 800da06:	601a      	str	r2, [r3, #0]
 800da08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da0c:	697b      	ldr	r3, [r7, #20]
 800da0e:	f383 8810 	msr	PRIMASK, r3
}
 800da12:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	69db      	ldr	r3, [r3, #28]
 800da1a:	2210      	movs	r2, #16
 800da1c:	4013      	ands	r3, r2
 800da1e:	2b10      	cmp	r3, #16
 800da20:	d103      	bne.n	800da2a <UART_RxISR_8BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	2210      	movs	r2, #16
 800da28:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	225c      	movs	r2, #92	; 0x5c
 800da2e:	5a9a      	ldrh	r2, [r3, r2]
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	0011      	movs	r1, r2
 800da34:	0018      	movs	r0, r3
 800da36:	f7ff fa13 	bl	800ce60 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800da3a:	e00c      	b.n	800da56 <UART_RxISR_8BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	0018      	movs	r0, r3
 800da40:	f7f7 f94a 	bl	8004cd8 <HAL_UART_RxCpltCallback>
}
 800da44:	e007      	b.n	800da56 <UART_RxISR_8BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	699a      	ldr	r2, [r3, #24]
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	2108      	movs	r1, #8
 800da52:	430a      	orrs	r2, r1
 800da54:	619a      	str	r2, [r3, #24]
}
 800da56:	46c0      	nop			; (mov r8, r8)
 800da58:	46bd      	mov	sp, r7
 800da5a:	b010      	add	sp, #64	; 0x40
 800da5c:	bd80      	pop	{r7, pc}
 800da5e:	46c0      	nop			; (mov r8, r8)
 800da60:	fffffedf 	.word	0xfffffedf

0800da64 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800da64:	b580      	push	{r7, lr}
 800da66:	b090      	sub	sp, #64	; 0x40
 800da68:	af00      	add	r7, sp, #0
 800da6a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800da6c:	203e      	movs	r0, #62	; 0x3e
 800da6e:	183b      	adds	r3, r7, r0
 800da70:	687a      	ldr	r2, [r7, #4]
 800da72:	2160      	movs	r1, #96	; 0x60
 800da74:	5a52      	ldrh	r2, [r2, r1]
 800da76:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	228c      	movs	r2, #140	; 0x8c
 800da7c:	589b      	ldr	r3, [r3, r2]
 800da7e:	2b22      	cmp	r3, #34	; 0x22
 800da80:	d000      	beq.n	800da84 <UART_RxISR_16BIT+0x20>
 800da82:	e09a      	b.n	800dbba <UART_RxISR_16BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800da8a:	213c      	movs	r1, #60	; 0x3c
 800da8c:	187b      	adds	r3, r7, r1
 800da8e:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800da94:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 800da96:	187b      	adds	r3, r7, r1
 800da98:	183a      	adds	r2, r7, r0
 800da9a:	881b      	ldrh	r3, [r3, #0]
 800da9c:	8812      	ldrh	r2, [r2, #0]
 800da9e:	4013      	ands	r3, r2
 800daa0:	b29a      	uxth	r2, r3
 800daa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daa4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800daaa:	1c9a      	adds	r2, r3, #2
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	225e      	movs	r2, #94	; 0x5e
 800dab4:	5a9b      	ldrh	r3, [r3, r2]
 800dab6:	b29b      	uxth	r3, r3
 800dab8:	3b01      	subs	r3, #1
 800daba:	b299      	uxth	r1, r3
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	225e      	movs	r2, #94	; 0x5e
 800dac0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	225e      	movs	r2, #94	; 0x5e
 800dac6:	5a9b      	ldrh	r3, [r3, r2]
 800dac8:	b29b      	uxth	r3, r3
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d000      	beq.n	800dad0 <UART_RxISR_16BIT+0x6c>
 800dace:	e07c      	b.n	800dbca <UART_RxISR_16BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dad0:	f3ef 8310 	mrs	r3, PRIMASK
 800dad4:	617b      	str	r3, [r7, #20]
  return(result);
 800dad6:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dad8:	637b      	str	r3, [r7, #52]	; 0x34
 800dada:	2301      	movs	r3, #1
 800dadc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dade:	69bb      	ldr	r3, [r7, #24]
 800dae0:	f383 8810 	msr	PRIMASK, r3
}
 800dae4:	46c0      	nop			; (mov r8, r8)
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	681a      	ldr	r2, [r3, #0]
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	4938      	ldr	r1, [pc, #224]	; (800dbd4 <UART_RxISR_16BIT+0x170>)
 800daf2:	400a      	ands	r2, r1
 800daf4:	601a      	str	r2, [r3, #0]
 800daf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800daf8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dafa:	69fb      	ldr	r3, [r7, #28]
 800dafc:	f383 8810 	msr	PRIMASK, r3
}
 800db00:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db02:	f3ef 8310 	mrs	r3, PRIMASK
 800db06:	623b      	str	r3, [r7, #32]
  return(result);
 800db08:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800db0a:	633b      	str	r3, [r7, #48]	; 0x30
 800db0c:	2301      	movs	r3, #1
 800db0e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db12:	f383 8810 	msr	PRIMASK, r3
}
 800db16:	46c0      	nop			; (mov r8, r8)
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	689a      	ldr	r2, [r3, #8]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	2101      	movs	r1, #1
 800db24:	438a      	bics	r2, r1
 800db26:	609a      	str	r2, [r3, #8]
 800db28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db2a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db2e:	f383 8810 	msr	PRIMASK, r3
}
 800db32:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	228c      	movs	r2, #140	; 0x8c
 800db38:	2120      	movs	r1, #32
 800db3a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	2200      	movs	r2, #0
 800db40:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	2200      	movs	r2, #0
 800db46:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db4c:	2b01      	cmp	r3, #1
 800db4e:	d12f      	bne.n	800dbb0 <UART_RxISR_16BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	2200      	movs	r2, #0
 800db54:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db56:	f3ef 8310 	mrs	r3, PRIMASK
 800db5a:	60bb      	str	r3, [r7, #8]
  return(result);
 800db5c:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800db60:	2301      	movs	r3, #1
 800db62:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	f383 8810 	msr	PRIMASK, r3
}
 800db6a:	46c0      	nop			; (mov r8, r8)
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	681a      	ldr	r2, [r3, #0]
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	2110      	movs	r1, #16
 800db78:	438a      	bics	r2, r1
 800db7a:	601a      	str	r2, [r3, #0]
 800db7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db7e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	f383 8810 	msr	PRIMASK, r3
}
 800db86:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	69db      	ldr	r3, [r3, #28]
 800db8e:	2210      	movs	r2, #16
 800db90:	4013      	ands	r3, r2
 800db92:	2b10      	cmp	r3, #16
 800db94:	d103      	bne.n	800db9e <UART_RxISR_16BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	2210      	movs	r2, #16
 800db9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	225c      	movs	r2, #92	; 0x5c
 800dba2:	5a9a      	ldrh	r2, [r3, r2]
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	0011      	movs	r1, r2
 800dba8:	0018      	movs	r0, r3
 800dbaa:	f7ff f959 	bl	800ce60 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dbae:	e00c      	b.n	800dbca <UART_RxISR_16BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	0018      	movs	r0, r3
 800dbb4:	f7f7 f890 	bl	8004cd8 <HAL_UART_RxCpltCallback>
}
 800dbb8:	e007      	b.n	800dbca <UART_RxISR_16BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	699a      	ldr	r2, [r3, #24]
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	2108      	movs	r1, #8
 800dbc6:	430a      	orrs	r2, r1
 800dbc8:	619a      	str	r2, [r3, #24]
}
 800dbca:	46c0      	nop			; (mov r8, r8)
 800dbcc:	46bd      	mov	sp, r7
 800dbce:	b010      	add	sp, #64	; 0x40
 800dbd0:	bd80      	pop	{r7, pc}
 800dbd2:	46c0      	nop			; (mov r8, r8)
 800dbd4:	fffffedf 	.word	0xfffffedf

0800dbd8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b09c      	sub	sp, #112	; 0x70
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800dbe0:	236a      	movs	r3, #106	; 0x6a
 800dbe2:	18fb      	adds	r3, r7, r3
 800dbe4:	687a      	ldr	r2, [r7, #4]
 800dbe6:	2160      	movs	r1, #96	; 0x60
 800dbe8:	5a52      	ldrh	r2, [r2, r1]
 800dbea:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	69db      	ldr	r3, [r3, #28]
 800dbf2:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	689b      	ldr	r3, [r3, #8]
 800dc02:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	228c      	movs	r2, #140	; 0x8c
 800dc08:	589b      	ldr	r3, [r3, r2]
 800dc0a:	2b22      	cmp	r3, #34	; 0x22
 800dc0c:	d000      	beq.n	800dc10 <UART_RxISR_8BIT_FIFOEN+0x38>
 800dc0e:	e144      	b.n	800de9a <UART_RxISR_8BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800dc10:	235e      	movs	r3, #94	; 0x5e
 800dc12:	18fb      	adds	r3, r7, r3
 800dc14:	687a      	ldr	r2, [r7, #4]
 800dc16:	2168      	movs	r1, #104	; 0x68
 800dc18:	5a52      	ldrh	r2, [r2, r1]
 800dc1a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dc1c:	e0eb      	b.n	800ddf6 <UART_RxISR_8BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dc24:	215c      	movs	r1, #92	; 0x5c
 800dc26:	187b      	adds	r3, r7, r1
 800dc28:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800dc2a:	187b      	adds	r3, r7, r1
 800dc2c:	881b      	ldrh	r3, [r3, #0]
 800dc2e:	b2da      	uxtb	r2, r3
 800dc30:	236a      	movs	r3, #106	; 0x6a
 800dc32:	18fb      	adds	r3, r7, r3
 800dc34:	881b      	ldrh	r3, [r3, #0]
 800dc36:	b2d9      	uxtb	r1, r3
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dc3c:	400a      	ands	r2, r1
 800dc3e:	b2d2      	uxtb	r2, r2
 800dc40:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dc46:	1c5a      	adds	r2, r3, #1
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	225e      	movs	r2, #94	; 0x5e
 800dc50:	5a9b      	ldrh	r3, [r3, r2]
 800dc52:	b29b      	uxth	r3, r3
 800dc54:	3b01      	subs	r3, #1
 800dc56:	b299      	uxth	r1, r3
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	225e      	movs	r2, #94	; 0x5e
 800dc5c:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	69db      	ldr	r3, [r3, #28]
 800dc64:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800dc66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc68:	2207      	movs	r2, #7
 800dc6a:	4013      	ands	r3, r2
 800dc6c:	d049      	beq.n	800dd02 <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dc6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc70:	2201      	movs	r2, #1
 800dc72:	4013      	ands	r3, r2
 800dc74:	d010      	beq.n	800dc98 <UART_RxISR_8BIT_FIFOEN+0xc0>
 800dc76:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800dc78:	2380      	movs	r3, #128	; 0x80
 800dc7a:	005b      	lsls	r3, r3, #1
 800dc7c:	4013      	ands	r3, r2
 800dc7e:	d00b      	beq.n	800dc98 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	2201      	movs	r2, #1
 800dc86:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	2290      	movs	r2, #144	; 0x90
 800dc8c:	589b      	ldr	r3, [r3, r2]
 800dc8e:	2201      	movs	r2, #1
 800dc90:	431a      	orrs	r2, r3
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	2190      	movs	r1, #144	; 0x90
 800dc96:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dc98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc9a:	2202      	movs	r2, #2
 800dc9c:	4013      	ands	r3, r2
 800dc9e:	d00f      	beq.n	800dcc0 <UART_RxISR_8BIT_FIFOEN+0xe8>
 800dca0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dca2:	2201      	movs	r2, #1
 800dca4:	4013      	ands	r3, r2
 800dca6:	d00b      	beq.n	800dcc0 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	2202      	movs	r2, #2
 800dcae:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	2290      	movs	r2, #144	; 0x90
 800dcb4:	589b      	ldr	r3, [r3, r2]
 800dcb6:	2204      	movs	r2, #4
 800dcb8:	431a      	orrs	r2, r3
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	2190      	movs	r1, #144	; 0x90
 800dcbe:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dcc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dcc2:	2204      	movs	r2, #4
 800dcc4:	4013      	ands	r3, r2
 800dcc6:	d00f      	beq.n	800dce8 <UART_RxISR_8BIT_FIFOEN+0x110>
 800dcc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dcca:	2201      	movs	r2, #1
 800dccc:	4013      	ands	r3, r2
 800dcce:	d00b      	beq.n	800dce8 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	2204      	movs	r2, #4
 800dcd6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	2290      	movs	r2, #144	; 0x90
 800dcdc:	589b      	ldr	r3, [r3, r2]
 800dcde:	2202      	movs	r2, #2
 800dce0:	431a      	orrs	r2, r3
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	2190      	movs	r1, #144	; 0x90
 800dce6:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	2290      	movs	r2, #144	; 0x90
 800dcec:	589b      	ldr	r3, [r3, r2]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d007      	beq.n	800dd02 <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	0018      	movs	r0, r3
 800dcf6:	f7f6 ffc1 	bl	8004c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	2290      	movs	r2, #144	; 0x90
 800dcfe:	2100      	movs	r1, #0
 800dd00:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	225e      	movs	r2, #94	; 0x5e
 800dd06:	5a9b      	ldrh	r3, [r3, r2]
 800dd08:	b29b      	uxth	r3, r3
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d173      	bne.n	800ddf6 <UART_RxISR_8BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd0e:	f3ef 8310 	mrs	r3, PRIMASK
 800dd12:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800dd14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dd16:	65bb      	str	r3, [r7, #88]	; 0x58
 800dd18:	2301      	movs	r3, #1
 800dd1a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd1e:	f383 8810 	msr	PRIMASK, r3
}
 800dd22:	46c0      	nop			; (mov r8, r8)
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	681a      	ldr	r2, [r3, #0]
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	4961      	ldr	r1, [pc, #388]	; (800deb4 <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 800dd30:	400a      	ands	r2, r1
 800dd32:	601a      	str	r2, [r3, #0]
 800dd34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800dd36:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd3a:	f383 8810 	msr	PRIMASK, r3
}
 800dd3e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd40:	f3ef 8310 	mrs	r3, PRIMASK
 800dd44:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 800dd46:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dd48:	657b      	str	r3, [r7, #84]	; 0x54
 800dd4a:	2301      	movs	r3, #1
 800dd4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd50:	f383 8810 	msr	PRIMASK, r3
}
 800dd54:	46c0      	nop			; (mov r8, r8)
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	689a      	ldr	r2, [r3, #8]
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	4955      	ldr	r1, [pc, #340]	; (800deb8 <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 800dd62:	400a      	ands	r2, r1
 800dd64:	609a      	str	r2, [r3, #8]
 800dd66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dd68:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dd6c:	f383 8810 	msr	PRIMASK, r3
}
 800dd70:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	228c      	movs	r2, #140	; 0x8c
 800dd76:	2120      	movs	r1, #32
 800dd78:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	2200      	movs	r2, #0
 800dd7e:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	2200      	movs	r2, #0
 800dd84:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dd8a:	2b01      	cmp	r3, #1
 800dd8c:	d12f      	bne.n	800ddee <UART_RxISR_8BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	2200      	movs	r2, #0
 800dd92:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd94:	f3ef 8310 	mrs	r3, PRIMASK
 800dd98:	623b      	str	r3, [r7, #32]
  return(result);
 800dd9a:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd9c:	653b      	str	r3, [r7, #80]	; 0x50
 800dd9e:	2301      	movs	r3, #1
 800dda0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dda2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dda4:	f383 8810 	msr	PRIMASK, r3
}
 800dda8:	46c0      	nop			; (mov r8, r8)
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	681a      	ldr	r2, [r3, #0]
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	2110      	movs	r1, #16
 800ddb6:	438a      	bics	r2, r1
 800ddb8:	601a      	str	r2, [r3, #0]
 800ddba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ddbc:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ddbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddc0:	f383 8810 	msr	PRIMASK, r3
}
 800ddc4:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	69db      	ldr	r3, [r3, #28]
 800ddcc:	2210      	movs	r2, #16
 800ddce:	4013      	ands	r3, r2
 800ddd0:	2b10      	cmp	r3, #16
 800ddd2:	d103      	bne.n	800dddc <UART_RxISR_8BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	2210      	movs	r2, #16
 800ddda:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	225c      	movs	r2, #92	; 0x5c
 800dde0:	5a9a      	ldrh	r2, [r3, r2]
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	0011      	movs	r1, r2
 800dde6:	0018      	movs	r0, r3
 800dde8:	f7ff f83a 	bl	800ce60 <HAL_UARTEx_RxEventCallback>
 800ddec:	e003      	b.n	800ddf6 <UART_RxISR_8BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	0018      	movs	r0, r3
 800ddf2:	f7f6 ff71 	bl	8004cd8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ddf6:	235e      	movs	r3, #94	; 0x5e
 800ddf8:	18fb      	adds	r3, r7, r3
 800ddfa:	881b      	ldrh	r3, [r3, #0]
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d004      	beq.n	800de0a <UART_RxISR_8BIT_FIFOEN+0x232>
 800de00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800de02:	2220      	movs	r2, #32
 800de04:	4013      	ands	r3, r2
 800de06:	d000      	beq.n	800de0a <UART_RxISR_8BIT_FIFOEN+0x232>
 800de08:	e709      	b.n	800dc1e <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800de0a:	204e      	movs	r0, #78	; 0x4e
 800de0c:	183b      	adds	r3, r7, r0
 800de0e:	687a      	ldr	r2, [r7, #4]
 800de10:	215e      	movs	r1, #94	; 0x5e
 800de12:	5a52      	ldrh	r2, [r2, r1]
 800de14:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800de16:	0001      	movs	r1, r0
 800de18:	187b      	adds	r3, r7, r1
 800de1a:	881b      	ldrh	r3, [r3, #0]
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d044      	beq.n	800deaa <UART_RxISR_8BIT_FIFOEN+0x2d2>
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	2268      	movs	r2, #104	; 0x68
 800de24:	5a9b      	ldrh	r3, [r3, r2]
 800de26:	187a      	adds	r2, r7, r1
 800de28:	8812      	ldrh	r2, [r2, #0]
 800de2a:	429a      	cmp	r2, r3
 800de2c:	d23d      	bcs.n	800deaa <UART_RxISR_8BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de2e:	f3ef 8310 	mrs	r3, PRIMASK
 800de32:	60bb      	str	r3, [r7, #8]
  return(result);
 800de34:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800de36:	64bb      	str	r3, [r7, #72]	; 0x48
 800de38:	2301      	movs	r3, #1
 800de3a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	f383 8810 	msr	PRIMASK, r3
}
 800de42:	46c0      	nop			; (mov r8, r8)
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	689a      	ldr	r2, [r3, #8]
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	491b      	ldr	r1, [pc, #108]	; (800debc <UART_RxISR_8BIT_FIFOEN+0x2e4>)
 800de50:	400a      	ands	r2, r1
 800de52:	609a      	str	r2, [r3, #8]
 800de54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800de56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de58:	693b      	ldr	r3, [r7, #16]
 800de5a:	f383 8810 	msr	PRIMASK, r3
}
 800de5e:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	4a17      	ldr	r2, [pc, #92]	; (800dec0 <UART_RxISR_8BIT_FIFOEN+0x2e8>)
 800de64:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de66:	f3ef 8310 	mrs	r3, PRIMASK
 800de6a:	617b      	str	r3, [r7, #20]
  return(result);
 800de6c:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800de6e:	647b      	str	r3, [r7, #68]	; 0x44
 800de70:	2301      	movs	r3, #1
 800de72:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de74:	69bb      	ldr	r3, [r7, #24]
 800de76:	f383 8810 	msr	PRIMASK, r3
}
 800de7a:	46c0      	nop			; (mov r8, r8)
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	681a      	ldr	r2, [r3, #0]
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	2120      	movs	r1, #32
 800de88:	430a      	orrs	r2, r1
 800de8a:	601a      	str	r2, [r3, #0]
 800de8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800de8e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de90:	69fb      	ldr	r3, [r7, #28]
 800de92:	f383 8810 	msr	PRIMASK, r3
}
 800de96:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800de98:	e007      	b.n	800deaa <UART_RxISR_8BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	699a      	ldr	r2, [r3, #24]
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	2108      	movs	r1, #8
 800dea6:	430a      	orrs	r2, r1
 800dea8:	619a      	str	r2, [r3, #24]
}
 800deaa:	46c0      	nop			; (mov r8, r8)
 800deac:	46bd      	mov	sp, r7
 800deae:	b01c      	add	sp, #112	; 0x70
 800deb0:	bd80      	pop	{r7, pc}
 800deb2:	46c0      	nop			; (mov r8, r8)
 800deb4:	fffffeff 	.word	0xfffffeff
 800deb8:	effffffe 	.word	0xeffffffe
 800debc:	efffffff 	.word	0xefffffff
 800dec0:	0800d8f1 	.word	0x0800d8f1

0800dec4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b09e      	sub	sp, #120	; 0x78
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800decc:	2372      	movs	r3, #114	; 0x72
 800dece:	18fb      	adds	r3, r7, r3
 800ded0:	687a      	ldr	r2, [r7, #4]
 800ded2:	2160      	movs	r1, #96	; 0x60
 800ded4:	5a52      	ldrh	r2, [r2, r1]
 800ded6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	69db      	ldr	r3, [r3, #28]
 800dede:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	689b      	ldr	r3, [r3, #8]
 800deee:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	228c      	movs	r2, #140	; 0x8c
 800def4:	589b      	ldr	r3, [r3, r2]
 800def6:	2b22      	cmp	r3, #34	; 0x22
 800def8:	d000      	beq.n	800defc <UART_RxISR_16BIT_FIFOEN+0x38>
 800defa:	e144      	b.n	800e186 <UART_RxISR_16BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800defc:	2366      	movs	r3, #102	; 0x66
 800defe:	18fb      	adds	r3, r7, r3
 800df00:	687a      	ldr	r2, [r7, #4]
 800df02:	2168      	movs	r1, #104	; 0x68
 800df04:	5a52      	ldrh	r2, [r2, r1]
 800df06:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800df08:	e0eb      	b.n	800e0e2 <UART_RxISR_16BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800df10:	2164      	movs	r1, #100	; 0x64
 800df12:	187b      	adds	r3, r7, r1
 800df14:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800df1a:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 800df1c:	187b      	adds	r3, r7, r1
 800df1e:	2272      	movs	r2, #114	; 0x72
 800df20:	18ba      	adds	r2, r7, r2
 800df22:	881b      	ldrh	r3, [r3, #0]
 800df24:	8812      	ldrh	r2, [r2, #0]
 800df26:	4013      	ands	r3, r2
 800df28:	b29a      	uxth	r2, r3
 800df2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800df2c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800df32:	1c9a      	adds	r2, r3, #2
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	225e      	movs	r2, #94	; 0x5e
 800df3c:	5a9b      	ldrh	r3, [r3, r2]
 800df3e:	b29b      	uxth	r3, r3
 800df40:	3b01      	subs	r3, #1
 800df42:	b299      	uxth	r1, r3
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	225e      	movs	r2, #94	; 0x5e
 800df48:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	69db      	ldr	r3, [r3, #28]
 800df50:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800df52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800df54:	2207      	movs	r2, #7
 800df56:	4013      	ands	r3, r2
 800df58:	d049      	beq.n	800dfee <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800df5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800df5c:	2201      	movs	r2, #1
 800df5e:	4013      	ands	r3, r2
 800df60:	d010      	beq.n	800df84 <UART_RxISR_16BIT_FIFOEN+0xc0>
 800df62:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800df64:	2380      	movs	r3, #128	; 0x80
 800df66:	005b      	lsls	r3, r3, #1
 800df68:	4013      	ands	r3, r2
 800df6a:	d00b      	beq.n	800df84 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	2201      	movs	r2, #1
 800df72:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	2290      	movs	r2, #144	; 0x90
 800df78:	589b      	ldr	r3, [r3, r2]
 800df7a:	2201      	movs	r2, #1
 800df7c:	431a      	orrs	r2, r3
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	2190      	movs	r1, #144	; 0x90
 800df82:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800df84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800df86:	2202      	movs	r2, #2
 800df88:	4013      	ands	r3, r2
 800df8a:	d00f      	beq.n	800dfac <UART_RxISR_16BIT_FIFOEN+0xe8>
 800df8c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800df8e:	2201      	movs	r2, #1
 800df90:	4013      	ands	r3, r2
 800df92:	d00b      	beq.n	800dfac <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	2202      	movs	r2, #2
 800df9a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	2290      	movs	r2, #144	; 0x90
 800dfa0:	589b      	ldr	r3, [r3, r2]
 800dfa2:	2204      	movs	r2, #4
 800dfa4:	431a      	orrs	r2, r3
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	2190      	movs	r1, #144	; 0x90
 800dfaa:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dfac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dfae:	2204      	movs	r2, #4
 800dfb0:	4013      	ands	r3, r2
 800dfb2:	d00f      	beq.n	800dfd4 <UART_RxISR_16BIT_FIFOEN+0x110>
 800dfb4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dfb6:	2201      	movs	r2, #1
 800dfb8:	4013      	ands	r3, r2
 800dfba:	d00b      	beq.n	800dfd4 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	2204      	movs	r2, #4
 800dfc2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2290      	movs	r2, #144	; 0x90
 800dfc8:	589b      	ldr	r3, [r3, r2]
 800dfca:	2202      	movs	r2, #2
 800dfcc:	431a      	orrs	r2, r3
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	2190      	movs	r1, #144	; 0x90
 800dfd2:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	2290      	movs	r2, #144	; 0x90
 800dfd8:	589b      	ldr	r3, [r3, r2]
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d007      	beq.n	800dfee <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	0018      	movs	r0, r3
 800dfe2:	f7f6 fe4b 	bl	8004c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	2290      	movs	r2, #144	; 0x90
 800dfea:	2100      	movs	r1, #0
 800dfec:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	225e      	movs	r2, #94	; 0x5e
 800dff2:	5a9b      	ldrh	r3, [r3, r2]
 800dff4:	b29b      	uxth	r3, r3
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d173      	bne.n	800e0e2 <UART_RxISR_16BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dffa:	f3ef 8310 	mrs	r3, PRIMASK
 800dffe:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800e000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e002:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e004:	2301      	movs	r3, #1
 800e006:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e008:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e00a:	f383 8810 	msr	PRIMASK, r3
}
 800e00e:	46c0      	nop			; (mov r8, r8)
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	681a      	ldr	r2, [r3, #0]
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	4961      	ldr	r1, [pc, #388]	; (800e1a0 <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 800e01c:	400a      	ands	r2, r1
 800e01e:	601a      	str	r2, [r3, #0]
 800e020:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e022:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e026:	f383 8810 	msr	PRIMASK, r3
}
 800e02a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e02c:	f3ef 8310 	mrs	r3, PRIMASK
 800e030:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800e032:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e034:	65bb      	str	r3, [r7, #88]	; 0x58
 800e036:	2301      	movs	r3, #1
 800e038:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e03a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e03c:	f383 8810 	msr	PRIMASK, r3
}
 800e040:	46c0      	nop			; (mov r8, r8)
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	689a      	ldr	r2, [r3, #8]
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	4955      	ldr	r1, [pc, #340]	; (800e1a4 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 800e04e:	400a      	ands	r2, r1
 800e050:	609a      	str	r2, [r3, #8]
 800e052:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e054:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e056:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e058:	f383 8810 	msr	PRIMASK, r3
}
 800e05c:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	228c      	movs	r2, #140	; 0x8c
 800e062:	2120      	movs	r1, #32
 800e064:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	2200      	movs	r2, #0
 800e06a:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	2200      	movs	r2, #0
 800e070:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e076:	2b01      	cmp	r3, #1
 800e078:	d12f      	bne.n	800e0da <UART_RxISR_16BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	2200      	movs	r2, #0
 800e07e:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e080:	f3ef 8310 	mrs	r3, PRIMASK
 800e084:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800e086:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e088:	657b      	str	r3, [r7, #84]	; 0x54
 800e08a:	2301      	movs	r3, #1
 800e08c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e08e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e090:	f383 8810 	msr	PRIMASK, r3
}
 800e094:	46c0      	nop			; (mov r8, r8)
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	681a      	ldr	r2, [r3, #0]
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	2110      	movs	r1, #16
 800e0a2:	438a      	bics	r2, r1
 800e0a4:	601a      	str	r2, [r3, #0]
 800e0a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e0a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e0aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0ac:	f383 8810 	msr	PRIMASK, r3
}
 800e0b0:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	69db      	ldr	r3, [r3, #28]
 800e0b8:	2210      	movs	r2, #16
 800e0ba:	4013      	ands	r3, r2
 800e0bc:	2b10      	cmp	r3, #16
 800e0be:	d103      	bne.n	800e0c8 <UART_RxISR_16BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	2210      	movs	r2, #16
 800e0c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	225c      	movs	r2, #92	; 0x5c
 800e0cc:	5a9a      	ldrh	r2, [r3, r2]
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	0011      	movs	r1, r2
 800e0d2:	0018      	movs	r0, r3
 800e0d4:	f7fe fec4 	bl	800ce60 <HAL_UARTEx_RxEventCallback>
 800e0d8:	e003      	b.n	800e0e2 <UART_RxISR_16BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	0018      	movs	r0, r3
 800e0de:	f7f6 fdfb 	bl	8004cd8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e0e2:	2366      	movs	r3, #102	; 0x66
 800e0e4:	18fb      	adds	r3, r7, r3
 800e0e6:	881b      	ldrh	r3, [r3, #0]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d004      	beq.n	800e0f6 <UART_RxISR_16BIT_FIFOEN+0x232>
 800e0ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e0ee:	2220      	movs	r2, #32
 800e0f0:	4013      	ands	r3, r2
 800e0f2:	d000      	beq.n	800e0f6 <UART_RxISR_16BIT_FIFOEN+0x232>
 800e0f4:	e709      	b.n	800df0a <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e0f6:	2052      	movs	r0, #82	; 0x52
 800e0f8:	183b      	adds	r3, r7, r0
 800e0fa:	687a      	ldr	r2, [r7, #4]
 800e0fc:	215e      	movs	r1, #94	; 0x5e
 800e0fe:	5a52      	ldrh	r2, [r2, r1]
 800e100:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e102:	0001      	movs	r1, r0
 800e104:	187b      	adds	r3, r7, r1
 800e106:	881b      	ldrh	r3, [r3, #0]
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d044      	beq.n	800e196 <UART_RxISR_16BIT_FIFOEN+0x2d2>
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	2268      	movs	r2, #104	; 0x68
 800e110:	5a9b      	ldrh	r3, [r3, r2]
 800e112:	187a      	adds	r2, r7, r1
 800e114:	8812      	ldrh	r2, [r2, #0]
 800e116:	429a      	cmp	r2, r3
 800e118:	d23d      	bcs.n	800e196 <UART_RxISR_16BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e11a:	f3ef 8310 	mrs	r3, PRIMASK
 800e11e:	60fb      	str	r3, [r7, #12]
  return(result);
 800e120:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e122:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e124:	2301      	movs	r3, #1
 800e126:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e128:	693b      	ldr	r3, [r7, #16]
 800e12a:	f383 8810 	msr	PRIMASK, r3
}
 800e12e:	46c0      	nop			; (mov r8, r8)
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	689a      	ldr	r2, [r3, #8]
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	491b      	ldr	r1, [pc, #108]	; (800e1a8 <UART_RxISR_16BIT_FIFOEN+0x2e4>)
 800e13c:	400a      	ands	r2, r1
 800e13e:	609a      	str	r2, [r3, #8]
 800e140:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e142:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e144:	697b      	ldr	r3, [r7, #20]
 800e146:	f383 8810 	msr	PRIMASK, r3
}
 800e14a:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	4a17      	ldr	r2, [pc, #92]	; (800e1ac <UART_RxISR_16BIT_FIFOEN+0x2e8>)
 800e150:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e152:	f3ef 8310 	mrs	r3, PRIMASK
 800e156:	61bb      	str	r3, [r7, #24]
  return(result);
 800e158:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e15a:	64bb      	str	r3, [r7, #72]	; 0x48
 800e15c:	2301      	movs	r3, #1
 800e15e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e160:	69fb      	ldr	r3, [r7, #28]
 800e162:	f383 8810 	msr	PRIMASK, r3
}
 800e166:	46c0      	nop			; (mov r8, r8)
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	681a      	ldr	r2, [r3, #0]
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	2120      	movs	r1, #32
 800e174:	430a      	orrs	r2, r1
 800e176:	601a      	str	r2, [r3, #0]
 800e178:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e17a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e17c:	6a3b      	ldr	r3, [r7, #32]
 800e17e:	f383 8810 	msr	PRIMASK, r3
}
 800e182:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e184:	e007      	b.n	800e196 <UART_RxISR_16BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	699a      	ldr	r2, [r3, #24]
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	2108      	movs	r1, #8
 800e192:	430a      	orrs	r2, r1
 800e194:	619a      	str	r2, [r3, #24]
}
 800e196:	46c0      	nop			; (mov r8, r8)
 800e198:	46bd      	mov	sp, r7
 800e19a:	b01e      	add	sp, #120	; 0x78
 800e19c:	bd80      	pop	{r7, pc}
 800e19e:	46c0      	nop			; (mov r8, r8)
 800e1a0:	fffffeff 	.word	0xfffffeff
 800e1a4:	effffffe 	.word	0xeffffffe
 800e1a8:	efffffff 	.word	0xefffffff
 800e1ac:	0800da65 	.word	0x0800da65

0800e1b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b082      	sub	sp, #8
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e1b8:	46c0      	nop			; (mov r8, r8)
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	b002      	add	sp, #8
 800e1be:	bd80      	pop	{r7, pc}

0800e1c0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e1c0:	b580      	push	{r7, lr}
 800e1c2:	b082      	sub	sp, #8
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e1c8:	46c0      	nop			; (mov r8, r8)
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	b002      	add	sp, #8
 800e1ce:	bd80      	pop	{r7, pc}

0800e1d0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b082      	sub	sp, #8
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e1d8:	46c0      	nop			; (mov r8, r8)
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	b002      	add	sp, #8
 800e1de:	bd80      	pop	{r7, pc}

0800e1e0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e1e0:	b580      	push	{r7, lr}
 800e1e2:	b084      	sub	sp, #16
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	2284      	movs	r2, #132	; 0x84
 800e1ec:	5c9b      	ldrb	r3, [r3, r2]
 800e1ee:	2b01      	cmp	r3, #1
 800e1f0:	d101      	bne.n	800e1f6 <HAL_UARTEx_DisableFifoMode+0x16>
 800e1f2:	2302      	movs	r3, #2
 800e1f4:	e027      	b.n	800e246 <HAL_UARTEx_DisableFifoMode+0x66>
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	2284      	movs	r2, #132	; 0x84
 800e1fa:	2101      	movs	r1, #1
 800e1fc:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	2288      	movs	r2, #136	; 0x88
 800e202:	2124      	movs	r1, #36	; 0x24
 800e204:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	681a      	ldr	r2, [r3, #0]
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	2101      	movs	r1, #1
 800e21a:	438a      	bics	r2, r1
 800e21c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	4a0b      	ldr	r2, [pc, #44]	; (800e250 <HAL_UARTEx_DisableFifoMode+0x70>)
 800e222:	4013      	ands	r3, r2
 800e224:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	2200      	movs	r2, #0
 800e22a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	68fa      	ldr	r2, [r7, #12]
 800e232:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	2288      	movs	r2, #136	; 0x88
 800e238:	2120      	movs	r1, #32
 800e23a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	2284      	movs	r2, #132	; 0x84
 800e240:	2100      	movs	r1, #0
 800e242:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e244:	2300      	movs	r3, #0
}
 800e246:	0018      	movs	r0, r3
 800e248:	46bd      	mov	sp, r7
 800e24a:	b004      	add	sp, #16
 800e24c:	bd80      	pop	{r7, pc}
 800e24e:	46c0      	nop			; (mov r8, r8)
 800e250:	dfffffff 	.word	0xdfffffff

0800e254 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e254:	b580      	push	{r7, lr}
 800e256:	b084      	sub	sp, #16
 800e258:	af00      	add	r7, sp, #0
 800e25a:	6078      	str	r0, [r7, #4]
 800e25c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	2284      	movs	r2, #132	; 0x84
 800e262:	5c9b      	ldrb	r3, [r3, r2]
 800e264:	2b01      	cmp	r3, #1
 800e266:	d101      	bne.n	800e26c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e268:	2302      	movs	r3, #2
 800e26a:	e02e      	b.n	800e2ca <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2284      	movs	r2, #132	; 0x84
 800e270:	2101      	movs	r1, #1
 800e272:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	2288      	movs	r2, #136	; 0x88
 800e278:	2124      	movs	r1, #36	; 0x24
 800e27a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	681a      	ldr	r2, [r3, #0]
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	2101      	movs	r1, #1
 800e290:	438a      	bics	r2, r1
 800e292:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	689b      	ldr	r3, [r3, #8]
 800e29a:	00db      	lsls	r3, r3, #3
 800e29c:	08d9      	lsrs	r1, r3, #3
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	683a      	ldr	r2, [r7, #0]
 800e2a4:	430a      	orrs	r2, r1
 800e2a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	0018      	movs	r0, r3
 800e2ac:	f000 f854 	bl	800e358 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	68fa      	ldr	r2, [r7, #12]
 800e2b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	2288      	movs	r2, #136	; 0x88
 800e2bc:	2120      	movs	r1, #32
 800e2be:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	2284      	movs	r2, #132	; 0x84
 800e2c4:	2100      	movs	r1, #0
 800e2c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e2c8:	2300      	movs	r3, #0
}
 800e2ca:	0018      	movs	r0, r3
 800e2cc:	46bd      	mov	sp, r7
 800e2ce:	b004      	add	sp, #16
 800e2d0:	bd80      	pop	{r7, pc}
	...

0800e2d4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	b084      	sub	sp, #16
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]
 800e2dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	2284      	movs	r2, #132	; 0x84
 800e2e2:	5c9b      	ldrb	r3, [r3, r2]
 800e2e4:	2b01      	cmp	r3, #1
 800e2e6:	d101      	bne.n	800e2ec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e2e8:	2302      	movs	r3, #2
 800e2ea:	e02f      	b.n	800e34c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	2284      	movs	r2, #132	; 0x84
 800e2f0:	2101      	movs	r1, #1
 800e2f2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	2288      	movs	r2, #136	; 0x88
 800e2f8:	2124      	movs	r1, #36	; 0x24
 800e2fa:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	681a      	ldr	r2, [r3, #0]
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	2101      	movs	r1, #1
 800e310:	438a      	bics	r2, r1
 800e312:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	689b      	ldr	r3, [r3, #8]
 800e31a:	4a0e      	ldr	r2, [pc, #56]	; (800e354 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800e31c:	4013      	ands	r3, r2
 800e31e:	0019      	movs	r1, r3
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	683a      	ldr	r2, [r7, #0]
 800e326:	430a      	orrs	r2, r1
 800e328:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	0018      	movs	r0, r3
 800e32e:	f000 f813 	bl	800e358 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	68fa      	ldr	r2, [r7, #12]
 800e338:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	2288      	movs	r2, #136	; 0x88
 800e33e:	2120      	movs	r1, #32
 800e340:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	2284      	movs	r2, #132	; 0x84
 800e346:	2100      	movs	r1, #0
 800e348:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e34a:	2300      	movs	r3, #0
}
 800e34c:	0018      	movs	r0, r3
 800e34e:	46bd      	mov	sp, r7
 800e350:	b004      	add	sp, #16
 800e352:	bd80      	pop	{r7, pc}
 800e354:	f1ffffff 	.word	0xf1ffffff

0800e358 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e35a:	b085      	sub	sp, #20
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e364:	2b00      	cmp	r3, #0
 800e366:	d108      	bne.n	800e37a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	226a      	movs	r2, #106	; 0x6a
 800e36c:	2101      	movs	r1, #1
 800e36e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2268      	movs	r2, #104	; 0x68
 800e374:	2101      	movs	r1, #1
 800e376:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e378:	e043      	b.n	800e402 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e37a:	260f      	movs	r6, #15
 800e37c:	19bb      	adds	r3, r7, r6
 800e37e:	2208      	movs	r2, #8
 800e380:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e382:	200e      	movs	r0, #14
 800e384:	183b      	adds	r3, r7, r0
 800e386:	2208      	movs	r2, #8
 800e388:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	689b      	ldr	r3, [r3, #8]
 800e390:	0e5b      	lsrs	r3, r3, #25
 800e392:	b2da      	uxtb	r2, r3
 800e394:	240d      	movs	r4, #13
 800e396:	193b      	adds	r3, r7, r4
 800e398:	2107      	movs	r1, #7
 800e39a:	400a      	ands	r2, r1
 800e39c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	689b      	ldr	r3, [r3, #8]
 800e3a4:	0f5b      	lsrs	r3, r3, #29
 800e3a6:	b2da      	uxtb	r2, r3
 800e3a8:	250c      	movs	r5, #12
 800e3aa:	197b      	adds	r3, r7, r5
 800e3ac:	2107      	movs	r1, #7
 800e3ae:	400a      	ands	r2, r1
 800e3b0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e3b2:	183b      	adds	r3, r7, r0
 800e3b4:	781b      	ldrb	r3, [r3, #0]
 800e3b6:	197a      	adds	r2, r7, r5
 800e3b8:	7812      	ldrb	r2, [r2, #0]
 800e3ba:	4914      	ldr	r1, [pc, #80]	; (800e40c <UARTEx_SetNbDataToProcess+0xb4>)
 800e3bc:	5c8a      	ldrb	r2, [r1, r2]
 800e3be:	435a      	muls	r2, r3
 800e3c0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800e3c2:	197b      	adds	r3, r7, r5
 800e3c4:	781b      	ldrb	r3, [r3, #0]
 800e3c6:	4a12      	ldr	r2, [pc, #72]	; (800e410 <UARTEx_SetNbDataToProcess+0xb8>)
 800e3c8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e3ca:	0019      	movs	r1, r3
 800e3cc:	f7f1 ff48 	bl	8000260 <__divsi3>
 800e3d0:	0003      	movs	r3, r0
 800e3d2:	b299      	uxth	r1, r3
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	226a      	movs	r2, #106	; 0x6a
 800e3d8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e3da:	19bb      	adds	r3, r7, r6
 800e3dc:	781b      	ldrb	r3, [r3, #0]
 800e3de:	193a      	adds	r2, r7, r4
 800e3e0:	7812      	ldrb	r2, [r2, #0]
 800e3e2:	490a      	ldr	r1, [pc, #40]	; (800e40c <UARTEx_SetNbDataToProcess+0xb4>)
 800e3e4:	5c8a      	ldrb	r2, [r1, r2]
 800e3e6:	435a      	muls	r2, r3
 800e3e8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800e3ea:	193b      	adds	r3, r7, r4
 800e3ec:	781b      	ldrb	r3, [r3, #0]
 800e3ee:	4a08      	ldr	r2, [pc, #32]	; (800e410 <UARTEx_SetNbDataToProcess+0xb8>)
 800e3f0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e3f2:	0019      	movs	r1, r3
 800e3f4:	f7f1 ff34 	bl	8000260 <__divsi3>
 800e3f8:	0003      	movs	r3, r0
 800e3fa:	b299      	uxth	r1, r3
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2268      	movs	r2, #104	; 0x68
 800e400:	5299      	strh	r1, [r3, r2]
}
 800e402:	46c0      	nop			; (mov r8, r8)
 800e404:	46bd      	mov	sp, r7
 800e406:	b005      	add	sp, #20
 800e408:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e40a:	46c0      	nop			; (mov r8, r8)
 800e40c:	08012f80 	.word	0x08012f80
 800e410:	08012f88 	.word	0x08012f88

0800e414 <atoi>:
 800e414:	b510      	push	{r4, lr}
 800e416:	220a      	movs	r2, #10
 800e418:	2100      	movs	r1, #0
 800e41a:	f000 ffd9 	bl	800f3d0 <strtol>
 800e41e:	bd10      	pop	{r4, pc}

0800e420 <gcvt>:
 800e420:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e422:	001c      	movs	r4, r3
 800e424:	0015      	movs	r5, r2
 800e426:	2300      	movs	r3, #0
 800e428:	2200      	movs	r2, #0
 800e42a:	b085      	sub	sp, #20
 800e42c:	0006      	movs	r6, r0
 800e42e:	000f      	movs	r7, r1
 800e430:	f7f2 f818 	bl	8000464 <__aeabi_dcmplt>
 800e434:	0023      	movs	r3, r4
 800e436:	2800      	cmp	r0, #0
 800e438:	d003      	beq.n	800e442 <gcvt+0x22>
 800e43a:	232d      	movs	r3, #45	; 0x2d
 800e43c:	3d01      	subs	r5, #1
 800e43e:	7023      	strb	r3, [r4, #0]
 800e440:	1c63      	adds	r3, r4, #1
 800e442:	2200      	movs	r2, #0
 800e444:	4908      	ldr	r1, [pc, #32]	; (800e468 <gcvt+0x48>)
 800e446:	9203      	str	r2, [sp, #12]
 800e448:	3267      	adds	r2, #103	; 0x67
 800e44a:	9202      	str	r2, [sp, #8]
 800e44c:	9301      	str	r3, [sp, #4]
 800e44e:	9500      	str	r5, [sp, #0]
 800e450:	003b      	movs	r3, r7
 800e452:	0032      	movs	r2, r6
 800e454:	6808      	ldr	r0, [r1, #0]
 800e456:	f001 f849 	bl	800f4ec <_gcvt>
 800e45a:	1e43      	subs	r3, r0, #1
 800e45c:	4198      	sbcs	r0, r3
 800e45e:	4240      	negs	r0, r0
 800e460:	4004      	ands	r4, r0
 800e462:	0020      	movs	r0, r4
 800e464:	b005      	add	sp, #20
 800e466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e468:	200000b4 	.word	0x200000b4

0800e46c <__errno>:
 800e46c:	4b01      	ldr	r3, [pc, #4]	; (800e474 <__errno+0x8>)
 800e46e:	6818      	ldr	r0, [r3, #0]
 800e470:	4770      	bx	lr
 800e472:	46c0      	nop			; (mov r8, r8)
 800e474:	200000b4 	.word	0x200000b4

0800e478 <__libc_init_array>:
 800e478:	b570      	push	{r4, r5, r6, lr}
 800e47a:	2600      	movs	r6, #0
 800e47c:	4d0c      	ldr	r5, [pc, #48]	; (800e4b0 <__libc_init_array+0x38>)
 800e47e:	4c0d      	ldr	r4, [pc, #52]	; (800e4b4 <__libc_init_array+0x3c>)
 800e480:	1b64      	subs	r4, r4, r5
 800e482:	10a4      	asrs	r4, r4, #2
 800e484:	42a6      	cmp	r6, r4
 800e486:	d109      	bne.n	800e49c <__libc_init_array+0x24>
 800e488:	2600      	movs	r6, #0
 800e48a:	f004 fa61 	bl	8012950 <_init>
 800e48e:	4d0a      	ldr	r5, [pc, #40]	; (800e4b8 <__libc_init_array+0x40>)
 800e490:	4c0a      	ldr	r4, [pc, #40]	; (800e4bc <__libc_init_array+0x44>)
 800e492:	1b64      	subs	r4, r4, r5
 800e494:	10a4      	asrs	r4, r4, #2
 800e496:	42a6      	cmp	r6, r4
 800e498:	d105      	bne.n	800e4a6 <__libc_init_array+0x2e>
 800e49a:	bd70      	pop	{r4, r5, r6, pc}
 800e49c:	00b3      	lsls	r3, r6, #2
 800e49e:	58eb      	ldr	r3, [r5, r3]
 800e4a0:	4798      	blx	r3
 800e4a2:	3601      	adds	r6, #1
 800e4a4:	e7ee      	b.n	800e484 <__libc_init_array+0xc>
 800e4a6:	00b3      	lsls	r3, r6, #2
 800e4a8:	58eb      	ldr	r3, [r5, r3]
 800e4aa:	4798      	blx	r3
 800e4ac:	3601      	adds	r6, #1
 800e4ae:	e7f2      	b.n	800e496 <__libc_init_array+0x1e>
 800e4b0:	08013428 	.word	0x08013428
 800e4b4:	08013428 	.word	0x08013428
 800e4b8:	08013428 	.word	0x08013428
 800e4bc:	0801342c 	.word	0x0801342c

0800e4c0 <memcpy>:
 800e4c0:	2300      	movs	r3, #0
 800e4c2:	b510      	push	{r4, lr}
 800e4c4:	429a      	cmp	r2, r3
 800e4c6:	d100      	bne.n	800e4ca <memcpy+0xa>
 800e4c8:	bd10      	pop	{r4, pc}
 800e4ca:	5ccc      	ldrb	r4, [r1, r3]
 800e4cc:	54c4      	strb	r4, [r0, r3]
 800e4ce:	3301      	adds	r3, #1
 800e4d0:	e7f8      	b.n	800e4c4 <memcpy+0x4>

0800e4d2 <memset>:
 800e4d2:	0003      	movs	r3, r0
 800e4d4:	1882      	adds	r2, r0, r2
 800e4d6:	4293      	cmp	r3, r2
 800e4d8:	d100      	bne.n	800e4dc <memset+0xa>
 800e4da:	4770      	bx	lr
 800e4dc:	7019      	strb	r1, [r3, #0]
 800e4de:	3301      	adds	r3, #1
 800e4e0:	e7f9      	b.n	800e4d6 <memset+0x4>
	...

0800e4e4 <siprintf>:
 800e4e4:	b40e      	push	{r1, r2, r3}
 800e4e6:	b500      	push	{lr}
 800e4e8:	490b      	ldr	r1, [pc, #44]	; (800e518 <siprintf+0x34>)
 800e4ea:	b09c      	sub	sp, #112	; 0x70
 800e4ec:	ab1d      	add	r3, sp, #116	; 0x74
 800e4ee:	9002      	str	r0, [sp, #8]
 800e4f0:	9006      	str	r0, [sp, #24]
 800e4f2:	9107      	str	r1, [sp, #28]
 800e4f4:	9104      	str	r1, [sp, #16]
 800e4f6:	4809      	ldr	r0, [pc, #36]	; (800e51c <siprintf+0x38>)
 800e4f8:	4909      	ldr	r1, [pc, #36]	; (800e520 <siprintf+0x3c>)
 800e4fa:	cb04      	ldmia	r3!, {r2}
 800e4fc:	9105      	str	r1, [sp, #20]
 800e4fe:	6800      	ldr	r0, [r0, #0]
 800e500:	a902      	add	r1, sp, #8
 800e502:	9301      	str	r3, [sp, #4]
 800e504:	f002 fa82 	bl	8010a0c <_svfiprintf_r>
 800e508:	2300      	movs	r3, #0
 800e50a:	9a02      	ldr	r2, [sp, #8]
 800e50c:	7013      	strb	r3, [r2, #0]
 800e50e:	b01c      	add	sp, #112	; 0x70
 800e510:	bc08      	pop	{r3}
 800e512:	b003      	add	sp, #12
 800e514:	4718      	bx	r3
 800e516:	46c0      	nop			; (mov r8, r8)
 800e518:	7fffffff 	.word	0x7fffffff
 800e51c:	200000b4 	.word	0x200000b4
 800e520:	ffff0208 	.word	0xffff0208

0800e524 <strcat>:
 800e524:	0002      	movs	r2, r0
 800e526:	b510      	push	{r4, lr}
 800e528:	7813      	ldrb	r3, [r2, #0]
 800e52a:	0014      	movs	r4, r2
 800e52c:	3201      	adds	r2, #1
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d1fa      	bne.n	800e528 <strcat+0x4>
 800e532:	5cca      	ldrb	r2, [r1, r3]
 800e534:	54e2      	strb	r2, [r4, r3]
 800e536:	3301      	adds	r3, #1
 800e538:	2a00      	cmp	r2, #0
 800e53a:	d1fa      	bne.n	800e532 <strcat+0xe>
 800e53c:	bd10      	pop	{r4, pc}

0800e53e <strchr>:
 800e53e:	b2c9      	uxtb	r1, r1
 800e540:	7803      	ldrb	r3, [r0, #0]
 800e542:	2b00      	cmp	r3, #0
 800e544:	d004      	beq.n	800e550 <strchr+0x12>
 800e546:	428b      	cmp	r3, r1
 800e548:	d100      	bne.n	800e54c <strchr+0xe>
 800e54a:	4770      	bx	lr
 800e54c:	3001      	adds	r0, #1
 800e54e:	e7f7      	b.n	800e540 <strchr+0x2>
 800e550:	424b      	negs	r3, r1
 800e552:	4159      	adcs	r1, r3
 800e554:	4249      	negs	r1, r1
 800e556:	4008      	ands	r0, r1
 800e558:	e7f7      	b.n	800e54a <strchr+0xc>

0800e55a <strncpy>:
 800e55a:	0003      	movs	r3, r0
 800e55c:	b530      	push	{r4, r5, lr}
 800e55e:	001d      	movs	r5, r3
 800e560:	2a00      	cmp	r2, #0
 800e562:	d006      	beq.n	800e572 <strncpy+0x18>
 800e564:	780c      	ldrb	r4, [r1, #0]
 800e566:	3a01      	subs	r2, #1
 800e568:	3301      	adds	r3, #1
 800e56a:	702c      	strb	r4, [r5, #0]
 800e56c:	3101      	adds	r1, #1
 800e56e:	2c00      	cmp	r4, #0
 800e570:	d1f5      	bne.n	800e55e <strncpy+0x4>
 800e572:	2100      	movs	r1, #0
 800e574:	189a      	adds	r2, r3, r2
 800e576:	4293      	cmp	r3, r2
 800e578:	d100      	bne.n	800e57c <strncpy+0x22>
 800e57a:	bd30      	pop	{r4, r5, pc}
 800e57c:	7019      	strb	r1, [r3, #0]
 800e57e:	3301      	adds	r3, #1
 800e580:	e7f9      	b.n	800e576 <strncpy+0x1c>

0800e582 <strstr>:
 800e582:	780a      	ldrb	r2, [r1, #0]
 800e584:	b530      	push	{r4, r5, lr}
 800e586:	2a00      	cmp	r2, #0
 800e588:	d10c      	bne.n	800e5a4 <strstr+0x22>
 800e58a:	bd30      	pop	{r4, r5, pc}
 800e58c:	429a      	cmp	r2, r3
 800e58e:	d108      	bne.n	800e5a2 <strstr+0x20>
 800e590:	2301      	movs	r3, #1
 800e592:	5ccc      	ldrb	r4, [r1, r3]
 800e594:	2c00      	cmp	r4, #0
 800e596:	d0f8      	beq.n	800e58a <strstr+0x8>
 800e598:	5cc5      	ldrb	r5, [r0, r3]
 800e59a:	42a5      	cmp	r5, r4
 800e59c:	d101      	bne.n	800e5a2 <strstr+0x20>
 800e59e:	3301      	adds	r3, #1
 800e5a0:	e7f7      	b.n	800e592 <strstr+0x10>
 800e5a2:	3001      	adds	r0, #1
 800e5a4:	7803      	ldrb	r3, [r0, #0]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d1f0      	bne.n	800e58c <strstr+0xa>
 800e5aa:	0018      	movs	r0, r3
 800e5ac:	e7ed      	b.n	800e58a <strstr+0x8>
	...

0800e5b0 <sulp>:
 800e5b0:	b570      	push	{r4, r5, r6, lr}
 800e5b2:	0016      	movs	r6, r2
 800e5b4:	000d      	movs	r5, r1
 800e5b6:	f001 ff73 	bl	80104a0 <__ulp>
 800e5ba:	2e00      	cmp	r6, #0
 800e5bc:	d00d      	beq.n	800e5da <sulp+0x2a>
 800e5be:	236b      	movs	r3, #107	; 0x6b
 800e5c0:	006a      	lsls	r2, r5, #1
 800e5c2:	0d52      	lsrs	r2, r2, #21
 800e5c4:	1a9b      	subs	r3, r3, r2
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	dd07      	ble.n	800e5da <sulp+0x2a>
 800e5ca:	2400      	movs	r4, #0
 800e5cc:	4a03      	ldr	r2, [pc, #12]	; (800e5dc <sulp+0x2c>)
 800e5ce:	051b      	lsls	r3, r3, #20
 800e5d0:	189d      	adds	r5, r3, r2
 800e5d2:	002b      	movs	r3, r5
 800e5d4:	0022      	movs	r2, r4
 800e5d6:	f7f3 fe2b 	bl	8002230 <__aeabi_dmul>
 800e5da:	bd70      	pop	{r4, r5, r6, pc}
 800e5dc:	3ff00000 	.word	0x3ff00000

0800e5e0 <_strtod_l>:
 800e5e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e5e2:	001d      	movs	r5, r3
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	b0a5      	sub	sp, #148	; 0x94
 800e5e8:	9320      	str	r3, [sp, #128]	; 0x80
 800e5ea:	4bac      	ldr	r3, [pc, #688]	; (800e89c <_strtod_l+0x2bc>)
 800e5ec:	9005      	str	r0, [sp, #20]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	9108      	str	r1, [sp, #32]
 800e5f2:	0018      	movs	r0, r3
 800e5f4:	9307      	str	r3, [sp, #28]
 800e5f6:	921b      	str	r2, [sp, #108]	; 0x6c
 800e5f8:	f7f1 fd8c 	bl	8000114 <strlen>
 800e5fc:	2600      	movs	r6, #0
 800e5fe:	0004      	movs	r4, r0
 800e600:	2700      	movs	r7, #0
 800e602:	9b08      	ldr	r3, [sp, #32]
 800e604:	931f      	str	r3, [sp, #124]	; 0x7c
 800e606:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e608:	7813      	ldrb	r3, [r2, #0]
 800e60a:	2b2b      	cmp	r3, #43	; 0x2b
 800e60c:	d058      	beq.n	800e6c0 <_strtod_l+0xe0>
 800e60e:	d844      	bhi.n	800e69a <_strtod_l+0xba>
 800e610:	2b0d      	cmp	r3, #13
 800e612:	d83d      	bhi.n	800e690 <_strtod_l+0xb0>
 800e614:	2b08      	cmp	r3, #8
 800e616:	d83d      	bhi.n	800e694 <_strtod_l+0xb4>
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d047      	beq.n	800e6ac <_strtod_l+0xcc>
 800e61c:	2300      	movs	r3, #0
 800e61e:	930e      	str	r3, [sp, #56]	; 0x38
 800e620:	2200      	movs	r2, #0
 800e622:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e624:	920a      	str	r2, [sp, #40]	; 0x28
 800e626:	9306      	str	r3, [sp, #24]
 800e628:	781b      	ldrb	r3, [r3, #0]
 800e62a:	2b30      	cmp	r3, #48	; 0x30
 800e62c:	d000      	beq.n	800e630 <_strtod_l+0x50>
 800e62e:	e07f      	b.n	800e730 <_strtod_l+0x150>
 800e630:	9b06      	ldr	r3, [sp, #24]
 800e632:	3220      	adds	r2, #32
 800e634:	785b      	ldrb	r3, [r3, #1]
 800e636:	4393      	bics	r3, r2
 800e638:	2b58      	cmp	r3, #88	; 0x58
 800e63a:	d000      	beq.n	800e63e <_strtod_l+0x5e>
 800e63c:	e06e      	b.n	800e71c <_strtod_l+0x13c>
 800e63e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e640:	9502      	str	r5, [sp, #8]
 800e642:	9301      	str	r3, [sp, #4]
 800e644:	ab20      	add	r3, sp, #128	; 0x80
 800e646:	9300      	str	r3, [sp, #0]
 800e648:	4a95      	ldr	r2, [pc, #596]	; (800e8a0 <_strtod_l+0x2c0>)
 800e64a:	ab21      	add	r3, sp, #132	; 0x84
 800e64c:	9805      	ldr	r0, [sp, #20]
 800e64e:	a91f      	add	r1, sp, #124	; 0x7c
 800e650:	f001 f886 	bl	800f760 <__gethex>
 800e654:	2307      	movs	r3, #7
 800e656:	0005      	movs	r5, r0
 800e658:	0004      	movs	r4, r0
 800e65a:	401d      	ands	r5, r3
 800e65c:	4218      	tst	r0, r3
 800e65e:	d006      	beq.n	800e66e <_strtod_l+0x8e>
 800e660:	2d06      	cmp	r5, #6
 800e662:	d12f      	bne.n	800e6c4 <_strtod_l+0xe4>
 800e664:	9b06      	ldr	r3, [sp, #24]
 800e666:	3301      	adds	r3, #1
 800e668:	931f      	str	r3, [sp, #124]	; 0x7c
 800e66a:	2300      	movs	r3, #0
 800e66c:	930e      	str	r3, [sp, #56]	; 0x38
 800e66e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e670:	2b00      	cmp	r3, #0
 800e672:	d002      	beq.n	800e67a <_strtod_l+0x9a>
 800e674:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e676:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e678:	601a      	str	r2, [r3, #0]
 800e67a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d01c      	beq.n	800e6ba <_strtod_l+0xda>
 800e680:	2380      	movs	r3, #128	; 0x80
 800e682:	0032      	movs	r2, r6
 800e684:	061b      	lsls	r3, r3, #24
 800e686:	18fb      	adds	r3, r7, r3
 800e688:	0010      	movs	r0, r2
 800e68a:	0019      	movs	r1, r3
 800e68c:	b025      	add	sp, #148	; 0x94
 800e68e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e690:	2b20      	cmp	r3, #32
 800e692:	d1c3      	bne.n	800e61c <_strtod_l+0x3c>
 800e694:	3201      	adds	r2, #1
 800e696:	921f      	str	r2, [sp, #124]	; 0x7c
 800e698:	e7b5      	b.n	800e606 <_strtod_l+0x26>
 800e69a:	2b2d      	cmp	r3, #45	; 0x2d
 800e69c:	d1be      	bne.n	800e61c <_strtod_l+0x3c>
 800e69e:	3b2c      	subs	r3, #44	; 0x2c
 800e6a0:	930e      	str	r3, [sp, #56]	; 0x38
 800e6a2:	1c53      	adds	r3, r2, #1
 800e6a4:	931f      	str	r3, [sp, #124]	; 0x7c
 800e6a6:	7853      	ldrb	r3, [r2, #1]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d1b9      	bne.n	800e620 <_strtod_l+0x40>
 800e6ac:	9b08      	ldr	r3, [sp, #32]
 800e6ae:	931f      	str	r3, [sp, #124]	; 0x7c
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	930e      	str	r3, [sp, #56]	; 0x38
 800e6b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d1dc      	bne.n	800e674 <_strtod_l+0x94>
 800e6ba:	0032      	movs	r2, r6
 800e6bc:	003b      	movs	r3, r7
 800e6be:	e7e3      	b.n	800e688 <_strtod_l+0xa8>
 800e6c0:	2300      	movs	r3, #0
 800e6c2:	e7ed      	b.n	800e6a0 <_strtod_l+0xc0>
 800e6c4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e6c6:	2a00      	cmp	r2, #0
 800e6c8:	d007      	beq.n	800e6da <_strtod_l+0xfa>
 800e6ca:	2135      	movs	r1, #53	; 0x35
 800e6cc:	a822      	add	r0, sp, #136	; 0x88
 800e6ce:	f002 f803 	bl	80106d8 <__copybits>
 800e6d2:	9920      	ldr	r1, [sp, #128]	; 0x80
 800e6d4:	9805      	ldr	r0, [sp, #20]
 800e6d6:	f001 fba3 	bl	800fe20 <_Bfree>
 800e6da:	1e68      	subs	r0, r5, #1
 800e6dc:	2804      	cmp	r0, #4
 800e6de:	d806      	bhi.n	800e6ee <_strtod_l+0x10e>
 800e6e0:	f7f1 fd20 	bl	8000124 <__gnu_thumb1_case_uqi>
 800e6e4:	1816030b 	.word	0x1816030b
 800e6e8:	0b          	.byte	0x0b
 800e6e9:	00          	.byte	0x00
 800e6ea:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800e6ec:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 800e6ee:	0723      	lsls	r3, r4, #28
 800e6f0:	d5bd      	bpl.n	800e66e <_strtod_l+0x8e>
 800e6f2:	2380      	movs	r3, #128	; 0x80
 800e6f4:	061b      	lsls	r3, r3, #24
 800e6f6:	431f      	orrs	r7, r3
 800e6f8:	e7b9      	b.n	800e66e <_strtod_l+0x8e>
 800e6fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e6fc:	4a69      	ldr	r2, [pc, #420]	; (800e8a4 <_strtod_l+0x2c4>)
 800e6fe:	496a      	ldr	r1, [pc, #424]	; (800e8a8 <_strtod_l+0x2c8>)
 800e700:	401a      	ands	r2, r3
 800e702:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e704:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800e706:	185b      	adds	r3, r3, r1
 800e708:	051b      	lsls	r3, r3, #20
 800e70a:	431a      	orrs	r2, r3
 800e70c:	0017      	movs	r7, r2
 800e70e:	e7ee      	b.n	800e6ee <_strtod_l+0x10e>
 800e710:	4f66      	ldr	r7, [pc, #408]	; (800e8ac <_strtod_l+0x2cc>)
 800e712:	e7ec      	b.n	800e6ee <_strtod_l+0x10e>
 800e714:	2601      	movs	r6, #1
 800e716:	4f66      	ldr	r7, [pc, #408]	; (800e8b0 <_strtod_l+0x2d0>)
 800e718:	4276      	negs	r6, r6
 800e71a:	e7e8      	b.n	800e6ee <_strtod_l+0x10e>
 800e71c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e71e:	1c5a      	adds	r2, r3, #1
 800e720:	921f      	str	r2, [sp, #124]	; 0x7c
 800e722:	785b      	ldrb	r3, [r3, #1]
 800e724:	2b30      	cmp	r3, #48	; 0x30
 800e726:	d0f9      	beq.n	800e71c <_strtod_l+0x13c>
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d0a0      	beq.n	800e66e <_strtod_l+0x8e>
 800e72c:	2301      	movs	r3, #1
 800e72e:	930a      	str	r3, [sp, #40]	; 0x28
 800e730:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e732:	220a      	movs	r2, #10
 800e734:	9310      	str	r3, [sp, #64]	; 0x40
 800e736:	2300      	movs	r3, #0
 800e738:	930f      	str	r3, [sp, #60]	; 0x3c
 800e73a:	930b      	str	r3, [sp, #44]	; 0x2c
 800e73c:	9309      	str	r3, [sp, #36]	; 0x24
 800e73e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800e740:	7805      	ldrb	r5, [r0, #0]
 800e742:	002b      	movs	r3, r5
 800e744:	3b30      	subs	r3, #48	; 0x30
 800e746:	b2d9      	uxtb	r1, r3
 800e748:	2909      	cmp	r1, #9
 800e74a:	d927      	bls.n	800e79c <_strtod_l+0x1bc>
 800e74c:	0022      	movs	r2, r4
 800e74e:	9907      	ldr	r1, [sp, #28]
 800e750:	f002 fc02 	bl	8010f58 <strncmp>
 800e754:	2800      	cmp	r0, #0
 800e756:	d033      	beq.n	800e7c0 <_strtod_l+0x1e0>
 800e758:	2000      	movs	r0, #0
 800e75a:	002b      	movs	r3, r5
 800e75c:	4684      	mov	ip, r0
 800e75e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e760:	900c      	str	r0, [sp, #48]	; 0x30
 800e762:	9206      	str	r2, [sp, #24]
 800e764:	2220      	movs	r2, #32
 800e766:	0019      	movs	r1, r3
 800e768:	4391      	bics	r1, r2
 800e76a:	000a      	movs	r2, r1
 800e76c:	2100      	movs	r1, #0
 800e76e:	9107      	str	r1, [sp, #28]
 800e770:	2a45      	cmp	r2, #69	; 0x45
 800e772:	d000      	beq.n	800e776 <_strtod_l+0x196>
 800e774:	e0c5      	b.n	800e902 <_strtod_l+0x322>
 800e776:	9b06      	ldr	r3, [sp, #24]
 800e778:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e77a:	4303      	orrs	r3, r0
 800e77c:	4313      	orrs	r3, r2
 800e77e:	428b      	cmp	r3, r1
 800e780:	d094      	beq.n	800e6ac <_strtod_l+0xcc>
 800e782:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e784:	9308      	str	r3, [sp, #32]
 800e786:	3301      	adds	r3, #1
 800e788:	931f      	str	r3, [sp, #124]	; 0x7c
 800e78a:	9b08      	ldr	r3, [sp, #32]
 800e78c:	785b      	ldrb	r3, [r3, #1]
 800e78e:	2b2b      	cmp	r3, #43	; 0x2b
 800e790:	d076      	beq.n	800e880 <_strtod_l+0x2a0>
 800e792:	000c      	movs	r4, r1
 800e794:	2b2d      	cmp	r3, #45	; 0x2d
 800e796:	d179      	bne.n	800e88c <_strtod_l+0x2ac>
 800e798:	2401      	movs	r4, #1
 800e79a:	e072      	b.n	800e882 <_strtod_l+0x2a2>
 800e79c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e79e:	2908      	cmp	r1, #8
 800e7a0:	dc09      	bgt.n	800e7b6 <_strtod_l+0x1d6>
 800e7a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e7a4:	4351      	muls	r1, r2
 800e7a6:	185b      	adds	r3, r3, r1
 800e7a8:	930b      	str	r3, [sp, #44]	; 0x2c
 800e7aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e7ac:	3001      	adds	r0, #1
 800e7ae:	3301      	adds	r3, #1
 800e7b0:	9309      	str	r3, [sp, #36]	; 0x24
 800e7b2:	901f      	str	r0, [sp, #124]	; 0x7c
 800e7b4:	e7c3      	b.n	800e73e <_strtod_l+0x15e>
 800e7b6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e7b8:	4351      	muls	r1, r2
 800e7ba:	185b      	adds	r3, r3, r1
 800e7bc:	930f      	str	r3, [sp, #60]	; 0x3c
 800e7be:	e7f4      	b.n	800e7aa <_strtod_l+0x1ca>
 800e7c0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e7c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e7c4:	191c      	adds	r4, r3, r4
 800e7c6:	941f      	str	r4, [sp, #124]	; 0x7c
 800e7c8:	7823      	ldrb	r3, [r4, #0]
 800e7ca:	2a00      	cmp	r2, #0
 800e7cc:	d039      	beq.n	800e842 <_strtod_l+0x262>
 800e7ce:	900c      	str	r0, [sp, #48]	; 0x30
 800e7d0:	9206      	str	r2, [sp, #24]
 800e7d2:	001a      	movs	r2, r3
 800e7d4:	3a30      	subs	r2, #48	; 0x30
 800e7d6:	2a09      	cmp	r2, #9
 800e7d8:	d912      	bls.n	800e800 <_strtod_l+0x220>
 800e7da:	2201      	movs	r2, #1
 800e7dc:	4694      	mov	ip, r2
 800e7de:	e7c1      	b.n	800e764 <_strtod_l+0x184>
 800e7e0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e7e2:	3001      	adds	r0, #1
 800e7e4:	1c5a      	adds	r2, r3, #1
 800e7e6:	921f      	str	r2, [sp, #124]	; 0x7c
 800e7e8:	785b      	ldrb	r3, [r3, #1]
 800e7ea:	2b30      	cmp	r3, #48	; 0x30
 800e7ec:	d0f8      	beq.n	800e7e0 <_strtod_l+0x200>
 800e7ee:	001a      	movs	r2, r3
 800e7f0:	3a31      	subs	r2, #49	; 0x31
 800e7f2:	2a08      	cmp	r2, #8
 800e7f4:	d83f      	bhi.n	800e876 <_strtod_l+0x296>
 800e7f6:	900c      	str	r0, [sp, #48]	; 0x30
 800e7f8:	2000      	movs	r0, #0
 800e7fa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e7fc:	9006      	str	r0, [sp, #24]
 800e7fe:	9210      	str	r2, [sp, #64]	; 0x40
 800e800:	001a      	movs	r2, r3
 800e802:	1c41      	adds	r1, r0, #1
 800e804:	3a30      	subs	r2, #48	; 0x30
 800e806:	2b30      	cmp	r3, #48	; 0x30
 800e808:	d015      	beq.n	800e836 <_strtod_l+0x256>
 800e80a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e80c:	185b      	adds	r3, r3, r1
 800e80e:	210a      	movs	r1, #10
 800e810:	930c      	str	r3, [sp, #48]	; 0x30
 800e812:	9b06      	ldr	r3, [sp, #24]
 800e814:	18c4      	adds	r4, r0, r3
 800e816:	42a3      	cmp	r3, r4
 800e818:	d115      	bne.n	800e846 <_strtod_l+0x266>
 800e81a:	9906      	ldr	r1, [sp, #24]
 800e81c:	9b06      	ldr	r3, [sp, #24]
 800e81e:	3101      	adds	r1, #1
 800e820:	1809      	adds	r1, r1, r0
 800e822:	181b      	adds	r3, r3, r0
 800e824:	9106      	str	r1, [sp, #24]
 800e826:	2b08      	cmp	r3, #8
 800e828:	dc1b      	bgt.n	800e862 <_strtod_l+0x282>
 800e82a:	230a      	movs	r3, #10
 800e82c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e82e:	434b      	muls	r3, r1
 800e830:	2100      	movs	r1, #0
 800e832:	18d3      	adds	r3, r2, r3
 800e834:	930b      	str	r3, [sp, #44]	; 0x2c
 800e836:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e838:	0008      	movs	r0, r1
 800e83a:	1c5a      	adds	r2, r3, #1
 800e83c:	921f      	str	r2, [sp, #124]	; 0x7c
 800e83e:	785b      	ldrb	r3, [r3, #1]
 800e840:	e7c7      	b.n	800e7d2 <_strtod_l+0x1f2>
 800e842:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e844:	e7d1      	b.n	800e7ea <_strtod_l+0x20a>
 800e846:	2b08      	cmp	r3, #8
 800e848:	dc04      	bgt.n	800e854 <_strtod_l+0x274>
 800e84a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800e84c:	434d      	muls	r5, r1
 800e84e:	950b      	str	r5, [sp, #44]	; 0x2c
 800e850:	3301      	adds	r3, #1
 800e852:	e7e0      	b.n	800e816 <_strtod_l+0x236>
 800e854:	1c5d      	adds	r5, r3, #1
 800e856:	2d10      	cmp	r5, #16
 800e858:	dcfa      	bgt.n	800e850 <_strtod_l+0x270>
 800e85a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e85c:	434d      	muls	r5, r1
 800e85e:	950f      	str	r5, [sp, #60]	; 0x3c
 800e860:	e7f6      	b.n	800e850 <_strtod_l+0x270>
 800e862:	9b06      	ldr	r3, [sp, #24]
 800e864:	2100      	movs	r1, #0
 800e866:	2b10      	cmp	r3, #16
 800e868:	dce5      	bgt.n	800e836 <_strtod_l+0x256>
 800e86a:	230a      	movs	r3, #10
 800e86c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800e86e:	4343      	muls	r3, r0
 800e870:	18d3      	adds	r3, r2, r3
 800e872:	930f      	str	r3, [sp, #60]	; 0x3c
 800e874:	e7df      	b.n	800e836 <_strtod_l+0x256>
 800e876:	2200      	movs	r2, #0
 800e878:	920c      	str	r2, [sp, #48]	; 0x30
 800e87a:	9206      	str	r2, [sp, #24]
 800e87c:	3201      	adds	r2, #1
 800e87e:	e7ad      	b.n	800e7dc <_strtod_l+0x1fc>
 800e880:	2400      	movs	r4, #0
 800e882:	9b08      	ldr	r3, [sp, #32]
 800e884:	3302      	adds	r3, #2
 800e886:	931f      	str	r3, [sp, #124]	; 0x7c
 800e888:	9b08      	ldr	r3, [sp, #32]
 800e88a:	789b      	ldrb	r3, [r3, #2]
 800e88c:	001a      	movs	r2, r3
 800e88e:	3a30      	subs	r2, #48	; 0x30
 800e890:	2a09      	cmp	r2, #9
 800e892:	d913      	bls.n	800e8bc <_strtod_l+0x2dc>
 800e894:	9a08      	ldr	r2, [sp, #32]
 800e896:	921f      	str	r2, [sp, #124]	; 0x7c
 800e898:	2200      	movs	r2, #0
 800e89a:	e031      	b.n	800e900 <_strtod_l+0x320>
 800e89c:	08013168 	.word	0x08013168
 800e8a0:	08012f9c 	.word	0x08012f9c
 800e8a4:	ffefffff 	.word	0xffefffff
 800e8a8:	00000433 	.word	0x00000433
 800e8ac:	7ff00000 	.word	0x7ff00000
 800e8b0:	7fffffff 	.word	0x7fffffff
 800e8b4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e8b6:	1c5a      	adds	r2, r3, #1
 800e8b8:	921f      	str	r2, [sp, #124]	; 0x7c
 800e8ba:	785b      	ldrb	r3, [r3, #1]
 800e8bc:	2b30      	cmp	r3, #48	; 0x30
 800e8be:	d0f9      	beq.n	800e8b4 <_strtod_l+0x2d4>
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	9207      	str	r2, [sp, #28]
 800e8c4:	001a      	movs	r2, r3
 800e8c6:	3a31      	subs	r2, #49	; 0x31
 800e8c8:	2a08      	cmp	r2, #8
 800e8ca:	d81a      	bhi.n	800e902 <_strtod_l+0x322>
 800e8cc:	3b30      	subs	r3, #48	; 0x30
 800e8ce:	001a      	movs	r2, r3
 800e8d0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e8d2:	9307      	str	r3, [sp, #28]
 800e8d4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e8d6:	1c59      	adds	r1, r3, #1
 800e8d8:	911f      	str	r1, [sp, #124]	; 0x7c
 800e8da:	785b      	ldrb	r3, [r3, #1]
 800e8dc:	001d      	movs	r5, r3
 800e8de:	3d30      	subs	r5, #48	; 0x30
 800e8e0:	2d09      	cmp	r5, #9
 800e8e2:	d939      	bls.n	800e958 <_strtod_l+0x378>
 800e8e4:	9d07      	ldr	r5, [sp, #28]
 800e8e6:	1b49      	subs	r1, r1, r5
 800e8e8:	4db0      	ldr	r5, [pc, #704]	; (800ebac <_strtod_l+0x5cc>)
 800e8ea:	9507      	str	r5, [sp, #28]
 800e8ec:	2908      	cmp	r1, #8
 800e8ee:	dc03      	bgt.n	800e8f8 <_strtod_l+0x318>
 800e8f0:	9207      	str	r2, [sp, #28]
 800e8f2:	42aa      	cmp	r2, r5
 800e8f4:	dd00      	ble.n	800e8f8 <_strtod_l+0x318>
 800e8f6:	9507      	str	r5, [sp, #28]
 800e8f8:	2c00      	cmp	r4, #0
 800e8fa:	d002      	beq.n	800e902 <_strtod_l+0x322>
 800e8fc:	9a07      	ldr	r2, [sp, #28]
 800e8fe:	4252      	negs	r2, r2
 800e900:	9207      	str	r2, [sp, #28]
 800e902:	9a06      	ldr	r2, [sp, #24]
 800e904:	2a00      	cmp	r2, #0
 800e906:	d14b      	bne.n	800e9a0 <_strtod_l+0x3c0>
 800e908:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e90a:	4310      	orrs	r0, r2
 800e90c:	d000      	beq.n	800e910 <_strtod_l+0x330>
 800e90e:	e6ae      	b.n	800e66e <_strtod_l+0x8e>
 800e910:	4662      	mov	r2, ip
 800e912:	2a00      	cmp	r2, #0
 800e914:	d000      	beq.n	800e918 <_strtod_l+0x338>
 800e916:	e6c9      	b.n	800e6ac <_strtod_l+0xcc>
 800e918:	2b69      	cmp	r3, #105	; 0x69
 800e91a:	d025      	beq.n	800e968 <_strtod_l+0x388>
 800e91c:	dc21      	bgt.n	800e962 <_strtod_l+0x382>
 800e91e:	2b49      	cmp	r3, #73	; 0x49
 800e920:	d022      	beq.n	800e968 <_strtod_l+0x388>
 800e922:	2b4e      	cmp	r3, #78	; 0x4e
 800e924:	d000      	beq.n	800e928 <_strtod_l+0x348>
 800e926:	e6c1      	b.n	800e6ac <_strtod_l+0xcc>
 800e928:	49a1      	ldr	r1, [pc, #644]	; (800ebb0 <_strtod_l+0x5d0>)
 800e92a:	a81f      	add	r0, sp, #124	; 0x7c
 800e92c:	f001 f966 	bl	800fbfc <__match>
 800e930:	2800      	cmp	r0, #0
 800e932:	d100      	bne.n	800e936 <_strtod_l+0x356>
 800e934:	e6ba      	b.n	800e6ac <_strtod_l+0xcc>
 800e936:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e938:	781b      	ldrb	r3, [r3, #0]
 800e93a:	2b28      	cmp	r3, #40	; 0x28
 800e93c:	d12a      	bne.n	800e994 <_strtod_l+0x3b4>
 800e93e:	499d      	ldr	r1, [pc, #628]	; (800ebb4 <_strtod_l+0x5d4>)
 800e940:	aa22      	add	r2, sp, #136	; 0x88
 800e942:	a81f      	add	r0, sp, #124	; 0x7c
 800e944:	f001 f96e 	bl	800fc24 <__hexnan>
 800e948:	2805      	cmp	r0, #5
 800e94a:	d123      	bne.n	800e994 <_strtod_l+0x3b4>
 800e94c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e94e:	4a9a      	ldr	r2, [pc, #616]	; (800ebb8 <_strtod_l+0x5d8>)
 800e950:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800e952:	431a      	orrs	r2, r3
 800e954:	0017      	movs	r7, r2
 800e956:	e68a      	b.n	800e66e <_strtod_l+0x8e>
 800e958:	210a      	movs	r1, #10
 800e95a:	434a      	muls	r2, r1
 800e95c:	18d2      	adds	r2, r2, r3
 800e95e:	3a30      	subs	r2, #48	; 0x30
 800e960:	e7b8      	b.n	800e8d4 <_strtod_l+0x2f4>
 800e962:	2b6e      	cmp	r3, #110	; 0x6e
 800e964:	d0e0      	beq.n	800e928 <_strtod_l+0x348>
 800e966:	e6a1      	b.n	800e6ac <_strtod_l+0xcc>
 800e968:	4994      	ldr	r1, [pc, #592]	; (800ebbc <_strtod_l+0x5dc>)
 800e96a:	a81f      	add	r0, sp, #124	; 0x7c
 800e96c:	f001 f946 	bl	800fbfc <__match>
 800e970:	2800      	cmp	r0, #0
 800e972:	d100      	bne.n	800e976 <_strtod_l+0x396>
 800e974:	e69a      	b.n	800e6ac <_strtod_l+0xcc>
 800e976:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e978:	4991      	ldr	r1, [pc, #580]	; (800ebc0 <_strtod_l+0x5e0>)
 800e97a:	3b01      	subs	r3, #1
 800e97c:	a81f      	add	r0, sp, #124	; 0x7c
 800e97e:	931f      	str	r3, [sp, #124]	; 0x7c
 800e980:	f001 f93c 	bl	800fbfc <__match>
 800e984:	2800      	cmp	r0, #0
 800e986:	d102      	bne.n	800e98e <_strtod_l+0x3ae>
 800e988:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e98a:	3301      	adds	r3, #1
 800e98c:	931f      	str	r3, [sp, #124]	; 0x7c
 800e98e:	2600      	movs	r6, #0
 800e990:	4f89      	ldr	r7, [pc, #548]	; (800ebb8 <_strtod_l+0x5d8>)
 800e992:	e66c      	b.n	800e66e <_strtod_l+0x8e>
 800e994:	488b      	ldr	r0, [pc, #556]	; (800ebc4 <_strtod_l+0x5e4>)
 800e996:	f002 fabb 	bl	8010f10 <nan>
 800e99a:	0006      	movs	r6, r0
 800e99c:	000f      	movs	r7, r1
 800e99e:	e666      	b.n	800e66e <_strtod_l+0x8e>
 800e9a0:	9b07      	ldr	r3, [sp, #28]
 800e9a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e9a4:	1a9b      	subs	r3, r3, r2
 800e9a6:	930a      	str	r3, [sp, #40]	; 0x28
 800e9a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d101      	bne.n	800e9b2 <_strtod_l+0x3d2>
 800e9ae:	9b06      	ldr	r3, [sp, #24]
 800e9b0:	9309      	str	r3, [sp, #36]	; 0x24
 800e9b2:	9c06      	ldr	r4, [sp, #24]
 800e9b4:	2c10      	cmp	r4, #16
 800e9b6:	dd00      	ble.n	800e9ba <_strtod_l+0x3da>
 800e9b8:	2410      	movs	r4, #16
 800e9ba:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e9bc:	f7f4 faba 	bl	8002f34 <__aeabi_ui2d>
 800e9c0:	9b06      	ldr	r3, [sp, #24]
 800e9c2:	0006      	movs	r6, r0
 800e9c4:	000f      	movs	r7, r1
 800e9c6:	2b09      	cmp	r3, #9
 800e9c8:	dd15      	ble.n	800e9f6 <_strtod_l+0x416>
 800e9ca:	0022      	movs	r2, r4
 800e9cc:	4b7e      	ldr	r3, [pc, #504]	; (800ebc8 <_strtod_l+0x5e8>)
 800e9ce:	3a09      	subs	r2, #9
 800e9d0:	00d2      	lsls	r2, r2, #3
 800e9d2:	189b      	adds	r3, r3, r2
 800e9d4:	681a      	ldr	r2, [r3, #0]
 800e9d6:	685b      	ldr	r3, [r3, #4]
 800e9d8:	f7f3 fc2a 	bl	8002230 <__aeabi_dmul>
 800e9dc:	0006      	movs	r6, r0
 800e9de:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800e9e0:	000f      	movs	r7, r1
 800e9e2:	f7f4 faa7 	bl	8002f34 <__aeabi_ui2d>
 800e9e6:	0002      	movs	r2, r0
 800e9e8:	000b      	movs	r3, r1
 800e9ea:	0030      	movs	r0, r6
 800e9ec:	0039      	movs	r1, r7
 800e9ee:	f7f2 fce1 	bl	80013b4 <__aeabi_dadd>
 800e9f2:	0006      	movs	r6, r0
 800e9f4:	000f      	movs	r7, r1
 800e9f6:	9b06      	ldr	r3, [sp, #24]
 800e9f8:	2b0f      	cmp	r3, #15
 800e9fa:	dc39      	bgt.n	800ea70 <_strtod_l+0x490>
 800e9fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d100      	bne.n	800ea04 <_strtod_l+0x424>
 800ea02:	e634      	b.n	800e66e <_strtod_l+0x8e>
 800ea04:	dd24      	ble.n	800ea50 <_strtod_l+0x470>
 800ea06:	2b16      	cmp	r3, #22
 800ea08:	dc09      	bgt.n	800ea1e <_strtod_l+0x43e>
 800ea0a:	496f      	ldr	r1, [pc, #444]	; (800ebc8 <_strtod_l+0x5e8>)
 800ea0c:	00db      	lsls	r3, r3, #3
 800ea0e:	18c9      	adds	r1, r1, r3
 800ea10:	0032      	movs	r2, r6
 800ea12:	6808      	ldr	r0, [r1, #0]
 800ea14:	6849      	ldr	r1, [r1, #4]
 800ea16:	003b      	movs	r3, r7
 800ea18:	f7f3 fc0a 	bl	8002230 <__aeabi_dmul>
 800ea1c:	e7bd      	b.n	800e99a <_strtod_l+0x3ba>
 800ea1e:	2325      	movs	r3, #37	; 0x25
 800ea20:	9a06      	ldr	r2, [sp, #24]
 800ea22:	1a9b      	subs	r3, r3, r2
 800ea24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ea26:	4293      	cmp	r3, r2
 800ea28:	db22      	blt.n	800ea70 <_strtod_l+0x490>
 800ea2a:	240f      	movs	r4, #15
 800ea2c:	9b06      	ldr	r3, [sp, #24]
 800ea2e:	4d66      	ldr	r5, [pc, #408]	; (800ebc8 <_strtod_l+0x5e8>)
 800ea30:	1ae4      	subs	r4, r4, r3
 800ea32:	00e1      	lsls	r1, r4, #3
 800ea34:	1869      	adds	r1, r5, r1
 800ea36:	0032      	movs	r2, r6
 800ea38:	6808      	ldr	r0, [r1, #0]
 800ea3a:	6849      	ldr	r1, [r1, #4]
 800ea3c:	003b      	movs	r3, r7
 800ea3e:	f7f3 fbf7 	bl	8002230 <__aeabi_dmul>
 800ea42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea44:	1b1c      	subs	r4, r3, r4
 800ea46:	00e4      	lsls	r4, r4, #3
 800ea48:	192c      	adds	r4, r5, r4
 800ea4a:	6822      	ldr	r2, [r4, #0]
 800ea4c:	6863      	ldr	r3, [r4, #4]
 800ea4e:	e7e3      	b.n	800ea18 <_strtod_l+0x438>
 800ea50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea52:	3316      	adds	r3, #22
 800ea54:	db0c      	blt.n	800ea70 <_strtod_l+0x490>
 800ea56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ea58:	9a07      	ldr	r2, [sp, #28]
 800ea5a:	0030      	movs	r0, r6
 800ea5c:	1a9a      	subs	r2, r3, r2
 800ea5e:	4b5a      	ldr	r3, [pc, #360]	; (800ebc8 <_strtod_l+0x5e8>)
 800ea60:	00d2      	lsls	r2, r2, #3
 800ea62:	189b      	adds	r3, r3, r2
 800ea64:	0039      	movs	r1, r7
 800ea66:	681a      	ldr	r2, [r3, #0]
 800ea68:	685b      	ldr	r3, [r3, #4]
 800ea6a:	f7f2 ffdf 	bl	8001a2c <__aeabi_ddiv>
 800ea6e:	e794      	b.n	800e99a <_strtod_l+0x3ba>
 800ea70:	9b06      	ldr	r3, [sp, #24]
 800ea72:	1b1c      	subs	r4, r3, r4
 800ea74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea76:	18e4      	adds	r4, r4, r3
 800ea78:	2c00      	cmp	r4, #0
 800ea7a:	dd72      	ble.n	800eb62 <_strtod_l+0x582>
 800ea7c:	230f      	movs	r3, #15
 800ea7e:	0021      	movs	r1, r4
 800ea80:	4019      	ands	r1, r3
 800ea82:	421c      	tst	r4, r3
 800ea84:	d00a      	beq.n	800ea9c <_strtod_l+0x4bc>
 800ea86:	00cb      	lsls	r3, r1, #3
 800ea88:	494f      	ldr	r1, [pc, #316]	; (800ebc8 <_strtod_l+0x5e8>)
 800ea8a:	0032      	movs	r2, r6
 800ea8c:	18c9      	adds	r1, r1, r3
 800ea8e:	6808      	ldr	r0, [r1, #0]
 800ea90:	6849      	ldr	r1, [r1, #4]
 800ea92:	003b      	movs	r3, r7
 800ea94:	f7f3 fbcc 	bl	8002230 <__aeabi_dmul>
 800ea98:	0006      	movs	r6, r0
 800ea9a:	000f      	movs	r7, r1
 800ea9c:	230f      	movs	r3, #15
 800ea9e:	439c      	bics	r4, r3
 800eaa0:	d04a      	beq.n	800eb38 <_strtod_l+0x558>
 800eaa2:	3326      	adds	r3, #38	; 0x26
 800eaa4:	33ff      	adds	r3, #255	; 0xff
 800eaa6:	429c      	cmp	r4, r3
 800eaa8:	dd22      	ble.n	800eaf0 <_strtod_l+0x510>
 800eaaa:	2300      	movs	r3, #0
 800eaac:	9306      	str	r3, [sp, #24]
 800eaae:	9307      	str	r3, [sp, #28]
 800eab0:	930b      	str	r3, [sp, #44]	; 0x2c
 800eab2:	9309      	str	r3, [sp, #36]	; 0x24
 800eab4:	2322      	movs	r3, #34	; 0x22
 800eab6:	2600      	movs	r6, #0
 800eab8:	9a05      	ldr	r2, [sp, #20]
 800eaba:	4f3f      	ldr	r7, [pc, #252]	; (800ebb8 <_strtod_l+0x5d8>)
 800eabc:	6013      	str	r3, [r2, #0]
 800eabe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eac0:	42b3      	cmp	r3, r6
 800eac2:	d100      	bne.n	800eac6 <_strtod_l+0x4e6>
 800eac4:	e5d3      	b.n	800e66e <_strtod_l+0x8e>
 800eac6:	9920      	ldr	r1, [sp, #128]	; 0x80
 800eac8:	9805      	ldr	r0, [sp, #20]
 800eaca:	f001 f9a9 	bl	800fe20 <_Bfree>
 800eace:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ead0:	9805      	ldr	r0, [sp, #20]
 800ead2:	f001 f9a5 	bl	800fe20 <_Bfree>
 800ead6:	9907      	ldr	r1, [sp, #28]
 800ead8:	9805      	ldr	r0, [sp, #20]
 800eada:	f001 f9a1 	bl	800fe20 <_Bfree>
 800eade:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eae0:	9805      	ldr	r0, [sp, #20]
 800eae2:	f001 f99d 	bl	800fe20 <_Bfree>
 800eae6:	9906      	ldr	r1, [sp, #24]
 800eae8:	9805      	ldr	r0, [sp, #20]
 800eaea:	f001 f999 	bl	800fe20 <_Bfree>
 800eaee:	e5be      	b.n	800e66e <_strtod_l+0x8e>
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	0030      	movs	r0, r6
 800eaf4:	0039      	movs	r1, r7
 800eaf6:	4d35      	ldr	r5, [pc, #212]	; (800ebcc <_strtod_l+0x5ec>)
 800eaf8:	1124      	asrs	r4, r4, #4
 800eafa:	9308      	str	r3, [sp, #32]
 800eafc:	2c01      	cmp	r4, #1
 800eafe:	dc1e      	bgt.n	800eb3e <_strtod_l+0x55e>
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d001      	beq.n	800eb08 <_strtod_l+0x528>
 800eb04:	0006      	movs	r6, r0
 800eb06:	000f      	movs	r7, r1
 800eb08:	4b31      	ldr	r3, [pc, #196]	; (800ebd0 <_strtod_l+0x5f0>)
 800eb0a:	0032      	movs	r2, r6
 800eb0c:	18ff      	adds	r7, r7, r3
 800eb0e:	9b08      	ldr	r3, [sp, #32]
 800eb10:	00dd      	lsls	r5, r3, #3
 800eb12:	4b2e      	ldr	r3, [pc, #184]	; (800ebcc <_strtod_l+0x5ec>)
 800eb14:	195d      	adds	r5, r3, r5
 800eb16:	6828      	ldr	r0, [r5, #0]
 800eb18:	6869      	ldr	r1, [r5, #4]
 800eb1a:	003b      	movs	r3, r7
 800eb1c:	f7f3 fb88 	bl	8002230 <__aeabi_dmul>
 800eb20:	4b25      	ldr	r3, [pc, #148]	; (800ebb8 <_strtod_l+0x5d8>)
 800eb22:	4a2c      	ldr	r2, [pc, #176]	; (800ebd4 <_strtod_l+0x5f4>)
 800eb24:	0006      	movs	r6, r0
 800eb26:	400b      	ands	r3, r1
 800eb28:	4293      	cmp	r3, r2
 800eb2a:	d8be      	bhi.n	800eaaa <_strtod_l+0x4ca>
 800eb2c:	4a2a      	ldr	r2, [pc, #168]	; (800ebd8 <_strtod_l+0x5f8>)
 800eb2e:	4293      	cmp	r3, r2
 800eb30:	d913      	bls.n	800eb5a <_strtod_l+0x57a>
 800eb32:	2601      	movs	r6, #1
 800eb34:	4f29      	ldr	r7, [pc, #164]	; (800ebdc <_strtod_l+0x5fc>)
 800eb36:	4276      	negs	r6, r6
 800eb38:	2300      	movs	r3, #0
 800eb3a:	9308      	str	r3, [sp, #32]
 800eb3c:	e087      	b.n	800ec4e <_strtod_l+0x66e>
 800eb3e:	2201      	movs	r2, #1
 800eb40:	4214      	tst	r4, r2
 800eb42:	d004      	beq.n	800eb4e <_strtod_l+0x56e>
 800eb44:	682a      	ldr	r2, [r5, #0]
 800eb46:	686b      	ldr	r3, [r5, #4]
 800eb48:	f7f3 fb72 	bl	8002230 <__aeabi_dmul>
 800eb4c:	2301      	movs	r3, #1
 800eb4e:	9a08      	ldr	r2, [sp, #32]
 800eb50:	1064      	asrs	r4, r4, #1
 800eb52:	3201      	adds	r2, #1
 800eb54:	9208      	str	r2, [sp, #32]
 800eb56:	3508      	adds	r5, #8
 800eb58:	e7d0      	b.n	800eafc <_strtod_l+0x51c>
 800eb5a:	23d4      	movs	r3, #212	; 0xd4
 800eb5c:	049b      	lsls	r3, r3, #18
 800eb5e:	18cf      	adds	r7, r1, r3
 800eb60:	e7ea      	b.n	800eb38 <_strtod_l+0x558>
 800eb62:	2c00      	cmp	r4, #0
 800eb64:	d0e8      	beq.n	800eb38 <_strtod_l+0x558>
 800eb66:	4264      	negs	r4, r4
 800eb68:	220f      	movs	r2, #15
 800eb6a:	0023      	movs	r3, r4
 800eb6c:	4013      	ands	r3, r2
 800eb6e:	4214      	tst	r4, r2
 800eb70:	d00a      	beq.n	800eb88 <_strtod_l+0x5a8>
 800eb72:	00da      	lsls	r2, r3, #3
 800eb74:	4b14      	ldr	r3, [pc, #80]	; (800ebc8 <_strtod_l+0x5e8>)
 800eb76:	0030      	movs	r0, r6
 800eb78:	189b      	adds	r3, r3, r2
 800eb7a:	0039      	movs	r1, r7
 800eb7c:	681a      	ldr	r2, [r3, #0]
 800eb7e:	685b      	ldr	r3, [r3, #4]
 800eb80:	f7f2 ff54 	bl	8001a2c <__aeabi_ddiv>
 800eb84:	0006      	movs	r6, r0
 800eb86:	000f      	movs	r7, r1
 800eb88:	1124      	asrs	r4, r4, #4
 800eb8a:	d0d5      	beq.n	800eb38 <_strtod_l+0x558>
 800eb8c:	2c1f      	cmp	r4, #31
 800eb8e:	dd27      	ble.n	800ebe0 <_strtod_l+0x600>
 800eb90:	2300      	movs	r3, #0
 800eb92:	9306      	str	r3, [sp, #24]
 800eb94:	9307      	str	r3, [sp, #28]
 800eb96:	930b      	str	r3, [sp, #44]	; 0x2c
 800eb98:	9309      	str	r3, [sp, #36]	; 0x24
 800eb9a:	2322      	movs	r3, #34	; 0x22
 800eb9c:	9a05      	ldr	r2, [sp, #20]
 800eb9e:	2600      	movs	r6, #0
 800eba0:	6013      	str	r3, [r2, #0]
 800eba2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eba4:	2700      	movs	r7, #0
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d18d      	bne.n	800eac6 <_strtod_l+0x4e6>
 800ebaa:	e560      	b.n	800e66e <_strtod_l+0x8e>
 800ebac:	00004e1f 	.word	0x00004e1f
 800ebb0:	08012f97 	.word	0x08012f97
 800ebb4:	08012fb0 	.word	0x08012fb0
 800ebb8:	7ff00000 	.word	0x7ff00000
 800ebbc:	08012f94 	.word	0x08012f94
 800ebc0:	0801335e 	.word	0x0801335e
 800ebc4:	0801335a 	.word	0x0801335a
 800ebc8:	08013218 	.word	0x08013218
 800ebcc:	080131f0 	.word	0x080131f0
 800ebd0:	fcb00000 	.word	0xfcb00000
 800ebd4:	7ca00000 	.word	0x7ca00000
 800ebd8:	7c900000 	.word	0x7c900000
 800ebdc:	7fefffff 	.word	0x7fefffff
 800ebe0:	2310      	movs	r3, #16
 800ebe2:	0022      	movs	r2, r4
 800ebe4:	401a      	ands	r2, r3
 800ebe6:	9208      	str	r2, [sp, #32]
 800ebe8:	421c      	tst	r4, r3
 800ebea:	d001      	beq.n	800ebf0 <_strtod_l+0x610>
 800ebec:	335a      	adds	r3, #90	; 0x5a
 800ebee:	9308      	str	r3, [sp, #32]
 800ebf0:	0030      	movs	r0, r6
 800ebf2:	0039      	movs	r1, r7
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	4dc5      	ldr	r5, [pc, #788]	; (800ef0c <_strtod_l+0x92c>)
 800ebf8:	2201      	movs	r2, #1
 800ebfa:	4214      	tst	r4, r2
 800ebfc:	d004      	beq.n	800ec08 <_strtod_l+0x628>
 800ebfe:	682a      	ldr	r2, [r5, #0]
 800ec00:	686b      	ldr	r3, [r5, #4]
 800ec02:	f7f3 fb15 	bl	8002230 <__aeabi_dmul>
 800ec06:	2301      	movs	r3, #1
 800ec08:	1064      	asrs	r4, r4, #1
 800ec0a:	3508      	adds	r5, #8
 800ec0c:	2c00      	cmp	r4, #0
 800ec0e:	d1f3      	bne.n	800ebf8 <_strtod_l+0x618>
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d001      	beq.n	800ec18 <_strtod_l+0x638>
 800ec14:	0006      	movs	r6, r0
 800ec16:	000f      	movs	r7, r1
 800ec18:	9b08      	ldr	r3, [sp, #32]
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d00f      	beq.n	800ec3e <_strtod_l+0x65e>
 800ec1e:	236b      	movs	r3, #107	; 0x6b
 800ec20:	007a      	lsls	r2, r7, #1
 800ec22:	0d52      	lsrs	r2, r2, #21
 800ec24:	0039      	movs	r1, r7
 800ec26:	1a9b      	subs	r3, r3, r2
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	dd08      	ble.n	800ec3e <_strtod_l+0x65e>
 800ec2c:	2b1f      	cmp	r3, #31
 800ec2e:	dc00      	bgt.n	800ec32 <_strtod_l+0x652>
 800ec30:	e124      	b.n	800ee7c <_strtod_l+0x89c>
 800ec32:	2600      	movs	r6, #0
 800ec34:	2b34      	cmp	r3, #52	; 0x34
 800ec36:	dc00      	bgt.n	800ec3a <_strtod_l+0x65a>
 800ec38:	e119      	b.n	800ee6e <_strtod_l+0x88e>
 800ec3a:	27dc      	movs	r7, #220	; 0xdc
 800ec3c:	04bf      	lsls	r7, r7, #18
 800ec3e:	2200      	movs	r2, #0
 800ec40:	2300      	movs	r3, #0
 800ec42:	0030      	movs	r0, r6
 800ec44:	0039      	movs	r1, r7
 800ec46:	f7f1 fc07 	bl	8000458 <__aeabi_dcmpeq>
 800ec4a:	2800      	cmp	r0, #0
 800ec4c:	d1a0      	bne.n	800eb90 <_strtod_l+0x5b0>
 800ec4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec52:	9300      	str	r3, [sp, #0]
 800ec54:	9910      	ldr	r1, [sp, #64]	; 0x40
 800ec56:	9b06      	ldr	r3, [sp, #24]
 800ec58:	9805      	ldr	r0, [sp, #20]
 800ec5a:	f001 f949 	bl	800fef0 <__s2b>
 800ec5e:	900b      	str	r0, [sp, #44]	; 0x2c
 800ec60:	2800      	cmp	r0, #0
 800ec62:	d100      	bne.n	800ec66 <_strtod_l+0x686>
 800ec64:	e721      	b.n	800eaaa <_strtod_l+0x4ca>
 800ec66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec68:	9907      	ldr	r1, [sp, #28]
 800ec6a:	17da      	asrs	r2, r3, #31
 800ec6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ec6e:	1a5b      	subs	r3, r3, r1
 800ec70:	401a      	ands	r2, r3
 800ec72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec74:	9215      	str	r2, [sp, #84]	; 0x54
 800ec76:	43db      	mvns	r3, r3
 800ec78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ec7a:	17db      	asrs	r3, r3, #31
 800ec7c:	401a      	ands	r2, r3
 800ec7e:	2300      	movs	r3, #0
 800ec80:	921a      	str	r2, [sp, #104]	; 0x68
 800ec82:	9306      	str	r3, [sp, #24]
 800ec84:	9307      	str	r3, [sp, #28]
 800ec86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec88:	9805      	ldr	r0, [sp, #20]
 800ec8a:	6859      	ldr	r1, [r3, #4]
 800ec8c:	f001 f884 	bl	800fd98 <_Balloc>
 800ec90:	9009      	str	r0, [sp, #36]	; 0x24
 800ec92:	2800      	cmp	r0, #0
 800ec94:	d100      	bne.n	800ec98 <_strtod_l+0x6b8>
 800ec96:	e70d      	b.n	800eab4 <_strtod_l+0x4d4>
 800ec98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ec9c:	691b      	ldr	r3, [r3, #16]
 800ec9e:	310c      	adds	r1, #12
 800eca0:	1c9a      	adds	r2, r3, #2
 800eca2:	0092      	lsls	r2, r2, #2
 800eca4:	300c      	adds	r0, #12
 800eca6:	930c      	str	r3, [sp, #48]	; 0x30
 800eca8:	f7ff fc0a 	bl	800e4c0 <memcpy>
 800ecac:	ab22      	add	r3, sp, #136	; 0x88
 800ecae:	9301      	str	r3, [sp, #4]
 800ecb0:	ab21      	add	r3, sp, #132	; 0x84
 800ecb2:	9300      	str	r3, [sp, #0]
 800ecb4:	0032      	movs	r2, r6
 800ecb6:	003b      	movs	r3, r7
 800ecb8:	9805      	ldr	r0, [sp, #20]
 800ecba:	9612      	str	r6, [sp, #72]	; 0x48
 800ecbc:	9713      	str	r7, [sp, #76]	; 0x4c
 800ecbe:	f001 fc63 	bl	8010588 <__d2b>
 800ecc2:	9020      	str	r0, [sp, #128]	; 0x80
 800ecc4:	2800      	cmp	r0, #0
 800ecc6:	d100      	bne.n	800ecca <_strtod_l+0x6ea>
 800ecc8:	e6f4      	b.n	800eab4 <_strtod_l+0x4d4>
 800ecca:	2101      	movs	r1, #1
 800eccc:	9805      	ldr	r0, [sp, #20]
 800ecce:	f001 f9a3 	bl	8010018 <__i2b>
 800ecd2:	9007      	str	r0, [sp, #28]
 800ecd4:	2800      	cmp	r0, #0
 800ecd6:	d100      	bne.n	800ecda <_strtod_l+0x6fa>
 800ecd8:	e6ec      	b.n	800eab4 <_strtod_l+0x4d4>
 800ecda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ecdc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ecde:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800ece0:	1ad4      	subs	r4, r2, r3
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	db01      	blt.n	800ecea <_strtod_l+0x70a>
 800ece6:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 800ece8:	195d      	adds	r5, r3, r5
 800ecea:	9908      	ldr	r1, [sp, #32]
 800ecec:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ecee:	1a5b      	subs	r3, r3, r1
 800ecf0:	2136      	movs	r1, #54	; 0x36
 800ecf2:	189b      	adds	r3, r3, r2
 800ecf4:	1a8a      	subs	r2, r1, r2
 800ecf6:	4986      	ldr	r1, [pc, #536]	; (800ef10 <_strtod_l+0x930>)
 800ecf8:	2001      	movs	r0, #1
 800ecfa:	468c      	mov	ip, r1
 800ecfc:	2100      	movs	r1, #0
 800ecfe:	3b01      	subs	r3, #1
 800ed00:	9110      	str	r1, [sp, #64]	; 0x40
 800ed02:	9014      	str	r0, [sp, #80]	; 0x50
 800ed04:	4563      	cmp	r3, ip
 800ed06:	da07      	bge.n	800ed18 <_strtod_l+0x738>
 800ed08:	4661      	mov	r1, ip
 800ed0a:	1ac9      	subs	r1, r1, r3
 800ed0c:	1a52      	subs	r2, r2, r1
 800ed0e:	291f      	cmp	r1, #31
 800ed10:	dd00      	ble.n	800ed14 <_strtod_l+0x734>
 800ed12:	e0b8      	b.n	800ee86 <_strtod_l+0x8a6>
 800ed14:	4088      	lsls	r0, r1
 800ed16:	9014      	str	r0, [sp, #80]	; 0x50
 800ed18:	18ab      	adds	r3, r5, r2
 800ed1a:	930c      	str	r3, [sp, #48]	; 0x30
 800ed1c:	18a4      	adds	r4, r4, r2
 800ed1e:	9b08      	ldr	r3, [sp, #32]
 800ed20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ed22:	191c      	adds	r4, r3, r4
 800ed24:	002b      	movs	r3, r5
 800ed26:	4295      	cmp	r5, r2
 800ed28:	dd00      	ble.n	800ed2c <_strtod_l+0x74c>
 800ed2a:	0013      	movs	r3, r2
 800ed2c:	42a3      	cmp	r3, r4
 800ed2e:	dd00      	ble.n	800ed32 <_strtod_l+0x752>
 800ed30:	0023      	movs	r3, r4
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	dd04      	ble.n	800ed40 <_strtod_l+0x760>
 800ed36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ed38:	1ae4      	subs	r4, r4, r3
 800ed3a:	1ad2      	subs	r2, r2, r3
 800ed3c:	920c      	str	r2, [sp, #48]	; 0x30
 800ed3e:	1aed      	subs	r5, r5, r3
 800ed40:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	dd17      	ble.n	800ed76 <_strtod_l+0x796>
 800ed46:	001a      	movs	r2, r3
 800ed48:	9907      	ldr	r1, [sp, #28]
 800ed4a:	9805      	ldr	r0, [sp, #20]
 800ed4c:	f001 fa2a 	bl	80101a4 <__pow5mult>
 800ed50:	9007      	str	r0, [sp, #28]
 800ed52:	2800      	cmp	r0, #0
 800ed54:	d100      	bne.n	800ed58 <_strtod_l+0x778>
 800ed56:	e6ad      	b.n	800eab4 <_strtod_l+0x4d4>
 800ed58:	0001      	movs	r1, r0
 800ed5a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ed5c:	9805      	ldr	r0, [sp, #20]
 800ed5e:	f001 f971 	bl	8010044 <__multiply>
 800ed62:	900f      	str	r0, [sp, #60]	; 0x3c
 800ed64:	2800      	cmp	r0, #0
 800ed66:	d100      	bne.n	800ed6a <_strtod_l+0x78a>
 800ed68:	e6a4      	b.n	800eab4 <_strtod_l+0x4d4>
 800ed6a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800ed6c:	9805      	ldr	r0, [sp, #20]
 800ed6e:	f001 f857 	bl	800fe20 <_Bfree>
 800ed72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ed74:	9320      	str	r3, [sp, #128]	; 0x80
 800ed76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	dd00      	ble.n	800ed7e <_strtod_l+0x79e>
 800ed7c:	e089      	b.n	800ee92 <_strtod_l+0x8b2>
 800ed7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	dd08      	ble.n	800ed96 <_strtod_l+0x7b6>
 800ed84:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ed86:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed88:	9805      	ldr	r0, [sp, #20]
 800ed8a:	f001 fa0b 	bl	80101a4 <__pow5mult>
 800ed8e:	9009      	str	r0, [sp, #36]	; 0x24
 800ed90:	2800      	cmp	r0, #0
 800ed92:	d100      	bne.n	800ed96 <_strtod_l+0x7b6>
 800ed94:	e68e      	b.n	800eab4 <_strtod_l+0x4d4>
 800ed96:	2c00      	cmp	r4, #0
 800ed98:	dd08      	ble.n	800edac <_strtod_l+0x7cc>
 800ed9a:	0022      	movs	r2, r4
 800ed9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed9e:	9805      	ldr	r0, [sp, #20]
 800eda0:	f001 fa5c 	bl	801025c <__lshift>
 800eda4:	9009      	str	r0, [sp, #36]	; 0x24
 800eda6:	2800      	cmp	r0, #0
 800eda8:	d100      	bne.n	800edac <_strtod_l+0x7cc>
 800edaa:	e683      	b.n	800eab4 <_strtod_l+0x4d4>
 800edac:	2d00      	cmp	r5, #0
 800edae:	dd08      	ble.n	800edc2 <_strtod_l+0x7e2>
 800edb0:	002a      	movs	r2, r5
 800edb2:	9907      	ldr	r1, [sp, #28]
 800edb4:	9805      	ldr	r0, [sp, #20]
 800edb6:	f001 fa51 	bl	801025c <__lshift>
 800edba:	9007      	str	r0, [sp, #28]
 800edbc:	2800      	cmp	r0, #0
 800edbe:	d100      	bne.n	800edc2 <_strtod_l+0x7e2>
 800edc0:	e678      	b.n	800eab4 <_strtod_l+0x4d4>
 800edc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800edc4:	9920      	ldr	r1, [sp, #128]	; 0x80
 800edc6:	9805      	ldr	r0, [sp, #20]
 800edc8:	f001 fad2 	bl	8010370 <__mdiff>
 800edcc:	9006      	str	r0, [sp, #24]
 800edce:	2800      	cmp	r0, #0
 800edd0:	d100      	bne.n	800edd4 <_strtod_l+0x7f4>
 800edd2:	e66f      	b.n	800eab4 <_strtod_l+0x4d4>
 800edd4:	2200      	movs	r2, #0
 800edd6:	68c3      	ldr	r3, [r0, #12]
 800edd8:	9907      	ldr	r1, [sp, #28]
 800edda:	60c2      	str	r2, [r0, #12]
 800eddc:	930f      	str	r3, [sp, #60]	; 0x3c
 800edde:	f001 faab 	bl	8010338 <__mcmp>
 800ede2:	2800      	cmp	r0, #0
 800ede4:	da5f      	bge.n	800eea6 <_strtod_l+0x8c6>
 800ede6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ede8:	4333      	orrs	r3, r6
 800edea:	d000      	beq.n	800edee <_strtod_l+0x80e>
 800edec:	e08a      	b.n	800ef04 <_strtod_l+0x924>
 800edee:	033b      	lsls	r3, r7, #12
 800edf0:	d000      	beq.n	800edf4 <_strtod_l+0x814>
 800edf2:	e087      	b.n	800ef04 <_strtod_l+0x924>
 800edf4:	22d6      	movs	r2, #214	; 0xd6
 800edf6:	4b47      	ldr	r3, [pc, #284]	; (800ef14 <_strtod_l+0x934>)
 800edf8:	04d2      	lsls	r2, r2, #19
 800edfa:	403b      	ands	r3, r7
 800edfc:	4293      	cmp	r3, r2
 800edfe:	d800      	bhi.n	800ee02 <_strtod_l+0x822>
 800ee00:	e080      	b.n	800ef04 <_strtod_l+0x924>
 800ee02:	9b06      	ldr	r3, [sp, #24]
 800ee04:	695b      	ldr	r3, [r3, #20]
 800ee06:	930a      	str	r3, [sp, #40]	; 0x28
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d104      	bne.n	800ee16 <_strtod_l+0x836>
 800ee0c:	9b06      	ldr	r3, [sp, #24]
 800ee0e:	691b      	ldr	r3, [r3, #16]
 800ee10:	930a      	str	r3, [sp, #40]	; 0x28
 800ee12:	2b01      	cmp	r3, #1
 800ee14:	dd76      	ble.n	800ef04 <_strtod_l+0x924>
 800ee16:	9906      	ldr	r1, [sp, #24]
 800ee18:	2201      	movs	r2, #1
 800ee1a:	9805      	ldr	r0, [sp, #20]
 800ee1c:	f001 fa1e 	bl	801025c <__lshift>
 800ee20:	9907      	ldr	r1, [sp, #28]
 800ee22:	9006      	str	r0, [sp, #24]
 800ee24:	f001 fa88 	bl	8010338 <__mcmp>
 800ee28:	2800      	cmp	r0, #0
 800ee2a:	dd6b      	ble.n	800ef04 <_strtod_l+0x924>
 800ee2c:	9908      	ldr	r1, [sp, #32]
 800ee2e:	003b      	movs	r3, r7
 800ee30:	4a38      	ldr	r2, [pc, #224]	; (800ef14 <_strtod_l+0x934>)
 800ee32:	2900      	cmp	r1, #0
 800ee34:	d100      	bne.n	800ee38 <_strtod_l+0x858>
 800ee36:	e092      	b.n	800ef5e <_strtod_l+0x97e>
 800ee38:	0011      	movs	r1, r2
 800ee3a:	20d6      	movs	r0, #214	; 0xd6
 800ee3c:	4039      	ands	r1, r7
 800ee3e:	04c0      	lsls	r0, r0, #19
 800ee40:	4281      	cmp	r1, r0
 800ee42:	dd00      	ble.n	800ee46 <_strtod_l+0x866>
 800ee44:	e08b      	b.n	800ef5e <_strtod_l+0x97e>
 800ee46:	23dc      	movs	r3, #220	; 0xdc
 800ee48:	049b      	lsls	r3, r3, #18
 800ee4a:	4299      	cmp	r1, r3
 800ee4c:	dc00      	bgt.n	800ee50 <_strtod_l+0x870>
 800ee4e:	e6a4      	b.n	800eb9a <_strtod_l+0x5ba>
 800ee50:	0030      	movs	r0, r6
 800ee52:	0039      	movs	r1, r7
 800ee54:	2200      	movs	r2, #0
 800ee56:	4b30      	ldr	r3, [pc, #192]	; (800ef18 <_strtod_l+0x938>)
 800ee58:	f7f3 f9ea 	bl	8002230 <__aeabi_dmul>
 800ee5c:	0006      	movs	r6, r0
 800ee5e:	000f      	movs	r7, r1
 800ee60:	4308      	orrs	r0, r1
 800ee62:	d000      	beq.n	800ee66 <_strtod_l+0x886>
 800ee64:	e62f      	b.n	800eac6 <_strtod_l+0x4e6>
 800ee66:	2322      	movs	r3, #34	; 0x22
 800ee68:	9a05      	ldr	r2, [sp, #20]
 800ee6a:	6013      	str	r3, [r2, #0]
 800ee6c:	e62b      	b.n	800eac6 <_strtod_l+0x4e6>
 800ee6e:	234b      	movs	r3, #75	; 0x4b
 800ee70:	1a9a      	subs	r2, r3, r2
 800ee72:	3b4c      	subs	r3, #76	; 0x4c
 800ee74:	4093      	lsls	r3, r2
 800ee76:	4019      	ands	r1, r3
 800ee78:	000f      	movs	r7, r1
 800ee7a:	e6e0      	b.n	800ec3e <_strtod_l+0x65e>
 800ee7c:	2201      	movs	r2, #1
 800ee7e:	4252      	negs	r2, r2
 800ee80:	409a      	lsls	r2, r3
 800ee82:	4016      	ands	r6, r2
 800ee84:	e6db      	b.n	800ec3e <_strtod_l+0x65e>
 800ee86:	4925      	ldr	r1, [pc, #148]	; (800ef1c <_strtod_l+0x93c>)
 800ee88:	1acb      	subs	r3, r1, r3
 800ee8a:	0001      	movs	r1, r0
 800ee8c:	4099      	lsls	r1, r3
 800ee8e:	9110      	str	r1, [sp, #64]	; 0x40
 800ee90:	e741      	b.n	800ed16 <_strtod_l+0x736>
 800ee92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ee94:	9920      	ldr	r1, [sp, #128]	; 0x80
 800ee96:	9805      	ldr	r0, [sp, #20]
 800ee98:	f001 f9e0 	bl	801025c <__lshift>
 800ee9c:	9020      	str	r0, [sp, #128]	; 0x80
 800ee9e:	2800      	cmp	r0, #0
 800eea0:	d000      	beq.n	800eea4 <_strtod_l+0x8c4>
 800eea2:	e76c      	b.n	800ed7e <_strtod_l+0x79e>
 800eea4:	e606      	b.n	800eab4 <_strtod_l+0x4d4>
 800eea6:	970c      	str	r7, [sp, #48]	; 0x30
 800eea8:	2800      	cmp	r0, #0
 800eeaa:	d176      	bne.n	800ef9a <_strtod_l+0x9ba>
 800eeac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800eeae:	033b      	lsls	r3, r7, #12
 800eeb0:	0b1b      	lsrs	r3, r3, #12
 800eeb2:	2a00      	cmp	r2, #0
 800eeb4:	d038      	beq.n	800ef28 <_strtod_l+0x948>
 800eeb6:	4a1a      	ldr	r2, [pc, #104]	; (800ef20 <_strtod_l+0x940>)
 800eeb8:	4293      	cmp	r3, r2
 800eeba:	d138      	bne.n	800ef2e <_strtod_l+0x94e>
 800eebc:	2201      	movs	r2, #1
 800eebe:	9b08      	ldr	r3, [sp, #32]
 800eec0:	4252      	negs	r2, r2
 800eec2:	0031      	movs	r1, r6
 800eec4:	0010      	movs	r0, r2
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d00b      	beq.n	800eee2 <_strtod_l+0x902>
 800eeca:	24d4      	movs	r4, #212	; 0xd4
 800eecc:	4b11      	ldr	r3, [pc, #68]	; (800ef14 <_strtod_l+0x934>)
 800eece:	0010      	movs	r0, r2
 800eed0:	403b      	ands	r3, r7
 800eed2:	04e4      	lsls	r4, r4, #19
 800eed4:	42a3      	cmp	r3, r4
 800eed6:	d804      	bhi.n	800eee2 <_strtod_l+0x902>
 800eed8:	306c      	adds	r0, #108	; 0x6c
 800eeda:	0d1b      	lsrs	r3, r3, #20
 800eedc:	1ac3      	subs	r3, r0, r3
 800eede:	409a      	lsls	r2, r3
 800eee0:	0010      	movs	r0, r2
 800eee2:	4281      	cmp	r1, r0
 800eee4:	d123      	bne.n	800ef2e <_strtod_l+0x94e>
 800eee6:	4b0f      	ldr	r3, [pc, #60]	; (800ef24 <_strtod_l+0x944>)
 800eee8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eeea:	429a      	cmp	r2, r3
 800eeec:	d102      	bne.n	800eef4 <_strtod_l+0x914>
 800eeee:	1c4b      	adds	r3, r1, #1
 800eef0:	d100      	bne.n	800eef4 <_strtod_l+0x914>
 800eef2:	e5df      	b.n	800eab4 <_strtod_l+0x4d4>
 800eef4:	4b07      	ldr	r3, [pc, #28]	; (800ef14 <_strtod_l+0x934>)
 800eef6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eef8:	2600      	movs	r6, #0
 800eefa:	401a      	ands	r2, r3
 800eefc:	0013      	movs	r3, r2
 800eefe:	2280      	movs	r2, #128	; 0x80
 800ef00:	0352      	lsls	r2, r2, #13
 800ef02:	189f      	adds	r7, r3, r2
 800ef04:	9b08      	ldr	r3, [sp, #32]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d1a2      	bne.n	800ee50 <_strtod_l+0x870>
 800ef0a:	e5dc      	b.n	800eac6 <_strtod_l+0x4e6>
 800ef0c:	08012fc8 	.word	0x08012fc8
 800ef10:	fffffc02 	.word	0xfffffc02
 800ef14:	7ff00000 	.word	0x7ff00000
 800ef18:	39500000 	.word	0x39500000
 800ef1c:	fffffbe2 	.word	0xfffffbe2
 800ef20:	000fffff 	.word	0x000fffff
 800ef24:	7fefffff 	.word	0x7fefffff
 800ef28:	4333      	orrs	r3, r6
 800ef2a:	d100      	bne.n	800ef2e <_strtod_l+0x94e>
 800ef2c:	e77e      	b.n	800ee2c <_strtod_l+0x84c>
 800ef2e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d01d      	beq.n	800ef70 <_strtod_l+0x990>
 800ef34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ef36:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ef38:	4213      	tst	r3, r2
 800ef3a:	d0e3      	beq.n	800ef04 <_strtod_l+0x924>
 800ef3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ef3e:	0030      	movs	r0, r6
 800ef40:	0039      	movs	r1, r7
 800ef42:	9a08      	ldr	r2, [sp, #32]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d017      	beq.n	800ef78 <_strtod_l+0x998>
 800ef48:	f7ff fb32 	bl	800e5b0 <sulp>
 800ef4c:	0002      	movs	r2, r0
 800ef4e:	000b      	movs	r3, r1
 800ef50:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ef52:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ef54:	f7f2 fa2e 	bl	80013b4 <__aeabi_dadd>
 800ef58:	0006      	movs	r6, r0
 800ef5a:	000f      	movs	r7, r1
 800ef5c:	e7d2      	b.n	800ef04 <_strtod_l+0x924>
 800ef5e:	2601      	movs	r6, #1
 800ef60:	4013      	ands	r3, r2
 800ef62:	4a99      	ldr	r2, [pc, #612]	; (800f1c8 <_strtod_l+0xbe8>)
 800ef64:	4276      	negs	r6, r6
 800ef66:	189b      	adds	r3, r3, r2
 800ef68:	4a98      	ldr	r2, [pc, #608]	; (800f1cc <_strtod_l+0xbec>)
 800ef6a:	431a      	orrs	r2, r3
 800ef6c:	0017      	movs	r7, r2
 800ef6e:	e7c9      	b.n	800ef04 <_strtod_l+0x924>
 800ef70:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ef72:	4233      	tst	r3, r6
 800ef74:	d0c6      	beq.n	800ef04 <_strtod_l+0x924>
 800ef76:	e7e1      	b.n	800ef3c <_strtod_l+0x95c>
 800ef78:	f7ff fb1a 	bl	800e5b0 <sulp>
 800ef7c:	0002      	movs	r2, r0
 800ef7e:	000b      	movs	r3, r1
 800ef80:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ef82:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ef84:	f7f3 fbc0 	bl	8002708 <__aeabi_dsub>
 800ef88:	2200      	movs	r2, #0
 800ef8a:	2300      	movs	r3, #0
 800ef8c:	0006      	movs	r6, r0
 800ef8e:	000f      	movs	r7, r1
 800ef90:	f7f1 fa62 	bl	8000458 <__aeabi_dcmpeq>
 800ef94:	2800      	cmp	r0, #0
 800ef96:	d0b5      	beq.n	800ef04 <_strtod_l+0x924>
 800ef98:	e5ff      	b.n	800eb9a <_strtod_l+0x5ba>
 800ef9a:	9907      	ldr	r1, [sp, #28]
 800ef9c:	9806      	ldr	r0, [sp, #24]
 800ef9e:	f001 fb57 	bl	8010650 <__ratio>
 800efa2:	2380      	movs	r3, #128	; 0x80
 800efa4:	2200      	movs	r2, #0
 800efa6:	05db      	lsls	r3, r3, #23
 800efa8:	0004      	movs	r4, r0
 800efaa:	000d      	movs	r5, r1
 800efac:	f7f1 fa64 	bl	8000478 <__aeabi_dcmple>
 800efb0:	2800      	cmp	r0, #0
 800efb2:	d075      	beq.n	800f0a0 <_strtod_l+0xac0>
 800efb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d047      	beq.n	800f04a <_strtod_l+0xa6a>
 800efba:	2300      	movs	r3, #0
 800efbc:	4c84      	ldr	r4, [pc, #528]	; (800f1d0 <_strtod_l+0xbf0>)
 800efbe:	2500      	movs	r5, #0
 800efc0:	9310      	str	r3, [sp, #64]	; 0x40
 800efc2:	9411      	str	r4, [sp, #68]	; 0x44
 800efc4:	4c82      	ldr	r4, [pc, #520]	; (800f1d0 <_strtod_l+0xbf0>)
 800efc6:	4a83      	ldr	r2, [pc, #524]	; (800f1d4 <_strtod_l+0xbf4>)
 800efc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800efca:	4013      	ands	r3, r2
 800efcc:	9314      	str	r3, [sp, #80]	; 0x50
 800efce:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800efd0:	4b81      	ldr	r3, [pc, #516]	; (800f1d8 <_strtod_l+0xbf8>)
 800efd2:	429a      	cmp	r2, r3
 800efd4:	d000      	beq.n	800efd8 <_strtod_l+0x9f8>
 800efd6:	e0ac      	b.n	800f132 <_strtod_l+0xb52>
 800efd8:	4a80      	ldr	r2, [pc, #512]	; (800f1dc <_strtod_l+0xbfc>)
 800efda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800efdc:	4694      	mov	ip, r2
 800efde:	4463      	add	r3, ip
 800efe0:	001f      	movs	r7, r3
 800efe2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800efe4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800efe6:	0030      	movs	r0, r6
 800efe8:	0039      	movs	r1, r7
 800efea:	920c      	str	r2, [sp, #48]	; 0x30
 800efec:	930d      	str	r3, [sp, #52]	; 0x34
 800efee:	f001 fa57 	bl	80104a0 <__ulp>
 800eff2:	0002      	movs	r2, r0
 800eff4:	000b      	movs	r3, r1
 800eff6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800eff8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800effa:	f7f3 f919 	bl	8002230 <__aeabi_dmul>
 800effe:	0032      	movs	r2, r6
 800f000:	003b      	movs	r3, r7
 800f002:	f7f2 f9d7 	bl	80013b4 <__aeabi_dadd>
 800f006:	4a73      	ldr	r2, [pc, #460]	; (800f1d4 <_strtod_l+0xbf4>)
 800f008:	4b75      	ldr	r3, [pc, #468]	; (800f1e0 <_strtod_l+0xc00>)
 800f00a:	0006      	movs	r6, r0
 800f00c:	400a      	ands	r2, r1
 800f00e:	429a      	cmp	r2, r3
 800f010:	d95e      	bls.n	800f0d0 <_strtod_l+0xaf0>
 800f012:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f014:	4b73      	ldr	r3, [pc, #460]	; (800f1e4 <_strtod_l+0xc04>)
 800f016:	429a      	cmp	r2, r3
 800f018:	d103      	bne.n	800f022 <_strtod_l+0xa42>
 800f01a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f01c:	3301      	adds	r3, #1
 800f01e:	d100      	bne.n	800f022 <_strtod_l+0xa42>
 800f020:	e548      	b.n	800eab4 <_strtod_l+0x4d4>
 800f022:	2601      	movs	r6, #1
 800f024:	4f6f      	ldr	r7, [pc, #444]	; (800f1e4 <_strtod_l+0xc04>)
 800f026:	4276      	negs	r6, r6
 800f028:	9920      	ldr	r1, [sp, #128]	; 0x80
 800f02a:	9805      	ldr	r0, [sp, #20]
 800f02c:	f000 fef8 	bl	800fe20 <_Bfree>
 800f030:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f032:	9805      	ldr	r0, [sp, #20]
 800f034:	f000 fef4 	bl	800fe20 <_Bfree>
 800f038:	9907      	ldr	r1, [sp, #28]
 800f03a:	9805      	ldr	r0, [sp, #20]
 800f03c:	f000 fef0 	bl	800fe20 <_Bfree>
 800f040:	9906      	ldr	r1, [sp, #24]
 800f042:	9805      	ldr	r0, [sp, #20]
 800f044:	f000 feec 	bl	800fe20 <_Bfree>
 800f048:	e61d      	b.n	800ec86 <_strtod_l+0x6a6>
 800f04a:	2e00      	cmp	r6, #0
 800f04c:	d11c      	bne.n	800f088 <_strtod_l+0xaa8>
 800f04e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f050:	031b      	lsls	r3, r3, #12
 800f052:	d11f      	bne.n	800f094 <_strtod_l+0xab4>
 800f054:	2200      	movs	r2, #0
 800f056:	0020      	movs	r0, r4
 800f058:	0029      	movs	r1, r5
 800f05a:	4b5d      	ldr	r3, [pc, #372]	; (800f1d0 <_strtod_l+0xbf0>)
 800f05c:	f7f1 fa02 	bl	8000464 <__aeabi_dcmplt>
 800f060:	2800      	cmp	r0, #0
 800f062:	d11a      	bne.n	800f09a <_strtod_l+0xaba>
 800f064:	0020      	movs	r0, r4
 800f066:	0029      	movs	r1, r5
 800f068:	2200      	movs	r2, #0
 800f06a:	4b5f      	ldr	r3, [pc, #380]	; (800f1e8 <_strtod_l+0xc08>)
 800f06c:	f7f3 f8e0 	bl	8002230 <__aeabi_dmul>
 800f070:	0005      	movs	r5, r0
 800f072:	000c      	movs	r4, r1
 800f074:	2380      	movs	r3, #128	; 0x80
 800f076:	061b      	lsls	r3, r3, #24
 800f078:	18e3      	adds	r3, r4, r3
 800f07a:	951c      	str	r5, [sp, #112]	; 0x70
 800f07c:	931d      	str	r3, [sp, #116]	; 0x74
 800f07e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800f080:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f082:	9210      	str	r2, [sp, #64]	; 0x40
 800f084:	9311      	str	r3, [sp, #68]	; 0x44
 800f086:	e79e      	b.n	800efc6 <_strtod_l+0x9e6>
 800f088:	2e01      	cmp	r6, #1
 800f08a:	d103      	bne.n	800f094 <_strtod_l+0xab4>
 800f08c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d100      	bne.n	800f094 <_strtod_l+0xab4>
 800f092:	e582      	b.n	800eb9a <_strtod_l+0x5ba>
 800f094:	2300      	movs	r3, #0
 800f096:	4c55      	ldr	r4, [pc, #340]	; (800f1ec <_strtod_l+0xc0c>)
 800f098:	e791      	b.n	800efbe <_strtod_l+0x9de>
 800f09a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f09c:	4c52      	ldr	r4, [pc, #328]	; (800f1e8 <_strtod_l+0xc08>)
 800f09e:	e7e9      	b.n	800f074 <_strtod_l+0xa94>
 800f0a0:	2200      	movs	r2, #0
 800f0a2:	0020      	movs	r0, r4
 800f0a4:	0029      	movs	r1, r5
 800f0a6:	4b50      	ldr	r3, [pc, #320]	; (800f1e8 <_strtod_l+0xc08>)
 800f0a8:	f7f3 f8c2 	bl	8002230 <__aeabi_dmul>
 800f0ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f0ae:	0005      	movs	r5, r0
 800f0b0:	000b      	movs	r3, r1
 800f0b2:	000c      	movs	r4, r1
 800f0b4:	2a00      	cmp	r2, #0
 800f0b6:	d107      	bne.n	800f0c8 <_strtod_l+0xae8>
 800f0b8:	2280      	movs	r2, #128	; 0x80
 800f0ba:	0612      	lsls	r2, r2, #24
 800f0bc:	188b      	adds	r3, r1, r2
 800f0be:	9016      	str	r0, [sp, #88]	; 0x58
 800f0c0:	9317      	str	r3, [sp, #92]	; 0x5c
 800f0c2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800f0c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f0c6:	e7dc      	b.n	800f082 <_strtod_l+0xaa2>
 800f0c8:	0002      	movs	r2, r0
 800f0ca:	9216      	str	r2, [sp, #88]	; 0x58
 800f0cc:	9317      	str	r3, [sp, #92]	; 0x5c
 800f0ce:	e7f8      	b.n	800f0c2 <_strtod_l+0xae2>
 800f0d0:	23d4      	movs	r3, #212	; 0xd4
 800f0d2:	049b      	lsls	r3, r3, #18
 800f0d4:	18cf      	adds	r7, r1, r3
 800f0d6:	9b08      	ldr	r3, [sp, #32]
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d1a5      	bne.n	800f028 <_strtod_l+0xa48>
 800f0dc:	4b3d      	ldr	r3, [pc, #244]	; (800f1d4 <_strtod_l+0xbf4>)
 800f0de:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f0e0:	403b      	ands	r3, r7
 800f0e2:	429a      	cmp	r2, r3
 800f0e4:	d1a0      	bne.n	800f028 <_strtod_l+0xa48>
 800f0e6:	0028      	movs	r0, r5
 800f0e8:	0021      	movs	r1, r4
 800f0ea:	f7f1 fa53 	bl	8000594 <__aeabi_d2lz>
 800f0ee:	f7f1 fa8d 	bl	800060c <__aeabi_l2d>
 800f0f2:	0002      	movs	r2, r0
 800f0f4:	000b      	movs	r3, r1
 800f0f6:	0028      	movs	r0, r5
 800f0f8:	0021      	movs	r1, r4
 800f0fa:	f7f3 fb05 	bl	8002708 <__aeabi_dsub>
 800f0fe:	033b      	lsls	r3, r7, #12
 800f100:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f102:	0b1b      	lsrs	r3, r3, #12
 800f104:	4333      	orrs	r3, r6
 800f106:	4313      	orrs	r3, r2
 800f108:	0004      	movs	r4, r0
 800f10a:	000d      	movs	r5, r1
 800f10c:	4a38      	ldr	r2, [pc, #224]	; (800f1f0 <_strtod_l+0xc10>)
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d055      	beq.n	800f1be <_strtod_l+0xbde>
 800f112:	4b38      	ldr	r3, [pc, #224]	; (800f1f4 <_strtod_l+0xc14>)
 800f114:	f7f1 f9a6 	bl	8000464 <__aeabi_dcmplt>
 800f118:	2800      	cmp	r0, #0
 800f11a:	d000      	beq.n	800f11e <_strtod_l+0xb3e>
 800f11c:	e4d3      	b.n	800eac6 <_strtod_l+0x4e6>
 800f11e:	0020      	movs	r0, r4
 800f120:	0029      	movs	r1, r5
 800f122:	4a35      	ldr	r2, [pc, #212]	; (800f1f8 <_strtod_l+0xc18>)
 800f124:	4b30      	ldr	r3, [pc, #192]	; (800f1e8 <_strtod_l+0xc08>)
 800f126:	f7f1 f9b1 	bl	800048c <__aeabi_dcmpgt>
 800f12a:	2800      	cmp	r0, #0
 800f12c:	d100      	bne.n	800f130 <_strtod_l+0xb50>
 800f12e:	e77b      	b.n	800f028 <_strtod_l+0xa48>
 800f130:	e4c9      	b.n	800eac6 <_strtod_l+0x4e6>
 800f132:	9b08      	ldr	r3, [sp, #32]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d02b      	beq.n	800f190 <_strtod_l+0xbb0>
 800f138:	23d4      	movs	r3, #212	; 0xd4
 800f13a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f13c:	04db      	lsls	r3, r3, #19
 800f13e:	429a      	cmp	r2, r3
 800f140:	d826      	bhi.n	800f190 <_strtod_l+0xbb0>
 800f142:	0028      	movs	r0, r5
 800f144:	0021      	movs	r1, r4
 800f146:	4a2d      	ldr	r2, [pc, #180]	; (800f1fc <_strtod_l+0xc1c>)
 800f148:	4b2d      	ldr	r3, [pc, #180]	; (800f200 <_strtod_l+0xc20>)
 800f14a:	f7f1 f995 	bl	8000478 <__aeabi_dcmple>
 800f14e:	2800      	cmp	r0, #0
 800f150:	d017      	beq.n	800f182 <_strtod_l+0xba2>
 800f152:	0028      	movs	r0, r5
 800f154:	0021      	movs	r1, r4
 800f156:	f7f1 f9ff 	bl	8000558 <__aeabi_d2uiz>
 800f15a:	2800      	cmp	r0, #0
 800f15c:	d100      	bne.n	800f160 <_strtod_l+0xb80>
 800f15e:	3001      	adds	r0, #1
 800f160:	f7f3 fee8 	bl	8002f34 <__aeabi_ui2d>
 800f164:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f166:	0005      	movs	r5, r0
 800f168:	000b      	movs	r3, r1
 800f16a:	000c      	movs	r4, r1
 800f16c:	2a00      	cmp	r2, #0
 800f16e:	d122      	bne.n	800f1b6 <_strtod_l+0xbd6>
 800f170:	2280      	movs	r2, #128	; 0x80
 800f172:	0612      	lsls	r2, r2, #24
 800f174:	188b      	adds	r3, r1, r2
 800f176:	9018      	str	r0, [sp, #96]	; 0x60
 800f178:	9319      	str	r3, [sp, #100]	; 0x64
 800f17a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f17c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f17e:	9210      	str	r2, [sp, #64]	; 0x40
 800f180:	9311      	str	r3, [sp, #68]	; 0x44
 800f182:	22d6      	movs	r2, #214	; 0xd6
 800f184:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f186:	04d2      	lsls	r2, r2, #19
 800f188:	189b      	adds	r3, r3, r2
 800f18a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f18c:	1a9b      	subs	r3, r3, r2
 800f18e:	9311      	str	r3, [sp, #68]	; 0x44
 800f190:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f192:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800f194:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800f196:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800f198:	f001 f982 	bl	80104a0 <__ulp>
 800f19c:	0002      	movs	r2, r0
 800f19e:	000b      	movs	r3, r1
 800f1a0:	0030      	movs	r0, r6
 800f1a2:	0039      	movs	r1, r7
 800f1a4:	f7f3 f844 	bl	8002230 <__aeabi_dmul>
 800f1a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f1aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f1ac:	f7f2 f902 	bl	80013b4 <__aeabi_dadd>
 800f1b0:	0006      	movs	r6, r0
 800f1b2:	000f      	movs	r7, r1
 800f1b4:	e78f      	b.n	800f0d6 <_strtod_l+0xaf6>
 800f1b6:	0002      	movs	r2, r0
 800f1b8:	9218      	str	r2, [sp, #96]	; 0x60
 800f1ba:	9319      	str	r3, [sp, #100]	; 0x64
 800f1bc:	e7dd      	b.n	800f17a <_strtod_l+0xb9a>
 800f1be:	4b11      	ldr	r3, [pc, #68]	; (800f204 <_strtod_l+0xc24>)
 800f1c0:	f7f1 f950 	bl	8000464 <__aeabi_dcmplt>
 800f1c4:	e7b1      	b.n	800f12a <_strtod_l+0xb4a>
 800f1c6:	46c0      	nop			; (mov r8, r8)
 800f1c8:	fff00000 	.word	0xfff00000
 800f1cc:	000fffff 	.word	0x000fffff
 800f1d0:	3ff00000 	.word	0x3ff00000
 800f1d4:	7ff00000 	.word	0x7ff00000
 800f1d8:	7fe00000 	.word	0x7fe00000
 800f1dc:	fcb00000 	.word	0xfcb00000
 800f1e0:	7c9fffff 	.word	0x7c9fffff
 800f1e4:	7fefffff 	.word	0x7fefffff
 800f1e8:	3fe00000 	.word	0x3fe00000
 800f1ec:	bff00000 	.word	0xbff00000
 800f1f0:	94a03595 	.word	0x94a03595
 800f1f4:	3fdfffff 	.word	0x3fdfffff
 800f1f8:	35afe535 	.word	0x35afe535
 800f1fc:	ffc00000 	.word	0xffc00000
 800f200:	41dfffff 	.word	0x41dfffff
 800f204:	3fcfffff 	.word	0x3fcfffff

0800f208 <strtof>:
 800f208:	000a      	movs	r2, r1
 800f20a:	0001      	movs	r1, r0
 800f20c:	4824      	ldr	r0, [pc, #144]	; (800f2a0 <strtof+0x98>)
 800f20e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f210:	6800      	ldr	r0, [r0, #0]
 800f212:	4b24      	ldr	r3, [pc, #144]	; (800f2a4 <strtof+0x9c>)
 800f214:	f7ff f9e4 	bl	800e5e0 <_strtod_l>
 800f218:	0006      	movs	r6, r0
 800f21a:	000c      	movs	r4, r1
 800f21c:	0002      	movs	r2, r0
 800f21e:	000b      	movs	r3, r1
 800f220:	0030      	movs	r0, r6
 800f222:	0021      	movs	r1, r4
 800f224:	f7f3 fe02 	bl	8002e2c <__aeabi_dcmpun>
 800f228:	2800      	cmp	r0, #0
 800f22a:	d00d      	beq.n	800f248 <strtof+0x40>
 800f22c:	481e      	ldr	r0, [pc, #120]	; (800f2a8 <strtof+0xa0>)
 800f22e:	2c00      	cmp	r4, #0
 800f230:	da06      	bge.n	800f240 <strtof+0x38>
 800f232:	f001 fe85 	bl	8010f40 <nanf>
 800f236:	2380      	movs	r3, #128	; 0x80
 800f238:	061b      	lsls	r3, r3, #24
 800f23a:	18c5      	adds	r5, r0, r3
 800f23c:	1c28      	adds	r0, r5, #0
 800f23e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f240:	f001 fe7e 	bl	8010f40 <nanf>
 800f244:	1c05      	adds	r5, r0, #0
 800f246:	e7f9      	b.n	800f23c <strtof+0x34>
 800f248:	0021      	movs	r1, r4
 800f24a:	0030      	movs	r0, r6
 800f24c:	f7f3 fee0 	bl	8003010 <__aeabi_d2f>
 800f250:	0047      	lsls	r7, r0, #1
 800f252:	087f      	lsrs	r7, r7, #1
 800f254:	1c05      	adds	r5, r0, #0
 800f256:	4915      	ldr	r1, [pc, #84]	; (800f2ac <strtof+0xa4>)
 800f258:	1c38      	adds	r0, r7, #0
 800f25a:	f7f2 f827 	bl	80012ac <__aeabi_fcmpun>
 800f25e:	2800      	cmp	r0, #0
 800f260:	d1ec      	bne.n	800f23c <strtof+0x34>
 800f262:	4912      	ldr	r1, [pc, #72]	; (800f2ac <strtof+0xa4>)
 800f264:	1c38      	adds	r0, r7, #0
 800f266:	f7f1 f941 	bl	80004ec <__aeabi_fcmple>
 800f26a:	2800      	cmp	r0, #0
 800f26c:	d1e6      	bne.n	800f23c <strtof+0x34>
 800f26e:	2201      	movs	r2, #1
 800f270:	0064      	lsls	r4, r4, #1
 800f272:	0864      	lsrs	r4, r4, #1
 800f274:	0030      	movs	r0, r6
 800f276:	0021      	movs	r1, r4
 800f278:	4b0d      	ldr	r3, [pc, #52]	; (800f2b0 <strtof+0xa8>)
 800f27a:	4252      	negs	r2, r2
 800f27c:	f7f3 fdd6 	bl	8002e2c <__aeabi_dcmpun>
 800f280:	2800      	cmp	r0, #0
 800f282:	d108      	bne.n	800f296 <strtof+0x8e>
 800f284:	2201      	movs	r2, #1
 800f286:	0030      	movs	r0, r6
 800f288:	0021      	movs	r1, r4
 800f28a:	4b09      	ldr	r3, [pc, #36]	; (800f2b0 <strtof+0xa8>)
 800f28c:	4252      	negs	r2, r2
 800f28e:	f7f1 f8f3 	bl	8000478 <__aeabi_dcmple>
 800f292:	2800      	cmp	r0, #0
 800f294:	d0d2      	beq.n	800f23c <strtof+0x34>
 800f296:	2222      	movs	r2, #34	; 0x22
 800f298:	4b01      	ldr	r3, [pc, #4]	; (800f2a0 <strtof+0x98>)
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	601a      	str	r2, [r3, #0]
 800f29e:	e7cd      	b.n	800f23c <strtof+0x34>
 800f2a0:	200000b4 	.word	0x200000b4
 800f2a4:	2000011c 	.word	0x2000011c
 800f2a8:	0801335a 	.word	0x0801335a
 800f2ac:	7f7fffff 	.word	0x7f7fffff
 800f2b0:	7fefffff 	.word	0x7fefffff

0800f2b4 <_strtol_l.constprop.0>:
 800f2b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f2b6:	b087      	sub	sp, #28
 800f2b8:	001e      	movs	r6, r3
 800f2ba:	9005      	str	r0, [sp, #20]
 800f2bc:	9101      	str	r1, [sp, #4]
 800f2be:	9202      	str	r2, [sp, #8]
 800f2c0:	2b01      	cmp	r3, #1
 800f2c2:	d045      	beq.n	800f350 <_strtol_l.constprop.0+0x9c>
 800f2c4:	000b      	movs	r3, r1
 800f2c6:	2e24      	cmp	r6, #36	; 0x24
 800f2c8:	d842      	bhi.n	800f350 <_strtol_l.constprop.0+0x9c>
 800f2ca:	4a3f      	ldr	r2, [pc, #252]	; (800f3c8 <_strtol_l.constprop.0+0x114>)
 800f2cc:	2108      	movs	r1, #8
 800f2ce:	4694      	mov	ip, r2
 800f2d0:	001a      	movs	r2, r3
 800f2d2:	4660      	mov	r0, ip
 800f2d4:	7814      	ldrb	r4, [r2, #0]
 800f2d6:	3301      	adds	r3, #1
 800f2d8:	5d00      	ldrb	r0, [r0, r4]
 800f2da:	001d      	movs	r5, r3
 800f2dc:	0007      	movs	r7, r0
 800f2de:	400f      	ands	r7, r1
 800f2e0:	4208      	tst	r0, r1
 800f2e2:	d1f5      	bne.n	800f2d0 <_strtol_l.constprop.0+0x1c>
 800f2e4:	2c2d      	cmp	r4, #45	; 0x2d
 800f2e6:	d13a      	bne.n	800f35e <_strtol_l.constprop.0+0xaa>
 800f2e8:	2701      	movs	r7, #1
 800f2ea:	781c      	ldrb	r4, [r3, #0]
 800f2ec:	1c95      	adds	r5, r2, #2
 800f2ee:	2e00      	cmp	r6, #0
 800f2f0:	d065      	beq.n	800f3be <_strtol_l.constprop.0+0x10a>
 800f2f2:	2e10      	cmp	r6, #16
 800f2f4:	d109      	bne.n	800f30a <_strtol_l.constprop.0+0x56>
 800f2f6:	2c30      	cmp	r4, #48	; 0x30
 800f2f8:	d107      	bne.n	800f30a <_strtol_l.constprop.0+0x56>
 800f2fa:	2220      	movs	r2, #32
 800f2fc:	782b      	ldrb	r3, [r5, #0]
 800f2fe:	4393      	bics	r3, r2
 800f300:	2b58      	cmp	r3, #88	; 0x58
 800f302:	d157      	bne.n	800f3b4 <_strtol_l.constprop.0+0x100>
 800f304:	2610      	movs	r6, #16
 800f306:	786c      	ldrb	r4, [r5, #1]
 800f308:	3502      	adds	r5, #2
 800f30a:	4b30      	ldr	r3, [pc, #192]	; (800f3cc <_strtol_l.constprop.0+0x118>)
 800f30c:	0031      	movs	r1, r6
 800f30e:	18fb      	adds	r3, r7, r3
 800f310:	0018      	movs	r0, r3
 800f312:	9303      	str	r3, [sp, #12]
 800f314:	f7f0 ffa0 	bl	8000258 <__aeabi_uidivmod>
 800f318:	2300      	movs	r3, #0
 800f31a:	2201      	movs	r2, #1
 800f31c:	4684      	mov	ip, r0
 800f31e:	0018      	movs	r0, r3
 800f320:	9104      	str	r1, [sp, #16]
 800f322:	4252      	negs	r2, r2
 800f324:	0021      	movs	r1, r4
 800f326:	3930      	subs	r1, #48	; 0x30
 800f328:	2909      	cmp	r1, #9
 800f32a:	d81d      	bhi.n	800f368 <_strtol_l.constprop.0+0xb4>
 800f32c:	000c      	movs	r4, r1
 800f32e:	42a6      	cmp	r6, r4
 800f330:	dd28      	ble.n	800f384 <_strtol_l.constprop.0+0xd0>
 800f332:	2b00      	cmp	r3, #0
 800f334:	db24      	blt.n	800f380 <_strtol_l.constprop.0+0xcc>
 800f336:	0013      	movs	r3, r2
 800f338:	4584      	cmp	ip, r0
 800f33a:	d306      	bcc.n	800f34a <_strtol_l.constprop.0+0x96>
 800f33c:	d102      	bne.n	800f344 <_strtol_l.constprop.0+0x90>
 800f33e:	9904      	ldr	r1, [sp, #16]
 800f340:	42a1      	cmp	r1, r4
 800f342:	db02      	blt.n	800f34a <_strtol_l.constprop.0+0x96>
 800f344:	2301      	movs	r3, #1
 800f346:	4370      	muls	r0, r6
 800f348:	1820      	adds	r0, r4, r0
 800f34a:	782c      	ldrb	r4, [r5, #0]
 800f34c:	3501      	adds	r5, #1
 800f34e:	e7e9      	b.n	800f324 <_strtol_l.constprop.0+0x70>
 800f350:	f7ff f88c 	bl	800e46c <__errno>
 800f354:	2316      	movs	r3, #22
 800f356:	6003      	str	r3, [r0, #0]
 800f358:	2000      	movs	r0, #0
 800f35a:	b007      	add	sp, #28
 800f35c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f35e:	2c2b      	cmp	r4, #43	; 0x2b
 800f360:	d1c5      	bne.n	800f2ee <_strtol_l.constprop.0+0x3a>
 800f362:	781c      	ldrb	r4, [r3, #0]
 800f364:	1c95      	adds	r5, r2, #2
 800f366:	e7c2      	b.n	800f2ee <_strtol_l.constprop.0+0x3a>
 800f368:	0021      	movs	r1, r4
 800f36a:	3941      	subs	r1, #65	; 0x41
 800f36c:	2919      	cmp	r1, #25
 800f36e:	d801      	bhi.n	800f374 <_strtol_l.constprop.0+0xc0>
 800f370:	3c37      	subs	r4, #55	; 0x37
 800f372:	e7dc      	b.n	800f32e <_strtol_l.constprop.0+0x7a>
 800f374:	0021      	movs	r1, r4
 800f376:	3961      	subs	r1, #97	; 0x61
 800f378:	2919      	cmp	r1, #25
 800f37a:	d803      	bhi.n	800f384 <_strtol_l.constprop.0+0xd0>
 800f37c:	3c57      	subs	r4, #87	; 0x57
 800f37e:	e7d6      	b.n	800f32e <_strtol_l.constprop.0+0x7a>
 800f380:	0013      	movs	r3, r2
 800f382:	e7e2      	b.n	800f34a <_strtol_l.constprop.0+0x96>
 800f384:	2b00      	cmp	r3, #0
 800f386:	da09      	bge.n	800f39c <_strtol_l.constprop.0+0xe8>
 800f388:	2322      	movs	r3, #34	; 0x22
 800f38a:	9a05      	ldr	r2, [sp, #20]
 800f38c:	9803      	ldr	r0, [sp, #12]
 800f38e:	6013      	str	r3, [r2, #0]
 800f390:	9b02      	ldr	r3, [sp, #8]
 800f392:	2b00      	cmp	r3, #0
 800f394:	d0e1      	beq.n	800f35a <_strtol_l.constprop.0+0xa6>
 800f396:	1e6b      	subs	r3, r5, #1
 800f398:	9301      	str	r3, [sp, #4]
 800f39a:	e007      	b.n	800f3ac <_strtol_l.constprop.0+0xf8>
 800f39c:	2f00      	cmp	r7, #0
 800f39e:	d000      	beq.n	800f3a2 <_strtol_l.constprop.0+0xee>
 800f3a0:	4240      	negs	r0, r0
 800f3a2:	9a02      	ldr	r2, [sp, #8]
 800f3a4:	2a00      	cmp	r2, #0
 800f3a6:	d0d8      	beq.n	800f35a <_strtol_l.constprop.0+0xa6>
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d1f4      	bne.n	800f396 <_strtol_l.constprop.0+0xe2>
 800f3ac:	9b02      	ldr	r3, [sp, #8]
 800f3ae:	9a01      	ldr	r2, [sp, #4]
 800f3b0:	601a      	str	r2, [r3, #0]
 800f3b2:	e7d2      	b.n	800f35a <_strtol_l.constprop.0+0xa6>
 800f3b4:	2430      	movs	r4, #48	; 0x30
 800f3b6:	2e00      	cmp	r6, #0
 800f3b8:	d1a7      	bne.n	800f30a <_strtol_l.constprop.0+0x56>
 800f3ba:	3608      	adds	r6, #8
 800f3bc:	e7a5      	b.n	800f30a <_strtol_l.constprop.0+0x56>
 800f3be:	2c30      	cmp	r4, #48	; 0x30
 800f3c0:	d09b      	beq.n	800f2fa <_strtol_l.constprop.0+0x46>
 800f3c2:	260a      	movs	r6, #10
 800f3c4:	e7a1      	b.n	800f30a <_strtol_l.constprop.0+0x56>
 800f3c6:	46c0      	nop			; (mov r8, r8)
 800f3c8:	08012ff1 	.word	0x08012ff1
 800f3cc:	7fffffff 	.word	0x7fffffff

0800f3d0 <strtol>:
 800f3d0:	b510      	push	{r4, lr}
 800f3d2:	0013      	movs	r3, r2
 800f3d4:	000a      	movs	r2, r1
 800f3d6:	0001      	movs	r1, r0
 800f3d8:	4802      	ldr	r0, [pc, #8]	; (800f3e4 <strtol+0x14>)
 800f3da:	6800      	ldr	r0, [r0, #0]
 800f3dc:	f7ff ff6a 	bl	800f2b4 <_strtol_l.constprop.0>
 800f3e0:	bd10      	pop	{r4, pc}
 800f3e2:	46c0      	nop			; (mov r8, r8)
 800f3e4:	200000b4 	.word	0x200000b4

0800f3e8 <print_e>:
 800f3e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f3ea:	b08b      	sub	sp, #44	; 0x2c
 800f3ec:	000f      	movs	r7, r1
 800f3ee:	a910      	add	r1, sp, #64	; 0x40
 800f3f0:	c920      	ldmia	r1!, {r5}
 800f3f2:	780e      	ldrb	r6, [r1, #0]
 800f3f4:	a908      	add	r1, sp, #32
 800f3f6:	9104      	str	r1, [sp, #16]
 800f3f8:	a907      	add	r1, sp, #28
 800f3fa:	9103      	str	r1, [sp, #12]
 800f3fc:	a909      	add	r1, sp, #36	; 0x24
 800f3fe:	9102      	str	r1, [sp, #8]
 800f400:	1c69      	adds	r1, r5, #1
 800f402:	9101      	str	r1, [sp, #4]
 800f404:	2102      	movs	r1, #2
 800f406:	9100      	str	r1, [sp, #0]
 800f408:	f001 fe70 	bl	80110ec <_dtoa_r>
 800f40c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f40e:	4b36      	ldr	r3, [pc, #216]	; (800f4e8 <print_e+0x100>)
 800f410:	0001      	movs	r1, r0
 800f412:	429a      	cmp	r2, r3
 800f414:	d104      	bne.n	800f420 <print_e+0x38>
 800f416:	0038      	movs	r0, r7
 800f418:	f001 fd96 	bl	8010f48 <strcpy>
 800f41c:	b00b      	add	sp, #44	; 0x2c
 800f41e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f420:	7801      	ldrb	r1, [r0, #0]
 800f422:	1c43      	adds	r3, r0, #1
 800f424:	1c7c      	adds	r4, r7, #1
 800f426:	7039      	strb	r1, [r7, #0]
 800f428:	2d00      	cmp	r5, #0
 800f42a:	dd01      	ble.n	800f430 <print_e+0x48>
 800f42c:	2101      	movs	r1, #1
 800f42e:	9112      	str	r1, [sp, #72]	; 0x48
 800f430:	212e      	movs	r1, #46	; 0x2e
 800f432:	7818      	ldrb	r0, [r3, #0]
 800f434:	2800      	cmp	r0, #0
 800f436:	d001      	beq.n	800f43c <print_e+0x54>
 800f438:	2d00      	cmp	r5, #0
 800f43a:	dc35      	bgt.n	800f4a8 <print_e+0xc0>
 800f43c:	2e67      	cmp	r6, #103	; 0x67
 800f43e:	d04b      	beq.n	800f4d8 <print_e+0xf0>
 800f440:	2e47      	cmp	r6, #71	; 0x47
 800f442:	d04b      	beq.n	800f4dc <print_e+0xf4>
 800f444:	232e      	movs	r3, #46	; 0x2e
 800f446:	2130      	movs	r1, #48	; 0x30
 800f448:	2d00      	cmp	r5, #0
 800f44a:	dc3a      	bgt.n	800f4c2 <print_e+0xda>
 800f44c:	1e53      	subs	r3, r2, #1
 800f44e:	7026      	strb	r6, [r4, #0]
 800f450:	9309      	str	r3, [sp, #36]	; 0x24
 800f452:	1ca5      	adds	r5, r4, #2
 800f454:	2b00      	cmp	r3, #0
 800f456:	da43      	bge.n	800f4e0 <print_e+0xf8>
 800f458:	232d      	movs	r3, #45	; 0x2d
 800f45a:	7063      	strb	r3, [r4, #1]
 800f45c:	3b2c      	subs	r3, #44	; 0x2c
 800f45e:	1a9b      	subs	r3, r3, r2
 800f460:	9309      	str	r3, [sp, #36]	; 0x24
 800f462:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800f464:	2e63      	cmp	r6, #99	; 0x63
 800f466:	dd0d      	ble.n	800f484 <print_e+0x9c>
 800f468:	2164      	movs	r1, #100	; 0x64
 800f46a:	0030      	movs	r0, r6
 800f46c:	f7f0 fef8 	bl	8000260 <__divsi3>
 800f470:	0003      	movs	r3, r0
 800f472:	0002      	movs	r2, r0
 800f474:	2064      	movs	r0, #100	; 0x64
 800f476:	4240      	negs	r0, r0
 800f478:	4358      	muls	r0, r3
 800f47a:	3230      	adds	r2, #48	; 0x30
 800f47c:	1980      	adds	r0, r0, r6
 800f47e:	1ce5      	adds	r5, r4, #3
 800f480:	70a2      	strb	r2, [r4, #2]
 800f482:	9009      	str	r0, [sp, #36]	; 0x24
 800f484:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800f486:	210a      	movs	r1, #10
 800f488:	0020      	movs	r0, r4
 800f48a:	f7f0 fee9 	bl	8000260 <__divsi3>
 800f48e:	0003      	movs	r3, r0
 800f490:	0002      	movs	r2, r0
 800f492:	200a      	movs	r0, #10
 800f494:	4240      	negs	r0, r0
 800f496:	4358      	muls	r0, r3
 800f498:	2300      	movs	r3, #0
 800f49a:	1900      	adds	r0, r0, r4
 800f49c:	3230      	adds	r2, #48	; 0x30
 800f49e:	3030      	adds	r0, #48	; 0x30
 800f4a0:	702a      	strb	r2, [r5, #0]
 800f4a2:	7068      	strb	r0, [r5, #1]
 800f4a4:	70ab      	strb	r3, [r5, #2]
 800f4a6:	e7b9      	b.n	800f41c <print_e+0x34>
 800f4a8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f4aa:	2800      	cmp	r0, #0
 800f4ac:	d001      	beq.n	800f4b2 <print_e+0xca>
 800f4ae:	7021      	strb	r1, [r4, #0]
 800f4b0:	3401      	adds	r4, #1
 800f4b2:	7818      	ldrb	r0, [r3, #0]
 800f4b4:	3d01      	subs	r5, #1
 800f4b6:	7020      	strb	r0, [r4, #0]
 800f4b8:	2000      	movs	r0, #0
 800f4ba:	3301      	adds	r3, #1
 800f4bc:	3401      	adds	r4, #1
 800f4be:	9012      	str	r0, [sp, #72]	; 0x48
 800f4c0:	e7b7      	b.n	800f432 <print_e+0x4a>
 800f4c2:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f4c4:	2800      	cmp	r0, #0
 800f4c6:	d001      	beq.n	800f4cc <print_e+0xe4>
 800f4c8:	7023      	strb	r3, [r4, #0]
 800f4ca:	3401      	adds	r4, #1
 800f4cc:	2000      	movs	r0, #0
 800f4ce:	7021      	strb	r1, [r4, #0]
 800f4d0:	3d01      	subs	r5, #1
 800f4d2:	3401      	adds	r4, #1
 800f4d4:	9012      	str	r0, [sp, #72]	; 0x48
 800f4d6:	e7b7      	b.n	800f448 <print_e+0x60>
 800f4d8:	2665      	movs	r6, #101	; 0x65
 800f4da:	e7b7      	b.n	800f44c <print_e+0x64>
 800f4dc:	2645      	movs	r6, #69	; 0x45
 800f4de:	e7b5      	b.n	800f44c <print_e+0x64>
 800f4e0:	232b      	movs	r3, #43	; 0x2b
 800f4e2:	7063      	strb	r3, [r4, #1]
 800f4e4:	e7bd      	b.n	800f462 <print_e+0x7a>
 800f4e6:	46c0      	nop			; (mov r8, r8)
 800f4e8:	0000270f 	.word	0x0000270f

0800f4ec <_gcvt>:
 800f4ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f4ee:	0016      	movs	r6, r2
 800f4f0:	001d      	movs	r5, r3
 800f4f2:	b08d      	sub	sp, #52	; 0x34
 800f4f4:	ab14      	add	r3, sp, #80	; 0x50
 800f4f6:	781b      	ldrb	r3, [r3, #0]
 800f4f8:	0007      	movs	r7, r0
 800f4fa:	9307      	str	r3, [sp, #28]
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	2300      	movs	r3, #0
 800f500:	0030      	movs	r0, r6
 800f502:	0029      	movs	r1, r5
 800f504:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800f506:	f7f0 ffad 	bl	8000464 <__aeabi_dcmplt>
 800f50a:	2800      	cmp	r0, #0
 800f50c:	d002      	beq.n	800f514 <_gcvt+0x28>
 800f50e:	2380      	movs	r3, #128	; 0x80
 800f510:	061b      	lsls	r3, r3, #24
 800f512:	18ed      	adds	r5, r5, r3
 800f514:	2200      	movs	r2, #0
 800f516:	2300      	movs	r3, #0
 800f518:	0030      	movs	r0, r6
 800f51a:	0029      	movs	r1, r5
 800f51c:	f7f0 ff9c 	bl	8000458 <__aeabi_dcmpeq>
 800f520:	2800      	cmp	r0, #0
 800f522:	d006      	beq.n	800f532 <_gcvt+0x46>
 800f524:	2330      	movs	r3, #48	; 0x30
 800f526:	7023      	strb	r3, [r4, #0]
 800f528:	2300      	movs	r3, #0
 800f52a:	7063      	strb	r3, [r4, #1]
 800f52c:	0020      	movs	r0, r4
 800f52e:	b00d      	add	sp, #52	; 0x34
 800f530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f532:	0030      	movs	r0, r6
 800f534:	0029      	movs	r1, r5
 800f536:	4a52      	ldr	r2, [pc, #328]	; (800f680 <_gcvt+0x194>)
 800f538:	4b52      	ldr	r3, [pc, #328]	; (800f684 <_gcvt+0x198>)
 800f53a:	f7f0 ff9d 	bl	8000478 <__aeabi_dcmple>
 800f53e:	2800      	cmp	r0, #0
 800f540:	d00d      	beq.n	800f55e <_gcvt+0x72>
 800f542:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f544:	0032      	movs	r2, r6
 800f546:	9302      	str	r3, [sp, #8]
 800f548:	9b07      	ldr	r3, [sp, #28]
 800f54a:	0021      	movs	r1, r4
 800f54c:	9301      	str	r3, [sp, #4]
 800f54e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f550:	0038      	movs	r0, r7
 800f552:	3b01      	subs	r3, #1
 800f554:	9300      	str	r3, [sp, #0]
 800f556:	002b      	movs	r3, r5
 800f558:	f7ff ff46 	bl	800f3e8 <print_e>
 800f55c:	e7e6      	b.n	800f52c <_gcvt+0x40>
 800f55e:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f560:	f001 f8a0 	bl	80106a4 <_mprec_log10>
 800f564:	0032      	movs	r2, r6
 800f566:	002b      	movs	r3, r5
 800f568:	f7f0 ff86 	bl	8000478 <__aeabi_dcmple>
 800f56c:	2800      	cmp	r0, #0
 800f56e:	d1e8      	bne.n	800f542 <_gcvt+0x56>
 800f570:	ab0b      	add	r3, sp, #44	; 0x2c
 800f572:	9304      	str	r3, [sp, #16]
 800f574:	ab0a      	add	r3, sp, #40	; 0x28
 800f576:	9303      	str	r3, [sp, #12]
 800f578:	ab09      	add	r3, sp, #36	; 0x24
 800f57a:	9302      	str	r3, [sp, #8]
 800f57c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f57e:	0032      	movs	r2, r6
 800f580:	9301      	str	r3, [sp, #4]
 800f582:	2302      	movs	r3, #2
 800f584:	0038      	movs	r0, r7
 800f586:	9300      	str	r3, [sp, #0]
 800f588:	002b      	movs	r3, r5
 800f58a:	f001 fdaf 	bl	80110ec <_dtoa_r>
 800f58e:	4b3e      	ldr	r3, [pc, #248]	; (800f688 <_gcvt+0x19c>)
 800f590:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f592:	0001      	movs	r1, r0
 800f594:	0020      	movs	r0, r4
 800f596:	429a      	cmp	r2, r3
 800f598:	d00c      	beq.n	800f5b4 <_gcvt+0xc8>
 800f59a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f59c:	18e5      	adds	r5, r4, r3
 800f59e:	780e      	ldrb	r6, [r1, #0]
 800f5a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f5a2:	1a2b      	subs	r3, r5, r0
 800f5a4:	2e00      	cmp	r6, #0
 800f5a6:	d001      	beq.n	800f5ac <_gcvt+0xc0>
 800f5a8:	2a00      	cmp	r2, #0
 800f5aa:	dc06      	bgt.n	800f5ba <_gcvt+0xce>
 800f5ac:	2501      	movs	r5, #1
 800f5ae:	2600      	movs	r6, #0
 800f5b0:	46ac      	mov	ip, r5
 800f5b2:	e00d      	b.n	800f5d0 <_gcvt+0xe4>
 800f5b4:	f001 fcc8 	bl	8010f48 <strcpy>
 800f5b8:	e7b8      	b.n	800f52c <_gcvt+0x40>
 800f5ba:	3a01      	subs	r2, #1
 800f5bc:	7006      	strb	r6, [r0, #0]
 800f5be:	3101      	adds	r1, #1
 800f5c0:	9209      	str	r2, [sp, #36]	; 0x24
 800f5c2:	3001      	adds	r0, #1
 800f5c4:	e7eb      	b.n	800f59e <_gcvt+0xb2>
 800f5c6:	2530      	movs	r5, #48	; 0x30
 800f5c8:	4666      	mov	r6, ip
 800f5ca:	7005      	strb	r5, [r0, #0]
 800f5cc:	3b01      	subs	r3, #1
 800f5ce:	3001      	adds	r0, #1
 800f5d0:	0005      	movs	r5, r0
 800f5d2:	1e17      	subs	r7, r2, #0
 800f5d4:	dc35      	bgt.n	800f642 <_gcvt+0x156>
 800f5d6:	2e00      	cmp	r6, #0
 800f5d8:	d000      	beq.n	800f5dc <_gcvt+0xf0>
 800f5da:	9209      	str	r2, [sp, #36]	; 0x24
 800f5dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800f5de:	2a00      	cmp	r2, #0
 800f5e0:	d102      	bne.n	800f5e8 <_gcvt+0xfc>
 800f5e2:	780a      	ldrb	r2, [r1, #0]
 800f5e4:	2a00      	cmp	r2, #0
 800f5e6:	d029      	beq.n	800f63c <_gcvt+0x150>
 800f5e8:	4284      	cmp	r4, r0
 800f5ea:	d102      	bne.n	800f5f2 <_gcvt+0x106>
 800f5ec:	2230      	movs	r2, #48	; 0x30
 800f5ee:	1c65      	adds	r5, r4, #1
 800f5f0:	7022      	strb	r2, [r4, #0]
 800f5f2:	222e      	movs	r2, #46	; 0x2e
 800f5f4:	702a      	strb	r2, [r5, #0]
 800f5f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f5f8:	0028      	movs	r0, r5
 800f5fa:	1b57      	subs	r7, r2, r5
 800f5fc:	9707      	str	r7, [sp, #28]
 800f5fe:	2701      	movs	r7, #1
 800f600:	2600      	movs	r6, #0
 800f602:	46bc      	mov	ip, r7
 800f604:	9f07      	ldr	r7, [sp, #28]
 800f606:	42c7      	cmn	r7, r0
 800f608:	d422      	bmi.n	800f650 <_gcvt+0x164>
 800f60a:	2000      	movs	r0, #0
 800f60c:	4257      	negs	r7, r2
 800f60e:	4282      	cmp	r2, r0
 800f610:	dc00      	bgt.n	800f614 <_gcvt+0x128>
 800f612:	0038      	movs	r0, r7
 800f614:	3001      	adds	r0, #1
 800f616:	182d      	adds	r5, r5, r0
 800f618:	2000      	movs	r0, #0
 800f61a:	4282      	cmp	r2, r0
 800f61c:	dc00      	bgt.n	800f620 <_gcvt+0x134>
 800f61e:	0038      	movs	r0, r7
 800f620:	1810      	adds	r0, r2, r0
 800f622:	2e00      	cmp	r6, #0
 800f624:	d000      	beq.n	800f628 <_gcvt+0x13c>
 800f626:	9009      	str	r0, [sp, #36]	; 0x24
 800f628:	002a      	movs	r2, r5
 800f62a:	7808      	ldrb	r0, [r1, #0]
 800f62c:	0015      	movs	r5, r2
 800f62e:	2800      	cmp	r0, #0
 800f630:	d001      	beq.n	800f636 <_gcvt+0x14a>
 800f632:	2b00      	cmp	r3, #0
 800f634:	dc11      	bgt.n	800f65a <_gcvt+0x16e>
 800f636:	9915      	ldr	r1, [sp, #84]	; 0x54
 800f638:	2900      	cmp	r1, #0
 800f63a:	d11d      	bne.n	800f678 <_gcvt+0x18c>
 800f63c:	2300      	movs	r3, #0
 800f63e:	702b      	strb	r3, [r5, #0]
 800f640:	e774      	b.n	800f52c <_gcvt+0x40>
 800f642:	3a01      	subs	r2, #1
 800f644:	2b00      	cmp	r3, #0
 800f646:	dcbe      	bgt.n	800f5c6 <_gcvt+0xda>
 800f648:	2e00      	cmp	r6, #0
 800f64a:	d0c7      	beq.n	800f5dc <_gcvt+0xf0>
 800f64c:	9709      	str	r7, [sp, #36]	; 0x24
 800f64e:	e7c5      	b.n	800f5dc <_gcvt+0xf0>
 800f650:	2630      	movs	r6, #48	; 0x30
 800f652:	3001      	adds	r0, #1
 800f654:	7006      	strb	r6, [r0, #0]
 800f656:	4666      	mov	r6, ip
 800f658:	e7d4      	b.n	800f604 <_gcvt+0x118>
 800f65a:	7010      	strb	r0, [r2, #0]
 800f65c:	3101      	adds	r1, #1
 800f65e:	3b01      	subs	r3, #1
 800f660:	3201      	adds	r2, #1
 800f662:	e7e2      	b.n	800f62a <_gcvt+0x13e>
 800f664:	700e      	strb	r6, [r1, #0]
 800f666:	3101      	adds	r1, #1
 800f668:	1a68      	subs	r0, r5, r1
 800f66a:	2800      	cmp	r0, #0
 800f66c:	dcfa      	bgt.n	800f664 <_gcvt+0x178>
 800f66e:	43dd      	mvns	r5, r3
 800f670:	17ed      	asrs	r5, r5, #31
 800f672:	401d      	ands	r5, r3
 800f674:	1955      	adds	r5, r2, r5
 800f676:	e7e1      	b.n	800f63c <_gcvt+0x150>
 800f678:	0011      	movs	r1, r2
 800f67a:	2630      	movs	r6, #48	; 0x30
 800f67c:	189d      	adds	r5, r3, r2
 800f67e:	e7f3      	b.n	800f668 <_gcvt+0x17c>
 800f680:	eb1c432d 	.word	0xeb1c432d
 800f684:	3f1a36e2 	.word	0x3f1a36e2
 800f688:	0000270f 	.word	0x0000270f

0800f68c <rshift>:
 800f68c:	0002      	movs	r2, r0
 800f68e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f690:	6904      	ldr	r4, [r0, #16]
 800f692:	3214      	adds	r2, #20
 800f694:	0013      	movs	r3, r2
 800f696:	b085      	sub	sp, #20
 800f698:	114f      	asrs	r7, r1, #5
 800f69a:	42bc      	cmp	r4, r7
 800f69c:	dd31      	ble.n	800f702 <rshift+0x76>
 800f69e:	00bb      	lsls	r3, r7, #2
 800f6a0:	18d3      	adds	r3, r2, r3
 800f6a2:	261f      	movs	r6, #31
 800f6a4:	9301      	str	r3, [sp, #4]
 800f6a6:	000b      	movs	r3, r1
 800f6a8:	00a5      	lsls	r5, r4, #2
 800f6aa:	4033      	ands	r3, r6
 800f6ac:	1955      	adds	r5, r2, r5
 800f6ae:	9302      	str	r3, [sp, #8]
 800f6b0:	4231      	tst	r1, r6
 800f6b2:	d10c      	bne.n	800f6ce <rshift+0x42>
 800f6b4:	0016      	movs	r6, r2
 800f6b6:	9901      	ldr	r1, [sp, #4]
 800f6b8:	428d      	cmp	r5, r1
 800f6ba:	d838      	bhi.n	800f72e <rshift+0xa2>
 800f6bc:	9901      	ldr	r1, [sp, #4]
 800f6be:	2300      	movs	r3, #0
 800f6c0:	3903      	subs	r1, #3
 800f6c2:	428d      	cmp	r5, r1
 800f6c4:	d301      	bcc.n	800f6ca <rshift+0x3e>
 800f6c6:	1be3      	subs	r3, r4, r7
 800f6c8:	009b      	lsls	r3, r3, #2
 800f6ca:	18d3      	adds	r3, r2, r3
 800f6cc:	e019      	b.n	800f702 <rshift+0x76>
 800f6ce:	2120      	movs	r1, #32
 800f6d0:	9b02      	ldr	r3, [sp, #8]
 800f6d2:	9e01      	ldr	r6, [sp, #4]
 800f6d4:	1acb      	subs	r3, r1, r3
 800f6d6:	9303      	str	r3, [sp, #12]
 800f6d8:	ce02      	ldmia	r6!, {r1}
 800f6da:	9b02      	ldr	r3, [sp, #8]
 800f6dc:	4694      	mov	ip, r2
 800f6de:	40d9      	lsrs	r1, r3
 800f6e0:	9100      	str	r1, [sp, #0]
 800f6e2:	42b5      	cmp	r5, r6
 800f6e4:	d816      	bhi.n	800f714 <rshift+0x88>
 800f6e6:	9e01      	ldr	r6, [sp, #4]
 800f6e8:	2300      	movs	r3, #0
 800f6ea:	3601      	adds	r6, #1
 800f6ec:	42b5      	cmp	r5, r6
 800f6ee:	d302      	bcc.n	800f6f6 <rshift+0x6a>
 800f6f0:	1be3      	subs	r3, r4, r7
 800f6f2:	009b      	lsls	r3, r3, #2
 800f6f4:	3b04      	subs	r3, #4
 800f6f6:	9900      	ldr	r1, [sp, #0]
 800f6f8:	18d3      	adds	r3, r2, r3
 800f6fa:	6019      	str	r1, [r3, #0]
 800f6fc:	2900      	cmp	r1, #0
 800f6fe:	d000      	beq.n	800f702 <rshift+0x76>
 800f700:	3304      	adds	r3, #4
 800f702:	1a99      	subs	r1, r3, r2
 800f704:	1089      	asrs	r1, r1, #2
 800f706:	6101      	str	r1, [r0, #16]
 800f708:	4293      	cmp	r3, r2
 800f70a:	d101      	bne.n	800f710 <rshift+0x84>
 800f70c:	2300      	movs	r3, #0
 800f70e:	6143      	str	r3, [r0, #20]
 800f710:	b005      	add	sp, #20
 800f712:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f714:	6833      	ldr	r3, [r6, #0]
 800f716:	9903      	ldr	r1, [sp, #12]
 800f718:	408b      	lsls	r3, r1
 800f71a:	9900      	ldr	r1, [sp, #0]
 800f71c:	4319      	orrs	r1, r3
 800f71e:	4663      	mov	r3, ip
 800f720:	c302      	stmia	r3!, {r1}
 800f722:	469c      	mov	ip, r3
 800f724:	ce02      	ldmia	r6!, {r1}
 800f726:	9b02      	ldr	r3, [sp, #8]
 800f728:	40d9      	lsrs	r1, r3
 800f72a:	9100      	str	r1, [sp, #0]
 800f72c:	e7d9      	b.n	800f6e2 <rshift+0x56>
 800f72e:	c908      	ldmia	r1!, {r3}
 800f730:	c608      	stmia	r6!, {r3}
 800f732:	e7c1      	b.n	800f6b8 <rshift+0x2c>

0800f734 <__hexdig_fun>:
 800f734:	0002      	movs	r2, r0
 800f736:	3a30      	subs	r2, #48	; 0x30
 800f738:	0003      	movs	r3, r0
 800f73a:	2a09      	cmp	r2, #9
 800f73c:	d802      	bhi.n	800f744 <__hexdig_fun+0x10>
 800f73e:	3b20      	subs	r3, #32
 800f740:	b2d8      	uxtb	r0, r3
 800f742:	4770      	bx	lr
 800f744:	0002      	movs	r2, r0
 800f746:	3a61      	subs	r2, #97	; 0x61
 800f748:	2a05      	cmp	r2, #5
 800f74a:	d801      	bhi.n	800f750 <__hexdig_fun+0x1c>
 800f74c:	3b47      	subs	r3, #71	; 0x47
 800f74e:	e7f7      	b.n	800f740 <__hexdig_fun+0xc>
 800f750:	001a      	movs	r2, r3
 800f752:	3a41      	subs	r2, #65	; 0x41
 800f754:	2000      	movs	r0, #0
 800f756:	2a05      	cmp	r2, #5
 800f758:	d8f3      	bhi.n	800f742 <__hexdig_fun+0xe>
 800f75a:	3b27      	subs	r3, #39	; 0x27
 800f75c:	e7f0      	b.n	800f740 <__hexdig_fun+0xc>
	...

0800f760 <__gethex>:
 800f760:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f762:	b08d      	sub	sp, #52	; 0x34
 800f764:	930a      	str	r3, [sp, #40]	; 0x28
 800f766:	4bbf      	ldr	r3, [pc, #764]	; (800fa64 <__gethex+0x304>)
 800f768:	9005      	str	r0, [sp, #20]
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	9109      	str	r1, [sp, #36]	; 0x24
 800f76e:	0018      	movs	r0, r3
 800f770:	9202      	str	r2, [sp, #8]
 800f772:	9307      	str	r3, [sp, #28]
 800f774:	f7f0 fcce 	bl	8000114 <strlen>
 800f778:	2202      	movs	r2, #2
 800f77a:	9b07      	ldr	r3, [sp, #28]
 800f77c:	4252      	negs	r2, r2
 800f77e:	181b      	adds	r3, r3, r0
 800f780:	3b01      	subs	r3, #1
 800f782:	781b      	ldrb	r3, [r3, #0]
 800f784:	9003      	str	r0, [sp, #12]
 800f786:	930b      	str	r3, [sp, #44]	; 0x2c
 800f788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f78a:	6819      	ldr	r1, [r3, #0]
 800f78c:	1c8b      	adds	r3, r1, #2
 800f78e:	1a52      	subs	r2, r2, r1
 800f790:	18d1      	adds	r1, r2, r3
 800f792:	9301      	str	r3, [sp, #4]
 800f794:	9108      	str	r1, [sp, #32]
 800f796:	9901      	ldr	r1, [sp, #4]
 800f798:	3301      	adds	r3, #1
 800f79a:	7808      	ldrb	r0, [r1, #0]
 800f79c:	2830      	cmp	r0, #48	; 0x30
 800f79e:	d0f7      	beq.n	800f790 <__gethex+0x30>
 800f7a0:	f7ff ffc8 	bl	800f734 <__hexdig_fun>
 800f7a4:	2300      	movs	r3, #0
 800f7a6:	001c      	movs	r4, r3
 800f7a8:	9304      	str	r3, [sp, #16]
 800f7aa:	4298      	cmp	r0, r3
 800f7ac:	d11f      	bne.n	800f7ee <__gethex+0x8e>
 800f7ae:	9a03      	ldr	r2, [sp, #12]
 800f7b0:	9907      	ldr	r1, [sp, #28]
 800f7b2:	9801      	ldr	r0, [sp, #4]
 800f7b4:	f001 fbd0 	bl	8010f58 <strncmp>
 800f7b8:	0007      	movs	r7, r0
 800f7ba:	42a0      	cmp	r0, r4
 800f7bc:	d000      	beq.n	800f7c0 <__gethex+0x60>
 800f7be:	e06b      	b.n	800f898 <__gethex+0x138>
 800f7c0:	9b01      	ldr	r3, [sp, #4]
 800f7c2:	9a03      	ldr	r2, [sp, #12]
 800f7c4:	5c98      	ldrb	r0, [r3, r2]
 800f7c6:	189d      	adds	r5, r3, r2
 800f7c8:	f7ff ffb4 	bl	800f734 <__hexdig_fun>
 800f7cc:	2301      	movs	r3, #1
 800f7ce:	9304      	str	r3, [sp, #16]
 800f7d0:	42a0      	cmp	r0, r4
 800f7d2:	d030      	beq.n	800f836 <__gethex+0xd6>
 800f7d4:	9501      	str	r5, [sp, #4]
 800f7d6:	9b01      	ldr	r3, [sp, #4]
 800f7d8:	7818      	ldrb	r0, [r3, #0]
 800f7da:	2830      	cmp	r0, #48	; 0x30
 800f7dc:	d009      	beq.n	800f7f2 <__gethex+0x92>
 800f7de:	f7ff ffa9 	bl	800f734 <__hexdig_fun>
 800f7e2:	4242      	negs	r2, r0
 800f7e4:	4142      	adcs	r2, r0
 800f7e6:	2301      	movs	r3, #1
 800f7e8:	002c      	movs	r4, r5
 800f7ea:	9204      	str	r2, [sp, #16]
 800f7ec:	9308      	str	r3, [sp, #32]
 800f7ee:	9d01      	ldr	r5, [sp, #4]
 800f7f0:	e004      	b.n	800f7fc <__gethex+0x9c>
 800f7f2:	9b01      	ldr	r3, [sp, #4]
 800f7f4:	3301      	adds	r3, #1
 800f7f6:	9301      	str	r3, [sp, #4]
 800f7f8:	e7ed      	b.n	800f7d6 <__gethex+0x76>
 800f7fa:	3501      	adds	r5, #1
 800f7fc:	7828      	ldrb	r0, [r5, #0]
 800f7fe:	f7ff ff99 	bl	800f734 <__hexdig_fun>
 800f802:	1e07      	subs	r7, r0, #0
 800f804:	d1f9      	bne.n	800f7fa <__gethex+0x9a>
 800f806:	0028      	movs	r0, r5
 800f808:	9a03      	ldr	r2, [sp, #12]
 800f80a:	9907      	ldr	r1, [sp, #28]
 800f80c:	f001 fba4 	bl	8010f58 <strncmp>
 800f810:	2800      	cmp	r0, #0
 800f812:	d10e      	bne.n	800f832 <__gethex+0xd2>
 800f814:	2c00      	cmp	r4, #0
 800f816:	d107      	bne.n	800f828 <__gethex+0xc8>
 800f818:	9b03      	ldr	r3, [sp, #12]
 800f81a:	18ed      	adds	r5, r5, r3
 800f81c:	002c      	movs	r4, r5
 800f81e:	7828      	ldrb	r0, [r5, #0]
 800f820:	f7ff ff88 	bl	800f734 <__hexdig_fun>
 800f824:	2800      	cmp	r0, #0
 800f826:	d102      	bne.n	800f82e <__gethex+0xce>
 800f828:	1b64      	subs	r4, r4, r5
 800f82a:	00a7      	lsls	r7, r4, #2
 800f82c:	e003      	b.n	800f836 <__gethex+0xd6>
 800f82e:	3501      	adds	r5, #1
 800f830:	e7f5      	b.n	800f81e <__gethex+0xbe>
 800f832:	2c00      	cmp	r4, #0
 800f834:	d1f8      	bne.n	800f828 <__gethex+0xc8>
 800f836:	2220      	movs	r2, #32
 800f838:	782b      	ldrb	r3, [r5, #0]
 800f83a:	002e      	movs	r6, r5
 800f83c:	4393      	bics	r3, r2
 800f83e:	2b50      	cmp	r3, #80	; 0x50
 800f840:	d11d      	bne.n	800f87e <__gethex+0x11e>
 800f842:	786b      	ldrb	r3, [r5, #1]
 800f844:	2b2b      	cmp	r3, #43	; 0x2b
 800f846:	d02c      	beq.n	800f8a2 <__gethex+0x142>
 800f848:	2b2d      	cmp	r3, #45	; 0x2d
 800f84a:	d02e      	beq.n	800f8aa <__gethex+0x14a>
 800f84c:	2300      	movs	r3, #0
 800f84e:	1c6e      	adds	r6, r5, #1
 800f850:	9306      	str	r3, [sp, #24]
 800f852:	7830      	ldrb	r0, [r6, #0]
 800f854:	f7ff ff6e 	bl	800f734 <__hexdig_fun>
 800f858:	1e43      	subs	r3, r0, #1
 800f85a:	b2db      	uxtb	r3, r3
 800f85c:	2b18      	cmp	r3, #24
 800f85e:	d82b      	bhi.n	800f8b8 <__gethex+0x158>
 800f860:	3810      	subs	r0, #16
 800f862:	0004      	movs	r4, r0
 800f864:	7870      	ldrb	r0, [r6, #1]
 800f866:	f7ff ff65 	bl	800f734 <__hexdig_fun>
 800f86a:	1e43      	subs	r3, r0, #1
 800f86c:	b2db      	uxtb	r3, r3
 800f86e:	3601      	adds	r6, #1
 800f870:	2b18      	cmp	r3, #24
 800f872:	d91c      	bls.n	800f8ae <__gethex+0x14e>
 800f874:	9b06      	ldr	r3, [sp, #24]
 800f876:	2b00      	cmp	r3, #0
 800f878:	d000      	beq.n	800f87c <__gethex+0x11c>
 800f87a:	4264      	negs	r4, r4
 800f87c:	193f      	adds	r7, r7, r4
 800f87e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f880:	601e      	str	r6, [r3, #0]
 800f882:	9b04      	ldr	r3, [sp, #16]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d019      	beq.n	800f8bc <__gethex+0x15c>
 800f888:	2600      	movs	r6, #0
 800f88a:	9b08      	ldr	r3, [sp, #32]
 800f88c:	42b3      	cmp	r3, r6
 800f88e:	d100      	bne.n	800f892 <__gethex+0x132>
 800f890:	3606      	adds	r6, #6
 800f892:	0030      	movs	r0, r6
 800f894:	b00d      	add	sp, #52	; 0x34
 800f896:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f898:	2301      	movs	r3, #1
 800f89a:	2700      	movs	r7, #0
 800f89c:	9d01      	ldr	r5, [sp, #4]
 800f89e:	9304      	str	r3, [sp, #16]
 800f8a0:	e7c9      	b.n	800f836 <__gethex+0xd6>
 800f8a2:	2300      	movs	r3, #0
 800f8a4:	9306      	str	r3, [sp, #24]
 800f8a6:	1cae      	adds	r6, r5, #2
 800f8a8:	e7d3      	b.n	800f852 <__gethex+0xf2>
 800f8aa:	2301      	movs	r3, #1
 800f8ac:	e7fa      	b.n	800f8a4 <__gethex+0x144>
 800f8ae:	230a      	movs	r3, #10
 800f8b0:	435c      	muls	r4, r3
 800f8b2:	1824      	adds	r4, r4, r0
 800f8b4:	3c10      	subs	r4, #16
 800f8b6:	e7d5      	b.n	800f864 <__gethex+0x104>
 800f8b8:	002e      	movs	r6, r5
 800f8ba:	e7e0      	b.n	800f87e <__gethex+0x11e>
 800f8bc:	9b01      	ldr	r3, [sp, #4]
 800f8be:	9904      	ldr	r1, [sp, #16]
 800f8c0:	1aeb      	subs	r3, r5, r3
 800f8c2:	3b01      	subs	r3, #1
 800f8c4:	2b07      	cmp	r3, #7
 800f8c6:	dc0a      	bgt.n	800f8de <__gethex+0x17e>
 800f8c8:	9805      	ldr	r0, [sp, #20]
 800f8ca:	f000 fa65 	bl	800fd98 <_Balloc>
 800f8ce:	1e04      	subs	r4, r0, #0
 800f8d0:	d108      	bne.n	800f8e4 <__gethex+0x184>
 800f8d2:	0002      	movs	r2, r0
 800f8d4:	21de      	movs	r1, #222	; 0xde
 800f8d6:	4b64      	ldr	r3, [pc, #400]	; (800fa68 <__gethex+0x308>)
 800f8d8:	4864      	ldr	r0, [pc, #400]	; (800fa6c <__gethex+0x30c>)
 800f8da:	f001 fb5d 	bl	8010f98 <__assert_func>
 800f8de:	3101      	adds	r1, #1
 800f8e0:	105b      	asrs	r3, r3, #1
 800f8e2:	e7ef      	b.n	800f8c4 <__gethex+0x164>
 800f8e4:	0003      	movs	r3, r0
 800f8e6:	3314      	adds	r3, #20
 800f8e8:	9304      	str	r3, [sp, #16]
 800f8ea:	9309      	str	r3, [sp, #36]	; 0x24
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	001e      	movs	r6, r3
 800f8f0:	9306      	str	r3, [sp, #24]
 800f8f2:	9b01      	ldr	r3, [sp, #4]
 800f8f4:	42ab      	cmp	r3, r5
 800f8f6:	d340      	bcc.n	800f97a <__gethex+0x21a>
 800f8f8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f8fa:	9b04      	ldr	r3, [sp, #16]
 800f8fc:	c540      	stmia	r5!, {r6}
 800f8fe:	1aed      	subs	r5, r5, r3
 800f900:	10ad      	asrs	r5, r5, #2
 800f902:	0030      	movs	r0, r6
 800f904:	6125      	str	r5, [r4, #16]
 800f906:	f000 fb3f 	bl	800ff88 <__hi0bits>
 800f90a:	9b02      	ldr	r3, [sp, #8]
 800f90c:	016d      	lsls	r5, r5, #5
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	1a2e      	subs	r6, r5, r0
 800f912:	9301      	str	r3, [sp, #4]
 800f914:	429e      	cmp	r6, r3
 800f916:	dd5a      	ble.n	800f9ce <__gethex+0x26e>
 800f918:	1af6      	subs	r6, r6, r3
 800f91a:	0031      	movs	r1, r6
 800f91c:	0020      	movs	r0, r4
 800f91e:	f000 fefc 	bl	801071a <__any_on>
 800f922:	1e05      	subs	r5, r0, #0
 800f924:	d016      	beq.n	800f954 <__gethex+0x1f4>
 800f926:	2501      	movs	r5, #1
 800f928:	211f      	movs	r1, #31
 800f92a:	0028      	movs	r0, r5
 800f92c:	1e73      	subs	r3, r6, #1
 800f92e:	4019      	ands	r1, r3
 800f930:	4088      	lsls	r0, r1
 800f932:	0001      	movs	r1, r0
 800f934:	115a      	asrs	r2, r3, #5
 800f936:	9804      	ldr	r0, [sp, #16]
 800f938:	0092      	lsls	r2, r2, #2
 800f93a:	5812      	ldr	r2, [r2, r0]
 800f93c:	420a      	tst	r2, r1
 800f93e:	d009      	beq.n	800f954 <__gethex+0x1f4>
 800f940:	42ab      	cmp	r3, r5
 800f942:	dd06      	ble.n	800f952 <__gethex+0x1f2>
 800f944:	0020      	movs	r0, r4
 800f946:	1eb1      	subs	r1, r6, #2
 800f948:	f000 fee7 	bl	801071a <__any_on>
 800f94c:	3502      	adds	r5, #2
 800f94e:	2800      	cmp	r0, #0
 800f950:	d100      	bne.n	800f954 <__gethex+0x1f4>
 800f952:	2502      	movs	r5, #2
 800f954:	0031      	movs	r1, r6
 800f956:	0020      	movs	r0, r4
 800f958:	f7ff fe98 	bl	800f68c <rshift>
 800f95c:	19bf      	adds	r7, r7, r6
 800f95e:	9b02      	ldr	r3, [sp, #8]
 800f960:	689b      	ldr	r3, [r3, #8]
 800f962:	9303      	str	r3, [sp, #12]
 800f964:	42bb      	cmp	r3, r7
 800f966:	da42      	bge.n	800f9ee <__gethex+0x28e>
 800f968:	0021      	movs	r1, r4
 800f96a:	9805      	ldr	r0, [sp, #20]
 800f96c:	f000 fa58 	bl	800fe20 <_Bfree>
 800f970:	2300      	movs	r3, #0
 800f972:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f974:	26a3      	movs	r6, #163	; 0xa3
 800f976:	6013      	str	r3, [r2, #0]
 800f978:	e78b      	b.n	800f892 <__gethex+0x132>
 800f97a:	1e6b      	subs	r3, r5, #1
 800f97c:	9308      	str	r3, [sp, #32]
 800f97e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f980:	781b      	ldrb	r3, [r3, #0]
 800f982:	4293      	cmp	r3, r2
 800f984:	d014      	beq.n	800f9b0 <__gethex+0x250>
 800f986:	9b06      	ldr	r3, [sp, #24]
 800f988:	2b20      	cmp	r3, #32
 800f98a:	d104      	bne.n	800f996 <__gethex+0x236>
 800f98c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f98e:	c340      	stmia	r3!, {r6}
 800f990:	2600      	movs	r6, #0
 800f992:	9309      	str	r3, [sp, #36]	; 0x24
 800f994:	9606      	str	r6, [sp, #24]
 800f996:	9b08      	ldr	r3, [sp, #32]
 800f998:	7818      	ldrb	r0, [r3, #0]
 800f99a:	f7ff fecb 	bl	800f734 <__hexdig_fun>
 800f99e:	230f      	movs	r3, #15
 800f9a0:	4018      	ands	r0, r3
 800f9a2:	9b06      	ldr	r3, [sp, #24]
 800f9a4:	9d08      	ldr	r5, [sp, #32]
 800f9a6:	4098      	lsls	r0, r3
 800f9a8:	3304      	adds	r3, #4
 800f9aa:	4306      	orrs	r6, r0
 800f9ac:	9306      	str	r3, [sp, #24]
 800f9ae:	e7a0      	b.n	800f8f2 <__gethex+0x192>
 800f9b0:	2301      	movs	r3, #1
 800f9b2:	9a03      	ldr	r2, [sp, #12]
 800f9b4:	1a9d      	subs	r5, r3, r2
 800f9b6:	9b08      	ldr	r3, [sp, #32]
 800f9b8:	195d      	adds	r5, r3, r5
 800f9ba:	9b01      	ldr	r3, [sp, #4]
 800f9bc:	429d      	cmp	r5, r3
 800f9be:	d3e2      	bcc.n	800f986 <__gethex+0x226>
 800f9c0:	0028      	movs	r0, r5
 800f9c2:	9907      	ldr	r1, [sp, #28]
 800f9c4:	f001 fac8 	bl	8010f58 <strncmp>
 800f9c8:	2800      	cmp	r0, #0
 800f9ca:	d1dc      	bne.n	800f986 <__gethex+0x226>
 800f9cc:	e791      	b.n	800f8f2 <__gethex+0x192>
 800f9ce:	9b01      	ldr	r3, [sp, #4]
 800f9d0:	2500      	movs	r5, #0
 800f9d2:	429e      	cmp	r6, r3
 800f9d4:	dac3      	bge.n	800f95e <__gethex+0x1fe>
 800f9d6:	1b9e      	subs	r6, r3, r6
 800f9d8:	0021      	movs	r1, r4
 800f9da:	0032      	movs	r2, r6
 800f9dc:	9805      	ldr	r0, [sp, #20]
 800f9de:	f000 fc3d 	bl	801025c <__lshift>
 800f9e2:	0003      	movs	r3, r0
 800f9e4:	3314      	adds	r3, #20
 800f9e6:	0004      	movs	r4, r0
 800f9e8:	1bbf      	subs	r7, r7, r6
 800f9ea:	9304      	str	r3, [sp, #16]
 800f9ec:	e7b7      	b.n	800f95e <__gethex+0x1fe>
 800f9ee:	9b02      	ldr	r3, [sp, #8]
 800f9f0:	685e      	ldr	r6, [r3, #4]
 800f9f2:	42be      	cmp	r6, r7
 800f9f4:	dd71      	ble.n	800fada <__gethex+0x37a>
 800f9f6:	9b01      	ldr	r3, [sp, #4]
 800f9f8:	1bf6      	subs	r6, r6, r7
 800f9fa:	42b3      	cmp	r3, r6
 800f9fc:	dc38      	bgt.n	800fa70 <__gethex+0x310>
 800f9fe:	9b02      	ldr	r3, [sp, #8]
 800fa00:	68db      	ldr	r3, [r3, #12]
 800fa02:	2b02      	cmp	r3, #2
 800fa04:	d026      	beq.n	800fa54 <__gethex+0x2f4>
 800fa06:	2b03      	cmp	r3, #3
 800fa08:	d028      	beq.n	800fa5c <__gethex+0x2fc>
 800fa0a:	2b01      	cmp	r3, #1
 800fa0c:	d119      	bne.n	800fa42 <__gethex+0x2e2>
 800fa0e:	9b01      	ldr	r3, [sp, #4]
 800fa10:	42b3      	cmp	r3, r6
 800fa12:	d116      	bne.n	800fa42 <__gethex+0x2e2>
 800fa14:	2b01      	cmp	r3, #1
 800fa16:	d10d      	bne.n	800fa34 <__gethex+0x2d4>
 800fa18:	9b02      	ldr	r3, [sp, #8]
 800fa1a:	2662      	movs	r6, #98	; 0x62
 800fa1c:	685b      	ldr	r3, [r3, #4]
 800fa1e:	9301      	str	r3, [sp, #4]
 800fa20:	9a01      	ldr	r2, [sp, #4]
 800fa22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa24:	601a      	str	r2, [r3, #0]
 800fa26:	2301      	movs	r3, #1
 800fa28:	9a04      	ldr	r2, [sp, #16]
 800fa2a:	6123      	str	r3, [r4, #16]
 800fa2c:	6013      	str	r3, [r2, #0]
 800fa2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fa30:	601c      	str	r4, [r3, #0]
 800fa32:	e72e      	b.n	800f892 <__gethex+0x132>
 800fa34:	9901      	ldr	r1, [sp, #4]
 800fa36:	0020      	movs	r0, r4
 800fa38:	3901      	subs	r1, #1
 800fa3a:	f000 fe6e 	bl	801071a <__any_on>
 800fa3e:	2800      	cmp	r0, #0
 800fa40:	d1ea      	bne.n	800fa18 <__gethex+0x2b8>
 800fa42:	0021      	movs	r1, r4
 800fa44:	9805      	ldr	r0, [sp, #20]
 800fa46:	f000 f9eb 	bl	800fe20 <_Bfree>
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fa4e:	2650      	movs	r6, #80	; 0x50
 800fa50:	6013      	str	r3, [r2, #0]
 800fa52:	e71e      	b.n	800f892 <__gethex+0x132>
 800fa54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d1f3      	bne.n	800fa42 <__gethex+0x2e2>
 800fa5a:	e7dd      	b.n	800fa18 <__gethex+0x2b8>
 800fa5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d1da      	bne.n	800fa18 <__gethex+0x2b8>
 800fa62:	e7ee      	b.n	800fa42 <__gethex+0x2e2>
 800fa64:	08013168 	.word	0x08013168
 800fa68:	080130f1 	.word	0x080130f1
 800fa6c:	08013102 	.word	0x08013102
 800fa70:	1e77      	subs	r7, r6, #1
 800fa72:	2d00      	cmp	r5, #0
 800fa74:	d12f      	bne.n	800fad6 <__gethex+0x376>
 800fa76:	2f00      	cmp	r7, #0
 800fa78:	d004      	beq.n	800fa84 <__gethex+0x324>
 800fa7a:	0039      	movs	r1, r7
 800fa7c:	0020      	movs	r0, r4
 800fa7e:	f000 fe4c 	bl	801071a <__any_on>
 800fa82:	0005      	movs	r5, r0
 800fa84:	231f      	movs	r3, #31
 800fa86:	117a      	asrs	r2, r7, #5
 800fa88:	401f      	ands	r7, r3
 800fa8a:	3b1e      	subs	r3, #30
 800fa8c:	40bb      	lsls	r3, r7
 800fa8e:	9904      	ldr	r1, [sp, #16]
 800fa90:	0092      	lsls	r2, r2, #2
 800fa92:	5852      	ldr	r2, [r2, r1]
 800fa94:	421a      	tst	r2, r3
 800fa96:	d001      	beq.n	800fa9c <__gethex+0x33c>
 800fa98:	2302      	movs	r3, #2
 800fa9a:	431d      	orrs	r5, r3
 800fa9c:	9b01      	ldr	r3, [sp, #4]
 800fa9e:	0031      	movs	r1, r6
 800faa0:	1b9b      	subs	r3, r3, r6
 800faa2:	2602      	movs	r6, #2
 800faa4:	0020      	movs	r0, r4
 800faa6:	9301      	str	r3, [sp, #4]
 800faa8:	f7ff fdf0 	bl	800f68c <rshift>
 800faac:	9b02      	ldr	r3, [sp, #8]
 800faae:	685f      	ldr	r7, [r3, #4]
 800fab0:	2d00      	cmp	r5, #0
 800fab2:	d041      	beq.n	800fb38 <__gethex+0x3d8>
 800fab4:	9b02      	ldr	r3, [sp, #8]
 800fab6:	68db      	ldr	r3, [r3, #12]
 800fab8:	2b02      	cmp	r3, #2
 800faba:	d010      	beq.n	800fade <__gethex+0x37e>
 800fabc:	2b03      	cmp	r3, #3
 800fabe:	d012      	beq.n	800fae6 <__gethex+0x386>
 800fac0:	2b01      	cmp	r3, #1
 800fac2:	d106      	bne.n	800fad2 <__gethex+0x372>
 800fac4:	07aa      	lsls	r2, r5, #30
 800fac6:	d504      	bpl.n	800fad2 <__gethex+0x372>
 800fac8:	9a04      	ldr	r2, [sp, #16]
 800faca:	6810      	ldr	r0, [r2, #0]
 800facc:	4305      	orrs	r5, r0
 800face:	421d      	tst	r5, r3
 800fad0:	d10c      	bne.n	800faec <__gethex+0x38c>
 800fad2:	2310      	movs	r3, #16
 800fad4:	e02f      	b.n	800fb36 <__gethex+0x3d6>
 800fad6:	2501      	movs	r5, #1
 800fad8:	e7d4      	b.n	800fa84 <__gethex+0x324>
 800fada:	2601      	movs	r6, #1
 800fadc:	e7e8      	b.n	800fab0 <__gethex+0x350>
 800fade:	2301      	movs	r3, #1
 800fae0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800fae2:	1a9b      	subs	r3, r3, r2
 800fae4:	9313      	str	r3, [sp, #76]	; 0x4c
 800fae6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d0f2      	beq.n	800fad2 <__gethex+0x372>
 800faec:	6923      	ldr	r3, [r4, #16]
 800faee:	2000      	movs	r0, #0
 800faf0:	9303      	str	r3, [sp, #12]
 800faf2:	009b      	lsls	r3, r3, #2
 800faf4:	9304      	str	r3, [sp, #16]
 800faf6:	0023      	movs	r3, r4
 800faf8:	9a04      	ldr	r2, [sp, #16]
 800fafa:	3314      	adds	r3, #20
 800fafc:	1899      	adds	r1, r3, r2
 800fafe:	681a      	ldr	r2, [r3, #0]
 800fb00:	1c55      	adds	r5, r2, #1
 800fb02:	d01e      	beq.n	800fb42 <__gethex+0x3e2>
 800fb04:	3201      	adds	r2, #1
 800fb06:	601a      	str	r2, [r3, #0]
 800fb08:	0023      	movs	r3, r4
 800fb0a:	3314      	adds	r3, #20
 800fb0c:	2e02      	cmp	r6, #2
 800fb0e:	d140      	bne.n	800fb92 <__gethex+0x432>
 800fb10:	9a02      	ldr	r2, [sp, #8]
 800fb12:	9901      	ldr	r1, [sp, #4]
 800fb14:	6812      	ldr	r2, [r2, #0]
 800fb16:	3a01      	subs	r2, #1
 800fb18:	428a      	cmp	r2, r1
 800fb1a:	d10b      	bne.n	800fb34 <__gethex+0x3d4>
 800fb1c:	114a      	asrs	r2, r1, #5
 800fb1e:	211f      	movs	r1, #31
 800fb20:	9801      	ldr	r0, [sp, #4]
 800fb22:	0092      	lsls	r2, r2, #2
 800fb24:	4001      	ands	r1, r0
 800fb26:	2001      	movs	r0, #1
 800fb28:	0005      	movs	r5, r0
 800fb2a:	408d      	lsls	r5, r1
 800fb2c:	58d3      	ldr	r3, [r2, r3]
 800fb2e:	422b      	tst	r3, r5
 800fb30:	d000      	beq.n	800fb34 <__gethex+0x3d4>
 800fb32:	2601      	movs	r6, #1
 800fb34:	2320      	movs	r3, #32
 800fb36:	431e      	orrs	r6, r3
 800fb38:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fb3a:	601c      	str	r4, [r3, #0]
 800fb3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb3e:	601f      	str	r7, [r3, #0]
 800fb40:	e6a7      	b.n	800f892 <__gethex+0x132>
 800fb42:	c301      	stmia	r3!, {r0}
 800fb44:	4299      	cmp	r1, r3
 800fb46:	d8da      	bhi.n	800fafe <__gethex+0x39e>
 800fb48:	9b03      	ldr	r3, [sp, #12]
 800fb4a:	68a2      	ldr	r2, [r4, #8]
 800fb4c:	4293      	cmp	r3, r2
 800fb4e:	db17      	blt.n	800fb80 <__gethex+0x420>
 800fb50:	6863      	ldr	r3, [r4, #4]
 800fb52:	9805      	ldr	r0, [sp, #20]
 800fb54:	1c59      	adds	r1, r3, #1
 800fb56:	f000 f91f 	bl	800fd98 <_Balloc>
 800fb5a:	1e05      	subs	r5, r0, #0
 800fb5c:	d103      	bne.n	800fb66 <__gethex+0x406>
 800fb5e:	0002      	movs	r2, r0
 800fb60:	2184      	movs	r1, #132	; 0x84
 800fb62:	4b1c      	ldr	r3, [pc, #112]	; (800fbd4 <__gethex+0x474>)
 800fb64:	e6b8      	b.n	800f8d8 <__gethex+0x178>
 800fb66:	0021      	movs	r1, r4
 800fb68:	6923      	ldr	r3, [r4, #16]
 800fb6a:	310c      	adds	r1, #12
 800fb6c:	1c9a      	adds	r2, r3, #2
 800fb6e:	0092      	lsls	r2, r2, #2
 800fb70:	300c      	adds	r0, #12
 800fb72:	f7fe fca5 	bl	800e4c0 <memcpy>
 800fb76:	0021      	movs	r1, r4
 800fb78:	9805      	ldr	r0, [sp, #20]
 800fb7a:	f000 f951 	bl	800fe20 <_Bfree>
 800fb7e:	002c      	movs	r4, r5
 800fb80:	6923      	ldr	r3, [r4, #16]
 800fb82:	1c5a      	adds	r2, r3, #1
 800fb84:	6122      	str	r2, [r4, #16]
 800fb86:	2201      	movs	r2, #1
 800fb88:	3304      	adds	r3, #4
 800fb8a:	009b      	lsls	r3, r3, #2
 800fb8c:	18e3      	adds	r3, r4, r3
 800fb8e:	605a      	str	r2, [r3, #4]
 800fb90:	e7ba      	b.n	800fb08 <__gethex+0x3a8>
 800fb92:	6922      	ldr	r2, [r4, #16]
 800fb94:	9903      	ldr	r1, [sp, #12]
 800fb96:	428a      	cmp	r2, r1
 800fb98:	dd09      	ble.n	800fbae <__gethex+0x44e>
 800fb9a:	2101      	movs	r1, #1
 800fb9c:	0020      	movs	r0, r4
 800fb9e:	f7ff fd75 	bl	800f68c <rshift>
 800fba2:	9b02      	ldr	r3, [sp, #8]
 800fba4:	3701      	adds	r7, #1
 800fba6:	689b      	ldr	r3, [r3, #8]
 800fba8:	42bb      	cmp	r3, r7
 800fbaa:	dac2      	bge.n	800fb32 <__gethex+0x3d2>
 800fbac:	e6dc      	b.n	800f968 <__gethex+0x208>
 800fbae:	221f      	movs	r2, #31
 800fbb0:	9d01      	ldr	r5, [sp, #4]
 800fbb2:	9901      	ldr	r1, [sp, #4]
 800fbb4:	2601      	movs	r6, #1
 800fbb6:	4015      	ands	r5, r2
 800fbb8:	4211      	tst	r1, r2
 800fbba:	d0bb      	beq.n	800fb34 <__gethex+0x3d4>
 800fbbc:	9a04      	ldr	r2, [sp, #16]
 800fbbe:	189b      	adds	r3, r3, r2
 800fbc0:	3b04      	subs	r3, #4
 800fbc2:	6818      	ldr	r0, [r3, #0]
 800fbc4:	f000 f9e0 	bl	800ff88 <__hi0bits>
 800fbc8:	2320      	movs	r3, #32
 800fbca:	1b5d      	subs	r5, r3, r5
 800fbcc:	42a8      	cmp	r0, r5
 800fbce:	dbe4      	blt.n	800fb9a <__gethex+0x43a>
 800fbd0:	e7b0      	b.n	800fb34 <__gethex+0x3d4>
 800fbd2:	46c0      	nop			; (mov r8, r8)
 800fbd4:	080130f1 	.word	0x080130f1

0800fbd8 <L_shift>:
 800fbd8:	2308      	movs	r3, #8
 800fbda:	b570      	push	{r4, r5, r6, lr}
 800fbdc:	2520      	movs	r5, #32
 800fbde:	1a9a      	subs	r2, r3, r2
 800fbe0:	0092      	lsls	r2, r2, #2
 800fbe2:	1aad      	subs	r5, r5, r2
 800fbe4:	6843      	ldr	r3, [r0, #4]
 800fbe6:	6806      	ldr	r6, [r0, #0]
 800fbe8:	001c      	movs	r4, r3
 800fbea:	40ac      	lsls	r4, r5
 800fbec:	40d3      	lsrs	r3, r2
 800fbee:	4334      	orrs	r4, r6
 800fbf0:	6004      	str	r4, [r0, #0]
 800fbf2:	6043      	str	r3, [r0, #4]
 800fbf4:	3004      	adds	r0, #4
 800fbf6:	4288      	cmp	r0, r1
 800fbf8:	d3f4      	bcc.n	800fbe4 <L_shift+0xc>
 800fbfa:	bd70      	pop	{r4, r5, r6, pc}

0800fbfc <__match>:
 800fbfc:	b530      	push	{r4, r5, lr}
 800fbfe:	6803      	ldr	r3, [r0, #0]
 800fc00:	780c      	ldrb	r4, [r1, #0]
 800fc02:	3301      	adds	r3, #1
 800fc04:	2c00      	cmp	r4, #0
 800fc06:	d102      	bne.n	800fc0e <__match+0x12>
 800fc08:	6003      	str	r3, [r0, #0]
 800fc0a:	2001      	movs	r0, #1
 800fc0c:	bd30      	pop	{r4, r5, pc}
 800fc0e:	781a      	ldrb	r2, [r3, #0]
 800fc10:	0015      	movs	r5, r2
 800fc12:	3d41      	subs	r5, #65	; 0x41
 800fc14:	2d19      	cmp	r5, #25
 800fc16:	d800      	bhi.n	800fc1a <__match+0x1e>
 800fc18:	3220      	adds	r2, #32
 800fc1a:	3101      	adds	r1, #1
 800fc1c:	42a2      	cmp	r2, r4
 800fc1e:	d0ef      	beq.n	800fc00 <__match+0x4>
 800fc20:	2000      	movs	r0, #0
 800fc22:	e7f3      	b.n	800fc0c <__match+0x10>

0800fc24 <__hexnan>:
 800fc24:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fc26:	680b      	ldr	r3, [r1, #0]
 800fc28:	b08b      	sub	sp, #44	; 0x2c
 800fc2a:	9201      	str	r2, [sp, #4]
 800fc2c:	9901      	ldr	r1, [sp, #4]
 800fc2e:	115a      	asrs	r2, r3, #5
 800fc30:	0092      	lsls	r2, r2, #2
 800fc32:	188a      	adds	r2, r1, r2
 800fc34:	9202      	str	r2, [sp, #8]
 800fc36:	0019      	movs	r1, r3
 800fc38:	221f      	movs	r2, #31
 800fc3a:	4011      	ands	r1, r2
 800fc3c:	9008      	str	r0, [sp, #32]
 800fc3e:	9106      	str	r1, [sp, #24]
 800fc40:	4213      	tst	r3, r2
 800fc42:	d002      	beq.n	800fc4a <__hexnan+0x26>
 800fc44:	9b02      	ldr	r3, [sp, #8]
 800fc46:	3304      	adds	r3, #4
 800fc48:	9302      	str	r3, [sp, #8]
 800fc4a:	9b02      	ldr	r3, [sp, #8]
 800fc4c:	2500      	movs	r5, #0
 800fc4e:	1f1e      	subs	r6, r3, #4
 800fc50:	0037      	movs	r7, r6
 800fc52:	0034      	movs	r4, r6
 800fc54:	9b08      	ldr	r3, [sp, #32]
 800fc56:	6035      	str	r5, [r6, #0]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	9507      	str	r5, [sp, #28]
 800fc5c:	9305      	str	r3, [sp, #20]
 800fc5e:	9503      	str	r5, [sp, #12]
 800fc60:	9b05      	ldr	r3, [sp, #20]
 800fc62:	3301      	adds	r3, #1
 800fc64:	9309      	str	r3, [sp, #36]	; 0x24
 800fc66:	9b05      	ldr	r3, [sp, #20]
 800fc68:	785b      	ldrb	r3, [r3, #1]
 800fc6a:	9304      	str	r3, [sp, #16]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d028      	beq.n	800fcc2 <__hexnan+0x9e>
 800fc70:	9804      	ldr	r0, [sp, #16]
 800fc72:	f7ff fd5f 	bl	800f734 <__hexdig_fun>
 800fc76:	2800      	cmp	r0, #0
 800fc78:	d154      	bne.n	800fd24 <__hexnan+0x100>
 800fc7a:	9b04      	ldr	r3, [sp, #16]
 800fc7c:	2b20      	cmp	r3, #32
 800fc7e:	d819      	bhi.n	800fcb4 <__hexnan+0x90>
 800fc80:	9b03      	ldr	r3, [sp, #12]
 800fc82:	9a07      	ldr	r2, [sp, #28]
 800fc84:	4293      	cmp	r3, r2
 800fc86:	dd12      	ble.n	800fcae <__hexnan+0x8a>
 800fc88:	42bc      	cmp	r4, r7
 800fc8a:	d206      	bcs.n	800fc9a <__hexnan+0x76>
 800fc8c:	2d07      	cmp	r5, #7
 800fc8e:	dc04      	bgt.n	800fc9a <__hexnan+0x76>
 800fc90:	002a      	movs	r2, r5
 800fc92:	0039      	movs	r1, r7
 800fc94:	0020      	movs	r0, r4
 800fc96:	f7ff ff9f 	bl	800fbd8 <L_shift>
 800fc9a:	9b01      	ldr	r3, [sp, #4]
 800fc9c:	2508      	movs	r5, #8
 800fc9e:	429c      	cmp	r4, r3
 800fca0:	d905      	bls.n	800fcae <__hexnan+0x8a>
 800fca2:	1f27      	subs	r7, r4, #4
 800fca4:	2500      	movs	r5, #0
 800fca6:	003c      	movs	r4, r7
 800fca8:	9b03      	ldr	r3, [sp, #12]
 800fcaa:	603d      	str	r5, [r7, #0]
 800fcac:	9307      	str	r3, [sp, #28]
 800fcae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcb0:	9305      	str	r3, [sp, #20]
 800fcb2:	e7d5      	b.n	800fc60 <__hexnan+0x3c>
 800fcb4:	9b04      	ldr	r3, [sp, #16]
 800fcb6:	2b29      	cmp	r3, #41	; 0x29
 800fcb8:	d159      	bne.n	800fd6e <__hexnan+0x14a>
 800fcba:	9b05      	ldr	r3, [sp, #20]
 800fcbc:	9a08      	ldr	r2, [sp, #32]
 800fcbe:	3302      	adds	r3, #2
 800fcc0:	6013      	str	r3, [r2, #0]
 800fcc2:	9b03      	ldr	r3, [sp, #12]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d052      	beq.n	800fd6e <__hexnan+0x14a>
 800fcc8:	42bc      	cmp	r4, r7
 800fcca:	d206      	bcs.n	800fcda <__hexnan+0xb6>
 800fccc:	2d07      	cmp	r5, #7
 800fcce:	dc04      	bgt.n	800fcda <__hexnan+0xb6>
 800fcd0:	002a      	movs	r2, r5
 800fcd2:	0039      	movs	r1, r7
 800fcd4:	0020      	movs	r0, r4
 800fcd6:	f7ff ff7f 	bl	800fbd8 <L_shift>
 800fcda:	9b01      	ldr	r3, [sp, #4]
 800fcdc:	429c      	cmp	r4, r3
 800fcde:	d935      	bls.n	800fd4c <__hexnan+0x128>
 800fce0:	001a      	movs	r2, r3
 800fce2:	0023      	movs	r3, r4
 800fce4:	cb02      	ldmia	r3!, {r1}
 800fce6:	c202      	stmia	r2!, {r1}
 800fce8:	429e      	cmp	r6, r3
 800fcea:	d2fb      	bcs.n	800fce4 <__hexnan+0xc0>
 800fcec:	9b02      	ldr	r3, [sp, #8]
 800fcee:	1c61      	adds	r1, r4, #1
 800fcf0:	1eda      	subs	r2, r3, #3
 800fcf2:	2304      	movs	r3, #4
 800fcf4:	4291      	cmp	r1, r2
 800fcf6:	d805      	bhi.n	800fd04 <__hexnan+0xe0>
 800fcf8:	9b02      	ldr	r3, [sp, #8]
 800fcfa:	3b04      	subs	r3, #4
 800fcfc:	1b1b      	subs	r3, r3, r4
 800fcfe:	089b      	lsrs	r3, r3, #2
 800fd00:	3301      	adds	r3, #1
 800fd02:	009b      	lsls	r3, r3, #2
 800fd04:	9a01      	ldr	r2, [sp, #4]
 800fd06:	18d3      	adds	r3, r2, r3
 800fd08:	2200      	movs	r2, #0
 800fd0a:	c304      	stmia	r3!, {r2}
 800fd0c:	429e      	cmp	r6, r3
 800fd0e:	d2fc      	bcs.n	800fd0a <__hexnan+0xe6>
 800fd10:	6833      	ldr	r3, [r6, #0]
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d104      	bne.n	800fd20 <__hexnan+0xfc>
 800fd16:	9b01      	ldr	r3, [sp, #4]
 800fd18:	429e      	cmp	r6, r3
 800fd1a:	d126      	bne.n	800fd6a <__hexnan+0x146>
 800fd1c:	2301      	movs	r3, #1
 800fd1e:	6033      	str	r3, [r6, #0]
 800fd20:	2005      	movs	r0, #5
 800fd22:	e025      	b.n	800fd70 <__hexnan+0x14c>
 800fd24:	9b03      	ldr	r3, [sp, #12]
 800fd26:	3501      	adds	r5, #1
 800fd28:	3301      	adds	r3, #1
 800fd2a:	9303      	str	r3, [sp, #12]
 800fd2c:	2d08      	cmp	r5, #8
 800fd2e:	dd06      	ble.n	800fd3e <__hexnan+0x11a>
 800fd30:	9b01      	ldr	r3, [sp, #4]
 800fd32:	429c      	cmp	r4, r3
 800fd34:	d9bb      	bls.n	800fcae <__hexnan+0x8a>
 800fd36:	2300      	movs	r3, #0
 800fd38:	2501      	movs	r5, #1
 800fd3a:	3c04      	subs	r4, #4
 800fd3c:	6023      	str	r3, [r4, #0]
 800fd3e:	220f      	movs	r2, #15
 800fd40:	6823      	ldr	r3, [r4, #0]
 800fd42:	4010      	ands	r0, r2
 800fd44:	011b      	lsls	r3, r3, #4
 800fd46:	4318      	orrs	r0, r3
 800fd48:	6020      	str	r0, [r4, #0]
 800fd4a:	e7b0      	b.n	800fcae <__hexnan+0x8a>
 800fd4c:	9b06      	ldr	r3, [sp, #24]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d0de      	beq.n	800fd10 <__hexnan+0xec>
 800fd52:	2120      	movs	r1, #32
 800fd54:	9a06      	ldr	r2, [sp, #24]
 800fd56:	9b02      	ldr	r3, [sp, #8]
 800fd58:	1a89      	subs	r1, r1, r2
 800fd5a:	2201      	movs	r2, #1
 800fd5c:	4252      	negs	r2, r2
 800fd5e:	40ca      	lsrs	r2, r1
 800fd60:	3b04      	subs	r3, #4
 800fd62:	6819      	ldr	r1, [r3, #0]
 800fd64:	400a      	ands	r2, r1
 800fd66:	601a      	str	r2, [r3, #0]
 800fd68:	e7d2      	b.n	800fd10 <__hexnan+0xec>
 800fd6a:	3e04      	subs	r6, #4
 800fd6c:	e7d0      	b.n	800fd10 <__hexnan+0xec>
 800fd6e:	2004      	movs	r0, #4
 800fd70:	b00b      	add	sp, #44	; 0x2c
 800fd72:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800fd74 <__ascii_mbtowc>:
 800fd74:	b082      	sub	sp, #8
 800fd76:	2900      	cmp	r1, #0
 800fd78:	d100      	bne.n	800fd7c <__ascii_mbtowc+0x8>
 800fd7a:	a901      	add	r1, sp, #4
 800fd7c:	1e10      	subs	r0, r2, #0
 800fd7e:	d006      	beq.n	800fd8e <__ascii_mbtowc+0x1a>
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d006      	beq.n	800fd92 <__ascii_mbtowc+0x1e>
 800fd84:	7813      	ldrb	r3, [r2, #0]
 800fd86:	600b      	str	r3, [r1, #0]
 800fd88:	7810      	ldrb	r0, [r2, #0]
 800fd8a:	1e43      	subs	r3, r0, #1
 800fd8c:	4198      	sbcs	r0, r3
 800fd8e:	b002      	add	sp, #8
 800fd90:	4770      	bx	lr
 800fd92:	2002      	movs	r0, #2
 800fd94:	4240      	negs	r0, r0
 800fd96:	e7fa      	b.n	800fd8e <__ascii_mbtowc+0x1a>

0800fd98 <_Balloc>:
 800fd98:	b570      	push	{r4, r5, r6, lr}
 800fd9a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fd9c:	0006      	movs	r6, r0
 800fd9e:	000c      	movs	r4, r1
 800fda0:	2d00      	cmp	r5, #0
 800fda2:	d10e      	bne.n	800fdc2 <_Balloc+0x2a>
 800fda4:	2010      	movs	r0, #16
 800fda6:	f001 ffcb 	bl	8011d40 <malloc>
 800fdaa:	1e02      	subs	r2, r0, #0
 800fdac:	6270      	str	r0, [r6, #36]	; 0x24
 800fdae:	d104      	bne.n	800fdba <_Balloc+0x22>
 800fdb0:	2166      	movs	r1, #102	; 0x66
 800fdb2:	4b19      	ldr	r3, [pc, #100]	; (800fe18 <_Balloc+0x80>)
 800fdb4:	4819      	ldr	r0, [pc, #100]	; (800fe1c <_Balloc+0x84>)
 800fdb6:	f001 f8ef 	bl	8010f98 <__assert_func>
 800fdba:	6045      	str	r5, [r0, #4]
 800fdbc:	6085      	str	r5, [r0, #8]
 800fdbe:	6005      	str	r5, [r0, #0]
 800fdc0:	60c5      	str	r5, [r0, #12]
 800fdc2:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800fdc4:	68eb      	ldr	r3, [r5, #12]
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d013      	beq.n	800fdf2 <_Balloc+0x5a>
 800fdca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800fdcc:	00a2      	lsls	r2, r4, #2
 800fdce:	68db      	ldr	r3, [r3, #12]
 800fdd0:	189b      	adds	r3, r3, r2
 800fdd2:	6818      	ldr	r0, [r3, #0]
 800fdd4:	2800      	cmp	r0, #0
 800fdd6:	d118      	bne.n	800fe0a <_Balloc+0x72>
 800fdd8:	2101      	movs	r1, #1
 800fdda:	000d      	movs	r5, r1
 800fddc:	40a5      	lsls	r5, r4
 800fdde:	1d6a      	adds	r2, r5, #5
 800fde0:	0030      	movs	r0, r6
 800fde2:	0092      	lsls	r2, r2, #2
 800fde4:	f000 fcbc 	bl	8010760 <_calloc_r>
 800fde8:	2800      	cmp	r0, #0
 800fdea:	d00c      	beq.n	800fe06 <_Balloc+0x6e>
 800fdec:	6044      	str	r4, [r0, #4]
 800fdee:	6085      	str	r5, [r0, #8]
 800fdf0:	e00d      	b.n	800fe0e <_Balloc+0x76>
 800fdf2:	2221      	movs	r2, #33	; 0x21
 800fdf4:	2104      	movs	r1, #4
 800fdf6:	0030      	movs	r0, r6
 800fdf8:	f000 fcb2 	bl	8010760 <_calloc_r>
 800fdfc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800fdfe:	60e8      	str	r0, [r5, #12]
 800fe00:	68db      	ldr	r3, [r3, #12]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d1e1      	bne.n	800fdca <_Balloc+0x32>
 800fe06:	2000      	movs	r0, #0
 800fe08:	bd70      	pop	{r4, r5, r6, pc}
 800fe0a:	6802      	ldr	r2, [r0, #0]
 800fe0c:	601a      	str	r2, [r3, #0]
 800fe0e:	2300      	movs	r3, #0
 800fe10:	6103      	str	r3, [r0, #16]
 800fe12:	60c3      	str	r3, [r0, #12]
 800fe14:	e7f8      	b.n	800fe08 <_Balloc+0x70>
 800fe16:	46c0      	nop			; (mov r8, r8)
 800fe18:	0801317c 	.word	0x0801317c
 800fe1c:	08013193 	.word	0x08013193

0800fe20 <_Bfree>:
 800fe20:	b570      	push	{r4, r5, r6, lr}
 800fe22:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fe24:	0005      	movs	r5, r0
 800fe26:	000c      	movs	r4, r1
 800fe28:	2e00      	cmp	r6, #0
 800fe2a:	d10e      	bne.n	800fe4a <_Bfree+0x2a>
 800fe2c:	2010      	movs	r0, #16
 800fe2e:	f001 ff87 	bl	8011d40 <malloc>
 800fe32:	1e02      	subs	r2, r0, #0
 800fe34:	6268      	str	r0, [r5, #36]	; 0x24
 800fe36:	d104      	bne.n	800fe42 <_Bfree+0x22>
 800fe38:	218a      	movs	r1, #138	; 0x8a
 800fe3a:	4b09      	ldr	r3, [pc, #36]	; (800fe60 <_Bfree+0x40>)
 800fe3c:	4809      	ldr	r0, [pc, #36]	; (800fe64 <_Bfree+0x44>)
 800fe3e:	f001 f8ab 	bl	8010f98 <__assert_func>
 800fe42:	6046      	str	r6, [r0, #4]
 800fe44:	6086      	str	r6, [r0, #8]
 800fe46:	6006      	str	r6, [r0, #0]
 800fe48:	60c6      	str	r6, [r0, #12]
 800fe4a:	2c00      	cmp	r4, #0
 800fe4c:	d007      	beq.n	800fe5e <_Bfree+0x3e>
 800fe4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fe50:	6862      	ldr	r2, [r4, #4]
 800fe52:	68db      	ldr	r3, [r3, #12]
 800fe54:	0092      	lsls	r2, r2, #2
 800fe56:	189b      	adds	r3, r3, r2
 800fe58:	681a      	ldr	r2, [r3, #0]
 800fe5a:	6022      	str	r2, [r4, #0]
 800fe5c:	601c      	str	r4, [r3, #0]
 800fe5e:	bd70      	pop	{r4, r5, r6, pc}
 800fe60:	0801317c 	.word	0x0801317c
 800fe64:	08013193 	.word	0x08013193

0800fe68 <__multadd>:
 800fe68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fe6a:	000e      	movs	r6, r1
 800fe6c:	9001      	str	r0, [sp, #4]
 800fe6e:	000c      	movs	r4, r1
 800fe70:	001d      	movs	r5, r3
 800fe72:	2000      	movs	r0, #0
 800fe74:	690f      	ldr	r7, [r1, #16]
 800fe76:	3614      	adds	r6, #20
 800fe78:	6833      	ldr	r3, [r6, #0]
 800fe7a:	3001      	adds	r0, #1
 800fe7c:	b299      	uxth	r1, r3
 800fe7e:	4351      	muls	r1, r2
 800fe80:	0c1b      	lsrs	r3, r3, #16
 800fe82:	4353      	muls	r3, r2
 800fe84:	1949      	adds	r1, r1, r5
 800fe86:	0c0d      	lsrs	r5, r1, #16
 800fe88:	195b      	adds	r3, r3, r5
 800fe8a:	0c1d      	lsrs	r5, r3, #16
 800fe8c:	b289      	uxth	r1, r1
 800fe8e:	041b      	lsls	r3, r3, #16
 800fe90:	185b      	adds	r3, r3, r1
 800fe92:	c608      	stmia	r6!, {r3}
 800fe94:	4287      	cmp	r7, r0
 800fe96:	dcef      	bgt.n	800fe78 <__multadd+0x10>
 800fe98:	2d00      	cmp	r5, #0
 800fe9a:	d022      	beq.n	800fee2 <__multadd+0x7a>
 800fe9c:	68a3      	ldr	r3, [r4, #8]
 800fe9e:	42bb      	cmp	r3, r7
 800fea0:	dc19      	bgt.n	800fed6 <__multadd+0x6e>
 800fea2:	6863      	ldr	r3, [r4, #4]
 800fea4:	9801      	ldr	r0, [sp, #4]
 800fea6:	1c59      	adds	r1, r3, #1
 800fea8:	f7ff ff76 	bl	800fd98 <_Balloc>
 800feac:	1e06      	subs	r6, r0, #0
 800feae:	d105      	bne.n	800febc <__multadd+0x54>
 800feb0:	0002      	movs	r2, r0
 800feb2:	21b5      	movs	r1, #181	; 0xb5
 800feb4:	4b0c      	ldr	r3, [pc, #48]	; (800fee8 <__multadd+0x80>)
 800feb6:	480d      	ldr	r0, [pc, #52]	; (800feec <__multadd+0x84>)
 800feb8:	f001 f86e 	bl	8010f98 <__assert_func>
 800febc:	0021      	movs	r1, r4
 800febe:	6923      	ldr	r3, [r4, #16]
 800fec0:	310c      	adds	r1, #12
 800fec2:	1c9a      	adds	r2, r3, #2
 800fec4:	0092      	lsls	r2, r2, #2
 800fec6:	300c      	adds	r0, #12
 800fec8:	f7fe fafa 	bl	800e4c0 <memcpy>
 800fecc:	0021      	movs	r1, r4
 800fece:	9801      	ldr	r0, [sp, #4]
 800fed0:	f7ff ffa6 	bl	800fe20 <_Bfree>
 800fed4:	0034      	movs	r4, r6
 800fed6:	1d3b      	adds	r3, r7, #4
 800fed8:	009b      	lsls	r3, r3, #2
 800feda:	18e3      	adds	r3, r4, r3
 800fedc:	605d      	str	r5, [r3, #4]
 800fede:	1c7b      	adds	r3, r7, #1
 800fee0:	6123      	str	r3, [r4, #16]
 800fee2:	0020      	movs	r0, r4
 800fee4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fee6:	46c0      	nop			; (mov r8, r8)
 800fee8:	080130f1 	.word	0x080130f1
 800feec:	08013193 	.word	0x08013193

0800fef0 <__s2b>:
 800fef0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fef2:	0006      	movs	r6, r0
 800fef4:	0018      	movs	r0, r3
 800fef6:	000c      	movs	r4, r1
 800fef8:	3008      	adds	r0, #8
 800fefa:	2109      	movs	r1, #9
 800fefc:	9301      	str	r3, [sp, #4]
 800fefe:	0015      	movs	r5, r2
 800ff00:	f7f0 f9ae 	bl	8000260 <__divsi3>
 800ff04:	2301      	movs	r3, #1
 800ff06:	2100      	movs	r1, #0
 800ff08:	4283      	cmp	r3, r0
 800ff0a:	db0a      	blt.n	800ff22 <__s2b+0x32>
 800ff0c:	0030      	movs	r0, r6
 800ff0e:	f7ff ff43 	bl	800fd98 <_Balloc>
 800ff12:	1e01      	subs	r1, r0, #0
 800ff14:	d108      	bne.n	800ff28 <__s2b+0x38>
 800ff16:	0002      	movs	r2, r0
 800ff18:	4b19      	ldr	r3, [pc, #100]	; (800ff80 <__s2b+0x90>)
 800ff1a:	481a      	ldr	r0, [pc, #104]	; (800ff84 <__s2b+0x94>)
 800ff1c:	31ce      	adds	r1, #206	; 0xce
 800ff1e:	f001 f83b 	bl	8010f98 <__assert_func>
 800ff22:	005b      	lsls	r3, r3, #1
 800ff24:	3101      	adds	r1, #1
 800ff26:	e7ef      	b.n	800ff08 <__s2b+0x18>
 800ff28:	9b08      	ldr	r3, [sp, #32]
 800ff2a:	6143      	str	r3, [r0, #20]
 800ff2c:	2301      	movs	r3, #1
 800ff2e:	6103      	str	r3, [r0, #16]
 800ff30:	2d09      	cmp	r5, #9
 800ff32:	dd18      	ble.n	800ff66 <__s2b+0x76>
 800ff34:	0023      	movs	r3, r4
 800ff36:	3309      	adds	r3, #9
 800ff38:	001f      	movs	r7, r3
 800ff3a:	9300      	str	r3, [sp, #0]
 800ff3c:	1964      	adds	r4, r4, r5
 800ff3e:	783b      	ldrb	r3, [r7, #0]
 800ff40:	220a      	movs	r2, #10
 800ff42:	0030      	movs	r0, r6
 800ff44:	3b30      	subs	r3, #48	; 0x30
 800ff46:	f7ff ff8f 	bl	800fe68 <__multadd>
 800ff4a:	3701      	adds	r7, #1
 800ff4c:	0001      	movs	r1, r0
 800ff4e:	42a7      	cmp	r7, r4
 800ff50:	d1f5      	bne.n	800ff3e <__s2b+0x4e>
 800ff52:	002c      	movs	r4, r5
 800ff54:	9b00      	ldr	r3, [sp, #0]
 800ff56:	3c08      	subs	r4, #8
 800ff58:	191c      	adds	r4, r3, r4
 800ff5a:	002f      	movs	r7, r5
 800ff5c:	9b01      	ldr	r3, [sp, #4]
 800ff5e:	429f      	cmp	r7, r3
 800ff60:	db04      	blt.n	800ff6c <__s2b+0x7c>
 800ff62:	0008      	movs	r0, r1
 800ff64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ff66:	2509      	movs	r5, #9
 800ff68:	340a      	adds	r4, #10
 800ff6a:	e7f6      	b.n	800ff5a <__s2b+0x6a>
 800ff6c:	1b63      	subs	r3, r4, r5
 800ff6e:	5ddb      	ldrb	r3, [r3, r7]
 800ff70:	220a      	movs	r2, #10
 800ff72:	0030      	movs	r0, r6
 800ff74:	3b30      	subs	r3, #48	; 0x30
 800ff76:	f7ff ff77 	bl	800fe68 <__multadd>
 800ff7a:	3701      	adds	r7, #1
 800ff7c:	0001      	movs	r1, r0
 800ff7e:	e7ed      	b.n	800ff5c <__s2b+0x6c>
 800ff80:	080130f1 	.word	0x080130f1
 800ff84:	08013193 	.word	0x08013193

0800ff88 <__hi0bits>:
 800ff88:	0003      	movs	r3, r0
 800ff8a:	0c02      	lsrs	r2, r0, #16
 800ff8c:	2000      	movs	r0, #0
 800ff8e:	4282      	cmp	r2, r0
 800ff90:	d101      	bne.n	800ff96 <__hi0bits+0xe>
 800ff92:	041b      	lsls	r3, r3, #16
 800ff94:	3010      	adds	r0, #16
 800ff96:	0e1a      	lsrs	r2, r3, #24
 800ff98:	d101      	bne.n	800ff9e <__hi0bits+0x16>
 800ff9a:	3008      	adds	r0, #8
 800ff9c:	021b      	lsls	r3, r3, #8
 800ff9e:	0f1a      	lsrs	r2, r3, #28
 800ffa0:	d101      	bne.n	800ffa6 <__hi0bits+0x1e>
 800ffa2:	3004      	adds	r0, #4
 800ffa4:	011b      	lsls	r3, r3, #4
 800ffa6:	0f9a      	lsrs	r2, r3, #30
 800ffa8:	d101      	bne.n	800ffae <__hi0bits+0x26>
 800ffaa:	3002      	adds	r0, #2
 800ffac:	009b      	lsls	r3, r3, #2
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	db03      	blt.n	800ffba <__hi0bits+0x32>
 800ffb2:	3001      	adds	r0, #1
 800ffb4:	005b      	lsls	r3, r3, #1
 800ffb6:	d400      	bmi.n	800ffba <__hi0bits+0x32>
 800ffb8:	2020      	movs	r0, #32
 800ffba:	4770      	bx	lr

0800ffbc <__lo0bits>:
 800ffbc:	6803      	ldr	r3, [r0, #0]
 800ffbe:	0002      	movs	r2, r0
 800ffc0:	2107      	movs	r1, #7
 800ffc2:	0018      	movs	r0, r3
 800ffc4:	4008      	ands	r0, r1
 800ffc6:	420b      	tst	r3, r1
 800ffc8:	d00d      	beq.n	800ffe6 <__lo0bits+0x2a>
 800ffca:	3906      	subs	r1, #6
 800ffcc:	2000      	movs	r0, #0
 800ffce:	420b      	tst	r3, r1
 800ffd0:	d105      	bne.n	800ffde <__lo0bits+0x22>
 800ffd2:	3002      	adds	r0, #2
 800ffd4:	4203      	tst	r3, r0
 800ffd6:	d003      	beq.n	800ffe0 <__lo0bits+0x24>
 800ffd8:	40cb      	lsrs	r3, r1
 800ffda:	0008      	movs	r0, r1
 800ffdc:	6013      	str	r3, [r2, #0]
 800ffde:	4770      	bx	lr
 800ffe0:	089b      	lsrs	r3, r3, #2
 800ffe2:	6013      	str	r3, [r2, #0]
 800ffe4:	e7fb      	b.n	800ffde <__lo0bits+0x22>
 800ffe6:	b299      	uxth	r1, r3
 800ffe8:	2900      	cmp	r1, #0
 800ffea:	d101      	bne.n	800fff0 <__lo0bits+0x34>
 800ffec:	2010      	movs	r0, #16
 800ffee:	0c1b      	lsrs	r3, r3, #16
 800fff0:	b2d9      	uxtb	r1, r3
 800fff2:	2900      	cmp	r1, #0
 800fff4:	d101      	bne.n	800fffa <__lo0bits+0x3e>
 800fff6:	3008      	adds	r0, #8
 800fff8:	0a1b      	lsrs	r3, r3, #8
 800fffa:	0719      	lsls	r1, r3, #28
 800fffc:	d101      	bne.n	8010002 <__lo0bits+0x46>
 800fffe:	3004      	adds	r0, #4
 8010000:	091b      	lsrs	r3, r3, #4
 8010002:	0799      	lsls	r1, r3, #30
 8010004:	d101      	bne.n	801000a <__lo0bits+0x4e>
 8010006:	3002      	adds	r0, #2
 8010008:	089b      	lsrs	r3, r3, #2
 801000a:	07d9      	lsls	r1, r3, #31
 801000c:	d4e9      	bmi.n	800ffe2 <__lo0bits+0x26>
 801000e:	3001      	adds	r0, #1
 8010010:	085b      	lsrs	r3, r3, #1
 8010012:	d1e6      	bne.n	800ffe2 <__lo0bits+0x26>
 8010014:	2020      	movs	r0, #32
 8010016:	e7e2      	b.n	800ffde <__lo0bits+0x22>

08010018 <__i2b>:
 8010018:	b510      	push	{r4, lr}
 801001a:	000c      	movs	r4, r1
 801001c:	2101      	movs	r1, #1
 801001e:	f7ff febb 	bl	800fd98 <_Balloc>
 8010022:	2800      	cmp	r0, #0
 8010024:	d106      	bne.n	8010034 <__i2b+0x1c>
 8010026:	21a0      	movs	r1, #160	; 0xa0
 8010028:	0002      	movs	r2, r0
 801002a:	4b04      	ldr	r3, [pc, #16]	; (801003c <__i2b+0x24>)
 801002c:	4804      	ldr	r0, [pc, #16]	; (8010040 <__i2b+0x28>)
 801002e:	0049      	lsls	r1, r1, #1
 8010030:	f000 ffb2 	bl	8010f98 <__assert_func>
 8010034:	2301      	movs	r3, #1
 8010036:	6144      	str	r4, [r0, #20]
 8010038:	6103      	str	r3, [r0, #16]
 801003a:	bd10      	pop	{r4, pc}
 801003c:	080130f1 	.word	0x080130f1
 8010040:	08013193 	.word	0x08013193

08010044 <__multiply>:
 8010044:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010046:	690b      	ldr	r3, [r1, #16]
 8010048:	0014      	movs	r4, r2
 801004a:	6912      	ldr	r2, [r2, #16]
 801004c:	000d      	movs	r5, r1
 801004e:	b089      	sub	sp, #36	; 0x24
 8010050:	4293      	cmp	r3, r2
 8010052:	da01      	bge.n	8010058 <__multiply+0x14>
 8010054:	0025      	movs	r5, r4
 8010056:	000c      	movs	r4, r1
 8010058:	692f      	ldr	r7, [r5, #16]
 801005a:	6926      	ldr	r6, [r4, #16]
 801005c:	6869      	ldr	r1, [r5, #4]
 801005e:	19bb      	adds	r3, r7, r6
 8010060:	9302      	str	r3, [sp, #8]
 8010062:	68ab      	ldr	r3, [r5, #8]
 8010064:	19ba      	adds	r2, r7, r6
 8010066:	4293      	cmp	r3, r2
 8010068:	da00      	bge.n	801006c <__multiply+0x28>
 801006a:	3101      	adds	r1, #1
 801006c:	f7ff fe94 	bl	800fd98 <_Balloc>
 8010070:	9001      	str	r0, [sp, #4]
 8010072:	2800      	cmp	r0, #0
 8010074:	d106      	bne.n	8010084 <__multiply+0x40>
 8010076:	215e      	movs	r1, #94	; 0x5e
 8010078:	0002      	movs	r2, r0
 801007a:	4b48      	ldr	r3, [pc, #288]	; (801019c <__multiply+0x158>)
 801007c:	4848      	ldr	r0, [pc, #288]	; (80101a0 <__multiply+0x15c>)
 801007e:	31ff      	adds	r1, #255	; 0xff
 8010080:	f000 ff8a 	bl	8010f98 <__assert_func>
 8010084:	9b01      	ldr	r3, [sp, #4]
 8010086:	2200      	movs	r2, #0
 8010088:	3314      	adds	r3, #20
 801008a:	469c      	mov	ip, r3
 801008c:	19bb      	adds	r3, r7, r6
 801008e:	009b      	lsls	r3, r3, #2
 8010090:	4463      	add	r3, ip
 8010092:	9303      	str	r3, [sp, #12]
 8010094:	4663      	mov	r3, ip
 8010096:	9903      	ldr	r1, [sp, #12]
 8010098:	428b      	cmp	r3, r1
 801009a:	d32c      	bcc.n	80100f6 <__multiply+0xb2>
 801009c:	002b      	movs	r3, r5
 801009e:	0022      	movs	r2, r4
 80100a0:	3314      	adds	r3, #20
 80100a2:	00bf      	lsls	r7, r7, #2
 80100a4:	3214      	adds	r2, #20
 80100a6:	9306      	str	r3, [sp, #24]
 80100a8:	00b6      	lsls	r6, r6, #2
 80100aa:	19db      	adds	r3, r3, r7
 80100ac:	9304      	str	r3, [sp, #16]
 80100ae:	1993      	adds	r3, r2, r6
 80100b0:	9307      	str	r3, [sp, #28]
 80100b2:	2304      	movs	r3, #4
 80100b4:	9305      	str	r3, [sp, #20]
 80100b6:	002b      	movs	r3, r5
 80100b8:	9904      	ldr	r1, [sp, #16]
 80100ba:	3315      	adds	r3, #21
 80100bc:	9200      	str	r2, [sp, #0]
 80100be:	4299      	cmp	r1, r3
 80100c0:	d305      	bcc.n	80100ce <__multiply+0x8a>
 80100c2:	1b4b      	subs	r3, r1, r5
 80100c4:	3b15      	subs	r3, #21
 80100c6:	089b      	lsrs	r3, r3, #2
 80100c8:	3301      	adds	r3, #1
 80100ca:	009b      	lsls	r3, r3, #2
 80100cc:	9305      	str	r3, [sp, #20]
 80100ce:	9b07      	ldr	r3, [sp, #28]
 80100d0:	9a00      	ldr	r2, [sp, #0]
 80100d2:	429a      	cmp	r2, r3
 80100d4:	d311      	bcc.n	80100fa <__multiply+0xb6>
 80100d6:	9b02      	ldr	r3, [sp, #8]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	dd06      	ble.n	80100ea <__multiply+0xa6>
 80100dc:	9b03      	ldr	r3, [sp, #12]
 80100de:	3b04      	subs	r3, #4
 80100e0:	9303      	str	r3, [sp, #12]
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	9300      	str	r3, [sp, #0]
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d053      	beq.n	8010192 <__multiply+0x14e>
 80100ea:	9b01      	ldr	r3, [sp, #4]
 80100ec:	9a02      	ldr	r2, [sp, #8]
 80100ee:	0018      	movs	r0, r3
 80100f0:	611a      	str	r2, [r3, #16]
 80100f2:	b009      	add	sp, #36	; 0x24
 80100f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80100f6:	c304      	stmia	r3!, {r2}
 80100f8:	e7cd      	b.n	8010096 <__multiply+0x52>
 80100fa:	9b00      	ldr	r3, [sp, #0]
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	b298      	uxth	r0, r3
 8010100:	2800      	cmp	r0, #0
 8010102:	d01b      	beq.n	801013c <__multiply+0xf8>
 8010104:	4667      	mov	r7, ip
 8010106:	2400      	movs	r4, #0
 8010108:	9e06      	ldr	r6, [sp, #24]
 801010a:	ce02      	ldmia	r6!, {r1}
 801010c:	683a      	ldr	r2, [r7, #0]
 801010e:	b28b      	uxth	r3, r1
 8010110:	4343      	muls	r3, r0
 8010112:	b292      	uxth	r2, r2
 8010114:	189b      	adds	r3, r3, r2
 8010116:	191b      	adds	r3, r3, r4
 8010118:	0c0c      	lsrs	r4, r1, #16
 801011a:	4344      	muls	r4, r0
 801011c:	683a      	ldr	r2, [r7, #0]
 801011e:	0c11      	lsrs	r1, r2, #16
 8010120:	1861      	adds	r1, r4, r1
 8010122:	0c1c      	lsrs	r4, r3, #16
 8010124:	1909      	adds	r1, r1, r4
 8010126:	0c0c      	lsrs	r4, r1, #16
 8010128:	b29b      	uxth	r3, r3
 801012a:	0409      	lsls	r1, r1, #16
 801012c:	430b      	orrs	r3, r1
 801012e:	c708      	stmia	r7!, {r3}
 8010130:	9b04      	ldr	r3, [sp, #16]
 8010132:	42b3      	cmp	r3, r6
 8010134:	d8e9      	bhi.n	801010a <__multiply+0xc6>
 8010136:	4663      	mov	r3, ip
 8010138:	9a05      	ldr	r2, [sp, #20]
 801013a:	509c      	str	r4, [r3, r2]
 801013c:	9b00      	ldr	r3, [sp, #0]
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	0c1e      	lsrs	r6, r3, #16
 8010142:	d020      	beq.n	8010186 <__multiply+0x142>
 8010144:	4663      	mov	r3, ip
 8010146:	002c      	movs	r4, r5
 8010148:	4660      	mov	r0, ip
 801014a:	2700      	movs	r7, #0
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	3414      	adds	r4, #20
 8010150:	6822      	ldr	r2, [r4, #0]
 8010152:	b29b      	uxth	r3, r3
 8010154:	b291      	uxth	r1, r2
 8010156:	4371      	muls	r1, r6
 8010158:	6802      	ldr	r2, [r0, #0]
 801015a:	0c12      	lsrs	r2, r2, #16
 801015c:	1889      	adds	r1, r1, r2
 801015e:	19cf      	adds	r7, r1, r7
 8010160:	0439      	lsls	r1, r7, #16
 8010162:	430b      	orrs	r3, r1
 8010164:	6003      	str	r3, [r0, #0]
 8010166:	cc02      	ldmia	r4!, {r1}
 8010168:	6843      	ldr	r3, [r0, #4]
 801016a:	0c09      	lsrs	r1, r1, #16
 801016c:	4371      	muls	r1, r6
 801016e:	b29b      	uxth	r3, r3
 8010170:	0c3f      	lsrs	r7, r7, #16
 8010172:	18cb      	adds	r3, r1, r3
 8010174:	9a04      	ldr	r2, [sp, #16]
 8010176:	19db      	adds	r3, r3, r7
 8010178:	0c1f      	lsrs	r7, r3, #16
 801017a:	3004      	adds	r0, #4
 801017c:	42a2      	cmp	r2, r4
 801017e:	d8e7      	bhi.n	8010150 <__multiply+0x10c>
 8010180:	4662      	mov	r2, ip
 8010182:	9905      	ldr	r1, [sp, #20]
 8010184:	5053      	str	r3, [r2, r1]
 8010186:	9b00      	ldr	r3, [sp, #0]
 8010188:	3304      	adds	r3, #4
 801018a:	9300      	str	r3, [sp, #0]
 801018c:	2304      	movs	r3, #4
 801018e:	449c      	add	ip, r3
 8010190:	e79d      	b.n	80100ce <__multiply+0x8a>
 8010192:	9b02      	ldr	r3, [sp, #8]
 8010194:	3b01      	subs	r3, #1
 8010196:	9302      	str	r3, [sp, #8]
 8010198:	e79d      	b.n	80100d6 <__multiply+0x92>
 801019a:	46c0      	nop			; (mov r8, r8)
 801019c:	080130f1 	.word	0x080130f1
 80101a0:	08013193 	.word	0x08013193

080101a4 <__pow5mult>:
 80101a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80101a6:	2303      	movs	r3, #3
 80101a8:	0015      	movs	r5, r2
 80101aa:	0007      	movs	r7, r0
 80101ac:	000e      	movs	r6, r1
 80101ae:	401a      	ands	r2, r3
 80101b0:	421d      	tst	r5, r3
 80101b2:	d008      	beq.n	80101c6 <__pow5mult+0x22>
 80101b4:	4925      	ldr	r1, [pc, #148]	; (801024c <__pow5mult+0xa8>)
 80101b6:	3a01      	subs	r2, #1
 80101b8:	0092      	lsls	r2, r2, #2
 80101ba:	5852      	ldr	r2, [r2, r1]
 80101bc:	2300      	movs	r3, #0
 80101be:	0031      	movs	r1, r6
 80101c0:	f7ff fe52 	bl	800fe68 <__multadd>
 80101c4:	0006      	movs	r6, r0
 80101c6:	10ad      	asrs	r5, r5, #2
 80101c8:	d03d      	beq.n	8010246 <__pow5mult+0xa2>
 80101ca:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80101cc:	2c00      	cmp	r4, #0
 80101ce:	d10f      	bne.n	80101f0 <__pow5mult+0x4c>
 80101d0:	2010      	movs	r0, #16
 80101d2:	f001 fdb5 	bl	8011d40 <malloc>
 80101d6:	1e02      	subs	r2, r0, #0
 80101d8:	6278      	str	r0, [r7, #36]	; 0x24
 80101da:	d105      	bne.n	80101e8 <__pow5mult+0x44>
 80101dc:	21d7      	movs	r1, #215	; 0xd7
 80101de:	4b1c      	ldr	r3, [pc, #112]	; (8010250 <__pow5mult+0xac>)
 80101e0:	481c      	ldr	r0, [pc, #112]	; (8010254 <__pow5mult+0xb0>)
 80101e2:	0049      	lsls	r1, r1, #1
 80101e4:	f000 fed8 	bl	8010f98 <__assert_func>
 80101e8:	6044      	str	r4, [r0, #4]
 80101ea:	6084      	str	r4, [r0, #8]
 80101ec:	6004      	str	r4, [r0, #0]
 80101ee:	60c4      	str	r4, [r0, #12]
 80101f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101f2:	689c      	ldr	r4, [r3, #8]
 80101f4:	9301      	str	r3, [sp, #4]
 80101f6:	2c00      	cmp	r4, #0
 80101f8:	d108      	bne.n	801020c <__pow5mult+0x68>
 80101fa:	0038      	movs	r0, r7
 80101fc:	4916      	ldr	r1, [pc, #88]	; (8010258 <__pow5mult+0xb4>)
 80101fe:	f7ff ff0b 	bl	8010018 <__i2b>
 8010202:	9b01      	ldr	r3, [sp, #4]
 8010204:	0004      	movs	r4, r0
 8010206:	6098      	str	r0, [r3, #8]
 8010208:	2300      	movs	r3, #0
 801020a:	6003      	str	r3, [r0, #0]
 801020c:	2301      	movs	r3, #1
 801020e:	421d      	tst	r5, r3
 8010210:	d00a      	beq.n	8010228 <__pow5mult+0x84>
 8010212:	0031      	movs	r1, r6
 8010214:	0022      	movs	r2, r4
 8010216:	0038      	movs	r0, r7
 8010218:	f7ff ff14 	bl	8010044 <__multiply>
 801021c:	0031      	movs	r1, r6
 801021e:	9001      	str	r0, [sp, #4]
 8010220:	0038      	movs	r0, r7
 8010222:	f7ff fdfd 	bl	800fe20 <_Bfree>
 8010226:	9e01      	ldr	r6, [sp, #4]
 8010228:	106d      	asrs	r5, r5, #1
 801022a:	d00c      	beq.n	8010246 <__pow5mult+0xa2>
 801022c:	6820      	ldr	r0, [r4, #0]
 801022e:	2800      	cmp	r0, #0
 8010230:	d107      	bne.n	8010242 <__pow5mult+0x9e>
 8010232:	0022      	movs	r2, r4
 8010234:	0021      	movs	r1, r4
 8010236:	0038      	movs	r0, r7
 8010238:	f7ff ff04 	bl	8010044 <__multiply>
 801023c:	2300      	movs	r3, #0
 801023e:	6020      	str	r0, [r4, #0]
 8010240:	6003      	str	r3, [r0, #0]
 8010242:	0004      	movs	r4, r0
 8010244:	e7e2      	b.n	801020c <__pow5mult+0x68>
 8010246:	0030      	movs	r0, r6
 8010248:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801024a:	46c0      	nop			; (mov r8, r8)
 801024c:	080132e0 	.word	0x080132e0
 8010250:	0801317c 	.word	0x0801317c
 8010254:	08013193 	.word	0x08013193
 8010258:	00000271 	.word	0x00000271

0801025c <__lshift>:
 801025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801025e:	000c      	movs	r4, r1
 8010260:	0017      	movs	r7, r2
 8010262:	6923      	ldr	r3, [r4, #16]
 8010264:	1155      	asrs	r5, r2, #5
 8010266:	b087      	sub	sp, #28
 8010268:	18eb      	adds	r3, r5, r3
 801026a:	9302      	str	r3, [sp, #8]
 801026c:	3301      	adds	r3, #1
 801026e:	9301      	str	r3, [sp, #4]
 8010270:	6849      	ldr	r1, [r1, #4]
 8010272:	68a3      	ldr	r3, [r4, #8]
 8010274:	9004      	str	r0, [sp, #16]
 8010276:	9a01      	ldr	r2, [sp, #4]
 8010278:	4293      	cmp	r3, r2
 801027a:	db10      	blt.n	801029e <__lshift+0x42>
 801027c:	9804      	ldr	r0, [sp, #16]
 801027e:	f7ff fd8b 	bl	800fd98 <_Balloc>
 8010282:	2300      	movs	r3, #0
 8010284:	0002      	movs	r2, r0
 8010286:	0006      	movs	r6, r0
 8010288:	0019      	movs	r1, r3
 801028a:	3214      	adds	r2, #20
 801028c:	4298      	cmp	r0, r3
 801028e:	d10c      	bne.n	80102aa <__lshift+0x4e>
 8010290:	21da      	movs	r1, #218	; 0xda
 8010292:	0002      	movs	r2, r0
 8010294:	4b26      	ldr	r3, [pc, #152]	; (8010330 <__lshift+0xd4>)
 8010296:	4827      	ldr	r0, [pc, #156]	; (8010334 <__lshift+0xd8>)
 8010298:	31ff      	adds	r1, #255	; 0xff
 801029a:	f000 fe7d 	bl	8010f98 <__assert_func>
 801029e:	3101      	adds	r1, #1
 80102a0:	005b      	lsls	r3, r3, #1
 80102a2:	e7e8      	b.n	8010276 <__lshift+0x1a>
 80102a4:	0098      	lsls	r0, r3, #2
 80102a6:	5011      	str	r1, [r2, r0]
 80102a8:	3301      	adds	r3, #1
 80102aa:	42ab      	cmp	r3, r5
 80102ac:	dbfa      	blt.n	80102a4 <__lshift+0x48>
 80102ae:	43eb      	mvns	r3, r5
 80102b0:	17db      	asrs	r3, r3, #31
 80102b2:	401d      	ands	r5, r3
 80102b4:	211f      	movs	r1, #31
 80102b6:	0023      	movs	r3, r4
 80102b8:	0038      	movs	r0, r7
 80102ba:	00ad      	lsls	r5, r5, #2
 80102bc:	1955      	adds	r5, r2, r5
 80102be:	6922      	ldr	r2, [r4, #16]
 80102c0:	3314      	adds	r3, #20
 80102c2:	0092      	lsls	r2, r2, #2
 80102c4:	4008      	ands	r0, r1
 80102c6:	4684      	mov	ip, r0
 80102c8:	189a      	adds	r2, r3, r2
 80102ca:	420f      	tst	r7, r1
 80102cc:	d02a      	beq.n	8010324 <__lshift+0xc8>
 80102ce:	3101      	adds	r1, #1
 80102d0:	1a09      	subs	r1, r1, r0
 80102d2:	9105      	str	r1, [sp, #20]
 80102d4:	2100      	movs	r1, #0
 80102d6:	9503      	str	r5, [sp, #12]
 80102d8:	4667      	mov	r7, ip
 80102da:	6818      	ldr	r0, [r3, #0]
 80102dc:	40b8      	lsls	r0, r7
 80102de:	4301      	orrs	r1, r0
 80102e0:	9803      	ldr	r0, [sp, #12]
 80102e2:	c002      	stmia	r0!, {r1}
 80102e4:	cb02      	ldmia	r3!, {r1}
 80102e6:	9003      	str	r0, [sp, #12]
 80102e8:	9805      	ldr	r0, [sp, #20]
 80102ea:	40c1      	lsrs	r1, r0
 80102ec:	429a      	cmp	r2, r3
 80102ee:	d8f3      	bhi.n	80102d8 <__lshift+0x7c>
 80102f0:	0020      	movs	r0, r4
 80102f2:	3015      	adds	r0, #21
 80102f4:	2304      	movs	r3, #4
 80102f6:	4282      	cmp	r2, r0
 80102f8:	d304      	bcc.n	8010304 <__lshift+0xa8>
 80102fa:	1b13      	subs	r3, r2, r4
 80102fc:	3b15      	subs	r3, #21
 80102fe:	089b      	lsrs	r3, r3, #2
 8010300:	3301      	adds	r3, #1
 8010302:	009b      	lsls	r3, r3, #2
 8010304:	50e9      	str	r1, [r5, r3]
 8010306:	2900      	cmp	r1, #0
 8010308:	d002      	beq.n	8010310 <__lshift+0xb4>
 801030a:	9b02      	ldr	r3, [sp, #8]
 801030c:	3302      	adds	r3, #2
 801030e:	9301      	str	r3, [sp, #4]
 8010310:	9b01      	ldr	r3, [sp, #4]
 8010312:	9804      	ldr	r0, [sp, #16]
 8010314:	3b01      	subs	r3, #1
 8010316:	0021      	movs	r1, r4
 8010318:	6133      	str	r3, [r6, #16]
 801031a:	f7ff fd81 	bl	800fe20 <_Bfree>
 801031e:	0030      	movs	r0, r6
 8010320:	b007      	add	sp, #28
 8010322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010324:	cb02      	ldmia	r3!, {r1}
 8010326:	c502      	stmia	r5!, {r1}
 8010328:	429a      	cmp	r2, r3
 801032a:	d8fb      	bhi.n	8010324 <__lshift+0xc8>
 801032c:	e7f0      	b.n	8010310 <__lshift+0xb4>
 801032e:	46c0      	nop			; (mov r8, r8)
 8010330:	080130f1 	.word	0x080130f1
 8010334:	08013193 	.word	0x08013193

08010338 <__mcmp>:
 8010338:	6902      	ldr	r2, [r0, #16]
 801033a:	690b      	ldr	r3, [r1, #16]
 801033c:	b530      	push	{r4, r5, lr}
 801033e:	0004      	movs	r4, r0
 8010340:	1ad0      	subs	r0, r2, r3
 8010342:	429a      	cmp	r2, r3
 8010344:	d10d      	bne.n	8010362 <__mcmp+0x2a>
 8010346:	009b      	lsls	r3, r3, #2
 8010348:	3414      	adds	r4, #20
 801034a:	3114      	adds	r1, #20
 801034c:	18e2      	adds	r2, r4, r3
 801034e:	18c9      	adds	r1, r1, r3
 8010350:	3a04      	subs	r2, #4
 8010352:	3904      	subs	r1, #4
 8010354:	6815      	ldr	r5, [r2, #0]
 8010356:	680b      	ldr	r3, [r1, #0]
 8010358:	429d      	cmp	r5, r3
 801035a:	d003      	beq.n	8010364 <__mcmp+0x2c>
 801035c:	2001      	movs	r0, #1
 801035e:	429d      	cmp	r5, r3
 8010360:	d303      	bcc.n	801036a <__mcmp+0x32>
 8010362:	bd30      	pop	{r4, r5, pc}
 8010364:	4294      	cmp	r4, r2
 8010366:	d3f3      	bcc.n	8010350 <__mcmp+0x18>
 8010368:	e7fb      	b.n	8010362 <__mcmp+0x2a>
 801036a:	4240      	negs	r0, r0
 801036c:	e7f9      	b.n	8010362 <__mcmp+0x2a>
	...

08010370 <__mdiff>:
 8010370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010372:	000e      	movs	r6, r1
 8010374:	0007      	movs	r7, r0
 8010376:	0011      	movs	r1, r2
 8010378:	0030      	movs	r0, r6
 801037a:	b087      	sub	sp, #28
 801037c:	0014      	movs	r4, r2
 801037e:	f7ff ffdb 	bl	8010338 <__mcmp>
 8010382:	1e05      	subs	r5, r0, #0
 8010384:	d110      	bne.n	80103a8 <__mdiff+0x38>
 8010386:	0001      	movs	r1, r0
 8010388:	0038      	movs	r0, r7
 801038a:	f7ff fd05 	bl	800fd98 <_Balloc>
 801038e:	1e02      	subs	r2, r0, #0
 8010390:	d104      	bne.n	801039c <__mdiff+0x2c>
 8010392:	4b40      	ldr	r3, [pc, #256]	; (8010494 <__mdiff+0x124>)
 8010394:	4940      	ldr	r1, [pc, #256]	; (8010498 <__mdiff+0x128>)
 8010396:	4841      	ldr	r0, [pc, #260]	; (801049c <__mdiff+0x12c>)
 8010398:	f000 fdfe 	bl	8010f98 <__assert_func>
 801039c:	2301      	movs	r3, #1
 801039e:	6145      	str	r5, [r0, #20]
 80103a0:	6103      	str	r3, [r0, #16]
 80103a2:	0010      	movs	r0, r2
 80103a4:	b007      	add	sp, #28
 80103a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103a8:	2301      	movs	r3, #1
 80103aa:	9301      	str	r3, [sp, #4]
 80103ac:	2800      	cmp	r0, #0
 80103ae:	db04      	blt.n	80103ba <__mdiff+0x4a>
 80103b0:	0023      	movs	r3, r4
 80103b2:	0034      	movs	r4, r6
 80103b4:	001e      	movs	r6, r3
 80103b6:	2300      	movs	r3, #0
 80103b8:	9301      	str	r3, [sp, #4]
 80103ba:	0038      	movs	r0, r7
 80103bc:	6861      	ldr	r1, [r4, #4]
 80103be:	f7ff fceb 	bl	800fd98 <_Balloc>
 80103c2:	1e02      	subs	r2, r0, #0
 80103c4:	d103      	bne.n	80103ce <__mdiff+0x5e>
 80103c6:	2190      	movs	r1, #144	; 0x90
 80103c8:	4b32      	ldr	r3, [pc, #200]	; (8010494 <__mdiff+0x124>)
 80103ca:	0089      	lsls	r1, r1, #2
 80103cc:	e7e3      	b.n	8010396 <__mdiff+0x26>
 80103ce:	9b01      	ldr	r3, [sp, #4]
 80103d0:	2700      	movs	r7, #0
 80103d2:	60c3      	str	r3, [r0, #12]
 80103d4:	6920      	ldr	r0, [r4, #16]
 80103d6:	3414      	adds	r4, #20
 80103d8:	9401      	str	r4, [sp, #4]
 80103da:	9b01      	ldr	r3, [sp, #4]
 80103dc:	0084      	lsls	r4, r0, #2
 80103de:	191b      	adds	r3, r3, r4
 80103e0:	0034      	movs	r4, r6
 80103e2:	9302      	str	r3, [sp, #8]
 80103e4:	6933      	ldr	r3, [r6, #16]
 80103e6:	3414      	adds	r4, #20
 80103e8:	0099      	lsls	r1, r3, #2
 80103ea:	1863      	adds	r3, r4, r1
 80103ec:	9303      	str	r3, [sp, #12]
 80103ee:	0013      	movs	r3, r2
 80103f0:	3314      	adds	r3, #20
 80103f2:	469c      	mov	ip, r3
 80103f4:	9305      	str	r3, [sp, #20]
 80103f6:	9b01      	ldr	r3, [sp, #4]
 80103f8:	9304      	str	r3, [sp, #16]
 80103fa:	9b04      	ldr	r3, [sp, #16]
 80103fc:	cc02      	ldmia	r4!, {r1}
 80103fe:	cb20      	ldmia	r3!, {r5}
 8010400:	9304      	str	r3, [sp, #16]
 8010402:	b2ab      	uxth	r3, r5
 8010404:	19df      	adds	r7, r3, r7
 8010406:	b28b      	uxth	r3, r1
 8010408:	1afb      	subs	r3, r7, r3
 801040a:	0c09      	lsrs	r1, r1, #16
 801040c:	0c2d      	lsrs	r5, r5, #16
 801040e:	1a6d      	subs	r5, r5, r1
 8010410:	1419      	asrs	r1, r3, #16
 8010412:	186d      	adds	r5, r5, r1
 8010414:	4661      	mov	r1, ip
 8010416:	142f      	asrs	r7, r5, #16
 8010418:	b29b      	uxth	r3, r3
 801041a:	042d      	lsls	r5, r5, #16
 801041c:	432b      	orrs	r3, r5
 801041e:	c108      	stmia	r1!, {r3}
 8010420:	9b03      	ldr	r3, [sp, #12]
 8010422:	468c      	mov	ip, r1
 8010424:	42a3      	cmp	r3, r4
 8010426:	d8e8      	bhi.n	80103fa <__mdiff+0x8a>
 8010428:	0031      	movs	r1, r6
 801042a:	9c03      	ldr	r4, [sp, #12]
 801042c:	3115      	adds	r1, #21
 801042e:	2304      	movs	r3, #4
 8010430:	428c      	cmp	r4, r1
 8010432:	d304      	bcc.n	801043e <__mdiff+0xce>
 8010434:	1ba3      	subs	r3, r4, r6
 8010436:	3b15      	subs	r3, #21
 8010438:	089b      	lsrs	r3, r3, #2
 801043a:	3301      	adds	r3, #1
 801043c:	009b      	lsls	r3, r3, #2
 801043e:	9901      	ldr	r1, [sp, #4]
 8010440:	18cc      	adds	r4, r1, r3
 8010442:	9905      	ldr	r1, [sp, #20]
 8010444:	0026      	movs	r6, r4
 8010446:	18cb      	adds	r3, r1, r3
 8010448:	469c      	mov	ip, r3
 801044a:	9902      	ldr	r1, [sp, #8]
 801044c:	428e      	cmp	r6, r1
 801044e:	d310      	bcc.n	8010472 <__mdiff+0x102>
 8010450:	9e02      	ldr	r6, [sp, #8]
 8010452:	1ee1      	subs	r1, r4, #3
 8010454:	2500      	movs	r5, #0
 8010456:	428e      	cmp	r6, r1
 8010458:	d304      	bcc.n	8010464 <__mdiff+0xf4>
 801045a:	0031      	movs	r1, r6
 801045c:	3103      	adds	r1, #3
 801045e:	1b0c      	subs	r4, r1, r4
 8010460:	08a4      	lsrs	r4, r4, #2
 8010462:	00a5      	lsls	r5, r4, #2
 8010464:	195b      	adds	r3, r3, r5
 8010466:	3b04      	subs	r3, #4
 8010468:	6819      	ldr	r1, [r3, #0]
 801046a:	2900      	cmp	r1, #0
 801046c:	d00f      	beq.n	801048e <__mdiff+0x11e>
 801046e:	6110      	str	r0, [r2, #16]
 8010470:	e797      	b.n	80103a2 <__mdiff+0x32>
 8010472:	ce02      	ldmia	r6!, {r1}
 8010474:	b28d      	uxth	r5, r1
 8010476:	19ed      	adds	r5, r5, r7
 8010478:	0c0f      	lsrs	r7, r1, #16
 801047a:	1429      	asrs	r1, r5, #16
 801047c:	1879      	adds	r1, r7, r1
 801047e:	140f      	asrs	r7, r1, #16
 8010480:	b2ad      	uxth	r5, r5
 8010482:	0409      	lsls	r1, r1, #16
 8010484:	430d      	orrs	r5, r1
 8010486:	4661      	mov	r1, ip
 8010488:	c120      	stmia	r1!, {r5}
 801048a:	468c      	mov	ip, r1
 801048c:	e7dd      	b.n	801044a <__mdiff+0xda>
 801048e:	3801      	subs	r0, #1
 8010490:	e7e9      	b.n	8010466 <__mdiff+0xf6>
 8010492:	46c0      	nop			; (mov r8, r8)
 8010494:	080130f1 	.word	0x080130f1
 8010498:	00000232 	.word	0x00000232
 801049c:	08013193 	.word	0x08013193

080104a0 <__ulp>:
 80104a0:	4b0f      	ldr	r3, [pc, #60]	; (80104e0 <__ulp+0x40>)
 80104a2:	4019      	ands	r1, r3
 80104a4:	4b0f      	ldr	r3, [pc, #60]	; (80104e4 <__ulp+0x44>)
 80104a6:	18c9      	adds	r1, r1, r3
 80104a8:	2900      	cmp	r1, #0
 80104aa:	dd04      	ble.n	80104b6 <__ulp+0x16>
 80104ac:	2200      	movs	r2, #0
 80104ae:	000b      	movs	r3, r1
 80104b0:	0010      	movs	r0, r2
 80104b2:	0019      	movs	r1, r3
 80104b4:	4770      	bx	lr
 80104b6:	4249      	negs	r1, r1
 80104b8:	2200      	movs	r2, #0
 80104ba:	2300      	movs	r3, #0
 80104bc:	1509      	asrs	r1, r1, #20
 80104be:	2913      	cmp	r1, #19
 80104c0:	dc04      	bgt.n	80104cc <__ulp+0x2c>
 80104c2:	2080      	movs	r0, #128	; 0x80
 80104c4:	0300      	lsls	r0, r0, #12
 80104c6:	4108      	asrs	r0, r1
 80104c8:	0003      	movs	r3, r0
 80104ca:	e7f1      	b.n	80104b0 <__ulp+0x10>
 80104cc:	3914      	subs	r1, #20
 80104ce:	2001      	movs	r0, #1
 80104d0:	291e      	cmp	r1, #30
 80104d2:	dc02      	bgt.n	80104da <__ulp+0x3a>
 80104d4:	2080      	movs	r0, #128	; 0x80
 80104d6:	0600      	lsls	r0, r0, #24
 80104d8:	40c8      	lsrs	r0, r1
 80104da:	0002      	movs	r2, r0
 80104dc:	e7e8      	b.n	80104b0 <__ulp+0x10>
 80104de:	46c0      	nop			; (mov r8, r8)
 80104e0:	7ff00000 	.word	0x7ff00000
 80104e4:	fcc00000 	.word	0xfcc00000

080104e8 <__b2d>:
 80104e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80104ea:	0006      	movs	r6, r0
 80104ec:	6903      	ldr	r3, [r0, #16]
 80104ee:	3614      	adds	r6, #20
 80104f0:	009b      	lsls	r3, r3, #2
 80104f2:	18f3      	adds	r3, r6, r3
 80104f4:	1f1d      	subs	r5, r3, #4
 80104f6:	682c      	ldr	r4, [r5, #0]
 80104f8:	000f      	movs	r7, r1
 80104fa:	0020      	movs	r0, r4
 80104fc:	9301      	str	r3, [sp, #4]
 80104fe:	f7ff fd43 	bl	800ff88 <__hi0bits>
 8010502:	2320      	movs	r3, #32
 8010504:	1a1b      	subs	r3, r3, r0
 8010506:	491f      	ldr	r1, [pc, #124]	; (8010584 <__b2d+0x9c>)
 8010508:	603b      	str	r3, [r7, #0]
 801050a:	280a      	cmp	r0, #10
 801050c:	dc16      	bgt.n	801053c <__b2d+0x54>
 801050e:	230b      	movs	r3, #11
 8010510:	0027      	movs	r7, r4
 8010512:	1a1b      	subs	r3, r3, r0
 8010514:	40df      	lsrs	r7, r3
 8010516:	4339      	orrs	r1, r7
 8010518:	469c      	mov	ip, r3
 801051a:	000b      	movs	r3, r1
 801051c:	2100      	movs	r1, #0
 801051e:	42ae      	cmp	r6, r5
 8010520:	d202      	bcs.n	8010528 <__b2d+0x40>
 8010522:	9901      	ldr	r1, [sp, #4]
 8010524:	3908      	subs	r1, #8
 8010526:	6809      	ldr	r1, [r1, #0]
 8010528:	3015      	adds	r0, #21
 801052a:	4084      	lsls	r4, r0
 801052c:	4660      	mov	r0, ip
 801052e:	40c1      	lsrs	r1, r0
 8010530:	430c      	orrs	r4, r1
 8010532:	0022      	movs	r2, r4
 8010534:	0010      	movs	r0, r2
 8010536:	0019      	movs	r1, r3
 8010538:	b003      	add	sp, #12
 801053a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801053c:	2700      	movs	r7, #0
 801053e:	42ae      	cmp	r6, r5
 8010540:	d202      	bcs.n	8010548 <__b2d+0x60>
 8010542:	9d01      	ldr	r5, [sp, #4]
 8010544:	3d08      	subs	r5, #8
 8010546:	682f      	ldr	r7, [r5, #0]
 8010548:	230b      	movs	r3, #11
 801054a:	425b      	negs	r3, r3
 801054c:	469c      	mov	ip, r3
 801054e:	4484      	add	ip, r0
 8010550:	280b      	cmp	r0, #11
 8010552:	d013      	beq.n	801057c <__b2d+0x94>
 8010554:	4663      	mov	r3, ip
 8010556:	2020      	movs	r0, #32
 8010558:	409c      	lsls	r4, r3
 801055a:	1ac0      	subs	r0, r0, r3
 801055c:	003b      	movs	r3, r7
 801055e:	40c3      	lsrs	r3, r0
 8010560:	431c      	orrs	r4, r3
 8010562:	4321      	orrs	r1, r4
 8010564:	000b      	movs	r3, r1
 8010566:	2100      	movs	r1, #0
 8010568:	42b5      	cmp	r5, r6
 801056a:	d901      	bls.n	8010570 <__b2d+0x88>
 801056c:	3d04      	subs	r5, #4
 801056e:	6829      	ldr	r1, [r5, #0]
 8010570:	4664      	mov	r4, ip
 8010572:	40c1      	lsrs	r1, r0
 8010574:	40a7      	lsls	r7, r4
 8010576:	430f      	orrs	r7, r1
 8010578:	003a      	movs	r2, r7
 801057a:	e7db      	b.n	8010534 <__b2d+0x4c>
 801057c:	4321      	orrs	r1, r4
 801057e:	000b      	movs	r3, r1
 8010580:	e7fa      	b.n	8010578 <__b2d+0x90>
 8010582:	46c0      	nop			; (mov r8, r8)
 8010584:	3ff00000 	.word	0x3ff00000

08010588 <__d2b>:
 8010588:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801058a:	2101      	movs	r1, #1
 801058c:	0014      	movs	r4, r2
 801058e:	001e      	movs	r6, r3
 8010590:	9f08      	ldr	r7, [sp, #32]
 8010592:	f7ff fc01 	bl	800fd98 <_Balloc>
 8010596:	1e05      	subs	r5, r0, #0
 8010598:	d105      	bne.n	80105a6 <__d2b+0x1e>
 801059a:	0002      	movs	r2, r0
 801059c:	4b26      	ldr	r3, [pc, #152]	; (8010638 <__d2b+0xb0>)
 801059e:	4927      	ldr	r1, [pc, #156]	; (801063c <__d2b+0xb4>)
 80105a0:	4827      	ldr	r0, [pc, #156]	; (8010640 <__d2b+0xb8>)
 80105a2:	f000 fcf9 	bl	8010f98 <__assert_func>
 80105a6:	0333      	lsls	r3, r6, #12
 80105a8:	0076      	lsls	r6, r6, #1
 80105aa:	0b1b      	lsrs	r3, r3, #12
 80105ac:	0d76      	lsrs	r6, r6, #21
 80105ae:	d124      	bne.n	80105fa <__d2b+0x72>
 80105b0:	9301      	str	r3, [sp, #4]
 80105b2:	2c00      	cmp	r4, #0
 80105b4:	d027      	beq.n	8010606 <__d2b+0x7e>
 80105b6:	4668      	mov	r0, sp
 80105b8:	9400      	str	r4, [sp, #0]
 80105ba:	f7ff fcff 	bl	800ffbc <__lo0bits>
 80105be:	9c00      	ldr	r4, [sp, #0]
 80105c0:	2800      	cmp	r0, #0
 80105c2:	d01e      	beq.n	8010602 <__d2b+0x7a>
 80105c4:	9b01      	ldr	r3, [sp, #4]
 80105c6:	2120      	movs	r1, #32
 80105c8:	001a      	movs	r2, r3
 80105ca:	1a09      	subs	r1, r1, r0
 80105cc:	408a      	lsls	r2, r1
 80105ce:	40c3      	lsrs	r3, r0
 80105d0:	4322      	orrs	r2, r4
 80105d2:	616a      	str	r2, [r5, #20]
 80105d4:	9301      	str	r3, [sp, #4]
 80105d6:	9c01      	ldr	r4, [sp, #4]
 80105d8:	61ac      	str	r4, [r5, #24]
 80105da:	1e63      	subs	r3, r4, #1
 80105dc:	419c      	sbcs	r4, r3
 80105de:	3401      	adds	r4, #1
 80105e0:	612c      	str	r4, [r5, #16]
 80105e2:	2e00      	cmp	r6, #0
 80105e4:	d018      	beq.n	8010618 <__d2b+0x90>
 80105e6:	4b17      	ldr	r3, [pc, #92]	; (8010644 <__d2b+0xbc>)
 80105e8:	18f6      	adds	r6, r6, r3
 80105ea:	2335      	movs	r3, #53	; 0x35
 80105ec:	1836      	adds	r6, r6, r0
 80105ee:	1a18      	subs	r0, r3, r0
 80105f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80105f2:	603e      	str	r6, [r7, #0]
 80105f4:	6018      	str	r0, [r3, #0]
 80105f6:	0028      	movs	r0, r5
 80105f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80105fa:	2280      	movs	r2, #128	; 0x80
 80105fc:	0352      	lsls	r2, r2, #13
 80105fe:	4313      	orrs	r3, r2
 8010600:	e7d6      	b.n	80105b0 <__d2b+0x28>
 8010602:	616c      	str	r4, [r5, #20]
 8010604:	e7e7      	b.n	80105d6 <__d2b+0x4e>
 8010606:	a801      	add	r0, sp, #4
 8010608:	f7ff fcd8 	bl	800ffbc <__lo0bits>
 801060c:	2401      	movs	r4, #1
 801060e:	9b01      	ldr	r3, [sp, #4]
 8010610:	612c      	str	r4, [r5, #16]
 8010612:	616b      	str	r3, [r5, #20]
 8010614:	3020      	adds	r0, #32
 8010616:	e7e4      	b.n	80105e2 <__d2b+0x5a>
 8010618:	4b0b      	ldr	r3, [pc, #44]	; (8010648 <__d2b+0xc0>)
 801061a:	18c0      	adds	r0, r0, r3
 801061c:	4b0b      	ldr	r3, [pc, #44]	; (801064c <__d2b+0xc4>)
 801061e:	6038      	str	r0, [r7, #0]
 8010620:	18e3      	adds	r3, r4, r3
 8010622:	009b      	lsls	r3, r3, #2
 8010624:	18eb      	adds	r3, r5, r3
 8010626:	6958      	ldr	r0, [r3, #20]
 8010628:	f7ff fcae 	bl	800ff88 <__hi0bits>
 801062c:	0164      	lsls	r4, r4, #5
 801062e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010630:	1a24      	subs	r4, r4, r0
 8010632:	601c      	str	r4, [r3, #0]
 8010634:	e7df      	b.n	80105f6 <__d2b+0x6e>
 8010636:	46c0      	nop			; (mov r8, r8)
 8010638:	080130f1 	.word	0x080130f1
 801063c:	0000030a 	.word	0x0000030a
 8010640:	08013193 	.word	0x08013193
 8010644:	fffffbcd 	.word	0xfffffbcd
 8010648:	fffffbce 	.word	0xfffffbce
 801064c:	3fffffff 	.word	0x3fffffff

08010650 <__ratio>:
 8010650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010652:	b087      	sub	sp, #28
 8010654:	000f      	movs	r7, r1
 8010656:	a904      	add	r1, sp, #16
 8010658:	0006      	movs	r6, r0
 801065a:	f7ff ff45 	bl	80104e8 <__b2d>
 801065e:	9000      	str	r0, [sp, #0]
 8010660:	9101      	str	r1, [sp, #4]
 8010662:	9c00      	ldr	r4, [sp, #0]
 8010664:	9d01      	ldr	r5, [sp, #4]
 8010666:	0038      	movs	r0, r7
 8010668:	a905      	add	r1, sp, #20
 801066a:	f7ff ff3d 	bl	80104e8 <__b2d>
 801066e:	9002      	str	r0, [sp, #8]
 8010670:	9103      	str	r1, [sp, #12]
 8010672:	9a02      	ldr	r2, [sp, #8]
 8010674:	9b03      	ldr	r3, [sp, #12]
 8010676:	6931      	ldr	r1, [r6, #16]
 8010678:	6938      	ldr	r0, [r7, #16]
 801067a:	9e05      	ldr	r6, [sp, #20]
 801067c:	1a08      	subs	r0, r1, r0
 801067e:	9904      	ldr	r1, [sp, #16]
 8010680:	0140      	lsls	r0, r0, #5
 8010682:	1b89      	subs	r1, r1, r6
 8010684:	1841      	adds	r1, r0, r1
 8010686:	0508      	lsls	r0, r1, #20
 8010688:	2900      	cmp	r1, #0
 801068a:	dd07      	ble.n	801069c <__ratio+0x4c>
 801068c:	9901      	ldr	r1, [sp, #4]
 801068e:	1845      	adds	r5, r0, r1
 8010690:	0020      	movs	r0, r4
 8010692:	0029      	movs	r1, r5
 8010694:	f7f1 f9ca 	bl	8001a2c <__aeabi_ddiv>
 8010698:	b007      	add	sp, #28
 801069a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801069c:	9903      	ldr	r1, [sp, #12]
 801069e:	1a0b      	subs	r3, r1, r0
 80106a0:	e7f6      	b.n	8010690 <__ratio+0x40>
	...

080106a4 <_mprec_log10>:
 80106a4:	b510      	push	{r4, lr}
 80106a6:	0004      	movs	r4, r0
 80106a8:	2817      	cmp	r0, #23
 80106aa:	dc05      	bgt.n	80106b8 <_mprec_log10+0x14>
 80106ac:	4c07      	ldr	r4, [pc, #28]	; (80106cc <_mprec_log10+0x28>)
 80106ae:	00c0      	lsls	r0, r0, #3
 80106b0:	1824      	adds	r4, r4, r0
 80106b2:	6820      	ldr	r0, [r4, #0]
 80106b4:	6861      	ldr	r1, [r4, #4]
 80106b6:	bd10      	pop	{r4, pc}
 80106b8:	2000      	movs	r0, #0
 80106ba:	4905      	ldr	r1, [pc, #20]	; (80106d0 <_mprec_log10+0x2c>)
 80106bc:	2200      	movs	r2, #0
 80106be:	4b05      	ldr	r3, [pc, #20]	; (80106d4 <_mprec_log10+0x30>)
 80106c0:	3c01      	subs	r4, #1
 80106c2:	f7f1 fdb5 	bl	8002230 <__aeabi_dmul>
 80106c6:	2c00      	cmp	r4, #0
 80106c8:	d1f8      	bne.n	80106bc <_mprec_log10+0x18>
 80106ca:	e7f4      	b.n	80106b6 <_mprec_log10+0x12>
 80106cc:	08013218 	.word	0x08013218
 80106d0:	3ff00000 	.word	0x3ff00000
 80106d4:	40240000 	.word	0x40240000

080106d8 <__copybits>:
 80106d8:	b570      	push	{r4, r5, r6, lr}
 80106da:	0014      	movs	r4, r2
 80106dc:	0005      	movs	r5, r0
 80106de:	3901      	subs	r1, #1
 80106e0:	6913      	ldr	r3, [r2, #16]
 80106e2:	1149      	asrs	r1, r1, #5
 80106e4:	3101      	adds	r1, #1
 80106e6:	0089      	lsls	r1, r1, #2
 80106e8:	3414      	adds	r4, #20
 80106ea:	009b      	lsls	r3, r3, #2
 80106ec:	1841      	adds	r1, r0, r1
 80106ee:	18e3      	adds	r3, r4, r3
 80106f0:	42a3      	cmp	r3, r4
 80106f2:	d80d      	bhi.n	8010710 <__copybits+0x38>
 80106f4:	0014      	movs	r4, r2
 80106f6:	3411      	adds	r4, #17
 80106f8:	2500      	movs	r5, #0
 80106fa:	429c      	cmp	r4, r3
 80106fc:	d803      	bhi.n	8010706 <__copybits+0x2e>
 80106fe:	1a9b      	subs	r3, r3, r2
 8010700:	3b11      	subs	r3, #17
 8010702:	089b      	lsrs	r3, r3, #2
 8010704:	009d      	lsls	r5, r3, #2
 8010706:	2300      	movs	r3, #0
 8010708:	1940      	adds	r0, r0, r5
 801070a:	4281      	cmp	r1, r0
 801070c:	d803      	bhi.n	8010716 <__copybits+0x3e>
 801070e:	bd70      	pop	{r4, r5, r6, pc}
 8010710:	cc40      	ldmia	r4!, {r6}
 8010712:	c540      	stmia	r5!, {r6}
 8010714:	e7ec      	b.n	80106f0 <__copybits+0x18>
 8010716:	c008      	stmia	r0!, {r3}
 8010718:	e7f7      	b.n	801070a <__copybits+0x32>

0801071a <__any_on>:
 801071a:	0002      	movs	r2, r0
 801071c:	6900      	ldr	r0, [r0, #16]
 801071e:	b510      	push	{r4, lr}
 8010720:	3214      	adds	r2, #20
 8010722:	114b      	asrs	r3, r1, #5
 8010724:	4298      	cmp	r0, r3
 8010726:	db13      	blt.n	8010750 <__any_on+0x36>
 8010728:	dd0c      	ble.n	8010744 <__any_on+0x2a>
 801072a:	241f      	movs	r4, #31
 801072c:	0008      	movs	r0, r1
 801072e:	4020      	ands	r0, r4
 8010730:	4221      	tst	r1, r4
 8010732:	d007      	beq.n	8010744 <__any_on+0x2a>
 8010734:	0099      	lsls	r1, r3, #2
 8010736:	588c      	ldr	r4, [r1, r2]
 8010738:	0021      	movs	r1, r4
 801073a:	40c1      	lsrs	r1, r0
 801073c:	4081      	lsls	r1, r0
 801073e:	2001      	movs	r0, #1
 8010740:	428c      	cmp	r4, r1
 8010742:	d104      	bne.n	801074e <__any_on+0x34>
 8010744:	009b      	lsls	r3, r3, #2
 8010746:	18d3      	adds	r3, r2, r3
 8010748:	4293      	cmp	r3, r2
 801074a:	d803      	bhi.n	8010754 <__any_on+0x3a>
 801074c:	2000      	movs	r0, #0
 801074e:	bd10      	pop	{r4, pc}
 8010750:	0003      	movs	r3, r0
 8010752:	e7f7      	b.n	8010744 <__any_on+0x2a>
 8010754:	3b04      	subs	r3, #4
 8010756:	6819      	ldr	r1, [r3, #0]
 8010758:	2900      	cmp	r1, #0
 801075a:	d0f5      	beq.n	8010748 <__any_on+0x2e>
 801075c:	2001      	movs	r0, #1
 801075e:	e7f6      	b.n	801074e <__any_on+0x34>

08010760 <_calloc_r>:
 8010760:	b570      	push	{r4, r5, r6, lr}
 8010762:	0c13      	lsrs	r3, r2, #16
 8010764:	0c0d      	lsrs	r5, r1, #16
 8010766:	d11e      	bne.n	80107a6 <_calloc_r+0x46>
 8010768:	2b00      	cmp	r3, #0
 801076a:	d10c      	bne.n	8010786 <_calloc_r+0x26>
 801076c:	b289      	uxth	r1, r1
 801076e:	b294      	uxth	r4, r2
 8010770:	434c      	muls	r4, r1
 8010772:	0021      	movs	r1, r4
 8010774:	f000 f842 	bl	80107fc <_malloc_r>
 8010778:	1e05      	subs	r5, r0, #0
 801077a:	d01b      	beq.n	80107b4 <_calloc_r+0x54>
 801077c:	0022      	movs	r2, r4
 801077e:	2100      	movs	r1, #0
 8010780:	f7fd fea7 	bl	800e4d2 <memset>
 8010784:	e016      	b.n	80107b4 <_calloc_r+0x54>
 8010786:	1c1d      	adds	r5, r3, #0
 8010788:	1c0b      	adds	r3, r1, #0
 801078a:	b292      	uxth	r2, r2
 801078c:	b289      	uxth	r1, r1
 801078e:	b29c      	uxth	r4, r3
 8010790:	4351      	muls	r1, r2
 8010792:	b2ab      	uxth	r3, r5
 8010794:	4363      	muls	r3, r4
 8010796:	0c0c      	lsrs	r4, r1, #16
 8010798:	191c      	adds	r4, r3, r4
 801079a:	0c22      	lsrs	r2, r4, #16
 801079c:	d107      	bne.n	80107ae <_calloc_r+0x4e>
 801079e:	0424      	lsls	r4, r4, #16
 80107a0:	b289      	uxth	r1, r1
 80107a2:	430c      	orrs	r4, r1
 80107a4:	e7e5      	b.n	8010772 <_calloc_r+0x12>
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d101      	bne.n	80107ae <_calloc_r+0x4e>
 80107aa:	1c13      	adds	r3, r2, #0
 80107ac:	e7ed      	b.n	801078a <_calloc_r+0x2a>
 80107ae:	230c      	movs	r3, #12
 80107b0:	2500      	movs	r5, #0
 80107b2:	6003      	str	r3, [r0, #0]
 80107b4:	0028      	movs	r0, r5
 80107b6:	bd70      	pop	{r4, r5, r6, pc}

080107b8 <sbrk_aligned>:
 80107b8:	b570      	push	{r4, r5, r6, lr}
 80107ba:	4e0f      	ldr	r6, [pc, #60]	; (80107f8 <sbrk_aligned+0x40>)
 80107bc:	000d      	movs	r5, r1
 80107be:	6831      	ldr	r1, [r6, #0]
 80107c0:	0004      	movs	r4, r0
 80107c2:	2900      	cmp	r1, #0
 80107c4:	d102      	bne.n	80107cc <sbrk_aligned+0x14>
 80107c6:	f000 fba9 	bl	8010f1c <_sbrk_r>
 80107ca:	6030      	str	r0, [r6, #0]
 80107cc:	0029      	movs	r1, r5
 80107ce:	0020      	movs	r0, r4
 80107d0:	f000 fba4 	bl	8010f1c <_sbrk_r>
 80107d4:	1c43      	adds	r3, r0, #1
 80107d6:	d00a      	beq.n	80107ee <sbrk_aligned+0x36>
 80107d8:	2303      	movs	r3, #3
 80107da:	1cc5      	adds	r5, r0, #3
 80107dc:	439d      	bics	r5, r3
 80107de:	42a8      	cmp	r0, r5
 80107e0:	d007      	beq.n	80107f2 <sbrk_aligned+0x3a>
 80107e2:	1a29      	subs	r1, r5, r0
 80107e4:	0020      	movs	r0, r4
 80107e6:	f000 fb99 	bl	8010f1c <_sbrk_r>
 80107ea:	1c43      	adds	r3, r0, #1
 80107ec:	d101      	bne.n	80107f2 <sbrk_aligned+0x3a>
 80107ee:	2501      	movs	r5, #1
 80107f0:	426d      	negs	r5, r5
 80107f2:	0028      	movs	r0, r5
 80107f4:	bd70      	pop	{r4, r5, r6, pc}
 80107f6:	46c0      	nop			; (mov r8, r8)
 80107f8:	20001060 	.word	0x20001060

080107fc <_malloc_r>:
 80107fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80107fe:	2203      	movs	r2, #3
 8010800:	1ccb      	adds	r3, r1, #3
 8010802:	4393      	bics	r3, r2
 8010804:	3308      	adds	r3, #8
 8010806:	0006      	movs	r6, r0
 8010808:	001f      	movs	r7, r3
 801080a:	2b0c      	cmp	r3, #12
 801080c:	d232      	bcs.n	8010874 <_malloc_r+0x78>
 801080e:	270c      	movs	r7, #12
 8010810:	42b9      	cmp	r1, r7
 8010812:	d831      	bhi.n	8010878 <_malloc_r+0x7c>
 8010814:	0030      	movs	r0, r6
 8010816:	f001 fabb 	bl	8011d90 <__malloc_lock>
 801081a:	4d32      	ldr	r5, [pc, #200]	; (80108e4 <_malloc_r+0xe8>)
 801081c:	682b      	ldr	r3, [r5, #0]
 801081e:	001c      	movs	r4, r3
 8010820:	2c00      	cmp	r4, #0
 8010822:	d12e      	bne.n	8010882 <_malloc_r+0x86>
 8010824:	0039      	movs	r1, r7
 8010826:	0030      	movs	r0, r6
 8010828:	f7ff ffc6 	bl	80107b8 <sbrk_aligned>
 801082c:	0004      	movs	r4, r0
 801082e:	1c43      	adds	r3, r0, #1
 8010830:	d11e      	bne.n	8010870 <_malloc_r+0x74>
 8010832:	682c      	ldr	r4, [r5, #0]
 8010834:	0025      	movs	r5, r4
 8010836:	2d00      	cmp	r5, #0
 8010838:	d14a      	bne.n	80108d0 <_malloc_r+0xd4>
 801083a:	6823      	ldr	r3, [r4, #0]
 801083c:	0029      	movs	r1, r5
 801083e:	18e3      	adds	r3, r4, r3
 8010840:	0030      	movs	r0, r6
 8010842:	9301      	str	r3, [sp, #4]
 8010844:	f000 fb6a 	bl	8010f1c <_sbrk_r>
 8010848:	9b01      	ldr	r3, [sp, #4]
 801084a:	4283      	cmp	r3, r0
 801084c:	d143      	bne.n	80108d6 <_malloc_r+0xda>
 801084e:	6823      	ldr	r3, [r4, #0]
 8010850:	3703      	adds	r7, #3
 8010852:	1aff      	subs	r7, r7, r3
 8010854:	2303      	movs	r3, #3
 8010856:	439f      	bics	r7, r3
 8010858:	3708      	adds	r7, #8
 801085a:	2f0c      	cmp	r7, #12
 801085c:	d200      	bcs.n	8010860 <_malloc_r+0x64>
 801085e:	270c      	movs	r7, #12
 8010860:	0039      	movs	r1, r7
 8010862:	0030      	movs	r0, r6
 8010864:	f7ff ffa8 	bl	80107b8 <sbrk_aligned>
 8010868:	1c43      	adds	r3, r0, #1
 801086a:	d034      	beq.n	80108d6 <_malloc_r+0xda>
 801086c:	6823      	ldr	r3, [r4, #0]
 801086e:	19df      	adds	r7, r3, r7
 8010870:	6027      	str	r7, [r4, #0]
 8010872:	e013      	b.n	801089c <_malloc_r+0xa0>
 8010874:	2b00      	cmp	r3, #0
 8010876:	dacb      	bge.n	8010810 <_malloc_r+0x14>
 8010878:	230c      	movs	r3, #12
 801087a:	2500      	movs	r5, #0
 801087c:	6033      	str	r3, [r6, #0]
 801087e:	0028      	movs	r0, r5
 8010880:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010882:	6822      	ldr	r2, [r4, #0]
 8010884:	1bd1      	subs	r1, r2, r7
 8010886:	d420      	bmi.n	80108ca <_malloc_r+0xce>
 8010888:	290b      	cmp	r1, #11
 801088a:	d917      	bls.n	80108bc <_malloc_r+0xc0>
 801088c:	19e2      	adds	r2, r4, r7
 801088e:	6027      	str	r7, [r4, #0]
 8010890:	42a3      	cmp	r3, r4
 8010892:	d111      	bne.n	80108b8 <_malloc_r+0xbc>
 8010894:	602a      	str	r2, [r5, #0]
 8010896:	6863      	ldr	r3, [r4, #4]
 8010898:	6011      	str	r1, [r2, #0]
 801089a:	6053      	str	r3, [r2, #4]
 801089c:	0030      	movs	r0, r6
 801089e:	0025      	movs	r5, r4
 80108a0:	f001 fa7e 	bl	8011da0 <__malloc_unlock>
 80108a4:	2207      	movs	r2, #7
 80108a6:	350b      	adds	r5, #11
 80108a8:	1d23      	adds	r3, r4, #4
 80108aa:	4395      	bics	r5, r2
 80108ac:	1aea      	subs	r2, r5, r3
 80108ae:	429d      	cmp	r5, r3
 80108b0:	d0e5      	beq.n	801087e <_malloc_r+0x82>
 80108b2:	1b5b      	subs	r3, r3, r5
 80108b4:	50a3      	str	r3, [r4, r2]
 80108b6:	e7e2      	b.n	801087e <_malloc_r+0x82>
 80108b8:	605a      	str	r2, [r3, #4]
 80108ba:	e7ec      	b.n	8010896 <_malloc_r+0x9a>
 80108bc:	6862      	ldr	r2, [r4, #4]
 80108be:	42a3      	cmp	r3, r4
 80108c0:	d101      	bne.n	80108c6 <_malloc_r+0xca>
 80108c2:	602a      	str	r2, [r5, #0]
 80108c4:	e7ea      	b.n	801089c <_malloc_r+0xa0>
 80108c6:	605a      	str	r2, [r3, #4]
 80108c8:	e7e8      	b.n	801089c <_malloc_r+0xa0>
 80108ca:	0023      	movs	r3, r4
 80108cc:	6864      	ldr	r4, [r4, #4]
 80108ce:	e7a7      	b.n	8010820 <_malloc_r+0x24>
 80108d0:	002c      	movs	r4, r5
 80108d2:	686d      	ldr	r5, [r5, #4]
 80108d4:	e7af      	b.n	8010836 <_malloc_r+0x3a>
 80108d6:	230c      	movs	r3, #12
 80108d8:	0030      	movs	r0, r6
 80108da:	6033      	str	r3, [r6, #0]
 80108dc:	f001 fa60 	bl	8011da0 <__malloc_unlock>
 80108e0:	e7cd      	b.n	801087e <_malloc_r+0x82>
 80108e2:	46c0      	nop			; (mov r8, r8)
 80108e4:	2000105c 	.word	0x2000105c

080108e8 <_realloc_r>:
 80108e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80108ea:	0007      	movs	r7, r0
 80108ec:	000e      	movs	r6, r1
 80108ee:	0014      	movs	r4, r2
 80108f0:	2900      	cmp	r1, #0
 80108f2:	d105      	bne.n	8010900 <_realloc_r+0x18>
 80108f4:	0011      	movs	r1, r2
 80108f6:	f7ff ff81 	bl	80107fc <_malloc_r>
 80108fa:	0005      	movs	r5, r0
 80108fc:	0028      	movs	r0, r5
 80108fe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010900:	2a00      	cmp	r2, #0
 8010902:	d103      	bne.n	801090c <_realloc_r+0x24>
 8010904:	f001 fa54 	bl	8011db0 <_free_r>
 8010908:	0025      	movs	r5, r4
 801090a:	e7f7      	b.n	80108fc <_realloc_r+0x14>
 801090c:	f001 fa9a 	bl	8011e44 <_malloc_usable_size_r>
 8010910:	9001      	str	r0, [sp, #4]
 8010912:	4284      	cmp	r4, r0
 8010914:	d803      	bhi.n	801091e <_realloc_r+0x36>
 8010916:	0035      	movs	r5, r6
 8010918:	0843      	lsrs	r3, r0, #1
 801091a:	42a3      	cmp	r3, r4
 801091c:	d3ee      	bcc.n	80108fc <_realloc_r+0x14>
 801091e:	0021      	movs	r1, r4
 8010920:	0038      	movs	r0, r7
 8010922:	f7ff ff6b 	bl	80107fc <_malloc_r>
 8010926:	1e05      	subs	r5, r0, #0
 8010928:	d0e8      	beq.n	80108fc <_realloc_r+0x14>
 801092a:	9b01      	ldr	r3, [sp, #4]
 801092c:	0022      	movs	r2, r4
 801092e:	429c      	cmp	r4, r3
 8010930:	d900      	bls.n	8010934 <_realloc_r+0x4c>
 8010932:	001a      	movs	r2, r3
 8010934:	0031      	movs	r1, r6
 8010936:	0028      	movs	r0, r5
 8010938:	f7fd fdc2 	bl	800e4c0 <memcpy>
 801093c:	0031      	movs	r1, r6
 801093e:	0038      	movs	r0, r7
 8010940:	f001 fa36 	bl	8011db0 <_free_r>
 8010944:	e7da      	b.n	80108fc <_realloc_r+0x14>
	...

08010948 <__ssputs_r>:
 8010948:	b5f0      	push	{r4, r5, r6, r7, lr}
 801094a:	688e      	ldr	r6, [r1, #8]
 801094c:	b085      	sub	sp, #20
 801094e:	0007      	movs	r7, r0
 8010950:	000c      	movs	r4, r1
 8010952:	9203      	str	r2, [sp, #12]
 8010954:	9301      	str	r3, [sp, #4]
 8010956:	429e      	cmp	r6, r3
 8010958:	d83c      	bhi.n	80109d4 <__ssputs_r+0x8c>
 801095a:	2390      	movs	r3, #144	; 0x90
 801095c:	898a      	ldrh	r2, [r1, #12]
 801095e:	00db      	lsls	r3, r3, #3
 8010960:	421a      	tst	r2, r3
 8010962:	d034      	beq.n	80109ce <__ssputs_r+0x86>
 8010964:	6909      	ldr	r1, [r1, #16]
 8010966:	6823      	ldr	r3, [r4, #0]
 8010968:	6960      	ldr	r0, [r4, #20]
 801096a:	1a5b      	subs	r3, r3, r1
 801096c:	9302      	str	r3, [sp, #8]
 801096e:	2303      	movs	r3, #3
 8010970:	4343      	muls	r3, r0
 8010972:	0fdd      	lsrs	r5, r3, #31
 8010974:	18ed      	adds	r5, r5, r3
 8010976:	9b01      	ldr	r3, [sp, #4]
 8010978:	9802      	ldr	r0, [sp, #8]
 801097a:	3301      	adds	r3, #1
 801097c:	181b      	adds	r3, r3, r0
 801097e:	106d      	asrs	r5, r5, #1
 8010980:	42ab      	cmp	r3, r5
 8010982:	d900      	bls.n	8010986 <__ssputs_r+0x3e>
 8010984:	001d      	movs	r5, r3
 8010986:	0553      	lsls	r3, r2, #21
 8010988:	d532      	bpl.n	80109f0 <__ssputs_r+0xa8>
 801098a:	0029      	movs	r1, r5
 801098c:	0038      	movs	r0, r7
 801098e:	f7ff ff35 	bl	80107fc <_malloc_r>
 8010992:	1e06      	subs	r6, r0, #0
 8010994:	d109      	bne.n	80109aa <__ssputs_r+0x62>
 8010996:	230c      	movs	r3, #12
 8010998:	603b      	str	r3, [r7, #0]
 801099a:	2340      	movs	r3, #64	; 0x40
 801099c:	2001      	movs	r0, #1
 801099e:	89a2      	ldrh	r2, [r4, #12]
 80109a0:	4240      	negs	r0, r0
 80109a2:	4313      	orrs	r3, r2
 80109a4:	81a3      	strh	r3, [r4, #12]
 80109a6:	b005      	add	sp, #20
 80109a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80109aa:	9a02      	ldr	r2, [sp, #8]
 80109ac:	6921      	ldr	r1, [r4, #16]
 80109ae:	f7fd fd87 	bl	800e4c0 <memcpy>
 80109b2:	89a3      	ldrh	r3, [r4, #12]
 80109b4:	4a14      	ldr	r2, [pc, #80]	; (8010a08 <__ssputs_r+0xc0>)
 80109b6:	401a      	ands	r2, r3
 80109b8:	2380      	movs	r3, #128	; 0x80
 80109ba:	4313      	orrs	r3, r2
 80109bc:	81a3      	strh	r3, [r4, #12]
 80109be:	9b02      	ldr	r3, [sp, #8]
 80109c0:	6126      	str	r6, [r4, #16]
 80109c2:	18f6      	adds	r6, r6, r3
 80109c4:	6026      	str	r6, [r4, #0]
 80109c6:	6165      	str	r5, [r4, #20]
 80109c8:	9e01      	ldr	r6, [sp, #4]
 80109ca:	1aed      	subs	r5, r5, r3
 80109cc:	60a5      	str	r5, [r4, #8]
 80109ce:	9b01      	ldr	r3, [sp, #4]
 80109d0:	429e      	cmp	r6, r3
 80109d2:	d900      	bls.n	80109d6 <__ssputs_r+0x8e>
 80109d4:	9e01      	ldr	r6, [sp, #4]
 80109d6:	0032      	movs	r2, r6
 80109d8:	9903      	ldr	r1, [sp, #12]
 80109da:	6820      	ldr	r0, [r4, #0]
 80109dc:	f001 f9c5 	bl	8011d6a <memmove>
 80109e0:	68a3      	ldr	r3, [r4, #8]
 80109e2:	2000      	movs	r0, #0
 80109e4:	1b9b      	subs	r3, r3, r6
 80109e6:	60a3      	str	r3, [r4, #8]
 80109e8:	6823      	ldr	r3, [r4, #0]
 80109ea:	199e      	adds	r6, r3, r6
 80109ec:	6026      	str	r6, [r4, #0]
 80109ee:	e7da      	b.n	80109a6 <__ssputs_r+0x5e>
 80109f0:	002a      	movs	r2, r5
 80109f2:	0038      	movs	r0, r7
 80109f4:	f7ff ff78 	bl	80108e8 <_realloc_r>
 80109f8:	1e06      	subs	r6, r0, #0
 80109fa:	d1e0      	bne.n	80109be <__ssputs_r+0x76>
 80109fc:	0038      	movs	r0, r7
 80109fe:	6921      	ldr	r1, [r4, #16]
 8010a00:	f001 f9d6 	bl	8011db0 <_free_r>
 8010a04:	e7c7      	b.n	8010996 <__ssputs_r+0x4e>
 8010a06:	46c0      	nop			; (mov r8, r8)
 8010a08:	fffffb7f 	.word	0xfffffb7f

08010a0c <_svfiprintf_r>:
 8010a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010a0e:	b0a1      	sub	sp, #132	; 0x84
 8010a10:	9003      	str	r0, [sp, #12]
 8010a12:	001d      	movs	r5, r3
 8010a14:	898b      	ldrh	r3, [r1, #12]
 8010a16:	000f      	movs	r7, r1
 8010a18:	0016      	movs	r6, r2
 8010a1a:	061b      	lsls	r3, r3, #24
 8010a1c:	d511      	bpl.n	8010a42 <_svfiprintf_r+0x36>
 8010a1e:	690b      	ldr	r3, [r1, #16]
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d10e      	bne.n	8010a42 <_svfiprintf_r+0x36>
 8010a24:	2140      	movs	r1, #64	; 0x40
 8010a26:	f7ff fee9 	bl	80107fc <_malloc_r>
 8010a2a:	6038      	str	r0, [r7, #0]
 8010a2c:	6138      	str	r0, [r7, #16]
 8010a2e:	2800      	cmp	r0, #0
 8010a30:	d105      	bne.n	8010a3e <_svfiprintf_r+0x32>
 8010a32:	230c      	movs	r3, #12
 8010a34:	9a03      	ldr	r2, [sp, #12]
 8010a36:	3801      	subs	r0, #1
 8010a38:	6013      	str	r3, [r2, #0]
 8010a3a:	b021      	add	sp, #132	; 0x84
 8010a3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a3e:	2340      	movs	r3, #64	; 0x40
 8010a40:	617b      	str	r3, [r7, #20]
 8010a42:	2300      	movs	r3, #0
 8010a44:	ac08      	add	r4, sp, #32
 8010a46:	6163      	str	r3, [r4, #20]
 8010a48:	3320      	adds	r3, #32
 8010a4a:	7663      	strb	r3, [r4, #25]
 8010a4c:	3310      	adds	r3, #16
 8010a4e:	76a3      	strb	r3, [r4, #26]
 8010a50:	9507      	str	r5, [sp, #28]
 8010a52:	0035      	movs	r5, r6
 8010a54:	782b      	ldrb	r3, [r5, #0]
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d001      	beq.n	8010a5e <_svfiprintf_r+0x52>
 8010a5a:	2b25      	cmp	r3, #37	; 0x25
 8010a5c:	d147      	bne.n	8010aee <_svfiprintf_r+0xe2>
 8010a5e:	1bab      	subs	r3, r5, r6
 8010a60:	9305      	str	r3, [sp, #20]
 8010a62:	42b5      	cmp	r5, r6
 8010a64:	d00c      	beq.n	8010a80 <_svfiprintf_r+0x74>
 8010a66:	0032      	movs	r2, r6
 8010a68:	0039      	movs	r1, r7
 8010a6a:	9803      	ldr	r0, [sp, #12]
 8010a6c:	f7ff ff6c 	bl	8010948 <__ssputs_r>
 8010a70:	1c43      	adds	r3, r0, #1
 8010a72:	d100      	bne.n	8010a76 <_svfiprintf_r+0x6a>
 8010a74:	e0ae      	b.n	8010bd4 <_svfiprintf_r+0x1c8>
 8010a76:	6962      	ldr	r2, [r4, #20]
 8010a78:	9b05      	ldr	r3, [sp, #20]
 8010a7a:	4694      	mov	ip, r2
 8010a7c:	4463      	add	r3, ip
 8010a7e:	6163      	str	r3, [r4, #20]
 8010a80:	782b      	ldrb	r3, [r5, #0]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d100      	bne.n	8010a88 <_svfiprintf_r+0x7c>
 8010a86:	e0a5      	b.n	8010bd4 <_svfiprintf_r+0x1c8>
 8010a88:	2201      	movs	r2, #1
 8010a8a:	2300      	movs	r3, #0
 8010a8c:	4252      	negs	r2, r2
 8010a8e:	6062      	str	r2, [r4, #4]
 8010a90:	a904      	add	r1, sp, #16
 8010a92:	3254      	adds	r2, #84	; 0x54
 8010a94:	1852      	adds	r2, r2, r1
 8010a96:	1c6e      	adds	r6, r5, #1
 8010a98:	6023      	str	r3, [r4, #0]
 8010a9a:	60e3      	str	r3, [r4, #12]
 8010a9c:	60a3      	str	r3, [r4, #8]
 8010a9e:	7013      	strb	r3, [r2, #0]
 8010aa0:	65a3      	str	r3, [r4, #88]	; 0x58
 8010aa2:	2205      	movs	r2, #5
 8010aa4:	7831      	ldrb	r1, [r6, #0]
 8010aa6:	4854      	ldr	r0, [pc, #336]	; (8010bf8 <_svfiprintf_r+0x1ec>)
 8010aa8:	f001 f954 	bl	8011d54 <memchr>
 8010aac:	1c75      	adds	r5, r6, #1
 8010aae:	2800      	cmp	r0, #0
 8010ab0:	d11f      	bne.n	8010af2 <_svfiprintf_r+0xe6>
 8010ab2:	6822      	ldr	r2, [r4, #0]
 8010ab4:	06d3      	lsls	r3, r2, #27
 8010ab6:	d504      	bpl.n	8010ac2 <_svfiprintf_r+0xb6>
 8010ab8:	2353      	movs	r3, #83	; 0x53
 8010aba:	a904      	add	r1, sp, #16
 8010abc:	185b      	adds	r3, r3, r1
 8010abe:	2120      	movs	r1, #32
 8010ac0:	7019      	strb	r1, [r3, #0]
 8010ac2:	0713      	lsls	r3, r2, #28
 8010ac4:	d504      	bpl.n	8010ad0 <_svfiprintf_r+0xc4>
 8010ac6:	2353      	movs	r3, #83	; 0x53
 8010ac8:	a904      	add	r1, sp, #16
 8010aca:	185b      	adds	r3, r3, r1
 8010acc:	212b      	movs	r1, #43	; 0x2b
 8010ace:	7019      	strb	r1, [r3, #0]
 8010ad0:	7833      	ldrb	r3, [r6, #0]
 8010ad2:	2b2a      	cmp	r3, #42	; 0x2a
 8010ad4:	d016      	beq.n	8010b04 <_svfiprintf_r+0xf8>
 8010ad6:	0035      	movs	r5, r6
 8010ad8:	2100      	movs	r1, #0
 8010ada:	200a      	movs	r0, #10
 8010adc:	68e3      	ldr	r3, [r4, #12]
 8010ade:	782a      	ldrb	r2, [r5, #0]
 8010ae0:	1c6e      	adds	r6, r5, #1
 8010ae2:	3a30      	subs	r2, #48	; 0x30
 8010ae4:	2a09      	cmp	r2, #9
 8010ae6:	d94e      	bls.n	8010b86 <_svfiprintf_r+0x17a>
 8010ae8:	2900      	cmp	r1, #0
 8010aea:	d111      	bne.n	8010b10 <_svfiprintf_r+0x104>
 8010aec:	e017      	b.n	8010b1e <_svfiprintf_r+0x112>
 8010aee:	3501      	adds	r5, #1
 8010af0:	e7b0      	b.n	8010a54 <_svfiprintf_r+0x48>
 8010af2:	4b41      	ldr	r3, [pc, #260]	; (8010bf8 <_svfiprintf_r+0x1ec>)
 8010af4:	6822      	ldr	r2, [r4, #0]
 8010af6:	1ac0      	subs	r0, r0, r3
 8010af8:	2301      	movs	r3, #1
 8010afa:	4083      	lsls	r3, r0
 8010afc:	4313      	orrs	r3, r2
 8010afe:	002e      	movs	r6, r5
 8010b00:	6023      	str	r3, [r4, #0]
 8010b02:	e7ce      	b.n	8010aa2 <_svfiprintf_r+0x96>
 8010b04:	9b07      	ldr	r3, [sp, #28]
 8010b06:	1d19      	adds	r1, r3, #4
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	9107      	str	r1, [sp, #28]
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	db01      	blt.n	8010b14 <_svfiprintf_r+0x108>
 8010b10:	930b      	str	r3, [sp, #44]	; 0x2c
 8010b12:	e004      	b.n	8010b1e <_svfiprintf_r+0x112>
 8010b14:	425b      	negs	r3, r3
 8010b16:	60e3      	str	r3, [r4, #12]
 8010b18:	2302      	movs	r3, #2
 8010b1a:	4313      	orrs	r3, r2
 8010b1c:	6023      	str	r3, [r4, #0]
 8010b1e:	782b      	ldrb	r3, [r5, #0]
 8010b20:	2b2e      	cmp	r3, #46	; 0x2e
 8010b22:	d10a      	bne.n	8010b3a <_svfiprintf_r+0x12e>
 8010b24:	786b      	ldrb	r3, [r5, #1]
 8010b26:	2b2a      	cmp	r3, #42	; 0x2a
 8010b28:	d135      	bne.n	8010b96 <_svfiprintf_r+0x18a>
 8010b2a:	9b07      	ldr	r3, [sp, #28]
 8010b2c:	3502      	adds	r5, #2
 8010b2e:	1d1a      	adds	r2, r3, #4
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	9207      	str	r2, [sp, #28]
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	db2b      	blt.n	8010b90 <_svfiprintf_r+0x184>
 8010b38:	9309      	str	r3, [sp, #36]	; 0x24
 8010b3a:	4e30      	ldr	r6, [pc, #192]	; (8010bfc <_svfiprintf_r+0x1f0>)
 8010b3c:	2203      	movs	r2, #3
 8010b3e:	0030      	movs	r0, r6
 8010b40:	7829      	ldrb	r1, [r5, #0]
 8010b42:	f001 f907 	bl	8011d54 <memchr>
 8010b46:	2800      	cmp	r0, #0
 8010b48:	d006      	beq.n	8010b58 <_svfiprintf_r+0x14c>
 8010b4a:	2340      	movs	r3, #64	; 0x40
 8010b4c:	1b80      	subs	r0, r0, r6
 8010b4e:	4083      	lsls	r3, r0
 8010b50:	6822      	ldr	r2, [r4, #0]
 8010b52:	3501      	adds	r5, #1
 8010b54:	4313      	orrs	r3, r2
 8010b56:	6023      	str	r3, [r4, #0]
 8010b58:	7829      	ldrb	r1, [r5, #0]
 8010b5a:	2206      	movs	r2, #6
 8010b5c:	4828      	ldr	r0, [pc, #160]	; (8010c00 <_svfiprintf_r+0x1f4>)
 8010b5e:	1c6e      	adds	r6, r5, #1
 8010b60:	7621      	strb	r1, [r4, #24]
 8010b62:	f001 f8f7 	bl	8011d54 <memchr>
 8010b66:	2800      	cmp	r0, #0
 8010b68:	d03c      	beq.n	8010be4 <_svfiprintf_r+0x1d8>
 8010b6a:	4b26      	ldr	r3, [pc, #152]	; (8010c04 <_svfiprintf_r+0x1f8>)
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d125      	bne.n	8010bbc <_svfiprintf_r+0x1b0>
 8010b70:	2207      	movs	r2, #7
 8010b72:	9b07      	ldr	r3, [sp, #28]
 8010b74:	3307      	adds	r3, #7
 8010b76:	4393      	bics	r3, r2
 8010b78:	3308      	adds	r3, #8
 8010b7a:	9307      	str	r3, [sp, #28]
 8010b7c:	6963      	ldr	r3, [r4, #20]
 8010b7e:	9a04      	ldr	r2, [sp, #16]
 8010b80:	189b      	adds	r3, r3, r2
 8010b82:	6163      	str	r3, [r4, #20]
 8010b84:	e765      	b.n	8010a52 <_svfiprintf_r+0x46>
 8010b86:	4343      	muls	r3, r0
 8010b88:	0035      	movs	r5, r6
 8010b8a:	2101      	movs	r1, #1
 8010b8c:	189b      	adds	r3, r3, r2
 8010b8e:	e7a6      	b.n	8010ade <_svfiprintf_r+0xd2>
 8010b90:	2301      	movs	r3, #1
 8010b92:	425b      	negs	r3, r3
 8010b94:	e7d0      	b.n	8010b38 <_svfiprintf_r+0x12c>
 8010b96:	2300      	movs	r3, #0
 8010b98:	200a      	movs	r0, #10
 8010b9a:	001a      	movs	r2, r3
 8010b9c:	3501      	adds	r5, #1
 8010b9e:	6063      	str	r3, [r4, #4]
 8010ba0:	7829      	ldrb	r1, [r5, #0]
 8010ba2:	1c6e      	adds	r6, r5, #1
 8010ba4:	3930      	subs	r1, #48	; 0x30
 8010ba6:	2909      	cmp	r1, #9
 8010ba8:	d903      	bls.n	8010bb2 <_svfiprintf_r+0x1a6>
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d0c5      	beq.n	8010b3a <_svfiprintf_r+0x12e>
 8010bae:	9209      	str	r2, [sp, #36]	; 0x24
 8010bb0:	e7c3      	b.n	8010b3a <_svfiprintf_r+0x12e>
 8010bb2:	4342      	muls	r2, r0
 8010bb4:	0035      	movs	r5, r6
 8010bb6:	2301      	movs	r3, #1
 8010bb8:	1852      	adds	r2, r2, r1
 8010bba:	e7f1      	b.n	8010ba0 <_svfiprintf_r+0x194>
 8010bbc:	ab07      	add	r3, sp, #28
 8010bbe:	9300      	str	r3, [sp, #0]
 8010bc0:	003a      	movs	r2, r7
 8010bc2:	0021      	movs	r1, r4
 8010bc4:	4b10      	ldr	r3, [pc, #64]	; (8010c08 <_svfiprintf_r+0x1fc>)
 8010bc6:	9803      	ldr	r0, [sp, #12]
 8010bc8:	e000      	b.n	8010bcc <_svfiprintf_r+0x1c0>
 8010bca:	bf00      	nop
 8010bcc:	9004      	str	r0, [sp, #16]
 8010bce:	9b04      	ldr	r3, [sp, #16]
 8010bd0:	3301      	adds	r3, #1
 8010bd2:	d1d3      	bne.n	8010b7c <_svfiprintf_r+0x170>
 8010bd4:	89bb      	ldrh	r3, [r7, #12]
 8010bd6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8010bd8:	065b      	lsls	r3, r3, #25
 8010bda:	d400      	bmi.n	8010bde <_svfiprintf_r+0x1d2>
 8010bdc:	e72d      	b.n	8010a3a <_svfiprintf_r+0x2e>
 8010bde:	2001      	movs	r0, #1
 8010be0:	4240      	negs	r0, r0
 8010be2:	e72a      	b.n	8010a3a <_svfiprintf_r+0x2e>
 8010be4:	ab07      	add	r3, sp, #28
 8010be6:	9300      	str	r3, [sp, #0]
 8010be8:	003a      	movs	r2, r7
 8010bea:	0021      	movs	r1, r4
 8010bec:	4b06      	ldr	r3, [pc, #24]	; (8010c08 <_svfiprintf_r+0x1fc>)
 8010bee:	9803      	ldr	r0, [sp, #12]
 8010bf0:	f000 f87c 	bl	8010cec <_printf_i>
 8010bf4:	e7ea      	b.n	8010bcc <_svfiprintf_r+0x1c0>
 8010bf6:	46c0      	nop			; (mov r8, r8)
 8010bf8:	080132ec 	.word	0x080132ec
 8010bfc:	080132f2 	.word	0x080132f2
 8010c00:	080132f6 	.word	0x080132f6
 8010c04:	00000000 	.word	0x00000000
 8010c08:	08010949 	.word	0x08010949

08010c0c <_printf_common>:
 8010c0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010c0e:	0015      	movs	r5, r2
 8010c10:	9301      	str	r3, [sp, #4]
 8010c12:	688a      	ldr	r2, [r1, #8]
 8010c14:	690b      	ldr	r3, [r1, #16]
 8010c16:	000c      	movs	r4, r1
 8010c18:	9000      	str	r0, [sp, #0]
 8010c1a:	4293      	cmp	r3, r2
 8010c1c:	da00      	bge.n	8010c20 <_printf_common+0x14>
 8010c1e:	0013      	movs	r3, r2
 8010c20:	0022      	movs	r2, r4
 8010c22:	602b      	str	r3, [r5, #0]
 8010c24:	3243      	adds	r2, #67	; 0x43
 8010c26:	7812      	ldrb	r2, [r2, #0]
 8010c28:	2a00      	cmp	r2, #0
 8010c2a:	d001      	beq.n	8010c30 <_printf_common+0x24>
 8010c2c:	3301      	adds	r3, #1
 8010c2e:	602b      	str	r3, [r5, #0]
 8010c30:	6823      	ldr	r3, [r4, #0]
 8010c32:	069b      	lsls	r3, r3, #26
 8010c34:	d502      	bpl.n	8010c3c <_printf_common+0x30>
 8010c36:	682b      	ldr	r3, [r5, #0]
 8010c38:	3302      	adds	r3, #2
 8010c3a:	602b      	str	r3, [r5, #0]
 8010c3c:	6822      	ldr	r2, [r4, #0]
 8010c3e:	2306      	movs	r3, #6
 8010c40:	0017      	movs	r7, r2
 8010c42:	401f      	ands	r7, r3
 8010c44:	421a      	tst	r2, r3
 8010c46:	d027      	beq.n	8010c98 <_printf_common+0x8c>
 8010c48:	0023      	movs	r3, r4
 8010c4a:	3343      	adds	r3, #67	; 0x43
 8010c4c:	781b      	ldrb	r3, [r3, #0]
 8010c4e:	1e5a      	subs	r2, r3, #1
 8010c50:	4193      	sbcs	r3, r2
 8010c52:	6822      	ldr	r2, [r4, #0]
 8010c54:	0692      	lsls	r2, r2, #26
 8010c56:	d430      	bmi.n	8010cba <_printf_common+0xae>
 8010c58:	0022      	movs	r2, r4
 8010c5a:	9901      	ldr	r1, [sp, #4]
 8010c5c:	9800      	ldr	r0, [sp, #0]
 8010c5e:	9e08      	ldr	r6, [sp, #32]
 8010c60:	3243      	adds	r2, #67	; 0x43
 8010c62:	47b0      	blx	r6
 8010c64:	1c43      	adds	r3, r0, #1
 8010c66:	d025      	beq.n	8010cb4 <_printf_common+0xa8>
 8010c68:	2306      	movs	r3, #6
 8010c6a:	6820      	ldr	r0, [r4, #0]
 8010c6c:	682a      	ldr	r2, [r5, #0]
 8010c6e:	68e1      	ldr	r1, [r4, #12]
 8010c70:	2500      	movs	r5, #0
 8010c72:	4003      	ands	r3, r0
 8010c74:	2b04      	cmp	r3, #4
 8010c76:	d103      	bne.n	8010c80 <_printf_common+0x74>
 8010c78:	1a8d      	subs	r5, r1, r2
 8010c7a:	43eb      	mvns	r3, r5
 8010c7c:	17db      	asrs	r3, r3, #31
 8010c7e:	401d      	ands	r5, r3
 8010c80:	68a3      	ldr	r3, [r4, #8]
 8010c82:	6922      	ldr	r2, [r4, #16]
 8010c84:	4293      	cmp	r3, r2
 8010c86:	dd01      	ble.n	8010c8c <_printf_common+0x80>
 8010c88:	1a9b      	subs	r3, r3, r2
 8010c8a:	18ed      	adds	r5, r5, r3
 8010c8c:	2700      	movs	r7, #0
 8010c8e:	42bd      	cmp	r5, r7
 8010c90:	d120      	bne.n	8010cd4 <_printf_common+0xc8>
 8010c92:	2000      	movs	r0, #0
 8010c94:	e010      	b.n	8010cb8 <_printf_common+0xac>
 8010c96:	3701      	adds	r7, #1
 8010c98:	68e3      	ldr	r3, [r4, #12]
 8010c9a:	682a      	ldr	r2, [r5, #0]
 8010c9c:	1a9b      	subs	r3, r3, r2
 8010c9e:	42bb      	cmp	r3, r7
 8010ca0:	ddd2      	ble.n	8010c48 <_printf_common+0x3c>
 8010ca2:	0022      	movs	r2, r4
 8010ca4:	2301      	movs	r3, #1
 8010ca6:	9901      	ldr	r1, [sp, #4]
 8010ca8:	9800      	ldr	r0, [sp, #0]
 8010caa:	9e08      	ldr	r6, [sp, #32]
 8010cac:	3219      	adds	r2, #25
 8010cae:	47b0      	blx	r6
 8010cb0:	1c43      	adds	r3, r0, #1
 8010cb2:	d1f0      	bne.n	8010c96 <_printf_common+0x8a>
 8010cb4:	2001      	movs	r0, #1
 8010cb6:	4240      	negs	r0, r0
 8010cb8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010cba:	2030      	movs	r0, #48	; 0x30
 8010cbc:	18e1      	adds	r1, r4, r3
 8010cbe:	3143      	adds	r1, #67	; 0x43
 8010cc0:	7008      	strb	r0, [r1, #0]
 8010cc2:	0021      	movs	r1, r4
 8010cc4:	1c5a      	adds	r2, r3, #1
 8010cc6:	3145      	adds	r1, #69	; 0x45
 8010cc8:	7809      	ldrb	r1, [r1, #0]
 8010cca:	18a2      	adds	r2, r4, r2
 8010ccc:	3243      	adds	r2, #67	; 0x43
 8010cce:	3302      	adds	r3, #2
 8010cd0:	7011      	strb	r1, [r2, #0]
 8010cd2:	e7c1      	b.n	8010c58 <_printf_common+0x4c>
 8010cd4:	0022      	movs	r2, r4
 8010cd6:	2301      	movs	r3, #1
 8010cd8:	9901      	ldr	r1, [sp, #4]
 8010cda:	9800      	ldr	r0, [sp, #0]
 8010cdc:	9e08      	ldr	r6, [sp, #32]
 8010cde:	321a      	adds	r2, #26
 8010ce0:	47b0      	blx	r6
 8010ce2:	1c43      	adds	r3, r0, #1
 8010ce4:	d0e6      	beq.n	8010cb4 <_printf_common+0xa8>
 8010ce6:	3701      	adds	r7, #1
 8010ce8:	e7d1      	b.n	8010c8e <_printf_common+0x82>
	...

08010cec <_printf_i>:
 8010cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010cee:	b08b      	sub	sp, #44	; 0x2c
 8010cf0:	9206      	str	r2, [sp, #24]
 8010cf2:	000a      	movs	r2, r1
 8010cf4:	3243      	adds	r2, #67	; 0x43
 8010cf6:	9307      	str	r3, [sp, #28]
 8010cf8:	9005      	str	r0, [sp, #20]
 8010cfa:	9204      	str	r2, [sp, #16]
 8010cfc:	7e0a      	ldrb	r2, [r1, #24]
 8010cfe:	000c      	movs	r4, r1
 8010d00:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010d02:	2a78      	cmp	r2, #120	; 0x78
 8010d04:	d807      	bhi.n	8010d16 <_printf_i+0x2a>
 8010d06:	2a62      	cmp	r2, #98	; 0x62
 8010d08:	d809      	bhi.n	8010d1e <_printf_i+0x32>
 8010d0a:	2a00      	cmp	r2, #0
 8010d0c:	d100      	bne.n	8010d10 <_printf_i+0x24>
 8010d0e:	e0c1      	b.n	8010e94 <_printf_i+0x1a8>
 8010d10:	2a58      	cmp	r2, #88	; 0x58
 8010d12:	d100      	bne.n	8010d16 <_printf_i+0x2a>
 8010d14:	e08c      	b.n	8010e30 <_printf_i+0x144>
 8010d16:	0026      	movs	r6, r4
 8010d18:	3642      	adds	r6, #66	; 0x42
 8010d1a:	7032      	strb	r2, [r6, #0]
 8010d1c:	e022      	b.n	8010d64 <_printf_i+0x78>
 8010d1e:	0010      	movs	r0, r2
 8010d20:	3863      	subs	r0, #99	; 0x63
 8010d22:	2815      	cmp	r0, #21
 8010d24:	d8f7      	bhi.n	8010d16 <_printf_i+0x2a>
 8010d26:	f7ef fa07 	bl	8000138 <__gnu_thumb1_case_shi>
 8010d2a:	0016      	.short	0x0016
 8010d2c:	fff6001f 	.word	0xfff6001f
 8010d30:	fff6fff6 	.word	0xfff6fff6
 8010d34:	001ffff6 	.word	0x001ffff6
 8010d38:	fff6fff6 	.word	0xfff6fff6
 8010d3c:	fff6fff6 	.word	0xfff6fff6
 8010d40:	003600a8 	.word	0x003600a8
 8010d44:	fff6009a 	.word	0xfff6009a
 8010d48:	00b9fff6 	.word	0x00b9fff6
 8010d4c:	0036fff6 	.word	0x0036fff6
 8010d50:	fff6fff6 	.word	0xfff6fff6
 8010d54:	009e      	.short	0x009e
 8010d56:	0026      	movs	r6, r4
 8010d58:	681a      	ldr	r2, [r3, #0]
 8010d5a:	3642      	adds	r6, #66	; 0x42
 8010d5c:	1d11      	adds	r1, r2, #4
 8010d5e:	6019      	str	r1, [r3, #0]
 8010d60:	6813      	ldr	r3, [r2, #0]
 8010d62:	7033      	strb	r3, [r6, #0]
 8010d64:	2301      	movs	r3, #1
 8010d66:	e0a7      	b.n	8010eb8 <_printf_i+0x1cc>
 8010d68:	6808      	ldr	r0, [r1, #0]
 8010d6a:	6819      	ldr	r1, [r3, #0]
 8010d6c:	1d0a      	adds	r2, r1, #4
 8010d6e:	0605      	lsls	r5, r0, #24
 8010d70:	d50b      	bpl.n	8010d8a <_printf_i+0x9e>
 8010d72:	680d      	ldr	r5, [r1, #0]
 8010d74:	601a      	str	r2, [r3, #0]
 8010d76:	2d00      	cmp	r5, #0
 8010d78:	da03      	bge.n	8010d82 <_printf_i+0x96>
 8010d7a:	232d      	movs	r3, #45	; 0x2d
 8010d7c:	9a04      	ldr	r2, [sp, #16]
 8010d7e:	426d      	negs	r5, r5
 8010d80:	7013      	strb	r3, [r2, #0]
 8010d82:	4b61      	ldr	r3, [pc, #388]	; (8010f08 <_printf_i+0x21c>)
 8010d84:	270a      	movs	r7, #10
 8010d86:	9303      	str	r3, [sp, #12]
 8010d88:	e01b      	b.n	8010dc2 <_printf_i+0xd6>
 8010d8a:	680d      	ldr	r5, [r1, #0]
 8010d8c:	601a      	str	r2, [r3, #0]
 8010d8e:	0641      	lsls	r1, r0, #25
 8010d90:	d5f1      	bpl.n	8010d76 <_printf_i+0x8a>
 8010d92:	b22d      	sxth	r5, r5
 8010d94:	e7ef      	b.n	8010d76 <_printf_i+0x8a>
 8010d96:	680d      	ldr	r5, [r1, #0]
 8010d98:	6819      	ldr	r1, [r3, #0]
 8010d9a:	1d08      	adds	r0, r1, #4
 8010d9c:	6018      	str	r0, [r3, #0]
 8010d9e:	062e      	lsls	r6, r5, #24
 8010da0:	d501      	bpl.n	8010da6 <_printf_i+0xba>
 8010da2:	680d      	ldr	r5, [r1, #0]
 8010da4:	e003      	b.n	8010dae <_printf_i+0xc2>
 8010da6:	066d      	lsls	r5, r5, #25
 8010da8:	d5fb      	bpl.n	8010da2 <_printf_i+0xb6>
 8010daa:	680d      	ldr	r5, [r1, #0]
 8010dac:	b2ad      	uxth	r5, r5
 8010dae:	4b56      	ldr	r3, [pc, #344]	; (8010f08 <_printf_i+0x21c>)
 8010db0:	2708      	movs	r7, #8
 8010db2:	9303      	str	r3, [sp, #12]
 8010db4:	2a6f      	cmp	r2, #111	; 0x6f
 8010db6:	d000      	beq.n	8010dba <_printf_i+0xce>
 8010db8:	3702      	adds	r7, #2
 8010dba:	0023      	movs	r3, r4
 8010dbc:	2200      	movs	r2, #0
 8010dbe:	3343      	adds	r3, #67	; 0x43
 8010dc0:	701a      	strb	r2, [r3, #0]
 8010dc2:	6863      	ldr	r3, [r4, #4]
 8010dc4:	60a3      	str	r3, [r4, #8]
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	db03      	blt.n	8010dd2 <_printf_i+0xe6>
 8010dca:	2204      	movs	r2, #4
 8010dcc:	6821      	ldr	r1, [r4, #0]
 8010dce:	4391      	bics	r1, r2
 8010dd0:	6021      	str	r1, [r4, #0]
 8010dd2:	2d00      	cmp	r5, #0
 8010dd4:	d102      	bne.n	8010ddc <_printf_i+0xf0>
 8010dd6:	9e04      	ldr	r6, [sp, #16]
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d00c      	beq.n	8010df6 <_printf_i+0x10a>
 8010ddc:	9e04      	ldr	r6, [sp, #16]
 8010dde:	0028      	movs	r0, r5
 8010de0:	0039      	movs	r1, r7
 8010de2:	f7ef fa39 	bl	8000258 <__aeabi_uidivmod>
 8010de6:	9b03      	ldr	r3, [sp, #12]
 8010de8:	3e01      	subs	r6, #1
 8010dea:	5c5b      	ldrb	r3, [r3, r1]
 8010dec:	7033      	strb	r3, [r6, #0]
 8010dee:	002b      	movs	r3, r5
 8010df0:	0005      	movs	r5, r0
 8010df2:	429f      	cmp	r7, r3
 8010df4:	d9f3      	bls.n	8010dde <_printf_i+0xf2>
 8010df6:	2f08      	cmp	r7, #8
 8010df8:	d109      	bne.n	8010e0e <_printf_i+0x122>
 8010dfa:	6823      	ldr	r3, [r4, #0]
 8010dfc:	07db      	lsls	r3, r3, #31
 8010dfe:	d506      	bpl.n	8010e0e <_printf_i+0x122>
 8010e00:	6863      	ldr	r3, [r4, #4]
 8010e02:	6922      	ldr	r2, [r4, #16]
 8010e04:	4293      	cmp	r3, r2
 8010e06:	dc02      	bgt.n	8010e0e <_printf_i+0x122>
 8010e08:	2330      	movs	r3, #48	; 0x30
 8010e0a:	3e01      	subs	r6, #1
 8010e0c:	7033      	strb	r3, [r6, #0]
 8010e0e:	9b04      	ldr	r3, [sp, #16]
 8010e10:	1b9b      	subs	r3, r3, r6
 8010e12:	6123      	str	r3, [r4, #16]
 8010e14:	9b07      	ldr	r3, [sp, #28]
 8010e16:	0021      	movs	r1, r4
 8010e18:	9300      	str	r3, [sp, #0]
 8010e1a:	9805      	ldr	r0, [sp, #20]
 8010e1c:	9b06      	ldr	r3, [sp, #24]
 8010e1e:	aa09      	add	r2, sp, #36	; 0x24
 8010e20:	f7ff fef4 	bl	8010c0c <_printf_common>
 8010e24:	1c43      	adds	r3, r0, #1
 8010e26:	d14c      	bne.n	8010ec2 <_printf_i+0x1d6>
 8010e28:	2001      	movs	r0, #1
 8010e2a:	4240      	negs	r0, r0
 8010e2c:	b00b      	add	sp, #44	; 0x2c
 8010e2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e30:	3145      	adds	r1, #69	; 0x45
 8010e32:	700a      	strb	r2, [r1, #0]
 8010e34:	4a34      	ldr	r2, [pc, #208]	; (8010f08 <_printf_i+0x21c>)
 8010e36:	9203      	str	r2, [sp, #12]
 8010e38:	681a      	ldr	r2, [r3, #0]
 8010e3a:	6821      	ldr	r1, [r4, #0]
 8010e3c:	ca20      	ldmia	r2!, {r5}
 8010e3e:	601a      	str	r2, [r3, #0]
 8010e40:	0608      	lsls	r0, r1, #24
 8010e42:	d516      	bpl.n	8010e72 <_printf_i+0x186>
 8010e44:	07cb      	lsls	r3, r1, #31
 8010e46:	d502      	bpl.n	8010e4e <_printf_i+0x162>
 8010e48:	2320      	movs	r3, #32
 8010e4a:	4319      	orrs	r1, r3
 8010e4c:	6021      	str	r1, [r4, #0]
 8010e4e:	2710      	movs	r7, #16
 8010e50:	2d00      	cmp	r5, #0
 8010e52:	d1b2      	bne.n	8010dba <_printf_i+0xce>
 8010e54:	2320      	movs	r3, #32
 8010e56:	6822      	ldr	r2, [r4, #0]
 8010e58:	439a      	bics	r2, r3
 8010e5a:	6022      	str	r2, [r4, #0]
 8010e5c:	e7ad      	b.n	8010dba <_printf_i+0xce>
 8010e5e:	2220      	movs	r2, #32
 8010e60:	6809      	ldr	r1, [r1, #0]
 8010e62:	430a      	orrs	r2, r1
 8010e64:	6022      	str	r2, [r4, #0]
 8010e66:	0022      	movs	r2, r4
 8010e68:	2178      	movs	r1, #120	; 0x78
 8010e6a:	3245      	adds	r2, #69	; 0x45
 8010e6c:	7011      	strb	r1, [r2, #0]
 8010e6e:	4a27      	ldr	r2, [pc, #156]	; (8010f0c <_printf_i+0x220>)
 8010e70:	e7e1      	b.n	8010e36 <_printf_i+0x14a>
 8010e72:	0648      	lsls	r0, r1, #25
 8010e74:	d5e6      	bpl.n	8010e44 <_printf_i+0x158>
 8010e76:	b2ad      	uxth	r5, r5
 8010e78:	e7e4      	b.n	8010e44 <_printf_i+0x158>
 8010e7a:	681a      	ldr	r2, [r3, #0]
 8010e7c:	680d      	ldr	r5, [r1, #0]
 8010e7e:	1d10      	adds	r0, r2, #4
 8010e80:	6949      	ldr	r1, [r1, #20]
 8010e82:	6018      	str	r0, [r3, #0]
 8010e84:	6813      	ldr	r3, [r2, #0]
 8010e86:	062e      	lsls	r6, r5, #24
 8010e88:	d501      	bpl.n	8010e8e <_printf_i+0x1a2>
 8010e8a:	6019      	str	r1, [r3, #0]
 8010e8c:	e002      	b.n	8010e94 <_printf_i+0x1a8>
 8010e8e:	066d      	lsls	r5, r5, #25
 8010e90:	d5fb      	bpl.n	8010e8a <_printf_i+0x19e>
 8010e92:	8019      	strh	r1, [r3, #0]
 8010e94:	2300      	movs	r3, #0
 8010e96:	9e04      	ldr	r6, [sp, #16]
 8010e98:	6123      	str	r3, [r4, #16]
 8010e9a:	e7bb      	b.n	8010e14 <_printf_i+0x128>
 8010e9c:	681a      	ldr	r2, [r3, #0]
 8010e9e:	1d11      	adds	r1, r2, #4
 8010ea0:	6019      	str	r1, [r3, #0]
 8010ea2:	6816      	ldr	r6, [r2, #0]
 8010ea4:	2100      	movs	r1, #0
 8010ea6:	0030      	movs	r0, r6
 8010ea8:	6862      	ldr	r2, [r4, #4]
 8010eaa:	f000 ff53 	bl	8011d54 <memchr>
 8010eae:	2800      	cmp	r0, #0
 8010eb0:	d001      	beq.n	8010eb6 <_printf_i+0x1ca>
 8010eb2:	1b80      	subs	r0, r0, r6
 8010eb4:	6060      	str	r0, [r4, #4]
 8010eb6:	6863      	ldr	r3, [r4, #4]
 8010eb8:	6123      	str	r3, [r4, #16]
 8010eba:	2300      	movs	r3, #0
 8010ebc:	9a04      	ldr	r2, [sp, #16]
 8010ebe:	7013      	strb	r3, [r2, #0]
 8010ec0:	e7a8      	b.n	8010e14 <_printf_i+0x128>
 8010ec2:	6923      	ldr	r3, [r4, #16]
 8010ec4:	0032      	movs	r2, r6
 8010ec6:	9906      	ldr	r1, [sp, #24]
 8010ec8:	9805      	ldr	r0, [sp, #20]
 8010eca:	9d07      	ldr	r5, [sp, #28]
 8010ecc:	47a8      	blx	r5
 8010ece:	1c43      	adds	r3, r0, #1
 8010ed0:	d0aa      	beq.n	8010e28 <_printf_i+0x13c>
 8010ed2:	6823      	ldr	r3, [r4, #0]
 8010ed4:	079b      	lsls	r3, r3, #30
 8010ed6:	d415      	bmi.n	8010f04 <_printf_i+0x218>
 8010ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010eda:	68e0      	ldr	r0, [r4, #12]
 8010edc:	4298      	cmp	r0, r3
 8010ede:	daa5      	bge.n	8010e2c <_printf_i+0x140>
 8010ee0:	0018      	movs	r0, r3
 8010ee2:	e7a3      	b.n	8010e2c <_printf_i+0x140>
 8010ee4:	0022      	movs	r2, r4
 8010ee6:	2301      	movs	r3, #1
 8010ee8:	9906      	ldr	r1, [sp, #24]
 8010eea:	9805      	ldr	r0, [sp, #20]
 8010eec:	9e07      	ldr	r6, [sp, #28]
 8010eee:	3219      	adds	r2, #25
 8010ef0:	47b0      	blx	r6
 8010ef2:	1c43      	adds	r3, r0, #1
 8010ef4:	d098      	beq.n	8010e28 <_printf_i+0x13c>
 8010ef6:	3501      	adds	r5, #1
 8010ef8:	68e3      	ldr	r3, [r4, #12]
 8010efa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010efc:	1a9b      	subs	r3, r3, r2
 8010efe:	42ab      	cmp	r3, r5
 8010f00:	dcf0      	bgt.n	8010ee4 <_printf_i+0x1f8>
 8010f02:	e7e9      	b.n	8010ed8 <_printf_i+0x1ec>
 8010f04:	2500      	movs	r5, #0
 8010f06:	e7f7      	b.n	8010ef8 <_printf_i+0x20c>
 8010f08:	080132fd 	.word	0x080132fd
 8010f0c:	0801330e 	.word	0x0801330e

08010f10 <nan>:
 8010f10:	2000      	movs	r0, #0
 8010f12:	4901      	ldr	r1, [pc, #4]	; (8010f18 <nan+0x8>)
 8010f14:	4770      	bx	lr
 8010f16:	46c0      	nop			; (mov r8, r8)
 8010f18:	7ff80000 	.word	0x7ff80000

08010f1c <_sbrk_r>:
 8010f1c:	2300      	movs	r3, #0
 8010f1e:	b570      	push	{r4, r5, r6, lr}
 8010f20:	4d06      	ldr	r5, [pc, #24]	; (8010f3c <_sbrk_r+0x20>)
 8010f22:	0004      	movs	r4, r0
 8010f24:	0008      	movs	r0, r1
 8010f26:	602b      	str	r3, [r5, #0]
 8010f28:	f7f7 f8dc 	bl	80080e4 <_sbrk>
 8010f2c:	1c43      	adds	r3, r0, #1
 8010f2e:	d103      	bne.n	8010f38 <_sbrk_r+0x1c>
 8010f30:	682b      	ldr	r3, [r5, #0]
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d000      	beq.n	8010f38 <_sbrk_r+0x1c>
 8010f36:	6023      	str	r3, [r4, #0]
 8010f38:	bd70      	pop	{r4, r5, r6, pc}
 8010f3a:	46c0      	nop			; (mov r8, r8)
 8010f3c:	20001064 	.word	0x20001064

08010f40 <nanf>:
 8010f40:	4800      	ldr	r0, [pc, #0]	; (8010f44 <nanf+0x4>)
 8010f42:	4770      	bx	lr
 8010f44:	7fc00000 	.word	0x7fc00000

08010f48 <strcpy>:
 8010f48:	0003      	movs	r3, r0
 8010f4a:	780a      	ldrb	r2, [r1, #0]
 8010f4c:	3101      	adds	r1, #1
 8010f4e:	701a      	strb	r2, [r3, #0]
 8010f50:	3301      	adds	r3, #1
 8010f52:	2a00      	cmp	r2, #0
 8010f54:	d1f9      	bne.n	8010f4a <strcpy+0x2>
 8010f56:	4770      	bx	lr

08010f58 <strncmp>:
 8010f58:	b530      	push	{r4, r5, lr}
 8010f5a:	0005      	movs	r5, r0
 8010f5c:	1e10      	subs	r0, r2, #0
 8010f5e:	d008      	beq.n	8010f72 <strncmp+0x1a>
 8010f60:	2400      	movs	r4, #0
 8010f62:	3a01      	subs	r2, #1
 8010f64:	5d2b      	ldrb	r3, [r5, r4]
 8010f66:	5d08      	ldrb	r0, [r1, r4]
 8010f68:	4283      	cmp	r3, r0
 8010f6a:	d101      	bne.n	8010f70 <strncmp+0x18>
 8010f6c:	4294      	cmp	r4, r2
 8010f6e:	d101      	bne.n	8010f74 <strncmp+0x1c>
 8010f70:	1a18      	subs	r0, r3, r0
 8010f72:	bd30      	pop	{r4, r5, pc}
 8010f74:	3401      	adds	r4, #1
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d1f4      	bne.n	8010f64 <strncmp+0xc>
 8010f7a:	e7f9      	b.n	8010f70 <strncmp+0x18>

08010f7c <__ascii_wctomb>:
 8010f7c:	0003      	movs	r3, r0
 8010f7e:	1e08      	subs	r0, r1, #0
 8010f80:	d005      	beq.n	8010f8e <__ascii_wctomb+0x12>
 8010f82:	2aff      	cmp	r2, #255	; 0xff
 8010f84:	d904      	bls.n	8010f90 <__ascii_wctomb+0x14>
 8010f86:	228a      	movs	r2, #138	; 0x8a
 8010f88:	2001      	movs	r0, #1
 8010f8a:	601a      	str	r2, [r3, #0]
 8010f8c:	4240      	negs	r0, r0
 8010f8e:	4770      	bx	lr
 8010f90:	2001      	movs	r0, #1
 8010f92:	700a      	strb	r2, [r1, #0]
 8010f94:	e7fb      	b.n	8010f8e <__ascii_wctomb+0x12>
	...

08010f98 <__assert_func>:
 8010f98:	b530      	push	{r4, r5, lr}
 8010f9a:	0014      	movs	r4, r2
 8010f9c:	001a      	movs	r2, r3
 8010f9e:	4b09      	ldr	r3, [pc, #36]	; (8010fc4 <__assert_func+0x2c>)
 8010fa0:	0005      	movs	r5, r0
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	b085      	sub	sp, #20
 8010fa6:	68d8      	ldr	r0, [r3, #12]
 8010fa8:	4b07      	ldr	r3, [pc, #28]	; (8010fc8 <__assert_func+0x30>)
 8010faa:	2c00      	cmp	r4, #0
 8010fac:	d101      	bne.n	8010fb2 <__assert_func+0x1a>
 8010fae:	4b07      	ldr	r3, [pc, #28]	; (8010fcc <__assert_func+0x34>)
 8010fb0:	001c      	movs	r4, r3
 8010fb2:	9301      	str	r3, [sp, #4]
 8010fb4:	9100      	str	r1, [sp, #0]
 8010fb6:	002b      	movs	r3, r5
 8010fb8:	4905      	ldr	r1, [pc, #20]	; (8010fd0 <__assert_func+0x38>)
 8010fba:	9402      	str	r4, [sp, #8]
 8010fbc:	f000 feb0 	bl	8011d20 <fiprintf>
 8010fc0:	f001 f978 	bl	80122b4 <abort>
 8010fc4:	200000b4 	.word	0x200000b4
 8010fc8:	0801331f 	.word	0x0801331f
 8010fcc:	0801335a 	.word	0x0801335a
 8010fd0:	0801332c 	.word	0x0801332c

08010fd4 <quorem>:
 8010fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010fd6:	0006      	movs	r6, r0
 8010fd8:	690b      	ldr	r3, [r1, #16]
 8010fda:	6932      	ldr	r2, [r6, #16]
 8010fdc:	b087      	sub	sp, #28
 8010fde:	2000      	movs	r0, #0
 8010fe0:	9103      	str	r1, [sp, #12]
 8010fe2:	429a      	cmp	r2, r3
 8010fe4:	db65      	blt.n	80110b2 <quorem+0xde>
 8010fe6:	3b01      	subs	r3, #1
 8010fe8:	009c      	lsls	r4, r3, #2
 8010fea:	9300      	str	r3, [sp, #0]
 8010fec:	000b      	movs	r3, r1
 8010fee:	3314      	adds	r3, #20
 8010ff0:	9305      	str	r3, [sp, #20]
 8010ff2:	191b      	adds	r3, r3, r4
 8010ff4:	9304      	str	r3, [sp, #16]
 8010ff6:	0033      	movs	r3, r6
 8010ff8:	3314      	adds	r3, #20
 8010ffa:	9302      	str	r3, [sp, #8]
 8010ffc:	191c      	adds	r4, r3, r4
 8010ffe:	9b04      	ldr	r3, [sp, #16]
 8011000:	6827      	ldr	r7, [r4, #0]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	0038      	movs	r0, r7
 8011006:	1c5d      	adds	r5, r3, #1
 8011008:	0029      	movs	r1, r5
 801100a:	9301      	str	r3, [sp, #4]
 801100c:	f7ef f89e 	bl	800014c <__udivsi3>
 8011010:	9001      	str	r0, [sp, #4]
 8011012:	42af      	cmp	r7, r5
 8011014:	d324      	bcc.n	8011060 <quorem+0x8c>
 8011016:	2500      	movs	r5, #0
 8011018:	46ac      	mov	ip, r5
 801101a:	9802      	ldr	r0, [sp, #8]
 801101c:	9f05      	ldr	r7, [sp, #20]
 801101e:	cf08      	ldmia	r7!, {r3}
 8011020:	9a01      	ldr	r2, [sp, #4]
 8011022:	b299      	uxth	r1, r3
 8011024:	4351      	muls	r1, r2
 8011026:	0c1b      	lsrs	r3, r3, #16
 8011028:	4353      	muls	r3, r2
 801102a:	1949      	adds	r1, r1, r5
 801102c:	0c0a      	lsrs	r2, r1, #16
 801102e:	189b      	adds	r3, r3, r2
 8011030:	6802      	ldr	r2, [r0, #0]
 8011032:	b289      	uxth	r1, r1
 8011034:	b292      	uxth	r2, r2
 8011036:	4462      	add	r2, ip
 8011038:	1a52      	subs	r2, r2, r1
 801103a:	6801      	ldr	r1, [r0, #0]
 801103c:	0c1d      	lsrs	r5, r3, #16
 801103e:	0c09      	lsrs	r1, r1, #16
 8011040:	b29b      	uxth	r3, r3
 8011042:	1acb      	subs	r3, r1, r3
 8011044:	1411      	asrs	r1, r2, #16
 8011046:	185b      	adds	r3, r3, r1
 8011048:	1419      	asrs	r1, r3, #16
 801104a:	b292      	uxth	r2, r2
 801104c:	041b      	lsls	r3, r3, #16
 801104e:	431a      	orrs	r2, r3
 8011050:	9b04      	ldr	r3, [sp, #16]
 8011052:	468c      	mov	ip, r1
 8011054:	c004      	stmia	r0!, {r2}
 8011056:	42bb      	cmp	r3, r7
 8011058:	d2e1      	bcs.n	801101e <quorem+0x4a>
 801105a:	6823      	ldr	r3, [r4, #0]
 801105c:	2b00      	cmp	r3, #0
 801105e:	d030      	beq.n	80110c2 <quorem+0xee>
 8011060:	0030      	movs	r0, r6
 8011062:	9903      	ldr	r1, [sp, #12]
 8011064:	f7ff f968 	bl	8010338 <__mcmp>
 8011068:	2800      	cmp	r0, #0
 801106a:	db21      	blt.n	80110b0 <quorem+0xdc>
 801106c:	0030      	movs	r0, r6
 801106e:	2400      	movs	r4, #0
 8011070:	9b01      	ldr	r3, [sp, #4]
 8011072:	9903      	ldr	r1, [sp, #12]
 8011074:	3301      	adds	r3, #1
 8011076:	9301      	str	r3, [sp, #4]
 8011078:	3014      	adds	r0, #20
 801107a:	3114      	adds	r1, #20
 801107c:	6803      	ldr	r3, [r0, #0]
 801107e:	c920      	ldmia	r1!, {r5}
 8011080:	b29a      	uxth	r2, r3
 8011082:	1914      	adds	r4, r2, r4
 8011084:	b2aa      	uxth	r2, r5
 8011086:	1aa2      	subs	r2, r4, r2
 8011088:	0c1b      	lsrs	r3, r3, #16
 801108a:	0c2d      	lsrs	r5, r5, #16
 801108c:	1414      	asrs	r4, r2, #16
 801108e:	1b5b      	subs	r3, r3, r5
 8011090:	191b      	adds	r3, r3, r4
 8011092:	141c      	asrs	r4, r3, #16
 8011094:	b292      	uxth	r2, r2
 8011096:	041b      	lsls	r3, r3, #16
 8011098:	4313      	orrs	r3, r2
 801109a:	c008      	stmia	r0!, {r3}
 801109c:	9b04      	ldr	r3, [sp, #16]
 801109e:	428b      	cmp	r3, r1
 80110a0:	d2ec      	bcs.n	801107c <quorem+0xa8>
 80110a2:	9b00      	ldr	r3, [sp, #0]
 80110a4:	9a02      	ldr	r2, [sp, #8]
 80110a6:	009b      	lsls	r3, r3, #2
 80110a8:	18d3      	adds	r3, r2, r3
 80110aa:	681a      	ldr	r2, [r3, #0]
 80110ac:	2a00      	cmp	r2, #0
 80110ae:	d015      	beq.n	80110dc <quorem+0x108>
 80110b0:	9801      	ldr	r0, [sp, #4]
 80110b2:	b007      	add	sp, #28
 80110b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110b6:	6823      	ldr	r3, [r4, #0]
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d106      	bne.n	80110ca <quorem+0xf6>
 80110bc:	9b00      	ldr	r3, [sp, #0]
 80110be:	3b01      	subs	r3, #1
 80110c0:	9300      	str	r3, [sp, #0]
 80110c2:	9b02      	ldr	r3, [sp, #8]
 80110c4:	3c04      	subs	r4, #4
 80110c6:	42a3      	cmp	r3, r4
 80110c8:	d3f5      	bcc.n	80110b6 <quorem+0xe2>
 80110ca:	9b00      	ldr	r3, [sp, #0]
 80110cc:	6133      	str	r3, [r6, #16]
 80110ce:	e7c7      	b.n	8011060 <quorem+0x8c>
 80110d0:	681a      	ldr	r2, [r3, #0]
 80110d2:	2a00      	cmp	r2, #0
 80110d4:	d106      	bne.n	80110e4 <quorem+0x110>
 80110d6:	9a00      	ldr	r2, [sp, #0]
 80110d8:	3a01      	subs	r2, #1
 80110da:	9200      	str	r2, [sp, #0]
 80110dc:	9a02      	ldr	r2, [sp, #8]
 80110de:	3b04      	subs	r3, #4
 80110e0:	429a      	cmp	r2, r3
 80110e2:	d3f5      	bcc.n	80110d0 <quorem+0xfc>
 80110e4:	9b00      	ldr	r3, [sp, #0]
 80110e6:	6133      	str	r3, [r6, #16]
 80110e8:	e7e2      	b.n	80110b0 <quorem+0xdc>
	...

080110ec <_dtoa_r>:
 80110ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80110ee:	b09d      	sub	sp, #116	; 0x74
 80110f0:	9202      	str	r2, [sp, #8]
 80110f2:	9303      	str	r3, [sp, #12]
 80110f4:	9b02      	ldr	r3, [sp, #8]
 80110f6:	9c03      	ldr	r4, [sp, #12]
 80110f8:	9308      	str	r3, [sp, #32]
 80110fa:	9409      	str	r4, [sp, #36]	; 0x24
 80110fc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80110fe:	0007      	movs	r7, r0
 8011100:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8011102:	2c00      	cmp	r4, #0
 8011104:	d10e      	bne.n	8011124 <_dtoa_r+0x38>
 8011106:	2010      	movs	r0, #16
 8011108:	f000 fe1a 	bl	8011d40 <malloc>
 801110c:	1e02      	subs	r2, r0, #0
 801110e:	6278      	str	r0, [r7, #36]	; 0x24
 8011110:	d104      	bne.n	801111c <_dtoa_r+0x30>
 8011112:	21ea      	movs	r1, #234	; 0xea
 8011114:	4bc7      	ldr	r3, [pc, #796]	; (8011434 <_dtoa_r+0x348>)
 8011116:	48c8      	ldr	r0, [pc, #800]	; (8011438 <_dtoa_r+0x34c>)
 8011118:	f7ff ff3e 	bl	8010f98 <__assert_func>
 801111c:	6044      	str	r4, [r0, #4]
 801111e:	6084      	str	r4, [r0, #8]
 8011120:	6004      	str	r4, [r0, #0]
 8011122:	60c4      	str	r4, [r0, #12]
 8011124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011126:	6819      	ldr	r1, [r3, #0]
 8011128:	2900      	cmp	r1, #0
 801112a:	d00a      	beq.n	8011142 <_dtoa_r+0x56>
 801112c:	685a      	ldr	r2, [r3, #4]
 801112e:	2301      	movs	r3, #1
 8011130:	4093      	lsls	r3, r2
 8011132:	604a      	str	r2, [r1, #4]
 8011134:	608b      	str	r3, [r1, #8]
 8011136:	0038      	movs	r0, r7
 8011138:	f7fe fe72 	bl	800fe20 <_Bfree>
 801113c:	2200      	movs	r2, #0
 801113e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011140:	601a      	str	r2, [r3, #0]
 8011142:	9b03      	ldr	r3, [sp, #12]
 8011144:	2b00      	cmp	r3, #0
 8011146:	da20      	bge.n	801118a <_dtoa_r+0x9e>
 8011148:	2301      	movs	r3, #1
 801114a:	602b      	str	r3, [r5, #0]
 801114c:	9b03      	ldr	r3, [sp, #12]
 801114e:	005b      	lsls	r3, r3, #1
 8011150:	085b      	lsrs	r3, r3, #1
 8011152:	9309      	str	r3, [sp, #36]	; 0x24
 8011154:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8011156:	4bb9      	ldr	r3, [pc, #740]	; (801143c <_dtoa_r+0x350>)
 8011158:	4ab8      	ldr	r2, [pc, #736]	; (801143c <_dtoa_r+0x350>)
 801115a:	402b      	ands	r3, r5
 801115c:	4293      	cmp	r3, r2
 801115e:	d117      	bne.n	8011190 <_dtoa_r+0xa4>
 8011160:	4bb7      	ldr	r3, [pc, #732]	; (8011440 <_dtoa_r+0x354>)
 8011162:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8011164:	0328      	lsls	r0, r5, #12
 8011166:	6013      	str	r3, [r2, #0]
 8011168:	9b02      	ldr	r3, [sp, #8]
 801116a:	0b00      	lsrs	r0, r0, #12
 801116c:	4318      	orrs	r0, r3
 801116e:	d101      	bne.n	8011174 <_dtoa_r+0x88>
 8011170:	f000 fdbf 	bl	8011cf2 <_dtoa_r+0xc06>
 8011174:	48b3      	ldr	r0, [pc, #716]	; (8011444 <_dtoa_r+0x358>)
 8011176:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8011178:	9006      	str	r0, [sp, #24]
 801117a:	2b00      	cmp	r3, #0
 801117c:	d002      	beq.n	8011184 <_dtoa_r+0x98>
 801117e:	4bb2      	ldr	r3, [pc, #712]	; (8011448 <_dtoa_r+0x35c>)
 8011180:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8011182:	6013      	str	r3, [r2, #0]
 8011184:	9806      	ldr	r0, [sp, #24]
 8011186:	b01d      	add	sp, #116	; 0x74
 8011188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801118a:	2300      	movs	r3, #0
 801118c:	602b      	str	r3, [r5, #0]
 801118e:	e7e1      	b.n	8011154 <_dtoa_r+0x68>
 8011190:	9b08      	ldr	r3, [sp, #32]
 8011192:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8011194:	9312      	str	r3, [sp, #72]	; 0x48
 8011196:	9413      	str	r4, [sp, #76]	; 0x4c
 8011198:	9812      	ldr	r0, [sp, #72]	; 0x48
 801119a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801119c:	2200      	movs	r2, #0
 801119e:	2300      	movs	r3, #0
 80111a0:	f7ef f95a 	bl	8000458 <__aeabi_dcmpeq>
 80111a4:	1e04      	subs	r4, r0, #0
 80111a6:	d009      	beq.n	80111bc <_dtoa_r+0xd0>
 80111a8:	2301      	movs	r3, #1
 80111aa:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80111ac:	6013      	str	r3, [r2, #0]
 80111ae:	4ba7      	ldr	r3, [pc, #668]	; (801144c <_dtoa_r+0x360>)
 80111b0:	9306      	str	r3, [sp, #24]
 80111b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d0e5      	beq.n	8011184 <_dtoa_r+0x98>
 80111b8:	4ba5      	ldr	r3, [pc, #660]	; (8011450 <_dtoa_r+0x364>)
 80111ba:	e7e1      	b.n	8011180 <_dtoa_r+0x94>
 80111bc:	ab1a      	add	r3, sp, #104	; 0x68
 80111be:	9301      	str	r3, [sp, #4]
 80111c0:	ab1b      	add	r3, sp, #108	; 0x6c
 80111c2:	9300      	str	r3, [sp, #0]
 80111c4:	0038      	movs	r0, r7
 80111c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80111c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80111ca:	f7ff f9dd 	bl	8010588 <__d2b>
 80111ce:	006e      	lsls	r6, r5, #1
 80111d0:	9005      	str	r0, [sp, #20]
 80111d2:	0d76      	lsrs	r6, r6, #21
 80111d4:	d100      	bne.n	80111d8 <_dtoa_r+0xec>
 80111d6:	e07c      	b.n	80112d2 <_dtoa_r+0x1e6>
 80111d8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80111da:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80111dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80111de:	4a9d      	ldr	r2, [pc, #628]	; (8011454 <_dtoa_r+0x368>)
 80111e0:	031b      	lsls	r3, r3, #12
 80111e2:	0b1b      	lsrs	r3, r3, #12
 80111e4:	431a      	orrs	r2, r3
 80111e6:	0011      	movs	r1, r2
 80111e8:	4b9b      	ldr	r3, [pc, #620]	; (8011458 <_dtoa_r+0x36c>)
 80111ea:	9418      	str	r4, [sp, #96]	; 0x60
 80111ec:	18f6      	adds	r6, r6, r3
 80111ee:	2200      	movs	r2, #0
 80111f0:	4b9a      	ldr	r3, [pc, #616]	; (801145c <_dtoa_r+0x370>)
 80111f2:	f7f1 fa89 	bl	8002708 <__aeabi_dsub>
 80111f6:	4a9a      	ldr	r2, [pc, #616]	; (8011460 <_dtoa_r+0x374>)
 80111f8:	4b9a      	ldr	r3, [pc, #616]	; (8011464 <_dtoa_r+0x378>)
 80111fa:	f7f1 f819 	bl	8002230 <__aeabi_dmul>
 80111fe:	4a9a      	ldr	r2, [pc, #616]	; (8011468 <_dtoa_r+0x37c>)
 8011200:	4b9a      	ldr	r3, [pc, #616]	; (801146c <_dtoa_r+0x380>)
 8011202:	f7f0 f8d7 	bl	80013b4 <__aeabi_dadd>
 8011206:	0004      	movs	r4, r0
 8011208:	0030      	movs	r0, r6
 801120a:	000d      	movs	r5, r1
 801120c:	f7f1 fe62 	bl	8002ed4 <__aeabi_i2d>
 8011210:	4a97      	ldr	r2, [pc, #604]	; (8011470 <_dtoa_r+0x384>)
 8011212:	4b98      	ldr	r3, [pc, #608]	; (8011474 <_dtoa_r+0x388>)
 8011214:	f7f1 f80c 	bl	8002230 <__aeabi_dmul>
 8011218:	0002      	movs	r2, r0
 801121a:	000b      	movs	r3, r1
 801121c:	0020      	movs	r0, r4
 801121e:	0029      	movs	r1, r5
 8011220:	f7f0 f8c8 	bl	80013b4 <__aeabi_dadd>
 8011224:	0004      	movs	r4, r0
 8011226:	000d      	movs	r5, r1
 8011228:	f7f1 fe1e 	bl	8002e68 <__aeabi_d2iz>
 801122c:	2200      	movs	r2, #0
 801122e:	9002      	str	r0, [sp, #8]
 8011230:	2300      	movs	r3, #0
 8011232:	0020      	movs	r0, r4
 8011234:	0029      	movs	r1, r5
 8011236:	f7ef f915 	bl	8000464 <__aeabi_dcmplt>
 801123a:	2800      	cmp	r0, #0
 801123c:	d00b      	beq.n	8011256 <_dtoa_r+0x16a>
 801123e:	9802      	ldr	r0, [sp, #8]
 8011240:	f7f1 fe48 	bl	8002ed4 <__aeabi_i2d>
 8011244:	002b      	movs	r3, r5
 8011246:	0022      	movs	r2, r4
 8011248:	f7ef f906 	bl	8000458 <__aeabi_dcmpeq>
 801124c:	4243      	negs	r3, r0
 801124e:	4158      	adcs	r0, r3
 8011250:	9b02      	ldr	r3, [sp, #8]
 8011252:	1a1b      	subs	r3, r3, r0
 8011254:	9302      	str	r3, [sp, #8]
 8011256:	2301      	movs	r3, #1
 8011258:	9316      	str	r3, [sp, #88]	; 0x58
 801125a:	9b02      	ldr	r3, [sp, #8]
 801125c:	2b16      	cmp	r3, #22
 801125e:	d80f      	bhi.n	8011280 <_dtoa_r+0x194>
 8011260:	9812      	ldr	r0, [sp, #72]	; 0x48
 8011262:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011264:	00da      	lsls	r2, r3, #3
 8011266:	4b84      	ldr	r3, [pc, #528]	; (8011478 <_dtoa_r+0x38c>)
 8011268:	189b      	adds	r3, r3, r2
 801126a:	681a      	ldr	r2, [r3, #0]
 801126c:	685b      	ldr	r3, [r3, #4]
 801126e:	f7ef f8f9 	bl	8000464 <__aeabi_dcmplt>
 8011272:	2800      	cmp	r0, #0
 8011274:	d049      	beq.n	801130a <_dtoa_r+0x21e>
 8011276:	9b02      	ldr	r3, [sp, #8]
 8011278:	3b01      	subs	r3, #1
 801127a:	9302      	str	r3, [sp, #8]
 801127c:	2300      	movs	r3, #0
 801127e:	9316      	str	r3, [sp, #88]	; 0x58
 8011280:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8011282:	1b9e      	subs	r6, r3, r6
 8011284:	2300      	movs	r3, #0
 8011286:	930a      	str	r3, [sp, #40]	; 0x28
 8011288:	0033      	movs	r3, r6
 801128a:	3b01      	subs	r3, #1
 801128c:	930d      	str	r3, [sp, #52]	; 0x34
 801128e:	d504      	bpl.n	801129a <_dtoa_r+0x1ae>
 8011290:	2301      	movs	r3, #1
 8011292:	1b9b      	subs	r3, r3, r6
 8011294:	930a      	str	r3, [sp, #40]	; 0x28
 8011296:	2300      	movs	r3, #0
 8011298:	930d      	str	r3, [sp, #52]	; 0x34
 801129a:	9b02      	ldr	r3, [sp, #8]
 801129c:	2b00      	cmp	r3, #0
 801129e:	db36      	blt.n	801130e <_dtoa_r+0x222>
 80112a0:	9a02      	ldr	r2, [sp, #8]
 80112a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80112a4:	4694      	mov	ip, r2
 80112a6:	4463      	add	r3, ip
 80112a8:	930d      	str	r3, [sp, #52]	; 0x34
 80112aa:	2300      	movs	r3, #0
 80112ac:	9215      	str	r2, [sp, #84]	; 0x54
 80112ae:	930e      	str	r3, [sp, #56]	; 0x38
 80112b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80112b2:	2401      	movs	r4, #1
 80112b4:	2b09      	cmp	r3, #9
 80112b6:	d864      	bhi.n	8011382 <_dtoa_r+0x296>
 80112b8:	2b05      	cmp	r3, #5
 80112ba:	dd02      	ble.n	80112c2 <_dtoa_r+0x1d6>
 80112bc:	2400      	movs	r4, #0
 80112be:	3b04      	subs	r3, #4
 80112c0:	9322      	str	r3, [sp, #136]	; 0x88
 80112c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80112c4:	1e98      	subs	r0, r3, #2
 80112c6:	2803      	cmp	r0, #3
 80112c8:	d864      	bhi.n	8011394 <_dtoa_r+0x2a8>
 80112ca:	f7ee ff2b 	bl	8000124 <__gnu_thumb1_case_uqi>
 80112ce:	3829      	.short	0x3829
 80112d0:	5836      	.short	0x5836
 80112d2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80112d4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80112d6:	189e      	adds	r6, r3, r2
 80112d8:	4b68      	ldr	r3, [pc, #416]	; (801147c <_dtoa_r+0x390>)
 80112da:	18f2      	adds	r2, r6, r3
 80112dc:	2a20      	cmp	r2, #32
 80112de:	dd0f      	ble.n	8011300 <_dtoa_r+0x214>
 80112e0:	2340      	movs	r3, #64	; 0x40
 80112e2:	1a9b      	subs	r3, r3, r2
 80112e4:	409d      	lsls	r5, r3
 80112e6:	4b66      	ldr	r3, [pc, #408]	; (8011480 <_dtoa_r+0x394>)
 80112e8:	9802      	ldr	r0, [sp, #8]
 80112ea:	18f3      	adds	r3, r6, r3
 80112ec:	40d8      	lsrs	r0, r3
 80112ee:	4328      	orrs	r0, r5
 80112f0:	f7f1 fe20 	bl	8002f34 <__aeabi_ui2d>
 80112f4:	2301      	movs	r3, #1
 80112f6:	4c63      	ldr	r4, [pc, #396]	; (8011484 <_dtoa_r+0x398>)
 80112f8:	3e01      	subs	r6, #1
 80112fa:	1909      	adds	r1, r1, r4
 80112fc:	9318      	str	r3, [sp, #96]	; 0x60
 80112fe:	e776      	b.n	80111ee <_dtoa_r+0x102>
 8011300:	2320      	movs	r3, #32
 8011302:	9802      	ldr	r0, [sp, #8]
 8011304:	1a9b      	subs	r3, r3, r2
 8011306:	4098      	lsls	r0, r3
 8011308:	e7f2      	b.n	80112f0 <_dtoa_r+0x204>
 801130a:	9016      	str	r0, [sp, #88]	; 0x58
 801130c:	e7b8      	b.n	8011280 <_dtoa_r+0x194>
 801130e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011310:	9a02      	ldr	r2, [sp, #8]
 8011312:	1a9b      	subs	r3, r3, r2
 8011314:	930a      	str	r3, [sp, #40]	; 0x28
 8011316:	4253      	negs	r3, r2
 8011318:	930e      	str	r3, [sp, #56]	; 0x38
 801131a:	2300      	movs	r3, #0
 801131c:	9315      	str	r3, [sp, #84]	; 0x54
 801131e:	e7c7      	b.n	80112b0 <_dtoa_r+0x1c4>
 8011320:	2300      	movs	r3, #0
 8011322:	930f      	str	r3, [sp, #60]	; 0x3c
 8011324:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011326:	930c      	str	r3, [sp, #48]	; 0x30
 8011328:	9307      	str	r3, [sp, #28]
 801132a:	2b00      	cmp	r3, #0
 801132c:	dc13      	bgt.n	8011356 <_dtoa_r+0x26a>
 801132e:	2301      	movs	r3, #1
 8011330:	001a      	movs	r2, r3
 8011332:	930c      	str	r3, [sp, #48]	; 0x30
 8011334:	9307      	str	r3, [sp, #28]
 8011336:	9223      	str	r2, [sp, #140]	; 0x8c
 8011338:	e00d      	b.n	8011356 <_dtoa_r+0x26a>
 801133a:	2301      	movs	r3, #1
 801133c:	e7f1      	b.n	8011322 <_dtoa_r+0x236>
 801133e:	2300      	movs	r3, #0
 8011340:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8011342:	930f      	str	r3, [sp, #60]	; 0x3c
 8011344:	4694      	mov	ip, r2
 8011346:	9b02      	ldr	r3, [sp, #8]
 8011348:	4463      	add	r3, ip
 801134a:	930c      	str	r3, [sp, #48]	; 0x30
 801134c:	3301      	adds	r3, #1
 801134e:	9307      	str	r3, [sp, #28]
 8011350:	2b00      	cmp	r3, #0
 8011352:	dc00      	bgt.n	8011356 <_dtoa_r+0x26a>
 8011354:	2301      	movs	r3, #1
 8011356:	2200      	movs	r2, #0
 8011358:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801135a:	6042      	str	r2, [r0, #4]
 801135c:	3204      	adds	r2, #4
 801135e:	0015      	movs	r5, r2
 8011360:	3514      	adds	r5, #20
 8011362:	6841      	ldr	r1, [r0, #4]
 8011364:	429d      	cmp	r5, r3
 8011366:	d919      	bls.n	801139c <_dtoa_r+0x2b0>
 8011368:	0038      	movs	r0, r7
 801136a:	f7fe fd15 	bl	800fd98 <_Balloc>
 801136e:	9006      	str	r0, [sp, #24]
 8011370:	2800      	cmp	r0, #0
 8011372:	d117      	bne.n	80113a4 <_dtoa_r+0x2b8>
 8011374:	21d5      	movs	r1, #213	; 0xd5
 8011376:	0002      	movs	r2, r0
 8011378:	4b43      	ldr	r3, [pc, #268]	; (8011488 <_dtoa_r+0x39c>)
 801137a:	0049      	lsls	r1, r1, #1
 801137c:	e6cb      	b.n	8011116 <_dtoa_r+0x2a>
 801137e:	2301      	movs	r3, #1
 8011380:	e7de      	b.n	8011340 <_dtoa_r+0x254>
 8011382:	2300      	movs	r3, #0
 8011384:	940f      	str	r4, [sp, #60]	; 0x3c
 8011386:	9322      	str	r3, [sp, #136]	; 0x88
 8011388:	3b01      	subs	r3, #1
 801138a:	930c      	str	r3, [sp, #48]	; 0x30
 801138c:	9307      	str	r3, [sp, #28]
 801138e:	2200      	movs	r2, #0
 8011390:	3313      	adds	r3, #19
 8011392:	e7d0      	b.n	8011336 <_dtoa_r+0x24a>
 8011394:	2301      	movs	r3, #1
 8011396:	930f      	str	r3, [sp, #60]	; 0x3c
 8011398:	3b02      	subs	r3, #2
 801139a:	e7f6      	b.n	801138a <_dtoa_r+0x29e>
 801139c:	3101      	adds	r1, #1
 801139e:	6041      	str	r1, [r0, #4]
 80113a0:	0052      	lsls	r2, r2, #1
 80113a2:	e7dc      	b.n	801135e <_dtoa_r+0x272>
 80113a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113a6:	9a06      	ldr	r2, [sp, #24]
 80113a8:	601a      	str	r2, [r3, #0]
 80113aa:	9b07      	ldr	r3, [sp, #28]
 80113ac:	2b0e      	cmp	r3, #14
 80113ae:	d900      	bls.n	80113b2 <_dtoa_r+0x2c6>
 80113b0:	e0eb      	b.n	801158a <_dtoa_r+0x49e>
 80113b2:	2c00      	cmp	r4, #0
 80113b4:	d100      	bne.n	80113b8 <_dtoa_r+0x2cc>
 80113b6:	e0e8      	b.n	801158a <_dtoa_r+0x49e>
 80113b8:	9b02      	ldr	r3, [sp, #8]
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	dd68      	ble.n	8011490 <_dtoa_r+0x3a4>
 80113be:	001a      	movs	r2, r3
 80113c0:	210f      	movs	r1, #15
 80113c2:	4b2d      	ldr	r3, [pc, #180]	; (8011478 <_dtoa_r+0x38c>)
 80113c4:	400a      	ands	r2, r1
 80113c6:	00d2      	lsls	r2, r2, #3
 80113c8:	189b      	adds	r3, r3, r2
 80113ca:	681d      	ldr	r5, [r3, #0]
 80113cc:	685e      	ldr	r6, [r3, #4]
 80113ce:	9b02      	ldr	r3, [sp, #8]
 80113d0:	111c      	asrs	r4, r3, #4
 80113d2:	2302      	movs	r3, #2
 80113d4:	9310      	str	r3, [sp, #64]	; 0x40
 80113d6:	9b02      	ldr	r3, [sp, #8]
 80113d8:	05db      	lsls	r3, r3, #23
 80113da:	d50b      	bpl.n	80113f4 <_dtoa_r+0x308>
 80113dc:	4b2b      	ldr	r3, [pc, #172]	; (801148c <_dtoa_r+0x3a0>)
 80113de:	400c      	ands	r4, r1
 80113e0:	6a1a      	ldr	r2, [r3, #32]
 80113e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80113e4:	9812      	ldr	r0, [sp, #72]	; 0x48
 80113e6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80113e8:	f7f0 fb20 	bl	8001a2c <__aeabi_ddiv>
 80113ec:	2303      	movs	r3, #3
 80113ee:	9008      	str	r0, [sp, #32]
 80113f0:	9109      	str	r1, [sp, #36]	; 0x24
 80113f2:	9310      	str	r3, [sp, #64]	; 0x40
 80113f4:	4b25      	ldr	r3, [pc, #148]	; (801148c <_dtoa_r+0x3a0>)
 80113f6:	9314      	str	r3, [sp, #80]	; 0x50
 80113f8:	2c00      	cmp	r4, #0
 80113fa:	d108      	bne.n	801140e <_dtoa_r+0x322>
 80113fc:	9808      	ldr	r0, [sp, #32]
 80113fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011400:	002a      	movs	r2, r5
 8011402:	0033      	movs	r3, r6
 8011404:	f7f0 fb12 	bl	8001a2c <__aeabi_ddiv>
 8011408:	9008      	str	r0, [sp, #32]
 801140a:	9109      	str	r1, [sp, #36]	; 0x24
 801140c:	e05c      	b.n	80114c8 <_dtoa_r+0x3dc>
 801140e:	2301      	movs	r3, #1
 8011410:	421c      	tst	r4, r3
 8011412:	d00b      	beq.n	801142c <_dtoa_r+0x340>
 8011414:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011416:	0028      	movs	r0, r5
 8011418:	3301      	adds	r3, #1
 801141a:	9310      	str	r3, [sp, #64]	; 0x40
 801141c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801141e:	0031      	movs	r1, r6
 8011420:	681a      	ldr	r2, [r3, #0]
 8011422:	685b      	ldr	r3, [r3, #4]
 8011424:	f7f0 ff04 	bl	8002230 <__aeabi_dmul>
 8011428:	0005      	movs	r5, r0
 801142a:	000e      	movs	r6, r1
 801142c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801142e:	1064      	asrs	r4, r4, #1
 8011430:	3308      	adds	r3, #8
 8011432:	e7e0      	b.n	80113f6 <_dtoa_r+0x30a>
 8011434:	0801317c 	.word	0x0801317c
 8011438:	0801336a 	.word	0x0801336a
 801143c:	7ff00000 	.word	0x7ff00000
 8011440:	0000270f 	.word	0x0000270f
 8011444:	08013364 	.word	0x08013364
 8011448:	08013367 	.word	0x08013367
 801144c:	08013368 	.word	0x08013368
 8011450:	08013369 	.word	0x08013369
 8011454:	3ff00000 	.word	0x3ff00000
 8011458:	fffffc01 	.word	0xfffffc01
 801145c:	3ff80000 	.word	0x3ff80000
 8011460:	636f4361 	.word	0x636f4361
 8011464:	3fd287a7 	.word	0x3fd287a7
 8011468:	8b60c8b3 	.word	0x8b60c8b3
 801146c:	3fc68a28 	.word	0x3fc68a28
 8011470:	509f79fb 	.word	0x509f79fb
 8011474:	3fd34413 	.word	0x3fd34413
 8011478:	08013218 	.word	0x08013218
 801147c:	00000432 	.word	0x00000432
 8011480:	00000412 	.word	0x00000412
 8011484:	fe100000 	.word	0xfe100000
 8011488:	080130f1 	.word	0x080130f1
 801148c:	080131f0 	.word	0x080131f0
 8011490:	2302      	movs	r3, #2
 8011492:	9310      	str	r3, [sp, #64]	; 0x40
 8011494:	9b02      	ldr	r3, [sp, #8]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d016      	beq.n	80114c8 <_dtoa_r+0x3dc>
 801149a:	9812      	ldr	r0, [sp, #72]	; 0x48
 801149c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801149e:	425c      	negs	r4, r3
 80114a0:	230f      	movs	r3, #15
 80114a2:	4ab6      	ldr	r2, [pc, #728]	; (801177c <_dtoa_r+0x690>)
 80114a4:	4023      	ands	r3, r4
 80114a6:	00db      	lsls	r3, r3, #3
 80114a8:	18d3      	adds	r3, r2, r3
 80114aa:	681a      	ldr	r2, [r3, #0]
 80114ac:	685b      	ldr	r3, [r3, #4]
 80114ae:	f7f0 febf 	bl	8002230 <__aeabi_dmul>
 80114b2:	2601      	movs	r6, #1
 80114b4:	2300      	movs	r3, #0
 80114b6:	9008      	str	r0, [sp, #32]
 80114b8:	9109      	str	r1, [sp, #36]	; 0x24
 80114ba:	4db1      	ldr	r5, [pc, #708]	; (8011780 <_dtoa_r+0x694>)
 80114bc:	1124      	asrs	r4, r4, #4
 80114be:	2c00      	cmp	r4, #0
 80114c0:	d000      	beq.n	80114c4 <_dtoa_r+0x3d8>
 80114c2:	e094      	b.n	80115ee <_dtoa_r+0x502>
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d19f      	bne.n	8011408 <_dtoa_r+0x31c>
 80114c8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d100      	bne.n	80114d0 <_dtoa_r+0x3e4>
 80114ce:	e09b      	b.n	8011608 <_dtoa_r+0x51c>
 80114d0:	9c08      	ldr	r4, [sp, #32]
 80114d2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80114d4:	2200      	movs	r2, #0
 80114d6:	0020      	movs	r0, r4
 80114d8:	0029      	movs	r1, r5
 80114da:	4baa      	ldr	r3, [pc, #680]	; (8011784 <_dtoa_r+0x698>)
 80114dc:	f7ee ffc2 	bl	8000464 <__aeabi_dcmplt>
 80114e0:	2800      	cmp	r0, #0
 80114e2:	d100      	bne.n	80114e6 <_dtoa_r+0x3fa>
 80114e4:	e090      	b.n	8011608 <_dtoa_r+0x51c>
 80114e6:	9b07      	ldr	r3, [sp, #28]
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d100      	bne.n	80114ee <_dtoa_r+0x402>
 80114ec:	e08c      	b.n	8011608 <_dtoa_r+0x51c>
 80114ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	dd46      	ble.n	8011582 <_dtoa_r+0x496>
 80114f4:	9b02      	ldr	r3, [sp, #8]
 80114f6:	2200      	movs	r2, #0
 80114f8:	0020      	movs	r0, r4
 80114fa:	0029      	movs	r1, r5
 80114fc:	1e5e      	subs	r6, r3, #1
 80114fe:	4ba2      	ldr	r3, [pc, #648]	; (8011788 <_dtoa_r+0x69c>)
 8011500:	f7f0 fe96 	bl	8002230 <__aeabi_dmul>
 8011504:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011506:	9008      	str	r0, [sp, #32]
 8011508:	9109      	str	r1, [sp, #36]	; 0x24
 801150a:	3301      	adds	r3, #1
 801150c:	9310      	str	r3, [sp, #64]	; 0x40
 801150e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011510:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011512:	9c08      	ldr	r4, [sp, #32]
 8011514:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8011516:	9314      	str	r3, [sp, #80]	; 0x50
 8011518:	f7f1 fcdc 	bl	8002ed4 <__aeabi_i2d>
 801151c:	0022      	movs	r2, r4
 801151e:	002b      	movs	r3, r5
 8011520:	f7f0 fe86 	bl	8002230 <__aeabi_dmul>
 8011524:	2200      	movs	r2, #0
 8011526:	4b99      	ldr	r3, [pc, #612]	; (801178c <_dtoa_r+0x6a0>)
 8011528:	f7ef ff44 	bl	80013b4 <__aeabi_dadd>
 801152c:	9010      	str	r0, [sp, #64]	; 0x40
 801152e:	9111      	str	r1, [sp, #68]	; 0x44
 8011530:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011532:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011534:	9208      	str	r2, [sp, #32]
 8011536:	9309      	str	r3, [sp, #36]	; 0x24
 8011538:	4a95      	ldr	r2, [pc, #596]	; (8011790 <_dtoa_r+0x6a4>)
 801153a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801153c:	4694      	mov	ip, r2
 801153e:	4463      	add	r3, ip
 8011540:	9317      	str	r3, [sp, #92]	; 0x5c
 8011542:	9309      	str	r3, [sp, #36]	; 0x24
 8011544:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011546:	2b00      	cmp	r3, #0
 8011548:	d161      	bne.n	801160e <_dtoa_r+0x522>
 801154a:	2200      	movs	r2, #0
 801154c:	0020      	movs	r0, r4
 801154e:	0029      	movs	r1, r5
 8011550:	4b90      	ldr	r3, [pc, #576]	; (8011794 <_dtoa_r+0x6a8>)
 8011552:	f7f1 f8d9 	bl	8002708 <__aeabi_dsub>
 8011556:	9a08      	ldr	r2, [sp, #32]
 8011558:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801155a:	0004      	movs	r4, r0
 801155c:	000d      	movs	r5, r1
 801155e:	f7ee ff95 	bl	800048c <__aeabi_dcmpgt>
 8011562:	2800      	cmp	r0, #0
 8011564:	d000      	beq.n	8011568 <_dtoa_r+0x47c>
 8011566:	e2af      	b.n	8011ac8 <_dtoa_r+0x9dc>
 8011568:	488b      	ldr	r0, [pc, #556]	; (8011798 <_dtoa_r+0x6ac>)
 801156a:	9911      	ldr	r1, [sp, #68]	; 0x44
 801156c:	4684      	mov	ip, r0
 801156e:	4461      	add	r1, ip
 8011570:	000b      	movs	r3, r1
 8011572:	0020      	movs	r0, r4
 8011574:	0029      	movs	r1, r5
 8011576:	9a08      	ldr	r2, [sp, #32]
 8011578:	f7ee ff74 	bl	8000464 <__aeabi_dcmplt>
 801157c:	2800      	cmp	r0, #0
 801157e:	d000      	beq.n	8011582 <_dtoa_r+0x496>
 8011580:	e29f      	b.n	8011ac2 <_dtoa_r+0x9d6>
 8011582:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011584:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8011586:	9308      	str	r3, [sp, #32]
 8011588:	9409      	str	r4, [sp, #36]	; 0x24
 801158a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801158c:	2b00      	cmp	r3, #0
 801158e:	da00      	bge.n	8011592 <_dtoa_r+0x4a6>
 8011590:	e172      	b.n	8011878 <_dtoa_r+0x78c>
 8011592:	9a02      	ldr	r2, [sp, #8]
 8011594:	2a0e      	cmp	r2, #14
 8011596:	dd00      	ble.n	801159a <_dtoa_r+0x4ae>
 8011598:	e16e      	b.n	8011878 <_dtoa_r+0x78c>
 801159a:	4b78      	ldr	r3, [pc, #480]	; (801177c <_dtoa_r+0x690>)
 801159c:	00d2      	lsls	r2, r2, #3
 801159e:	189b      	adds	r3, r3, r2
 80115a0:	685c      	ldr	r4, [r3, #4]
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	930a      	str	r3, [sp, #40]	; 0x28
 80115a6:	940b      	str	r4, [sp, #44]	; 0x2c
 80115a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	db00      	blt.n	80115b0 <_dtoa_r+0x4c4>
 80115ae:	e0f7      	b.n	80117a0 <_dtoa_r+0x6b4>
 80115b0:	9b07      	ldr	r3, [sp, #28]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	dd00      	ble.n	80115b8 <_dtoa_r+0x4cc>
 80115b6:	e0f3      	b.n	80117a0 <_dtoa_r+0x6b4>
 80115b8:	d000      	beq.n	80115bc <_dtoa_r+0x4d0>
 80115ba:	e282      	b.n	8011ac2 <_dtoa_r+0x9d6>
 80115bc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80115be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80115c0:	2200      	movs	r2, #0
 80115c2:	4b74      	ldr	r3, [pc, #464]	; (8011794 <_dtoa_r+0x6a8>)
 80115c4:	f7f0 fe34 	bl	8002230 <__aeabi_dmul>
 80115c8:	9a08      	ldr	r2, [sp, #32]
 80115ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80115cc:	f7ee ff68 	bl	80004a0 <__aeabi_dcmpge>
 80115d0:	9e07      	ldr	r6, [sp, #28]
 80115d2:	0035      	movs	r5, r6
 80115d4:	2800      	cmp	r0, #0
 80115d6:	d000      	beq.n	80115da <_dtoa_r+0x4ee>
 80115d8:	e259      	b.n	8011a8e <_dtoa_r+0x9a2>
 80115da:	9b06      	ldr	r3, [sp, #24]
 80115dc:	9a06      	ldr	r2, [sp, #24]
 80115de:	3301      	adds	r3, #1
 80115e0:	9308      	str	r3, [sp, #32]
 80115e2:	2331      	movs	r3, #49	; 0x31
 80115e4:	7013      	strb	r3, [r2, #0]
 80115e6:	9b02      	ldr	r3, [sp, #8]
 80115e8:	3301      	adds	r3, #1
 80115ea:	9302      	str	r3, [sp, #8]
 80115ec:	e254      	b.n	8011a98 <_dtoa_r+0x9ac>
 80115ee:	4234      	tst	r4, r6
 80115f0:	d007      	beq.n	8011602 <_dtoa_r+0x516>
 80115f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80115f4:	3301      	adds	r3, #1
 80115f6:	9310      	str	r3, [sp, #64]	; 0x40
 80115f8:	682a      	ldr	r2, [r5, #0]
 80115fa:	686b      	ldr	r3, [r5, #4]
 80115fc:	f7f0 fe18 	bl	8002230 <__aeabi_dmul>
 8011600:	0033      	movs	r3, r6
 8011602:	1064      	asrs	r4, r4, #1
 8011604:	3508      	adds	r5, #8
 8011606:	e75a      	b.n	80114be <_dtoa_r+0x3d2>
 8011608:	9e02      	ldr	r6, [sp, #8]
 801160a:	9b07      	ldr	r3, [sp, #28]
 801160c:	e780      	b.n	8011510 <_dtoa_r+0x424>
 801160e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011610:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011612:	1e5a      	subs	r2, r3, #1
 8011614:	4b59      	ldr	r3, [pc, #356]	; (801177c <_dtoa_r+0x690>)
 8011616:	00d2      	lsls	r2, r2, #3
 8011618:	189b      	adds	r3, r3, r2
 801161a:	681a      	ldr	r2, [r3, #0]
 801161c:	685b      	ldr	r3, [r3, #4]
 801161e:	2900      	cmp	r1, #0
 8011620:	d051      	beq.n	80116c6 <_dtoa_r+0x5da>
 8011622:	2000      	movs	r0, #0
 8011624:	495d      	ldr	r1, [pc, #372]	; (801179c <_dtoa_r+0x6b0>)
 8011626:	f7f0 fa01 	bl	8001a2c <__aeabi_ddiv>
 801162a:	9a08      	ldr	r2, [sp, #32]
 801162c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801162e:	f7f1 f86b 	bl	8002708 <__aeabi_dsub>
 8011632:	9a06      	ldr	r2, [sp, #24]
 8011634:	9b06      	ldr	r3, [sp, #24]
 8011636:	4694      	mov	ip, r2
 8011638:	9317      	str	r3, [sp, #92]	; 0x5c
 801163a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801163c:	9010      	str	r0, [sp, #64]	; 0x40
 801163e:	9111      	str	r1, [sp, #68]	; 0x44
 8011640:	4463      	add	r3, ip
 8011642:	9319      	str	r3, [sp, #100]	; 0x64
 8011644:	0029      	movs	r1, r5
 8011646:	0020      	movs	r0, r4
 8011648:	f7f1 fc0e 	bl	8002e68 <__aeabi_d2iz>
 801164c:	9014      	str	r0, [sp, #80]	; 0x50
 801164e:	f7f1 fc41 	bl	8002ed4 <__aeabi_i2d>
 8011652:	0002      	movs	r2, r0
 8011654:	000b      	movs	r3, r1
 8011656:	0020      	movs	r0, r4
 8011658:	0029      	movs	r1, r5
 801165a:	f7f1 f855 	bl	8002708 <__aeabi_dsub>
 801165e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8011660:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8011662:	3301      	adds	r3, #1
 8011664:	9308      	str	r3, [sp, #32]
 8011666:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011668:	0004      	movs	r4, r0
 801166a:	3330      	adds	r3, #48	; 0x30
 801166c:	7013      	strb	r3, [r2, #0]
 801166e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011670:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011672:	000d      	movs	r5, r1
 8011674:	f7ee fef6 	bl	8000464 <__aeabi_dcmplt>
 8011678:	2800      	cmp	r0, #0
 801167a:	d175      	bne.n	8011768 <_dtoa_r+0x67c>
 801167c:	0022      	movs	r2, r4
 801167e:	002b      	movs	r3, r5
 8011680:	2000      	movs	r0, #0
 8011682:	4940      	ldr	r1, [pc, #256]	; (8011784 <_dtoa_r+0x698>)
 8011684:	f7f1 f840 	bl	8002708 <__aeabi_dsub>
 8011688:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801168a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801168c:	f7ee feea 	bl	8000464 <__aeabi_dcmplt>
 8011690:	2800      	cmp	r0, #0
 8011692:	d000      	beq.n	8011696 <_dtoa_r+0x5aa>
 8011694:	e0d2      	b.n	801183c <_dtoa_r+0x750>
 8011696:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011698:	9a08      	ldr	r2, [sp, #32]
 801169a:	4293      	cmp	r3, r2
 801169c:	d100      	bne.n	80116a0 <_dtoa_r+0x5b4>
 801169e:	e770      	b.n	8011582 <_dtoa_r+0x496>
 80116a0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80116a2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80116a4:	2200      	movs	r2, #0
 80116a6:	4b38      	ldr	r3, [pc, #224]	; (8011788 <_dtoa_r+0x69c>)
 80116a8:	f7f0 fdc2 	bl	8002230 <__aeabi_dmul>
 80116ac:	4b36      	ldr	r3, [pc, #216]	; (8011788 <_dtoa_r+0x69c>)
 80116ae:	9010      	str	r0, [sp, #64]	; 0x40
 80116b0:	9111      	str	r1, [sp, #68]	; 0x44
 80116b2:	2200      	movs	r2, #0
 80116b4:	0020      	movs	r0, r4
 80116b6:	0029      	movs	r1, r5
 80116b8:	f7f0 fdba 	bl	8002230 <__aeabi_dmul>
 80116bc:	9b08      	ldr	r3, [sp, #32]
 80116be:	0004      	movs	r4, r0
 80116c0:	000d      	movs	r5, r1
 80116c2:	9317      	str	r3, [sp, #92]	; 0x5c
 80116c4:	e7be      	b.n	8011644 <_dtoa_r+0x558>
 80116c6:	9808      	ldr	r0, [sp, #32]
 80116c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80116ca:	f7f0 fdb1 	bl	8002230 <__aeabi_dmul>
 80116ce:	9a06      	ldr	r2, [sp, #24]
 80116d0:	9b06      	ldr	r3, [sp, #24]
 80116d2:	4694      	mov	ip, r2
 80116d4:	9308      	str	r3, [sp, #32]
 80116d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80116d8:	9010      	str	r0, [sp, #64]	; 0x40
 80116da:	9111      	str	r1, [sp, #68]	; 0x44
 80116dc:	4463      	add	r3, ip
 80116de:	9319      	str	r3, [sp, #100]	; 0x64
 80116e0:	0029      	movs	r1, r5
 80116e2:	0020      	movs	r0, r4
 80116e4:	f7f1 fbc0 	bl	8002e68 <__aeabi_d2iz>
 80116e8:	9017      	str	r0, [sp, #92]	; 0x5c
 80116ea:	f7f1 fbf3 	bl	8002ed4 <__aeabi_i2d>
 80116ee:	0002      	movs	r2, r0
 80116f0:	000b      	movs	r3, r1
 80116f2:	0020      	movs	r0, r4
 80116f4:	0029      	movs	r1, r5
 80116f6:	f7f1 f807 	bl	8002708 <__aeabi_dsub>
 80116fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80116fc:	9a08      	ldr	r2, [sp, #32]
 80116fe:	3330      	adds	r3, #48	; 0x30
 8011700:	7013      	strb	r3, [r2, #0]
 8011702:	0013      	movs	r3, r2
 8011704:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8011706:	3301      	adds	r3, #1
 8011708:	0004      	movs	r4, r0
 801170a:	000d      	movs	r5, r1
 801170c:	9308      	str	r3, [sp, #32]
 801170e:	4293      	cmp	r3, r2
 8011710:	d12c      	bne.n	801176c <_dtoa_r+0x680>
 8011712:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011714:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011716:	9a06      	ldr	r2, [sp, #24]
 8011718:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801171a:	4694      	mov	ip, r2
 801171c:	4463      	add	r3, ip
 801171e:	2200      	movs	r2, #0
 8011720:	9308      	str	r3, [sp, #32]
 8011722:	4b1e      	ldr	r3, [pc, #120]	; (801179c <_dtoa_r+0x6b0>)
 8011724:	f7ef fe46 	bl	80013b4 <__aeabi_dadd>
 8011728:	0002      	movs	r2, r0
 801172a:	000b      	movs	r3, r1
 801172c:	0020      	movs	r0, r4
 801172e:	0029      	movs	r1, r5
 8011730:	f7ee feac 	bl	800048c <__aeabi_dcmpgt>
 8011734:	2800      	cmp	r0, #0
 8011736:	d000      	beq.n	801173a <_dtoa_r+0x64e>
 8011738:	e080      	b.n	801183c <_dtoa_r+0x750>
 801173a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801173c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801173e:	2000      	movs	r0, #0
 8011740:	4916      	ldr	r1, [pc, #88]	; (801179c <_dtoa_r+0x6b0>)
 8011742:	f7f0 ffe1 	bl	8002708 <__aeabi_dsub>
 8011746:	0002      	movs	r2, r0
 8011748:	000b      	movs	r3, r1
 801174a:	0020      	movs	r0, r4
 801174c:	0029      	movs	r1, r5
 801174e:	f7ee fe89 	bl	8000464 <__aeabi_dcmplt>
 8011752:	2800      	cmp	r0, #0
 8011754:	d100      	bne.n	8011758 <_dtoa_r+0x66c>
 8011756:	e714      	b.n	8011582 <_dtoa_r+0x496>
 8011758:	9b08      	ldr	r3, [sp, #32]
 801175a:	001a      	movs	r2, r3
 801175c:	3a01      	subs	r2, #1
 801175e:	9208      	str	r2, [sp, #32]
 8011760:	7812      	ldrb	r2, [r2, #0]
 8011762:	2a30      	cmp	r2, #48	; 0x30
 8011764:	d0f8      	beq.n	8011758 <_dtoa_r+0x66c>
 8011766:	9308      	str	r3, [sp, #32]
 8011768:	9602      	str	r6, [sp, #8]
 801176a:	e055      	b.n	8011818 <_dtoa_r+0x72c>
 801176c:	2200      	movs	r2, #0
 801176e:	4b06      	ldr	r3, [pc, #24]	; (8011788 <_dtoa_r+0x69c>)
 8011770:	f7f0 fd5e 	bl	8002230 <__aeabi_dmul>
 8011774:	0004      	movs	r4, r0
 8011776:	000d      	movs	r5, r1
 8011778:	e7b2      	b.n	80116e0 <_dtoa_r+0x5f4>
 801177a:	46c0      	nop			; (mov r8, r8)
 801177c:	08013218 	.word	0x08013218
 8011780:	080131f0 	.word	0x080131f0
 8011784:	3ff00000 	.word	0x3ff00000
 8011788:	40240000 	.word	0x40240000
 801178c:	401c0000 	.word	0x401c0000
 8011790:	fcc00000 	.word	0xfcc00000
 8011794:	40140000 	.word	0x40140000
 8011798:	7cc00000 	.word	0x7cc00000
 801179c:	3fe00000 	.word	0x3fe00000
 80117a0:	9b07      	ldr	r3, [sp, #28]
 80117a2:	9e06      	ldr	r6, [sp, #24]
 80117a4:	3b01      	subs	r3, #1
 80117a6:	199b      	adds	r3, r3, r6
 80117a8:	930c      	str	r3, [sp, #48]	; 0x30
 80117aa:	9c08      	ldr	r4, [sp, #32]
 80117ac:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80117ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80117b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80117b2:	0020      	movs	r0, r4
 80117b4:	0029      	movs	r1, r5
 80117b6:	f7f0 f939 	bl	8001a2c <__aeabi_ddiv>
 80117ba:	f7f1 fb55 	bl	8002e68 <__aeabi_d2iz>
 80117be:	9007      	str	r0, [sp, #28]
 80117c0:	f7f1 fb88 	bl	8002ed4 <__aeabi_i2d>
 80117c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80117c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80117c8:	f7f0 fd32 	bl	8002230 <__aeabi_dmul>
 80117cc:	0002      	movs	r2, r0
 80117ce:	000b      	movs	r3, r1
 80117d0:	0020      	movs	r0, r4
 80117d2:	0029      	movs	r1, r5
 80117d4:	f7f0 ff98 	bl	8002708 <__aeabi_dsub>
 80117d8:	0033      	movs	r3, r6
 80117da:	9a07      	ldr	r2, [sp, #28]
 80117dc:	3601      	adds	r6, #1
 80117de:	3230      	adds	r2, #48	; 0x30
 80117e0:	701a      	strb	r2, [r3, #0]
 80117e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80117e4:	9608      	str	r6, [sp, #32]
 80117e6:	429a      	cmp	r2, r3
 80117e8:	d139      	bne.n	801185e <_dtoa_r+0x772>
 80117ea:	0002      	movs	r2, r0
 80117ec:	000b      	movs	r3, r1
 80117ee:	f7ef fde1 	bl	80013b4 <__aeabi_dadd>
 80117f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80117f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80117f6:	0004      	movs	r4, r0
 80117f8:	000d      	movs	r5, r1
 80117fa:	f7ee fe47 	bl	800048c <__aeabi_dcmpgt>
 80117fe:	2800      	cmp	r0, #0
 8011800:	d11b      	bne.n	801183a <_dtoa_r+0x74e>
 8011802:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011804:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011806:	0020      	movs	r0, r4
 8011808:	0029      	movs	r1, r5
 801180a:	f7ee fe25 	bl	8000458 <__aeabi_dcmpeq>
 801180e:	2800      	cmp	r0, #0
 8011810:	d002      	beq.n	8011818 <_dtoa_r+0x72c>
 8011812:	9b07      	ldr	r3, [sp, #28]
 8011814:	07db      	lsls	r3, r3, #31
 8011816:	d410      	bmi.n	801183a <_dtoa_r+0x74e>
 8011818:	0038      	movs	r0, r7
 801181a:	9905      	ldr	r1, [sp, #20]
 801181c:	f7fe fb00 	bl	800fe20 <_Bfree>
 8011820:	2300      	movs	r3, #0
 8011822:	9a08      	ldr	r2, [sp, #32]
 8011824:	9802      	ldr	r0, [sp, #8]
 8011826:	7013      	strb	r3, [r2, #0]
 8011828:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801182a:	3001      	adds	r0, #1
 801182c:	6018      	str	r0, [r3, #0]
 801182e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8011830:	2b00      	cmp	r3, #0
 8011832:	d100      	bne.n	8011836 <_dtoa_r+0x74a>
 8011834:	e4a6      	b.n	8011184 <_dtoa_r+0x98>
 8011836:	601a      	str	r2, [r3, #0]
 8011838:	e4a4      	b.n	8011184 <_dtoa_r+0x98>
 801183a:	9e02      	ldr	r6, [sp, #8]
 801183c:	9b08      	ldr	r3, [sp, #32]
 801183e:	9308      	str	r3, [sp, #32]
 8011840:	3b01      	subs	r3, #1
 8011842:	781a      	ldrb	r2, [r3, #0]
 8011844:	2a39      	cmp	r2, #57	; 0x39
 8011846:	d106      	bne.n	8011856 <_dtoa_r+0x76a>
 8011848:	9a06      	ldr	r2, [sp, #24]
 801184a:	429a      	cmp	r2, r3
 801184c:	d1f7      	bne.n	801183e <_dtoa_r+0x752>
 801184e:	2230      	movs	r2, #48	; 0x30
 8011850:	9906      	ldr	r1, [sp, #24]
 8011852:	3601      	adds	r6, #1
 8011854:	700a      	strb	r2, [r1, #0]
 8011856:	781a      	ldrb	r2, [r3, #0]
 8011858:	3201      	adds	r2, #1
 801185a:	701a      	strb	r2, [r3, #0]
 801185c:	e784      	b.n	8011768 <_dtoa_r+0x67c>
 801185e:	2200      	movs	r2, #0
 8011860:	4baa      	ldr	r3, [pc, #680]	; (8011b0c <_dtoa_r+0xa20>)
 8011862:	f7f0 fce5 	bl	8002230 <__aeabi_dmul>
 8011866:	2200      	movs	r2, #0
 8011868:	2300      	movs	r3, #0
 801186a:	0004      	movs	r4, r0
 801186c:	000d      	movs	r5, r1
 801186e:	f7ee fdf3 	bl	8000458 <__aeabi_dcmpeq>
 8011872:	2800      	cmp	r0, #0
 8011874:	d09b      	beq.n	80117ae <_dtoa_r+0x6c2>
 8011876:	e7cf      	b.n	8011818 <_dtoa_r+0x72c>
 8011878:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801187a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 801187c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801187e:	2d00      	cmp	r5, #0
 8011880:	d012      	beq.n	80118a8 <_dtoa_r+0x7bc>
 8011882:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011884:	2a01      	cmp	r2, #1
 8011886:	dc66      	bgt.n	8011956 <_dtoa_r+0x86a>
 8011888:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801188a:	2a00      	cmp	r2, #0
 801188c:	d05d      	beq.n	801194a <_dtoa_r+0x85e>
 801188e:	4aa0      	ldr	r2, [pc, #640]	; (8011b10 <_dtoa_r+0xa24>)
 8011890:	189b      	adds	r3, r3, r2
 8011892:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011894:	2101      	movs	r1, #1
 8011896:	18d2      	adds	r2, r2, r3
 8011898:	920a      	str	r2, [sp, #40]	; 0x28
 801189a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801189c:	0038      	movs	r0, r7
 801189e:	18d3      	adds	r3, r2, r3
 80118a0:	930d      	str	r3, [sp, #52]	; 0x34
 80118a2:	f7fe fbb9 	bl	8010018 <__i2b>
 80118a6:	0005      	movs	r5, r0
 80118a8:	2c00      	cmp	r4, #0
 80118aa:	dd0e      	ble.n	80118ca <_dtoa_r+0x7de>
 80118ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	dd0b      	ble.n	80118ca <_dtoa_r+0x7de>
 80118b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80118b4:	0023      	movs	r3, r4
 80118b6:	4294      	cmp	r4, r2
 80118b8:	dd00      	ble.n	80118bc <_dtoa_r+0x7d0>
 80118ba:	0013      	movs	r3, r2
 80118bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80118be:	1ae4      	subs	r4, r4, r3
 80118c0:	1ad2      	subs	r2, r2, r3
 80118c2:	920a      	str	r2, [sp, #40]	; 0x28
 80118c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80118c6:	1ad3      	subs	r3, r2, r3
 80118c8:	930d      	str	r3, [sp, #52]	; 0x34
 80118ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d01f      	beq.n	8011910 <_dtoa_r+0x824>
 80118d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d054      	beq.n	8011980 <_dtoa_r+0x894>
 80118d6:	2e00      	cmp	r6, #0
 80118d8:	dd11      	ble.n	80118fe <_dtoa_r+0x812>
 80118da:	0029      	movs	r1, r5
 80118dc:	0032      	movs	r2, r6
 80118de:	0038      	movs	r0, r7
 80118e0:	f7fe fc60 	bl	80101a4 <__pow5mult>
 80118e4:	9a05      	ldr	r2, [sp, #20]
 80118e6:	0001      	movs	r1, r0
 80118e8:	0005      	movs	r5, r0
 80118ea:	0038      	movs	r0, r7
 80118ec:	f7fe fbaa 	bl	8010044 <__multiply>
 80118f0:	9905      	ldr	r1, [sp, #20]
 80118f2:	9014      	str	r0, [sp, #80]	; 0x50
 80118f4:	0038      	movs	r0, r7
 80118f6:	f7fe fa93 	bl	800fe20 <_Bfree>
 80118fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80118fc:	9305      	str	r3, [sp, #20]
 80118fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011900:	1b9a      	subs	r2, r3, r6
 8011902:	42b3      	cmp	r3, r6
 8011904:	d004      	beq.n	8011910 <_dtoa_r+0x824>
 8011906:	0038      	movs	r0, r7
 8011908:	9905      	ldr	r1, [sp, #20]
 801190a:	f7fe fc4b 	bl	80101a4 <__pow5mult>
 801190e:	9005      	str	r0, [sp, #20]
 8011910:	2101      	movs	r1, #1
 8011912:	0038      	movs	r0, r7
 8011914:	f7fe fb80 	bl	8010018 <__i2b>
 8011918:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801191a:	0006      	movs	r6, r0
 801191c:	2b00      	cmp	r3, #0
 801191e:	dd31      	ble.n	8011984 <_dtoa_r+0x898>
 8011920:	001a      	movs	r2, r3
 8011922:	0001      	movs	r1, r0
 8011924:	0038      	movs	r0, r7
 8011926:	f7fe fc3d 	bl	80101a4 <__pow5mult>
 801192a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801192c:	0006      	movs	r6, r0
 801192e:	2b01      	cmp	r3, #1
 8011930:	dd2d      	ble.n	801198e <_dtoa_r+0x8a2>
 8011932:	2300      	movs	r3, #0
 8011934:	930e      	str	r3, [sp, #56]	; 0x38
 8011936:	6933      	ldr	r3, [r6, #16]
 8011938:	3303      	adds	r3, #3
 801193a:	009b      	lsls	r3, r3, #2
 801193c:	18f3      	adds	r3, r6, r3
 801193e:	6858      	ldr	r0, [r3, #4]
 8011940:	f7fe fb22 	bl	800ff88 <__hi0bits>
 8011944:	2320      	movs	r3, #32
 8011946:	1a18      	subs	r0, r3, r0
 8011948:	e039      	b.n	80119be <_dtoa_r+0x8d2>
 801194a:	2336      	movs	r3, #54	; 0x36
 801194c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801194e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8011950:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8011952:	1a9b      	subs	r3, r3, r2
 8011954:	e79d      	b.n	8011892 <_dtoa_r+0x7a6>
 8011956:	9b07      	ldr	r3, [sp, #28]
 8011958:	1e5e      	subs	r6, r3, #1
 801195a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801195c:	42b3      	cmp	r3, r6
 801195e:	db07      	blt.n	8011970 <_dtoa_r+0x884>
 8011960:	1b9e      	subs	r6, r3, r6
 8011962:	9b07      	ldr	r3, [sp, #28]
 8011964:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8011966:	2b00      	cmp	r3, #0
 8011968:	da93      	bge.n	8011892 <_dtoa_r+0x7a6>
 801196a:	1ae4      	subs	r4, r4, r3
 801196c:	2300      	movs	r3, #0
 801196e:	e790      	b.n	8011892 <_dtoa_r+0x7a6>
 8011970:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011972:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011974:	1af3      	subs	r3, r6, r3
 8011976:	18d3      	adds	r3, r2, r3
 8011978:	960e      	str	r6, [sp, #56]	; 0x38
 801197a:	9315      	str	r3, [sp, #84]	; 0x54
 801197c:	2600      	movs	r6, #0
 801197e:	e7f0      	b.n	8011962 <_dtoa_r+0x876>
 8011980:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011982:	e7c0      	b.n	8011906 <_dtoa_r+0x81a>
 8011984:	2300      	movs	r3, #0
 8011986:	930e      	str	r3, [sp, #56]	; 0x38
 8011988:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801198a:	2b01      	cmp	r3, #1
 801198c:	dc13      	bgt.n	80119b6 <_dtoa_r+0x8ca>
 801198e:	2300      	movs	r3, #0
 8011990:	930e      	str	r3, [sp, #56]	; 0x38
 8011992:	9b08      	ldr	r3, [sp, #32]
 8011994:	2b00      	cmp	r3, #0
 8011996:	d10e      	bne.n	80119b6 <_dtoa_r+0x8ca>
 8011998:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801199a:	031b      	lsls	r3, r3, #12
 801199c:	d10b      	bne.n	80119b6 <_dtoa_r+0x8ca>
 801199e:	4b5d      	ldr	r3, [pc, #372]	; (8011b14 <_dtoa_r+0xa28>)
 80119a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80119a2:	4213      	tst	r3, r2
 80119a4:	d007      	beq.n	80119b6 <_dtoa_r+0x8ca>
 80119a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80119a8:	3301      	adds	r3, #1
 80119aa:	930a      	str	r3, [sp, #40]	; 0x28
 80119ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80119ae:	3301      	adds	r3, #1
 80119b0:	930d      	str	r3, [sp, #52]	; 0x34
 80119b2:	2301      	movs	r3, #1
 80119b4:	930e      	str	r3, [sp, #56]	; 0x38
 80119b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80119b8:	2001      	movs	r0, #1
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d1bb      	bne.n	8011936 <_dtoa_r+0x84a>
 80119be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80119c0:	221f      	movs	r2, #31
 80119c2:	1818      	adds	r0, r3, r0
 80119c4:	0003      	movs	r3, r0
 80119c6:	4013      	ands	r3, r2
 80119c8:	4210      	tst	r0, r2
 80119ca:	d046      	beq.n	8011a5a <_dtoa_r+0x96e>
 80119cc:	3201      	adds	r2, #1
 80119ce:	1ad2      	subs	r2, r2, r3
 80119d0:	2a04      	cmp	r2, #4
 80119d2:	dd3f      	ble.n	8011a54 <_dtoa_r+0x968>
 80119d4:	221c      	movs	r2, #28
 80119d6:	1ad3      	subs	r3, r2, r3
 80119d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80119da:	18e4      	adds	r4, r4, r3
 80119dc:	18d2      	adds	r2, r2, r3
 80119de:	920a      	str	r2, [sp, #40]	; 0x28
 80119e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80119e2:	18d3      	adds	r3, r2, r3
 80119e4:	930d      	str	r3, [sp, #52]	; 0x34
 80119e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	dd05      	ble.n	80119f8 <_dtoa_r+0x90c>
 80119ec:	001a      	movs	r2, r3
 80119ee:	0038      	movs	r0, r7
 80119f0:	9905      	ldr	r1, [sp, #20]
 80119f2:	f7fe fc33 	bl	801025c <__lshift>
 80119f6:	9005      	str	r0, [sp, #20]
 80119f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	dd05      	ble.n	8011a0a <_dtoa_r+0x91e>
 80119fe:	0031      	movs	r1, r6
 8011a00:	001a      	movs	r2, r3
 8011a02:	0038      	movs	r0, r7
 8011a04:	f7fe fc2a 	bl	801025c <__lshift>
 8011a08:	0006      	movs	r6, r0
 8011a0a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d026      	beq.n	8011a5e <_dtoa_r+0x972>
 8011a10:	0031      	movs	r1, r6
 8011a12:	9805      	ldr	r0, [sp, #20]
 8011a14:	f7fe fc90 	bl	8010338 <__mcmp>
 8011a18:	2800      	cmp	r0, #0
 8011a1a:	da20      	bge.n	8011a5e <_dtoa_r+0x972>
 8011a1c:	9b02      	ldr	r3, [sp, #8]
 8011a1e:	220a      	movs	r2, #10
 8011a20:	3b01      	subs	r3, #1
 8011a22:	9302      	str	r3, [sp, #8]
 8011a24:	0038      	movs	r0, r7
 8011a26:	2300      	movs	r3, #0
 8011a28:	9905      	ldr	r1, [sp, #20]
 8011a2a:	f7fe fa1d 	bl	800fe68 <__multadd>
 8011a2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011a30:	9005      	str	r0, [sp, #20]
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d100      	bne.n	8011a38 <_dtoa_r+0x94c>
 8011a36:	e166      	b.n	8011d06 <_dtoa_r+0xc1a>
 8011a38:	2300      	movs	r3, #0
 8011a3a:	0029      	movs	r1, r5
 8011a3c:	220a      	movs	r2, #10
 8011a3e:	0038      	movs	r0, r7
 8011a40:	f7fe fa12 	bl	800fe68 <__multadd>
 8011a44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011a46:	0005      	movs	r5, r0
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	dc47      	bgt.n	8011adc <_dtoa_r+0x9f0>
 8011a4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011a4e:	2b02      	cmp	r3, #2
 8011a50:	dc0d      	bgt.n	8011a6e <_dtoa_r+0x982>
 8011a52:	e043      	b.n	8011adc <_dtoa_r+0x9f0>
 8011a54:	2a04      	cmp	r2, #4
 8011a56:	d0c6      	beq.n	80119e6 <_dtoa_r+0x8fa>
 8011a58:	0013      	movs	r3, r2
 8011a5a:	331c      	adds	r3, #28
 8011a5c:	e7bc      	b.n	80119d8 <_dtoa_r+0x8ec>
 8011a5e:	9b07      	ldr	r3, [sp, #28]
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	dc35      	bgt.n	8011ad0 <_dtoa_r+0x9e4>
 8011a64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011a66:	2b02      	cmp	r3, #2
 8011a68:	dd32      	ble.n	8011ad0 <_dtoa_r+0x9e4>
 8011a6a:	9b07      	ldr	r3, [sp, #28]
 8011a6c:	930c      	str	r3, [sp, #48]	; 0x30
 8011a6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d10c      	bne.n	8011a8e <_dtoa_r+0x9a2>
 8011a74:	0031      	movs	r1, r6
 8011a76:	2205      	movs	r2, #5
 8011a78:	0038      	movs	r0, r7
 8011a7a:	f7fe f9f5 	bl	800fe68 <__multadd>
 8011a7e:	0006      	movs	r6, r0
 8011a80:	0001      	movs	r1, r0
 8011a82:	9805      	ldr	r0, [sp, #20]
 8011a84:	f7fe fc58 	bl	8010338 <__mcmp>
 8011a88:	2800      	cmp	r0, #0
 8011a8a:	dd00      	ble.n	8011a8e <_dtoa_r+0x9a2>
 8011a8c:	e5a5      	b.n	80115da <_dtoa_r+0x4ee>
 8011a8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011a90:	43db      	mvns	r3, r3
 8011a92:	9302      	str	r3, [sp, #8]
 8011a94:	9b06      	ldr	r3, [sp, #24]
 8011a96:	9308      	str	r3, [sp, #32]
 8011a98:	2400      	movs	r4, #0
 8011a9a:	0031      	movs	r1, r6
 8011a9c:	0038      	movs	r0, r7
 8011a9e:	f7fe f9bf 	bl	800fe20 <_Bfree>
 8011aa2:	2d00      	cmp	r5, #0
 8011aa4:	d100      	bne.n	8011aa8 <_dtoa_r+0x9bc>
 8011aa6:	e6b7      	b.n	8011818 <_dtoa_r+0x72c>
 8011aa8:	2c00      	cmp	r4, #0
 8011aaa:	d005      	beq.n	8011ab8 <_dtoa_r+0x9cc>
 8011aac:	42ac      	cmp	r4, r5
 8011aae:	d003      	beq.n	8011ab8 <_dtoa_r+0x9cc>
 8011ab0:	0021      	movs	r1, r4
 8011ab2:	0038      	movs	r0, r7
 8011ab4:	f7fe f9b4 	bl	800fe20 <_Bfree>
 8011ab8:	0029      	movs	r1, r5
 8011aba:	0038      	movs	r0, r7
 8011abc:	f7fe f9b0 	bl	800fe20 <_Bfree>
 8011ac0:	e6aa      	b.n	8011818 <_dtoa_r+0x72c>
 8011ac2:	2600      	movs	r6, #0
 8011ac4:	0035      	movs	r5, r6
 8011ac6:	e7e2      	b.n	8011a8e <_dtoa_r+0x9a2>
 8011ac8:	9602      	str	r6, [sp, #8]
 8011aca:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8011acc:	0035      	movs	r5, r6
 8011ace:	e584      	b.n	80115da <_dtoa_r+0x4ee>
 8011ad0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d100      	bne.n	8011ad8 <_dtoa_r+0x9ec>
 8011ad6:	e0ce      	b.n	8011c76 <_dtoa_r+0xb8a>
 8011ad8:	9b07      	ldr	r3, [sp, #28]
 8011ada:	930c      	str	r3, [sp, #48]	; 0x30
 8011adc:	2c00      	cmp	r4, #0
 8011ade:	dd05      	ble.n	8011aec <_dtoa_r+0xa00>
 8011ae0:	0029      	movs	r1, r5
 8011ae2:	0022      	movs	r2, r4
 8011ae4:	0038      	movs	r0, r7
 8011ae6:	f7fe fbb9 	bl	801025c <__lshift>
 8011aea:	0005      	movs	r5, r0
 8011aec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011aee:	0028      	movs	r0, r5
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d022      	beq.n	8011b3a <_dtoa_r+0xa4e>
 8011af4:	0038      	movs	r0, r7
 8011af6:	6869      	ldr	r1, [r5, #4]
 8011af8:	f7fe f94e 	bl	800fd98 <_Balloc>
 8011afc:	1e04      	subs	r4, r0, #0
 8011afe:	d10f      	bne.n	8011b20 <_dtoa_r+0xa34>
 8011b00:	0002      	movs	r2, r0
 8011b02:	4b05      	ldr	r3, [pc, #20]	; (8011b18 <_dtoa_r+0xa2c>)
 8011b04:	4905      	ldr	r1, [pc, #20]	; (8011b1c <_dtoa_r+0xa30>)
 8011b06:	f7ff fb06 	bl	8011116 <_dtoa_r+0x2a>
 8011b0a:	46c0      	nop			; (mov r8, r8)
 8011b0c:	40240000 	.word	0x40240000
 8011b10:	00000433 	.word	0x00000433
 8011b14:	7ff00000 	.word	0x7ff00000
 8011b18:	080130f1 	.word	0x080130f1
 8011b1c:	000002ea 	.word	0x000002ea
 8011b20:	0029      	movs	r1, r5
 8011b22:	692b      	ldr	r3, [r5, #16]
 8011b24:	310c      	adds	r1, #12
 8011b26:	1c9a      	adds	r2, r3, #2
 8011b28:	0092      	lsls	r2, r2, #2
 8011b2a:	300c      	adds	r0, #12
 8011b2c:	f7fc fcc8 	bl	800e4c0 <memcpy>
 8011b30:	2201      	movs	r2, #1
 8011b32:	0021      	movs	r1, r4
 8011b34:	0038      	movs	r0, r7
 8011b36:	f7fe fb91 	bl	801025c <__lshift>
 8011b3a:	9b06      	ldr	r3, [sp, #24]
 8011b3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011b3e:	930a      	str	r3, [sp, #40]	; 0x28
 8011b40:	3b01      	subs	r3, #1
 8011b42:	189b      	adds	r3, r3, r2
 8011b44:	2201      	movs	r2, #1
 8011b46:	002c      	movs	r4, r5
 8011b48:	0005      	movs	r5, r0
 8011b4a:	9314      	str	r3, [sp, #80]	; 0x50
 8011b4c:	9b08      	ldr	r3, [sp, #32]
 8011b4e:	4013      	ands	r3, r2
 8011b50:	930f      	str	r3, [sp, #60]	; 0x3c
 8011b52:	0031      	movs	r1, r6
 8011b54:	9805      	ldr	r0, [sp, #20]
 8011b56:	f7ff fa3d 	bl	8010fd4 <quorem>
 8011b5a:	0003      	movs	r3, r0
 8011b5c:	0021      	movs	r1, r4
 8011b5e:	3330      	adds	r3, #48	; 0x30
 8011b60:	900d      	str	r0, [sp, #52]	; 0x34
 8011b62:	9805      	ldr	r0, [sp, #20]
 8011b64:	9307      	str	r3, [sp, #28]
 8011b66:	f7fe fbe7 	bl	8010338 <__mcmp>
 8011b6a:	002a      	movs	r2, r5
 8011b6c:	900e      	str	r0, [sp, #56]	; 0x38
 8011b6e:	0031      	movs	r1, r6
 8011b70:	0038      	movs	r0, r7
 8011b72:	f7fe fbfd 	bl	8010370 <__mdiff>
 8011b76:	68c3      	ldr	r3, [r0, #12]
 8011b78:	9008      	str	r0, [sp, #32]
 8011b7a:	9310      	str	r3, [sp, #64]	; 0x40
 8011b7c:	2301      	movs	r3, #1
 8011b7e:	930c      	str	r3, [sp, #48]	; 0x30
 8011b80:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d104      	bne.n	8011b90 <_dtoa_r+0xaa4>
 8011b86:	0001      	movs	r1, r0
 8011b88:	9805      	ldr	r0, [sp, #20]
 8011b8a:	f7fe fbd5 	bl	8010338 <__mcmp>
 8011b8e:	900c      	str	r0, [sp, #48]	; 0x30
 8011b90:	0038      	movs	r0, r7
 8011b92:	9908      	ldr	r1, [sp, #32]
 8011b94:	f7fe f944 	bl	800fe20 <_Bfree>
 8011b98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011b9c:	3301      	adds	r3, #1
 8011b9e:	9308      	str	r3, [sp, #32]
 8011ba0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011ba2:	4313      	orrs	r3, r2
 8011ba4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011ba6:	4313      	orrs	r3, r2
 8011ba8:	d10c      	bne.n	8011bc4 <_dtoa_r+0xad8>
 8011baa:	9b07      	ldr	r3, [sp, #28]
 8011bac:	2b39      	cmp	r3, #57	; 0x39
 8011bae:	d026      	beq.n	8011bfe <_dtoa_r+0xb12>
 8011bb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	dd02      	ble.n	8011bbc <_dtoa_r+0xad0>
 8011bb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011bb8:	3331      	adds	r3, #49	; 0x31
 8011bba:	9307      	str	r3, [sp, #28]
 8011bbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011bbe:	9a07      	ldr	r2, [sp, #28]
 8011bc0:	701a      	strb	r2, [r3, #0]
 8011bc2:	e76a      	b.n	8011a9a <_dtoa_r+0x9ae>
 8011bc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	db04      	blt.n	8011bd4 <_dtoa_r+0xae8>
 8011bca:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011bcc:	4313      	orrs	r3, r2
 8011bce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011bd0:	4313      	orrs	r3, r2
 8011bd2:	d11f      	bne.n	8011c14 <_dtoa_r+0xb28>
 8011bd4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	ddf0      	ble.n	8011bbc <_dtoa_r+0xad0>
 8011bda:	9905      	ldr	r1, [sp, #20]
 8011bdc:	2201      	movs	r2, #1
 8011bde:	0038      	movs	r0, r7
 8011be0:	f7fe fb3c 	bl	801025c <__lshift>
 8011be4:	0031      	movs	r1, r6
 8011be6:	9005      	str	r0, [sp, #20]
 8011be8:	f7fe fba6 	bl	8010338 <__mcmp>
 8011bec:	2800      	cmp	r0, #0
 8011bee:	dc03      	bgt.n	8011bf8 <_dtoa_r+0xb0c>
 8011bf0:	d1e4      	bne.n	8011bbc <_dtoa_r+0xad0>
 8011bf2:	9b07      	ldr	r3, [sp, #28]
 8011bf4:	07db      	lsls	r3, r3, #31
 8011bf6:	d5e1      	bpl.n	8011bbc <_dtoa_r+0xad0>
 8011bf8:	9b07      	ldr	r3, [sp, #28]
 8011bfa:	2b39      	cmp	r3, #57	; 0x39
 8011bfc:	d1db      	bne.n	8011bb6 <_dtoa_r+0xaca>
 8011bfe:	2339      	movs	r3, #57	; 0x39
 8011c00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011c02:	7013      	strb	r3, [r2, #0]
 8011c04:	9b08      	ldr	r3, [sp, #32]
 8011c06:	9308      	str	r3, [sp, #32]
 8011c08:	3b01      	subs	r3, #1
 8011c0a:	781a      	ldrb	r2, [r3, #0]
 8011c0c:	2a39      	cmp	r2, #57	; 0x39
 8011c0e:	d068      	beq.n	8011ce2 <_dtoa_r+0xbf6>
 8011c10:	3201      	adds	r2, #1
 8011c12:	e7d5      	b.n	8011bc0 <_dtoa_r+0xad4>
 8011c14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	dd07      	ble.n	8011c2a <_dtoa_r+0xb3e>
 8011c1a:	9b07      	ldr	r3, [sp, #28]
 8011c1c:	2b39      	cmp	r3, #57	; 0x39
 8011c1e:	d0ee      	beq.n	8011bfe <_dtoa_r+0xb12>
 8011c20:	9b07      	ldr	r3, [sp, #28]
 8011c22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011c24:	3301      	adds	r3, #1
 8011c26:	7013      	strb	r3, [r2, #0]
 8011c28:	e737      	b.n	8011a9a <_dtoa_r+0x9ae>
 8011c2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c2c:	9a07      	ldr	r2, [sp, #28]
 8011c2e:	701a      	strb	r2, [r3, #0]
 8011c30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011c32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011c34:	4293      	cmp	r3, r2
 8011c36:	d03e      	beq.n	8011cb6 <_dtoa_r+0xbca>
 8011c38:	2300      	movs	r3, #0
 8011c3a:	220a      	movs	r2, #10
 8011c3c:	9905      	ldr	r1, [sp, #20]
 8011c3e:	0038      	movs	r0, r7
 8011c40:	f7fe f912 	bl	800fe68 <__multadd>
 8011c44:	2300      	movs	r3, #0
 8011c46:	9005      	str	r0, [sp, #20]
 8011c48:	220a      	movs	r2, #10
 8011c4a:	0021      	movs	r1, r4
 8011c4c:	0038      	movs	r0, r7
 8011c4e:	42ac      	cmp	r4, r5
 8011c50:	d106      	bne.n	8011c60 <_dtoa_r+0xb74>
 8011c52:	f7fe f909 	bl	800fe68 <__multadd>
 8011c56:	0004      	movs	r4, r0
 8011c58:	0005      	movs	r5, r0
 8011c5a:	9b08      	ldr	r3, [sp, #32]
 8011c5c:	930a      	str	r3, [sp, #40]	; 0x28
 8011c5e:	e778      	b.n	8011b52 <_dtoa_r+0xa66>
 8011c60:	f7fe f902 	bl	800fe68 <__multadd>
 8011c64:	0029      	movs	r1, r5
 8011c66:	0004      	movs	r4, r0
 8011c68:	2300      	movs	r3, #0
 8011c6a:	220a      	movs	r2, #10
 8011c6c:	0038      	movs	r0, r7
 8011c6e:	f7fe f8fb 	bl	800fe68 <__multadd>
 8011c72:	0005      	movs	r5, r0
 8011c74:	e7f1      	b.n	8011c5a <_dtoa_r+0xb6e>
 8011c76:	9b07      	ldr	r3, [sp, #28]
 8011c78:	930c      	str	r3, [sp, #48]	; 0x30
 8011c7a:	2400      	movs	r4, #0
 8011c7c:	0031      	movs	r1, r6
 8011c7e:	9805      	ldr	r0, [sp, #20]
 8011c80:	f7ff f9a8 	bl	8010fd4 <quorem>
 8011c84:	9b06      	ldr	r3, [sp, #24]
 8011c86:	3030      	adds	r0, #48	; 0x30
 8011c88:	5518      	strb	r0, [r3, r4]
 8011c8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011c8c:	3401      	adds	r4, #1
 8011c8e:	9007      	str	r0, [sp, #28]
 8011c90:	42a3      	cmp	r3, r4
 8011c92:	dd07      	ble.n	8011ca4 <_dtoa_r+0xbb8>
 8011c94:	2300      	movs	r3, #0
 8011c96:	220a      	movs	r2, #10
 8011c98:	0038      	movs	r0, r7
 8011c9a:	9905      	ldr	r1, [sp, #20]
 8011c9c:	f7fe f8e4 	bl	800fe68 <__multadd>
 8011ca0:	9005      	str	r0, [sp, #20]
 8011ca2:	e7eb      	b.n	8011c7c <_dtoa_r+0xb90>
 8011ca4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011ca6:	2001      	movs	r0, #1
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	dd00      	ble.n	8011cae <_dtoa_r+0xbc2>
 8011cac:	0018      	movs	r0, r3
 8011cae:	2400      	movs	r4, #0
 8011cb0:	9b06      	ldr	r3, [sp, #24]
 8011cb2:	181b      	adds	r3, r3, r0
 8011cb4:	9308      	str	r3, [sp, #32]
 8011cb6:	9905      	ldr	r1, [sp, #20]
 8011cb8:	2201      	movs	r2, #1
 8011cba:	0038      	movs	r0, r7
 8011cbc:	f7fe face 	bl	801025c <__lshift>
 8011cc0:	0031      	movs	r1, r6
 8011cc2:	9005      	str	r0, [sp, #20]
 8011cc4:	f7fe fb38 	bl	8010338 <__mcmp>
 8011cc8:	2800      	cmp	r0, #0
 8011cca:	dc9b      	bgt.n	8011c04 <_dtoa_r+0xb18>
 8011ccc:	d102      	bne.n	8011cd4 <_dtoa_r+0xbe8>
 8011cce:	9b07      	ldr	r3, [sp, #28]
 8011cd0:	07db      	lsls	r3, r3, #31
 8011cd2:	d497      	bmi.n	8011c04 <_dtoa_r+0xb18>
 8011cd4:	9b08      	ldr	r3, [sp, #32]
 8011cd6:	9308      	str	r3, [sp, #32]
 8011cd8:	3b01      	subs	r3, #1
 8011cda:	781a      	ldrb	r2, [r3, #0]
 8011cdc:	2a30      	cmp	r2, #48	; 0x30
 8011cde:	d0fa      	beq.n	8011cd6 <_dtoa_r+0xbea>
 8011ce0:	e6db      	b.n	8011a9a <_dtoa_r+0x9ae>
 8011ce2:	9a06      	ldr	r2, [sp, #24]
 8011ce4:	429a      	cmp	r2, r3
 8011ce6:	d18e      	bne.n	8011c06 <_dtoa_r+0xb1a>
 8011ce8:	9b02      	ldr	r3, [sp, #8]
 8011cea:	3301      	adds	r3, #1
 8011cec:	9302      	str	r3, [sp, #8]
 8011cee:	2331      	movs	r3, #49	; 0x31
 8011cf0:	e799      	b.n	8011c26 <_dtoa_r+0xb3a>
 8011cf2:	4b09      	ldr	r3, [pc, #36]	; (8011d18 <_dtoa_r+0xc2c>)
 8011cf4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8011cf6:	9306      	str	r3, [sp, #24]
 8011cf8:	4b08      	ldr	r3, [pc, #32]	; (8011d1c <_dtoa_r+0xc30>)
 8011cfa:	2a00      	cmp	r2, #0
 8011cfc:	d001      	beq.n	8011d02 <_dtoa_r+0xc16>
 8011cfe:	f7ff fa3f 	bl	8011180 <_dtoa_r+0x94>
 8011d02:	f7ff fa3f 	bl	8011184 <_dtoa_r+0x98>
 8011d06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	dcb6      	bgt.n	8011c7a <_dtoa_r+0xb8e>
 8011d0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011d0e:	2b02      	cmp	r3, #2
 8011d10:	dd00      	ble.n	8011d14 <_dtoa_r+0xc28>
 8011d12:	e6ac      	b.n	8011a6e <_dtoa_r+0x982>
 8011d14:	e7b1      	b.n	8011c7a <_dtoa_r+0xb8e>
 8011d16:	46c0      	nop			; (mov r8, r8)
 8011d18:	0801335b 	.word	0x0801335b
 8011d1c:	08013363 	.word	0x08013363

08011d20 <fiprintf>:
 8011d20:	b40e      	push	{r1, r2, r3}
 8011d22:	b503      	push	{r0, r1, lr}
 8011d24:	0001      	movs	r1, r0
 8011d26:	ab03      	add	r3, sp, #12
 8011d28:	4804      	ldr	r0, [pc, #16]	; (8011d3c <fiprintf+0x1c>)
 8011d2a:	cb04      	ldmia	r3!, {r2}
 8011d2c:	6800      	ldr	r0, [r0, #0]
 8011d2e:	9301      	str	r3, [sp, #4]
 8011d30:	f000 f8b8 	bl	8011ea4 <_vfiprintf_r>
 8011d34:	b002      	add	sp, #8
 8011d36:	bc08      	pop	{r3}
 8011d38:	b003      	add	sp, #12
 8011d3a:	4718      	bx	r3
 8011d3c:	200000b4 	.word	0x200000b4

08011d40 <malloc>:
 8011d40:	b510      	push	{r4, lr}
 8011d42:	4b03      	ldr	r3, [pc, #12]	; (8011d50 <malloc+0x10>)
 8011d44:	0001      	movs	r1, r0
 8011d46:	6818      	ldr	r0, [r3, #0]
 8011d48:	f7fe fd58 	bl	80107fc <_malloc_r>
 8011d4c:	bd10      	pop	{r4, pc}
 8011d4e:	46c0      	nop			; (mov r8, r8)
 8011d50:	200000b4 	.word	0x200000b4

08011d54 <memchr>:
 8011d54:	b2c9      	uxtb	r1, r1
 8011d56:	1882      	adds	r2, r0, r2
 8011d58:	4290      	cmp	r0, r2
 8011d5a:	d101      	bne.n	8011d60 <memchr+0xc>
 8011d5c:	2000      	movs	r0, #0
 8011d5e:	4770      	bx	lr
 8011d60:	7803      	ldrb	r3, [r0, #0]
 8011d62:	428b      	cmp	r3, r1
 8011d64:	d0fb      	beq.n	8011d5e <memchr+0xa>
 8011d66:	3001      	adds	r0, #1
 8011d68:	e7f6      	b.n	8011d58 <memchr+0x4>

08011d6a <memmove>:
 8011d6a:	b510      	push	{r4, lr}
 8011d6c:	4288      	cmp	r0, r1
 8011d6e:	d902      	bls.n	8011d76 <memmove+0xc>
 8011d70:	188b      	adds	r3, r1, r2
 8011d72:	4298      	cmp	r0, r3
 8011d74:	d303      	bcc.n	8011d7e <memmove+0x14>
 8011d76:	2300      	movs	r3, #0
 8011d78:	e007      	b.n	8011d8a <memmove+0x20>
 8011d7a:	5c8b      	ldrb	r3, [r1, r2]
 8011d7c:	5483      	strb	r3, [r0, r2]
 8011d7e:	3a01      	subs	r2, #1
 8011d80:	d2fb      	bcs.n	8011d7a <memmove+0x10>
 8011d82:	bd10      	pop	{r4, pc}
 8011d84:	5ccc      	ldrb	r4, [r1, r3]
 8011d86:	54c4      	strb	r4, [r0, r3]
 8011d88:	3301      	adds	r3, #1
 8011d8a:	429a      	cmp	r2, r3
 8011d8c:	d1fa      	bne.n	8011d84 <memmove+0x1a>
 8011d8e:	e7f8      	b.n	8011d82 <memmove+0x18>

08011d90 <__malloc_lock>:
 8011d90:	b510      	push	{r4, lr}
 8011d92:	4802      	ldr	r0, [pc, #8]	; (8011d9c <__malloc_lock+0xc>)
 8011d94:	f000 fc65 	bl	8012662 <__retarget_lock_acquire_recursive>
 8011d98:	bd10      	pop	{r4, pc}
 8011d9a:	46c0      	nop			; (mov r8, r8)
 8011d9c:	20001068 	.word	0x20001068

08011da0 <__malloc_unlock>:
 8011da0:	b510      	push	{r4, lr}
 8011da2:	4802      	ldr	r0, [pc, #8]	; (8011dac <__malloc_unlock+0xc>)
 8011da4:	f000 fc5e 	bl	8012664 <__retarget_lock_release_recursive>
 8011da8:	bd10      	pop	{r4, pc}
 8011daa:	46c0      	nop			; (mov r8, r8)
 8011dac:	20001068 	.word	0x20001068

08011db0 <_free_r>:
 8011db0:	b570      	push	{r4, r5, r6, lr}
 8011db2:	0005      	movs	r5, r0
 8011db4:	2900      	cmp	r1, #0
 8011db6:	d010      	beq.n	8011dda <_free_r+0x2a>
 8011db8:	1f0c      	subs	r4, r1, #4
 8011dba:	6823      	ldr	r3, [r4, #0]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	da00      	bge.n	8011dc2 <_free_r+0x12>
 8011dc0:	18e4      	adds	r4, r4, r3
 8011dc2:	0028      	movs	r0, r5
 8011dc4:	f7ff ffe4 	bl	8011d90 <__malloc_lock>
 8011dc8:	4a1d      	ldr	r2, [pc, #116]	; (8011e40 <_free_r+0x90>)
 8011dca:	6813      	ldr	r3, [r2, #0]
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d105      	bne.n	8011ddc <_free_r+0x2c>
 8011dd0:	6063      	str	r3, [r4, #4]
 8011dd2:	6014      	str	r4, [r2, #0]
 8011dd4:	0028      	movs	r0, r5
 8011dd6:	f7ff ffe3 	bl	8011da0 <__malloc_unlock>
 8011dda:	bd70      	pop	{r4, r5, r6, pc}
 8011ddc:	42a3      	cmp	r3, r4
 8011dde:	d908      	bls.n	8011df2 <_free_r+0x42>
 8011de0:	6821      	ldr	r1, [r4, #0]
 8011de2:	1860      	adds	r0, r4, r1
 8011de4:	4283      	cmp	r3, r0
 8011de6:	d1f3      	bne.n	8011dd0 <_free_r+0x20>
 8011de8:	6818      	ldr	r0, [r3, #0]
 8011dea:	685b      	ldr	r3, [r3, #4]
 8011dec:	1841      	adds	r1, r0, r1
 8011dee:	6021      	str	r1, [r4, #0]
 8011df0:	e7ee      	b.n	8011dd0 <_free_r+0x20>
 8011df2:	001a      	movs	r2, r3
 8011df4:	685b      	ldr	r3, [r3, #4]
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d001      	beq.n	8011dfe <_free_r+0x4e>
 8011dfa:	42a3      	cmp	r3, r4
 8011dfc:	d9f9      	bls.n	8011df2 <_free_r+0x42>
 8011dfe:	6811      	ldr	r1, [r2, #0]
 8011e00:	1850      	adds	r0, r2, r1
 8011e02:	42a0      	cmp	r0, r4
 8011e04:	d10b      	bne.n	8011e1e <_free_r+0x6e>
 8011e06:	6820      	ldr	r0, [r4, #0]
 8011e08:	1809      	adds	r1, r1, r0
 8011e0a:	1850      	adds	r0, r2, r1
 8011e0c:	6011      	str	r1, [r2, #0]
 8011e0e:	4283      	cmp	r3, r0
 8011e10:	d1e0      	bne.n	8011dd4 <_free_r+0x24>
 8011e12:	6818      	ldr	r0, [r3, #0]
 8011e14:	685b      	ldr	r3, [r3, #4]
 8011e16:	1841      	adds	r1, r0, r1
 8011e18:	6011      	str	r1, [r2, #0]
 8011e1a:	6053      	str	r3, [r2, #4]
 8011e1c:	e7da      	b.n	8011dd4 <_free_r+0x24>
 8011e1e:	42a0      	cmp	r0, r4
 8011e20:	d902      	bls.n	8011e28 <_free_r+0x78>
 8011e22:	230c      	movs	r3, #12
 8011e24:	602b      	str	r3, [r5, #0]
 8011e26:	e7d5      	b.n	8011dd4 <_free_r+0x24>
 8011e28:	6821      	ldr	r1, [r4, #0]
 8011e2a:	1860      	adds	r0, r4, r1
 8011e2c:	4283      	cmp	r3, r0
 8011e2e:	d103      	bne.n	8011e38 <_free_r+0x88>
 8011e30:	6818      	ldr	r0, [r3, #0]
 8011e32:	685b      	ldr	r3, [r3, #4]
 8011e34:	1841      	adds	r1, r0, r1
 8011e36:	6021      	str	r1, [r4, #0]
 8011e38:	6063      	str	r3, [r4, #4]
 8011e3a:	6054      	str	r4, [r2, #4]
 8011e3c:	e7ca      	b.n	8011dd4 <_free_r+0x24>
 8011e3e:	46c0      	nop			; (mov r8, r8)
 8011e40:	2000105c 	.word	0x2000105c

08011e44 <_malloc_usable_size_r>:
 8011e44:	1f0b      	subs	r3, r1, #4
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	1f18      	subs	r0, r3, #4
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	da01      	bge.n	8011e52 <_malloc_usable_size_r+0xe>
 8011e4e:	580b      	ldr	r3, [r1, r0]
 8011e50:	18c0      	adds	r0, r0, r3
 8011e52:	4770      	bx	lr

08011e54 <__sfputc_r>:
 8011e54:	6893      	ldr	r3, [r2, #8]
 8011e56:	b510      	push	{r4, lr}
 8011e58:	3b01      	subs	r3, #1
 8011e5a:	6093      	str	r3, [r2, #8]
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	da04      	bge.n	8011e6a <__sfputc_r+0x16>
 8011e60:	6994      	ldr	r4, [r2, #24]
 8011e62:	42a3      	cmp	r3, r4
 8011e64:	db07      	blt.n	8011e76 <__sfputc_r+0x22>
 8011e66:	290a      	cmp	r1, #10
 8011e68:	d005      	beq.n	8011e76 <__sfputc_r+0x22>
 8011e6a:	6813      	ldr	r3, [r2, #0]
 8011e6c:	1c58      	adds	r0, r3, #1
 8011e6e:	6010      	str	r0, [r2, #0]
 8011e70:	7019      	strb	r1, [r3, #0]
 8011e72:	0008      	movs	r0, r1
 8011e74:	bd10      	pop	{r4, pc}
 8011e76:	f000 f94f 	bl	8012118 <__swbuf_r>
 8011e7a:	0001      	movs	r1, r0
 8011e7c:	e7f9      	b.n	8011e72 <__sfputc_r+0x1e>

08011e7e <__sfputs_r>:
 8011e7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e80:	0006      	movs	r6, r0
 8011e82:	000f      	movs	r7, r1
 8011e84:	0014      	movs	r4, r2
 8011e86:	18d5      	adds	r5, r2, r3
 8011e88:	42ac      	cmp	r4, r5
 8011e8a:	d101      	bne.n	8011e90 <__sfputs_r+0x12>
 8011e8c:	2000      	movs	r0, #0
 8011e8e:	e007      	b.n	8011ea0 <__sfputs_r+0x22>
 8011e90:	7821      	ldrb	r1, [r4, #0]
 8011e92:	003a      	movs	r2, r7
 8011e94:	0030      	movs	r0, r6
 8011e96:	f7ff ffdd 	bl	8011e54 <__sfputc_r>
 8011e9a:	3401      	adds	r4, #1
 8011e9c:	1c43      	adds	r3, r0, #1
 8011e9e:	d1f3      	bne.n	8011e88 <__sfputs_r+0xa>
 8011ea0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011ea4 <_vfiprintf_r>:
 8011ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011ea6:	b0a1      	sub	sp, #132	; 0x84
 8011ea8:	0006      	movs	r6, r0
 8011eaa:	000c      	movs	r4, r1
 8011eac:	001f      	movs	r7, r3
 8011eae:	9203      	str	r2, [sp, #12]
 8011eb0:	2800      	cmp	r0, #0
 8011eb2:	d004      	beq.n	8011ebe <_vfiprintf_r+0x1a>
 8011eb4:	6983      	ldr	r3, [r0, #24]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d101      	bne.n	8011ebe <_vfiprintf_r+0x1a>
 8011eba:	f000 fb31 	bl	8012520 <__sinit>
 8011ebe:	4b8e      	ldr	r3, [pc, #568]	; (80120f8 <_vfiprintf_r+0x254>)
 8011ec0:	429c      	cmp	r4, r3
 8011ec2:	d11c      	bne.n	8011efe <_vfiprintf_r+0x5a>
 8011ec4:	6874      	ldr	r4, [r6, #4]
 8011ec6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011ec8:	07db      	lsls	r3, r3, #31
 8011eca:	d405      	bmi.n	8011ed8 <_vfiprintf_r+0x34>
 8011ecc:	89a3      	ldrh	r3, [r4, #12]
 8011ece:	059b      	lsls	r3, r3, #22
 8011ed0:	d402      	bmi.n	8011ed8 <_vfiprintf_r+0x34>
 8011ed2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011ed4:	f000 fbc5 	bl	8012662 <__retarget_lock_acquire_recursive>
 8011ed8:	89a3      	ldrh	r3, [r4, #12]
 8011eda:	071b      	lsls	r3, r3, #28
 8011edc:	d502      	bpl.n	8011ee4 <_vfiprintf_r+0x40>
 8011ede:	6923      	ldr	r3, [r4, #16]
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	d11d      	bne.n	8011f20 <_vfiprintf_r+0x7c>
 8011ee4:	0021      	movs	r1, r4
 8011ee6:	0030      	movs	r0, r6
 8011ee8:	f000 f96c 	bl	80121c4 <__swsetup_r>
 8011eec:	2800      	cmp	r0, #0
 8011eee:	d017      	beq.n	8011f20 <_vfiprintf_r+0x7c>
 8011ef0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011ef2:	07db      	lsls	r3, r3, #31
 8011ef4:	d50d      	bpl.n	8011f12 <_vfiprintf_r+0x6e>
 8011ef6:	2001      	movs	r0, #1
 8011ef8:	4240      	negs	r0, r0
 8011efa:	b021      	add	sp, #132	; 0x84
 8011efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011efe:	4b7f      	ldr	r3, [pc, #508]	; (80120fc <_vfiprintf_r+0x258>)
 8011f00:	429c      	cmp	r4, r3
 8011f02:	d101      	bne.n	8011f08 <_vfiprintf_r+0x64>
 8011f04:	68b4      	ldr	r4, [r6, #8]
 8011f06:	e7de      	b.n	8011ec6 <_vfiprintf_r+0x22>
 8011f08:	4b7d      	ldr	r3, [pc, #500]	; (8012100 <_vfiprintf_r+0x25c>)
 8011f0a:	429c      	cmp	r4, r3
 8011f0c:	d1db      	bne.n	8011ec6 <_vfiprintf_r+0x22>
 8011f0e:	68f4      	ldr	r4, [r6, #12]
 8011f10:	e7d9      	b.n	8011ec6 <_vfiprintf_r+0x22>
 8011f12:	89a3      	ldrh	r3, [r4, #12]
 8011f14:	059b      	lsls	r3, r3, #22
 8011f16:	d4ee      	bmi.n	8011ef6 <_vfiprintf_r+0x52>
 8011f18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011f1a:	f000 fba3 	bl	8012664 <__retarget_lock_release_recursive>
 8011f1e:	e7ea      	b.n	8011ef6 <_vfiprintf_r+0x52>
 8011f20:	2300      	movs	r3, #0
 8011f22:	ad08      	add	r5, sp, #32
 8011f24:	616b      	str	r3, [r5, #20]
 8011f26:	3320      	adds	r3, #32
 8011f28:	766b      	strb	r3, [r5, #25]
 8011f2a:	3310      	adds	r3, #16
 8011f2c:	76ab      	strb	r3, [r5, #26]
 8011f2e:	9707      	str	r7, [sp, #28]
 8011f30:	9f03      	ldr	r7, [sp, #12]
 8011f32:	783b      	ldrb	r3, [r7, #0]
 8011f34:	2b00      	cmp	r3, #0
 8011f36:	d001      	beq.n	8011f3c <_vfiprintf_r+0x98>
 8011f38:	2b25      	cmp	r3, #37	; 0x25
 8011f3a:	d14e      	bne.n	8011fda <_vfiprintf_r+0x136>
 8011f3c:	9b03      	ldr	r3, [sp, #12]
 8011f3e:	1afb      	subs	r3, r7, r3
 8011f40:	9305      	str	r3, [sp, #20]
 8011f42:	9b03      	ldr	r3, [sp, #12]
 8011f44:	429f      	cmp	r7, r3
 8011f46:	d00d      	beq.n	8011f64 <_vfiprintf_r+0xc0>
 8011f48:	9b05      	ldr	r3, [sp, #20]
 8011f4a:	0021      	movs	r1, r4
 8011f4c:	0030      	movs	r0, r6
 8011f4e:	9a03      	ldr	r2, [sp, #12]
 8011f50:	f7ff ff95 	bl	8011e7e <__sfputs_r>
 8011f54:	1c43      	adds	r3, r0, #1
 8011f56:	d100      	bne.n	8011f5a <_vfiprintf_r+0xb6>
 8011f58:	e0b5      	b.n	80120c6 <_vfiprintf_r+0x222>
 8011f5a:	696a      	ldr	r2, [r5, #20]
 8011f5c:	9b05      	ldr	r3, [sp, #20]
 8011f5e:	4694      	mov	ip, r2
 8011f60:	4463      	add	r3, ip
 8011f62:	616b      	str	r3, [r5, #20]
 8011f64:	783b      	ldrb	r3, [r7, #0]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d100      	bne.n	8011f6c <_vfiprintf_r+0xc8>
 8011f6a:	e0ac      	b.n	80120c6 <_vfiprintf_r+0x222>
 8011f6c:	2201      	movs	r2, #1
 8011f6e:	1c7b      	adds	r3, r7, #1
 8011f70:	9303      	str	r3, [sp, #12]
 8011f72:	2300      	movs	r3, #0
 8011f74:	4252      	negs	r2, r2
 8011f76:	606a      	str	r2, [r5, #4]
 8011f78:	a904      	add	r1, sp, #16
 8011f7a:	3254      	adds	r2, #84	; 0x54
 8011f7c:	1852      	adds	r2, r2, r1
 8011f7e:	602b      	str	r3, [r5, #0]
 8011f80:	60eb      	str	r3, [r5, #12]
 8011f82:	60ab      	str	r3, [r5, #8]
 8011f84:	7013      	strb	r3, [r2, #0]
 8011f86:	65ab      	str	r3, [r5, #88]	; 0x58
 8011f88:	9b03      	ldr	r3, [sp, #12]
 8011f8a:	2205      	movs	r2, #5
 8011f8c:	7819      	ldrb	r1, [r3, #0]
 8011f8e:	485d      	ldr	r0, [pc, #372]	; (8012104 <_vfiprintf_r+0x260>)
 8011f90:	f7ff fee0 	bl	8011d54 <memchr>
 8011f94:	9b03      	ldr	r3, [sp, #12]
 8011f96:	1c5f      	adds	r7, r3, #1
 8011f98:	2800      	cmp	r0, #0
 8011f9a:	d120      	bne.n	8011fde <_vfiprintf_r+0x13a>
 8011f9c:	682a      	ldr	r2, [r5, #0]
 8011f9e:	06d3      	lsls	r3, r2, #27
 8011fa0:	d504      	bpl.n	8011fac <_vfiprintf_r+0x108>
 8011fa2:	2353      	movs	r3, #83	; 0x53
 8011fa4:	a904      	add	r1, sp, #16
 8011fa6:	185b      	adds	r3, r3, r1
 8011fa8:	2120      	movs	r1, #32
 8011faa:	7019      	strb	r1, [r3, #0]
 8011fac:	0713      	lsls	r3, r2, #28
 8011fae:	d504      	bpl.n	8011fba <_vfiprintf_r+0x116>
 8011fb0:	2353      	movs	r3, #83	; 0x53
 8011fb2:	a904      	add	r1, sp, #16
 8011fb4:	185b      	adds	r3, r3, r1
 8011fb6:	212b      	movs	r1, #43	; 0x2b
 8011fb8:	7019      	strb	r1, [r3, #0]
 8011fba:	9b03      	ldr	r3, [sp, #12]
 8011fbc:	781b      	ldrb	r3, [r3, #0]
 8011fbe:	2b2a      	cmp	r3, #42	; 0x2a
 8011fc0:	d016      	beq.n	8011ff0 <_vfiprintf_r+0x14c>
 8011fc2:	2100      	movs	r1, #0
 8011fc4:	68eb      	ldr	r3, [r5, #12]
 8011fc6:	9f03      	ldr	r7, [sp, #12]
 8011fc8:	783a      	ldrb	r2, [r7, #0]
 8011fca:	1c78      	adds	r0, r7, #1
 8011fcc:	3a30      	subs	r2, #48	; 0x30
 8011fce:	4684      	mov	ip, r0
 8011fd0:	2a09      	cmp	r2, #9
 8011fd2:	d94f      	bls.n	8012074 <_vfiprintf_r+0x1d0>
 8011fd4:	2900      	cmp	r1, #0
 8011fd6:	d111      	bne.n	8011ffc <_vfiprintf_r+0x158>
 8011fd8:	e017      	b.n	801200a <_vfiprintf_r+0x166>
 8011fda:	3701      	adds	r7, #1
 8011fdc:	e7a9      	b.n	8011f32 <_vfiprintf_r+0x8e>
 8011fde:	4b49      	ldr	r3, [pc, #292]	; (8012104 <_vfiprintf_r+0x260>)
 8011fe0:	682a      	ldr	r2, [r5, #0]
 8011fe2:	1ac0      	subs	r0, r0, r3
 8011fe4:	2301      	movs	r3, #1
 8011fe6:	4083      	lsls	r3, r0
 8011fe8:	4313      	orrs	r3, r2
 8011fea:	602b      	str	r3, [r5, #0]
 8011fec:	9703      	str	r7, [sp, #12]
 8011fee:	e7cb      	b.n	8011f88 <_vfiprintf_r+0xe4>
 8011ff0:	9b07      	ldr	r3, [sp, #28]
 8011ff2:	1d19      	adds	r1, r3, #4
 8011ff4:	681b      	ldr	r3, [r3, #0]
 8011ff6:	9107      	str	r1, [sp, #28]
 8011ff8:	2b00      	cmp	r3, #0
 8011ffa:	db01      	blt.n	8012000 <_vfiprintf_r+0x15c>
 8011ffc:	930b      	str	r3, [sp, #44]	; 0x2c
 8011ffe:	e004      	b.n	801200a <_vfiprintf_r+0x166>
 8012000:	425b      	negs	r3, r3
 8012002:	60eb      	str	r3, [r5, #12]
 8012004:	2302      	movs	r3, #2
 8012006:	4313      	orrs	r3, r2
 8012008:	602b      	str	r3, [r5, #0]
 801200a:	783b      	ldrb	r3, [r7, #0]
 801200c:	2b2e      	cmp	r3, #46	; 0x2e
 801200e:	d10a      	bne.n	8012026 <_vfiprintf_r+0x182>
 8012010:	787b      	ldrb	r3, [r7, #1]
 8012012:	2b2a      	cmp	r3, #42	; 0x2a
 8012014:	d137      	bne.n	8012086 <_vfiprintf_r+0x1e2>
 8012016:	9b07      	ldr	r3, [sp, #28]
 8012018:	3702      	adds	r7, #2
 801201a:	1d1a      	adds	r2, r3, #4
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	9207      	str	r2, [sp, #28]
 8012020:	2b00      	cmp	r3, #0
 8012022:	db2d      	blt.n	8012080 <_vfiprintf_r+0x1dc>
 8012024:	9309      	str	r3, [sp, #36]	; 0x24
 8012026:	2203      	movs	r2, #3
 8012028:	7839      	ldrb	r1, [r7, #0]
 801202a:	4837      	ldr	r0, [pc, #220]	; (8012108 <_vfiprintf_r+0x264>)
 801202c:	f7ff fe92 	bl	8011d54 <memchr>
 8012030:	2800      	cmp	r0, #0
 8012032:	d007      	beq.n	8012044 <_vfiprintf_r+0x1a0>
 8012034:	4b34      	ldr	r3, [pc, #208]	; (8012108 <_vfiprintf_r+0x264>)
 8012036:	682a      	ldr	r2, [r5, #0]
 8012038:	1ac0      	subs	r0, r0, r3
 801203a:	2340      	movs	r3, #64	; 0x40
 801203c:	4083      	lsls	r3, r0
 801203e:	4313      	orrs	r3, r2
 8012040:	3701      	adds	r7, #1
 8012042:	602b      	str	r3, [r5, #0]
 8012044:	7839      	ldrb	r1, [r7, #0]
 8012046:	1c7b      	adds	r3, r7, #1
 8012048:	2206      	movs	r2, #6
 801204a:	4830      	ldr	r0, [pc, #192]	; (801210c <_vfiprintf_r+0x268>)
 801204c:	9303      	str	r3, [sp, #12]
 801204e:	7629      	strb	r1, [r5, #24]
 8012050:	f7ff fe80 	bl	8011d54 <memchr>
 8012054:	2800      	cmp	r0, #0
 8012056:	d045      	beq.n	80120e4 <_vfiprintf_r+0x240>
 8012058:	4b2d      	ldr	r3, [pc, #180]	; (8012110 <_vfiprintf_r+0x26c>)
 801205a:	2b00      	cmp	r3, #0
 801205c:	d127      	bne.n	80120ae <_vfiprintf_r+0x20a>
 801205e:	2207      	movs	r2, #7
 8012060:	9b07      	ldr	r3, [sp, #28]
 8012062:	3307      	adds	r3, #7
 8012064:	4393      	bics	r3, r2
 8012066:	3308      	adds	r3, #8
 8012068:	9307      	str	r3, [sp, #28]
 801206a:	696b      	ldr	r3, [r5, #20]
 801206c:	9a04      	ldr	r2, [sp, #16]
 801206e:	189b      	adds	r3, r3, r2
 8012070:	616b      	str	r3, [r5, #20]
 8012072:	e75d      	b.n	8011f30 <_vfiprintf_r+0x8c>
 8012074:	210a      	movs	r1, #10
 8012076:	434b      	muls	r3, r1
 8012078:	4667      	mov	r7, ip
 801207a:	189b      	adds	r3, r3, r2
 801207c:	3909      	subs	r1, #9
 801207e:	e7a3      	b.n	8011fc8 <_vfiprintf_r+0x124>
 8012080:	2301      	movs	r3, #1
 8012082:	425b      	negs	r3, r3
 8012084:	e7ce      	b.n	8012024 <_vfiprintf_r+0x180>
 8012086:	2300      	movs	r3, #0
 8012088:	001a      	movs	r2, r3
 801208a:	3701      	adds	r7, #1
 801208c:	606b      	str	r3, [r5, #4]
 801208e:	7839      	ldrb	r1, [r7, #0]
 8012090:	1c78      	adds	r0, r7, #1
 8012092:	3930      	subs	r1, #48	; 0x30
 8012094:	4684      	mov	ip, r0
 8012096:	2909      	cmp	r1, #9
 8012098:	d903      	bls.n	80120a2 <_vfiprintf_r+0x1fe>
 801209a:	2b00      	cmp	r3, #0
 801209c:	d0c3      	beq.n	8012026 <_vfiprintf_r+0x182>
 801209e:	9209      	str	r2, [sp, #36]	; 0x24
 80120a0:	e7c1      	b.n	8012026 <_vfiprintf_r+0x182>
 80120a2:	230a      	movs	r3, #10
 80120a4:	435a      	muls	r2, r3
 80120a6:	4667      	mov	r7, ip
 80120a8:	1852      	adds	r2, r2, r1
 80120aa:	3b09      	subs	r3, #9
 80120ac:	e7ef      	b.n	801208e <_vfiprintf_r+0x1ea>
 80120ae:	ab07      	add	r3, sp, #28
 80120b0:	9300      	str	r3, [sp, #0]
 80120b2:	0022      	movs	r2, r4
 80120b4:	0029      	movs	r1, r5
 80120b6:	0030      	movs	r0, r6
 80120b8:	4b16      	ldr	r3, [pc, #88]	; (8012114 <_vfiprintf_r+0x270>)
 80120ba:	e000      	b.n	80120be <_vfiprintf_r+0x21a>
 80120bc:	bf00      	nop
 80120be:	9004      	str	r0, [sp, #16]
 80120c0:	9b04      	ldr	r3, [sp, #16]
 80120c2:	3301      	adds	r3, #1
 80120c4:	d1d1      	bne.n	801206a <_vfiprintf_r+0x1c6>
 80120c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80120c8:	07db      	lsls	r3, r3, #31
 80120ca:	d405      	bmi.n	80120d8 <_vfiprintf_r+0x234>
 80120cc:	89a3      	ldrh	r3, [r4, #12]
 80120ce:	059b      	lsls	r3, r3, #22
 80120d0:	d402      	bmi.n	80120d8 <_vfiprintf_r+0x234>
 80120d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80120d4:	f000 fac6 	bl	8012664 <__retarget_lock_release_recursive>
 80120d8:	89a3      	ldrh	r3, [r4, #12]
 80120da:	065b      	lsls	r3, r3, #25
 80120dc:	d500      	bpl.n	80120e0 <_vfiprintf_r+0x23c>
 80120de:	e70a      	b.n	8011ef6 <_vfiprintf_r+0x52>
 80120e0:	980d      	ldr	r0, [sp, #52]	; 0x34
 80120e2:	e70a      	b.n	8011efa <_vfiprintf_r+0x56>
 80120e4:	ab07      	add	r3, sp, #28
 80120e6:	9300      	str	r3, [sp, #0]
 80120e8:	0022      	movs	r2, r4
 80120ea:	0029      	movs	r1, r5
 80120ec:	0030      	movs	r0, r6
 80120ee:	4b09      	ldr	r3, [pc, #36]	; (8012114 <_vfiprintf_r+0x270>)
 80120f0:	f7fe fdfc 	bl	8010cec <_printf_i>
 80120f4:	e7e3      	b.n	80120be <_vfiprintf_r+0x21a>
 80120f6:	46c0      	nop			; (mov r8, r8)
 80120f8:	080133e8 	.word	0x080133e8
 80120fc:	08013408 	.word	0x08013408
 8012100:	080133c8 	.word	0x080133c8
 8012104:	080132ec 	.word	0x080132ec
 8012108:	080132f2 	.word	0x080132f2
 801210c:	080132f6 	.word	0x080132f6
 8012110:	00000000 	.word	0x00000000
 8012114:	08011e7f 	.word	0x08011e7f

08012118 <__swbuf_r>:
 8012118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801211a:	0005      	movs	r5, r0
 801211c:	000e      	movs	r6, r1
 801211e:	0014      	movs	r4, r2
 8012120:	2800      	cmp	r0, #0
 8012122:	d004      	beq.n	801212e <__swbuf_r+0x16>
 8012124:	6983      	ldr	r3, [r0, #24]
 8012126:	2b00      	cmp	r3, #0
 8012128:	d101      	bne.n	801212e <__swbuf_r+0x16>
 801212a:	f000 f9f9 	bl	8012520 <__sinit>
 801212e:	4b22      	ldr	r3, [pc, #136]	; (80121b8 <__swbuf_r+0xa0>)
 8012130:	429c      	cmp	r4, r3
 8012132:	d12e      	bne.n	8012192 <__swbuf_r+0x7a>
 8012134:	686c      	ldr	r4, [r5, #4]
 8012136:	69a3      	ldr	r3, [r4, #24]
 8012138:	60a3      	str	r3, [r4, #8]
 801213a:	89a3      	ldrh	r3, [r4, #12]
 801213c:	071b      	lsls	r3, r3, #28
 801213e:	d532      	bpl.n	80121a6 <__swbuf_r+0x8e>
 8012140:	6923      	ldr	r3, [r4, #16]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d02f      	beq.n	80121a6 <__swbuf_r+0x8e>
 8012146:	6823      	ldr	r3, [r4, #0]
 8012148:	6922      	ldr	r2, [r4, #16]
 801214a:	b2f7      	uxtb	r7, r6
 801214c:	1a98      	subs	r0, r3, r2
 801214e:	6963      	ldr	r3, [r4, #20]
 8012150:	b2f6      	uxtb	r6, r6
 8012152:	4283      	cmp	r3, r0
 8012154:	dc05      	bgt.n	8012162 <__swbuf_r+0x4a>
 8012156:	0021      	movs	r1, r4
 8012158:	0028      	movs	r0, r5
 801215a:	f000 f93f 	bl	80123dc <_fflush_r>
 801215e:	2800      	cmp	r0, #0
 8012160:	d127      	bne.n	80121b2 <__swbuf_r+0x9a>
 8012162:	68a3      	ldr	r3, [r4, #8]
 8012164:	3001      	adds	r0, #1
 8012166:	3b01      	subs	r3, #1
 8012168:	60a3      	str	r3, [r4, #8]
 801216a:	6823      	ldr	r3, [r4, #0]
 801216c:	1c5a      	adds	r2, r3, #1
 801216e:	6022      	str	r2, [r4, #0]
 8012170:	701f      	strb	r7, [r3, #0]
 8012172:	6963      	ldr	r3, [r4, #20]
 8012174:	4283      	cmp	r3, r0
 8012176:	d004      	beq.n	8012182 <__swbuf_r+0x6a>
 8012178:	89a3      	ldrh	r3, [r4, #12]
 801217a:	07db      	lsls	r3, r3, #31
 801217c:	d507      	bpl.n	801218e <__swbuf_r+0x76>
 801217e:	2e0a      	cmp	r6, #10
 8012180:	d105      	bne.n	801218e <__swbuf_r+0x76>
 8012182:	0021      	movs	r1, r4
 8012184:	0028      	movs	r0, r5
 8012186:	f000 f929 	bl	80123dc <_fflush_r>
 801218a:	2800      	cmp	r0, #0
 801218c:	d111      	bne.n	80121b2 <__swbuf_r+0x9a>
 801218e:	0030      	movs	r0, r6
 8012190:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012192:	4b0a      	ldr	r3, [pc, #40]	; (80121bc <__swbuf_r+0xa4>)
 8012194:	429c      	cmp	r4, r3
 8012196:	d101      	bne.n	801219c <__swbuf_r+0x84>
 8012198:	68ac      	ldr	r4, [r5, #8]
 801219a:	e7cc      	b.n	8012136 <__swbuf_r+0x1e>
 801219c:	4b08      	ldr	r3, [pc, #32]	; (80121c0 <__swbuf_r+0xa8>)
 801219e:	429c      	cmp	r4, r3
 80121a0:	d1c9      	bne.n	8012136 <__swbuf_r+0x1e>
 80121a2:	68ec      	ldr	r4, [r5, #12]
 80121a4:	e7c7      	b.n	8012136 <__swbuf_r+0x1e>
 80121a6:	0021      	movs	r1, r4
 80121a8:	0028      	movs	r0, r5
 80121aa:	f000 f80b 	bl	80121c4 <__swsetup_r>
 80121ae:	2800      	cmp	r0, #0
 80121b0:	d0c9      	beq.n	8012146 <__swbuf_r+0x2e>
 80121b2:	2601      	movs	r6, #1
 80121b4:	4276      	negs	r6, r6
 80121b6:	e7ea      	b.n	801218e <__swbuf_r+0x76>
 80121b8:	080133e8 	.word	0x080133e8
 80121bc:	08013408 	.word	0x08013408
 80121c0:	080133c8 	.word	0x080133c8

080121c4 <__swsetup_r>:
 80121c4:	4b37      	ldr	r3, [pc, #220]	; (80122a4 <__swsetup_r+0xe0>)
 80121c6:	b570      	push	{r4, r5, r6, lr}
 80121c8:	681d      	ldr	r5, [r3, #0]
 80121ca:	0006      	movs	r6, r0
 80121cc:	000c      	movs	r4, r1
 80121ce:	2d00      	cmp	r5, #0
 80121d0:	d005      	beq.n	80121de <__swsetup_r+0x1a>
 80121d2:	69ab      	ldr	r3, [r5, #24]
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d102      	bne.n	80121de <__swsetup_r+0x1a>
 80121d8:	0028      	movs	r0, r5
 80121da:	f000 f9a1 	bl	8012520 <__sinit>
 80121de:	4b32      	ldr	r3, [pc, #200]	; (80122a8 <__swsetup_r+0xe4>)
 80121e0:	429c      	cmp	r4, r3
 80121e2:	d10f      	bne.n	8012204 <__swsetup_r+0x40>
 80121e4:	686c      	ldr	r4, [r5, #4]
 80121e6:	230c      	movs	r3, #12
 80121e8:	5ee2      	ldrsh	r2, [r4, r3]
 80121ea:	b293      	uxth	r3, r2
 80121ec:	0711      	lsls	r1, r2, #28
 80121ee:	d42d      	bmi.n	801224c <__swsetup_r+0x88>
 80121f0:	06d9      	lsls	r1, r3, #27
 80121f2:	d411      	bmi.n	8012218 <__swsetup_r+0x54>
 80121f4:	2309      	movs	r3, #9
 80121f6:	2001      	movs	r0, #1
 80121f8:	6033      	str	r3, [r6, #0]
 80121fa:	3337      	adds	r3, #55	; 0x37
 80121fc:	4313      	orrs	r3, r2
 80121fe:	81a3      	strh	r3, [r4, #12]
 8012200:	4240      	negs	r0, r0
 8012202:	bd70      	pop	{r4, r5, r6, pc}
 8012204:	4b29      	ldr	r3, [pc, #164]	; (80122ac <__swsetup_r+0xe8>)
 8012206:	429c      	cmp	r4, r3
 8012208:	d101      	bne.n	801220e <__swsetup_r+0x4a>
 801220a:	68ac      	ldr	r4, [r5, #8]
 801220c:	e7eb      	b.n	80121e6 <__swsetup_r+0x22>
 801220e:	4b28      	ldr	r3, [pc, #160]	; (80122b0 <__swsetup_r+0xec>)
 8012210:	429c      	cmp	r4, r3
 8012212:	d1e8      	bne.n	80121e6 <__swsetup_r+0x22>
 8012214:	68ec      	ldr	r4, [r5, #12]
 8012216:	e7e6      	b.n	80121e6 <__swsetup_r+0x22>
 8012218:	075b      	lsls	r3, r3, #29
 801221a:	d513      	bpl.n	8012244 <__swsetup_r+0x80>
 801221c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801221e:	2900      	cmp	r1, #0
 8012220:	d008      	beq.n	8012234 <__swsetup_r+0x70>
 8012222:	0023      	movs	r3, r4
 8012224:	3344      	adds	r3, #68	; 0x44
 8012226:	4299      	cmp	r1, r3
 8012228:	d002      	beq.n	8012230 <__swsetup_r+0x6c>
 801222a:	0030      	movs	r0, r6
 801222c:	f7ff fdc0 	bl	8011db0 <_free_r>
 8012230:	2300      	movs	r3, #0
 8012232:	6363      	str	r3, [r4, #52]	; 0x34
 8012234:	2224      	movs	r2, #36	; 0x24
 8012236:	89a3      	ldrh	r3, [r4, #12]
 8012238:	4393      	bics	r3, r2
 801223a:	81a3      	strh	r3, [r4, #12]
 801223c:	2300      	movs	r3, #0
 801223e:	6063      	str	r3, [r4, #4]
 8012240:	6923      	ldr	r3, [r4, #16]
 8012242:	6023      	str	r3, [r4, #0]
 8012244:	2308      	movs	r3, #8
 8012246:	89a2      	ldrh	r2, [r4, #12]
 8012248:	4313      	orrs	r3, r2
 801224a:	81a3      	strh	r3, [r4, #12]
 801224c:	6923      	ldr	r3, [r4, #16]
 801224e:	2b00      	cmp	r3, #0
 8012250:	d10b      	bne.n	801226a <__swsetup_r+0xa6>
 8012252:	21a0      	movs	r1, #160	; 0xa0
 8012254:	2280      	movs	r2, #128	; 0x80
 8012256:	89a3      	ldrh	r3, [r4, #12]
 8012258:	0089      	lsls	r1, r1, #2
 801225a:	0092      	lsls	r2, r2, #2
 801225c:	400b      	ands	r3, r1
 801225e:	4293      	cmp	r3, r2
 8012260:	d003      	beq.n	801226a <__swsetup_r+0xa6>
 8012262:	0021      	movs	r1, r4
 8012264:	0030      	movs	r0, r6
 8012266:	f000 fa27 	bl	80126b8 <__smakebuf_r>
 801226a:	220c      	movs	r2, #12
 801226c:	5ea3      	ldrsh	r3, [r4, r2]
 801226e:	2001      	movs	r0, #1
 8012270:	001a      	movs	r2, r3
 8012272:	b299      	uxth	r1, r3
 8012274:	4002      	ands	r2, r0
 8012276:	4203      	tst	r3, r0
 8012278:	d00f      	beq.n	801229a <__swsetup_r+0xd6>
 801227a:	2200      	movs	r2, #0
 801227c:	60a2      	str	r2, [r4, #8]
 801227e:	6962      	ldr	r2, [r4, #20]
 8012280:	4252      	negs	r2, r2
 8012282:	61a2      	str	r2, [r4, #24]
 8012284:	2000      	movs	r0, #0
 8012286:	6922      	ldr	r2, [r4, #16]
 8012288:	4282      	cmp	r2, r0
 801228a:	d1ba      	bne.n	8012202 <__swsetup_r+0x3e>
 801228c:	060a      	lsls	r2, r1, #24
 801228e:	d5b8      	bpl.n	8012202 <__swsetup_r+0x3e>
 8012290:	2240      	movs	r2, #64	; 0x40
 8012292:	4313      	orrs	r3, r2
 8012294:	81a3      	strh	r3, [r4, #12]
 8012296:	3801      	subs	r0, #1
 8012298:	e7b3      	b.n	8012202 <__swsetup_r+0x3e>
 801229a:	0788      	lsls	r0, r1, #30
 801229c:	d400      	bmi.n	80122a0 <__swsetup_r+0xdc>
 801229e:	6962      	ldr	r2, [r4, #20]
 80122a0:	60a2      	str	r2, [r4, #8]
 80122a2:	e7ef      	b.n	8012284 <__swsetup_r+0xc0>
 80122a4:	200000b4 	.word	0x200000b4
 80122a8:	080133e8 	.word	0x080133e8
 80122ac:	08013408 	.word	0x08013408
 80122b0:	080133c8 	.word	0x080133c8

080122b4 <abort>:
 80122b4:	2006      	movs	r0, #6
 80122b6:	b510      	push	{r4, lr}
 80122b8:	f000 fa6c 	bl	8012794 <raise>
 80122bc:	2001      	movs	r0, #1
 80122be:	f7f5 fe9f 	bl	8008000 <_exit>
	...

080122c4 <__sflush_r>:
 80122c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80122c6:	898b      	ldrh	r3, [r1, #12]
 80122c8:	0005      	movs	r5, r0
 80122ca:	000c      	movs	r4, r1
 80122cc:	071a      	lsls	r2, r3, #28
 80122ce:	d45f      	bmi.n	8012390 <__sflush_r+0xcc>
 80122d0:	684a      	ldr	r2, [r1, #4]
 80122d2:	2a00      	cmp	r2, #0
 80122d4:	dc04      	bgt.n	80122e0 <__sflush_r+0x1c>
 80122d6:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80122d8:	2a00      	cmp	r2, #0
 80122da:	dc01      	bgt.n	80122e0 <__sflush_r+0x1c>
 80122dc:	2000      	movs	r0, #0
 80122de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80122e0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80122e2:	2f00      	cmp	r7, #0
 80122e4:	d0fa      	beq.n	80122dc <__sflush_r+0x18>
 80122e6:	2200      	movs	r2, #0
 80122e8:	2180      	movs	r1, #128	; 0x80
 80122ea:	682e      	ldr	r6, [r5, #0]
 80122ec:	602a      	str	r2, [r5, #0]
 80122ee:	001a      	movs	r2, r3
 80122f0:	0149      	lsls	r1, r1, #5
 80122f2:	400a      	ands	r2, r1
 80122f4:	420b      	tst	r3, r1
 80122f6:	d034      	beq.n	8012362 <__sflush_r+0x9e>
 80122f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80122fa:	89a3      	ldrh	r3, [r4, #12]
 80122fc:	075b      	lsls	r3, r3, #29
 80122fe:	d506      	bpl.n	801230e <__sflush_r+0x4a>
 8012300:	6863      	ldr	r3, [r4, #4]
 8012302:	1ac0      	subs	r0, r0, r3
 8012304:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012306:	2b00      	cmp	r3, #0
 8012308:	d001      	beq.n	801230e <__sflush_r+0x4a>
 801230a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801230c:	1ac0      	subs	r0, r0, r3
 801230e:	0002      	movs	r2, r0
 8012310:	6a21      	ldr	r1, [r4, #32]
 8012312:	2300      	movs	r3, #0
 8012314:	0028      	movs	r0, r5
 8012316:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8012318:	47b8      	blx	r7
 801231a:	89a1      	ldrh	r1, [r4, #12]
 801231c:	1c43      	adds	r3, r0, #1
 801231e:	d106      	bne.n	801232e <__sflush_r+0x6a>
 8012320:	682b      	ldr	r3, [r5, #0]
 8012322:	2b1d      	cmp	r3, #29
 8012324:	d831      	bhi.n	801238a <__sflush_r+0xc6>
 8012326:	4a2c      	ldr	r2, [pc, #176]	; (80123d8 <__sflush_r+0x114>)
 8012328:	40da      	lsrs	r2, r3
 801232a:	07d3      	lsls	r3, r2, #31
 801232c:	d52d      	bpl.n	801238a <__sflush_r+0xc6>
 801232e:	2300      	movs	r3, #0
 8012330:	6063      	str	r3, [r4, #4]
 8012332:	6923      	ldr	r3, [r4, #16]
 8012334:	6023      	str	r3, [r4, #0]
 8012336:	04cb      	lsls	r3, r1, #19
 8012338:	d505      	bpl.n	8012346 <__sflush_r+0x82>
 801233a:	1c43      	adds	r3, r0, #1
 801233c:	d102      	bne.n	8012344 <__sflush_r+0x80>
 801233e:	682b      	ldr	r3, [r5, #0]
 8012340:	2b00      	cmp	r3, #0
 8012342:	d100      	bne.n	8012346 <__sflush_r+0x82>
 8012344:	6560      	str	r0, [r4, #84]	; 0x54
 8012346:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012348:	602e      	str	r6, [r5, #0]
 801234a:	2900      	cmp	r1, #0
 801234c:	d0c6      	beq.n	80122dc <__sflush_r+0x18>
 801234e:	0023      	movs	r3, r4
 8012350:	3344      	adds	r3, #68	; 0x44
 8012352:	4299      	cmp	r1, r3
 8012354:	d002      	beq.n	801235c <__sflush_r+0x98>
 8012356:	0028      	movs	r0, r5
 8012358:	f7ff fd2a 	bl	8011db0 <_free_r>
 801235c:	2000      	movs	r0, #0
 801235e:	6360      	str	r0, [r4, #52]	; 0x34
 8012360:	e7bd      	b.n	80122de <__sflush_r+0x1a>
 8012362:	2301      	movs	r3, #1
 8012364:	0028      	movs	r0, r5
 8012366:	6a21      	ldr	r1, [r4, #32]
 8012368:	47b8      	blx	r7
 801236a:	1c43      	adds	r3, r0, #1
 801236c:	d1c5      	bne.n	80122fa <__sflush_r+0x36>
 801236e:	682b      	ldr	r3, [r5, #0]
 8012370:	2b00      	cmp	r3, #0
 8012372:	d0c2      	beq.n	80122fa <__sflush_r+0x36>
 8012374:	2b1d      	cmp	r3, #29
 8012376:	d001      	beq.n	801237c <__sflush_r+0xb8>
 8012378:	2b16      	cmp	r3, #22
 801237a:	d101      	bne.n	8012380 <__sflush_r+0xbc>
 801237c:	602e      	str	r6, [r5, #0]
 801237e:	e7ad      	b.n	80122dc <__sflush_r+0x18>
 8012380:	2340      	movs	r3, #64	; 0x40
 8012382:	89a2      	ldrh	r2, [r4, #12]
 8012384:	4313      	orrs	r3, r2
 8012386:	81a3      	strh	r3, [r4, #12]
 8012388:	e7a9      	b.n	80122de <__sflush_r+0x1a>
 801238a:	2340      	movs	r3, #64	; 0x40
 801238c:	430b      	orrs	r3, r1
 801238e:	e7fa      	b.n	8012386 <__sflush_r+0xc2>
 8012390:	690f      	ldr	r7, [r1, #16]
 8012392:	2f00      	cmp	r7, #0
 8012394:	d0a2      	beq.n	80122dc <__sflush_r+0x18>
 8012396:	680a      	ldr	r2, [r1, #0]
 8012398:	600f      	str	r7, [r1, #0]
 801239a:	1bd2      	subs	r2, r2, r7
 801239c:	9201      	str	r2, [sp, #4]
 801239e:	2200      	movs	r2, #0
 80123a0:	079b      	lsls	r3, r3, #30
 80123a2:	d100      	bne.n	80123a6 <__sflush_r+0xe2>
 80123a4:	694a      	ldr	r2, [r1, #20]
 80123a6:	60a2      	str	r2, [r4, #8]
 80123a8:	9b01      	ldr	r3, [sp, #4]
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	dc00      	bgt.n	80123b0 <__sflush_r+0xec>
 80123ae:	e795      	b.n	80122dc <__sflush_r+0x18>
 80123b0:	003a      	movs	r2, r7
 80123b2:	0028      	movs	r0, r5
 80123b4:	9b01      	ldr	r3, [sp, #4]
 80123b6:	6a21      	ldr	r1, [r4, #32]
 80123b8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80123ba:	47b0      	blx	r6
 80123bc:	2800      	cmp	r0, #0
 80123be:	dc06      	bgt.n	80123ce <__sflush_r+0x10a>
 80123c0:	2340      	movs	r3, #64	; 0x40
 80123c2:	2001      	movs	r0, #1
 80123c4:	89a2      	ldrh	r2, [r4, #12]
 80123c6:	4240      	negs	r0, r0
 80123c8:	4313      	orrs	r3, r2
 80123ca:	81a3      	strh	r3, [r4, #12]
 80123cc:	e787      	b.n	80122de <__sflush_r+0x1a>
 80123ce:	9b01      	ldr	r3, [sp, #4]
 80123d0:	183f      	adds	r7, r7, r0
 80123d2:	1a1b      	subs	r3, r3, r0
 80123d4:	9301      	str	r3, [sp, #4]
 80123d6:	e7e7      	b.n	80123a8 <__sflush_r+0xe4>
 80123d8:	20400001 	.word	0x20400001

080123dc <_fflush_r>:
 80123dc:	690b      	ldr	r3, [r1, #16]
 80123de:	b570      	push	{r4, r5, r6, lr}
 80123e0:	0005      	movs	r5, r0
 80123e2:	000c      	movs	r4, r1
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d102      	bne.n	80123ee <_fflush_r+0x12>
 80123e8:	2500      	movs	r5, #0
 80123ea:	0028      	movs	r0, r5
 80123ec:	bd70      	pop	{r4, r5, r6, pc}
 80123ee:	2800      	cmp	r0, #0
 80123f0:	d004      	beq.n	80123fc <_fflush_r+0x20>
 80123f2:	6983      	ldr	r3, [r0, #24]
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	d101      	bne.n	80123fc <_fflush_r+0x20>
 80123f8:	f000 f892 	bl	8012520 <__sinit>
 80123fc:	4b14      	ldr	r3, [pc, #80]	; (8012450 <_fflush_r+0x74>)
 80123fe:	429c      	cmp	r4, r3
 8012400:	d11b      	bne.n	801243a <_fflush_r+0x5e>
 8012402:	686c      	ldr	r4, [r5, #4]
 8012404:	220c      	movs	r2, #12
 8012406:	5ea3      	ldrsh	r3, [r4, r2]
 8012408:	2b00      	cmp	r3, #0
 801240a:	d0ed      	beq.n	80123e8 <_fflush_r+0xc>
 801240c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801240e:	07d2      	lsls	r2, r2, #31
 8012410:	d404      	bmi.n	801241c <_fflush_r+0x40>
 8012412:	059b      	lsls	r3, r3, #22
 8012414:	d402      	bmi.n	801241c <_fflush_r+0x40>
 8012416:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012418:	f000 f923 	bl	8012662 <__retarget_lock_acquire_recursive>
 801241c:	0028      	movs	r0, r5
 801241e:	0021      	movs	r1, r4
 8012420:	f7ff ff50 	bl	80122c4 <__sflush_r>
 8012424:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012426:	0005      	movs	r5, r0
 8012428:	07db      	lsls	r3, r3, #31
 801242a:	d4de      	bmi.n	80123ea <_fflush_r+0xe>
 801242c:	89a3      	ldrh	r3, [r4, #12]
 801242e:	059b      	lsls	r3, r3, #22
 8012430:	d4db      	bmi.n	80123ea <_fflush_r+0xe>
 8012432:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012434:	f000 f916 	bl	8012664 <__retarget_lock_release_recursive>
 8012438:	e7d7      	b.n	80123ea <_fflush_r+0xe>
 801243a:	4b06      	ldr	r3, [pc, #24]	; (8012454 <_fflush_r+0x78>)
 801243c:	429c      	cmp	r4, r3
 801243e:	d101      	bne.n	8012444 <_fflush_r+0x68>
 8012440:	68ac      	ldr	r4, [r5, #8]
 8012442:	e7df      	b.n	8012404 <_fflush_r+0x28>
 8012444:	4b04      	ldr	r3, [pc, #16]	; (8012458 <_fflush_r+0x7c>)
 8012446:	429c      	cmp	r4, r3
 8012448:	d1dc      	bne.n	8012404 <_fflush_r+0x28>
 801244a:	68ec      	ldr	r4, [r5, #12]
 801244c:	e7da      	b.n	8012404 <_fflush_r+0x28>
 801244e:	46c0      	nop			; (mov r8, r8)
 8012450:	080133e8 	.word	0x080133e8
 8012454:	08013408 	.word	0x08013408
 8012458:	080133c8 	.word	0x080133c8

0801245c <std>:
 801245c:	2300      	movs	r3, #0
 801245e:	b510      	push	{r4, lr}
 8012460:	0004      	movs	r4, r0
 8012462:	6003      	str	r3, [r0, #0]
 8012464:	6043      	str	r3, [r0, #4]
 8012466:	6083      	str	r3, [r0, #8]
 8012468:	8181      	strh	r1, [r0, #12]
 801246a:	6643      	str	r3, [r0, #100]	; 0x64
 801246c:	0019      	movs	r1, r3
 801246e:	81c2      	strh	r2, [r0, #14]
 8012470:	6103      	str	r3, [r0, #16]
 8012472:	6143      	str	r3, [r0, #20]
 8012474:	6183      	str	r3, [r0, #24]
 8012476:	2208      	movs	r2, #8
 8012478:	305c      	adds	r0, #92	; 0x5c
 801247a:	f7fc f82a 	bl	800e4d2 <memset>
 801247e:	4b05      	ldr	r3, [pc, #20]	; (8012494 <std+0x38>)
 8012480:	6224      	str	r4, [r4, #32]
 8012482:	6263      	str	r3, [r4, #36]	; 0x24
 8012484:	4b04      	ldr	r3, [pc, #16]	; (8012498 <std+0x3c>)
 8012486:	62a3      	str	r3, [r4, #40]	; 0x28
 8012488:	4b04      	ldr	r3, [pc, #16]	; (801249c <std+0x40>)
 801248a:	62e3      	str	r3, [r4, #44]	; 0x2c
 801248c:	4b04      	ldr	r3, [pc, #16]	; (80124a0 <std+0x44>)
 801248e:	6323      	str	r3, [r4, #48]	; 0x30
 8012490:	bd10      	pop	{r4, pc}
 8012492:	46c0      	nop			; (mov r8, r8)
 8012494:	080127d5 	.word	0x080127d5
 8012498:	080127fd 	.word	0x080127fd
 801249c:	08012835 	.word	0x08012835
 80124a0:	08012861 	.word	0x08012861

080124a4 <_cleanup_r>:
 80124a4:	b510      	push	{r4, lr}
 80124a6:	4902      	ldr	r1, [pc, #8]	; (80124b0 <_cleanup_r+0xc>)
 80124a8:	f000 f8ba 	bl	8012620 <_fwalk_reent>
 80124ac:	bd10      	pop	{r4, pc}
 80124ae:	46c0      	nop			; (mov r8, r8)
 80124b0:	080123dd 	.word	0x080123dd

080124b4 <__sfmoreglue>:
 80124b4:	b570      	push	{r4, r5, r6, lr}
 80124b6:	2568      	movs	r5, #104	; 0x68
 80124b8:	1e4a      	subs	r2, r1, #1
 80124ba:	4355      	muls	r5, r2
 80124bc:	000e      	movs	r6, r1
 80124be:	0029      	movs	r1, r5
 80124c0:	3174      	adds	r1, #116	; 0x74
 80124c2:	f7fe f99b 	bl	80107fc <_malloc_r>
 80124c6:	1e04      	subs	r4, r0, #0
 80124c8:	d008      	beq.n	80124dc <__sfmoreglue+0x28>
 80124ca:	2100      	movs	r1, #0
 80124cc:	002a      	movs	r2, r5
 80124ce:	6001      	str	r1, [r0, #0]
 80124d0:	6046      	str	r6, [r0, #4]
 80124d2:	300c      	adds	r0, #12
 80124d4:	60a0      	str	r0, [r4, #8]
 80124d6:	3268      	adds	r2, #104	; 0x68
 80124d8:	f7fb fffb 	bl	800e4d2 <memset>
 80124dc:	0020      	movs	r0, r4
 80124de:	bd70      	pop	{r4, r5, r6, pc}

080124e0 <__sfp_lock_acquire>:
 80124e0:	b510      	push	{r4, lr}
 80124e2:	4802      	ldr	r0, [pc, #8]	; (80124ec <__sfp_lock_acquire+0xc>)
 80124e4:	f000 f8bd 	bl	8012662 <__retarget_lock_acquire_recursive>
 80124e8:	bd10      	pop	{r4, pc}
 80124ea:	46c0      	nop			; (mov r8, r8)
 80124ec:	20001069 	.word	0x20001069

080124f0 <__sfp_lock_release>:
 80124f0:	b510      	push	{r4, lr}
 80124f2:	4802      	ldr	r0, [pc, #8]	; (80124fc <__sfp_lock_release+0xc>)
 80124f4:	f000 f8b6 	bl	8012664 <__retarget_lock_release_recursive>
 80124f8:	bd10      	pop	{r4, pc}
 80124fa:	46c0      	nop			; (mov r8, r8)
 80124fc:	20001069 	.word	0x20001069

08012500 <__sinit_lock_acquire>:
 8012500:	b510      	push	{r4, lr}
 8012502:	4802      	ldr	r0, [pc, #8]	; (801250c <__sinit_lock_acquire+0xc>)
 8012504:	f000 f8ad 	bl	8012662 <__retarget_lock_acquire_recursive>
 8012508:	bd10      	pop	{r4, pc}
 801250a:	46c0      	nop			; (mov r8, r8)
 801250c:	2000106a 	.word	0x2000106a

08012510 <__sinit_lock_release>:
 8012510:	b510      	push	{r4, lr}
 8012512:	4802      	ldr	r0, [pc, #8]	; (801251c <__sinit_lock_release+0xc>)
 8012514:	f000 f8a6 	bl	8012664 <__retarget_lock_release_recursive>
 8012518:	bd10      	pop	{r4, pc}
 801251a:	46c0      	nop			; (mov r8, r8)
 801251c:	2000106a 	.word	0x2000106a

08012520 <__sinit>:
 8012520:	b513      	push	{r0, r1, r4, lr}
 8012522:	0004      	movs	r4, r0
 8012524:	f7ff ffec 	bl	8012500 <__sinit_lock_acquire>
 8012528:	69a3      	ldr	r3, [r4, #24]
 801252a:	2b00      	cmp	r3, #0
 801252c:	d002      	beq.n	8012534 <__sinit+0x14>
 801252e:	f7ff ffef 	bl	8012510 <__sinit_lock_release>
 8012532:	bd13      	pop	{r0, r1, r4, pc}
 8012534:	64a3      	str	r3, [r4, #72]	; 0x48
 8012536:	64e3      	str	r3, [r4, #76]	; 0x4c
 8012538:	6523      	str	r3, [r4, #80]	; 0x50
 801253a:	4b13      	ldr	r3, [pc, #76]	; (8012588 <__sinit+0x68>)
 801253c:	4a13      	ldr	r2, [pc, #76]	; (801258c <__sinit+0x6c>)
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	62a2      	str	r2, [r4, #40]	; 0x28
 8012542:	9301      	str	r3, [sp, #4]
 8012544:	42a3      	cmp	r3, r4
 8012546:	d101      	bne.n	801254c <__sinit+0x2c>
 8012548:	2301      	movs	r3, #1
 801254a:	61a3      	str	r3, [r4, #24]
 801254c:	0020      	movs	r0, r4
 801254e:	f000 f81f 	bl	8012590 <__sfp>
 8012552:	6060      	str	r0, [r4, #4]
 8012554:	0020      	movs	r0, r4
 8012556:	f000 f81b 	bl	8012590 <__sfp>
 801255a:	60a0      	str	r0, [r4, #8]
 801255c:	0020      	movs	r0, r4
 801255e:	f000 f817 	bl	8012590 <__sfp>
 8012562:	2200      	movs	r2, #0
 8012564:	2104      	movs	r1, #4
 8012566:	60e0      	str	r0, [r4, #12]
 8012568:	6860      	ldr	r0, [r4, #4]
 801256a:	f7ff ff77 	bl	801245c <std>
 801256e:	2201      	movs	r2, #1
 8012570:	2109      	movs	r1, #9
 8012572:	68a0      	ldr	r0, [r4, #8]
 8012574:	f7ff ff72 	bl	801245c <std>
 8012578:	2202      	movs	r2, #2
 801257a:	2112      	movs	r1, #18
 801257c:	68e0      	ldr	r0, [r4, #12]
 801257e:	f7ff ff6d 	bl	801245c <std>
 8012582:	2301      	movs	r3, #1
 8012584:	61a3      	str	r3, [r4, #24]
 8012586:	e7d2      	b.n	801252e <__sinit+0xe>
 8012588:	08012f90 	.word	0x08012f90
 801258c:	080124a5 	.word	0x080124a5

08012590 <__sfp>:
 8012590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012592:	0007      	movs	r7, r0
 8012594:	f7ff ffa4 	bl	80124e0 <__sfp_lock_acquire>
 8012598:	4b1f      	ldr	r3, [pc, #124]	; (8012618 <__sfp+0x88>)
 801259a:	681e      	ldr	r6, [r3, #0]
 801259c:	69b3      	ldr	r3, [r6, #24]
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d102      	bne.n	80125a8 <__sfp+0x18>
 80125a2:	0030      	movs	r0, r6
 80125a4:	f7ff ffbc 	bl	8012520 <__sinit>
 80125a8:	3648      	adds	r6, #72	; 0x48
 80125aa:	68b4      	ldr	r4, [r6, #8]
 80125ac:	6873      	ldr	r3, [r6, #4]
 80125ae:	3b01      	subs	r3, #1
 80125b0:	d504      	bpl.n	80125bc <__sfp+0x2c>
 80125b2:	6833      	ldr	r3, [r6, #0]
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d022      	beq.n	80125fe <__sfp+0x6e>
 80125b8:	6836      	ldr	r6, [r6, #0]
 80125ba:	e7f6      	b.n	80125aa <__sfp+0x1a>
 80125bc:	220c      	movs	r2, #12
 80125be:	5ea5      	ldrsh	r5, [r4, r2]
 80125c0:	2d00      	cmp	r5, #0
 80125c2:	d11a      	bne.n	80125fa <__sfp+0x6a>
 80125c4:	0020      	movs	r0, r4
 80125c6:	4b15      	ldr	r3, [pc, #84]	; (801261c <__sfp+0x8c>)
 80125c8:	3058      	adds	r0, #88	; 0x58
 80125ca:	60e3      	str	r3, [r4, #12]
 80125cc:	6665      	str	r5, [r4, #100]	; 0x64
 80125ce:	f000 f847 	bl	8012660 <__retarget_lock_init_recursive>
 80125d2:	f7ff ff8d 	bl	80124f0 <__sfp_lock_release>
 80125d6:	0020      	movs	r0, r4
 80125d8:	2208      	movs	r2, #8
 80125da:	0029      	movs	r1, r5
 80125dc:	6025      	str	r5, [r4, #0]
 80125de:	60a5      	str	r5, [r4, #8]
 80125e0:	6065      	str	r5, [r4, #4]
 80125e2:	6125      	str	r5, [r4, #16]
 80125e4:	6165      	str	r5, [r4, #20]
 80125e6:	61a5      	str	r5, [r4, #24]
 80125e8:	305c      	adds	r0, #92	; 0x5c
 80125ea:	f7fb ff72 	bl	800e4d2 <memset>
 80125ee:	6365      	str	r5, [r4, #52]	; 0x34
 80125f0:	63a5      	str	r5, [r4, #56]	; 0x38
 80125f2:	64a5      	str	r5, [r4, #72]	; 0x48
 80125f4:	64e5      	str	r5, [r4, #76]	; 0x4c
 80125f6:	0020      	movs	r0, r4
 80125f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125fa:	3468      	adds	r4, #104	; 0x68
 80125fc:	e7d7      	b.n	80125ae <__sfp+0x1e>
 80125fe:	2104      	movs	r1, #4
 8012600:	0038      	movs	r0, r7
 8012602:	f7ff ff57 	bl	80124b4 <__sfmoreglue>
 8012606:	1e04      	subs	r4, r0, #0
 8012608:	6030      	str	r0, [r6, #0]
 801260a:	d1d5      	bne.n	80125b8 <__sfp+0x28>
 801260c:	f7ff ff70 	bl	80124f0 <__sfp_lock_release>
 8012610:	230c      	movs	r3, #12
 8012612:	603b      	str	r3, [r7, #0]
 8012614:	e7ef      	b.n	80125f6 <__sfp+0x66>
 8012616:	46c0      	nop			; (mov r8, r8)
 8012618:	08012f90 	.word	0x08012f90
 801261c:	ffff0001 	.word	0xffff0001

08012620 <_fwalk_reent>:
 8012620:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012622:	0004      	movs	r4, r0
 8012624:	0006      	movs	r6, r0
 8012626:	2700      	movs	r7, #0
 8012628:	9101      	str	r1, [sp, #4]
 801262a:	3448      	adds	r4, #72	; 0x48
 801262c:	6863      	ldr	r3, [r4, #4]
 801262e:	68a5      	ldr	r5, [r4, #8]
 8012630:	9300      	str	r3, [sp, #0]
 8012632:	9b00      	ldr	r3, [sp, #0]
 8012634:	3b01      	subs	r3, #1
 8012636:	9300      	str	r3, [sp, #0]
 8012638:	d504      	bpl.n	8012644 <_fwalk_reent+0x24>
 801263a:	6824      	ldr	r4, [r4, #0]
 801263c:	2c00      	cmp	r4, #0
 801263e:	d1f5      	bne.n	801262c <_fwalk_reent+0xc>
 8012640:	0038      	movs	r0, r7
 8012642:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012644:	89ab      	ldrh	r3, [r5, #12]
 8012646:	2b01      	cmp	r3, #1
 8012648:	d908      	bls.n	801265c <_fwalk_reent+0x3c>
 801264a:	220e      	movs	r2, #14
 801264c:	5eab      	ldrsh	r3, [r5, r2]
 801264e:	3301      	adds	r3, #1
 8012650:	d004      	beq.n	801265c <_fwalk_reent+0x3c>
 8012652:	0029      	movs	r1, r5
 8012654:	0030      	movs	r0, r6
 8012656:	9b01      	ldr	r3, [sp, #4]
 8012658:	4798      	blx	r3
 801265a:	4307      	orrs	r7, r0
 801265c:	3568      	adds	r5, #104	; 0x68
 801265e:	e7e8      	b.n	8012632 <_fwalk_reent+0x12>

08012660 <__retarget_lock_init_recursive>:
 8012660:	4770      	bx	lr

08012662 <__retarget_lock_acquire_recursive>:
 8012662:	4770      	bx	lr

08012664 <__retarget_lock_release_recursive>:
 8012664:	4770      	bx	lr
	...

08012668 <__swhatbuf_r>:
 8012668:	b570      	push	{r4, r5, r6, lr}
 801266a:	000e      	movs	r6, r1
 801266c:	001d      	movs	r5, r3
 801266e:	230e      	movs	r3, #14
 8012670:	5ec9      	ldrsh	r1, [r1, r3]
 8012672:	0014      	movs	r4, r2
 8012674:	b096      	sub	sp, #88	; 0x58
 8012676:	2900      	cmp	r1, #0
 8012678:	da08      	bge.n	801268c <__swhatbuf_r+0x24>
 801267a:	220c      	movs	r2, #12
 801267c:	5eb3      	ldrsh	r3, [r6, r2]
 801267e:	2200      	movs	r2, #0
 8012680:	602a      	str	r2, [r5, #0]
 8012682:	061b      	lsls	r3, r3, #24
 8012684:	d411      	bmi.n	80126aa <__swhatbuf_r+0x42>
 8012686:	2380      	movs	r3, #128	; 0x80
 8012688:	00db      	lsls	r3, r3, #3
 801268a:	e00f      	b.n	80126ac <__swhatbuf_r+0x44>
 801268c:	466a      	mov	r2, sp
 801268e:	f000 f913 	bl	80128b8 <_fstat_r>
 8012692:	2800      	cmp	r0, #0
 8012694:	dbf1      	blt.n	801267a <__swhatbuf_r+0x12>
 8012696:	23f0      	movs	r3, #240	; 0xf0
 8012698:	9901      	ldr	r1, [sp, #4]
 801269a:	021b      	lsls	r3, r3, #8
 801269c:	4019      	ands	r1, r3
 801269e:	4b05      	ldr	r3, [pc, #20]	; (80126b4 <__swhatbuf_r+0x4c>)
 80126a0:	18c9      	adds	r1, r1, r3
 80126a2:	424b      	negs	r3, r1
 80126a4:	4159      	adcs	r1, r3
 80126a6:	6029      	str	r1, [r5, #0]
 80126a8:	e7ed      	b.n	8012686 <__swhatbuf_r+0x1e>
 80126aa:	2340      	movs	r3, #64	; 0x40
 80126ac:	2000      	movs	r0, #0
 80126ae:	6023      	str	r3, [r4, #0]
 80126b0:	b016      	add	sp, #88	; 0x58
 80126b2:	bd70      	pop	{r4, r5, r6, pc}
 80126b4:	ffffe000 	.word	0xffffe000

080126b8 <__smakebuf_r>:
 80126b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80126ba:	2602      	movs	r6, #2
 80126bc:	898b      	ldrh	r3, [r1, #12]
 80126be:	0005      	movs	r5, r0
 80126c0:	000c      	movs	r4, r1
 80126c2:	4233      	tst	r3, r6
 80126c4:	d006      	beq.n	80126d4 <__smakebuf_r+0x1c>
 80126c6:	0023      	movs	r3, r4
 80126c8:	3347      	adds	r3, #71	; 0x47
 80126ca:	6023      	str	r3, [r4, #0]
 80126cc:	6123      	str	r3, [r4, #16]
 80126ce:	2301      	movs	r3, #1
 80126d0:	6163      	str	r3, [r4, #20]
 80126d2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80126d4:	466a      	mov	r2, sp
 80126d6:	ab01      	add	r3, sp, #4
 80126d8:	f7ff ffc6 	bl	8012668 <__swhatbuf_r>
 80126dc:	9900      	ldr	r1, [sp, #0]
 80126de:	0007      	movs	r7, r0
 80126e0:	0028      	movs	r0, r5
 80126e2:	f7fe f88b 	bl	80107fc <_malloc_r>
 80126e6:	2800      	cmp	r0, #0
 80126e8:	d108      	bne.n	80126fc <__smakebuf_r+0x44>
 80126ea:	220c      	movs	r2, #12
 80126ec:	5ea3      	ldrsh	r3, [r4, r2]
 80126ee:	059a      	lsls	r2, r3, #22
 80126f0:	d4ef      	bmi.n	80126d2 <__smakebuf_r+0x1a>
 80126f2:	2203      	movs	r2, #3
 80126f4:	4393      	bics	r3, r2
 80126f6:	431e      	orrs	r6, r3
 80126f8:	81a6      	strh	r6, [r4, #12]
 80126fa:	e7e4      	b.n	80126c6 <__smakebuf_r+0xe>
 80126fc:	4b0f      	ldr	r3, [pc, #60]	; (801273c <__smakebuf_r+0x84>)
 80126fe:	62ab      	str	r3, [r5, #40]	; 0x28
 8012700:	2380      	movs	r3, #128	; 0x80
 8012702:	89a2      	ldrh	r2, [r4, #12]
 8012704:	6020      	str	r0, [r4, #0]
 8012706:	4313      	orrs	r3, r2
 8012708:	81a3      	strh	r3, [r4, #12]
 801270a:	9b00      	ldr	r3, [sp, #0]
 801270c:	6120      	str	r0, [r4, #16]
 801270e:	6163      	str	r3, [r4, #20]
 8012710:	9b01      	ldr	r3, [sp, #4]
 8012712:	2b00      	cmp	r3, #0
 8012714:	d00d      	beq.n	8012732 <__smakebuf_r+0x7a>
 8012716:	0028      	movs	r0, r5
 8012718:	230e      	movs	r3, #14
 801271a:	5ee1      	ldrsh	r1, [r4, r3]
 801271c:	f000 f8de 	bl	80128dc <_isatty_r>
 8012720:	2800      	cmp	r0, #0
 8012722:	d006      	beq.n	8012732 <__smakebuf_r+0x7a>
 8012724:	2203      	movs	r2, #3
 8012726:	89a3      	ldrh	r3, [r4, #12]
 8012728:	4393      	bics	r3, r2
 801272a:	001a      	movs	r2, r3
 801272c:	2301      	movs	r3, #1
 801272e:	4313      	orrs	r3, r2
 8012730:	81a3      	strh	r3, [r4, #12]
 8012732:	89a0      	ldrh	r0, [r4, #12]
 8012734:	4307      	orrs	r7, r0
 8012736:	81a7      	strh	r7, [r4, #12]
 8012738:	e7cb      	b.n	80126d2 <__smakebuf_r+0x1a>
 801273a:	46c0      	nop			; (mov r8, r8)
 801273c:	080124a5 	.word	0x080124a5

08012740 <_raise_r>:
 8012740:	b570      	push	{r4, r5, r6, lr}
 8012742:	0004      	movs	r4, r0
 8012744:	000d      	movs	r5, r1
 8012746:	291f      	cmp	r1, #31
 8012748:	d904      	bls.n	8012754 <_raise_r+0x14>
 801274a:	2316      	movs	r3, #22
 801274c:	6003      	str	r3, [r0, #0]
 801274e:	2001      	movs	r0, #1
 8012750:	4240      	negs	r0, r0
 8012752:	bd70      	pop	{r4, r5, r6, pc}
 8012754:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8012756:	2b00      	cmp	r3, #0
 8012758:	d004      	beq.n	8012764 <_raise_r+0x24>
 801275a:	008a      	lsls	r2, r1, #2
 801275c:	189b      	adds	r3, r3, r2
 801275e:	681a      	ldr	r2, [r3, #0]
 8012760:	2a00      	cmp	r2, #0
 8012762:	d108      	bne.n	8012776 <_raise_r+0x36>
 8012764:	0020      	movs	r0, r4
 8012766:	f000 f831 	bl	80127cc <_getpid_r>
 801276a:	002a      	movs	r2, r5
 801276c:	0001      	movs	r1, r0
 801276e:	0020      	movs	r0, r4
 8012770:	f000 f81a 	bl	80127a8 <_kill_r>
 8012774:	e7ed      	b.n	8012752 <_raise_r+0x12>
 8012776:	2000      	movs	r0, #0
 8012778:	2a01      	cmp	r2, #1
 801277a:	d0ea      	beq.n	8012752 <_raise_r+0x12>
 801277c:	1c51      	adds	r1, r2, #1
 801277e:	d103      	bne.n	8012788 <_raise_r+0x48>
 8012780:	2316      	movs	r3, #22
 8012782:	3001      	adds	r0, #1
 8012784:	6023      	str	r3, [r4, #0]
 8012786:	e7e4      	b.n	8012752 <_raise_r+0x12>
 8012788:	2400      	movs	r4, #0
 801278a:	0028      	movs	r0, r5
 801278c:	601c      	str	r4, [r3, #0]
 801278e:	4790      	blx	r2
 8012790:	0020      	movs	r0, r4
 8012792:	e7de      	b.n	8012752 <_raise_r+0x12>

08012794 <raise>:
 8012794:	b510      	push	{r4, lr}
 8012796:	4b03      	ldr	r3, [pc, #12]	; (80127a4 <raise+0x10>)
 8012798:	0001      	movs	r1, r0
 801279a:	6818      	ldr	r0, [r3, #0]
 801279c:	f7ff ffd0 	bl	8012740 <_raise_r>
 80127a0:	bd10      	pop	{r4, pc}
 80127a2:	46c0      	nop			; (mov r8, r8)
 80127a4:	200000b4 	.word	0x200000b4

080127a8 <_kill_r>:
 80127a8:	2300      	movs	r3, #0
 80127aa:	b570      	push	{r4, r5, r6, lr}
 80127ac:	4d06      	ldr	r5, [pc, #24]	; (80127c8 <_kill_r+0x20>)
 80127ae:	0004      	movs	r4, r0
 80127b0:	0008      	movs	r0, r1
 80127b2:	0011      	movs	r1, r2
 80127b4:	602b      	str	r3, [r5, #0]
 80127b6:	f7f5 fc13 	bl	8007fe0 <_kill>
 80127ba:	1c43      	adds	r3, r0, #1
 80127bc:	d103      	bne.n	80127c6 <_kill_r+0x1e>
 80127be:	682b      	ldr	r3, [r5, #0]
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d000      	beq.n	80127c6 <_kill_r+0x1e>
 80127c4:	6023      	str	r3, [r4, #0]
 80127c6:	bd70      	pop	{r4, r5, r6, pc}
 80127c8:	20001064 	.word	0x20001064

080127cc <_getpid_r>:
 80127cc:	b510      	push	{r4, lr}
 80127ce:	f7f5 fc01 	bl	8007fd4 <_getpid>
 80127d2:	bd10      	pop	{r4, pc}

080127d4 <__sread>:
 80127d4:	b570      	push	{r4, r5, r6, lr}
 80127d6:	000c      	movs	r4, r1
 80127d8:	250e      	movs	r5, #14
 80127da:	5f49      	ldrsh	r1, [r1, r5]
 80127dc:	f000 f8a4 	bl	8012928 <_read_r>
 80127e0:	2800      	cmp	r0, #0
 80127e2:	db03      	blt.n	80127ec <__sread+0x18>
 80127e4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80127e6:	181b      	adds	r3, r3, r0
 80127e8:	6563      	str	r3, [r4, #84]	; 0x54
 80127ea:	bd70      	pop	{r4, r5, r6, pc}
 80127ec:	89a3      	ldrh	r3, [r4, #12]
 80127ee:	4a02      	ldr	r2, [pc, #8]	; (80127f8 <__sread+0x24>)
 80127f0:	4013      	ands	r3, r2
 80127f2:	81a3      	strh	r3, [r4, #12]
 80127f4:	e7f9      	b.n	80127ea <__sread+0x16>
 80127f6:	46c0      	nop			; (mov r8, r8)
 80127f8:	ffffefff 	.word	0xffffefff

080127fc <__swrite>:
 80127fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127fe:	001f      	movs	r7, r3
 8012800:	898b      	ldrh	r3, [r1, #12]
 8012802:	0005      	movs	r5, r0
 8012804:	000c      	movs	r4, r1
 8012806:	0016      	movs	r6, r2
 8012808:	05db      	lsls	r3, r3, #23
 801280a:	d505      	bpl.n	8012818 <__swrite+0x1c>
 801280c:	230e      	movs	r3, #14
 801280e:	5ec9      	ldrsh	r1, [r1, r3]
 8012810:	2200      	movs	r2, #0
 8012812:	2302      	movs	r3, #2
 8012814:	f000 f874 	bl	8012900 <_lseek_r>
 8012818:	89a3      	ldrh	r3, [r4, #12]
 801281a:	4a05      	ldr	r2, [pc, #20]	; (8012830 <__swrite+0x34>)
 801281c:	0028      	movs	r0, r5
 801281e:	4013      	ands	r3, r2
 8012820:	81a3      	strh	r3, [r4, #12]
 8012822:	0032      	movs	r2, r6
 8012824:	230e      	movs	r3, #14
 8012826:	5ee1      	ldrsh	r1, [r4, r3]
 8012828:	003b      	movs	r3, r7
 801282a:	f000 f81f 	bl	801286c <_write_r>
 801282e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012830:	ffffefff 	.word	0xffffefff

08012834 <__sseek>:
 8012834:	b570      	push	{r4, r5, r6, lr}
 8012836:	000c      	movs	r4, r1
 8012838:	250e      	movs	r5, #14
 801283a:	5f49      	ldrsh	r1, [r1, r5]
 801283c:	f000 f860 	bl	8012900 <_lseek_r>
 8012840:	89a3      	ldrh	r3, [r4, #12]
 8012842:	1c42      	adds	r2, r0, #1
 8012844:	d103      	bne.n	801284e <__sseek+0x1a>
 8012846:	4a05      	ldr	r2, [pc, #20]	; (801285c <__sseek+0x28>)
 8012848:	4013      	ands	r3, r2
 801284a:	81a3      	strh	r3, [r4, #12]
 801284c:	bd70      	pop	{r4, r5, r6, pc}
 801284e:	2280      	movs	r2, #128	; 0x80
 8012850:	0152      	lsls	r2, r2, #5
 8012852:	4313      	orrs	r3, r2
 8012854:	81a3      	strh	r3, [r4, #12]
 8012856:	6560      	str	r0, [r4, #84]	; 0x54
 8012858:	e7f8      	b.n	801284c <__sseek+0x18>
 801285a:	46c0      	nop			; (mov r8, r8)
 801285c:	ffffefff 	.word	0xffffefff

08012860 <__sclose>:
 8012860:	b510      	push	{r4, lr}
 8012862:	230e      	movs	r3, #14
 8012864:	5ec9      	ldrsh	r1, [r1, r3]
 8012866:	f000 f815 	bl	8012894 <_close_r>
 801286a:	bd10      	pop	{r4, pc}

0801286c <_write_r>:
 801286c:	b570      	push	{r4, r5, r6, lr}
 801286e:	0004      	movs	r4, r0
 8012870:	0008      	movs	r0, r1
 8012872:	0011      	movs	r1, r2
 8012874:	001a      	movs	r2, r3
 8012876:	2300      	movs	r3, #0
 8012878:	4d05      	ldr	r5, [pc, #20]	; (8012890 <_write_r+0x24>)
 801287a:	602b      	str	r3, [r5, #0]
 801287c:	f7f5 fbe9 	bl	8008052 <_write>
 8012880:	1c43      	adds	r3, r0, #1
 8012882:	d103      	bne.n	801288c <_write_r+0x20>
 8012884:	682b      	ldr	r3, [r5, #0]
 8012886:	2b00      	cmp	r3, #0
 8012888:	d000      	beq.n	801288c <_write_r+0x20>
 801288a:	6023      	str	r3, [r4, #0]
 801288c:	bd70      	pop	{r4, r5, r6, pc}
 801288e:	46c0      	nop			; (mov r8, r8)
 8012890:	20001064 	.word	0x20001064

08012894 <_close_r>:
 8012894:	2300      	movs	r3, #0
 8012896:	b570      	push	{r4, r5, r6, lr}
 8012898:	4d06      	ldr	r5, [pc, #24]	; (80128b4 <_close_r+0x20>)
 801289a:	0004      	movs	r4, r0
 801289c:	0008      	movs	r0, r1
 801289e:	602b      	str	r3, [r5, #0]
 80128a0:	f7f5 fbf3 	bl	800808a <_close>
 80128a4:	1c43      	adds	r3, r0, #1
 80128a6:	d103      	bne.n	80128b0 <_close_r+0x1c>
 80128a8:	682b      	ldr	r3, [r5, #0]
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d000      	beq.n	80128b0 <_close_r+0x1c>
 80128ae:	6023      	str	r3, [r4, #0]
 80128b0:	bd70      	pop	{r4, r5, r6, pc}
 80128b2:	46c0      	nop			; (mov r8, r8)
 80128b4:	20001064 	.word	0x20001064

080128b8 <_fstat_r>:
 80128b8:	2300      	movs	r3, #0
 80128ba:	b570      	push	{r4, r5, r6, lr}
 80128bc:	4d06      	ldr	r5, [pc, #24]	; (80128d8 <_fstat_r+0x20>)
 80128be:	0004      	movs	r4, r0
 80128c0:	0008      	movs	r0, r1
 80128c2:	0011      	movs	r1, r2
 80128c4:	602b      	str	r3, [r5, #0]
 80128c6:	f7f5 fbea 	bl	800809e <_fstat>
 80128ca:	1c43      	adds	r3, r0, #1
 80128cc:	d103      	bne.n	80128d6 <_fstat_r+0x1e>
 80128ce:	682b      	ldr	r3, [r5, #0]
 80128d0:	2b00      	cmp	r3, #0
 80128d2:	d000      	beq.n	80128d6 <_fstat_r+0x1e>
 80128d4:	6023      	str	r3, [r4, #0]
 80128d6:	bd70      	pop	{r4, r5, r6, pc}
 80128d8:	20001064 	.word	0x20001064

080128dc <_isatty_r>:
 80128dc:	2300      	movs	r3, #0
 80128de:	b570      	push	{r4, r5, r6, lr}
 80128e0:	4d06      	ldr	r5, [pc, #24]	; (80128fc <_isatty_r+0x20>)
 80128e2:	0004      	movs	r4, r0
 80128e4:	0008      	movs	r0, r1
 80128e6:	602b      	str	r3, [r5, #0]
 80128e8:	f7f5 fbe7 	bl	80080ba <_isatty>
 80128ec:	1c43      	adds	r3, r0, #1
 80128ee:	d103      	bne.n	80128f8 <_isatty_r+0x1c>
 80128f0:	682b      	ldr	r3, [r5, #0]
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d000      	beq.n	80128f8 <_isatty_r+0x1c>
 80128f6:	6023      	str	r3, [r4, #0]
 80128f8:	bd70      	pop	{r4, r5, r6, pc}
 80128fa:	46c0      	nop			; (mov r8, r8)
 80128fc:	20001064 	.word	0x20001064

08012900 <_lseek_r>:
 8012900:	b570      	push	{r4, r5, r6, lr}
 8012902:	0004      	movs	r4, r0
 8012904:	0008      	movs	r0, r1
 8012906:	0011      	movs	r1, r2
 8012908:	001a      	movs	r2, r3
 801290a:	2300      	movs	r3, #0
 801290c:	4d05      	ldr	r5, [pc, #20]	; (8012924 <_lseek_r+0x24>)
 801290e:	602b      	str	r3, [r5, #0]
 8012910:	f7f5 fbdc 	bl	80080cc <_lseek>
 8012914:	1c43      	adds	r3, r0, #1
 8012916:	d103      	bne.n	8012920 <_lseek_r+0x20>
 8012918:	682b      	ldr	r3, [r5, #0]
 801291a:	2b00      	cmp	r3, #0
 801291c:	d000      	beq.n	8012920 <_lseek_r+0x20>
 801291e:	6023      	str	r3, [r4, #0]
 8012920:	bd70      	pop	{r4, r5, r6, pc}
 8012922:	46c0      	nop			; (mov r8, r8)
 8012924:	20001064 	.word	0x20001064

08012928 <_read_r>:
 8012928:	b570      	push	{r4, r5, r6, lr}
 801292a:	0004      	movs	r4, r0
 801292c:	0008      	movs	r0, r1
 801292e:	0011      	movs	r1, r2
 8012930:	001a      	movs	r2, r3
 8012932:	2300      	movs	r3, #0
 8012934:	4d05      	ldr	r5, [pc, #20]	; (801294c <_read_r+0x24>)
 8012936:	602b      	str	r3, [r5, #0]
 8012938:	f7f5 fb6e 	bl	8008018 <_read>
 801293c:	1c43      	adds	r3, r0, #1
 801293e:	d103      	bne.n	8012948 <_read_r+0x20>
 8012940:	682b      	ldr	r3, [r5, #0]
 8012942:	2b00      	cmp	r3, #0
 8012944:	d000      	beq.n	8012948 <_read_r+0x20>
 8012946:	6023      	str	r3, [r4, #0]
 8012948:	bd70      	pop	{r4, r5, r6, pc}
 801294a:	46c0      	nop			; (mov r8, r8)
 801294c:	20001064 	.word	0x20001064

08012950 <_init>:
 8012950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012952:	46c0      	nop			; (mov r8, r8)
 8012954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012956:	bc08      	pop	{r3}
 8012958:	469e      	mov	lr, r3
 801295a:	4770      	bx	lr

0801295c <_fini>:
 801295c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801295e:	46c0      	nop			; (mov r8, r8)
 8012960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012962:	bc08      	pop	{r3}
 8012964:	469e      	mov	lr, r3
 8012966:	4770      	bx	lr
