#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Nov 09 19:18:41 2018
# Process ID: 22848
# Current directory: C:/Users/David/Documents/UCSC/CMPE100/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33768 C:\Users\David\Documents\UCSC\CMPE100\lab4\lab4.xpr
# Log file: C:/Users/David/Documents/UCSC/CMPE100/lab4/vivado.log
# Journal file: C:/Users/David/Documents/UCSC/CMPE100/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/dnguy105/Desktop/lab4' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.cache/ip', nor could it be found using path 'C:/Users/dnguy105/Desktop/lab4/lab4.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 760.691 ; gain = 114.996
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: topMod
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:08 ; elapsed = 00:57:16 . Memory (MB): peak = 818.043 ; gain = 608.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topMod' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/topMod.v:23]
INFO: [Synth 8-638] synthesizing module 'lab4_clks' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:56]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:56]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:189]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:4826]
INFO: [Synth 8-256] done synthesizing module 'GND' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:4826]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:295]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:265]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (7#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (8#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:265]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (12#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (13#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:295]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (14#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (15#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:39]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (16#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab4_clks' (17#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:24]
WARNING: [Synth 8-350] instance 'slowit' of module 'lab4_clks' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/topMod.v:43]
INFO: [Synth 8-638] synthesizing module 'edgeDect' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/edgeDect.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (18#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'edgeDect' (19#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/edgeDect.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD16L' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v:2]
INFO: [Synth 8-638] synthesizing module 'countUD3L' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v:1]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (20#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v:1]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (21#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity countUD3L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [Synth 8-256] done synthesizing module 'countUD3L' (22#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD5L' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity countUD5L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [Synth 8-256] done synthesizing module 'countUD5L' (23#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-256] done synthesizing module 'countUD16L' (24#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v:2]
INFO: [Synth 8-638] synthesizing module 'RingCNT' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/RingCNT.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'RingCNT' (25#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/RingCNT.v:23]
INFO: [Synth 8-638] synthesizing module 'Selector' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/Selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Selector' (26#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/Selector.v:23]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'm8_1e' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'm8_1e' (27#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (28#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'topMod' (29#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/topMod.v:23]
WARNING: [Synth 8-3331] design hex7seg has unconnected port e
WARNING: [Synth 8-3331] design countUD5L has unconnected port D[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:09 ; elapsed = 00:57:17 . Memory (MB): peak = 846.090 ; gain = 636.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:54]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:61]
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:52]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:59]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:66]
WARNING: [Synth 8-3295] tying undriven pin d4:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:09 ; elapsed = 00:57:18 . Memory (MB): peak = 846.090 ; gain = 636.625
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 19 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 2 instances
  XOR2 => LUT2: 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:03:30 ; elapsed = 00:57:32 . Memory (MB): peak = 1158.137 ; gain = 948.672
68 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1158.750 ; gain = 370.746
set_property top mux2_1 [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:08 ; elapsed = 01:40:16 . Memory (MB): peak = 1168.738 ; gain = 959.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (1#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:09 ; elapsed = 01:40:17 . Memory (MB): peak = 1168.738 ; gain = 959.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:10 ; elapsed = 01:40:17 . Memory (MB): peak = 1168.738 ; gain = 959.273
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clkin'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clkin'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clkin'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:119]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1176.883 ; gain = 8.145
set_property top countUD3L [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:47 ; elapsed = 01:43:19 . Memory (MB): peak = 1176.883 ; gain = 967.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'countUD3L' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v:1]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (1#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v:1]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (2#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net reset in module/entity countUD3L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [Synth 8-256] done synthesizing module 'countUD3L' (4#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:48 ; elapsed = 01:43:20 . Memory (MB): peak = 1176.883 ; gain = 967.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:54]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:48 ; elapsed = 01:43:20 . Memory (MB): peak = 1176.883 ; gain = 967.418
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1223.113 ; gain = 46.230
set_property top countUD5L [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:39 ; elapsed = 01:48:43 . Memory (MB): peak = 1223.113 ; gain = 1013.648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'countUD5L' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v:1]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (1#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v:1]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (2#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net reset in module/entity countUD5L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [Synth 8-256] done synthesizing module 'countUD5L' (4#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:23]
WARNING: [Synth 8-3331] design countUD5L has unconnected port D[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:40 ; elapsed = 01:48:44 . Memory (MB): peak = 1223.113 ; gain = 1013.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:52]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:59]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:66]
WARNING: [Synth 8-3295] tying undriven pin d4:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:40 ; elapsed = 01:48:44 . Memory (MB): peak = 1223.113 ; gain = 1013.648
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1242.484 ; gain = 19.371
set_property top countUD16L [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:06 ; elapsed = 01:51:17 . Memory (MB): peak = 1242.484 ; gain = 1033.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'countUD16L' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v:2]
INFO: [Synth 8-638] synthesizing module 'countUD3L' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v:1]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (1#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v:1]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (2#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net reset in module/entity countUD3L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [Synth 8-256] done synthesizing module 'countUD3L' (4#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD5L' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity countUD5L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [Synth 8-256] done synthesizing module 'countUD5L' (5#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-256] done synthesizing module 'countUD16L' (6#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v:2]
WARNING: [Synth 8-3331] design countUD5L has unconnected port D[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:07 ; elapsed = 01:51:18 . Memory (MB): peak = 1242.484 ; gain = 1033.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:54]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:61]
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:52]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:59]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:66]
WARNING: [Synth 8-3295] tying undriven pin d4:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:07 ; elapsed = 01:51:18 . Memory (MB): peak = 1242.484 ; gain = 1033.020
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1264.688 ; gain = 22.203
set_property top edgeDect [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:31 ; elapsed = 01:53:04 . Memory (MB): peak = 1264.688 ; gain = 1055.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'edgeDect' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/edgeDect.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'edgeDect' (2#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/edgeDect.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:32 ; elapsed = 01:53:05 . Memory (MB): peak = 1264.688 ; gain = 1055.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:32 ; elapsed = 01:53:05 . Memory (MB): peak = 1264.688 ; gain = 1055.223
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1264.688 ; gain = 0.000
set_property top RingCNT [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:08:05 ; elapsed = 01:58:25 . Memory (MB): peak = 1264.688 ; gain = 1055.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RingCNT' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/RingCNT.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'RingCNT' (2#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/RingCNT.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:06 ; elapsed = 01:58:26 . Memory (MB): peak = 1264.688 ; gain = 1055.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:06 ; elapsed = 01:58:26 . Memory (MB): peak = 1264.688 ; gain = 1055.223
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1264.688 ; gain = 0.000
set_property top Selector [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:08:33 ; elapsed = 02:00:57 . Memory (MB): peak = 1264.688 ; gain = 1055.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Selector' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/Selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Selector' (1#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/Selector.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:34 ; elapsed = 02:00:59 . Memory (MB): peak = 1264.688 ; gain = 1055.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:35 ; elapsed = 02:00:59 . Memory (MB): peak = 1264.688 ; gain = 1055.223
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clkin]'. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1264.688 ; gain = 0.000
set_property top topMod [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:09:06 ; elapsed = 02:04:46 . Memory (MB): peak = 1264.688 ; gain = 1055.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topMod' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/topMod.v:23]
INFO: [Synth 8-638] synthesizing module 'lab4_clks' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:56]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:56]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:189]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:4826]
INFO: [Synth 8-256] done synthesizing module 'GND' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:4826]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:295]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:265]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (7#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (8#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:265]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (12#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (13#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:295]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (14#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (15#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:39]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (16#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab4_clks' (17#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v:24]
WARNING: [Synth 8-350] instance 'slowit' of module 'lab4_clks' requires 5 connections, but only 4 given [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/topMod.v:43]
INFO: [Synth 8-638] synthesizing module 'edgeDect' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/edgeDect.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (18#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'edgeDect' (19#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/edgeDect.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD16L' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v:2]
INFO: [Synth 8-638] synthesizing module 'countUD3L' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1e' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v:1]
INFO: [Synth 8-256] done synthesizing module 'm4_1e' (20#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v:1]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (21#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity countUD3L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [Synth 8-256] done synthesizing module 'countUD3L' (22#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:23]
INFO: [Synth 8-638] synthesizing module 'countUD5L' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity countUD5L does not have driver. [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [Synth 8-256] done synthesizing module 'countUD5L' (23#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-256] done synthesizing module 'countUD16L' (24#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v:2]
INFO: [Synth 8-638] synthesizing module 'RingCNT' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/RingCNT.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'RingCNT' (25#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/RingCNT.v:23]
INFO: [Synth 8-638] synthesizing module 'Selector' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/Selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Selector' (26#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/Selector.v:23]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'm8_1e' [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'm8_1e' (27#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (28#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'topMod' (29#1) [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/topMod.v:23]
WARNING: [Synth 8-3331] design hex7seg has unconnected port e
WARNING: [Synth 8-3331] design countUD5L has unconnected port D[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:07 ; elapsed = 02:04:46 . Memory (MB): peak = 1264.688 ; gain = 1055.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:54]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:61]
WARNING: [Synth 8-3295] tying undriven pin d2:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
WARNING: [Synth 8-3295] tying undriven pin d1:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:52]
WARNING: [Synth 8-3295] tying undriven pin d0:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:59]
WARNING: [Synth 8-3295] tying undriven pin d3:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:66]
WARNING: [Synth 8-3295] tying undriven pin d4:R to constant 0 [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:07 ; elapsed = 02:04:47 . Memory (MB): peak = 1264.688 ; gain = 1055.223
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 19 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
Finished Parsing XDC File [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1273.777 ; gain = 9.090
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
"xvlog -m64 --relax -prj topSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/edgeDect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/topMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sim_1/new/topSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topSim
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sim_1/new/topSim.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a979d1bf9e204dd5973313b5ca382038 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topSim_behav xil_defaultlib.topSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" Line 2. Module countUD16L doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" Line 2. Module countUD16L doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab4_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.edgeDect
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.topMod
Compiling module xil_defaultlib.topSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topSim_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xsim.dir/topSim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xsim.dir/topSim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 09 21:26:04 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 09 21:26:04 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topSim_behav -key {Behavioral:sim_1:Functional:topSim} -tclbatch {topSim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source topSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.777 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
add_wave {{/topSim/test/Q}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
"xvlog -m64 --relax -prj topSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/edgeDect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/topMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sim_1/new/topSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topSim
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sim_1/new/topSim.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a979d1bf9e204dd5973313b5ca382038 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topSim_behav xil_defaultlib.topSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" Line 2. Module countUD16L doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" Line 2. Module countUD16L doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab4_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.edgeDect
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.topMod
Compiling module xil_defaultlib.topSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topSim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.777 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1273.777 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
set_property top sim16 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/topSim_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sim_1/new/sim16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a979d1bf9e204dd5973313b5ca382038 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim16_behav xil_defaultlib.sim16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" Line 2. Module countUD16L doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" Line 2. Module countUD16L doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.sim16
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim16_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xsim.dir/sim16_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xsim.dir/sim16_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 09 21:30:06 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 09 21:30:06 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim16_behav -key {Behavioral:sim_1:Functional:sim16} -tclbatch {sim16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source sim16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1273.777 ; gain = 0.000
run 10 us
run 10 us
run 10 us
add_wave {{/sim16/test/Q}} 
set_property top testFile [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/sim16_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/topSim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testFile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
"xvlog -m64 --relax -prj testFile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sim_1/new/d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a979d1bf9e204dd5973313b5ca382038 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testFile_behav xil_defaultlib.testFile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.testFile
Compiling module xil_defaultlib.glbl
Built simulation snapshot testFile_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xsim.dir/testFile_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xsim.dir/testFile_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 09 21:31:19 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 09 21:31:19 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testFile_behav -key {Behavioral:sim_1:Functional:testFile} -tclbatch {testFile.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source testFile.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testFile_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1273.777 ; gain = 0.000
set_property top testFile5 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/sim16_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/testFile_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/topSim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testFile5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
"xvlog -m64 --relax -prj testFile5_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sim_1/new/test5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testFile5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a979d1bf9e204dd5973313b5ca382038 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testFile5_behav xil_defaultlib.testFile5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.testFile5
Compiling module xil_defaultlib.glbl
Built simulation snapshot testFile5_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xsim.dir/testFile5_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xsim.dir/testFile5_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 09 21:33:13 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 09 21:33:13 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testFile5_behav -key {Behavioral:sim_1:Functional:testFile5} -tclbatch {testFile5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source testFile5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testFile5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.777 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/David/Documents/UCSC/CMPE100/lab4/testTC.v
set_property top testTC [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/sim16_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/testFile5_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/testFile_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/topSim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testTC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
"xvlog -m64 --relax -prj testTC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/edgeDect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/topMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sim_1/imports/lab4/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testTC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a979d1bf9e204dd5973313b5ca382038 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testTC_behav xil_defaultlib.testTC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" Line 2. Module countUD16L doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" Line 2. Module countUD16L doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab4_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.edgeDect
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.topMod
Compiling module xil_defaultlib.testTC
Compiling module xil_defaultlib.glbl
Built simulation snapshot testTC_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xsim.dir/testTC_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/xsim.dir/testTC_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 09 21:37:38 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 09 21:37:38 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testTC_behav -key {Behavioral:sim_1:Functional:testTC} -tclbatch {testTC.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source testTC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testTC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1273.777 ; gain = 0.000
run 200 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1273.777 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1273.777 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 1 s
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.777 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1273.777 ; gain = 0.000
current_sim simulation_4
current_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.777 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1273.777 ; gain = 0.000
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1273.777 ; gain = 0.000
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1273.777 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.777 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 09 22:46:51 2018...
