{
  "design": {
    "design_info": {
      "boundary_crc": "0xFE0DEABA7B818448",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../encoder_decoder_test_v3.gen/sources_1/bd/encoder_decoder_sim",
      "name": "encoder_decoder_sim",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1"
    },
    "design_tree": {
      "axi_vip_0": "",
      "clk_wiz_0": "",
      "axi_spi_interface_0": "",
      "decoder_top_v3_0": ""
    },
    "ports": {
      "decoder_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "encoder_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "encoder_reset"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "encoder_reset": {
        "type": "rst",
        "direction": "I"
      },
      "errors_corrected": {
        "type": "data",
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "locked": {
        "type": "data",
        "direction": "O"
      }
    },
    "components": {
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "encoder_decoder_sim_axi_vip_0_0",
        "xci_path": "ip\\encoder_decoder_sim_axi_vip_0_0\\encoder_decoder_sim_axi_vip_0_0.xci",
        "inst_hier_path": "axi_vip_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "encoder_decoder_sim_clk_wiz_0_0",
        "xci_path": "ip\\encoder_decoder_sim_clk_wiz_0_0\\encoder_decoder_sim_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "151.636"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_JITTER": {
            "value": "151.636"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "180.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "151.636"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT3_REQUESTED_PHASE": {
            "value": "0.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "151.636"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT4_REQUESTED_PHASE": {
            "value": "270.000"
          },
          "CLKOUT4_USED": {
            "value": "false"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "180.000"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT2_PHASE": {
            "value": "0.000"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT3_PHASE": {
            "value": "270.000"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_IN_FREQ": {
            "value": "100.000"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "axi_spi_interface_0": {
        "vlnv": "xilinx.com:user:axi_spi_interface:1.0",
        "xci_name": "encoder_decoder_sim_axi_spi_interface_0_0",
        "xci_path": "ip\\encoder_decoder_sim_axi_spi_interface_0_0\\encoder_decoder_sim_axi_spi_interface_0_0.xci",
        "inst_hier_path": "axi_spi_interface_0",
        "parameters": {
          "SPI_RD_ADDR_WIDTH": {
            "value": "5"
          }
        }
      },
      "decoder_top_v3_0": {
        "vlnv": "xilinx.com:user:decoder_top_v3:3.0",
        "xci_name": "encoder_decoder_sim_decoder_top_v3_0_0",
        "xci_path": "ip\\encoder_decoder_sim_decoder_top_v3_0_0\\encoder_decoder_sim_decoder_top_v3_0_0.xci",
        "inst_hier_path": "decoder_top_v3_0",
        "parameters": {
          "COMMS_DEBUG": {
            "value": "true"
          },
          "SPI_RD_ADDR_WIDTH": {
            "value": "5"
          }
        }
      }
    },
    "interface_nets": {
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "axi_vip_0/M_AXI",
          "axi_spi_interface_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "axi_spi_interface_0_axi_spi_cs_n": {
        "ports": [
          "axi_spi_interface_0/axi_spi_cs_n",
          "decoder_top_v3_0/spi_cs_n"
        ]
      },
      "axi_spi_interface_0_axi_spi_mosi": {
        "ports": [
          "axi_spi_interface_0/axi_spi_mosi",
          "decoder_top_v3_0/spi_mosi"
        ]
      },
      "axi_spi_interface_0_axi_spi_sclk": {
        "ports": [
          "axi_spi_interface_0/axi_spi_sclk",
          "decoder_top_v3_0/spi_clk_ext"
        ]
      },
      "axi_spi_interface_0_spi_slave_reset_n": {
        "ports": [
          "axi_spi_interface_0/spi_slave_reset_n",
          "decoder_top_v3_0/reset_n"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axi_spi_interface_0/gen_spi_clk_0"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "axi_spi_interface_0/gen_spi_clk_180"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "axi_spi_interface_0/gen_spi_clk_fb_0"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "locked",
          "axi_spi_interface_0/gen_spi_clk_locked"
        ]
      },
      "decoder_clk_1": {
        "ports": [
          "decoder_clk",
          "decoder_top_v3_0/clk"
        ]
      },
      "decoder_top_v3_0_errors_corrected": {
        "ports": [
          "decoder_top_v3_0/errors_corrected",
          "errors_corrected"
        ]
      },
      "decoder_top_v3_0_spi_miso": {
        "ports": [
          "decoder_top_v3_0/spi_miso",
          "axi_spi_interface_0/axi_spi_miso"
        ]
      },
      "encoder_clk_1": {
        "ports": [
          "encoder_clk",
          "axi_vip_0/aclk",
          "clk_wiz_0/clk_in1",
          "axi_spi_interface_0/s00_axi_aclk"
        ]
      },
      "encoder_reset_1": {
        "ports": [
          "encoder_reset",
          "axi_vip_0/aresetn",
          "clk_wiz_0/resetn",
          "axi_spi_interface_0/s00_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/axi_vip_0": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_axi_spi_interface_0_S00_AXI_reg": {
                "address_block": "/axi_spi_interface_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}