INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eray.muslu/Desktop/Vivado Projects/WriteToFile/WriteToFile.srcs/sim_1/new/testWriteToFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testWriteToFile
