Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 22:43:51 2019
| Host         : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: PS2_CLK (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.964      -41.966                     15                 1400        0.075        0.000                      0                 1400        3.000        0.000                       0                   369  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
CLK100MHZ                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0       -2.964      -41.966                     15                 1397        0.075        0.000                      0                 1397        9.020        0.000                       0                   365  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0       15.593        0.000                      0                    3        0.727        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :           15  Failing Endpoints,  Worst Slack       -2.964ns,  Total Violation      -41.966ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.964ns  (required time - arrival time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.782ns  (logic 12.702ns (55.754%)  route 10.080ns (44.246%))
  Logic Levels:           28  (CARRY4=14 LUT1=2 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.806    -0.734    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.275 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/P[3]
                         net (fo=2, routed)           0.803     4.077    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5_n_102
    SLICE_X78Y84         LUT2 (Prop_lut2_I1_O)        0.119     4.196 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4/O
                         net (fo=2, routed)           0.607     4.803    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4_n_0
    SLICE_X78Y85         LUT4 (Prop_lut4_I3_O)        0.355     5.158 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.158    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.671 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.671    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.986 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1/O[3]
                         net (fo=13, routed)          0.644     6.630    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1_n_4
    SLICE_X79Y86         LUT1 (Prop_lut1_I0_O)        0.307     6.937 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     6.937    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.335 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13_n_0
    SLICE_X79Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12_n_0
    SLICE_X79Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__3_i_9/O[1]
                         net (fo=15, routed)          1.036     8.933    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5__0[22]
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.332     9.265 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1/O
                         net (fo=4, routed)           0.682     9.947    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1_n_0
    SLICE_X77Y88         LUT5 (Prop_lut5_I4_O)        0.331    10.278 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    10.278    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.679 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.013 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.848    11.861    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5_n_6
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.332    12.193 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1/O
                         net (fo=2, routed)           0.637    12.830    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1_n_0
    SLICE_X76Y89         LUT4 (Prop_lut4_I3_O)        0.331    13.161 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.161    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5_n_0
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.537 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.537    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4_n_0
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5/O[1]
                         net (fo=7, routed)           0.845    14.705    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5_n_6
    SLICE_X77Y92         LUT3 (Prop_lut3_I2_O)        0.306    15.011 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2/O
                         net (fo=1, routed)           0.000    15.011    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.412 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry/CO[3]
                         net (fo=1, routed)           0.000    15.412    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.634 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0/O[0]
                         net (fo=1, routed)           0.722    16.355    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0_n_7
    SLICE_X78Y92         LUT4 (Prop_lut4_I3_O)        0.299    16.654 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.232 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2/O[2]
                         net (fo=4, routed)           0.602    17.834    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2_n_5
    SLICE_X78Y95         LUT1 (Prop_lut1_I0_O)        0.301    18.135 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.135    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.668 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0/CO[3]
                         net (fo=21, routed)          1.313    19.981    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.150    20.131 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13/O
                         net (fo=1, routed)           0.479    20.610    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I5_O)        0.326    20.936 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4/O
                         net (fo=15, routed)          0.600    21.536    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I5_O)        0.124    21.660 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[6]_INST_0/O
                         net (fo=1, routed)           0.264    21.924    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[6]
    SLICE_X75Y93         LUT3 (Prop_lut3_I2_O)        0.124    22.048 r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[7]_i_1/O
                         net (fo=1, routed)           0.000    22.048    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[7]
    SLICE_X75Y93         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.597    18.577    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X75Y93         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                         clock pessimism              0.559    19.136    
                         clock uncertainty           -0.084    19.053    
    SLICE_X75Y93         FDRE (Setup_fdre_C_D)        0.031    19.084    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -22.048    
  -------------------------------------------------------------------
                         slack                                 -2.964    

Slack (VIOLATED) :        -2.956ns  (required time - arrival time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.770ns  (logic 12.702ns (55.784%)  route 10.068ns (44.216%))
  Logic Levels:           28  (CARRY4=14 LUT1=2 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.806    -0.734    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.275 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/P[3]
                         net (fo=2, routed)           0.803     4.077    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5_n_102
    SLICE_X78Y84         LUT2 (Prop_lut2_I1_O)        0.119     4.196 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4/O
                         net (fo=2, routed)           0.607     4.803    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4_n_0
    SLICE_X78Y85         LUT4 (Prop_lut4_I3_O)        0.355     5.158 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.158    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.671 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.671    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.986 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1/O[3]
                         net (fo=13, routed)          0.644     6.630    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1_n_4
    SLICE_X79Y86         LUT1 (Prop_lut1_I0_O)        0.307     6.937 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     6.937    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.335 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13_n_0
    SLICE_X79Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12_n_0
    SLICE_X79Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__3_i_9/O[1]
                         net (fo=15, routed)          1.036     8.933    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5__0[22]
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.332     9.265 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1/O
                         net (fo=4, routed)           0.682     9.947    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1_n_0
    SLICE_X77Y88         LUT5 (Prop_lut5_I4_O)        0.331    10.278 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    10.278    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.679 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.013 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.848    11.861    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5_n_6
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.332    12.193 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1/O
                         net (fo=2, routed)           0.637    12.830    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1_n_0
    SLICE_X76Y89         LUT4 (Prop_lut4_I3_O)        0.331    13.161 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.161    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5_n_0
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.537 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.537    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4_n_0
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5/O[1]
                         net (fo=7, routed)           0.845    14.705    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5_n_6
    SLICE_X77Y92         LUT3 (Prop_lut3_I2_O)        0.306    15.011 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2/O
                         net (fo=1, routed)           0.000    15.011    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.412 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry/CO[3]
                         net (fo=1, routed)           0.000    15.412    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.634 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0/O[0]
                         net (fo=1, routed)           0.722    16.355    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0_n_7
    SLICE_X78Y92         LUT4 (Prop_lut4_I3_O)        0.299    16.654 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.232 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2/O[2]
                         net (fo=4, routed)           0.602    17.834    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2_n_5
    SLICE_X78Y95         LUT1 (Prop_lut1_I0_O)        0.301    18.135 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.135    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.668 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0/CO[3]
                         net (fo=21, routed)          1.313    19.981    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.150    20.131 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13/O
                         net (fo=1, routed)           0.479    20.610    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I5_O)        0.326    20.936 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4/O
                         net (fo=15, routed)          0.698    21.634    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.124    21.758 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[10]_INST_0/O
                         net (fo=1, routed)           0.154    21.912    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[10]
    SLICE_X73Y94         LUT3 (Prop_lut3_I2_O)        0.124    22.036 r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[11]_i_1/O
                         net (fo=1, routed)           0.000    22.036    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[11]
    SLICE_X73Y94         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.595    18.575    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X73Y94         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[11]/C
                         clock pessimism              0.559    19.134    
                         clock uncertainty           -0.084    19.051    
    SLICE_X73Y94         FDRE (Setup_fdre_C_D)        0.029    19.080    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[11]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                         -22.036    
  -------------------------------------------------------------------
                         slack                                 -2.956    

Slack (VIOLATED) :        -2.882ns  (required time - arrival time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.750ns  (logic 12.702ns (55.832%)  route 10.048ns (44.168%))
  Logic Levels:           28  (CARRY4=14 LUT1=2 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.806    -0.734    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.275 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/P[3]
                         net (fo=2, routed)           0.803     4.077    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5_n_102
    SLICE_X78Y84         LUT2 (Prop_lut2_I1_O)        0.119     4.196 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4/O
                         net (fo=2, routed)           0.607     4.803    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4_n_0
    SLICE_X78Y85         LUT4 (Prop_lut4_I3_O)        0.355     5.158 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.158    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.671 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.671    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.986 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1/O[3]
                         net (fo=13, routed)          0.644     6.630    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1_n_4
    SLICE_X79Y86         LUT1 (Prop_lut1_I0_O)        0.307     6.937 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     6.937    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.335 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13_n_0
    SLICE_X79Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12_n_0
    SLICE_X79Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__3_i_9/O[1]
                         net (fo=15, routed)          1.036     8.933    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5__0[22]
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.332     9.265 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1/O
                         net (fo=4, routed)           0.682     9.947    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1_n_0
    SLICE_X77Y88         LUT5 (Prop_lut5_I4_O)        0.331    10.278 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    10.278    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.679 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.013 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.848    11.861    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5_n_6
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.332    12.193 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1/O
                         net (fo=2, routed)           0.637    12.830    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1_n_0
    SLICE_X76Y89         LUT4 (Prop_lut4_I3_O)        0.331    13.161 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.161    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5_n_0
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.537 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.537    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4_n_0
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5/O[1]
                         net (fo=7, routed)           0.845    14.705    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5_n_6
    SLICE_X77Y92         LUT3 (Prop_lut3_I2_O)        0.306    15.011 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2/O
                         net (fo=1, routed)           0.000    15.011    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.412 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry/CO[3]
                         net (fo=1, routed)           0.000    15.412    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.634 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0/O[0]
                         net (fo=1, routed)           0.722    16.355    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0_n_7
    SLICE_X78Y92         LUT4 (Prop_lut4_I3_O)        0.299    16.654 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.232 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2/O[2]
                         net (fo=4, routed)           0.602    17.834    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2_n_5
    SLICE_X78Y95         LUT1 (Prop_lut1_I0_O)        0.301    18.135 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.135    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.668 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0/CO[3]
                         net (fo=21, routed)          1.313    19.981    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.150    20.131 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13/O
                         net (fo=1, routed)           0.479    20.610    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I5_O)        0.326    20.936 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4/O
                         net (fo=15, routed)          0.670    21.606    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4_n_0
    SLICE_X74Y96         LUT6 (Prop_lut6_I5_O)        0.124    21.730 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[14]_INST_0/O
                         net (fo=1, routed)           0.162    21.892    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[14]
    SLICE_X74Y96         LUT3 (Prop_lut3_I2_O)        0.124    22.016 r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[15]_i_1/O
                         net (fo=1, routed)           0.000    22.016    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[15]
    SLICE_X74Y96         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.597    18.577    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X74Y96         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/C
                         clock pessimism              0.559    19.136    
                         clock uncertainty           -0.084    19.053    
    SLICE_X74Y96         FDRE (Setup_fdre_C_D)        0.081    19.134    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                         -22.016    
  -------------------------------------------------------------------
                         slack                                 -2.882    

Slack (VIOLATED) :        -2.881ns  (required time - arrival time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.699ns  (logic 12.702ns (55.958%)  route 9.997ns (44.042%))
  Logic Levels:           28  (CARRY4=14 LUT1=2 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.806    -0.734    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.275 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/P[3]
                         net (fo=2, routed)           0.803     4.077    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5_n_102
    SLICE_X78Y84         LUT2 (Prop_lut2_I1_O)        0.119     4.196 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4/O
                         net (fo=2, routed)           0.607     4.803    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4_n_0
    SLICE_X78Y85         LUT4 (Prop_lut4_I3_O)        0.355     5.158 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.158    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.671 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.671    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.986 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1/O[3]
                         net (fo=13, routed)          0.644     6.630    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1_n_4
    SLICE_X79Y86         LUT1 (Prop_lut1_I0_O)        0.307     6.937 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     6.937    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.335 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13_n_0
    SLICE_X79Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12_n_0
    SLICE_X79Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__3_i_9/O[1]
                         net (fo=15, routed)          1.036     8.933    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5__0[22]
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.332     9.265 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1/O
                         net (fo=4, routed)           0.682     9.947    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1_n_0
    SLICE_X77Y88         LUT5 (Prop_lut5_I4_O)        0.331    10.278 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    10.278    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.679 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.013 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.848    11.861    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5_n_6
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.332    12.193 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1/O
                         net (fo=2, routed)           0.637    12.830    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1_n_0
    SLICE_X76Y89         LUT4 (Prop_lut4_I3_O)        0.331    13.161 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.161    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5_n_0
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.537 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.537    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4_n_0
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5/O[1]
                         net (fo=7, routed)           0.845    14.705    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5_n_6
    SLICE_X77Y92         LUT3 (Prop_lut3_I2_O)        0.306    15.011 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2/O
                         net (fo=1, routed)           0.000    15.011    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.412 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry/CO[3]
                         net (fo=1, routed)           0.000    15.412    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.634 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0/O[0]
                         net (fo=1, routed)           0.722    16.355    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0_n_7
    SLICE_X78Y92         LUT4 (Prop_lut4_I3_O)        0.299    16.654 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.232 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2/O[2]
                         net (fo=4, routed)           0.602    17.834    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2_n_5
    SLICE_X78Y95         LUT1 (Prop_lut1_I0_O)        0.301    18.135 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.135    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.668 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0/CO[3]
                         net (fo=21, routed)          1.313    19.981    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.150    20.131 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13/O
                         net (fo=1, routed)           0.479    20.610    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I5_O)        0.326    20.936 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4/O
                         net (fo=15, routed)          0.518    21.454    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I5_O)        0.124    21.578 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.263    21.841    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[4]
    SLICE_X75Y93         LUT3 (Prop_lut3_I2_O)        0.124    21.965 r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[5]_i_1/O
                         net (fo=1, routed)           0.000    21.965    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[5]
    SLICE_X75Y93         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.597    18.577    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X75Y93         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                         clock pessimism              0.559    19.136    
                         clock uncertainty           -0.084    19.053    
    SLICE_X75Y93         FDRE (Setup_fdre_C_D)        0.031    19.084    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -21.965    
  -------------------------------------------------------------------
                         slack                                 -2.881    

Slack (VIOLATED) :        -2.877ns  (required time - arrival time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.694ns  (logic 12.702ns (55.970%)  route 9.992ns (44.030%))
  Logic Levels:           28  (CARRY4=14 LUT1=2 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.806    -0.734    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.275 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/P[3]
                         net (fo=2, routed)           0.803     4.077    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5_n_102
    SLICE_X78Y84         LUT2 (Prop_lut2_I1_O)        0.119     4.196 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4/O
                         net (fo=2, routed)           0.607     4.803    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4_n_0
    SLICE_X78Y85         LUT4 (Prop_lut4_I3_O)        0.355     5.158 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.158    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.671 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.671    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.986 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1/O[3]
                         net (fo=13, routed)          0.644     6.630    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1_n_4
    SLICE_X79Y86         LUT1 (Prop_lut1_I0_O)        0.307     6.937 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     6.937    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.335 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13_n_0
    SLICE_X79Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12_n_0
    SLICE_X79Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__3_i_9/O[1]
                         net (fo=15, routed)          1.036     8.933    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5__0[22]
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.332     9.265 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1/O
                         net (fo=4, routed)           0.682     9.947    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1_n_0
    SLICE_X77Y88         LUT5 (Prop_lut5_I4_O)        0.331    10.278 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    10.278    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.679 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.013 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.848    11.861    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5_n_6
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.332    12.193 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1/O
                         net (fo=2, routed)           0.637    12.830    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1_n_0
    SLICE_X76Y89         LUT4 (Prop_lut4_I3_O)        0.331    13.161 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.161    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5_n_0
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.537 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.537    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4_n_0
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5/O[1]
                         net (fo=7, routed)           0.845    14.705    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5_n_6
    SLICE_X77Y92         LUT3 (Prop_lut3_I2_O)        0.306    15.011 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2/O
                         net (fo=1, routed)           0.000    15.011    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.412 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry/CO[3]
                         net (fo=1, routed)           0.000    15.412    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.634 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0/O[0]
                         net (fo=1, routed)           0.722    16.355    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0_n_7
    SLICE_X78Y92         LUT4 (Prop_lut4_I3_O)        0.299    16.654 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.232 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2/O[2]
                         net (fo=4, routed)           0.602    17.834    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2_n_5
    SLICE_X78Y95         LUT1 (Prop_lut1_I0_O)        0.301    18.135 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.135    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.668 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0/CO[3]
                         net (fo=21, routed)          1.313    19.981    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.150    20.131 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13/O
                         net (fo=1, routed)           0.479    20.610    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I5_O)        0.326    20.936 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4/O
                         net (fo=15, routed)          0.622    21.558    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4_n_0
    SLICE_X73Y93         LUT6 (Prop_lut6_I5_O)        0.124    21.682 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[2]_INST_0/O
                         net (fo=1, routed)           0.154    21.836    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[2]
    SLICE_X73Y93         LUT3 (Prop_lut3_I2_O)        0.124    21.960 r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    21.960    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[3]
    SLICE_X73Y93         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.595    18.575    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X73Y93         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                         clock pessimism              0.559    19.134    
                         clock uncertainty           -0.084    19.051    
    SLICE_X73Y93         FDRE (Setup_fdre_C_D)        0.032    19.083    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -21.960    
  -------------------------------------------------------------------
                         slack                                 -2.877    

Slack (VIOLATED) :        -2.839ns  (required time - arrival time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.657ns  (logic 12.702ns (56.062%)  route 9.955ns (43.938%))
  Logic Levels:           28  (CARRY4=14 LUT1=2 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.806    -0.734    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.275 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/P[3]
                         net (fo=2, routed)           0.803     4.077    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5_n_102
    SLICE_X78Y84         LUT2 (Prop_lut2_I1_O)        0.119     4.196 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4/O
                         net (fo=2, routed)           0.607     4.803    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4_n_0
    SLICE_X78Y85         LUT4 (Prop_lut4_I3_O)        0.355     5.158 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.158    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.671 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.671    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.986 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1/O[3]
                         net (fo=13, routed)          0.644     6.630    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1_n_4
    SLICE_X79Y86         LUT1 (Prop_lut1_I0_O)        0.307     6.937 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     6.937    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.335 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13_n_0
    SLICE_X79Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12_n_0
    SLICE_X79Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__3_i_9/O[1]
                         net (fo=15, routed)          1.036     8.933    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5__0[22]
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.332     9.265 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1/O
                         net (fo=4, routed)           0.682     9.947    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1_n_0
    SLICE_X77Y88         LUT5 (Prop_lut5_I4_O)        0.331    10.278 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    10.278    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.679 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.013 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.848    11.861    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5_n_6
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.332    12.193 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1/O
                         net (fo=2, routed)           0.637    12.830    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1_n_0
    SLICE_X76Y89         LUT4 (Prop_lut4_I3_O)        0.331    13.161 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.161    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5_n_0
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.537 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.537    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4_n_0
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5/O[1]
                         net (fo=7, routed)           0.845    14.705    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5_n_6
    SLICE_X77Y92         LUT3 (Prop_lut3_I2_O)        0.306    15.011 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2/O
                         net (fo=1, routed)           0.000    15.011    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.412 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry/CO[3]
                         net (fo=1, routed)           0.000    15.412    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.634 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0/O[0]
                         net (fo=1, routed)           0.722    16.355    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0_n_7
    SLICE_X78Y92         LUT4 (Prop_lut4_I3_O)        0.299    16.654 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.232 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2/O[2]
                         net (fo=4, routed)           0.602    17.834    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2_n_5
    SLICE_X78Y95         LUT1 (Prop_lut1_I0_O)        0.301    18.135 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.135    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.668 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0/CO[3]
                         net (fo=21, routed)          1.313    19.981    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.150    20.131 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13/O
                         net (fo=1, routed)           0.479    20.610    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I5_O)        0.326    20.936 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4/O
                         net (fo=15, routed)          0.448    21.384    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4_n_0
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124    21.508 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[8]_INST_0/O
                         net (fo=1, routed)           0.291    21.799    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[8]
    SLICE_X75Y95         LUT3 (Prop_lut3_I2_O)        0.124    21.923 r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[9]_i_1/O
                         net (fo=1, routed)           0.000    21.923    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[9]
    SLICE_X75Y95         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.597    18.577    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X75Y95         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                         clock pessimism              0.559    19.136    
                         clock uncertainty           -0.084    19.053    
    SLICE_X75Y95         FDRE (Setup_fdre_C_D)        0.031    19.084    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -21.923    
  -------------------------------------------------------------------
                         slack                                 -2.839    

Slack (VIOLATED) :        -2.803ns  (required time - arrival time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.617ns  (logic 12.702ns (56.161%)  route 9.915ns (43.839%))
  Logic Levels:           28  (CARRY4=14 LUT1=2 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.806    -0.734    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.275 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/P[3]
                         net (fo=2, routed)           0.803     4.077    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5_n_102
    SLICE_X78Y84         LUT2 (Prop_lut2_I1_O)        0.119     4.196 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4/O
                         net (fo=2, routed)           0.607     4.803    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4_n_0
    SLICE_X78Y85         LUT4 (Prop_lut4_I3_O)        0.355     5.158 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.158    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.671 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.671    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.986 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1/O[3]
                         net (fo=13, routed)          0.644     6.630    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1_n_4
    SLICE_X79Y86         LUT1 (Prop_lut1_I0_O)        0.307     6.937 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     6.937    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.335 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13_n_0
    SLICE_X79Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12_n_0
    SLICE_X79Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__3_i_9/O[1]
                         net (fo=15, routed)          1.036     8.933    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5__0[22]
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.332     9.265 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1/O
                         net (fo=4, routed)           0.682     9.947    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1_n_0
    SLICE_X77Y88         LUT5 (Prop_lut5_I4_O)        0.331    10.278 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    10.278    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.679 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.013 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.848    11.861    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5_n_6
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.332    12.193 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1/O
                         net (fo=2, routed)           0.637    12.830    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1_n_0
    SLICE_X76Y89         LUT4 (Prop_lut4_I3_O)        0.331    13.161 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.161    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5_n_0
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.537 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.537    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4_n_0
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5/O[1]
                         net (fo=7, routed)           0.845    14.705    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5_n_6
    SLICE_X77Y92         LUT3 (Prop_lut3_I2_O)        0.306    15.011 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2/O
                         net (fo=1, routed)           0.000    15.011    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.412 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry/CO[3]
                         net (fo=1, routed)           0.000    15.412    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.634 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0/O[0]
                         net (fo=1, routed)           0.722    16.355    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0_n_7
    SLICE_X78Y92         LUT4 (Prop_lut4_I3_O)        0.299    16.654 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.232 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2/O[2]
                         net (fo=4, routed)           0.602    17.834    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2_n_5
    SLICE_X78Y95         LUT1 (Prop_lut1_I0_O)        0.301    18.135 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.135    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.668 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0/CO[3]
                         net (fo=21, routed)          1.313    19.981    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.150    20.131 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13/O
                         net (fo=1, routed)           0.479    20.610    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I5_O)        0.326    20.936 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4/O
                         net (fo=15, routed)          0.544    21.481    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4_n_0
    SLICE_X73Y93         LUT6 (Prop_lut6_I5_O)        0.124    21.605 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[12]_INST_0/O
                         net (fo=1, routed)           0.154    21.759    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[12]
    SLICE_X73Y93         LUT3 (Prop_lut3_I2_O)        0.124    21.883 r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[13]_i_1/O
                         net (fo=1, routed)           0.000    21.883    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[13]
    SLICE_X73Y93         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.595    18.575    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X73Y93         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]/C
                         clock pessimism              0.559    19.134    
                         clock uncertainty           -0.084    19.051    
    SLICE_X73Y93         FDRE (Setup_fdre_C_D)        0.029    19.080    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                         -21.883    
  -------------------------------------------------------------------
                         slack                                 -2.803    

Slack (VIOLATED) :        -2.795ns  (required time - arrival time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.611ns  (logic 12.702ns (56.176%)  route 9.909ns (43.824%))
  Logic Levels:           28  (CARRY4=14 LUT1=2 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.806    -0.734    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.275 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/P[3]
                         net (fo=2, routed)           0.803     4.077    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5_n_102
    SLICE_X78Y84         LUT2 (Prop_lut2_I1_O)        0.119     4.196 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4/O
                         net (fo=2, routed)           0.607     4.803    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4_n_0
    SLICE_X78Y85         LUT4 (Prop_lut4_I3_O)        0.355     5.158 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.158    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.671 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.671    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.986 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1/O[3]
                         net (fo=13, routed)          0.644     6.630    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1_n_4
    SLICE_X79Y86         LUT1 (Prop_lut1_I0_O)        0.307     6.937 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     6.937    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.335 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13_n_0
    SLICE_X79Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12_n_0
    SLICE_X79Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__3_i_9/O[1]
                         net (fo=15, routed)          1.036     8.933    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5__0[22]
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.332     9.265 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1/O
                         net (fo=4, routed)           0.682     9.947    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1_n_0
    SLICE_X77Y88         LUT5 (Prop_lut5_I4_O)        0.331    10.278 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    10.278    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.679 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.013 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.848    11.861    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5_n_6
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.332    12.193 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1/O
                         net (fo=2, routed)           0.637    12.830    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1_n_0
    SLICE_X76Y89         LUT4 (Prop_lut4_I3_O)        0.331    13.161 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.161    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5_n_0
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.537 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.537    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4_n_0
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5/O[1]
                         net (fo=7, routed)           0.845    14.705    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5_n_6
    SLICE_X77Y92         LUT3 (Prop_lut3_I2_O)        0.306    15.011 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2/O
                         net (fo=1, routed)           0.000    15.011    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.412 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry/CO[3]
                         net (fo=1, routed)           0.000    15.412    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.634 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0/O[0]
                         net (fo=1, routed)           0.722    16.355    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0_n_7
    SLICE_X78Y92         LUT4 (Prop_lut4_I3_O)        0.299    16.654 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.232 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2/O[2]
                         net (fo=4, routed)           0.602    17.834    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2_n_5
    SLICE_X78Y95         LUT1 (Prop_lut1_I0_O)        0.301    18.135 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.135    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.668 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0/CO[3]
                         net (fo=21, routed)          1.313    19.981    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.150    20.131 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13/O
                         net (fo=1, routed)           0.479    20.610    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I5_O)        0.326    20.936 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4/O
                         net (fo=15, routed)          0.428    21.365    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I5_O)        0.124    21.489 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[3]_INST_0/O
                         net (fo=1, routed)           0.264    21.753    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[3]
    SLICE_X73Y95         LUT3 (Prop_lut3_I2_O)        0.124    21.877 r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[4]_i_1/O
                         net (fo=1, routed)           0.000    21.877    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[4]
    SLICE_X73Y95         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.595    18.575    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X73Y95         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                         clock pessimism              0.559    19.134    
                         clock uncertainty           -0.084    19.051    
    SLICE_X73Y95         FDRE (Setup_fdre_C_D)        0.031    19.082    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                         -21.877    
  -------------------------------------------------------------------
                         slack                                 -2.795    

Slack (VIOLATED) :        -2.765ns  (required time - arrival time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.633ns  (logic 12.702ns (56.123%)  route 9.931ns (43.877%))
  Logic Levels:           28  (CARRY4=14 LUT1=2 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.806    -0.734    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.275 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/P[3]
                         net (fo=2, routed)           0.803     4.077    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5_n_102
    SLICE_X78Y84         LUT2 (Prop_lut2_I1_O)        0.119     4.196 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4/O
                         net (fo=2, routed)           0.607     4.803    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4_n_0
    SLICE_X78Y85         LUT4 (Prop_lut4_I3_O)        0.355     5.158 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.158    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.671 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.671    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.986 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1/O[3]
                         net (fo=13, routed)          0.644     6.630    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1_n_4
    SLICE_X79Y86         LUT1 (Prop_lut1_I0_O)        0.307     6.937 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     6.937    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.335 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13_n_0
    SLICE_X79Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12_n_0
    SLICE_X79Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__3_i_9/O[1]
                         net (fo=15, routed)          1.036     8.933    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5__0[22]
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.332     9.265 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1/O
                         net (fo=4, routed)           0.682     9.947    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1_n_0
    SLICE_X77Y88         LUT5 (Prop_lut5_I4_O)        0.331    10.278 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    10.278    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.679 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.013 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.848    11.861    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5_n_6
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.332    12.193 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1/O
                         net (fo=2, routed)           0.637    12.830    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1_n_0
    SLICE_X76Y89         LUT4 (Prop_lut4_I3_O)        0.331    13.161 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.161    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5_n_0
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.537 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.537    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4_n_0
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5/O[1]
                         net (fo=7, routed)           0.845    14.705    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5_n_6
    SLICE_X77Y92         LUT3 (Prop_lut3_I2_O)        0.306    15.011 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2/O
                         net (fo=1, routed)           0.000    15.011    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.412 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry/CO[3]
                         net (fo=1, routed)           0.000    15.412    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.634 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0/O[0]
                         net (fo=1, routed)           0.722    16.355    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0_n_7
    SLICE_X78Y92         LUT4 (Prop_lut4_I3_O)        0.299    16.654 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.232 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2/O[2]
                         net (fo=4, routed)           0.602    17.834    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2_n_5
    SLICE_X78Y95         LUT1 (Prop_lut1_I0_O)        0.301    18.135 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.135    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.668 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0/CO[3]
                         net (fo=21, routed)          1.313    19.981    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.150    20.131 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13/O
                         net (fo=1, routed)           0.479    20.610    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I5_O)        0.326    20.936 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4/O
                         net (fo=15, routed)          0.411    21.347    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4_n_0
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124    21.471 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[11]_INST_0/O
                         net (fo=1, routed)           0.303    21.774    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[11]
    SLICE_X74Y95         LUT3 (Prop_lut3_I2_O)        0.124    21.898 r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[12]_i_1/O
                         net (fo=1, routed)           0.000    21.898    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[12]
    SLICE_X74Y95         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.597    18.577    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X74Y95         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12]/C
                         clock pessimism              0.559    19.136    
                         clock uncertainty           -0.084    19.053    
    SLICE_X74Y95         FDRE (Setup_fdre_C_D)        0.081    19.134    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                         -21.898    
  -------------------------------------------------------------------
                         slack                                 -2.765    

Slack (VIOLATED) :        -2.760ns  (required time - arrival time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.628ns  (logic 12.702ns (56.134%)  route 9.926ns (43.866%))
  Logic Levels:           28  (CARRY4=14 LUT1=2 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.806    -0.734    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.275 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5/P[3]
                         net (fo=2, routed)           0.803     4.077    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5_n_102
    SLICE_X78Y84         LUT2 (Prop_lut2_I1_O)        0.119     4.196 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4/O
                         net (fo=2, routed)           0.607     4.803    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_4_n_0
    SLICE_X78Y85         LUT4 (Prop_lut4_I3_O)        0.355     5.158 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.158    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_i_8_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.671 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.671    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__0_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.986 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1/O[3]
                         net (fo=13, routed)          0.644     6.630    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3__1_carry__1_n_4
    SLICE_X79Y86         LUT1 (Prop_lut1_I0_O)        0.307     6.937 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     6.937    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.335 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__0_i_13_n_0
    SLICE_X79Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_10_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__2_i_12_n_0
    SLICE_X79Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__3_i_9/O[1]
                         net (fo=15, routed)          1.036     8.933    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address5__0[22]
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.332     9.265 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1/O
                         net (fo=4, routed)           0.682     9.947    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_1_n_0
    SLICE_X77Y88         LUT5 (Prop_lut5_I4_O)        0.331    10.278 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    10.278    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i__carry__4_i_5_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.679 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.679    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__4_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.013 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.848    11.861    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i__carry__5_n_6
    SLICE_X76Y89         LUT3 (Prop_lut3_I1_O)        0.332    12.193 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1/O
                         net (fo=2, routed)           0.637    12.830    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_1_n_0
    SLICE_X76Y89         LUT4 (Prop_lut4_I3_O)        0.331    13.161 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.161    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___238_carry__4_i_5_n_0
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.537 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.537    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__4_n_0
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.860 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5/O[1]
                         net (fo=7, routed)           0.845    14.705    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___238_carry__5_n_6
    SLICE_X77Y92         LUT3 (Prop_lut3_I2_O)        0.306    15.011 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2/O
                         net (fo=1, routed)           0.000    15.011    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___309_carry_i_2_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.412 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry/CO[3]
                         net (fo=1, routed)           0.000    15.412    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.634 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0/O[0]
                         net (fo=1, routed)           0.722    16.355    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___309_carry__0_n_7
    SLICE_X78Y92         LUT4 (Prop_lut4_I3_O)        0.299    16.654 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___329_carry__2_i_7_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.232 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2/O[2]
                         net (fo=4, routed)           0.602    17.834    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___329_carry__2_n_5
    SLICE_X78Y95         LUT1 (Prop_lut1_I0_O)        0.301    18.135 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.135    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/i___369_carry__0_i_2_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.668 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0/CO[3]
                         net (fo=21, routed)          1.313    19.981    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/current_address3_inferred__0/i___369_carry__0_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.150    20.131 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13/O
                         net (fo=1, routed)           0.479    20.610    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_13_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I5_O)        0.326    20.936 f  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4/O
                         net (fo=15, routed)          0.406    21.342    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[15]_INST_0_i_4_n_0
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124    21.466 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_awaddr[5]_INST_0/O
                         net (fo=1, routed)           0.303    21.770    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[5]
    SLICE_X74Y93         LUT3 (Prop_lut3_I2_O)        0.124    21.894 r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[6]_i_1/O
                         net (fo=1, routed)           0.000    21.894    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[6]
    SLICE_X74Y93         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.597    18.577    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X74Y93         FDRE                                         r  design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                         clock pessimism              0.559    19.136    
                         clock uncertainty           -0.084    19.053    
    SLICE_X74Y93         FDRE (Setup_fdre_C_D)        0.081    19.134    design_1_i/text_display_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                 -2.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.403%)  route 0.177ns (55.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.594    -0.570    design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y92         FDRE                                         r  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/Q
                         net (fo=36, routed)          0.177    -0.253    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X2Y36         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.909    -0.764    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.511    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.328    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.932%)  route 0.187ns (57.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.595    -0.569    design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y94         FDRE                                         r  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[13]/Q
                         net (fo=17, routed)          0.187    -0.241    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB18_X2Y36         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.909    -0.764    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.511    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.328    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.475%)  route 0.191ns (57.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.594    -0.570    design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y92         FDRE                                         r  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[7]/Q
                         net (fo=36, routed)          0.191    -0.238    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X2Y36         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.909    -0.764    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.511    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.328    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.128ns (24.106%)  route 0.403ns (75.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.595    -0.569    design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y94         FDRE                                         r  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[9]/Q
                         net (fo=36, routed)          0.403    -0.038    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.903    -0.770    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.261    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.131    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/axi_wdata_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.779%)  route 0.349ns (71.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.565    -0.599    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X68Y87         FDSE                                         r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/axi_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/axi_wdata_reg[12]/Q
                         net (fo=2, routed)           0.349    -0.109    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.882    -0.791    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.220    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/axi_wdata_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.082%)  route 0.344ns (70.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.565    -0.599    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X68Y87         FDSE                                         r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/axi_wdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/axi_wdata_reg[24]/Q
                         net (fo=10, routed)          0.344    -0.114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.874    -0.799    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.228    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/axi_wdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.522%)  route 0.353ns (71.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.565    -0.599    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X68Y87         FDRE                                         r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/axi_wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/axi_wdata_reg[13]/Q
                         net (fo=2, routed)           0.353    -0.105    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.882    -0.791    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.220    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/axi_wdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.146%)  route 0.311ns (70.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.565    -0.599    design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X68Y87         FDRE                                         r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/axi_wdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/axi_wdata_reg[27]/Q
                         net (fo=10, routed)          0.311    -0.160    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.874    -0.799    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243    -0.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.563    -0.601    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X63Y102        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.404    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X63Y102        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.833    -0.839    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X63Y102        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.601    
    SLICE_X63Y102        FDRE (Hold_fdre_C_D)         0.075    -0.526    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.561    -0.603    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y102        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.406    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X61Y102        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.832    -0.841    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y102        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.603    
    SLICE_X61Y102        FDRE (Hold_fdre_C_D)         0.075    -0.528    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y21     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y21     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y12     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y12     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y100    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y100    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y91     design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/irq_delay_inst/delay_reg[11]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y91     design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/irq_delay_inst/delay_reg[11]_srl11/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y94     design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y94     design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y93     design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y94     design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y94     design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y93     design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y100    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y91     design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/irq_delay_inst/delay_reg[11]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y100    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y91     design_1_i/text_display_master_0/U0/text_display_master_v1_0_M00_AXI_inst/irq_delay_inst/delay_reg[11]_srl11/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y92     design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y92     design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y94     design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_awready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y92     design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/axi_bvalid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y95     design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y93     design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/axi_awready_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.593ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.642ns (16.245%)  route 3.310ns (83.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.633    -0.907    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X62Y98         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.484     1.095    design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/s00_axi_aresetn
    SLICE_X69Y93         LUT1 (Prop_lut1_I0_O)        0.124     1.219 f  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/axi_awaddr[15]_i_1/O
                         net (fo=37, routed)          1.826     3.045    design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/s00_axi_aresetn_0
    SLICE_X72Y83         FDCE                                         f  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.588    18.568    design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/s00_axi_aclk
    SLICE_X72Y83         FDCE                                         r  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/clk_reg/C
                         clock pessimism              0.559    19.127    
                         clock uncertainty           -0.084    19.044    
    SLICE_X72Y83         FDCE (Recov_fdce_C_CLR)     -0.405    18.639    design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/clk_reg
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                 15.593    

Slack (MET) :             17.642ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.642ns (34.831%)  route 1.201ns (65.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.633    -0.907    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X62Y98         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.686     0.297    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/s00_axi_aresetn
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.124     0.421 f  design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/axi_awready_i_1/O
                         net (fo=20, routed)          0.516     0.937    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/s00_axi_aresetn_0
    SLICE_X63Y94         FDCE                                         f  design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.511    18.491    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/s00_axi_aclk
    SLICE_X63Y94         FDCE                                         r  design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[0]/C
                         clock pessimism              0.576    19.067    
                         clock uncertainty           -0.084    18.984    
    SLICE_X63Y94         FDCE (Recov_fdce_C_CLR)     -0.405    18.579    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[0]
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                 17.642    

Slack (MET) :             17.642ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.642ns (34.831%)  route 1.201ns (65.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.633    -0.907    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X62Y98         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.686     0.297    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/s00_axi_aresetn
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.124     0.421 f  design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/axi_awready_i_1/O
                         net (fo=20, routed)          0.516     0.937    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/s00_axi_aresetn_0
    SLICE_X63Y94         FDCE                                         f  design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         1.511    18.491    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/s00_axi_aclk
    SLICE_X63Y94         FDCE                                         r  design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[1]/C
                         clock pessimism              0.576    19.067    
                         clock uncertainty           -0.084    18.984    
    SLICE_X63Y94         FDCE (Recov_fdce_C_CLR)     -0.405    18.579    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[1]
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                 17.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.143%)  route 0.441ns (67.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.569    -0.595    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X62Y98         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.244    -0.188    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/s00_axi_aresetn
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.143 f  design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/axi_awready_i_1/O
                         net (fo=20, routed)          0.198     0.055    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/s00_axi_aresetn_0
    SLICE_X63Y94         FDCE                                         f  design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.839    -0.834    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/s00_axi_aclk
    SLICE_X63Y94         FDCE                                         r  design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[0]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X63Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.143%)  route 0.441ns (67.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.569    -0.595    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X62Y98         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.244    -0.188    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/s00_axi_aresetn
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.143 f  design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/axi_awready_i_1/O
                         net (fo=20, routed)          0.198     0.055    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/s00_axi_aresetn_0
    SLICE_X63Y94         FDCE                                         f  design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.839    -0.834    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/s00_axi_aclk
    SLICE_X63Y94         FDCE                                         r  design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[1]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X63Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    design_1_i/ps2_0/U0/ps2_v1_0_S00_AXI_inst/fsm_ps2_inst/FSM_sequential_state2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.209ns (12.760%)  route 1.429ns (87.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.569    -0.595    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X62Y98         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.615     0.183    design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/s00_axi_aresetn
    SLICE_X69Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.228 f  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/axi_awaddr[15]_i_1/O
                         net (fo=37, routed)          0.814     1.043    design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/s00_axi_aresetn_0
    SLICE_X72Y83         FDCE                                         f  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=364, routed)         0.860    -0.813    design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/s00_axi_aclk
    SLICE_X72Y83         FDCE                                         r  design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/clk_reg/C
                         clock pessimism              0.275    -0.538    
    SLICE_X72Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    design_1_i/AXI_VGA_Slave_0/U0/AXI_VGA_Slave_v1_0_S00_AXI_inst/vgagen_generator_inst/clk_divider/clk_reg
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  1.673    





