ram_memory_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../octave_main.srcs/sources_1/ip/ram_memory/ram_memory_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
