  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/liuut/Desktop/Project/test/hls_test/hls_test 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\liuut\Desktop\Project\modules\matadd.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/modules/matadd.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\liuut\Desktop\Project\modules\attention.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/modules/attention.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\liuut\Desktop\Project\modules\matmul.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/modules/matmul.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\liuut\Desktop\Project\modules\maxval_1D.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/modules/maxval_1D.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\liuut\Desktop\Project\modules\softmax.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/modules/softmax.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\liuut\Desktop\Project\modules\transpose.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/modules/transpose.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\liuut\Desktop\Project\testbenches\top_tb.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/liuut/Desktop/Project/testbenches/top_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=attention' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xcu50-fsvh2104-2-e' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=300MHz' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=0.4ns' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [HLS 211-200] Compiling source code C:/Users/liuut/Desktop/Project/testbenches/top_tb.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Linking executable
INFO: [HLS 211-200] Computing HLS IR Information
INFO: [HLS 211-200] Determining source code dependencies
INFO: [SIM 211-200] Running executable
Error at out[0][0]: Expected 0, Got 2
Error at out[0][1]: Expected -21839, Got -1
Error at out[0][2]: Expected 0, Got -4
Error at out[1][0]: Expected 214614236, Got 7
Error at out[1][1]: Expected 0, Got -1
Error at out[1][2]: Expected -1, Got -9
Test failed with 6 errors.
INFO: [SIM 211-200] Analyzing trace data
INFO: [SIM 211-208] Running Code Analyzer
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.541 seconds; peak allocated memory: 273.500 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 16s
