
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
      
      
      <link rel="icon" href="../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.6.4">
    
    
      
        <title>Index - Frank's Notes</title>
      
    
    
      <link rel="stylesheet" href="../../assets/stylesheets/main.8608ea7d.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#file-flow" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../.." title="Frank&#39;s Notes" class="md-header__button md-logo" aria-label="Frank's Notes" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Frank's Notes
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Index
            
          </span>
        </div>
      </div>
    </div>
    
    
      <script>var palette=__md_get("__palette");if(palette&&palette.color){if("(prefers-color-scheme)"===palette.color.media){var media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']");palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent")}for(var[key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



  

<nav class="md-nav md-nav--primary md-nav--integrated" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../.." title="Frank&#39;s Notes" class="md-nav__button md-logo" aria-label="Frank's Notes" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    Frank's Notes
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../.." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Help
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Y2025/Y2025-02/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2025-02
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Y2025/Y2025-01/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2025-01
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Y2024/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2024
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../schematics/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Schematics
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../pins/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Pins
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../tutorial/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Tutorial
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../resources/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Resources
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../papers/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Papers
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../facts/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Facts
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Projects
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../github/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Github Collection
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../templates/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Templates
    
  </span>
  

      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  



<h2 id="file-flow">File Flow</h2>
<p>This diagram is the flow of files from design to bit file. (bit file is the data go to fpga as programe)</p>
<p>We forcus on the Green part, Most of them are Python code.</p>
<p>I know simulation is important,</p>
<p>But now let's just rock the chip, without worried too much about simulation.</p>
<h2 id="begin">Begin</h2>
<p>Let's write gateware use python with Litex.</p>
<p>https://github.com/enjoy-digital/litex</p>
<p>I like FPGA very much, and I use it since XC3000 seriese came out.</p>
<p>In the old time, you need to write verilog or vhdl to program FPGA.</p>
<p>(I know there are block diagram tools, but that is not very easy to scale)</p>
<p>So,</p>
<p>With the help of Litex and Migen, We can use Python to do the job.</p>
<p>Without open the build tool from vendor . (like Vivado ....)</p>
<p>Fire VSCode, write the function you want.</p>
<p>Just like write any python code.</p>
<p>We can forcus on our design and forget the hassle of the vendor tools. (like Vivado..)</p>
<p>It is a good idea to learn more about fpga and vendor tool. If you want more.</p>
<h2 id="board-1">Board 1</h2>
<p>To learn FPGA design , you may need FPGA board like the one in the picture.</p>
<p>These kind of board provide many Input Switch, Output LED for you to enter and display data.</p>
<p>But, </p>
<p>With LiteX , you can use Host PC Python code to provide the data and read out the result.</p>
<p>Or use ILA to capture the wave form then dispay on gtkWave. </p>
<p>(Vandor provide these tool , too, but if you can consolidate eveything in one language and better language, why not)</p>
<p>So, you don't need these kind of board anymore.</p>
<p>But sometimes you need the IO Port, like PCIE, HSMI?, ethernet, </p>
<p>So pick the board with the IO you are interesting with.</p>
<h2 id="board-2">Board 2</h2>
<p>My criteria to select a learning fpga board is based on </p>
<p>1.At least one user led.</p>
<p>for heartbeat display. </p>
<p>2.Direct UART to USB connector</p>
<p>for Host debug.</p>
<p>3.Direct USB Programming , no download cable needed.</p>
<p>Above board is from Microphase A7-Lite. </p>
<p>I have use it for prototyping and testing tool.</p>
<h2 id="host-software">Host Software</h2>
<ol>
<li>
<p>PC with 16G Memory</p>
</li>
<li>
<p>OS Ubuntu 20.04 or Windows with VirtualBox + Ubuntu 20.04</p>
</li>
<li>
<p>Hardisk &gt; 120G</p>
</li>
<li>
<p>Vendor Tools, Linux Version </p>
</li>
</ol>
<p>I use Vivado 2018.3, because the vivado 2018 is smaller.</p>
<p>https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/archive.html</p>
<p>If vivado installation hang.</p>
<p>sudo apt update
sudo apt upgrade
sudo apt install libncurses5
sudo apt install libtinfo5
sudo apt install libncurses5-dev libncursesw5-dev
sudo apt install ncurses-compat-libs
for Ubuntu 20.04</p>
<ol>
<li>iceStorm tool chain for Lattice ICE40 and ECP5 </li>
</ol>
<p>https://clifford.at/icestorm</p>
<ol>
<li>LiteX (follow the instruction on Github)</li>
</ol>
<p>https://github.com/enjoy-digital/litex</p>
<ol>
<li>LiteX-Boards from LiteX-Hub</li>
</ol>
<p>https://github.com/litex-hub/litex-boards</p>
<ol>
<li>OpenFPGALoader</li>
</ol>
<p>https://github.com/trabucayre/openFPGALoader</p>
<p>8.GTKWave</p>
<p>sudo apt-get install gtkwave</p>
<p>9.VSCode 
https://code.visualstudio.com/</p>
<p>HDL,HLS and Digital Design
We use Python as HDL. It is not HLS.</p>
<p>Which means you still need to know Digital Logic Design</p>
<p>Note:</p>
<p>HDL stand for hardware description language.</p>
<p>verilog and vhdl are HDL</p>
<p>migen, Amaranth are python based HDL</p>
<p>Chisel are Scala based HDL</p>
<p>HLS stand for high level synthesis</p>
<p>HLS let you use normal C program to describe the operation you want hardware to do.</p>
<p>systemC and some vendor specific C belong to that.</p>
<h2 id="basic-digital-logic-design">Basic Digital Logic Design:</h2>
<p>Combination Logic:</p>
<div class="language-text highlight"><pre><span></span><code>Not, And, Or, Xor, Mux, DeMux, Encoder, Decoder,....
</code></pre></div>
<p>Sequential Logic:</p>
<div class="language-text highlight"><pre><span></span><code>Dff, Dff with Reset, Counter, Shift_Register, ...
</code></pre></div>
<p>Clock Domain Crossing</p>
<p>Bus Protocol:</p>
<div class="language-text highlight"><pre><span></span><code>Wishbone Bus, AXI Bus, AXI Stream, ...
</code></pre></div>
<p>Basic IO Protocol:</p>
<div class="language-text highlight"><pre><span></span><code>UART, I2C, SPI,...
</code></pre></div>
<p>Complex IO:</p>
<div class="language-text highlight"><pre><span></span><code>PCIE, DDR, Ethernet, USB,....
</code></pre></div>
<p>Terminology:</p>
<div class="language-text highlight"><pre><span></span><code>Signal, Clock, Reset, Bus, Ready, Valid, .....
</code></pre></div>
<p>Your should familiar with above stuff.</p>
<p>If not, YouTub or Udemy have some lessons for Digital Logic Design.</p>
<h2 id="verilog">Verilog</h2>
<p>Why I use migen/Amaranth as HDL , instead of Verilog. </p>
<p>Because:</p>
<p>Verilog is not good at data encapsulation. </p>
<p>It is messy when you try to wiring stuff together.</p>
<p>It lack modern language feature like namespace to help you module your code.</p>
<p>Use python you treat wire as data , you can move it around, pass it around.</p>
<p>Group wire together, manipulate them as whole.</p>
<p>It make the code easy to read and debug.</p>
<p>You will see latter.</p>
<p>Verilog is  Assembly code for Synthesizer to generate gateware. </p>
<p>migen/Amaranth are C code  for People to read.</p>
<h2 id="define-board-io-ports-board-a7lite">Define Board IO Ports (Board-A7Lite)</h2>
<p>from migen import *</p>
<p>from litex.gen import *
from litex.build.generic_platform import *</p>
<p>_io = [
    ("clk50", 0, Pins("J19"), IOStandard("LVCMOS33")),
    ("reset",  0, Pins("L18"), IOStandard("LVCMOS33")),
    ("serial", 0,
        Subsignal("tx", Pins("V2")),
        Subsignal("rx", Pins("U2")),
        IOStandard("LVCMOS33"),
    ),
]</p>
<p>a7lite_io.py</p>
<p>Check the board's schematics design, and find these signal.
1. Clock
2. Reset
3. UART</p>
<h2 id="kick-starting-minimum-code">Kick Starting Minimum Code</h2>
<h1 id="usrbinenv-python3">!/usr/bin/env python3</h1>
<p>from migen import *</p>
<p>from litex.gen import *
from litex.soc.interconnect.csr import *</p>
<p>from litex.build.generic_platform import *
from litex.build.xilinx import XilinxPlatform</p>
<p>from litex.soc.integration.soc_core import *
from litex.soc.integration.builder import *</p>
<p>from litex.soc.cores.clock import *
from litex.soc.cores.uart import UARTWishboneBridge
from litex.soc.cores import dna</p>
<p>from a7lite_io import _io</p>
<p>class Platform(XilinxPlatform): #-------------&gt; 1
    default_clk_name   = "clk50"
    default_clk_period = 1e9/50e6</p>
<div class="language-text highlight"><pre><span></span><code>def __init__(self):
    XilinxPlatform.__init__(self, &quot;xc7a35t-fgg484-2&quot;, 
                            _io, toolchain=&quot;vivado&quot;) 
    #---&gt; 2
</code></pre></div>
<h1 id="design-">Design -------------------------------------------------------------------------------------------</h1>
<h1 id="create-our-platform-fpga-interface">Create our platform (fpga interface)</h1>
<h1 id="crg-">CRG ----------------------------------------------------------------------------------------------</h1>
<p>class CRG(LiteXModule): #------------&gt; 3
    def <strong>init</strong>(self, platform, sys_clk_freq):
        self.cd_sys       = ClockDomain()
        self.cd_sys4x     = ClockDomain()
        self.cd_sys4x_dqs = ClockDomain()
        self.cd_idelay    = ClockDomain()</p>
<div class="language-text highlight"><pre><span></span><code>    # Clk/Rst
    clk50 = platform.request(&quot;clk50&quot;)

    # PLL
    self.pll = pll = S7MMCM(speedgrade=-1)
    self.comb += pll.reset.eq(~platform.request(&quot;reset&quot;))
    #self.comb += pll.reset.eq(self.rst)
    pll.register_clkin(clk50, 50e6) #---&gt; Claim input clk is 50MHz
    pll.create_clkout(self.cd_sys,       sys_clk_freq)
    pll.create_clkout(self.cd_sys4x,     4*sys_clk_freq)
    pll.create_clkout(self.cd_sys4x_dqs, 4*sys_clk_freq, phase=90)
    pll.create_clkout(self.cd_idelay,    sys_clk_freq)
    platform.add_false_path_constraints(self.cd_sys.clk, pll.clkin) 
    # Ignore sys_clk to pll.clkin path created by SoC&#39;s rst.

    self.idelayctrl = S7IDELAYCTRL(self.cd_idelay)
</code></pre></div>
<h1 id="create-our-soc-fpga-description">Create our soc (fpga description)</h1>
<p>class BaseSoC(SoCMini):
    def <strong>init</strong>(self, platform, **kwargs):
        sys_clk_freq = int(100e6)</p>
<div class="language-text highlight"><pre><span></span><code>    # SoCMini (No CPU, we are controlling the SoC over UART)
    SoCMini.__init__(self, platform, sys_clk_freq,  
                     csr_data_width=32,
                     ident=&quot;Hello World \r\n&quot;, 
                     ident_version=True) #----------------&gt; 4

    # Clock Reset Generation
    self.submodules.crg = CRG(platform, sys_clk_freq)

    # No CPU, use Serial to control Wishbone bus
    self.add_uartbone(name=&quot;uart_debug&quot;, baudrate=115200)  #---------&gt;5

    # FPGA identification
    self.submodules.dna = dna.DNA()
    self.add_csr(&quot;dna&quot;) #------&gt; 6
</code></pre></div>
<h1 id="initialization-">Initialization ----------------------------------------------------------------------------------</h1>
<p>platform = Platform()
soc = BaseSoC(platform)</p>
<h1 id="build-">Build --------------------------------------------------------------------------------------------</h1>
<p>builder = Builder(soc, output_dir="build", csr_csv="test/csr.csv") </p>
<h1 id="-7">-----&gt;7</h1>
<p>builder.build(build_name="top1") #-----&gt;8</p>
<p>a7lite.py 
(Any file name you like, I use the board name
Most people use the function name of the FPGA)</p>
<ol>
<li>What platform it use. (Which FPGA Vendor)</li>
<li>Define the FPGA deivce type. "xc7a35t-fgg484-2" </li>
<li>Create System Clocks from clk50 external clock source</li>
<li>Create an SOC with No SOC inside but have a Wishbone Bus System</li>
<li>Create an UART Wishbone Bus Master , 
for Host access System CSR &lt;--- Explain Latter</li>
<li>Add an CSR to access FPGA Identification Code</li>
<li>Build the gateware under build folder and 
generate CSR access register file in test folder.</li>
<li>gateware bit file name set to top.bit</li>
</ol>
<p>I use this "minimum code" as my stating point.</p>
<h2 id="folder-structure">Folder Structure</h2>
<p>Before run the code</p>
<p>Create a test folder for LiteX 's csr register address table.</p>
<p>After run &gt;python3 a7lite.py</p>
<p>You will get a build folder with</p>
<p>gateware folder for fpga build process log</p>
<p>and software folder for soc bios code. </p>
<p>(the bare minimum code don't have soc , so there is no bios code)</p>
<h2 id="load-bit-file-to-fpga">Load bit file to FPGA</h2>
<p>After create the bit file.
You need to load it to FPGA.
I wrote a load.py to load the bit file.</p>
<p>load.py</p>
<h1 id="usrbinenv-python3_1">!/usr/bin/env python3</h1>
<p>import os</p>
<h1 id="ossystemopenfpgaloader-scan-usb">os.system("openFPGALoader --scan-usb")</h1>
<h1 id="ossystemopenfpgaloader-buildgatewaretop1bit">os.system("openFPGALoader ./build/gateware/top1.bit")</h1>
<h1 id="ossystemopenfpgaloader-c-digilent_hs3-buildgatewaretop1bit">os.system("openFPGALoader -c digilent_hs3 ./build/gateware/top1.bit")</h1>
<p>os.system("openFPGALoader -c digilent_hs2 ./build/gateware/top1.bit")</p>
<p>You need to know the cable type.
Run &gt;openFPGALoader --scan-usb
and then pick the right cable type
Mine is digilent_HS2</p>
<p>Run &gt;openFPGALoader -c digilent_hs2 ./build/gateware/top1.bit</p>
<h2 id="start-host-debug-server">Start Host Debug Server</h2>
<p>start_server.py</p>
<h1 id="usrbinenv-python3_2">!/usr/bin/env python3</h1>
<p>import os</p>
<p>cmd = "litex_server --uart --uart-port=/dev/ttyUSB0"</p>
<h1 id="cmd-litex_server-jtag-jtag-configopenocd_xc7_ft232cfg">cmd = "litex_server --jtag --jtag-config=openocd_xc7_ft232.cfg"</h1>
<h1 id="cmd-litex_server-jtag-jtag-configopenocd_xc7_ft2232cfg">cmd = "litex_server --jtag --jtag-config=openocd_xc7_ft2232.cfg"</h1>
<p>os.system(cmd)</p>
<p>We need to start a host debug server , 
depends on the debug interface.
You can use UART, Jtag, ethernet, SPI....</p>
<p>Reference 
https://github.com/enjoy-digital/litex/wiki/Use-Host-Bridge-to-control-debug-a-SoC</p>
<h2 id="test_identifierpy">Test_Identifier.py</h2>
<h1 id="usrbinenv-python3_3">!/usr/bin/env python3</h1>
<p>from litex import RemoteClient</p>
<p>wb = RemoteClient()
wb.open()</p>
<p>print("Test Read Identifyer")</p>
<h1 id="get-identifier">get identifier</h1>
<p>fpga_id = ""
for i in range(256):
    c = chr(wb.read(wb.bases.identifier_mem + 4*i) &amp; 0xff)
    fpga_id += c
    if c == "\0":
        break
print("fpga_id: " + fpga_id)</p>
<p>I put all my test in test folder. 
Generated csr.csv is also in the test folder.</p>
<p>By default the RemoteClient() will open csr.csv
So it will know each CSR's address by name.
The we can access these CSR easily.</p>
<p>The CSR we read is the  ident define in the SocMini.</p>
<h2 id="what-is-csr">What is CSR</h2>
<p>Reference:
https://github.com/enjoy-digital/litex/wiki/CSR-Bus</p>
<p>CSR is the 2nd best thing in Litex
First is the Build System. (We will talk about it later)</p>
<p>CSR stand for Control Staus Register
If FPGA is a function, CSR is the parameter you pass into the function.</p>
<p>All the CSR can be access through Wishbone Bus system.</p>
<p>And you can access Wishbone Bus from Host </p>
<p>https://en.wikipedia.org/wiki/Wishbone_(computer_bus)</p>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "../..", "features": ["toc.integrate", "content.code.select", "content.code.copy"], "search": "../../assets/javascripts/workers/search.f8cc74c7.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../../assets/javascripts/bundle.f1b6f286.min.js"></script>
      
    
  </body>
</html>