// Seed: 306015748
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout uwire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign id_2 = -1'b0;
endmodule
module module_0 #(
    parameter id_10 = 32'd56,
    parameter id_4  = 32'd37,
    parameter id_5  = 32'd91,
    parameter id_6  = 32'd16,
    parameter id_7  = 32'd85
) (
    output uwire id_0,
    output wand  module_2,
    output wire  id_2
);
  logic _id_4;
  ;
  integer [-1 : -1 'b0 !=  -1 'b0] _id_5;
  ;
  localparam id_6 = 1;
  parameter [-1  +  id_6  *  id_4  -  id_5 : id_4] id_7 = !id_6 == 1;
  assign id_2 = id_4;
  wire [id_6 : id_6  ==  id_7] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  localparam id_9 = -1 * id_7 * id_7;
  wire _id_10;
  id_11 :
  assert property (@(posedge id_5) id_10 == 1)
  else $unsigned(id_6);
  ;
  assign id_4 = id_6;
  wire id_12;
endmodule
