<html>
<head>
<title>AUX - RPi Registers</title>
<style>table,td { border: 1px solid black; }</style>
</head>
<body>
<font face='sans-serif'><a href='index.html'>&lt;&lt; RPi Registers Index</a><br><br>
<h1>Register Region: AUX (0x7E215000)</h1>
<h2>Info</h2>
<table><tr><th>Name</th><th>Value</th></tr>
<tr><td>&nbsp;base&nbsp;</td><td>&nbsp;<pre>0x7E215000</pre>&nbsp;</td></tr>
</table>

<h2>Registers</h2>
<table><tr><th>Register Name</th><th>Address</th><th>Type</th><th>Width</th><th>Mask</th><th>Reset</th></tr>
<tr><td>&nbsp;AUX_MU_IO&nbsp;</td><td>&nbsp;<pre>0x7e215040</pre>&nbsp;</td><td align=center>&nbsp;MU_IO&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_BDLS&nbsp;</td><td>&nbsp;<pre>0x7e215040</pre>&nbsp;</td><td align=center>&nbsp;MU_BDLS&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_BDMS&nbsp;</td><td>&nbsp;<pre>0x7e215044</pre>&nbsp;</td><td align=center>&nbsp;MU_BDMS&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_IER&nbsp;</td><td>&nbsp;<pre>0x7e215044</pre>&nbsp;</td><td align=center>&nbsp;MU_IER&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_IIR&nbsp;</td><td>&nbsp;<pre>0x7e215048</pre>&nbsp;</td><td align=center>&nbsp;MU_IIR&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_FCR&nbsp;</td><td>&nbsp;<pre>0x7e215048</pre>&nbsp;</td><td align=center>&nbsp;MU_FCR&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_LCR&nbsp;</td><td>&nbsp;<pre>0x7e21504c</pre>&nbsp;</td><td align=center>&nbsp;MU_LCR&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_MCR&nbsp;</td><td>&nbsp;<pre>0x7e215050</pre>&nbsp;</td><td align=center>&nbsp;MU_MCR&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_LSR&nbsp;</td><td>&nbsp;<pre>0x7e215054</pre>&nbsp;</td><td align=center>&nbsp;MU_LSR&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_MSR&nbsp;</td><td>&nbsp;<pre>0x7e215058</pre>&nbsp;</td><td align=center>&nbsp;MU_MSR&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_CNTL&nbsp;</td><td>&nbsp;<pre>0x7e215060</pre>&nbsp;</td><td align=center>&nbsp;MU_CNTL&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT&nbsp;</td><td>&nbsp;<pre>0x7e215064</pre>&nbsp;</td><td align=center>&nbsp;MU_STAT&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_BAUD&nbsp;</td><td>&nbsp;<pre>0x7e215068</pre>&nbsp;</td><td align=center>&nbsp;MU_BAUD&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI0_CNTL0&nbsp;</td><td>&nbsp;<pre>0x7e215080</pre>&nbsp;</td><td align=center>&nbsp;SPI0_CNTL0&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI0_CNTL1&nbsp;</td><td>&nbsp;<pre>0x7e215084</pre>&nbsp;</td><td align=center>&nbsp;SPI0_CNTL1&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI0_STAT&nbsp;</td><td>&nbsp;<pre>0x7e215088</pre>&nbsp;</td><td align=center>&nbsp;SPI0_STAT&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI0_PEEK&nbsp;</td><td>&nbsp;<pre>0x7e21508c</pre>&nbsp;</td><td align=center>&nbsp;SPI0_PEEK&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI0_IO&nbsp;</td><td>&nbsp;<pre>0x7e2150a0</pre>&nbsp;</td><td align=center>&nbsp;SPI0_IO&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI0_TXHOLD&nbsp;</td><td>&nbsp;<pre>0x7e2150b0</pre>&nbsp;</td><td align=center>&nbsp;SPI0_TXHOLD&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI1_CNTL0&nbsp;</td><td>&nbsp;<pre>0x7e2150c0</pre>&nbsp;</td><td align=center>&nbsp;SPI1_CNTL0&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI1_CNTL1&nbsp;</td><td>&nbsp;<pre>0x7e2150c4</pre>&nbsp;</td><td align=center>&nbsp;SPI1_CNTL1&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI1_STAT&nbsp;</td><td>&nbsp;<pre>0x7e2150c8</pre>&nbsp;</td><td align=center>&nbsp;SPI1_STAT&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI1_PEEK&nbsp;</td><td>&nbsp;<pre>0x7e2150cc</pre>&nbsp;</td><td align=center>&nbsp;SPI1_PEEK&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI1_IO&nbsp;</td><td>&nbsp;<pre>0x7e2150e0</pre>&nbsp;</td><td align=center>&nbsp;SPI1_IO&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI1_TXHOLD&nbsp;</td><td>&nbsp;<pre>0x7e2150f0</pre>&nbsp;</td><td align=center>&nbsp;SPI1_TXHOLD&nbsp;</td><td align=center>&nbsp;&nbsp;</td><td>&nbsp;<pre></pre>&nbsp;</td><td align=center>&nbsp;<pre></pre>&nbsp;</td></tr>
</table>

<h2>Unsupported Defines</h2>
<table><tr><th>Define</th><th>Value</th></tr>
<tr><td>&nbsp;AUX_ENABLES&nbsp;</td><td align=center>&nbsp;<pre>0x7e215004</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_ENABLE_MINIUART&nbsp;</td><td align=center>&nbsp;<pre>0x01</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_ENABLE_SPI0&nbsp;</td><td align=center>&nbsp;<pre>0x02</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_ENABLE_SPI1&nbsp;</td><td align=center>&nbsp;<pre>0x04</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_IO_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x7E215000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_IRQ&nbsp;</td><td align=center>&nbsp;<pre>0x7e215000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_CNTL_AUCTSINV&nbsp;</td><td align=center>&nbsp;<pre>0x80</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_CNTL_AURTRINV&nbsp;</td><td align=center>&nbsp;<pre>0x40</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_CNTL_AUTO_CTS&nbsp;</td><td align=center>&nbsp;<pre>0x08</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_CNTL_AUTO_RTR&nbsp;</td><td align=center>&nbsp;<pre>0x04</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_CNTL_FLOW1&nbsp;</td><td align=center>&nbsp;<pre>0x20</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_CNTL_FLOW2&nbsp;</td><td align=center>&nbsp;<pre>0x10</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_CNTL_FLOW3&nbsp;</td><td align=center>&nbsp;<pre>0x00</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_CNTL_FLOW4&nbsp;</td><td align=center>&nbsp;<pre>0x30</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_CNTL_REC_ENBL&nbsp;</td><td align=center>&nbsp;<pre>0x01</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_CNTL_TRN_ENBL&nbsp;</td><td align=center>&nbsp;<pre>0x02</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_FCR_RXCLR&nbsp;</td><td align=center>&nbsp;<pre>0x02</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_FCR_TXCLR&nbsp;</td><td align=center>&nbsp;<pre>0x04</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_IER_RXIRQEN&nbsp;</td><td align=center>&nbsp;<pre>0x01</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_IER_TXIRQEN&nbsp;</td><td align=center>&nbsp;<pre>0x02</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_IIR_IRQ&nbsp;</td><td align=center>&nbsp;<pre>0x06</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_IIR_NOIRQS&nbsp;</td><td align=center>&nbsp;<pre>0x01</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_LCR_7BITS&nbsp;</td><td align=center>&nbsp;<pre>0x02</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_LCR_8BITS&nbsp;</td><td align=center>&nbsp;<pre>0x03</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_LCR_BREAK&nbsp;</td><td align=center>&nbsp;<pre>0x40</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_LCR_DLAB&nbsp;</td><td align=center>&nbsp;<pre>0x80</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_LSR_DR&nbsp;</td><td align=center>&nbsp;<pre>0x01</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_LSR_OE&nbsp;</td><td align=center>&nbsp;<pre>0x02</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_LSR_TEMT&nbsp;</td><td align=center>&nbsp;<pre>0x40</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_LSR_THRE&nbsp;</td><td align=center>&nbsp;<pre>0x20</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_MCR_RTS&nbsp;</td><td align=center>&nbsp;<pre>0x02</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_MSR_CTS&nbsp;</td><td align=center>&nbsp;<pre>0x10</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_SCRATCH&nbsp;</td><td align=center>&nbsp;<pre>0x7e21505c</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT_CTS&nbsp;</td><td align=center>&nbsp;<pre>0x00000080</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT_RTR&nbsp;</td><td align=center>&nbsp;<pre>0x00000040</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT_RXFILL&nbsp;</td><td align=center>&nbsp;<pre>0x00FF0000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT_RX_DATA&nbsp;</td><td align=center>&nbsp;<pre>0x00000001</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT_RX_IDLE&nbsp;</td><td align=center>&nbsp;<pre>0x00000004</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT_RX_OFLW&nbsp;</td><td align=center>&nbsp;<pre>0x00000010</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT_TXDONE&nbsp;</td><td align=center>&nbsp;<pre>0x00000200</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT_TXEMPTY&nbsp;</td><td align=center>&nbsp;<pre>0x00000100</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT_TXFILL&nbsp;</td><td align=center>&nbsp;<pre>0xFF000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT_TX_FULL&nbsp;</td><td align=center>&nbsp;<pre>0x00000020</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT_TX_IDLE&nbsp;</td><td align=center>&nbsp;<pre>0x00000008</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_MU_STAT_TX_SPACE&nbsp;</td><td align=center>&nbsp;<pre>0x00000002</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_BITS&nbsp;</td><td align=center>&nbsp;<pre>0x0000003F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_CS0_N&nbsp;</td><td align=center>&nbsp;<pre>0x000C0000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_CS1_N&nbsp;</td><td align=center>&nbsp;<pre>0x000A0000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_CS2_N&nbsp;</td><td align=center>&nbsp;<pre>0x00060000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_CSA_N&nbsp;</td><td align=center>&nbsp;<pre>0x00000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_CSFROMFF&nbsp;</td><td align=center>&nbsp;<pre>0x00008000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_CS_HIGH&nbsp;</td><td align=center>&nbsp;<pre>0x000E0000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_FFCLR&nbsp;</td><td align=center>&nbsp;<pre>0x00000200</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_HOLD0&nbsp;</td><td align=center>&nbsp;<pre>0x00000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_HOLD10&nbsp;</td><td align=center>&nbsp;<pre>0x00003000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_HOLD4&nbsp;</td><td align=center>&nbsp;<pre>0x00001000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_HOLD7&nbsp;</td><td align=center>&nbsp;<pre>0x00002000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_INFALL&nbsp;</td><td align=center>&nbsp;<pre>0x00000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_INRISE&nbsp;</td><td align=center>&nbsp;<pre>0x00000400</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_INVCLK&nbsp;</td><td align=center>&nbsp;<pre>0x00000080</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_OUTFALL&nbsp;</td><td align=center>&nbsp;<pre>0x00000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_OUTMS&nbsp;</td><td align=center>&nbsp;<pre>0x00000040</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_OUTRISE&nbsp;</td><td align=center>&nbsp;<pre>0x00000100</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_POSTIN&nbsp;</td><td align=center>&nbsp;<pre>0x00010000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_SERENBL&nbsp;</td><td align=center>&nbsp;<pre>0x00000800</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_SPEED&nbsp;</td><td align=center>&nbsp;<pre>0xFFF00000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_SPEEDSHFT&nbsp;</td><td align=center>&nbsp;<pre>20</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL0_VARWID&nbsp;</td><td align=center>&nbsp;<pre>0x00004000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL1_CSPLUS1&nbsp;</td><td align=center>&nbsp;<pre>0x00000100</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL1_CSPLUS2&nbsp;</td><td align=center>&nbsp;<pre>0x00000200</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL1_CSPLUS3&nbsp;</td><td align=center>&nbsp;<pre>0x00000300</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL1_CSPLUS4&nbsp;</td><td align=center>&nbsp;<pre>0x00000400</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL1_CSPLUS5&nbsp;</td><td align=center>&nbsp;<pre>0x00000500</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL1_CSPLUS6&nbsp;</td><td align=center>&nbsp;<pre>0x00000600</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL1_CSPLUS7&nbsp;</td><td align=center>&nbsp;<pre>0x00000700</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL1_DONEIRQ&nbsp;</td><td align=center>&nbsp;<pre>0x00000080</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL1_EMPTYIRQ&nbsp;</td><td align=center>&nbsp;<pre>0x00000040</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL1_HOLDIN&nbsp;</td><td align=center>&nbsp;<pre>0x00000001</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_CNTL1_INMS&nbsp;</td><td align=center>&nbsp;<pre>0x00000002</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_STAT_BITCNT&nbsp;</td><td align=center>&nbsp;<pre>0x0000003F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_STAT_BUSY&nbsp;</td><td align=center>&nbsp;<pre>0x00000040</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_STAT_RXEMPTY&nbsp;</td><td align=center>&nbsp;<pre>0x00000080</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_STAT_RXFILL&nbsp;</td><td align=center>&nbsp;<pre>0x000F0000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_STAT_RXFULL&nbsp;</td><td align=center>&nbsp;<pre>0x00000100</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_STAT_TXEMPTY&nbsp;</td><td align=center>&nbsp;<pre>0x00000200</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_STAT_TXFILL&nbsp;</td><td align=center>&nbsp;<pre>0x0F000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AUX_SPI_STAT_TXFULL&nbsp;</td><td align=center>&nbsp;<pre>0x00000400</pre>&nbsp;</td></tr>
</table>

<h2>Register info</h2>
<br><br><a href='index.html'>&lt;&lt; RPi Registers Index</a>
</font>
</body>
</html>
