Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jul 23 19:33:52 2021
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file System_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
| Design       : System_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 157
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 123        |
| LUTAR-1   | Warning          | LUT drives async reset alert | 2          |
| TIMING-20 | Warning          | Non-clocked latch            | 32         |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/LRCLK_Shift_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/LRCLK_Shift_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/LRCLK_Sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/LRCLK_Sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/SCLK_Sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/SCLK_Sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/SD_Sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/Receiver/SD_Sync_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_hsdata_ff_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/src_sendd_ff_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/lpf_asr_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/lpf_exr_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/EXT_LPF/lpf_int_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/Core_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/core_dec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/core_dec_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/core_dec_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/from_sys_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/pr_dec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/pr_dec_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/pr_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin System_i/Reset_Audio/U0/SEQ/seq_clr_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[0] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[10] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[11] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[12] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[13] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[14] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[15] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[16] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[17] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[18] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[19] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[1] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[20] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[21] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[22] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[23] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[24] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[25] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[26] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[27] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[28] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[29] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[2] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[30] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[31] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[3] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[4] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[5] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[6] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[7] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[8] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[9] cannot be properly analyzed as its control pin System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[9]/G is not reached by a timing clock
Related violations: <none>


