
gps.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072a0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08007440  08007440  00008440  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007904  08007904  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007904  08007904  00008904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800790c  0800790c  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800790c  0800790c  0000890c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007910  08007910  00008910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007914  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  200001d4  08007ae8  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000048c  08007ae8  0000948c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008eaa  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b42  00000000  00000000  000120ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c0  00000000  00000000  00013bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005d3  00000000  00000000  000143b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000167f2  00000000  00000000  00014983  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a586  00000000  00000000  0002b175  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000878c8  00000000  00000000  000356fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bcfc3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033f4  00000000  00000000  000bd008  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000c03fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007428 	.word	0x08007428

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08007428 	.word	0x08007428

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9a0 	b.w	8001010 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	460c      	mov	r4, r1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d14e      	bne.n	8000dfe <__udivmoddi4+0xaa>
 8000d60:	4694      	mov	ip, r2
 8000d62:	458c      	cmp	ip, r1
 8000d64:	4686      	mov	lr, r0
 8000d66:	fab2 f282 	clz	r2, r2
 8000d6a:	d962      	bls.n	8000e32 <__udivmoddi4+0xde>
 8000d6c:	b14a      	cbz	r2, 8000d82 <__udivmoddi4+0x2e>
 8000d6e:	f1c2 0320 	rsb	r3, r2, #32
 8000d72:	4091      	lsls	r1, r2
 8000d74:	fa20 f303 	lsr.w	r3, r0, r3
 8000d78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d7c:	4319      	orrs	r1, r3
 8000d7e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f f68c 	uxth.w	r6, ip
 8000d8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d92:	fb07 1114 	mls	r1, r7, r4, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb04 f106 	mul.w	r1, r4, r6
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x64>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000daa:	f080 8112 	bcs.w	8000fd2 <__udivmoddi4+0x27e>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 810f 	bls.w	8000fd2 <__udivmoddi4+0x27e>
 8000db4:	3c02      	subs	r4, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a59      	subs	r1, r3, r1
 8000dba:	fa1f f38e 	uxth.w	r3, lr
 8000dbe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dc2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dca:	fb00 f606 	mul.w	r6, r0, r6
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	d90a      	bls.n	8000de8 <__udivmoddi4+0x94>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dda:	f080 80fc 	bcs.w	8000fd6 <__udivmoddi4+0x282>
 8000dde:	429e      	cmp	r6, r3
 8000de0:	f240 80f9 	bls.w	8000fd6 <__udivmoddi4+0x282>
 8000de4:	4463      	add	r3, ip
 8000de6:	3802      	subs	r0, #2
 8000de8:	1b9b      	subs	r3, r3, r6
 8000dea:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11d      	cbz	r5, 8000dfa <__udivmoddi4+0xa6>
 8000df2:	40d3      	lsrs	r3, r2
 8000df4:	2200      	movs	r2, #0
 8000df6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d905      	bls.n	8000e0e <__udivmoddi4+0xba>
 8000e02:	b10d      	cbz	r5, 8000e08 <__udivmoddi4+0xb4>
 8000e04:	e9c5 0100 	strd	r0, r1, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e7f5      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000e0e:	fab3 f183 	clz	r1, r3
 8000e12:	2900      	cmp	r1, #0
 8000e14:	d146      	bne.n	8000ea4 <__udivmoddi4+0x150>
 8000e16:	42a3      	cmp	r3, r4
 8000e18:	d302      	bcc.n	8000e20 <__udivmoddi4+0xcc>
 8000e1a:	4290      	cmp	r0, r2
 8000e1c:	f0c0 80f0 	bcc.w	8001000 <__udivmoddi4+0x2ac>
 8000e20:	1a86      	subs	r6, r0, r2
 8000e22:	eb64 0303 	sbc.w	r3, r4, r3
 8000e26:	2001      	movs	r0, #1
 8000e28:	2d00      	cmp	r5, #0
 8000e2a:	d0e6      	beq.n	8000dfa <__udivmoddi4+0xa6>
 8000e2c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e30:	e7e3      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	f040 8090 	bne.w	8000f58 <__udivmoddi4+0x204>
 8000e38:	eba1 040c 	sub.w	r4, r1, ip
 8000e3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e40:	fa1f f78c 	uxth.w	r7, ip
 8000e44:	2101      	movs	r1, #1
 8000e46:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e4a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e4e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e56:	fb07 f006 	mul.w	r0, r7, r6
 8000e5a:	4298      	cmp	r0, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x11c>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x11a>
 8000e68:	4298      	cmp	r0, r3
 8000e6a:	f200 80cd 	bhi.w	8001008 <__udivmoddi4+0x2b4>
 8000e6e:	4626      	mov	r6, r4
 8000e70:	1a1c      	subs	r4, r3, r0
 8000e72:	fa1f f38e 	uxth.w	r3, lr
 8000e76:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e7a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e7e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e82:	fb00 f707 	mul.w	r7, r0, r7
 8000e86:	429f      	cmp	r7, r3
 8000e88:	d908      	bls.n	8000e9c <__udivmoddi4+0x148>
 8000e8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e8e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e92:	d202      	bcs.n	8000e9a <__udivmoddi4+0x146>
 8000e94:	429f      	cmp	r7, r3
 8000e96:	f200 80b0 	bhi.w	8000ffa <__udivmoddi4+0x2a6>
 8000e9a:	4620      	mov	r0, r4
 8000e9c:	1bdb      	subs	r3, r3, r7
 8000e9e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ea2:	e7a5      	b.n	8000df0 <__udivmoddi4+0x9c>
 8000ea4:	f1c1 0620 	rsb	r6, r1, #32
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	431f      	orrs	r7, r3
 8000eb0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eb4:	fa04 f301 	lsl.w	r3, r4, r1
 8000eb8:	ea43 030c 	orr.w	r3, r3, ip
 8000ebc:	40f4      	lsrs	r4, r6
 8000ebe:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec2:	0c38      	lsrs	r0, r7, #16
 8000ec4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ec8:	fbb4 fef0 	udiv	lr, r4, r0
 8000ecc:	fa1f fc87 	uxth.w	ip, r7
 8000ed0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ed4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ed8:	fb0e f90c 	mul.w	r9, lr, ip
 8000edc:	45a1      	cmp	r9, r4
 8000ede:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee2:	d90a      	bls.n	8000efa <__udivmoddi4+0x1a6>
 8000ee4:	193c      	adds	r4, r7, r4
 8000ee6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eea:	f080 8084 	bcs.w	8000ff6 <__udivmoddi4+0x2a2>
 8000eee:	45a1      	cmp	r9, r4
 8000ef0:	f240 8081 	bls.w	8000ff6 <__udivmoddi4+0x2a2>
 8000ef4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ef8:	443c      	add	r4, r7
 8000efa:	eba4 0409 	sub.w	r4, r4, r9
 8000efe:	fa1f f983 	uxth.w	r9, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f0e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d907      	bls.n	8000f26 <__udivmoddi4+0x1d2>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f1c:	d267      	bcs.n	8000fee <__udivmoddi4+0x29a>
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d965      	bls.n	8000fee <__udivmoddi4+0x29a>
 8000f22:	3b02      	subs	r3, #2
 8000f24:	443c      	add	r4, r7
 8000f26:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f2a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f2e:	eba4 040c 	sub.w	r4, r4, ip
 8000f32:	429c      	cmp	r4, r3
 8000f34:	46ce      	mov	lr, r9
 8000f36:	469c      	mov	ip, r3
 8000f38:	d351      	bcc.n	8000fde <__udivmoddi4+0x28a>
 8000f3a:	d04e      	beq.n	8000fda <__udivmoddi4+0x286>
 8000f3c:	b155      	cbz	r5, 8000f54 <__udivmoddi4+0x200>
 8000f3e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f42:	eb64 040c 	sbc.w	r4, r4, ip
 8000f46:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4a:	40cb      	lsrs	r3, r1
 8000f4c:	431e      	orrs	r6, r3
 8000f4e:	40cc      	lsrs	r4, r1
 8000f50:	e9c5 6400 	strd	r6, r4, [r5]
 8000f54:	2100      	movs	r1, #0
 8000f56:	e750      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000f58:	f1c2 0320 	rsb	r3, r2, #32
 8000f5c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f64:	fa24 f303 	lsr.w	r3, r4, r3
 8000f68:	4094      	lsls	r4, r2
 8000f6a:	430c      	orrs	r4, r1
 8000f6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f70:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f74:	fa1f f78c 	uxth.w	r7, ip
 8000f78:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f7c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f80:	0c23      	lsrs	r3, r4, #16
 8000f82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f86:	fb00 f107 	mul.w	r1, r0, r7
 8000f8a:	4299      	cmp	r1, r3
 8000f8c:	d908      	bls.n	8000fa0 <__udivmoddi4+0x24c>
 8000f8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f92:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f96:	d22c      	bcs.n	8000ff2 <__udivmoddi4+0x29e>
 8000f98:	4299      	cmp	r1, r3
 8000f9a:	d92a      	bls.n	8000ff2 <__udivmoddi4+0x29e>
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	4463      	add	r3, ip
 8000fa0:	1a5b      	subs	r3, r3, r1
 8000fa2:	b2a4      	uxth	r4, r4
 8000fa4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fa8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fb0:	fb01 f307 	mul.w	r3, r1, r7
 8000fb4:	42a3      	cmp	r3, r4
 8000fb6:	d908      	bls.n	8000fca <__udivmoddi4+0x276>
 8000fb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fbc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fc0:	d213      	bcs.n	8000fea <__udivmoddi4+0x296>
 8000fc2:	42a3      	cmp	r3, r4
 8000fc4:	d911      	bls.n	8000fea <__udivmoddi4+0x296>
 8000fc6:	3902      	subs	r1, #2
 8000fc8:	4464      	add	r4, ip
 8000fca:	1ae4      	subs	r4, r4, r3
 8000fcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fd0:	e739      	b.n	8000e46 <__udivmoddi4+0xf2>
 8000fd2:	4604      	mov	r4, r0
 8000fd4:	e6f0      	b.n	8000db8 <__udivmoddi4+0x64>
 8000fd6:	4608      	mov	r0, r1
 8000fd8:	e706      	b.n	8000de8 <__udivmoddi4+0x94>
 8000fda:	45c8      	cmp	r8, r9
 8000fdc:	d2ae      	bcs.n	8000f3c <__udivmoddi4+0x1e8>
 8000fde:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fe2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	e7a8      	b.n	8000f3c <__udivmoddi4+0x1e8>
 8000fea:	4631      	mov	r1, r6
 8000fec:	e7ed      	b.n	8000fca <__udivmoddi4+0x276>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	e799      	b.n	8000f26 <__udivmoddi4+0x1d2>
 8000ff2:	4630      	mov	r0, r6
 8000ff4:	e7d4      	b.n	8000fa0 <__udivmoddi4+0x24c>
 8000ff6:	46d6      	mov	lr, sl
 8000ff8:	e77f      	b.n	8000efa <__udivmoddi4+0x1a6>
 8000ffa:	4463      	add	r3, ip
 8000ffc:	3802      	subs	r0, #2
 8000ffe:	e74d      	b.n	8000e9c <__udivmoddi4+0x148>
 8001000:	4606      	mov	r6, r0
 8001002:	4623      	mov	r3, r4
 8001004:	4608      	mov	r0, r1
 8001006:	e70f      	b.n	8000e28 <__udivmoddi4+0xd4>
 8001008:	3e02      	subs	r6, #2
 800100a:	4463      	add	r3, ip
 800100c:	e730      	b.n	8000e70 <__udivmoddi4+0x11c>
 800100e:	bf00      	nop

08001010 <__aeabi_idiv0>:
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <MX_GPIO_Init>:
 *  Created on: Mar 11, 2025
 *      Author: Bhargavi
 */
#include "main.h"           // Core project configurations
void MX_GPIO_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001028:	2300      	movs	r3, #0
 800102a:	603b      	str	r3, [r7, #0]
 800102c:	4b11      	ldr	r3, [pc, #68]	@ (8001074 <MX_GPIO_Init+0x60>)
 800102e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001030:	4a10      	ldr	r2, [pc, #64]	@ (8001074 <MX_GPIO_Init+0x60>)
 8001032:	f043 0304 	orr.w	r3, r3, #4
 8001036:	6313      	str	r3, [r2, #48]	@ 0x30
 8001038:	4b0e      	ldr	r3, [pc, #56]	@ (8001074 <MX_GPIO_Init+0x60>)
 800103a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103c:	f003 0304 	and.w	r3, r3, #4
 8001040:	603b      	str	r3, [r7, #0]
 8001042:	683b      	ldr	r3, [r7, #0]

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800104a:	480b      	ldr	r0, [pc, #44]	@ (8001078 <MX_GPIO_Init+0x64>)
 800104c:	f000 fe3a 	bl	8001cc4 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001050:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001054:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001056:	2301      	movs	r3, #1
 8001058:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	4619      	mov	r1, r3
 8001066:	4804      	ldr	r0, [pc, #16]	@ (8001078 <MX_GPIO_Init+0x64>)
 8001068:	f000 fca8 	bl	80019bc <HAL_GPIO_Init>
}
 800106c:	bf00      	nop
 800106e:	3718      	adds	r7, #24
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40023800 	.word	0x40023800
 8001078:	40020800 	.word	0x40020800

0800107c <parseGPSData>:
uint8_t gps_buffer[GPS_BUFFER_SIZE];
char gps_data[GPS_BUFFER_SIZE];  // Buffer for storing received data

// Function to parse GPS data
void parseGPSData(char* data)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b088      	sub	sp, #32
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
    char *token;
    token = strtok(data, ",");
 8001084:	4918      	ldr	r1, [pc, #96]	@ (80010e8 <parseGPSData+0x6c>)
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f002 fda4 	bl	8003bd4 <strtok>
 800108c:	61f8      	str	r0, [r7, #28]

    if (strcmp(token, "$GPGGA") == 0)  // Check for GGA sentence
 800108e:	4917      	ldr	r1, [pc, #92]	@ (80010ec <parseGPSData+0x70>)
 8001090:	69f8      	ldr	r0, [r7, #28]
 8001092:	f7ff f8a5 	bl	80001e0 <strcmp>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d121      	bne.n	80010e0 <parseGPSData+0x64>
    {
        strtok(NULL, ","); // Skip time
 800109c:	4912      	ldr	r1, [pc, #72]	@ (80010e8 <parseGPSData+0x6c>)
 800109e:	2000      	movs	r0, #0
 80010a0:	f002 fd98 	bl	8003bd4 <strtok>
        char *latitude = strtok(NULL, ",");
 80010a4:	4910      	ldr	r1, [pc, #64]	@ (80010e8 <parseGPSData+0x6c>)
 80010a6:	2000      	movs	r0, #0
 80010a8:	f002 fd94 	bl	8003bd4 <strtok>
 80010ac:	61b8      	str	r0, [r7, #24]
        char *lat_dir = strtok(NULL, ",");
 80010ae:	490e      	ldr	r1, [pc, #56]	@ (80010e8 <parseGPSData+0x6c>)
 80010b0:	2000      	movs	r0, #0
 80010b2:	f002 fd8f 	bl	8003bd4 <strtok>
 80010b6:	6178      	str	r0, [r7, #20]
        char *longitude = strtok(NULL, ",");
 80010b8:	490b      	ldr	r1, [pc, #44]	@ (80010e8 <parseGPSData+0x6c>)
 80010ba:	2000      	movs	r0, #0
 80010bc:	f002 fd8a 	bl	8003bd4 <strtok>
 80010c0:	6138      	str	r0, [r7, #16]
        char *long_dir = strtok(NULL, ",");
 80010c2:	4909      	ldr	r1, [pc, #36]	@ (80010e8 <parseGPSData+0x6c>)
 80010c4:	2000      	movs	r0, #0
 80010c6:	f002 fd85 	bl	8003bd4 <strtok>
 80010ca:	60f8      	str	r0, [r7, #12]

        printf("Latitude: %s %s\n", latitude, lat_dir);
 80010cc:	697a      	ldr	r2, [r7, #20]
 80010ce:	69b9      	ldr	r1, [r7, #24]
 80010d0:	4807      	ldr	r0, [pc, #28]	@ (80010f0 <parseGPSData+0x74>)
 80010d2:	f002 fd01 	bl	8003ad8 <iprintf>
        printf("Longitude: %s %s\n", longitude, long_dir);
 80010d6:	68fa      	ldr	r2, [r7, #12]
 80010d8:	6939      	ldr	r1, [r7, #16]
 80010da:	4806      	ldr	r0, [pc, #24]	@ (80010f4 <parseGPSData+0x78>)
 80010dc:	f002 fcfc 	bl	8003ad8 <iprintf>
    }
}
 80010e0:	bf00      	nop
 80010e2:	3720      	adds	r7, #32
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	08007440 	.word	0x08007440
 80010ec:	08007444 	.word	0x08007444
 80010f0:	0800744c 	.word	0x0800744c
 80010f4:	08007460 	.word	0x08007460

080010f8 <HAL_UART_RxCpltCallback>:

// UART Callback for received data
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a0b      	ldr	r2, [pc, #44]	@ (8001134 <HAL_UART_RxCpltCallback+0x3c>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d10f      	bne.n	800112a <HAL_UART_RxCpltCallback+0x32>
    {
        memcpy(gps_data, gps_buffer, GPS_BUFFER_SIZE);  // Copy data for parsing
 800110a:	4a0b      	ldr	r2, [pc, #44]	@ (8001138 <HAL_UART_RxCpltCallback+0x40>)
 800110c:	4b0b      	ldr	r3, [pc, #44]	@ (800113c <HAL_UART_RxCpltCallback+0x44>)
 800110e:	4610      	mov	r0, r2
 8001110:	4619      	mov	r1, r3
 8001112:	2380      	movs	r3, #128	@ 0x80
 8001114:	461a      	mov	r2, r3
 8001116:	f002 fe30 	bl	8003d7a <memcpy>
        parseGPSData((char*)gps_data);  // Parse GPS data
 800111a:	4807      	ldr	r0, [pc, #28]	@ (8001138 <HAL_UART_RxCpltCallback+0x40>)
 800111c:	f7ff ffae 	bl	800107c <parseGPSData>
        HAL_UART_Receive_IT(&huart1, gps_buffer, GPS_BUFFER_SIZE);  // Continue receiving
 8001120:	2280      	movs	r2, #128	@ 0x80
 8001122:	4906      	ldr	r1, [pc, #24]	@ (800113c <HAL_UART_RxCpltCallback+0x44>)
 8001124:	4806      	ldr	r0, [pc, #24]	@ (8001140 <HAL_UART_RxCpltCallback+0x48>)
 8001126:	f000 fe85 	bl	8001e34 <HAL_UART_Receive_IT>
    }
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40011000 	.word	0x40011000
 8001138:	20000270 	.word	0x20000270
 800113c:	200001f0 	.word	0x200001f0
 8001140:	200002f4 	.word	0x200002f4

08001144 <main>:

// Main Function
int main(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
    HAL_Init();
 8001148:	f000 f9fe 	bl	8001548 <HAL_Init>

    MX_GPIO_Init();
 800114c:	f7ff ff62 	bl	8001014 <MX_GPIO_Init>
    MX_USART1_UART_Init();
 8001150:	f000 f9a6 	bl	80014a0 <MX_USART1_UART_Init>

    HAL_UART_Receive_IT(&huart1, gps_buffer, GPS_BUFFER_SIZE);  // Start UART Reception
 8001154:	2280      	movs	r2, #128	@ 0x80
 8001156:	4907      	ldr	r1, [pc, #28]	@ (8001174 <main+0x30>)
 8001158:	4807      	ldr	r0, [pc, #28]	@ (8001178 <main+0x34>)
 800115a:	f000 fe6b 	bl	8001e34 <HAL_UART_Receive_IT>

    while (1)
    {
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);  // Blink LED for status
 800115e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001162:	4806      	ldr	r0, [pc, #24]	@ (800117c <main+0x38>)
 8001164:	f000 fdc7 	bl	8001cf6 <HAL_GPIO_TogglePin>
        HAL_Delay(1000);
 8001168:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800116c:	f000 fa5e 	bl	800162c <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);  // Blink LED for status
 8001170:	bf00      	nop
 8001172:	e7f4      	b.n	800115e <main+0x1a>
 8001174:	200001f0 	.word	0x200001f0
 8001178:	200002f4 	.word	0x200002f4
 800117c:	40020800 	.word	0x40020800

08001180 <Error_Handler>:
    }
}

// Error Handler
void Error_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001184:	b672      	cpsid	i
}
 8001186:	bf00      	nop
    __disable_irq();
    while (1) {}
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <Error_Handler+0x8>

0800118c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	607b      	str	r3, [r7, #4]
 8001196:	4b10      	ldr	r3, [pc, #64]	@ (80011d8 <HAL_MspInit+0x4c>)
 8001198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800119a:	4a0f      	ldr	r2, [pc, #60]	@ (80011d8 <HAL_MspInit+0x4c>)
 800119c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80011a2:	4b0d      	ldr	r3, [pc, #52]	@ (80011d8 <HAL_MspInit+0x4c>)
 80011a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	603b      	str	r3, [r7, #0]
 80011b2:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <HAL_MspInit+0x4c>)
 80011b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b6:	4a08      	ldr	r2, [pc, #32]	@ (80011d8 <HAL_MspInit+0x4c>)
 80011b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80011be:	4b06      	ldr	r3, [pc, #24]	@ (80011d8 <HAL_MspInit+0x4c>)
 80011c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011c6:	603b      	str	r3, [r7, #0]
 80011c8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011ca:	2007      	movs	r0, #7
 80011cc:	f000 fb22 	bl	8001814 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011d0:	bf00      	nop
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	40023800 	.word	0x40023800

080011dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	@ 0x28
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e4:	f107 0314 	add.w	r3, r7, #20
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	609a      	str	r2, [r3, #8]
 80011f0:	60da      	str	r2, [r3, #12]
 80011f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a1d      	ldr	r2, [pc, #116]	@ (8001270 <HAL_UART_MspInit+0x94>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d134      	bne.n	8001268 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	613b      	str	r3, [r7, #16]
 8001202:	4b1c      	ldr	r3, [pc, #112]	@ (8001274 <HAL_UART_MspInit+0x98>)
 8001204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001206:	4a1b      	ldr	r2, [pc, #108]	@ (8001274 <HAL_UART_MspInit+0x98>)
 8001208:	f043 0310 	orr.w	r3, r3, #16
 800120c:	6453      	str	r3, [r2, #68]	@ 0x44
 800120e:	4b19      	ldr	r3, [pc, #100]	@ (8001274 <HAL_UART_MspInit+0x98>)
 8001210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001212:	f003 0310 	and.w	r3, r3, #16
 8001216:	613b      	str	r3, [r7, #16]
 8001218:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800121a:	2300      	movs	r3, #0
 800121c:	60fb      	str	r3, [r7, #12]
 800121e:	4b15      	ldr	r3, [pc, #84]	@ (8001274 <HAL_UART_MspInit+0x98>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	4a14      	ldr	r2, [pc, #80]	@ (8001274 <HAL_UART_MspInit+0x98>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	6313      	str	r3, [r2, #48]	@ 0x30
 800122a:	4b12      	ldr	r3, [pc, #72]	@ (8001274 <HAL_UART_MspInit+0x98>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001236:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800123a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123c:	2302      	movs	r3, #2
 800123e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001244:	2303      	movs	r3, #3
 8001246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001248:	2307      	movs	r3, #7
 800124a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4619      	mov	r1, r3
 8001252:	4809      	ldr	r0, [pc, #36]	@ (8001278 <HAL_UART_MspInit+0x9c>)
 8001254:	f000 fbb2 	bl	80019bc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001258:	2200      	movs	r2, #0
 800125a:	2100      	movs	r1, #0
 800125c:	2025      	movs	r0, #37	@ 0x25
 800125e:	f000 fae4 	bl	800182a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001262:	2025      	movs	r0, #37	@ 0x25
 8001264:	f000 fafd 	bl	8001862 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001268:	bf00      	nop
 800126a:	3728      	adds	r7, #40	@ 0x28
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40011000 	.word	0x40011000
 8001274:	40023800 	.word	0x40023800
 8001278:	40020000 	.word	0x40020000

0800127c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <NMI_Handler+0x4>

08001284 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <HardFault_Handler+0x4>

0800128c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <MemManage_Handler+0x4>

08001294 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <BusFault_Handler+0x4>

0800129c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <UsageFault_Handler+0x4>

080012a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr

080012b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012b2:	b480      	push	{r7}
 80012b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012d2:	f000 f98b 	bl	80015ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012e0:	4802      	ldr	r0, [pc, #8]	@ (80012ec <USART1_IRQHandler+0x10>)
 80012e2:	f000 fdcd 	bl	8001e80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200002f4 	.word	0x200002f4

080012f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  return 1;
 80012f4:	2301      	movs	r3, #1
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <_kill>:

int _kill(int pid, int sig)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800130a:	f002 fd09 	bl	8003d20 <__errno>
 800130e:	4603      	mov	r3, r0
 8001310:	2216      	movs	r2, #22
 8001312:	601a      	str	r2, [r3, #0]
  return -1;
 8001314:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001318:	4618      	mov	r0, r3
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <_exit>:

void _exit (int status)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001328:	f04f 31ff 	mov.w	r1, #4294967295
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f7ff ffe7 	bl	8001300 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001332:	bf00      	nop
 8001334:	e7fd      	b.n	8001332 <_exit+0x12>

08001336 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b086      	sub	sp, #24
 800133a:	af00      	add	r7, sp, #0
 800133c:	60f8      	str	r0, [r7, #12]
 800133e:	60b9      	str	r1, [r7, #8]
 8001340:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001342:	2300      	movs	r3, #0
 8001344:	617b      	str	r3, [r7, #20]
 8001346:	e00a      	b.n	800135e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001348:	f3af 8000 	nop.w
 800134c:	4601      	mov	r1, r0
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	1c5a      	adds	r2, r3, #1
 8001352:	60ba      	str	r2, [r7, #8]
 8001354:	b2ca      	uxtb	r2, r1
 8001356:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	3301      	adds	r3, #1
 800135c:	617b      	str	r3, [r7, #20]
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	429a      	cmp	r2, r3
 8001364:	dbf0      	blt.n	8001348 <_read+0x12>
  }

  return len;
 8001366:	687b      	ldr	r3, [r7, #4]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3718      	adds	r7, #24
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]
 8001380:	e009      	b.n	8001396 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	1c5a      	adds	r2, r3, #1
 8001386:	60ba      	str	r2, [r7, #8]
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	4618      	mov	r0, r3
 800138c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	3301      	adds	r3, #1
 8001394:	617b      	str	r3, [r7, #20]
 8001396:	697a      	ldr	r2, [r7, #20]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	429a      	cmp	r2, r3
 800139c:	dbf1      	blt.n	8001382 <_write+0x12>
  }
  return len;
 800139e:	687b      	ldr	r3, [r7, #4]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3718      	adds	r7, #24
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <_close>:

int _close(int file)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013d0:	605a      	str	r2, [r3, #4]
  return 0;
 80013d2:	2300      	movs	r3, #0
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <_isatty>:

int _isatty(int file)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013e8:	2301      	movs	r3, #1
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013f6:	b480      	push	{r7}
 80013f8:	b085      	sub	sp, #20
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	60f8      	str	r0, [r7, #12]
 80013fe:	60b9      	str	r1, [r7, #8]
 8001400:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001402:	2300      	movs	r3, #0
}
 8001404:	4618      	mov	r0, r3
 8001406:	3714      	adds	r7, #20
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001418:	4a14      	ldr	r2, [pc, #80]	@ (800146c <_sbrk+0x5c>)
 800141a:	4b15      	ldr	r3, [pc, #84]	@ (8001470 <_sbrk+0x60>)
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001424:	4b13      	ldr	r3, [pc, #76]	@ (8001474 <_sbrk+0x64>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d102      	bne.n	8001432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800142c:	4b11      	ldr	r3, [pc, #68]	@ (8001474 <_sbrk+0x64>)
 800142e:	4a12      	ldr	r2, [pc, #72]	@ (8001478 <_sbrk+0x68>)
 8001430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001432:	4b10      	ldr	r3, [pc, #64]	@ (8001474 <_sbrk+0x64>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4413      	add	r3, r2
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	429a      	cmp	r2, r3
 800143e:	d207      	bcs.n	8001450 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001440:	f002 fc6e 	bl	8003d20 <__errno>
 8001444:	4603      	mov	r3, r0
 8001446:	220c      	movs	r2, #12
 8001448:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800144a:	f04f 33ff 	mov.w	r3, #4294967295
 800144e:	e009      	b.n	8001464 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001450:	4b08      	ldr	r3, [pc, #32]	@ (8001474 <_sbrk+0x64>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001456:	4b07      	ldr	r3, [pc, #28]	@ (8001474 <_sbrk+0x64>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	4a05      	ldr	r2, [pc, #20]	@ (8001474 <_sbrk+0x64>)
 8001460:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001462:	68fb      	ldr	r3, [r7, #12]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3718      	adds	r7, #24
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20020000 	.word	0x20020000
 8001470:	00000400 	.word	0x00000400
 8001474:	200002f0 	.word	0x200002f0
 8001478:	20000490 	.word	0x20000490

0800147c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001480:	4b06      	ldr	r3, [pc, #24]	@ (800149c <SystemInit+0x20>)
 8001482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001486:	4a05      	ldr	r2, [pc, #20]	@ (800149c <SystemInit+0x20>)
 8001488:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800148c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <MX_USART1_UART_Init>:
 *      Author: Bhargavi
 */
#include "main.h"
UART_HandleTypeDef huart1;
void MX_USART1_UART_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 80014a4:	4b11      	ldr	r3, [pc, #68]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014a6:	4a12      	ldr	r2, [pc, #72]	@ (80014f0 <MX_USART1_UART_Init+0x50>)
 80014a8:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 9600;
 80014aa:	4b10      	ldr	r3, [pc, #64]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014ac:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80014b0:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014b2:	4b0e      	ldr	r3, [pc, #56]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 80014b8:	4b0c      	ldr	r3, [pc, #48]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 80014be:	4b0b      	ldr	r3, [pc, #44]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80014c4:	4b09      	ldr	r3, [pc, #36]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014c6:	220c      	movs	r2, #12
 80014c8:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ca:	4b08      	ldr	r3, [pc, #32]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d0:	4b06      	ldr	r3, [pc, #24]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 80014d6:	4805      	ldr	r0, [pc, #20]	@ (80014ec <MX_USART1_UART_Init+0x4c>)
 80014d8:	f000 fc5c 	bl	8001d94 <HAL_UART_Init>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_USART1_UART_Init+0x46>
    {
        Error_Handler();
 80014e2:	f7ff fe4d 	bl	8001180 <Error_Handler>
    }
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	200002f4 	.word	0x200002f4
 80014f0:	40011000 	.word	0x40011000

080014f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800152c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014f8:	f7ff ffc0 	bl	800147c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014fc:	480c      	ldr	r0, [pc, #48]	@ (8001530 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014fe:	490d      	ldr	r1, [pc, #52]	@ (8001534 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001500:	4a0d      	ldr	r2, [pc, #52]	@ (8001538 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001504:	e002      	b.n	800150c <LoopCopyDataInit>

08001506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800150a:	3304      	adds	r3, #4

0800150c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800150c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800150e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001510:	d3f9      	bcc.n	8001506 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001512:	4a0a      	ldr	r2, [pc, #40]	@ (800153c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001514:	4c0a      	ldr	r4, [pc, #40]	@ (8001540 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001518:	e001      	b.n	800151e <LoopFillZerobss>

0800151a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800151a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800151c:	3204      	adds	r2, #4

0800151e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800151e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001520:	d3fb      	bcc.n	800151a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001522:	f002 fc03 	bl	8003d2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001526:	f7ff fe0d 	bl	8001144 <main>
  bx  lr    
 800152a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800152c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001534:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001538:	08007914 	.word	0x08007914
  ldr r2, =_sbss
 800153c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001540:	2000048c 	.word	0x2000048c

08001544 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001544:	e7fe      	b.n	8001544 <ADC_IRQHandler>
	...

08001548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800154c:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <HAL_Init+0x40>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a0d      	ldr	r2, [pc, #52]	@ (8001588 <HAL_Init+0x40>)
 8001552:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001556:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001558:	4b0b      	ldr	r3, [pc, #44]	@ (8001588 <HAL_Init+0x40>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a0a      	ldr	r2, [pc, #40]	@ (8001588 <HAL_Init+0x40>)
 800155e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001562:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001564:	4b08      	ldr	r3, [pc, #32]	@ (8001588 <HAL_Init+0x40>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a07      	ldr	r2, [pc, #28]	@ (8001588 <HAL_Init+0x40>)
 800156a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800156e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001570:	2003      	movs	r0, #3
 8001572:	f000 f94f 	bl	8001814 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001576:	2000      	movs	r0, #0
 8001578:	f000 f808 	bl	800158c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800157c:	f7ff fe06 	bl	800118c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40023c00 	.word	0x40023c00

0800158c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001594:	4b12      	ldr	r3, [pc, #72]	@ (80015e0 <HAL_InitTick+0x54>)
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	4b12      	ldr	r3, [pc, #72]	@ (80015e4 <HAL_InitTick+0x58>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	4619      	mov	r1, r3
 800159e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 f967 	bl	800187e <HAL_SYSTICK_Config>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e00e      	b.n	80015d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2b0f      	cmp	r3, #15
 80015be:	d80a      	bhi.n	80015d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015c0:	2200      	movs	r2, #0
 80015c2:	6879      	ldr	r1, [r7, #4]
 80015c4:	f04f 30ff 	mov.w	r0, #4294967295
 80015c8:	f000 f92f 	bl	800182a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015cc:	4a06      	ldr	r2, [pc, #24]	@ (80015e8 <HAL_InitTick+0x5c>)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015d2:	2300      	movs	r3, #0
 80015d4:	e000      	b.n	80015d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	20000000 	.word	0x20000000
 80015e4:	20000008 	.word	0x20000008
 80015e8:	20000004 	.word	0x20000004

080015ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015f0:	4b06      	ldr	r3, [pc, #24]	@ (800160c <HAL_IncTick+0x20>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	461a      	mov	r2, r3
 80015f6:	4b06      	ldr	r3, [pc, #24]	@ (8001610 <HAL_IncTick+0x24>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4413      	add	r3, r2
 80015fc:	4a04      	ldr	r2, [pc, #16]	@ (8001610 <HAL_IncTick+0x24>)
 80015fe:	6013      	str	r3, [r2, #0]
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	20000008 	.word	0x20000008
 8001610:	2000033c 	.word	0x2000033c

08001614 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  return uwTick;
 8001618:	4b03      	ldr	r3, [pc, #12]	@ (8001628 <HAL_GetTick+0x14>)
 800161a:	681b      	ldr	r3, [r3, #0]
}
 800161c:	4618      	mov	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	2000033c 	.word	0x2000033c

0800162c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001634:	f7ff ffee 	bl	8001614 <HAL_GetTick>
 8001638:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001644:	d005      	beq.n	8001652 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001646:	4b0a      	ldr	r3, [pc, #40]	@ (8001670 <HAL_Delay+0x44>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	461a      	mov	r2, r3
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	4413      	add	r3, r2
 8001650:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001652:	bf00      	nop
 8001654:	f7ff ffde 	bl	8001614 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	68fa      	ldr	r2, [r7, #12]
 8001660:	429a      	cmp	r2, r3
 8001662:	d8f7      	bhi.n	8001654 <HAL_Delay+0x28>
  {
  }
}
 8001664:	bf00      	nop
 8001666:	bf00      	nop
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	20000008 	.word	0x20000008

08001674 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f003 0307 	and.w	r3, r3, #7
 8001682:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001684:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800168a:	68ba      	ldr	r2, [r7, #8]
 800168c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001690:	4013      	ands	r3, r2
 8001692:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800169c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016a6:	4a04      	ldr	r2, [pc, #16]	@ (80016b8 <__NVIC_SetPriorityGrouping+0x44>)
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	60d3      	str	r3, [r2, #12]
}
 80016ac:	bf00      	nop
 80016ae:	3714      	adds	r7, #20
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016c0:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <__NVIC_GetPriorityGrouping+0x18>)
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	0a1b      	lsrs	r3, r3, #8
 80016c6:	f003 0307 	and.w	r3, r3, #7
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	db0b      	blt.n	8001702 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	f003 021f 	and.w	r2, r3, #31
 80016f0:	4907      	ldr	r1, [pc, #28]	@ (8001710 <__NVIC_EnableIRQ+0x38>)
 80016f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f6:	095b      	lsrs	r3, r3, #5
 80016f8:	2001      	movs	r0, #1
 80016fa:	fa00 f202 	lsl.w	r2, r0, r2
 80016fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001702:	bf00      	nop
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	e000e100 	.word	0xe000e100

08001714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	6039      	str	r1, [r7, #0]
 800171e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001724:	2b00      	cmp	r3, #0
 8001726:	db0a      	blt.n	800173e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	b2da      	uxtb	r2, r3
 800172c:	490c      	ldr	r1, [pc, #48]	@ (8001760 <__NVIC_SetPriority+0x4c>)
 800172e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001732:	0112      	lsls	r2, r2, #4
 8001734:	b2d2      	uxtb	r2, r2
 8001736:	440b      	add	r3, r1
 8001738:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800173c:	e00a      	b.n	8001754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	b2da      	uxtb	r2, r3
 8001742:	4908      	ldr	r1, [pc, #32]	@ (8001764 <__NVIC_SetPriority+0x50>)
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	f003 030f 	and.w	r3, r3, #15
 800174a:	3b04      	subs	r3, #4
 800174c:	0112      	lsls	r2, r2, #4
 800174e:	b2d2      	uxtb	r2, r2
 8001750:	440b      	add	r3, r1
 8001752:	761a      	strb	r2, [r3, #24]
}
 8001754:	bf00      	nop
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr
 8001760:	e000e100 	.word	0xe000e100
 8001764:	e000ed00 	.word	0xe000ed00

08001768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001768:	b480      	push	{r7}
 800176a:	b089      	sub	sp, #36	@ 0x24
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	f1c3 0307 	rsb	r3, r3, #7
 8001782:	2b04      	cmp	r3, #4
 8001784:	bf28      	it	cs
 8001786:	2304      	movcs	r3, #4
 8001788:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	3304      	adds	r3, #4
 800178e:	2b06      	cmp	r3, #6
 8001790:	d902      	bls.n	8001798 <NVIC_EncodePriority+0x30>
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	3b03      	subs	r3, #3
 8001796:	e000      	b.n	800179a <NVIC_EncodePriority+0x32>
 8001798:	2300      	movs	r3, #0
 800179a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800179c:	f04f 32ff 	mov.w	r2, #4294967295
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	43da      	mvns	r2, r3
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	401a      	ands	r2, r3
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017b0:	f04f 31ff 	mov.w	r1, #4294967295
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	fa01 f303 	lsl.w	r3, r1, r3
 80017ba:	43d9      	mvns	r1, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c0:	4313      	orrs	r3, r2
         );
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3724      	adds	r7, #36	@ 0x24
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
	...

080017d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3b01      	subs	r3, #1
 80017dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017e0:	d301      	bcc.n	80017e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017e2:	2301      	movs	r3, #1
 80017e4:	e00f      	b.n	8001806 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001810 <SysTick_Config+0x40>)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	3b01      	subs	r3, #1
 80017ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ee:	210f      	movs	r1, #15
 80017f0:	f04f 30ff 	mov.w	r0, #4294967295
 80017f4:	f7ff ff8e 	bl	8001714 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017f8:	4b05      	ldr	r3, [pc, #20]	@ (8001810 <SysTick_Config+0x40>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017fe:	4b04      	ldr	r3, [pc, #16]	@ (8001810 <SysTick_Config+0x40>)
 8001800:	2207      	movs	r2, #7
 8001802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	e000e010 	.word	0xe000e010

08001814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f7ff ff29 	bl	8001674 <__NVIC_SetPriorityGrouping>
}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800182a:	b580      	push	{r7, lr}
 800182c:	b086      	sub	sp, #24
 800182e:	af00      	add	r7, sp, #0
 8001830:	4603      	mov	r3, r0
 8001832:	60b9      	str	r1, [r7, #8]
 8001834:	607a      	str	r2, [r7, #4]
 8001836:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800183c:	f7ff ff3e 	bl	80016bc <__NVIC_GetPriorityGrouping>
 8001840:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	68b9      	ldr	r1, [r7, #8]
 8001846:	6978      	ldr	r0, [r7, #20]
 8001848:	f7ff ff8e 	bl	8001768 <NVIC_EncodePriority>
 800184c:	4602      	mov	r2, r0
 800184e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001852:	4611      	mov	r1, r2
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff ff5d 	bl	8001714 <__NVIC_SetPriority>
}
 800185a:	bf00      	nop
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b082      	sub	sp, #8
 8001866:	af00      	add	r7, sp, #0
 8001868:	4603      	mov	r3, r0
 800186a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800186c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff ff31 	bl	80016d8 <__NVIC_EnableIRQ>
}
 8001876:	bf00      	nop
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	b082      	sub	sp, #8
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f7ff ffa2 	bl	80017d0 <SysTick_Config>
 800188c:	4603      	mov	r3, r0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b084      	sub	sp, #16
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018a2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80018a4:	f7ff feb6 	bl	8001614 <HAL_GetTick>
 80018a8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d008      	beq.n	80018c8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2280      	movs	r2, #128	@ 0x80
 80018ba:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e052      	b.n	800196e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f022 0216 	bic.w	r2, r2, #22
 80018d6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	695a      	ldr	r2, [r3, #20]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80018e6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d103      	bne.n	80018f8 <HAL_DMA_Abort+0x62>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d007      	beq.n	8001908 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f022 0208 	bic.w	r2, r2, #8
 8001906:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f022 0201 	bic.w	r2, r2, #1
 8001916:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001918:	e013      	b.n	8001942 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800191a:	f7ff fe7b 	bl	8001614 <HAL_GetTick>
 800191e:	4602      	mov	r2, r0
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	2b05      	cmp	r3, #5
 8001926:	d90c      	bls.n	8001942 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2220      	movs	r2, #32
 800192c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2203      	movs	r2, #3
 8001932:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e015      	b.n	800196e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	2b00      	cmp	r3, #0
 800194e:	d1e4      	bne.n	800191a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001954:	223f      	movs	r2, #63	@ 0x3f
 8001956:	409a      	lsls	r2, r3
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2201      	movs	r2, #1
 8001960:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001976:	b480      	push	{r7}
 8001978:	b083      	sub	sp, #12
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001984:	b2db      	uxtb	r3, r3
 8001986:	2b02      	cmp	r3, #2
 8001988:	d004      	beq.n	8001994 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2280      	movs	r2, #128	@ 0x80
 800198e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e00c      	b.n	80019ae <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2205      	movs	r2, #5
 8001998:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f022 0201 	bic.w	r2, r2, #1
 80019aa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
	...

080019bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019bc:	b480      	push	{r7}
 80019be:	b089      	sub	sp, #36	@ 0x24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019d2:	2300      	movs	r3, #0
 80019d4:	61fb      	str	r3, [r7, #28]
 80019d6:	e159      	b.n	8001c8c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019d8:	2201      	movs	r2, #1
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	697a      	ldr	r2, [r7, #20]
 80019e8:	4013      	ands	r3, r2
 80019ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	f040 8148 	bne.w	8001c86 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f003 0303 	and.w	r3, r3, #3
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d005      	beq.n	8001a0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d130      	bne.n	8001a70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	2203      	movs	r2, #3
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	4013      	ands	r3, r2
 8001a24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	68da      	ldr	r2, [r3, #12]
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	69ba      	ldr	r2, [r7, #24]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a44:	2201      	movs	r2, #1
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	4013      	ands	r3, r2
 8001a52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	091b      	lsrs	r3, r3, #4
 8001a5a:	f003 0201 	and.w	r2, r3, #1
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f003 0303 	and.w	r3, r3, #3
 8001a78:	2b03      	cmp	r3, #3
 8001a7a:	d017      	beq.n	8001aac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	2203      	movs	r2, #3
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	4013      	ands	r3, r2
 8001a92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	689a      	ldr	r2, [r3, #8]
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f003 0303 	and.w	r3, r3, #3
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d123      	bne.n	8001b00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	08da      	lsrs	r2, r3, #3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3208      	adds	r2, #8
 8001ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	f003 0307 	and.w	r3, r3, #7
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	220f      	movs	r2, #15
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	691a      	ldr	r2, [r3, #16]
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	08da      	lsrs	r2, r3, #3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	3208      	adds	r2, #8
 8001afa:	69b9      	ldr	r1, [r7, #24]
 8001afc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	2203      	movs	r2, #3
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	43db      	mvns	r3, r3
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4013      	ands	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f003 0203 	and.w	r2, r3, #3
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	f000 80a2 	beq.w	8001c86 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	4b57      	ldr	r3, [pc, #348]	@ (8001ca4 <HAL_GPIO_Init+0x2e8>)
 8001b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4a:	4a56      	ldr	r2, [pc, #344]	@ (8001ca4 <HAL_GPIO_Init+0x2e8>)
 8001b4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b52:	4b54      	ldr	r3, [pc, #336]	@ (8001ca4 <HAL_GPIO_Init+0x2e8>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b5e:	4a52      	ldr	r2, [pc, #328]	@ (8001ca8 <HAL_GPIO_Init+0x2ec>)
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	089b      	lsrs	r3, r3, #2
 8001b64:	3302      	adds	r3, #2
 8001b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	f003 0303 	and.w	r3, r3, #3
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	220f      	movs	r2, #15
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a49      	ldr	r2, [pc, #292]	@ (8001cac <HAL_GPIO_Init+0x2f0>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d019      	beq.n	8001bbe <HAL_GPIO_Init+0x202>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a48      	ldr	r2, [pc, #288]	@ (8001cb0 <HAL_GPIO_Init+0x2f4>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d013      	beq.n	8001bba <HAL_GPIO_Init+0x1fe>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a47      	ldr	r2, [pc, #284]	@ (8001cb4 <HAL_GPIO_Init+0x2f8>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d00d      	beq.n	8001bb6 <HAL_GPIO_Init+0x1fa>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a46      	ldr	r2, [pc, #280]	@ (8001cb8 <HAL_GPIO_Init+0x2fc>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d007      	beq.n	8001bb2 <HAL_GPIO_Init+0x1f6>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a45      	ldr	r2, [pc, #276]	@ (8001cbc <HAL_GPIO_Init+0x300>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d101      	bne.n	8001bae <HAL_GPIO_Init+0x1f2>
 8001baa:	2304      	movs	r3, #4
 8001bac:	e008      	b.n	8001bc0 <HAL_GPIO_Init+0x204>
 8001bae:	2307      	movs	r3, #7
 8001bb0:	e006      	b.n	8001bc0 <HAL_GPIO_Init+0x204>
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e004      	b.n	8001bc0 <HAL_GPIO_Init+0x204>
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	e002      	b.n	8001bc0 <HAL_GPIO_Init+0x204>
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e000      	b.n	8001bc0 <HAL_GPIO_Init+0x204>
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	69fa      	ldr	r2, [r7, #28]
 8001bc2:	f002 0203 	and.w	r2, r2, #3
 8001bc6:	0092      	lsls	r2, r2, #2
 8001bc8:	4093      	lsls	r3, r2
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bd0:	4935      	ldr	r1, [pc, #212]	@ (8001ca8 <HAL_GPIO_Init+0x2ec>)
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	089b      	lsrs	r3, r3, #2
 8001bd6:	3302      	adds	r3, #2
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bde:	4b38      	ldr	r3, [pc, #224]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	43db      	mvns	r3, r3
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	4013      	ands	r3, r2
 8001bec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d003      	beq.n	8001c02 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c02:	4a2f      	ldr	r2, [pc, #188]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c08:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	43db      	mvns	r3, r3
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4013      	ands	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d003      	beq.n	8001c2c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c2c:	4a24      	ldr	r2, [pc, #144]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c32:	4b23      	ldr	r3, [pc, #140]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d003      	beq.n	8001c56 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c56:	4a1a      	ldr	r2, [pc, #104]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c5c:	4b18      	ldr	r3, [pc, #96]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	43db      	mvns	r3, r3
 8001c66:	69ba      	ldr	r2, [r7, #24]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d003      	beq.n	8001c80 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c80:	4a0f      	ldr	r2, [pc, #60]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c82:	69bb      	ldr	r3, [r7, #24]
 8001c84:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	61fb      	str	r3, [r7, #28]
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	2b0f      	cmp	r3, #15
 8001c90:	f67f aea2 	bls.w	80019d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c94:	bf00      	nop
 8001c96:	bf00      	nop
 8001c98:	3724      	adds	r7, #36	@ 0x24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	40013800 	.word	0x40013800
 8001cac:	40020000 	.word	0x40020000
 8001cb0:	40020400 	.word	0x40020400
 8001cb4:	40020800 	.word	0x40020800
 8001cb8:	40020c00 	.word	0x40020c00
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	40013c00 	.word	0x40013c00

08001cc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	460b      	mov	r3, r1
 8001cce:	807b      	strh	r3, [r7, #2]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cd4:	787b      	ldrb	r3, [r7, #1]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d003      	beq.n	8001ce2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cda:	887a      	ldrh	r2, [r7, #2]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ce0:	e003      	b.n	8001cea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ce2:	887b      	ldrh	r3, [r7, #2]
 8001ce4:	041a      	lsls	r2, r3, #16
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	619a      	str	r2, [r3, #24]
}
 8001cea:	bf00      	nop
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr

08001cf6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	b085      	sub	sp, #20
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
 8001cfe:	460b      	mov	r3, r1
 8001d00:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d08:	887a      	ldrh	r2, [r7, #2]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	041a      	lsls	r2, r3, #16
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	43d9      	mvns	r1, r3
 8001d14:	887b      	ldrh	r3, [r7, #2]
 8001d16:	400b      	ands	r3, r1
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	619a      	str	r2, [r3, #24]
}
 8001d1e:	bf00      	nop
 8001d20:	3714      	adds	r7, #20
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
	...

08001d2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d30:	4b03      	ldr	r3, [pc, #12]	@ (8001d40 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d32:	681b      	ldr	r3, [r3, #0]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	20000000 	.word	0x20000000

08001d44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d48:	f7ff fff0 	bl	8001d2c <HAL_RCC_GetHCLKFreq>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	4b05      	ldr	r3, [pc, #20]	@ (8001d64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	0a9b      	lsrs	r3, r3, #10
 8001d54:	f003 0307 	and.w	r3, r3, #7
 8001d58:	4903      	ldr	r1, [pc, #12]	@ (8001d68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d5a:	5ccb      	ldrb	r3, [r1, r3]
 8001d5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40023800 	.word	0x40023800
 8001d68:	08007474 	.word	0x08007474

08001d6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d70:	f7ff ffdc 	bl	8001d2c <HAL_RCC_GetHCLKFreq>
 8001d74:	4602      	mov	r2, r0
 8001d76:	4b05      	ldr	r3, [pc, #20]	@ (8001d8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	0b5b      	lsrs	r3, r3, #13
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	4903      	ldr	r1, [pc, #12]	@ (8001d90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d82:	5ccb      	ldrb	r3, [r1, r3]
 8001d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	08007474 	.word	0x08007474

08001d94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e042      	b.n	8001e2c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d106      	bne.n	8001dc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff fa0e 	bl	80011dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2224      	movs	r2, #36	@ 0x24
 8001dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	68da      	ldr	r2, [r3, #12]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001dd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f000 fcdb 	bl	8002794 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	691a      	ldr	r2, [r3, #16]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001dec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	695a      	ldr	r2, [r3, #20]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001dfc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	68da      	ldr	r2, [r3, #12]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001e0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2220      	movs	r2, #32
 8001e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2220      	movs	r2, #32
 8001e20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2200      	movs	r2, #0
 8001e28:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001e2a:	2300      	movs	r3, #0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	4613      	mov	r3, r2
 8001e40:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	2b20      	cmp	r3, #32
 8001e4c:	d112      	bne.n	8001e74 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d002      	beq.n	8001e5a <HAL_UART_Receive_IT+0x26>
 8001e54:	88fb      	ldrh	r3, [r7, #6]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e00b      	b.n	8001e76 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2200      	movs	r2, #0
 8001e62:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001e64:	88fb      	ldrh	r3, [r7, #6]
 8001e66:	461a      	mov	r2, r3
 8001e68:	68b9      	ldr	r1, [r7, #8]
 8001e6a:	68f8      	ldr	r0, [r7, #12]
 8001e6c:	f000 faba 	bl	80023e4 <UART_Start_Receive_IT>
 8001e70:	4603      	mov	r3, r0
 8001e72:	e000      	b.n	8001e76 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8001e74:	2302      	movs	r3, #2
  }
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
	...

08001e80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b0ba      	sub	sp, #232	@ 0xe8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001eac:	2300      	movs	r3, #0
 8001eae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001eb6:	f003 030f 	and.w	r3, r3, #15
 8001eba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8001ebe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d10f      	bne.n	8001ee6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001eca:	f003 0320 	and.w	r3, r3, #32
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d009      	beq.n	8001ee6 <HAL_UART_IRQHandler+0x66>
 8001ed2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ed6:	f003 0320 	and.w	r3, r3, #32
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d003      	beq.n	8001ee6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 fb99 	bl	8002616 <UART_Receive_IT>
      return;
 8001ee4:	e25b      	b.n	800239e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001ee6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	f000 80de 	beq.w	80020ac <HAL_UART_IRQHandler+0x22c>
 8001ef0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d106      	bne.n	8001f0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f00:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	f000 80d1 	beq.w	80020ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00b      	beq.n	8001f2e <HAL_UART_IRQHandler+0xae>
 8001f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d005      	beq.n	8001f2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f26:	f043 0201 	orr.w	r2, r3, #1
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f32:	f003 0304 	and.w	r3, r3, #4
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d00b      	beq.n	8001f52 <HAL_UART_IRQHandler+0xd2>
 8001f3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d005      	beq.n	8001f52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f4a:	f043 0202 	orr.w	r2, r3, #2
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d00b      	beq.n	8001f76 <HAL_UART_IRQHandler+0xf6>
 8001f5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d005      	beq.n	8001f76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6e:	f043 0204 	orr.w	r2, r3, #4
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f7a:	f003 0308 	and.w	r3, r3, #8
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d011      	beq.n	8001fa6 <HAL_UART_IRQHandler+0x126>
 8001f82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f86:	f003 0320 	and.w	r3, r3, #32
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d105      	bne.n	8001f9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001f8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d005      	beq.n	8001fa6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f9e:	f043 0208 	orr.w	r2, r3, #8
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f000 81f2 	beq.w	8002394 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001fb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001fb4:	f003 0320 	and.w	r3, r3, #32
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d008      	beq.n	8001fce <HAL_UART_IRQHandler+0x14e>
 8001fbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001fc0:	f003 0320 	and.w	r3, r3, #32
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d002      	beq.n	8001fce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f000 fb24 	bl	8002616 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	695b      	ldr	r3, [r3, #20]
 8001fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fd8:	2b40      	cmp	r3, #64	@ 0x40
 8001fda:	bf0c      	ite	eq
 8001fdc:	2301      	moveq	r3, #1
 8001fde:	2300      	movne	r3, #0
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fea:	f003 0308 	and.w	r3, r3, #8
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d103      	bne.n	8001ffa <HAL_UART_IRQHandler+0x17a>
 8001ff2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d04f      	beq.n	800209a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f000 fa2c 	bl	8002458 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	695b      	ldr	r3, [r3, #20]
 8002006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800200a:	2b40      	cmp	r3, #64	@ 0x40
 800200c:	d141      	bne.n	8002092 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	3314      	adds	r3, #20
 8002014:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002018:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800201c:	e853 3f00 	ldrex	r3, [r3]
 8002020:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002024:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002028:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800202c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	3314      	adds	r3, #20
 8002036:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800203a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800203e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002042:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002046:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800204a:	e841 2300 	strex	r3, r2, [r1]
 800204e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002052:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d1d9      	bne.n	800200e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800205e:	2b00      	cmp	r3, #0
 8002060:	d013      	beq.n	800208a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002066:	4a7e      	ldr	r2, [pc, #504]	@ (8002260 <HAL_UART_IRQHandler+0x3e0>)
 8002068:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff fc81 	bl	8001976 <HAL_DMA_Abort_IT>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d016      	beq.n	80020a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800207e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002084:	4610      	mov	r0, r2
 8002086:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002088:	e00e      	b.n	80020a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f000 f994 	bl	80023b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002090:	e00a      	b.n	80020a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f000 f990 	bl	80023b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002098:	e006      	b.n	80020a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f000 f98c 	bl	80023b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80020a6:	e175      	b.n	8002394 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020a8:	bf00      	nop
    return;
 80020aa:	e173      	b.n	8002394 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	f040 814f 	bne.w	8002354 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80020b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80020ba:	f003 0310 	and.w	r3, r3, #16
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f000 8148 	beq.w	8002354 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80020c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80020c8:	f003 0310 	and.w	r3, r3, #16
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	f000 8141 	beq.w	8002354 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80020d2:	2300      	movs	r3, #0
 80020d4:	60bb      	str	r3, [r7, #8]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	60bb      	str	r3, [r7, #8]
 80020e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020f2:	2b40      	cmp	r3, #64	@ 0x40
 80020f4:	f040 80b6 	bne.w	8002264 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002104:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002108:	2b00      	cmp	r3, #0
 800210a:	f000 8145 	beq.w	8002398 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002112:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002116:	429a      	cmp	r2, r3
 8002118:	f080 813e 	bcs.w	8002398 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002122:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800212e:	f000 8088 	beq.w	8002242 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	330c      	adds	r3, #12
 8002138:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800213c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002140:	e853 3f00 	ldrex	r3, [r3]
 8002144:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002148:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800214c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002150:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	330c      	adds	r3, #12
 800215a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800215e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002162:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002166:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800216a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800216e:	e841 2300 	strex	r3, r2, [r1]
 8002172:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002176:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1d9      	bne.n	8002132 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	3314      	adds	r3, #20
 8002184:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002186:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002188:	e853 3f00 	ldrex	r3, [r3]
 800218c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800218e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002190:	f023 0301 	bic.w	r3, r3, #1
 8002194:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	3314      	adds	r3, #20
 800219e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80021a2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80021a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021a8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80021aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80021ae:	e841 2300 	strex	r3, r2, [r1]
 80021b2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80021b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1e1      	bne.n	800217e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	3314      	adds	r3, #20
 80021c0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021c4:	e853 3f00 	ldrex	r3, [r3]
 80021c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80021ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80021d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	3314      	adds	r3, #20
 80021da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80021de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80021e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021e2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80021e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80021e6:	e841 2300 	strex	r3, r2, [r1]
 80021ea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80021ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1e3      	bne.n	80021ba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2220      	movs	r2, #32
 80021f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	330c      	adds	r3, #12
 8002206:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002208:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800220a:	e853 3f00 	ldrex	r3, [r3]
 800220e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002210:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002212:	f023 0310 	bic.w	r3, r3, #16
 8002216:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	330c      	adds	r3, #12
 8002220:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002224:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002226:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002228:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800222a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800222c:	e841 2300 	strex	r3, r2, [r1]
 8002230:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002232:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002234:	2b00      	cmp	r3, #0
 8002236:	d1e3      	bne.n	8002200 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff fb2a 	bl	8001896 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2202      	movs	r2, #2
 8002246:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002250:	b29b      	uxth	r3, r3
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	b29b      	uxth	r3, r3
 8002256:	4619      	mov	r1, r3
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f000 f8b7 	bl	80023cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800225e:	e09b      	b.n	8002398 <HAL_UART_IRQHandler+0x518>
 8002260:	0800251f 	.word	0x0800251f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800226c:	b29b      	uxth	r3, r3
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002278:	b29b      	uxth	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	f000 808e 	beq.w	800239c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002280:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002284:	2b00      	cmp	r3, #0
 8002286:	f000 8089 	beq.w	800239c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	330c      	adds	r3, #12
 8002290:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002294:	e853 3f00 	ldrex	r3, [r3]
 8002298:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800229a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800229c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80022a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	330c      	adds	r3, #12
 80022aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80022ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80022b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80022b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80022b6:	e841 2300 	strex	r3, r2, [r1]
 80022ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80022bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d1e3      	bne.n	800228a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	3314      	adds	r3, #20
 80022c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022cc:	e853 3f00 	ldrex	r3, [r3]
 80022d0:	623b      	str	r3, [r7, #32]
   return(result);
 80022d2:	6a3b      	ldr	r3, [r7, #32]
 80022d4:	f023 0301 	bic.w	r3, r3, #1
 80022d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	3314      	adds	r3, #20
 80022e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80022e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80022e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80022ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022ee:	e841 2300 	strex	r3, r2, [r1]
 80022f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80022f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d1e3      	bne.n	80022c2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2220      	movs	r2, #32
 80022fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	330c      	adds	r3, #12
 800230e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	e853 3f00 	ldrex	r3, [r3]
 8002316:	60fb      	str	r3, [r7, #12]
   return(result);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f023 0310 	bic.w	r3, r3, #16
 800231e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	330c      	adds	r3, #12
 8002328:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800232c:	61fa      	str	r2, [r7, #28]
 800232e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002330:	69b9      	ldr	r1, [r7, #24]
 8002332:	69fa      	ldr	r2, [r7, #28]
 8002334:	e841 2300 	strex	r3, r2, [r1]
 8002338:	617b      	str	r3, [r7, #20]
   return(result);
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d1e3      	bne.n	8002308 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2202      	movs	r2, #2
 8002344:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002346:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800234a:	4619      	mov	r1, r3
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f000 f83d 	bl	80023cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002352:	e023      	b.n	800239c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002354:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002358:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800235c:	2b00      	cmp	r3, #0
 800235e:	d009      	beq.n	8002374 <HAL_UART_IRQHandler+0x4f4>
 8002360:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002364:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002368:	2b00      	cmp	r3, #0
 800236a:	d003      	beq.n	8002374 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f000 f8ea 	bl	8002546 <UART_Transmit_IT>
    return;
 8002372:	e014      	b.n	800239e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002374:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800237c:	2b00      	cmp	r3, #0
 800237e:	d00e      	beq.n	800239e <HAL_UART_IRQHandler+0x51e>
 8002380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002388:	2b00      	cmp	r3, #0
 800238a:	d008      	beq.n	800239e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f000 f92a 	bl	80025e6 <UART_EndTransmit_IT>
    return;
 8002392:	e004      	b.n	800239e <HAL_UART_IRQHandler+0x51e>
    return;
 8002394:	bf00      	nop
 8002396:	e002      	b.n	800239e <HAL_UART_IRQHandler+0x51e>
      return;
 8002398:	bf00      	nop
 800239a:	e000      	b.n	800239e <HAL_UART_IRQHandler+0x51e>
      return;
 800239c:	bf00      	nop
  }
}
 800239e:	37e8      	adds	r7, #232	@ 0xe8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80023c0:	bf00      	nop
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	460b      	mov	r3, r1
 80023d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	4613      	mov	r3, r2
 80023f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	68ba      	ldr	r2, [r7, #8]
 80023f6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	88fa      	ldrh	r2, [r7, #6]
 80023fc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	88fa      	ldrh	r2, [r7, #6]
 8002402:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2200      	movs	r2, #0
 8002408:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2222      	movs	r2, #34	@ 0x22
 800240e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d007      	beq.n	800242a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	68da      	ldr	r2, [r3, #12]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002428:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	695a      	ldr	r2, [r3, #20]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f042 0201 	orr.w	r2, r2, #1
 8002438:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	68da      	ldr	r2, [r3, #12]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f042 0220 	orr.w	r2, r2, #32
 8002448:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3714      	adds	r7, #20
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002458:	b480      	push	{r7}
 800245a:	b095      	sub	sp, #84	@ 0x54
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	330c      	adds	r3, #12
 8002466:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002468:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800246a:	e853 3f00 	ldrex	r3, [r3]
 800246e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002472:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002476:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	330c      	adds	r3, #12
 800247e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002480:	643a      	str	r2, [r7, #64]	@ 0x40
 8002482:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002484:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002486:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002488:	e841 2300 	strex	r3, r2, [r1]
 800248c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800248e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1e5      	bne.n	8002460 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	3314      	adds	r3, #20
 800249a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800249c:	6a3b      	ldr	r3, [r7, #32]
 800249e:	e853 3f00 	ldrex	r3, [r3]
 80024a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	f023 0301 	bic.w	r3, r3, #1
 80024aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	3314      	adds	r3, #20
 80024b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80024b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80024b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024bc:	e841 2300 	strex	r3, r2, [r1]
 80024c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80024c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1e5      	bne.n	8002494 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d119      	bne.n	8002504 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	330c      	adds	r3, #12
 80024d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	e853 3f00 	ldrex	r3, [r3]
 80024de:	60bb      	str	r3, [r7, #8]
   return(result);
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	f023 0310 	bic.w	r3, r3, #16
 80024e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	330c      	adds	r3, #12
 80024ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80024f0:	61ba      	str	r2, [r7, #24]
 80024f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024f4:	6979      	ldr	r1, [r7, #20]
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	e841 2300 	strex	r3, r2, [r1]
 80024fc:	613b      	str	r3, [r7, #16]
   return(result);
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1e5      	bne.n	80024d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2220      	movs	r2, #32
 8002508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002512:	bf00      	nop
 8002514:	3754      	adds	r7, #84	@ 0x54
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b084      	sub	sp, #16
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800252a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2200      	movs	r2, #0
 8002536:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002538:	68f8      	ldr	r0, [r7, #12]
 800253a:	f7ff ff3d 	bl	80023b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800253e:	bf00      	nop
 8002540:	3710      	adds	r7, #16
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002546:	b480      	push	{r7}
 8002548:	b085      	sub	sp, #20
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b21      	cmp	r3, #33	@ 0x21
 8002558:	d13e      	bne.n	80025d8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002562:	d114      	bne.n	800258e <UART_Transmit_IT+0x48>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d110      	bne.n	800258e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a1b      	ldr	r3, [r3, #32]
 8002570:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	461a      	mov	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002580:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a1b      	ldr	r3, [r3, #32]
 8002586:	1c9a      	adds	r2, r3, #2
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	621a      	str	r2, [r3, #32]
 800258c:	e008      	b.n	80025a0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a1b      	ldr	r3, [r3, #32]
 8002592:	1c59      	adds	r1, r3, #1
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6211      	str	r1, [r2, #32]
 8002598:	781a      	ldrb	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	3b01      	subs	r3, #1
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	4619      	mov	r1, r3
 80025ae:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d10f      	bne.n	80025d4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025c2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68da      	ldr	r2, [r3, #12]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80025d2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80025d4:	2300      	movs	r3, #0
 80025d6:	e000      	b.n	80025da <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80025d8:	2302      	movs	r3, #2
  }
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3714      	adds	r7, #20
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr

080025e6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b082      	sub	sp, #8
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68da      	ldr	r2, [r3, #12]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025fc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2220      	movs	r2, #32
 8002602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7ff fecc 	bl	80023a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800260c:	2300      	movs	r3, #0
}
 800260e:	4618      	mov	r0, r3
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b08c      	sub	sp, #48	@ 0x30
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002624:	b2db      	uxtb	r3, r3
 8002626:	2b22      	cmp	r3, #34	@ 0x22
 8002628:	f040 80ae 	bne.w	8002788 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002634:	d117      	bne.n	8002666 <UART_Receive_IT+0x50>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d113      	bne.n	8002666 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800263e:	2300      	movs	r3, #0
 8002640:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002646:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	b29b      	uxth	r3, r3
 8002650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002654:	b29a      	uxth	r2, r3
 8002656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002658:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800265e:	1c9a      	adds	r2, r3, #2
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	629a      	str	r2, [r3, #40]	@ 0x28
 8002664:	e026      	b.n	80026b4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800266c:	2300      	movs	r3, #0
 800266e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002678:	d007      	beq.n	800268a <UART_Receive_IT+0x74>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d10a      	bne.n	8002698 <UART_Receive_IT+0x82>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d106      	bne.n	8002698 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	b2da      	uxtb	r2, r3
 8002692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002694:	701a      	strb	r2, [r3, #0]
 8002696:	e008      	b.n	80026aa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026a8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ae:	1c5a      	adds	r2, r3, #1
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	3b01      	subs	r3, #1
 80026bc:	b29b      	uxth	r3, r3
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	4619      	mov	r1, r3
 80026c2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d15d      	bne.n	8002784 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68da      	ldr	r2, [r3, #12]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 0220 	bic.w	r2, r2, #32
 80026d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68da      	ldr	r2, [r3, #12]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	695a      	ldr	r2, [r3, #20]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f022 0201 	bic.w	r2, r2, #1
 80026f6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2220      	movs	r2, #32
 80026fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270a:	2b01      	cmp	r3, #1
 800270c:	d135      	bne.n	800277a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	330c      	adds	r3, #12
 800271a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	e853 3f00 	ldrex	r3, [r3]
 8002722:	613b      	str	r3, [r7, #16]
   return(result);
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	f023 0310 	bic.w	r3, r3, #16
 800272a:	627b      	str	r3, [r7, #36]	@ 0x24
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	330c      	adds	r3, #12
 8002732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002734:	623a      	str	r2, [r7, #32]
 8002736:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002738:	69f9      	ldr	r1, [r7, #28]
 800273a:	6a3a      	ldr	r2, [r7, #32]
 800273c:	e841 2300 	strex	r3, r2, [r1]
 8002740:	61bb      	str	r3, [r7, #24]
   return(result);
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1e5      	bne.n	8002714 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0310 	and.w	r3, r3, #16
 8002752:	2b10      	cmp	r3, #16
 8002754:	d10a      	bne.n	800276c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002756:	2300      	movs	r3, #0
 8002758:	60fb      	str	r3, [r7, #12]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	60fb      	str	r3, [r7, #12]
 800276a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002770:	4619      	mov	r1, r3
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7ff fe2a 	bl	80023cc <HAL_UARTEx_RxEventCallback>
 8002778:	e002      	b.n	8002780 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7fe fcbc 	bl	80010f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002780:	2300      	movs	r3, #0
 8002782:	e002      	b.n	800278a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002784:	2300      	movs	r3, #0
 8002786:	e000      	b.n	800278a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002788:	2302      	movs	r3, #2
  }
}
 800278a:	4618      	mov	r0, r3
 800278c:	3730      	adds	r7, #48	@ 0x30
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
	...

08002794 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002798:	b0c0      	sub	sp, #256	@ 0x100
 800279a:	af00      	add	r7, sp, #0
 800279c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	691b      	ldr	r3, [r3, #16]
 80027a8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80027ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027b0:	68d9      	ldr	r1, [r3, #12]
 80027b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	ea40 0301 	orr.w	r3, r0, r1
 80027bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	431a      	orrs	r2, r3
 80027cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	431a      	orrs	r2, r3
 80027d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	4313      	orrs	r3, r2
 80027dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80027e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80027ec:	f021 010c 	bic.w	r1, r1, #12
 80027f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80027fa:	430b      	orrs	r3, r1
 80027fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800280a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800280e:	6999      	ldr	r1, [r3, #24]
 8002810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	ea40 0301 	orr.w	r3, r0, r1
 800281a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800281c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	4b8f      	ldr	r3, [pc, #572]	@ (8002a60 <UART_SetConfig+0x2cc>)
 8002824:	429a      	cmp	r2, r3
 8002826:	d005      	beq.n	8002834 <UART_SetConfig+0xa0>
 8002828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	4b8d      	ldr	r3, [pc, #564]	@ (8002a64 <UART_SetConfig+0x2d0>)
 8002830:	429a      	cmp	r2, r3
 8002832:	d104      	bne.n	800283e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002834:	f7ff fa9a 	bl	8001d6c <HAL_RCC_GetPCLK2Freq>
 8002838:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800283c:	e003      	b.n	8002846 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800283e:	f7ff fa81 	bl	8001d44 <HAL_RCC_GetPCLK1Freq>
 8002842:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800284a:	69db      	ldr	r3, [r3, #28]
 800284c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002850:	f040 810c 	bne.w	8002a6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002854:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002858:	2200      	movs	r2, #0
 800285a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800285e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002862:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002866:	4622      	mov	r2, r4
 8002868:	462b      	mov	r3, r5
 800286a:	1891      	adds	r1, r2, r2
 800286c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800286e:	415b      	adcs	r3, r3
 8002870:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002872:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002876:	4621      	mov	r1, r4
 8002878:	eb12 0801 	adds.w	r8, r2, r1
 800287c:	4629      	mov	r1, r5
 800287e:	eb43 0901 	adc.w	r9, r3, r1
 8002882:	f04f 0200 	mov.w	r2, #0
 8002886:	f04f 0300 	mov.w	r3, #0
 800288a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800288e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002892:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002896:	4690      	mov	r8, r2
 8002898:	4699      	mov	r9, r3
 800289a:	4623      	mov	r3, r4
 800289c:	eb18 0303 	adds.w	r3, r8, r3
 80028a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80028a4:	462b      	mov	r3, r5
 80028a6:	eb49 0303 	adc.w	r3, r9, r3
 80028aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80028ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80028ba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80028be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80028c2:	460b      	mov	r3, r1
 80028c4:	18db      	adds	r3, r3, r3
 80028c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80028c8:	4613      	mov	r3, r2
 80028ca:	eb42 0303 	adc.w	r3, r2, r3
 80028ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80028d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80028d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80028d8:	f7fe f9ee 	bl	8000cb8 <__aeabi_uldivmod>
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	4b61      	ldr	r3, [pc, #388]	@ (8002a68 <UART_SetConfig+0x2d4>)
 80028e2:	fba3 2302 	umull	r2, r3, r3, r2
 80028e6:	095b      	lsrs	r3, r3, #5
 80028e8:	011c      	lsls	r4, r3, #4
 80028ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028ee:	2200      	movs	r2, #0
 80028f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80028f4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80028f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80028fc:	4642      	mov	r2, r8
 80028fe:	464b      	mov	r3, r9
 8002900:	1891      	adds	r1, r2, r2
 8002902:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002904:	415b      	adcs	r3, r3
 8002906:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002908:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800290c:	4641      	mov	r1, r8
 800290e:	eb12 0a01 	adds.w	sl, r2, r1
 8002912:	4649      	mov	r1, r9
 8002914:	eb43 0b01 	adc.w	fp, r3, r1
 8002918:	f04f 0200 	mov.w	r2, #0
 800291c:	f04f 0300 	mov.w	r3, #0
 8002920:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002924:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002928:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800292c:	4692      	mov	sl, r2
 800292e:	469b      	mov	fp, r3
 8002930:	4643      	mov	r3, r8
 8002932:	eb1a 0303 	adds.w	r3, sl, r3
 8002936:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800293a:	464b      	mov	r3, r9
 800293c:	eb4b 0303 	adc.w	r3, fp, r3
 8002940:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002950:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002954:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002958:	460b      	mov	r3, r1
 800295a:	18db      	adds	r3, r3, r3
 800295c:	643b      	str	r3, [r7, #64]	@ 0x40
 800295e:	4613      	mov	r3, r2
 8002960:	eb42 0303 	adc.w	r3, r2, r3
 8002964:	647b      	str	r3, [r7, #68]	@ 0x44
 8002966:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800296a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800296e:	f7fe f9a3 	bl	8000cb8 <__aeabi_uldivmod>
 8002972:	4602      	mov	r2, r0
 8002974:	460b      	mov	r3, r1
 8002976:	4611      	mov	r1, r2
 8002978:	4b3b      	ldr	r3, [pc, #236]	@ (8002a68 <UART_SetConfig+0x2d4>)
 800297a:	fba3 2301 	umull	r2, r3, r3, r1
 800297e:	095b      	lsrs	r3, r3, #5
 8002980:	2264      	movs	r2, #100	@ 0x64
 8002982:	fb02 f303 	mul.w	r3, r2, r3
 8002986:	1acb      	subs	r3, r1, r3
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800298e:	4b36      	ldr	r3, [pc, #216]	@ (8002a68 <UART_SetConfig+0x2d4>)
 8002990:	fba3 2302 	umull	r2, r3, r3, r2
 8002994:	095b      	lsrs	r3, r3, #5
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800299c:	441c      	add	r4, r3
 800299e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80029a2:	2200      	movs	r2, #0
 80029a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80029a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80029ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80029b0:	4642      	mov	r2, r8
 80029b2:	464b      	mov	r3, r9
 80029b4:	1891      	adds	r1, r2, r2
 80029b6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80029b8:	415b      	adcs	r3, r3
 80029ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80029c0:	4641      	mov	r1, r8
 80029c2:	1851      	adds	r1, r2, r1
 80029c4:	6339      	str	r1, [r7, #48]	@ 0x30
 80029c6:	4649      	mov	r1, r9
 80029c8:	414b      	adcs	r3, r1
 80029ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80029cc:	f04f 0200 	mov.w	r2, #0
 80029d0:	f04f 0300 	mov.w	r3, #0
 80029d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80029d8:	4659      	mov	r1, fp
 80029da:	00cb      	lsls	r3, r1, #3
 80029dc:	4651      	mov	r1, sl
 80029de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029e2:	4651      	mov	r1, sl
 80029e4:	00ca      	lsls	r2, r1, #3
 80029e6:	4610      	mov	r0, r2
 80029e8:	4619      	mov	r1, r3
 80029ea:	4603      	mov	r3, r0
 80029ec:	4642      	mov	r2, r8
 80029ee:	189b      	adds	r3, r3, r2
 80029f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80029f4:	464b      	mov	r3, r9
 80029f6:	460a      	mov	r2, r1
 80029f8:	eb42 0303 	adc.w	r3, r2, r3
 80029fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002a0c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002a10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002a14:	460b      	mov	r3, r1
 8002a16:	18db      	adds	r3, r3, r3
 8002a18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	eb42 0303 	adc.w	r3, r2, r3
 8002a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002a2a:	f7fe f945 	bl	8000cb8 <__aeabi_uldivmod>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	460b      	mov	r3, r1
 8002a32:	4b0d      	ldr	r3, [pc, #52]	@ (8002a68 <UART_SetConfig+0x2d4>)
 8002a34:	fba3 1302 	umull	r1, r3, r3, r2
 8002a38:	095b      	lsrs	r3, r3, #5
 8002a3a:	2164      	movs	r1, #100	@ 0x64
 8002a3c:	fb01 f303 	mul.w	r3, r1, r3
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	00db      	lsls	r3, r3, #3
 8002a44:	3332      	adds	r3, #50	@ 0x32
 8002a46:	4a08      	ldr	r2, [pc, #32]	@ (8002a68 <UART_SetConfig+0x2d4>)
 8002a48:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4c:	095b      	lsrs	r3, r3, #5
 8002a4e:	f003 0207 	and.w	r2, r3, #7
 8002a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4422      	add	r2, r4
 8002a5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002a5c:	e106      	b.n	8002c6c <UART_SetConfig+0x4d8>
 8002a5e:	bf00      	nop
 8002a60:	40011000 	.word	0x40011000
 8002a64:	40011400 	.word	0x40011400
 8002a68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a70:	2200      	movs	r2, #0
 8002a72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002a76:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002a7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002a7e:	4642      	mov	r2, r8
 8002a80:	464b      	mov	r3, r9
 8002a82:	1891      	adds	r1, r2, r2
 8002a84:	6239      	str	r1, [r7, #32]
 8002a86:	415b      	adcs	r3, r3
 8002a88:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a8e:	4641      	mov	r1, r8
 8002a90:	1854      	adds	r4, r2, r1
 8002a92:	4649      	mov	r1, r9
 8002a94:	eb43 0501 	adc.w	r5, r3, r1
 8002a98:	f04f 0200 	mov.w	r2, #0
 8002a9c:	f04f 0300 	mov.w	r3, #0
 8002aa0:	00eb      	lsls	r3, r5, #3
 8002aa2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002aa6:	00e2      	lsls	r2, r4, #3
 8002aa8:	4614      	mov	r4, r2
 8002aaa:	461d      	mov	r5, r3
 8002aac:	4643      	mov	r3, r8
 8002aae:	18e3      	adds	r3, r4, r3
 8002ab0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ab4:	464b      	mov	r3, r9
 8002ab6:	eb45 0303 	adc.w	r3, r5, r3
 8002aba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002aca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002ace:	f04f 0200 	mov.w	r2, #0
 8002ad2:	f04f 0300 	mov.w	r3, #0
 8002ad6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002ada:	4629      	mov	r1, r5
 8002adc:	008b      	lsls	r3, r1, #2
 8002ade:	4621      	mov	r1, r4
 8002ae0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ae4:	4621      	mov	r1, r4
 8002ae6:	008a      	lsls	r2, r1, #2
 8002ae8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002aec:	f7fe f8e4 	bl	8000cb8 <__aeabi_uldivmod>
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	4b60      	ldr	r3, [pc, #384]	@ (8002c78 <UART_SetConfig+0x4e4>)
 8002af6:	fba3 2302 	umull	r2, r3, r3, r2
 8002afa:	095b      	lsrs	r3, r3, #5
 8002afc:	011c      	lsls	r4, r3, #4
 8002afe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b02:	2200      	movs	r2, #0
 8002b04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002b10:	4642      	mov	r2, r8
 8002b12:	464b      	mov	r3, r9
 8002b14:	1891      	adds	r1, r2, r2
 8002b16:	61b9      	str	r1, [r7, #24]
 8002b18:	415b      	adcs	r3, r3
 8002b1a:	61fb      	str	r3, [r7, #28]
 8002b1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b20:	4641      	mov	r1, r8
 8002b22:	1851      	adds	r1, r2, r1
 8002b24:	6139      	str	r1, [r7, #16]
 8002b26:	4649      	mov	r1, r9
 8002b28:	414b      	adcs	r3, r1
 8002b2a:	617b      	str	r3, [r7, #20]
 8002b2c:	f04f 0200 	mov.w	r2, #0
 8002b30:	f04f 0300 	mov.w	r3, #0
 8002b34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b38:	4659      	mov	r1, fp
 8002b3a:	00cb      	lsls	r3, r1, #3
 8002b3c:	4651      	mov	r1, sl
 8002b3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b42:	4651      	mov	r1, sl
 8002b44:	00ca      	lsls	r2, r1, #3
 8002b46:	4610      	mov	r0, r2
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	4642      	mov	r2, r8
 8002b4e:	189b      	adds	r3, r3, r2
 8002b50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002b54:	464b      	mov	r3, r9
 8002b56:	460a      	mov	r2, r1
 8002b58:	eb42 0303 	adc.w	r3, r2, r3
 8002b5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002b6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002b6c:	f04f 0200 	mov.w	r2, #0
 8002b70:	f04f 0300 	mov.w	r3, #0
 8002b74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002b78:	4649      	mov	r1, r9
 8002b7a:	008b      	lsls	r3, r1, #2
 8002b7c:	4641      	mov	r1, r8
 8002b7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b82:	4641      	mov	r1, r8
 8002b84:	008a      	lsls	r2, r1, #2
 8002b86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002b8a:	f7fe f895 	bl	8000cb8 <__aeabi_uldivmod>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	460b      	mov	r3, r1
 8002b92:	4611      	mov	r1, r2
 8002b94:	4b38      	ldr	r3, [pc, #224]	@ (8002c78 <UART_SetConfig+0x4e4>)
 8002b96:	fba3 2301 	umull	r2, r3, r3, r1
 8002b9a:	095b      	lsrs	r3, r3, #5
 8002b9c:	2264      	movs	r2, #100	@ 0x64
 8002b9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ba2:	1acb      	subs	r3, r1, r3
 8002ba4:	011b      	lsls	r3, r3, #4
 8002ba6:	3332      	adds	r3, #50	@ 0x32
 8002ba8:	4a33      	ldr	r2, [pc, #204]	@ (8002c78 <UART_SetConfig+0x4e4>)
 8002baa:	fba2 2303 	umull	r2, r3, r2, r3
 8002bae:	095b      	lsrs	r3, r3, #5
 8002bb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bb4:	441c      	add	r4, r3
 8002bb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002bba:	2200      	movs	r2, #0
 8002bbc:	673b      	str	r3, [r7, #112]	@ 0x70
 8002bbe:	677a      	str	r2, [r7, #116]	@ 0x74
 8002bc0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002bc4:	4642      	mov	r2, r8
 8002bc6:	464b      	mov	r3, r9
 8002bc8:	1891      	adds	r1, r2, r2
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	415b      	adcs	r3, r3
 8002bce:	60fb      	str	r3, [r7, #12]
 8002bd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002bd4:	4641      	mov	r1, r8
 8002bd6:	1851      	adds	r1, r2, r1
 8002bd8:	6039      	str	r1, [r7, #0]
 8002bda:	4649      	mov	r1, r9
 8002bdc:	414b      	adcs	r3, r1
 8002bde:	607b      	str	r3, [r7, #4]
 8002be0:	f04f 0200 	mov.w	r2, #0
 8002be4:	f04f 0300 	mov.w	r3, #0
 8002be8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002bec:	4659      	mov	r1, fp
 8002bee:	00cb      	lsls	r3, r1, #3
 8002bf0:	4651      	mov	r1, sl
 8002bf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bf6:	4651      	mov	r1, sl
 8002bf8:	00ca      	lsls	r2, r1, #3
 8002bfa:	4610      	mov	r0, r2
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4603      	mov	r3, r0
 8002c00:	4642      	mov	r2, r8
 8002c02:	189b      	adds	r3, r3, r2
 8002c04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c06:	464b      	mov	r3, r9
 8002c08:	460a      	mov	r2, r1
 8002c0a:	eb42 0303 	adc.w	r3, r2, r3
 8002c0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c1a:	667a      	str	r2, [r7, #100]	@ 0x64
 8002c1c:	f04f 0200 	mov.w	r2, #0
 8002c20:	f04f 0300 	mov.w	r3, #0
 8002c24:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002c28:	4649      	mov	r1, r9
 8002c2a:	008b      	lsls	r3, r1, #2
 8002c2c:	4641      	mov	r1, r8
 8002c2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c32:	4641      	mov	r1, r8
 8002c34:	008a      	lsls	r2, r1, #2
 8002c36:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002c3a:	f7fe f83d 	bl	8000cb8 <__aeabi_uldivmod>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	460b      	mov	r3, r1
 8002c42:	4b0d      	ldr	r3, [pc, #52]	@ (8002c78 <UART_SetConfig+0x4e4>)
 8002c44:	fba3 1302 	umull	r1, r3, r3, r2
 8002c48:	095b      	lsrs	r3, r3, #5
 8002c4a:	2164      	movs	r1, #100	@ 0x64
 8002c4c:	fb01 f303 	mul.w	r3, r1, r3
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	011b      	lsls	r3, r3, #4
 8002c54:	3332      	adds	r3, #50	@ 0x32
 8002c56:	4a08      	ldr	r2, [pc, #32]	@ (8002c78 <UART_SetConfig+0x4e4>)
 8002c58:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5c:	095b      	lsrs	r3, r3, #5
 8002c5e:	f003 020f 	and.w	r2, r3, #15
 8002c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4422      	add	r2, r4
 8002c6a:	609a      	str	r2, [r3, #8]
}
 8002c6c:	bf00      	nop
 8002c6e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002c72:	46bd      	mov	sp, r7
 8002c74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c78:	51eb851f 	.word	0x51eb851f

08002c7c <__cvt>:
 8002c7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c80:	ec57 6b10 	vmov	r6, r7, d0
 8002c84:	2f00      	cmp	r7, #0
 8002c86:	460c      	mov	r4, r1
 8002c88:	4619      	mov	r1, r3
 8002c8a:	463b      	mov	r3, r7
 8002c8c:	bfbb      	ittet	lt
 8002c8e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8002c92:	461f      	movlt	r7, r3
 8002c94:	2300      	movge	r3, #0
 8002c96:	232d      	movlt	r3, #45	@ 0x2d
 8002c98:	700b      	strb	r3, [r1, #0]
 8002c9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002c9c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8002ca0:	4691      	mov	r9, r2
 8002ca2:	f023 0820 	bic.w	r8, r3, #32
 8002ca6:	bfbc      	itt	lt
 8002ca8:	4632      	movlt	r2, r6
 8002caa:	4616      	movlt	r6, r2
 8002cac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002cb0:	d005      	beq.n	8002cbe <__cvt+0x42>
 8002cb2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002cb6:	d100      	bne.n	8002cba <__cvt+0x3e>
 8002cb8:	3401      	adds	r4, #1
 8002cba:	2102      	movs	r1, #2
 8002cbc:	e000      	b.n	8002cc0 <__cvt+0x44>
 8002cbe:	2103      	movs	r1, #3
 8002cc0:	ab03      	add	r3, sp, #12
 8002cc2:	9301      	str	r3, [sp, #4]
 8002cc4:	ab02      	add	r3, sp, #8
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	ec47 6b10 	vmov	d0, r6, r7
 8002ccc:	4653      	mov	r3, sl
 8002cce:	4622      	mov	r2, r4
 8002cd0:	f001 f90e 	bl	8003ef0 <_dtoa_r>
 8002cd4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002cd8:	4605      	mov	r5, r0
 8002cda:	d119      	bne.n	8002d10 <__cvt+0x94>
 8002cdc:	f019 0f01 	tst.w	r9, #1
 8002ce0:	d00e      	beq.n	8002d00 <__cvt+0x84>
 8002ce2:	eb00 0904 	add.w	r9, r0, r4
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	2300      	movs	r3, #0
 8002cea:	4630      	mov	r0, r6
 8002cec:	4639      	mov	r1, r7
 8002cee:	f7fd ff03 	bl	8000af8 <__aeabi_dcmpeq>
 8002cf2:	b108      	cbz	r0, 8002cf8 <__cvt+0x7c>
 8002cf4:	f8cd 900c 	str.w	r9, [sp, #12]
 8002cf8:	2230      	movs	r2, #48	@ 0x30
 8002cfa:	9b03      	ldr	r3, [sp, #12]
 8002cfc:	454b      	cmp	r3, r9
 8002cfe:	d31e      	bcc.n	8002d3e <__cvt+0xc2>
 8002d00:	9b03      	ldr	r3, [sp, #12]
 8002d02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002d04:	1b5b      	subs	r3, r3, r5
 8002d06:	4628      	mov	r0, r5
 8002d08:	6013      	str	r3, [r2, #0]
 8002d0a:	b004      	add	sp, #16
 8002d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d10:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002d14:	eb00 0904 	add.w	r9, r0, r4
 8002d18:	d1e5      	bne.n	8002ce6 <__cvt+0x6a>
 8002d1a:	7803      	ldrb	r3, [r0, #0]
 8002d1c:	2b30      	cmp	r3, #48	@ 0x30
 8002d1e:	d10a      	bne.n	8002d36 <__cvt+0xba>
 8002d20:	2200      	movs	r2, #0
 8002d22:	2300      	movs	r3, #0
 8002d24:	4630      	mov	r0, r6
 8002d26:	4639      	mov	r1, r7
 8002d28:	f7fd fee6 	bl	8000af8 <__aeabi_dcmpeq>
 8002d2c:	b918      	cbnz	r0, 8002d36 <__cvt+0xba>
 8002d2e:	f1c4 0401 	rsb	r4, r4, #1
 8002d32:	f8ca 4000 	str.w	r4, [sl]
 8002d36:	f8da 3000 	ldr.w	r3, [sl]
 8002d3a:	4499      	add	r9, r3
 8002d3c:	e7d3      	b.n	8002ce6 <__cvt+0x6a>
 8002d3e:	1c59      	adds	r1, r3, #1
 8002d40:	9103      	str	r1, [sp, #12]
 8002d42:	701a      	strb	r2, [r3, #0]
 8002d44:	e7d9      	b.n	8002cfa <__cvt+0x7e>

08002d46 <__exponent>:
 8002d46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d48:	2900      	cmp	r1, #0
 8002d4a:	bfba      	itte	lt
 8002d4c:	4249      	neglt	r1, r1
 8002d4e:	232d      	movlt	r3, #45	@ 0x2d
 8002d50:	232b      	movge	r3, #43	@ 0x2b
 8002d52:	2909      	cmp	r1, #9
 8002d54:	7002      	strb	r2, [r0, #0]
 8002d56:	7043      	strb	r3, [r0, #1]
 8002d58:	dd29      	ble.n	8002dae <__exponent+0x68>
 8002d5a:	f10d 0307 	add.w	r3, sp, #7
 8002d5e:	461d      	mov	r5, r3
 8002d60:	270a      	movs	r7, #10
 8002d62:	461a      	mov	r2, r3
 8002d64:	fbb1 f6f7 	udiv	r6, r1, r7
 8002d68:	fb07 1416 	mls	r4, r7, r6, r1
 8002d6c:	3430      	adds	r4, #48	@ 0x30
 8002d6e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002d72:	460c      	mov	r4, r1
 8002d74:	2c63      	cmp	r4, #99	@ 0x63
 8002d76:	f103 33ff 	add.w	r3, r3, #4294967295
 8002d7a:	4631      	mov	r1, r6
 8002d7c:	dcf1      	bgt.n	8002d62 <__exponent+0x1c>
 8002d7e:	3130      	adds	r1, #48	@ 0x30
 8002d80:	1e94      	subs	r4, r2, #2
 8002d82:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002d86:	1c41      	adds	r1, r0, #1
 8002d88:	4623      	mov	r3, r4
 8002d8a:	42ab      	cmp	r3, r5
 8002d8c:	d30a      	bcc.n	8002da4 <__exponent+0x5e>
 8002d8e:	f10d 0309 	add.w	r3, sp, #9
 8002d92:	1a9b      	subs	r3, r3, r2
 8002d94:	42ac      	cmp	r4, r5
 8002d96:	bf88      	it	hi
 8002d98:	2300      	movhi	r3, #0
 8002d9a:	3302      	adds	r3, #2
 8002d9c:	4403      	add	r3, r0
 8002d9e:	1a18      	subs	r0, r3, r0
 8002da0:	b003      	add	sp, #12
 8002da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002da4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002da8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002dac:	e7ed      	b.n	8002d8a <__exponent+0x44>
 8002dae:	2330      	movs	r3, #48	@ 0x30
 8002db0:	3130      	adds	r1, #48	@ 0x30
 8002db2:	7083      	strb	r3, [r0, #2]
 8002db4:	70c1      	strb	r1, [r0, #3]
 8002db6:	1d03      	adds	r3, r0, #4
 8002db8:	e7f1      	b.n	8002d9e <__exponent+0x58>
	...

08002dbc <_printf_float>:
 8002dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dc0:	b08d      	sub	sp, #52	@ 0x34
 8002dc2:	460c      	mov	r4, r1
 8002dc4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8002dc8:	4616      	mov	r6, r2
 8002dca:	461f      	mov	r7, r3
 8002dcc:	4605      	mov	r5, r0
 8002dce:	f000 ff5d 	bl	8003c8c <_localeconv_r>
 8002dd2:	6803      	ldr	r3, [r0, #0]
 8002dd4:	9304      	str	r3, [sp, #16]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7fd fa62 	bl	80002a0 <strlen>
 8002ddc:	2300      	movs	r3, #0
 8002dde:	930a      	str	r3, [sp, #40]	@ 0x28
 8002de0:	f8d8 3000 	ldr.w	r3, [r8]
 8002de4:	9005      	str	r0, [sp, #20]
 8002de6:	3307      	adds	r3, #7
 8002de8:	f023 0307 	bic.w	r3, r3, #7
 8002dec:	f103 0208 	add.w	r2, r3, #8
 8002df0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002df4:	f8d4 b000 	ldr.w	fp, [r4]
 8002df8:	f8c8 2000 	str.w	r2, [r8]
 8002dfc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002e00:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002e04:	9307      	str	r3, [sp, #28]
 8002e06:	f8cd 8018 	str.w	r8, [sp, #24]
 8002e0a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002e0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002e12:	4b9c      	ldr	r3, [pc, #624]	@ (8003084 <_printf_float+0x2c8>)
 8002e14:	f04f 32ff 	mov.w	r2, #4294967295
 8002e18:	f7fd fea0 	bl	8000b5c <__aeabi_dcmpun>
 8002e1c:	bb70      	cbnz	r0, 8002e7c <_printf_float+0xc0>
 8002e1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002e22:	4b98      	ldr	r3, [pc, #608]	@ (8003084 <_printf_float+0x2c8>)
 8002e24:	f04f 32ff 	mov.w	r2, #4294967295
 8002e28:	f7fd fe7a 	bl	8000b20 <__aeabi_dcmple>
 8002e2c:	bb30      	cbnz	r0, 8002e7c <_printf_float+0xc0>
 8002e2e:	2200      	movs	r2, #0
 8002e30:	2300      	movs	r3, #0
 8002e32:	4640      	mov	r0, r8
 8002e34:	4649      	mov	r1, r9
 8002e36:	f7fd fe69 	bl	8000b0c <__aeabi_dcmplt>
 8002e3a:	b110      	cbz	r0, 8002e42 <_printf_float+0x86>
 8002e3c:	232d      	movs	r3, #45	@ 0x2d
 8002e3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e42:	4a91      	ldr	r2, [pc, #580]	@ (8003088 <_printf_float+0x2cc>)
 8002e44:	4b91      	ldr	r3, [pc, #580]	@ (800308c <_printf_float+0x2d0>)
 8002e46:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002e4a:	bf94      	ite	ls
 8002e4c:	4690      	movls	r8, r2
 8002e4e:	4698      	movhi	r8, r3
 8002e50:	2303      	movs	r3, #3
 8002e52:	6123      	str	r3, [r4, #16]
 8002e54:	f02b 0304 	bic.w	r3, fp, #4
 8002e58:	6023      	str	r3, [r4, #0]
 8002e5a:	f04f 0900 	mov.w	r9, #0
 8002e5e:	9700      	str	r7, [sp, #0]
 8002e60:	4633      	mov	r3, r6
 8002e62:	aa0b      	add	r2, sp, #44	@ 0x2c
 8002e64:	4621      	mov	r1, r4
 8002e66:	4628      	mov	r0, r5
 8002e68:	f000 f9d2 	bl	8003210 <_printf_common>
 8002e6c:	3001      	adds	r0, #1
 8002e6e:	f040 808d 	bne.w	8002f8c <_printf_float+0x1d0>
 8002e72:	f04f 30ff 	mov.w	r0, #4294967295
 8002e76:	b00d      	add	sp, #52	@ 0x34
 8002e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e7c:	4642      	mov	r2, r8
 8002e7e:	464b      	mov	r3, r9
 8002e80:	4640      	mov	r0, r8
 8002e82:	4649      	mov	r1, r9
 8002e84:	f7fd fe6a 	bl	8000b5c <__aeabi_dcmpun>
 8002e88:	b140      	cbz	r0, 8002e9c <_printf_float+0xe0>
 8002e8a:	464b      	mov	r3, r9
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	bfbc      	itt	lt
 8002e90:	232d      	movlt	r3, #45	@ 0x2d
 8002e92:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002e96:	4a7e      	ldr	r2, [pc, #504]	@ (8003090 <_printf_float+0x2d4>)
 8002e98:	4b7e      	ldr	r3, [pc, #504]	@ (8003094 <_printf_float+0x2d8>)
 8002e9a:	e7d4      	b.n	8002e46 <_printf_float+0x8a>
 8002e9c:	6863      	ldr	r3, [r4, #4]
 8002e9e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8002ea2:	9206      	str	r2, [sp, #24]
 8002ea4:	1c5a      	adds	r2, r3, #1
 8002ea6:	d13b      	bne.n	8002f20 <_printf_float+0x164>
 8002ea8:	2306      	movs	r3, #6
 8002eaa:	6063      	str	r3, [r4, #4]
 8002eac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	6022      	str	r2, [r4, #0]
 8002eb4:	9303      	str	r3, [sp, #12]
 8002eb6:	ab0a      	add	r3, sp, #40	@ 0x28
 8002eb8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8002ebc:	ab09      	add	r3, sp, #36	@ 0x24
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	6861      	ldr	r1, [r4, #4]
 8002ec2:	ec49 8b10 	vmov	d0, r8, r9
 8002ec6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8002eca:	4628      	mov	r0, r5
 8002ecc:	f7ff fed6 	bl	8002c7c <__cvt>
 8002ed0:	9b06      	ldr	r3, [sp, #24]
 8002ed2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002ed4:	2b47      	cmp	r3, #71	@ 0x47
 8002ed6:	4680      	mov	r8, r0
 8002ed8:	d129      	bne.n	8002f2e <_printf_float+0x172>
 8002eda:	1cc8      	adds	r0, r1, #3
 8002edc:	db02      	blt.n	8002ee4 <_printf_float+0x128>
 8002ede:	6863      	ldr	r3, [r4, #4]
 8002ee0:	4299      	cmp	r1, r3
 8002ee2:	dd41      	ble.n	8002f68 <_printf_float+0x1ac>
 8002ee4:	f1aa 0a02 	sub.w	sl, sl, #2
 8002ee8:	fa5f fa8a 	uxtb.w	sl, sl
 8002eec:	3901      	subs	r1, #1
 8002eee:	4652      	mov	r2, sl
 8002ef0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002ef4:	9109      	str	r1, [sp, #36]	@ 0x24
 8002ef6:	f7ff ff26 	bl	8002d46 <__exponent>
 8002efa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002efc:	1813      	adds	r3, r2, r0
 8002efe:	2a01      	cmp	r2, #1
 8002f00:	4681      	mov	r9, r0
 8002f02:	6123      	str	r3, [r4, #16]
 8002f04:	dc02      	bgt.n	8002f0c <_printf_float+0x150>
 8002f06:	6822      	ldr	r2, [r4, #0]
 8002f08:	07d2      	lsls	r2, r2, #31
 8002f0a:	d501      	bpl.n	8002f10 <_printf_float+0x154>
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	6123      	str	r3, [r4, #16]
 8002f10:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0a2      	beq.n	8002e5e <_printf_float+0xa2>
 8002f18:	232d      	movs	r3, #45	@ 0x2d
 8002f1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f1e:	e79e      	b.n	8002e5e <_printf_float+0xa2>
 8002f20:	9a06      	ldr	r2, [sp, #24]
 8002f22:	2a47      	cmp	r2, #71	@ 0x47
 8002f24:	d1c2      	bne.n	8002eac <_printf_float+0xf0>
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1c0      	bne.n	8002eac <_printf_float+0xf0>
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e7bd      	b.n	8002eaa <_printf_float+0xee>
 8002f2e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002f32:	d9db      	bls.n	8002eec <_printf_float+0x130>
 8002f34:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002f38:	d118      	bne.n	8002f6c <_printf_float+0x1b0>
 8002f3a:	2900      	cmp	r1, #0
 8002f3c:	6863      	ldr	r3, [r4, #4]
 8002f3e:	dd0b      	ble.n	8002f58 <_printf_float+0x19c>
 8002f40:	6121      	str	r1, [r4, #16]
 8002f42:	b913      	cbnz	r3, 8002f4a <_printf_float+0x18e>
 8002f44:	6822      	ldr	r2, [r4, #0]
 8002f46:	07d0      	lsls	r0, r2, #31
 8002f48:	d502      	bpl.n	8002f50 <_printf_float+0x194>
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	440b      	add	r3, r1
 8002f4e:	6123      	str	r3, [r4, #16]
 8002f50:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002f52:	f04f 0900 	mov.w	r9, #0
 8002f56:	e7db      	b.n	8002f10 <_printf_float+0x154>
 8002f58:	b913      	cbnz	r3, 8002f60 <_printf_float+0x1a4>
 8002f5a:	6822      	ldr	r2, [r4, #0]
 8002f5c:	07d2      	lsls	r2, r2, #31
 8002f5e:	d501      	bpl.n	8002f64 <_printf_float+0x1a8>
 8002f60:	3302      	adds	r3, #2
 8002f62:	e7f4      	b.n	8002f4e <_printf_float+0x192>
 8002f64:	2301      	movs	r3, #1
 8002f66:	e7f2      	b.n	8002f4e <_printf_float+0x192>
 8002f68:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002f6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002f6e:	4299      	cmp	r1, r3
 8002f70:	db05      	blt.n	8002f7e <_printf_float+0x1c2>
 8002f72:	6823      	ldr	r3, [r4, #0]
 8002f74:	6121      	str	r1, [r4, #16]
 8002f76:	07d8      	lsls	r0, r3, #31
 8002f78:	d5ea      	bpl.n	8002f50 <_printf_float+0x194>
 8002f7a:	1c4b      	adds	r3, r1, #1
 8002f7c:	e7e7      	b.n	8002f4e <_printf_float+0x192>
 8002f7e:	2900      	cmp	r1, #0
 8002f80:	bfd4      	ite	le
 8002f82:	f1c1 0202 	rsble	r2, r1, #2
 8002f86:	2201      	movgt	r2, #1
 8002f88:	4413      	add	r3, r2
 8002f8a:	e7e0      	b.n	8002f4e <_printf_float+0x192>
 8002f8c:	6823      	ldr	r3, [r4, #0]
 8002f8e:	055a      	lsls	r2, r3, #21
 8002f90:	d407      	bmi.n	8002fa2 <_printf_float+0x1e6>
 8002f92:	6923      	ldr	r3, [r4, #16]
 8002f94:	4642      	mov	r2, r8
 8002f96:	4631      	mov	r1, r6
 8002f98:	4628      	mov	r0, r5
 8002f9a:	47b8      	blx	r7
 8002f9c:	3001      	adds	r0, #1
 8002f9e:	d12b      	bne.n	8002ff8 <_printf_float+0x23c>
 8002fa0:	e767      	b.n	8002e72 <_printf_float+0xb6>
 8002fa2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002fa6:	f240 80dd 	bls.w	8003164 <_printf_float+0x3a8>
 8002faa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002fae:	2200      	movs	r2, #0
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	f7fd fda1 	bl	8000af8 <__aeabi_dcmpeq>
 8002fb6:	2800      	cmp	r0, #0
 8002fb8:	d033      	beq.n	8003022 <_printf_float+0x266>
 8002fba:	4a37      	ldr	r2, [pc, #220]	@ (8003098 <_printf_float+0x2dc>)
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	4631      	mov	r1, r6
 8002fc0:	4628      	mov	r0, r5
 8002fc2:	47b8      	blx	r7
 8002fc4:	3001      	adds	r0, #1
 8002fc6:	f43f af54 	beq.w	8002e72 <_printf_float+0xb6>
 8002fca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8002fce:	4543      	cmp	r3, r8
 8002fd0:	db02      	blt.n	8002fd8 <_printf_float+0x21c>
 8002fd2:	6823      	ldr	r3, [r4, #0]
 8002fd4:	07d8      	lsls	r0, r3, #31
 8002fd6:	d50f      	bpl.n	8002ff8 <_printf_float+0x23c>
 8002fd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002fdc:	4631      	mov	r1, r6
 8002fde:	4628      	mov	r0, r5
 8002fe0:	47b8      	blx	r7
 8002fe2:	3001      	adds	r0, #1
 8002fe4:	f43f af45 	beq.w	8002e72 <_printf_float+0xb6>
 8002fe8:	f04f 0900 	mov.w	r9, #0
 8002fec:	f108 38ff 	add.w	r8, r8, #4294967295
 8002ff0:	f104 0a1a 	add.w	sl, r4, #26
 8002ff4:	45c8      	cmp	r8, r9
 8002ff6:	dc09      	bgt.n	800300c <_printf_float+0x250>
 8002ff8:	6823      	ldr	r3, [r4, #0]
 8002ffa:	079b      	lsls	r3, r3, #30
 8002ffc:	f100 8103 	bmi.w	8003206 <_printf_float+0x44a>
 8003000:	68e0      	ldr	r0, [r4, #12]
 8003002:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003004:	4298      	cmp	r0, r3
 8003006:	bfb8      	it	lt
 8003008:	4618      	movlt	r0, r3
 800300a:	e734      	b.n	8002e76 <_printf_float+0xba>
 800300c:	2301      	movs	r3, #1
 800300e:	4652      	mov	r2, sl
 8003010:	4631      	mov	r1, r6
 8003012:	4628      	mov	r0, r5
 8003014:	47b8      	blx	r7
 8003016:	3001      	adds	r0, #1
 8003018:	f43f af2b 	beq.w	8002e72 <_printf_float+0xb6>
 800301c:	f109 0901 	add.w	r9, r9, #1
 8003020:	e7e8      	b.n	8002ff4 <_printf_float+0x238>
 8003022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003024:	2b00      	cmp	r3, #0
 8003026:	dc39      	bgt.n	800309c <_printf_float+0x2e0>
 8003028:	4a1b      	ldr	r2, [pc, #108]	@ (8003098 <_printf_float+0x2dc>)
 800302a:	2301      	movs	r3, #1
 800302c:	4631      	mov	r1, r6
 800302e:	4628      	mov	r0, r5
 8003030:	47b8      	blx	r7
 8003032:	3001      	adds	r0, #1
 8003034:	f43f af1d 	beq.w	8002e72 <_printf_float+0xb6>
 8003038:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800303c:	ea59 0303 	orrs.w	r3, r9, r3
 8003040:	d102      	bne.n	8003048 <_printf_float+0x28c>
 8003042:	6823      	ldr	r3, [r4, #0]
 8003044:	07d9      	lsls	r1, r3, #31
 8003046:	d5d7      	bpl.n	8002ff8 <_printf_float+0x23c>
 8003048:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800304c:	4631      	mov	r1, r6
 800304e:	4628      	mov	r0, r5
 8003050:	47b8      	blx	r7
 8003052:	3001      	adds	r0, #1
 8003054:	f43f af0d 	beq.w	8002e72 <_printf_float+0xb6>
 8003058:	f04f 0a00 	mov.w	sl, #0
 800305c:	f104 0b1a 	add.w	fp, r4, #26
 8003060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003062:	425b      	negs	r3, r3
 8003064:	4553      	cmp	r3, sl
 8003066:	dc01      	bgt.n	800306c <_printf_float+0x2b0>
 8003068:	464b      	mov	r3, r9
 800306a:	e793      	b.n	8002f94 <_printf_float+0x1d8>
 800306c:	2301      	movs	r3, #1
 800306e:	465a      	mov	r2, fp
 8003070:	4631      	mov	r1, r6
 8003072:	4628      	mov	r0, r5
 8003074:	47b8      	blx	r7
 8003076:	3001      	adds	r0, #1
 8003078:	f43f aefb 	beq.w	8002e72 <_printf_float+0xb6>
 800307c:	f10a 0a01 	add.w	sl, sl, #1
 8003080:	e7ee      	b.n	8003060 <_printf_float+0x2a4>
 8003082:	bf00      	nop
 8003084:	7fefffff 	.word	0x7fefffff
 8003088:	0800747c 	.word	0x0800747c
 800308c:	08007480 	.word	0x08007480
 8003090:	08007484 	.word	0x08007484
 8003094:	08007488 	.word	0x08007488
 8003098:	0800748c 	.word	0x0800748c
 800309c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800309e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80030a2:	4553      	cmp	r3, sl
 80030a4:	bfa8      	it	ge
 80030a6:	4653      	movge	r3, sl
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	4699      	mov	r9, r3
 80030ac:	dc36      	bgt.n	800311c <_printf_float+0x360>
 80030ae:	f04f 0b00 	mov.w	fp, #0
 80030b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80030b6:	f104 021a 	add.w	r2, r4, #26
 80030ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80030bc:	9306      	str	r3, [sp, #24]
 80030be:	eba3 0309 	sub.w	r3, r3, r9
 80030c2:	455b      	cmp	r3, fp
 80030c4:	dc31      	bgt.n	800312a <_printf_float+0x36e>
 80030c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030c8:	459a      	cmp	sl, r3
 80030ca:	dc3a      	bgt.n	8003142 <_printf_float+0x386>
 80030cc:	6823      	ldr	r3, [r4, #0]
 80030ce:	07da      	lsls	r2, r3, #31
 80030d0:	d437      	bmi.n	8003142 <_printf_float+0x386>
 80030d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030d4:	ebaa 0903 	sub.w	r9, sl, r3
 80030d8:	9b06      	ldr	r3, [sp, #24]
 80030da:	ebaa 0303 	sub.w	r3, sl, r3
 80030de:	4599      	cmp	r9, r3
 80030e0:	bfa8      	it	ge
 80030e2:	4699      	movge	r9, r3
 80030e4:	f1b9 0f00 	cmp.w	r9, #0
 80030e8:	dc33      	bgt.n	8003152 <_printf_float+0x396>
 80030ea:	f04f 0800 	mov.w	r8, #0
 80030ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80030f2:	f104 0b1a 	add.w	fp, r4, #26
 80030f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030f8:	ebaa 0303 	sub.w	r3, sl, r3
 80030fc:	eba3 0309 	sub.w	r3, r3, r9
 8003100:	4543      	cmp	r3, r8
 8003102:	f77f af79 	ble.w	8002ff8 <_printf_float+0x23c>
 8003106:	2301      	movs	r3, #1
 8003108:	465a      	mov	r2, fp
 800310a:	4631      	mov	r1, r6
 800310c:	4628      	mov	r0, r5
 800310e:	47b8      	blx	r7
 8003110:	3001      	adds	r0, #1
 8003112:	f43f aeae 	beq.w	8002e72 <_printf_float+0xb6>
 8003116:	f108 0801 	add.w	r8, r8, #1
 800311a:	e7ec      	b.n	80030f6 <_printf_float+0x33a>
 800311c:	4642      	mov	r2, r8
 800311e:	4631      	mov	r1, r6
 8003120:	4628      	mov	r0, r5
 8003122:	47b8      	blx	r7
 8003124:	3001      	adds	r0, #1
 8003126:	d1c2      	bne.n	80030ae <_printf_float+0x2f2>
 8003128:	e6a3      	b.n	8002e72 <_printf_float+0xb6>
 800312a:	2301      	movs	r3, #1
 800312c:	4631      	mov	r1, r6
 800312e:	4628      	mov	r0, r5
 8003130:	9206      	str	r2, [sp, #24]
 8003132:	47b8      	blx	r7
 8003134:	3001      	adds	r0, #1
 8003136:	f43f ae9c 	beq.w	8002e72 <_printf_float+0xb6>
 800313a:	9a06      	ldr	r2, [sp, #24]
 800313c:	f10b 0b01 	add.w	fp, fp, #1
 8003140:	e7bb      	b.n	80030ba <_printf_float+0x2fe>
 8003142:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003146:	4631      	mov	r1, r6
 8003148:	4628      	mov	r0, r5
 800314a:	47b8      	blx	r7
 800314c:	3001      	adds	r0, #1
 800314e:	d1c0      	bne.n	80030d2 <_printf_float+0x316>
 8003150:	e68f      	b.n	8002e72 <_printf_float+0xb6>
 8003152:	9a06      	ldr	r2, [sp, #24]
 8003154:	464b      	mov	r3, r9
 8003156:	4442      	add	r2, r8
 8003158:	4631      	mov	r1, r6
 800315a:	4628      	mov	r0, r5
 800315c:	47b8      	blx	r7
 800315e:	3001      	adds	r0, #1
 8003160:	d1c3      	bne.n	80030ea <_printf_float+0x32e>
 8003162:	e686      	b.n	8002e72 <_printf_float+0xb6>
 8003164:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003168:	f1ba 0f01 	cmp.w	sl, #1
 800316c:	dc01      	bgt.n	8003172 <_printf_float+0x3b6>
 800316e:	07db      	lsls	r3, r3, #31
 8003170:	d536      	bpl.n	80031e0 <_printf_float+0x424>
 8003172:	2301      	movs	r3, #1
 8003174:	4642      	mov	r2, r8
 8003176:	4631      	mov	r1, r6
 8003178:	4628      	mov	r0, r5
 800317a:	47b8      	blx	r7
 800317c:	3001      	adds	r0, #1
 800317e:	f43f ae78 	beq.w	8002e72 <_printf_float+0xb6>
 8003182:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003186:	4631      	mov	r1, r6
 8003188:	4628      	mov	r0, r5
 800318a:	47b8      	blx	r7
 800318c:	3001      	adds	r0, #1
 800318e:	f43f ae70 	beq.w	8002e72 <_printf_float+0xb6>
 8003192:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003196:	2200      	movs	r2, #0
 8003198:	2300      	movs	r3, #0
 800319a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800319e:	f7fd fcab 	bl	8000af8 <__aeabi_dcmpeq>
 80031a2:	b9c0      	cbnz	r0, 80031d6 <_printf_float+0x41a>
 80031a4:	4653      	mov	r3, sl
 80031a6:	f108 0201 	add.w	r2, r8, #1
 80031aa:	4631      	mov	r1, r6
 80031ac:	4628      	mov	r0, r5
 80031ae:	47b8      	blx	r7
 80031b0:	3001      	adds	r0, #1
 80031b2:	d10c      	bne.n	80031ce <_printf_float+0x412>
 80031b4:	e65d      	b.n	8002e72 <_printf_float+0xb6>
 80031b6:	2301      	movs	r3, #1
 80031b8:	465a      	mov	r2, fp
 80031ba:	4631      	mov	r1, r6
 80031bc:	4628      	mov	r0, r5
 80031be:	47b8      	blx	r7
 80031c0:	3001      	adds	r0, #1
 80031c2:	f43f ae56 	beq.w	8002e72 <_printf_float+0xb6>
 80031c6:	f108 0801 	add.w	r8, r8, #1
 80031ca:	45d0      	cmp	r8, sl
 80031cc:	dbf3      	blt.n	80031b6 <_printf_float+0x3fa>
 80031ce:	464b      	mov	r3, r9
 80031d0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80031d4:	e6df      	b.n	8002f96 <_printf_float+0x1da>
 80031d6:	f04f 0800 	mov.w	r8, #0
 80031da:	f104 0b1a 	add.w	fp, r4, #26
 80031de:	e7f4      	b.n	80031ca <_printf_float+0x40e>
 80031e0:	2301      	movs	r3, #1
 80031e2:	4642      	mov	r2, r8
 80031e4:	e7e1      	b.n	80031aa <_printf_float+0x3ee>
 80031e6:	2301      	movs	r3, #1
 80031e8:	464a      	mov	r2, r9
 80031ea:	4631      	mov	r1, r6
 80031ec:	4628      	mov	r0, r5
 80031ee:	47b8      	blx	r7
 80031f0:	3001      	adds	r0, #1
 80031f2:	f43f ae3e 	beq.w	8002e72 <_printf_float+0xb6>
 80031f6:	f108 0801 	add.w	r8, r8, #1
 80031fa:	68e3      	ldr	r3, [r4, #12]
 80031fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80031fe:	1a5b      	subs	r3, r3, r1
 8003200:	4543      	cmp	r3, r8
 8003202:	dcf0      	bgt.n	80031e6 <_printf_float+0x42a>
 8003204:	e6fc      	b.n	8003000 <_printf_float+0x244>
 8003206:	f04f 0800 	mov.w	r8, #0
 800320a:	f104 0919 	add.w	r9, r4, #25
 800320e:	e7f4      	b.n	80031fa <_printf_float+0x43e>

08003210 <_printf_common>:
 8003210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003214:	4616      	mov	r6, r2
 8003216:	4698      	mov	r8, r3
 8003218:	688a      	ldr	r2, [r1, #8]
 800321a:	690b      	ldr	r3, [r1, #16]
 800321c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003220:	4293      	cmp	r3, r2
 8003222:	bfb8      	it	lt
 8003224:	4613      	movlt	r3, r2
 8003226:	6033      	str	r3, [r6, #0]
 8003228:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800322c:	4607      	mov	r7, r0
 800322e:	460c      	mov	r4, r1
 8003230:	b10a      	cbz	r2, 8003236 <_printf_common+0x26>
 8003232:	3301      	adds	r3, #1
 8003234:	6033      	str	r3, [r6, #0]
 8003236:	6823      	ldr	r3, [r4, #0]
 8003238:	0699      	lsls	r1, r3, #26
 800323a:	bf42      	ittt	mi
 800323c:	6833      	ldrmi	r3, [r6, #0]
 800323e:	3302      	addmi	r3, #2
 8003240:	6033      	strmi	r3, [r6, #0]
 8003242:	6825      	ldr	r5, [r4, #0]
 8003244:	f015 0506 	ands.w	r5, r5, #6
 8003248:	d106      	bne.n	8003258 <_printf_common+0x48>
 800324a:	f104 0a19 	add.w	sl, r4, #25
 800324e:	68e3      	ldr	r3, [r4, #12]
 8003250:	6832      	ldr	r2, [r6, #0]
 8003252:	1a9b      	subs	r3, r3, r2
 8003254:	42ab      	cmp	r3, r5
 8003256:	dc26      	bgt.n	80032a6 <_printf_common+0x96>
 8003258:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800325c:	6822      	ldr	r2, [r4, #0]
 800325e:	3b00      	subs	r3, #0
 8003260:	bf18      	it	ne
 8003262:	2301      	movne	r3, #1
 8003264:	0692      	lsls	r2, r2, #26
 8003266:	d42b      	bmi.n	80032c0 <_printf_common+0xb0>
 8003268:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800326c:	4641      	mov	r1, r8
 800326e:	4638      	mov	r0, r7
 8003270:	47c8      	blx	r9
 8003272:	3001      	adds	r0, #1
 8003274:	d01e      	beq.n	80032b4 <_printf_common+0xa4>
 8003276:	6823      	ldr	r3, [r4, #0]
 8003278:	6922      	ldr	r2, [r4, #16]
 800327a:	f003 0306 	and.w	r3, r3, #6
 800327e:	2b04      	cmp	r3, #4
 8003280:	bf02      	ittt	eq
 8003282:	68e5      	ldreq	r5, [r4, #12]
 8003284:	6833      	ldreq	r3, [r6, #0]
 8003286:	1aed      	subeq	r5, r5, r3
 8003288:	68a3      	ldr	r3, [r4, #8]
 800328a:	bf0c      	ite	eq
 800328c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003290:	2500      	movne	r5, #0
 8003292:	4293      	cmp	r3, r2
 8003294:	bfc4      	itt	gt
 8003296:	1a9b      	subgt	r3, r3, r2
 8003298:	18ed      	addgt	r5, r5, r3
 800329a:	2600      	movs	r6, #0
 800329c:	341a      	adds	r4, #26
 800329e:	42b5      	cmp	r5, r6
 80032a0:	d11a      	bne.n	80032d8 <_printf_common+0xc8>
 80032a2:	2000      	movs	r0, #0
 80032a4:	e008      	b.n	80032b8 <_printf_common+0xa8>
 80032a6:	2301      	movs	r3, #1
 80032a8:	4652      	mov	r2, sl
 80032aa:	4641      	mov	r1, r8
 80032ac:	4638      	mov	r0, r7
 80032ae:	47c8      	blx	r9
 80032b0:	3001      	adds	r0, #1
 80032b2:	d103      	bne.n	80032bc <_printf_common+0xac>
 80032b4:	f04f 30ff 	mov.w	r0, #4294967295
 80032b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032bc:	3501      	adds	r5, #1
 80032be:	e7c6      	b.n	800324e <_printf_common+0x3e>
 80032c0:	18e1      	adds	r1, r4, r3
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	2030      	movs	r0, #48	@ 0x30
 80032c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80032ca:	4422      	add	r2, r4
 80032cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80032d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80032d4:	3302      	adds	r3, #2
 80032d6:	e7c7      	b.n	8003268 <_printf_common+0x58>
 80032d8:	2301      	movs	r3, #1
 80032da:	4622      	mov	r2, r4
 80032dc:	4641      	mov	r1, r8
 80032de:	4638      	mov	r0, r7
 80032e0:	47c8      	blx	r9
 80032e2:	3001      	adds	r0, #1
 80032e4:	d0e6      	beq.n	80032b4 <_printf_common+0xa4>
 80032e6:	3601      	adds	r6, #1
 80032e8:	e7d9      	b.n	800329e <_printf_common+0x8e>
	...

080032ec <_printf_i>:
 80032ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80032f0:	7e0f      	ldrb	r7, [r1, #24]
 80032f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80032f4:	2f78      	cmp	r7, #120	@ 0x78
 80032f6:	4691      	mov	r9, r2
 80032f8:	4680      	mov	r8, r0
 80032fa:	460c      	mov	r4, r1
 80032fc:	469a      	mov	sl, r3
 80032fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003302:	d807      	bhi.n	8003314 <_printf_i+0x28>
 8003304:	2f62      	cmp	r7, #98	@ 0x62
 8003306:	d80a      	bhi.n	800331e <_printf_i+0x32>
 8003308:	2f00      	cmp	r7, #0
 800330a:	f000 80d2 	beq.w	80034b2 <_printf_i+0x1c6>
 800330e:	2f58      	cmp	r7, #88	@ 0x58
 8003310:	f000 80b9 	beq.w	8003486 <_printf_i+0x19a>
 8003314:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003318:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800331c:	e03a      	b.n	8003394 <_printf_i+0xa8>
 800331e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003322:	2b15      	cmp	r3, #21
 8003324:	d8f6      	bhi.n	8003314 <_printf_i+0x28>
 8003326:	a101      	add	r1, pc, #4	@ (adr r1, 800332c <_printf_i+0x40>)
 8003328:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800332c:	08003385 	.word	0x08003385
 8003330:	08003399 	.word	0x08003399
 8003334:	08003315 	.word	0x08003315
 8003338:	08003315 	.word	0x08003315
 800333c:	08003315 	.word	0x08003315
 8003340:	08003315 	.word	0x08003315
 8003344:	08003399 	.word	0x08003399
 8003348:	08003315 	.word	0x08003315
 800334c:	08003315 	.word	0x08003315
 8003350:	08003315 	.word	0x08003315
 8003354:	08003315 	.word	0x08003315
 8003358:	08003499 	.word	0x08003499
 800335c:	080033c3 	.word	0x080033c3
 8003360:	08003453 	.word	0x08003453
 8003364:	08003315 	.word	0x08003315
 8003368:	08003315 	.word	0x08003315
 800336c:	080034bb 	.word	0x080034bb
 8003370:	08003315 	.word	0x08003315
 8003374:	080033c3 	.word	0x080033c3
 8003378:	08003315 	.word	0x08003315
 800337c:	08003315 	.word	0x08003315
 8003380:	0800345b 	.word	0x0800345b
 8003384:	6833      	ldr	r3, [r6, #0]
 8003386:	1d1a      	adds	r2, r3, #4
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	6032      	str	r2, [r6, #0]
 800338c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003390:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003394:	2301      	movs	r3, #1
 8003396:	e09d      	b.n	80034d4 <_printf_i+0x1e8>
 8003398:	6833      	ldr	r3, [r6, #0]
 800339a:	6820      	ldr	r0, [r4, #0]
 800339c:	1d19      	adds	r1, r3, #4
 800339e:	6031      	str	r1, [r6, #0]
 80033a0:	0606      	lsls	r6, r0, #24
 80033a2:	d501      	bpl.n	80033a8 <_printf_i+0xbc>
 80033a4:	681d      	ldr	r5, [r3, #0]
 80033a6:	e003      	b.n	80033b0 <_printf_i+0xc4>
 80033a8:	0645      	lsls	r5, r0, #25
 80033aa:	d5fb      	bpl.n	80033a4 <_printf_i+0xb8>
 80033ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80033b0:	2d00      	cmp	r5, #0
 80033b2:	da03      	bge.n	80033bc <_printf_i+0xd0>
 80033b4:	232d      	movs	r3, #45	@ 0x2d
 80033b6:	426d      	negs	r5, r5
 80033b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033bc:	4859      	ldr	r0, [pc, #356]	@ (8003524 <_printf_i+0x238>)
 80033be:	230a      	movs	r3, #10
 80033c0:	e011      	b.n	80033e6 <_printf_i+0xfa>
 80033c2:	6821      	ldr	r1, [r4, #0]
 80033c4:	6833      	ldr	r3, [r6, #0]
 80033c6:	0608      	lsls	r0, r1, #24
 80033c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80033cc:	d402      	bmi.n	80033d4 <_printf_i+0xe8>
 80033ce:	0649      	lsls	r1, r1, #25
 80033d0:	bf48      	it	mi
 80033d2:	b2ad      	uxthmi	r5, r5
 80033d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80033d6:	4853      	ldr	r0, [pc, #332]	@ (8003524 <_printf_i+0x238>)
 80033d8:	6033      	str	r3, [r6, #0]
 80033da:	bf14      	ite	ne
 80033dc:	230a      	movne	r3, #10
 80033de:	2308      	moveq	r3, #8
 80033e0:	2100      	movs	r1, #0
 80033e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80033e6:	6866      	ldr	r6, [r4, #4]
 80033e8:	60a6      	str	r6, [r4, #8]
 80033ea:	2e00      	cmp	r6, #0
 80033ec:	bfa2      	ittt	ge
 80033ee:	6821      	ldrge	r1, [r4, #0]
 80033f0:	f021 0104 	bicge.w	r1, r1, #4
 80033f4:	6021      	strge	r1, [r4, #0]
 80033f6:	b90d      	cbnz	r5, 80033fc <_printf_i+0x110>
 80033f8:	2e00      	cmp	r6, #0
 80033fa:	d04b      	beq.n	8003494 <_printf_i+0x1a8>
 80033fc:	4616      	mov	r6, r2
 80033fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8003402:	fb03 5711 	mls	r7, r3, r1, r5
 8003406:	5dc7      	ldrb	r7, [r0, r7]
 8003408:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800340c:	462f      	mov	r7, r5
 800340e:	42bb      	cmp	r3, r7
 8003410:	460d      	mov	r5, r1
 8003412:	d9f4      	bls.n	80033fe <_printf_i+0x112>
 8003414:	2b08      	cmp	r3, #8
 8003416:	d10b      	bne.n	8003430 <_printf_i+0x144>
 8003418:	6823      	ldr	r3, [r4, #0]
 800341a:	07df      	lsls	r7, r3, #31
 800341c:	d508      	bpl.n	8003430 <_printf_i+0x144>
 800341e:	6923      	ldr	r3, [r4, #16]
 8003420:	6861      	ldr	r1, [r4, #4]
 8003422:	4299      	cmp	r1, r3
 8003424:	bfde      	ittt	le
 8003426:	2330      	movle	r3, #48	@ 0x30
 8003428:	f806 3c01 	strble.w	r3, [r6, #-1]
 800342c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003430:	1b92      	subs	r2, r2, r6
 8003432:	6122      	str	r2, [r4, #16]
 8003434:	f8cd a000 	str.w	sl, [sp]
 8003438:	464b      	mov	r3, r9
 800343a:	aa03      	add	r2, sp, #12
 800343c:	4621      	mov	r1, r4
 800343e:	4640      	mov	r0, r8
 8003440:	f7ff fee6 	bl	8003210 <_printf_common>
 8003444:	3001      	adds	r0, #1
 8003446:	d14a      	bne.n	80034de <_printf_i+0x1f2>
 8003448:	f04f 30ff 	mov.w	r0, #4294967295
 800344c:	b004      	add	sp, #16
 800344e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	f043 0320 	orr.w	r3, r3, #32
 8003458:	6023      	str	r3, [r4, #0]
 800345a:	4833      	ldr	r0, [pc, #204]	@ (8003528 <_printf_i+0x23c>)
 800345c:	2778      	movs	r7, #120	@ 0x78
 800345e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003462:	6823      	ldr	r3, [r4, #0]
 8003464:	6831      	ldr	r1, [r6, #0]
 8003466:	061f      	lsls	r7, r3, #24
 8003468:	f851 5b04 	ldr.w	r5, [r1], #4
 800346c:	d402      	bmi.n	8003474 <_printf_i+0x188>
 800346e:	065f      	lsls	r7, r3, #25
 8003470:	bf48      	it	mi
 8003472:	b2ad      	uxthmi	r5, r5
 8003474:	6031      	str	r1, [r6, #0]
 8003476:	07d9      	lsls	r1, r3, #31
 8003478:	bf44      	itt	mi
 800347a:	f043 0320 	orrmi.w	r3, r3, #32
 800347e:	6023      	strmi	r3, [r4, #0]
 8003480:	b11d      	cbz	r5, 800348a <_printf_i+0x19e>
 8003482:	2310      	movs	r3, #16
 8003484:	e7ac      	b.n	80033e0 <_printf_i+0xf4>
 8003486:	4827      	ldr	r0, [pc, #156]	@ (8003524 <_printf_i+0x238>)
 8003488:	e7e9      	b.n	800345e <_printf_i+0x172>
 800348a:	6823      	ldr	r3, [r4, #0]
 800348c:	f023 0320 	bic.w	r3, r3, #32
 8003490:	6023      	str	r3, [r4, #0]
 8003492:	e7f6      	b.n	8003482 <_printf_i+0x196>
 8003494:	4616      	mov	r6, r2
 8003496:	e7bd      	b.n	8003414 <_printf_i+0x128>
 8003498:	6833      	ldr	r3, [r6, #0]
 800349a:	6825      	ldr	r5, [r4, #0]
 800349c:	6961      	ldr	r1, [r4, #20]
 800349e:	1d18      	adds	r0, r3, #4
 80034a0:	6030      	str	r0, [r6, #0]
 80034a2:	062e      	lsls	r6, r5, #24
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	d501      	bpl.n	80034ac <_printf_i+0x1c0>
 80034a8:	6019      	str	r1, [r3, #0]
 80034aa:	e002      	b.n	80034b2 <_printf_i+0x1c6>
 80034ac:	0668      	lsls	r0, r5, #25
 80034ae:	d5fb      	bpl.n	80034a8 <_printf_i+0x1bc>
 80034b0:	8019      	strh	r1, [r3, #0]
 80034b2:	2300      	movs	r3, #0
 80034b4:	6123      	str	r3, [r4, #16]
 80034b6:	4616      	mov	r6, r2
 80034b8:	e7bc      	b.n	8003434 <_printf_i+0x148>
 80034ba:	6833      	ldr	r3, [r6, #0]
 80034bc:	1d1a      	adds	r2, r3, #4
 80034be:	6032      	str	r2, [r6, #0]
 80034c0:	681e      	ldr	r6, [r3, #0]
 80034c2:	6862      	ldr	r2, [r4, #4]
 80034c4:	2100      	movs	r1, #0
 80034c6:	4630      	mov	r0, r6
 80034c8:	f7fc fe9a 	bl	8000200 <memchr>
 80034cc:	b108      	cbz	r0, 80034d2 <_printf_i+0x1e6>
 80034ce:	1b80      	subs	r0, r0, r6
 80034d0:	6060      	str	r0, [r4, #4]
 80034d2:	6863      	ldr	r3, [r4, #4]
 80034d4:	6123      	str	r3, [r4, #16]
 80034d6:	2300      	movs	r3, #0
 80034d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034dc:	e7aa      	b.n	8003434 <_printf_i+0x148>
 80034de:	6923      	ldr	r3, [r4, #16]
 80034e0:	4632      	mov	r2, r6
 80034e2:	4649      	mov	r1, r9
 80034e4:	4640      	mov	r0, r8
 80034e6:	47d0      	blx	sl
 80034e8:	3001      	adds	r0, #1
 80034ea:	d0ad      	beq.n	8003448 <_printf_i+0x15c>
 80034ec:	6823      	ldr	r3, [r4, #0]
 80034ee:	079b      	lsls	r3, r3, #30
 80034f0:	d413      	bmi.n	800351a <_printf_i+0x22e>
 80034f2:	68e0      	ldr	r0, [r4, #12]
 80034f4:	9b03      	ldr	r3, [sp, #12]
 80034f6:	4298      	cmp	r0, r3
 80034f8:	bfb8      	it	lt
 80034fa:	4618      	movlt	r0, r3
 80034fc:	e7a6      	b.n	800344c <_printf_i+0x160>
 80034fe:	2301      	movs	r3, #1
 8003500:	4632      	mov	r2, r6
 8003502:	4649      	mov	r1, r9
 8003504:	4640      	mov	r0, r8
 8003506:	47d0      	blx	sl
 8003508:	3001      	adds	r0, #1
 800350a:	d09d      	beq.n	8003448 <_printf_i+0x15c>
 800350c:	3501      	adds	r5, #1
 800350e:	68e3      	ldr	r3, [r4, #12]
 8003510:	9903      	ldr	r1, [sp, #12]
 8003512:	1a5b      	subs	r3, r3, r1
 8003514:	42ab      	cmp	r3, r5
 8003516:	dcf2      	bgt.n	80034fe <_printf_i+0x212>
 8003518:	e7eb      	b.n	80034f2 <_printf_i+0x206>
 800351a:	2500      	movs	r5, #0
 800351c:	f104 0619 	add.w	r6, r4, #25
 8003520:	e7f5      	b.n	800350e <_printf_i+0x222>
 8003522:	bf00      	nop
 8003524:	0800748e 	.word	0x0800748e
 8003528:	0800749f 	.word	0x0800749f

0800352c <_scanf_float>:
 800352c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003530:	b087      	sub	sp, #28
 8003532:	4617      	mov	r7, r2
 8003534:	9303      	str	r3, [sp, #12]
 8003536:	688b      	ldr	r3, [r1, #8]
 8003538:	1e5a      	subs	r2, r3, #1
 800353a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800353e:	bf81      	itttt	hi
 8003540:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8003544:	eb03 0b05 	addhi.w	fp, r3, r5
 8003548:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800354c:	608b      	strhi	r3, [r1, #8]
 800354e:	680b      	ldr	r3, [r1, #0]
 8003550:	460a      	mov	r2, r1
 8003552:	f04f 0500 	mov.w	r5, #0
 8003556:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800355a:	f842 3b1c 	str.w	r3, [r2], #28
 800355e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003562:	4680      	mov	r8, r0
 8003564:	460c      	mov	r4, r1
 8003566:	bf98      	it	ls
 8003568:	f04f 0b00 	movls.w	fp, #0
 800356c:	9201      	str	r2, [sp, #4]
 800356e:	4616      	mov	r6, r2
 8003570:	46aa      	mov	sl, r5
 8003572:	46a9      	mov	r9, r5
 8003574:	9502      	str	r5, [sp, #8]
 8003576:	68a2      	ldr	r2, [r4, #8]
 8003578:	b152      	cbz	r2, 8003590 <_scanf_float+0x64>
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	2b4e      	cmp	r3, #78	@ 0x4e
 8003580:	d864      	bhi.n	800364c <_scanf_float+0x120>
 8003582:	2b40      	cmp	r3, #64	@ 0x40
 8003584:	d83c      	bhi.n	8003600 <_scanf_float+0xd4>
 8003586:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800358a:	b2c8      	uxtb	r0, r1
 800358c:	280e      	cmp	r0, #14
 800358e:	d93a      	bls.n	8003606 <_scanf_float+0xda>
 8003590:	f1b9 0f00 	cmp.w	r9, #0
 8003594:	d003      	beq.n	800359e <_scanf_float+0x72>
 8003596:	6823      	ldr	r3, [r4, #0]
 8003598:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800359c:	6023      	str	r3, [r4, #0]
 800359e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80035a2:	f1ba 0f01 	cmp.w	sl, #1
 80035a6:	f200 8117 	bhi.w	80037d8 <_scanf_float+0x2ac>
 80035aa:	9b01      	ldr	r3, [sp, #4]
 80035ac:	429e      	cmp	r6, r3
 80035ae:	f200 8108 	bhi.w	80037c2 <_scanf_float+0x296>
 80035b2:	2001      	movs	r0, #1
 80035b4:	b007      	add	sp, #28
 80035b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035ba:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80035be:	2a0d      	cmp	r2, #13
 80035c0:	d8e6      	bhi.n	8003590 <_scanf_float+0x64>
 80035c2:	a101      	add	r1, pc, #4	@ (adr r1, 80035c8 <_scanf_float+0x9c>)
 80035c4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80035c8:	0800370f 	.word	0x0800370f
 80035cc:	08003591 	.word	0x08003591
 80035d0:	08003591 	.word	0x08003591
 80035d4:	08003591 	.word	0x08003591
 80035d8:	0800376f 	.word	0x0800376f
 80035dc:	08003747 	.word	0x08003747
 80035e0:	08003591 	.word	0x08003591
 80035e4:	08003591 	.word	0x08003591
 80035e8:	0800371d 	.word	0x0800371d
 80035ec:	08003591 	.word	0x08003591
 80035f0:	08003591 	.word	0x08003591
 80035f4:	08003591 	.word	0x08003591
 80035f8:	08003591 	.word	0x08003591
 80035fc:	080036d5 	.word	0x080036d5
 8003600:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8003604:	e7db      	b.n	80035be <_scanf_float+0x92>
 8003606:	290e      	cmp	r1, #14
 8003608:	d8c2      	bhi.n	8003590 <_scanf_float+0x64>
 800360a:	a001      	add	r0, pc, #4	@ (adr r0, 8003610 <_scanf_float+0xe4>)
 800360c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003610:	080036c5 	.word	0x080036c5
 8003614:	08003591 	.word	0x08003591
 8003618:	080036c5 	.word	0x080036c5
 800361c:	0800375b 	.word	0x0800375b
 8003620:	08003591 	.word	0x08003591
 8003624:	0800366d 	.word	0x0800366d
 8003628:	080036ab 	.word	0x080036ab
 800362c:	080036ab 	.word	0x080036ab
 8003630:	080036ab 	.word	0x080036ab
 8003634:	080036ab 	.word	0x080036ab
 8003638:	080036ab 	.word	0x080036ab
 800363c:	080036ab 	.word	0x080036ab
 8003640:	080036ab 	.word	0x080036ab
 8003644:	080036ab 	.word	0x080036ab
 8003648:	080036ab 	.word	0x080036ab
 800364c:	2b6e      	cmp	r3, #110	@ 0x6e
 800364e:	d809      	bhi.n	8003664 <_scanf_float+0x138>
 8003650:	2b60      	cmp	r3, #96	@ 0x60
 8003652:	d8b2      	bhi.n	80035ba <_scanf_float+0x8e>
 8003654:	2b54      	cmp	r3, #84	@ 0x54
 8003656:	d07b      	beq.n	8003750 <_scanf_float+0x224>
 8003658:	2b59      	cmp	r3, #89	@ 0x59
 800365a:	d199      	bne.n	8003590 <_scanf_float+0x64>
 800365c:	2d07      	cmp	r5, #7
 800365e:	d197      	bne.n	8003590 <_scanf_float+0x64>
 8003660:	2508      	movs	r5, #8
 8003662:	e02c      	b.n	80036be <_scanf_float+0x192>
 8003664:	2b74      	cmp	r3, #116	@ 0x74
 8003666:	d073      	beq.n	8003750 <_scanf_float+0x224>
 8003668:	2b79      	cmp	r3, #121	@ 0x79
 800366a:	e7f6      	b.n	800365a <_scanf_float+0x12e>
 800366c:	6821      	ldr	r1, [r4, #0]
 800366e:	05c8      	lsls	r0, r1, #23
 8003670:	d51b      	bpl.n	80036aa <_scanf_float+0x17e>
 8003672:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8003676:	6021      	str	r1, [r4, #0]
 8003678:	f109 0901 	add.w	r9, r9, #1
 800367c:	f1bb 0f00 	cmp.w	fp, #0
 8003680:	d003      	beq.n	800368a <_scanf_float+0x15e>
 8003682:	3201      	adds	r2, #1
 8003684:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003688:	60a2      	str	r2, [r4, #8]
 800368a:	68a3      	ldr	r3, [r4, #8]
 800368c:	3b01      	subs	r3, #1
 800368e:	60a3      	str	r3, [r4, #8]
 8003690:	6923      	ldr	r3, [r4, #16]
 8003692:	3301      	adds	r3, #1
 8003694:	6123      	str	r3, [r4, #16]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	3b01      	subs	r3, #1
 800369a:	2b00      	cmp	r3, #0
 800369c:	607b      	str	r3, [r7, #4]
 800369e:	f340 8087 	ble.w	80037b0 <_scanf_float+0x284>
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	3301      	adds	r3, #1
 80036a6:	603b      	str	r3, [r7, #0]
 80036a8:	e765      	b.n	8003576 <_scanf_float+0x4a>
 80036aa:	eb1a 0105 	adds.w	r1, sl, r5
 80036ae:	f47f af6f 	bne.w	8003590 <_scanf_float+0x64>
 80036b2:	6822      	ldr	r2, [r4, #0]
 80036b4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80036b8:	6022      	str	r2, [r4, #0]
 80036ba:	460d      	mov	r5, r1
 80036bc:	468a      	mov	sl, r1
 80036be:	f806 3b01 	strb.w	r3, [r6], #1
 80036c2:	e7e2      	b.n	800368a <_scanf_float+0x15e>
 80036c4:	6822      	ldr	r2, [r4, #0]
 80036c6:	0610      	lsls	r0, r2, #24
 80036c8:	f57f af62 	bpl.w	8003590 <_scanf_float+0x64>
 80036cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036d0:	6022      	str	r2, [r4, #0]
 80036d2:	e7f4      	b.n	80036be <_scanf_float+0x192>
 80036d4:	f1ba 0f00 	cmp.w	sl, #0
 80036d8:	d10e      	bne.n	80036f8 <_scanf_float+0x1cc>
 80036da:	f1b9 0f00 	cmp.w	r9, #0
 80036de:	d10e      	bne.n	80036fe <_scanf_float+0x1d2>
 80036e0:	6822      	ldr	r2, [r4, #0]
 80036e2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80036e6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80036ea:	d108      	bne.n	80036fe <_scanf_float+0x1d2>
 80036ec:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80036f0:	6022      	str	r2, [r4, #0]
 80036f2:	f04f 0a01 	mov.w	sl, #1
 80036f6:	e7e2      	b.n	80036be <_scanf_float+0x192>
 80036f8:	f1ba 0f02 	cmp.w	sl, #2
 80036fc:	d055      	beq.n	80037aa <_scanf_float+0x27e>
 80036fe:	2d01      	cmp	r5, #1
 8003700:	d002      	beq.n	8003708 <_scanf_float+0x1dc>
 8003702:	2d04      	cmp	r5, #4
 8003704:	f47f af44 	bne.w	8003590 <_scanf_float+0x64>
 8003708:	3501      	adds	r5, #1
 800370a:	b2ed      	uxtb	r5, r5
 800370c:	e7d7      	b.n	80036be <_scanf_float+0x192>
 800370e:	f1ba 0f01 	cmp.w	sl, #1
 8003712:	f47f af3d 	bne.w	8003590 <_scanf_float+0x64>
 8003716:	f04f 0a02 	mov.w	sl, #2
 800371a:	e7d0      	b.n	80036be <_scanf_float+0x192>
 800371c:	b97d      	cbnz	r5, 800373e <_scanf_float+0x212>
 800371e:	f1b9 0f00 	cmp.w	r9, #0
 8003722:	f47f af38 	bne.w	8003596 <_scanf_float+0x6a>
 8003726:	6822      	ldr	r2, [r4, #0]
 8003728:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800372c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003730:	f040 8108 	bne.w	8003944 <_scanf_float+0x418>
 8003734:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003738:	6022      	str	r2, [r4, #0]
 800373a:	2501      	movs	r5, #1
 800373c:	e7bf      	b.n	80036be <_scanf_float+0x192>
 800373e:	2d03      	cmp	r5, #3
 8003740:	d0e2      	beq.n	8003708 <_scanf_float+0x1dc>
 8003742:	2d05      	cmp	r5, #5
 8003744:	e7de      	b.n	8003704 <_scanf_float+0x1d8>
 8003746:	2d02      	cmp	r5, #2
 8003748:	f47f af22 	bne.w	8003590 <_scanf_float+0x64>
 800374c:	2503      	movs	r5, #3
 800374e:	e7b6      	b.n	80036be <_scanf_float+0x192>
 8003750:	2d06      	cmp	r5, #6
 8003752:	f47f af1d 	bne.w	8003590 <_scanf_float+0x64>
 8003756:	2507      	movs	r5, #7
 8003758:	e7b1      	b.n	80036be <_scanf_float+0x192>
 800375a:	6822      	ldr	r2, [r4, #0]
 800375c:	0591      	lsls	r1, r2, #22
 800375e:	f57f af17 	bpl.w	8003590 <_scanf_float+0x64>
 8003762:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8003766:	6022      	str	r2, [r4, #0]
 8003768:	f8cd 9008 	str.w	r9, [sp, #8]
 800376c:	e7a7      	b.n	80036be <_scanf_float+0x192>
 800376e:	6822      	ldr	r2, [r4, #0]
 8003770:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8003774:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8003778:	d006      	beq.n	8003788 <_scanf_float+0x25c>
 800377a:	0550      	lsls	r0, r2, #21
 800377c:	f57f af08 	bpl.w	8003590 <_scanf_float+0x64>
 8003780:	f1b9 0f00 	cmp.w	r9, #0
 8003784:	f000 80de 	beq.w	8003944 <_scanf_float+0x418>
 8003788:	0591      	lsls	r1, r2, #22
 800378a:	bf58      	it	pl
 800378c:	9902      	ldrpl	r1, [sp, #8]
 800378e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003792:	bf58      	it	pl
 8003794:	eba9 0101 	subpl.w	r1, r9, r1
 8003798:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800379c:	bf58      	it	pl
 800379e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80037a2:	6022      	str	r2, [r4, #0]
 80037a4:	f04f 0900 	mov.w	r9, #0
 80037a8:	e789      	b.n	80036be <_scanf_float+0x192>
 80037aa:	f04f 0a03 	mov.w	sl, #3
 80037ae:	e786      	b.n	80036be <_scanf_float+0x192>
 80037b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80037b4:	4639      	mov	r1, r7
 80037b6:	4640      	mov	r0, r8
 80037b8:	4798      	blx	r3
 80037ba:	2800      	cmp	r0, #0
 80037bc:	f43f aedb 	beq.w	8003576 <_scanf_float+0x4a>
 80037c0:	e6e6      	b.n	8003590 <_scanf_float+0x64>
 80037c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80037c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80037ca:	463a      	mov	r2, r7
 80037cc:	4640      	mov	r0, r8
 80037ce:	4798      	blx	r3
 80037d0:	6923      	ldr	r3, [r4, #16]
 80037d2:	3b01      	subs	r3, #1
 80037d4:	6123      	str	r3, [r4, #16]
 80037d6:	e6e8      	b.n	80035aa <_scanf_float+0x7e>
 80037d8:	1e6b      	subs	r3, r5, #1
 80037da:	2b06      	cmp	r3, #6
 80037dc:	d824      	bhi.n	8003828 <_scanf_float+0x2fc>
 80037de:	2d02      	cmp	r5, #2
 80037e0:	d836      	bhi.n	8003850 <_scanf_float+0x324>
 80037e2:	9b01      	ldr	r3, [sp, #4]
 80037e4:	429e      	cmp	r6, r3
 80037e6:	f67f aee4 	bls.w	80035b2 <_scanf_float+0x86>
 80037ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80037ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80037f2:	463a      	mov	r2, r7
 80037f4:	4640      	mov	r0, r8
 80037f6:	4798      	blx	r3
 80037f8:	6923      	ldr	r3, [r4, #16]
 80037fa:	3b01      	subs	r3, #1
 80037fc:	6123      	str	r3, [r4, #16]
 80037fe:	e7f0      	b.n	80037e2 <_scanf_float+0x2b6>
 8003800:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003804:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8003808:	463a      	mov	r2, r7
 800380a:	4640      	mov	r0, r8
 800380c:	4798      	blx	r3
 800380e:	6923      	ldr	r3, [r4, #16]
 8003810:	3b01      	subs	r3, #1
 8003812:	6123      	str	r3, [r4, #16]
 8003814:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003818:	fa5f fa8a 	uxtb.w	sl, sl
 800381c:	f1ba 0f02 	cmp.w	sl, #2
 8003820:	d1ee      	bne.n	8003800 <_scanf_float+0x2d4>
 8003822:	3d03      	subs	r5, #3
 8003824:	b2ed      	uxtb	r5, r5
 8003826:	1b76      	subs	r6, r6, r5
 8003828:	6823      	ldr	r3, [r4, #0]
 800382a:	05da      	lsls	r2, r3, #23
 800382c:	d530      	bpl.n	8003890 <_scanf_float+0x364>
 800382e:	055b      	lsls	r3, r3, #21
 8003830:	d511      	bpl.n	8003856 <_scanf_float+0x32a>
 8003832:	9b01      	ldr	r3, [sp, #4]
 8003834:	429e      	cmp	r6, r3
 8003836:	f67f aebc 	bls.w	80035b2 <_scanf_float+0x86>
 800383a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800383e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003842:	463a      	mov	r2, r7
 8003844:	4640      	mov	r0, r8
 8003846:	4798      	blx	r3
 8003848:	6923      	ldr	r3, [r4, #16]
 800384a:	3b01      	subs	r3, #1
 800384c:	6123      	str	r3, [r4, #16]
 800384e:	e7f0      	b.n	8003832 <_scanf_float+0x306>
 8003850:	46aa      	mov	sl, r5
 8003852:	46b3      	mov	fp, r6
 8003854:	e7de      	b.n	8003814 <_scanf_float+0x2e8>
 8003856:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800385a:	6923      	ldr	r3, [r4, #16]
 800385c:	2965      	cmp	r1, #101	@ 0x65
 800385e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003862:	f106 35ff 	add.w	r5, r6, #4294967295
 8003866:	6123      	str	r3, [r4, #16]
 8003868:	d00c      	beq.n	8003884 <_scanf_float+0x358>
 800386a:	2945      	cmp	r1, #69	@ 0x45
 800386c:	d00a      	beq.n	8003884 <_scanf_float+0x358>
 800386e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003872:	463a      	mov	r2, r7
 8003874:	4640      	mov	r0, r8
 8003876:	4798      	blx	r3
 8003878:	6923      	ldr	r3, [r4, #16]
 800387a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800387e:	3b01      	subs	r3, #1
 8003880:	1eb5      	subs	r5, r6, #2
 8003882:	6123      	str	r3, [r4, #16]
 8003884:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003888:	463a      	mov	r2, r7
 800388a:	4640      	mov	r0, r8
 800388c:	4798      	blx	r3
 800388e:	462e      	mov	r6, r5
 8003890:	6822      	ldr	r2, [r4, #0]
 8003892:	f012 0210 	ands.w	r2, r2, #16
 8003896:	d001      	beq.n	800389c <_scanf_float+0x370>
 8003898:	2000      	movs	r0, #0
 800389a:	e68b      	b.n	80035b4 <_scanf_float+0x88>
 800389c:	7032      	strb	r2, [r6, #0]
 800389e:	6823      	ldr	r3, [r4, #0]
 80038a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80038a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038a8:	d11c      	bne.n	80038e4 <_scanf_float+0x3b8>
 80038aa:	9b02      	ldr	r3, [sp, #8]
 80038ac:	454b      	cmp	r3, r9
 80038ae:	eba3 0209 	sub.w	r2, r3, r9
 80038b2:	d123      	bne.n	80038fc <_scanf_float+0x3d0>
 80038b4:	9901      	ldr	r1, [sp, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	4640      	mov	r0, r8
 80038ba:	f002 fc91 	bl	80061e0 <_strtod_r>
 80038be:	9b03      	ldr	r3, [sp, #12]
 80038c0:	6821      	ldr	r1, [r4, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f011 0f02 	tst.w	r1, #2
 80038c8:	ec57 6b10 	vmov	r6, r7, d0
 80038cc:	f103 0204 	add.w	r2, r3, #4
 80038d0:	d01f      	beq.n	8003912 <_scanf_float+0x3e6>
 80038d2:	9903      	ldr	r1, [sp, #12]
 80038d4:	600a      	str	r2, [r1, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	e9c3 6700 	strd	r6, r7, [r3]
 80038dc:	68e3      	ldr	r3, [r4, #12]
 80038de:	3301      	adds	r3, #1
 80038e0:	60e3      	str	r3, [r4, #12]
 80038e2:	e7d9      	b.n	8003898 <_scanf_float+0x36c>
 80038e4:	9b04      	ldr	r3, [sp, #16]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d0e4      	beq.n	80038b4 <_scanf_float+0x388>
 80038ea:	9905      	ldr	r1, [sp, #20]
 80038ec:	230a      	movs	r3, #10
 80038ee:	3101      	adds	r1, #1
 80038f0:	4640      	mov	r0, r8
 80038f2:	f002 fcf5 	bl	80062e0 <_strtol_r>
 80038f6:	9b04      	ldr	r3, [sp, #16]
 80038f8:	9e05      	ldr	r6, [sp, #20]
 80038fa:	1ac2      	subs	r2, r0, r3
 80038fc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8003900:	429e      	cmp	r6, r3
 8003902:	bf28      	it	cs
 8003904:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8003908:	4910      	ldr	r1, [pc, #64]	@ (800394c <_scanf_float+0x420>)
 800390a:	4630      	mov	r0, r6
 800390c:	f000 f8f6 	bl	8003afc <siprintf>
 8003910:	e7d0      	b.n	80038b4 <_scanf_float+0x388>
 8003912:	f011 0f04 	tst.w	r1, #4
 8003916:	9903      	ldr	r1, [sp, #12]
 8003918:	600a      	str	r2, [r1, #0]
 800391a:	d1dc      	bne.n	80038d6 <_scanf_float+0x3aa>
 800391c:	681d      	ldr	r5, [r3, #0]
 800391e:	4632      	mov	r2, r6
 8003920:	463b      	mov	r3, r7
 8003922:	4630      	mov	r0, r6
 8003924:	4639      	mov	r1, r7
 8003926:	f7fd f919 	bl	8000b5c <__aeabi_dcmpun>
 800392a:	b128      	cbz	r0, 8003938 <_scanf_float+0x40c>
 800392c:	4808      	ldr	r0, [pc, #32]	@ (8003950 <_scanf_float+0x424>)
 800392e:	f000 fa33 	bl	8003d98 <nanf>
 8003932:	ed85 0a00 	vstr	s0, [r5]
 8003936:	e7d1      	b.n	80038dc <_scanf_float+0x3b0>
 8003938:	4630      	mov	r0, r6
 800393a:	4639      	mov	r1, r7
 800393c:	f7fd f96c 	bl	8000c18 <__aeabi_d2f>
 8003940:	6028      	str	r0, [r5, #0]
 8003942:	e7cb      	b.n	80038dc <_scanf_float+0x3b0>
 8003944:	f04f 0900 	mov.w	r9, #0
 8003948:	e629      	b.n	800359e <_scanf_float+0x72>
 800394a:	bf00      	nop
 800394c:	080074b0 	.word	0x080074b0
 8003950:	08007561 	.word	0x08007561

08003954 <std>:
 8003954:	2300      	movs	r3, #0
 8003956:	b510      	push	{r4, lr}
 8003958:	4604      	mov	r4, r0
 800395a:	e9c0 3300 	strd	r3, r3, [r0]
 800395e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003962:	6083      	str	r3, [r0, #8]
 8003964:	8181      	strh	r1, [r0, #12]
 8003966:	6643      	str	r3, [r0, #100]	@ 0x64
 8003968:	81c2      	strh	r2, [r0, #14]
 800396a:	6183      	str	r3, [r0, #24]
 800396c:	4619      	mov	r1, r3
 800396e:	2208      	movs	r2, #8
 8003970:	305c      	adds	r0, #92	@ 0x5c
 8003972:	f000 f926 	bl	8003bc2 <memset>
 8003976:	4b0d      	ldr	r3, [pc, #52]	@ (80039ac <std+0x58>)
 8003978:	6263      	str	r3, [r4, #36]	@ 0x24
 800397a:	4b0d      	ldr	r3, [pc, #52]	@ (80039b0 <std+0x5c>)
 800397c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800397e:	4b0d      	ldr	r3, [pc, #52]	@ (80039b4 <std+0x60>)
 8003980:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003982:	4b0d      	ldr	r3, [pc, #52]	@ (80039b8 <std+0x64>)
 8003984:	6323      	str	r3, [r4, #48]	@ 0x30
 8003986:	4b0d      	ldr	r3, [pc, #52]	@ (80039bc <std+0x68>)
 8003988:	6224      	str	r4, [r4, #32]
 800398a:	429c      	cmp	r4, r3
 800398c:	d006      	beq.n	800399c <std+0x48>
 800398e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003992:	4294      	cmp	r4, r2
 8003994:	d002      	beq.n	800399c <std+0x48>
 8003996:	33d0      	adds	r3, #208	@ 0xd0
 8003998:	429c      	cmp	r4, r3
 800399a:	d105      	bne.n	80039a8 <std+0x54>
 800399c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80039a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039a4:	f000 b9e6 	b.w	8003d74 <__retarget_lock_init_recursive>
 80039a8:	bd10      	pop	{r4, pc}
 80039aa:	bf00      	nop
 80039ac:	08003b3d 	.word	0x08003b3d
 80039b0:	08003b5f 	.word	0x08003b5f
 80039b4:	08003b97 	.word	0x08003b97
 80039b8:	08003bbb 	.word	0x08003bbb
 80039bc:	20000340 	.word	0x20000340

080039c0 <stdio_exit_handler>:
 80039c0:	4a02      	ldr	r2, [pc, #8]	@ (80039cc <stdio_exit_handler+0xc>)
 80039c2:	4903      	ldr	r1, [pc, #12]	@ (80039d0 <stdio_exit_handler+0x10>)
 80039c4:	4803      	ldr	r0, [pc, #12]	@ (80039d4 <stdio_exit_handler+0x14>)
 80039c6:	f000 b869 	b.w	8003a9c <_fwalk_sglue>
 80039ca:	bf00      	nop
 80039cc:	2000000c 	.word	0x2000000c
 80039d0:	08006921 	.word	0x08006921
 80039d4:	2000001c 	.word	0x2000001c

080039d8 <cleanup_stdio>:
 80039d8:	6841      	ldr	r1, [r0, #4]
 80039da:	4b0c      	ldr	r3, [pc, #48]	@ (8003a0c <cleanup_stdio+0x34>)
 80039dc:	4299      	cmp	r1, r3
 80039de:	b510      	push	{r4, lr}
 80039e0:	4604      	mov	r4, r0
 80039e2:	d001      	beq.n	80039e8 <cleanup_stdio+0x10>
 80039e4:	f002 ff9c 	bl	8006920 <_fflush_r>
 80039e8:	68a1      	ldr	r1, [r4, #8]
 80039ea:	4b09      	ldr	r3, [pc, #36]	@ (8003a10 <cleanup_stdio+0x38>)
 80039ec:	4299      	cmp	r1, r3
 80039ee:	d002      	beq.n	80039f6 <cleanup_stdio+0x1e>
 80039f0:	4620      	mov	r0, r4
 80039f2:	f002 ff95 	bl	8006920 <_fflush_r>
 80039f6:	68e1      	ldr	r1, [r4, #12]
 80039f8:	4b06      	ldr	r3, [pc, #24]	@ (8003a14 <cleanup_stdio+0x3c>)
 80039fa:	4299      	cmp	r1, r3
 80039fc:	d004      	beq.n	8003a08 <cleanup_stdio+0x30>
 80039fe:	4620      	mov	r0, r4
 8003a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a04:	f002 bf8c 	b.w	8006920 <_fflush_r>
 8003a08:	bd10      	pop	{r4, pc}
 8003a0a:	bf00      	nop
 8003a0c:	20000340 	.word	0x20000340
 8003a10:	200003a8 	.word	0x200003a8
 8003a14:	20000410 	.word	0x20000410

08003a18 <global_stdio_init.part.0>:
 8003a18:	b510      	push	{r4, lr}
 8003a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a48 <global_stdio_init.part.0+0x30>)
 8003a1c:	4c0b      	ldr	r4, [pc, #44]	@ (8003a4c <global_stdio_init.part.0+0x34>)
 8003a1e:	4a0c      	ldr	r2, [pc, #48]	@ (8003a50 <global_stdio_init.part.0+0x38>)
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	4620      	mov	r0, r4
 8003a24:	2200      	movs	r2, #0
 8003a26:	2104      	movs	r1, #4
 8003a28:	f7ff ff94 	bl	8003954 <std>
 8003a2c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003a30:	2201      	movs	r2, #1
 8003a32:	2109      	movs	r1, #9
 8003a34:	f7ff ff8e 	bl	8003954 <std>
 8003a38:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003a3c:	2202      	movs	r2, #2
 8003a3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a42:	2112      	movs	r1, #18
 8003a44:	f7ff bf86 	b.w	8003954 <std>
 8003a48:	20000478 	.word	0x20000478
 8003a4c:	20000340 	.word	0x20000340
 8003a50:	080039c1 	.word	0x080039c1

08003a54 <__sfp_lock_acquire>:
 8003a54:	4801      	ldr	r0, [pc, #4]	@ (8003a5c <__sfp_lock_acquire+0x8>)
 8003a56:	f000 b98e 	b.w	8003d76 <__retarget_lock_acquire_recursive>
 8003a5a:	bf00      	nop
 8003a5c:	20000481 	.word	0x20000481

08003a60 <__sfp_lock_release>:
 8003a60:	4801      	ldr	r0, [pc, #4]	@ (8003a68 <__sfp_lock_release+0x8>)
 8003a62:	f000 b989 	b.w	8003d78 <__retarget_lock_release_recursive>
 8003a66:	bf00      	nop
 8003a68:	20000481 	.word	0x20000481

08003a6c <__sinit>:
 8003a6c:	b510      	push	{r4, lr}
 8003a6e:	4604      	mov	r4, r0
 8003a70:	f7ff fff0 	bl	8003a54 <__sfp_lock_acquire>
 8003a74:	6a23      	ldr	r3, [r4, #32]
 8003a76:	b11b      	cbz	r3, 8003a80 <__sinit+0x14>
 8003a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a7c:	f7ff bff0 	b.w	8003a60 <__sfp_lock_release>
 8003a80:	4b04      	ldr	r3, [pc, #16]	@ (8003a94 <__sinit+0x28>)
 8003a82:	6223      	str	r3, [r4, #32]
 8003a84:	4b04      	ldr	r3, [pc, #16]	@ (8003a98 <__sinit+0x2c>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d1f5      	bne.n	8003a78 <__sinit+0xc>
 8003a8c:	f7ff ffc4 	bl	8003a18 <global_stdio_init.part.0>
 8003a90:	e7f2      	b.n	8003a78 <__sinit+0xc>
 8003a92:	bf00      	nop
 8003a94:	080039d9 	.word	0x080039d9
 8003a98:	20000478 	.word	0x20000478

08003a9c <_fwalk_sglue>:
 8003a9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003aa0:	4607      	mov	r7, r0
 8003aa2:	4688      	mov	r8, r1
 8003aa4:	4614      	mov	r4, r2
 8003aa6:	2600      	movs	r6, #0
 8003aa8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003aac:	f1b9 0901 	subs.w	r9, r9, #1
 8003ab0:	d505      	bpl.n	8003abe <_fwalk_sglue+0x22>
 8003ab2:	6824      	ldr	r4, [r4, #0]
 8003ab4:	2c00      	cmp	r4, #0
 8003ab6:	d1f7      	bne.n	8003aa8 <_fwalk_sglue+0xc>
 8003ab8:	4630      	mov	r0, r6
 8003aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003abe:	89ab      	ldrh	r3, [r5, #12]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d907      	bls.n	8003ad4 <_fwalk_sglue+0x38>
 8003ac4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	d003      	beq.n	8003ad4 <_fwalk_sglue+0x38>
 8003acc:	4629      	mov	r1, r5
 8003ace:	4638      	mov	r0, r7
 8003ad0:	47c0      	blx	r8
 8003ad2:	4306      	orrs	r6, r0
 8003ad4:	3568      	adds	r5, #104	@ 0x68
 8003ad6:	e7e9      	b.n	8003aac <_fwalk_sglue+0x10>

08003ad8 <iprintf>:
 8003ad8:	b40f      	push	{r0, r1, r2, r3}
 8003ada:	b507      	push	{r0, r1, r2, lr}
 8003adc:	4906      	ldr	r1, [pc, #24]	@ (8003af8 <iprintf+0x20>)
 8003ade:	ab04      	add	r3, sp, #16
 8003ae0:	6808      	ldr	r0, [r1, #0]
 8003ae2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ae6:	6881      	ldr	r1, [r0, #8]
 8003ae8:	9301      	str	r3, [sp, #4]
 8003aea:	f002 fd7d 	bl	80065e8 <_vfiprintf_r>
 8003aee:	b003      	add	sp, #12
 8003af0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003af4:	b004      	add	sp, #16
 8003af6:	4770      	bx	lr
 8003af8:	20000018 	.word	0x20000018

08003afc <siprintf>:
 8003afc:	b40e      	push	{r1, r2, r3}
 8003afe:	b500      	push	{lr}
 8003b00:	b09c      	sub	sp, #112	@ 0x70
 8003b02:	ab1d      	add	r3, sp, #116	@ 0x74
 8003b04:	9002      	str	r0, [sp, #8]
 8003b06:	9006      	str	r0, [sp, #24]
 8003b08:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003b0c:	4809      	ldr	r0, [pc, #36]	@ (8003b34 <siprintf+0x38>)
 8003b0e:	9107      	str	r1, [sp, #28]
 8003b10:	9104      	str	r1, [sp, #16]
 8003b12:	4909      	ldr	r1, [pc, #36]	@ (8003b38 <siprintf+0x3c>)
 8003b14:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b18:	9105      	str	r1, [sp, #20]
 8003b1a:	6800      	ldr	r0, [r0, #0]
 8003b1c:	9301      	str	r3, [sp, #4]
 8003b1e:	a902      	add	r1, sp, #8
 8003b20:	f002 fc3c 	bl	800639c <_svfiprintf_r>
 8003b24:	9b02      	ldr	r3, [sp, #8]
 8003b26:	2200      	movs	r2, #0
 8003b28:	701a      	strb	r2, [r3, #0]
 8003b2a:	b01c      	add	sp, #112	@ 0x70
 8003b2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b30:	b003      	add	sp, #12
 8003b32:	4770      	bx	lr
 8003b34:	20000018 	.word	0x20000018
 8003b38:	ffff0208 	.word	0xffff0208

08003b3c <__sread>:
 8003b3c:	b510      	push	{r4, lr}
 8003b3e:	460c      	mov	r4, r1
 8003b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b44:	f000 f8c8 	bl	8003cd8 <_read_r>
 8003b48:	2800      	cmp	r0, #0
 8003b4a:	bfab      	itete	ge
 8003b4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003b4e:	89a3      	ldrhlt	r3, [r4, #12]
 8003b50:	181b      	addge	r3, r3, r0
 8003b52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003b56:	bfac      	ite	ge
 8003b58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003b5a:	81a3      	strhlt	r3, [r4, #12]
 8003b5c:	bd10      	pop	{r4, pc}

08003b5e <__swrite>:
 8003b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b62:	461f      	mov	r7, r3
 8003b64:	898b      	ldrh	r3, [r1, #12]
 8003b66:	05db      	lsls	r3, r3, #23
 8003b68:	4605      	mov	r5, r0
 8003b6a:	460c      	mov	r4, r1
 8003b6c:	4616      	mov	r6, r2
 8003b6e:	d505      	bpl.n	8003b7c <__swrite+0x1e>
 8003b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b74:	2302      	movs	r3, #2
 8003b76:	2200      	movs	r2, #0
 8003b78:	f000 f89c 	bl	8003cb4 <_lseek_r>
 8003b7c:	89a3      	ldrh	r3, [r4, #12]
 8003b7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b86:	81a3      	strh	r3, [r4, #12]
 8003b88:	4632      	mov	r2, r6
 8003b8a:	463b      	mov	r3, r7
 8003b8c:	4628      	mov	r0, r5
 8003b8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b92:	f000 b8b3 	b.w	8003cfc <_write_r>

08003b96 <__sseek>:
 8003b96:	b510      	push	{r4, lr}
 8003b98:	460c      	mov	r4, r1
 8003b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b9e:	f000 f889 	bl	8003cb4 <_lseek_r>
 8003ba2:	1c43      	adds	r3, r0, #1
 8003ba4:	89a3      	ldrh	r3, [r4, #12]
 8003ba6:	bf15      	itete	ne
 8003ba8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003baa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003bae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003bb2:	81a3      	strheq	r3, [r4, #12]
 8003bb4:	bf18      	it	ne
 8003bb6:	81a3      	strhne	r3, [r4, #12]
 8003bb8:	bd10      	pop	{r4, pc}

08003bba <__sclose>:
 8003bba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bbe:	f000 b869 	b.w	8003c94 <_close_r>

08003bc2 <memset>:
 8003bc2:	4402      	add	r2, r0
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d100      	bne.n	8003bcc <memset+0xa>
 8003bca:	4770      	bx	lr
 8003bcc:	f803 1b01 	strb.w	r1, [r3], #1
 8003bd0:	e7f9      	b.n	8003bc6 <memset+0x4>
	...

08003bd4 <strtok>:
 8003bd4:	4b16      	ldr	r3, [pc, #88]	@ (8003c30 <strtok+0x5c>)
 8003bd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bda:	681f      	ldr	r7, [r3, #0]
 8003bdc:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8003bde:	4605      	mov	r5, r0
 8003be0:	460e      	mov	r6, r1
 8003be2:	b9ec      	cbnz	r4, 8003c20 <strtok+0x4c>
 8003be4:	2050      	movs	r0, #80	@ 0x50
 8003be6:	f000 ff91 	bl	8004b0c <malloc>
 8003bea:	4602      	mov	r2, r0
 8003bec:	6478      	str	r0, [r7, #68]	@ 0x44
 8003bee:	b920      	cbnz	r0, 8003bfa <strtok+0x26>
 8003bf0:	4b10      	ldr	r3, [pc, #64]	@ (8003c34 <strtok+0x60>)
 8003bf2:	4811      	ldr	r0, [pc, #68]	@ (8003c38 <strtok+0x64>)
 8003bf4:	215b      	movs	r1, #91	@ 0x5b
 8003bf6:	f000 f8d5 	bl	8003da4 <__assert_func>
 8003bfa:	e9c0 4400 	strd	r4, r4, [r0]
 8003bfe:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8003c02:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8003c06:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8003c0a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8003c0e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8003c12:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8003c16:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8003c1a:	6184      	str	r4, [r0, #24]
 8003c1c:	7704      	strb	r4, [r0, #28]
 8003c1e:	6244      	str	r4, [r0, #36]	@ 0x24
 8003c20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c22:	4631      	mov	r1, r6
 8003c24:	4628      	mov	r0, r5
 8003c26:	2301      	movs	r3, #1
 8003c28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c2c:	f000 b806 	b.w	8003c3c <__strtok_r>
 8003c30:	20000018 	.word	0x20000018
 8003c34:	080074b5 	.word	0x080074b5
 8003c38:	080074cc 	.word	0x080074cc

08003c3c <__strtok_r>:
 8003c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c3e:	4604      	mov	r4, r0
 8003c40:	b908      	cbnz	r0, 8003c46 <__strtok_r+0xa>
 8003c42:	6814      	ldr	r4, [r2, #0]
 8003c44:	b144      	cbz	r4, 8003c58 <__strtok_r+0x1c>
 8003c46:	4620      	mov	r0, r4
 8003c48:	f814 5b01 	ldrb.w	r5, [r4], #1
 8003c4c:	460f      	mov	r7, r1
 8003c4e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8003c52:	b91e      	cbnz	r6, 8003c5c <__strtok_r+0x20>
 8003c54:	b965      	cbnz	r5, 8003c70 <__strtok_r+0x34>
 8003c56:	6015      	str	r5, [r2, #0]
 8003c58:	2000      	movs	r0, #0
 8003c5a:	e005      	b.n	8003c68 <__strtok_r+0x2c>
 8003c5c:	42b5      	cmp	r5, r6
 8003c5e:	d1f6      	bne.n	8003c4e <__strtok_r+0x12>
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d1f0      	bne.n	8003c46 <__strtok_r+0xa>
 8003c64:	6014      	str	r4, [r2, #0]
 8003c66:	7003      	strb	r3, [r0, #0]
 8003c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c6a:	461c      	mov	r4, r3
 8003c6c:	e00c      	b.n	8003c88 <__strtok_r+0x4c>
 8003c6e:	b915      	cbnz	r5, 8003c76 <__strtok_r+0x3a>
 8003c70:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003c74:	460e      	mov	r6, r1
 8003c76:	f816 5b01 	ldrb.w	r5, [r6], #1
 8003c7a:	42ab      	cmp	r3, r5
 8003c7c:	d1f7      	bne.n	8003c6e <__strtok_r+0x32>
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d0f3      	beq.n	8003c6a <__strtok_r+0x2e>
 8003c82:	2300      	movs	r3, #0
 8003c84:	f804 3c01 	strb.w	r3, [r4, #-1]
 8003c88:	6014      	str	r4, [r2, #0]
 8003c8a:	e7ed      	b.n	8003c68 <__strtok_r+0x2c>

08003c8c <_localeconv_r>:
 8003c8c:	4800      	ldr	r0, [pc, #0]	@ (8003c90 <_localeconv_r+0x4>)
 8003c8e:	4770      	bx	lr
 8003c90:	20000158 	.word	0x20000158

08003c94 <_close_r>:
 8003c94:	b538      	push	{r3, r4, r5, lr}
 8003c96:	4d06      	ldr	r5, [pc, #24]	@ (8003cb0 <_close_r+0x1c>)
 8003c98:	2300      	movs	r3, #0
 8003c9a:	4604      	mov	r4, r0
 8003c9c:	4608      	mov	r0, r1
 8003c9e:	602b      	str	r3, [r5, #0]
 8003ca0:	f7fd fb82 	bl	80013a8 <_close>
 8003ca4:	1c43      	adds	r3, r0, #1
 8003ca6:	d102      	bne.n	8003cae <_close_r+0x1a>
 8003ca8:	682b      	ldr	r3, [r5, #0]
 8003caa:	b103      	cbz	r3, 8003cae <_close_r+0x1a>
 8003cac:	6023      	str	r3, [r4, #0]
 8003cae:	bd38      	pop	{r3, r4, r5, pc}
 8003cb0:	2000047c 	.word	0x2000047c

08003cb4 <_lseek_r>:
 8003cb4:	b538      	push	{r3, r4, r5, lr}
 8003cb6:	4d07      	ldr	r5, [pc, #28]	@ (8003cd4 <_lseek_r+0x20>)
 8003cb8:	4604      	mov	r4, r0
 8003cba:	4608      	mov	r0, r1
 8003cbc:	4611      	mov	r1, r2
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	602a      	str	r2, [r5, #0]
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	f7fd fb97 	bl	80013f6 <_lseek>
 8003cc8:	1c43      	adds	r3, r0, #1
 8003cca:	d102      	bne.n	8003cd2 <_lseek_r+0x1e>
 8003ccc:	682b      	ldr	r3, [r5, #0]
 8003cce:	b103      	cbz	r3, 8003cd2 <_lseek_r+0x1e>
 8003cd0:	6023      	str	r3, [r4, #0]
 8003cd2:	bd38      	pop	{r3, r4, r5, pc}
 8003cd4:	2000047c 	.word	0x2000047c

08003cd8 <_read_r>:
 8003cd8:	b538      	push	{r3, r4, r5, lr}
 8003cda:	4d07      	ldr	r5, [pc, #28]	@ (8003cf8 <_read_r+0x20>)
 8003cdc:	4604      	mov	r4, r0
 8003cde:	4608      	mov	r0, r1
 8003ce0:	4611      	mov	r1, r2
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	602a      	str	r2, [r5, #0]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	f7fd fb25 	bl	8001336 <_read>
 8003cec:	1c43      	adds	r3, r0, #1
 8003cee:	d102      	bne.n	8003cf6 <_read_r+0x1e>
 8003cf0:	682b      	ldr	r3, [r5, #0]
 8003cf2:	b103      	cbz	r3, 8003cf6 <_read_r+0x1e>
 8003cf4:	6023      	str	r3, [r4, #0]
 8003cf6:	bd38      	pop	{r3, r4, r5, pc}
 8003cf8:	2000047c 	.word	0x2000047c

08003cfc <_write_r>:
 8003cfc:	b538      	push	{r3, r4, r5, lr}
 8003cfe:	4d07      	ldr	r5, [pc, #28]	@ (8003d1c <_write_r+0x20>)
 8003d00:	4604      	mov	r4, r0
 8003d02:	4608      	mov	r0, r1
 8003d04:	4611      	mov	r1, r2
 8003d06:	2200      	movs	r2, #0
 8003d08:	602a      	str	r2, [r5, #0]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	f7fd fb30 	bl	8001370 <_write>
 8003d10:	1c43      	adds	r3, r0, #1
 8003d12:	d102      	bne.n	8003d1a <_write_r+0x1e>
 8003d14:	682b      	ldr	r3, [r5, #0]
 8003d16:	b103      	cbz	r3, 8003d1a <_write_r+0x1e>
 8003d18:	6023      	str	r3, [r4, #0]
 8003d1a:	bd38      	pop	{r3, r4, r5, pc}
 8003d1c:	2000047c 	.word	0x2000047c

08003d20 <__errno>:
 8003d20:	4b01      	ldr	r3, [pc, #4]	@ (8003d28 <__errno+0x8>)
 8003d22:	6818      	ldr	r0, [r3, #0]
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	20000018 	.word	0x20000018

08003d2c <__libc_init_array>:
 8003d2c:	b570      	push	{r4, r5, r6, lr}
 8003d2e:	4d0d      	ldr	r5, [pc, #52]	@ (8003d64 <__libc_init_array+0x38>)
 8003d30:	4c0d      	ldr	r4, [pc, #52]	@ (8003d68 <__libc_init_array+0x3c>)
 8003d32:	1b64      	subs	r4, r4, r5
 8003d34:	10a4      	asrs	r4, r4, #2
 8003d36:	2600      	movs	r6, #0
 8003d38:	42a6      	cmp	r6, r4
 8003d3a:	d109      	bne.n	8003d50 <__libc_init_array+0x24>
 8003d3c:	4d0b      	ldr	r5, [pc, #44]	@ (8003d6c <__libc_init_array+0x40>)
 8003d3e:	4c0c      	ldr	r4, [pc, #48]	@ (8003d70 <__libc_init_array+0x44>)
 8003d40:	f003 fb72 	bl	8007428 <_init>
 8003d44:	1b64      	subs	r4, r4, r5
 8003d46:	10a4      	asrs	r4, r4, #2
 8003d48:	2600      	movs	r6, #0
 8003d4a:	42a6      	cmp	r6, r4
 8003d4c:	d105      	bne.n	8003d5a <__libc_init_array+0x2e>
 8003d4e:	bd70      	pop	{r4, r5, r6, pc}
 8003d50:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d54:	4798      	blx	r3
 8003d56:	3601      	adds	r6, #1
 8003d58:	e7ee      	b.n	8003d38 <__libc_init_array+0xc>
 8003d5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d5e:	4798      	blx	r3
 8003d60:	3601      	adds	r6, #1
 8003d62:	e7f2      	b.n	8003d4a <__libc_init_array+0x1e>
 8003d64:	0800790c 	.word	0x0800790c
 8003d68:	0800790c 	.word	0x0800790c
 8003d6c:	0800790c 	.word	0x0800790c
 8003d70:	08007910 	.word	0x08007910

08003d74 <__retarget_lock_init_recursive>:
 8003d74:	4770      	bx	lr

08003d76 <__retarget_lock_acquire_recursive>:
 8003d76:	4770      	bx	lr

08003d78 <__retarget_lock_release_recursive>:
 8003d78:	4770      	bx	lr

08003d7a <memcpy>:
 8003d7a:	440a      	add	r2, r1
 8003d7c:	4291      	cmp	r1, r2
 8003d7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8003d82:	d100      	bne.n	8003d86 <memcpy+0xc>
 8003d84:	4770      	bx	lr
 8003d86:	b510      	push	{r4, lr}
 8003d88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d90:	4291      	cmp	r1, r2
 8003d92:	d1f9      	bne.n	8003d88 <memcpy+0xe>
 8003d94:	bd10      	pop	{r4, pc}
	...

08003d98 <nanf>:
 8003d98:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8003da0 <nanf+0x8>
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	7fc00000 	.word	0x7fc00000

08003da4 <__assert_func>:
 8003da4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003da6:	4614      	mov	r4, r2
 8003da8:	461a      	mov	r2, r3
 8003daa:	4b09      	ldr	r3, [pc, #36]	@ (8003dd0 <__assert_func+0x2c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4605      	mov	r5, r0
 8003db0:	68d8      	ldr	r0, [r3, #12]
 8003db2:	b954      	cbnz	r4, 8003dca <__assert_func+0x26>
 8003db4:	4b07      	ldr	r3, [pc, #28]	@ (8003dd4 <__assert_func+0x30>)
 8003db6:	461c      	mov	r4, r3
 8003db8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003dbc:	9100      	str	r1, [sp, #0]
 8003dbe:	462b      	mov	r3, r5
 8003dc0:	4905      	ldr	r1, [pc, #20]	@ (8003dd8 <__assert_func+0x34>)
 8003dc2:	f002 fdd5 	bl	8006970 <fiprintf>
 8003dc6:	f002 febf 	bl	8006b48 <abort>
 8003dca:	4b04      	ldr	r3, [pc, #16]	@ (8003ddc <__assert_func+0x38>)
 8003dcc:	e7f4      	b.n	8003db8 <__assert_func+0x14>
 8003dce:	bf00      	nop
 8003dd0:	20000018 	.word	0x20000018
 8003dd4:	08007561 	.word	0x08007561
 8003dd8:	08007533 	.word	0x08007533
 8003ddc:	08007526 	.word	0x08007526

08003de0 <quorem>:
 8003de0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003de4:	6903      	ldr	r3, [r0, #16]
 8003de6:	690c      	ldr	r4, [r1, #16]
 8003de8:	42a3      	cmp	r3, r4
 8003dea:	4607      	mov	r7, r0
 8003dec:	db7e      	blt.n	8003eec <quorem+0x10c>
 8003dee:	3c01      	subs	r4, #1
 8003df0:	f101 0814 	add.w	r8, r1, #20
 8003df4:	00a3      	lsls	r3, r4, #2
 8003df6:	f100 0514 	add.w	r5, r0, #20
 8003dfa:	9300      	str	r3, [sp, #0]
 8003dfc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003e00:	9301      	str	r3, [sp, #4]
 8003e02:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003e06:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003e12:	fbb2 f6f3 	udiv	r6, r2, r3
 8003e16:	d32e      	bcc.n	8003e76 <quorem+0x96>
 8003e18:	f04f 0a00 	mov.w	sl, #0
 8003e1c:	46c4      	mov	ip, r8
 8003e1e:	46ae      	mov	lr, r5
 8003e20:	46d3      	mov	fp, sl
 8003e22:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003e26:	b298      	uxth	r0, r3
 8003e28:	fb06 a000 	mla	r0, r6, r0, sl
 8003e2c:	0c02      	lsrs	r2, r0, #16
 8003e2e:	0c1b      	lsrs	r3, r3, #16
 8003e30:	fb06 2303 	mla	r3, r6, r3, r2
 8003e34:	f8de 2000 	ldr.w	r2, [lr]
 8003e38:	b280      	uxth	r0, r0
 8003e3a:	b292      	uxth	r2, r2
 8003e3c:	1a12      	subs	r2, r2, r0
 8003e3e:	445a      	add	r2, fp
 8003e40:	f8de 0000 	ldr.w	r0, [lr]
 8003e44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003e4e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003e52:	b292      	uxth	r2, r2
 8003e54:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003e58:	45e1      	cmp	r9, ip
 8003e5a:	f84e 2b04 	str.w	r2, [lr], #4
 8003e5e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003e62:	d2de      	bcs.n	8003e22 <quorem+0x42>
 8003e64:	9b00      	ldr	r3, [sp, #0]
 8003e66:	58eb      	ldr	r3, [r5, r3]
 8003e68:	b92b      	cbnz	r3, 8003e76 <quorem+0x96>
 8003e6a:	9b01      	ldr	r3, [sp, #4]
 8003e6c:	3b04      	subs	r3, #4
 8003e6e:	429d      	cmp	r5, r3
 8003e70:	461a      	mov	r2, r3
 8003e72:	d32f      	bcc.n	8003ed4 <quorem+0xf4>
 8003e74:	613c      	str	r4, [r7, #16]
 8003e76:	4638      	mov	r0, r7
 8003e78:	f001 f9c2 	bl	8005200 <__mcmp>
 8003e7c:	2800      	cmp	r0, #0
 8003e7e:	db25      	blt.n	8003ecc <quorem+0xec>
 8003e80:	4629      	mov	r1, r5
 8003e82:	2000      	movs	r0, #0
 8003e84:	f858 2b04 	ldr.w	r2, [r8], #4
 8003e88:	f8d1 c000 	ldr.w	ip, [r1]
 8003e8c:	fa1f fe82 	uxth.w	lr, r2
 8003e90:	fa1f f38c 	uxth.w	r3, ip
 8003e94:	eba3 030e 	sub.w	r3, r3, lr
 8003e98:	4403      	add	r3, r0
 8003e9a:	0c12      	lsrs	r2, r2, #16
 8003e9c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003ea0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003eaa:	45c1      	cmp	r9, r8
 8003eac:	f841 3b04 	str.w	r3, [r1], #4
 8003eb0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003eb4:	d2e6      	bcs.n	8003e84 <quorem+0xa4>
 8003eb6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003eba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003ebe:	b922      	cbnz	r2, 8003eca <quorem+0xea>
 8003ec0:	3b04      	subs	r3, #4
 8003ec2:	429d      	cmp	r5, r3
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	d30b      	bcc.n	8003ee0 <quorem+0x100>
 8003ec8:	613c      	str	r4, [r7, #16]
 8003eca:	3601      	adds	r6, #1
 8003ecc:	4630      	mov	r0, r6
 8003ece:	b003      	add	sp, #12
 8003ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ed4:	6812      	ldr	r2, [r2, #0]
 8003ed6:	3b04      	subs	r3, #4
 8003ed8:	2a00      	cmp	r2, #0
 8003eda:	d1cb      	bne.n	8003e74 <quorem+0x94>
 8003edc:	3c01      	subs	r4, #1
 8003ede:	e7c6      	b.n	8003e6e <quorem+0x8e>
 8003ee0:	6812      	ldr	r2, [r2, #0]
 8003ee2:	3b04      	subs	r3, #4
 8003ee4:	2a00      	cmp	r2, #0
 8003ee6:	d1ef      	bne.n	8003ec8 <quorem+0xe8>
 8003ee8:	3c01      	subs	r4, #1
 8003eea:	e7ea      	b.n	8003ec2 <quorem+0xe2>
 8003eec:	2000      	movs	r0, #0
 8003eee:	e7ee      	b.n	8003ece <quorem+0xee>

08003ef0 <_dtoa_r>:
 8003ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ef4:	69c7      	ldr	r7, [r0, #28]
 8003ef6:	b099      	sub	sp, #100	@ 0x64
 8003ef8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8003efc:	ec55 4b10 	vmov	r4, r5, d0
 8003f00:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8003f02:	9109      	str	r1, [sp, #36]	@ 0x24
 8003f04:	4683      	mov	fp, r0
 8003f06:	920e      	str	r2, [sp, #56]	@ 0x38
 8003f08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003f0a:	b97f      	cbnz	r7, 8003f2c <_dtoa_r+0x3c>
 8003f0c:	2010      	movs	r0, #16
 8003f0e:	f000 fdfd 	bl	8004b0c <malloc>
 8003f12:	4602      	mov	r2, r0
 8003f14:	f8cb 001c 	str.w	r0, [fp, #28]
 8003f18:	b920      	cbnz	r0, 8003f24 <_dtoa_r+0x34>
 8003f1a:	4ba7      	ldr	r3, [pc, #668]	@ (80041b8 <_dtoa_r+0x2c8>)
 8003f1c:	21ef      	movs	r1, #239	@ 0xef
 8003f1e:	48a7      	ldr	r0, [pc, #668]	@ (80041bc <_dtoa_r+0x2cc>)
 8003f20:	f7ff ff40 	bl	8003da4 <__assert_func>
 8003f24:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003f28:	6007      	str	r7, [r0, #0]
 8003f2a:	60c7      	str	r7, [r0, #12]
 8003f2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003f30:	6819      	ldr	r1, [r3, #0]
 8003f32:	b159      	cbz	r1, 8003f4c <_dtoa_r+0x5c>
 8003f34:	685a      	ldr	r2, [r3, #4]
 8003f36:	604a      	str	r2, [r1, #4]
 8003f38:	2301      	movs	r3, #1
 8003f3a:	4093      	lsls	r3, r2
 8003f3c:	608b      	str	r3, [r1, #8]
 8003f3e:	4658      	mov	r0, fp
 8003f40:	f000 feda 	bl	8004cf8 <_Bfree>
 8003f44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	601a      	str	r2, [r3, #0]
 8003f4c:	1e2b      	subs	r3, r5, #0
 8003f4e:	bfb9      	ittee	lt
 8003f50:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003f54:	9303      	strlt	r3, [sp, #12]
 8003f56:	2300      	movge	r3, #0
 8003f58:	6033      	strge	r3, [r6, #0]
 8003f5a:	9f03      	ldr	r7, [sp, #12]
 8003f5c:	4b98      	ldr	r3, [pc, #608]	@ (80041c0 <_dtoa_r+0x2d0>)
 8003f5e:	bfbc      	itt	lt
 8003f60:	2201      	movlt	r2, #1
 8003f62:	6032      	strlt	r2, [r6, #0]
 8003f64:	43bb      	bics	r3, r7
 8003f66:	d112      	bne.n	8003f8e <_dtoa_r+0x9e>
 8003f68:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8003f6a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003f6e:	6013      	str	r3, [r2, #0]
 8003f70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003f74:	4323      	orrs	r3, r4
 8003f76:	f000 854d 	beq.w	8004a14 <_dtoa_r+0xb24>
 8003f7a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8003f7c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80041d4 <_dtoa_r+0x2e4>
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f000 854f 	beq.w	8004a24 <_dtoa_r+0xb34>
 8003f86:	f10a 0303 	add.w	r3, sl, #3
 8003f8a:	f000 bd49 	b.w	8004a20 <_dtoa_r+0xb30>
 8003f8e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003f92:	2200      	movs	r2, #0
 8003f94:	ec51 0b17 	vmov	r0, r1, d7
 8003f98:	2300      	movs	r3, #0
 8003f9a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8003f9e:	f7fc fdab 	bl	8000af8 <__aeabi_dcmpeq>
 8003fa2:	4680      	mov	r8, r0
 8003fa4:	b158      	cbz	r0, 8003fbe <_dtoa_r+0xce>
 8003fa6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8003fa8:	2301      	movs	r3, #1
 8003faa:	6013      	str	r3, [r2, #0]
 8003fac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8003fae:	b113      	cbz	r3, 8003fb6 <_dtoa_r+0xc6>
 8003fb0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8003fb2:	4b84      	ldr	r3, [pc, #528]	@ (80041c4 <_dtoa_r+0x2d4>)
 8003fb4:	6013      	str	r3, [r2, #0]
 8003fb6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80041d8 <_dtoa_r+0x2e8>
 8003fba:	f000 bd33 	b.w	8004a24 <_dtoa_r+0xb34>
 8003fbe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8003fc2:	aa16      	add	r2, sp, #88	@ 0x58
 8003fc4:	a917      	add	r1, sp, #92	@ 0x5c
 8003fc6:	4658      	mov	r0, fp
 8003fc8:	f001 fa3a 	bl	8005440 <__d2b>
 8003fcc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8003fd0:	4681      	mov	r9, r0
 8003fd2:	2e00      	cmp	r6, #0
 8003fd4:	d077      	beq.n	80040c6 <_dtoa_r+0x1d6>
 8003fd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003fd8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8003fdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fe0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003fe4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003fe8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003fec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	4b74      	ldr	r3, [pc, #464]	@ (80041c8 <_dtoa_r+0x2d8>)
 8003ff6:	f7fc f95f 	bl	80002b8 <__aeabi_dsub>
 8003ffa:	a369      	add	r3, pc, #420	@ (adr r3, 80041a0 <_dtoa_r+0x2b0>)
 8003ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004000:	f7fc fb12 	bl	8000628 <__aeabi_dmul>
 8004004:	a368      	add	r3, pc, #416	@ (adr r3, 80041a8 <_dtoa_r+0x2b8>)
 8004006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400a:	f7fc f957 	bl	80002bc <__adddf3>
 800400e:	4604      	mov	r4, r0
 8004010:	4630      	mov	r0, r6
 8004012:	460d      	mov	r5, r1
 8004014:	f7fc fa9e 	bl	8000554 <__aeabi_i2d>
 8004018:	a365      	add	r3, pc, #404	@ (adr r3, 80041b0 <_dtoa_r+0x2c0>)
 800401a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800401e:	f7fc fb03 	bl	8000628 <__aeabi_dmul>
 8004022:	4602      	mov	r2, r0
 8004024:	460b      	mov	r3, r1
 8004026:	4620      	mov	r0, r4
 8004028:	4629      	mov	r1, r5
 800402a:	f7fc f947 	bl	80002bc <__adddf3>
 800402e:	4604      	mov	r4, r0
 8004030:	460d      	mov	r5, r1
 8004032:	f7fc fda9 	bl	8000b88 <__aeabi_d2iz>
 8004036:	2200      	movs	r2, #0
 8004038:	4607      	mov	r7, r0
 800403a:	2300      	movs	r3, #0
 800403c:	4620      	mov	r0, r4
 800403e:	4629      	mov	r1, r5
 8004040:	f7fc fd64 	bl	8000b0c <__aeabi_dcmplt>
 8004044:	b140      	cbz	r0, 8004058 <_dtoa_r+0x168>
 8004046:	4638      	mov	r0, r7
 8004048:	f7fc fa84 	bl	8000554 <__aeabi_i2d>
 800404c:	4622      	mov	r2, r4
 800404e:	462b      	mov	r3, r5
 8004050:	f7fc fd52 	bl	8000af8 <__aeabi_dcmpeq>
 8004054:	b900      	cbnz	r0, 8004058 <_dtoa_r+0x168>
 8004056:	3f01      	subs	r7, #1
 8004058:	2f16      	cmp	r7, #22
 800405a:	d851      	bhi.n	8004100 <_dtoa_r+0x210>
 800405c:	4b5b      	ldr	r3, [pc, #364]	@ (80041cc <_dtoa_r+0x2dc>)
 800405e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004066:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800406a:	f7fc fd4f 	bl	8000b0c <__aeabi_dcmplt>
 800406e:	2800      	cmp	r0, #0
 8004070:	d048      	beq.n	8004104 <_dtoa_r+0x214>
 8004072:	3f01      	subs	r7, #1
 8004074:	2300      	movs	r3, #0
 8004076:	9312      	str	r3, [sp, #72]	@ 0x48
 8004078:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800407a:	1b9b      	subs	r3, r3, r6
 800407c:	1e5a      	subs	r2, r3, #1
 800407e:	bf44      	itt	mi
 8004080:	f1c3 0801 	rsbmi	r8, r3, #1
 8004084:	2300      	movmi	r3, #0
 8004086:	9208      	str	r2, [sp, #32]
 8004088:	bf54      	ite	pl
 800408a:	f04f 0800 	movpl.w	r8, #0
 800408e:	9308      	strmi	r3, [sp, #32]
 8004090:	2f00      	cmp	r7, #0
 8004092:	db39      	blt.n	8004108 <_dtoa_r+0x218>
 8004094:	9b08      	ldr	r3, [sp, #32]
 8004096:	970f      	str	r7, [sp, #60]	@ 0x3c
 8004098:	443b      	add	r3, r7
 800409a:	9308      	str	r3, [sp, #32]
 800409c:	2300      	movs	r3, #0
 800409e:	930a      	str	r3, [sp, #40]	@ 0x28
 80040a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040a2:	2b09      	cmp	r3, #9
 80040a4:	d864      	bhi.n	8004170 <_dtoa_r+0x280>
 80040a6:	2b05      	cmp	r3, #5
 80040a8:	bfc4      	itt	gt
 80040aa:	3b04      	subgt	r3, #4
 80040ac:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80040ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040b0:	f1a3 0302 	sub.w	r3, r3, #2
 80040b4:	bfcc      	ite	gt
 80040b6:	2400      	movgt	r4, #0
 80040b8:	2401      	movle	r4, #1
 80040ba:	2b03      	cmp	r3, #3
 80040bc:	d863      	bhi.n	8004186 <_dtoa_r+0x296>
 80040be:	e8df f003 	tbb	[pc, r3]
 80040c2:	372a      	.short	0x372a
 80040c4:	5535      	.short	0x5535
 80040c6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80040ca:	441e      	add	r6, r3
 80040cc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80040d0:	2b20      	cmp	r3, #32
 80040d2:	bfc1      	itttt	gt
 80040d4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80040d8:	409f      	lslgt	r7, r3
 80040da:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80040de:	fa24 f303 	lsrgt.w	r3, r4, r3
 80040e2:	bfd6      	itet	le
 80040e4:	f1c3 0320 	rsble	r3, r3, #32
 80040e8:	ea47 0003 	orrgt.w	r0, r7, r3
 80040ec:	fa04 f003 	lslle.w	r0, r4, r3
 80040f0:	f7fc fa20 	bl	8000534 <__aeabi_ui2d>
 80040f4:	2201      	movs	r2, #1
 80040f6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80040fa:	3e01      	subs	r6, #1
 80040fc:	9214      	str	r2, [sp, #80]	@ 0x50
 80040fe:	e777      	b.n	8003ff0 <_dtoa_r+0x100>
 8004100:	2301      	movs	r3, #1
 8004102:	e7b8      	b.n	8004076 <_dtoa_r+0x186>
 8004104:	9012      	str	r0, [sp, #72]	@ 0x48
 8004106:	e7b7      	b.n	8004078 <_dtoa_r+0x188>
 8004108:	427b      	negs	r3, r7
 800410a:	930a      	str	r3, [sp, #40]	@ 0x28
 800410c:	2300      	movs	r3, #0
 800410e:	eba8 0807 	sub.w	r8, r8, r7
 8004112:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004114:	e7c4      	b.n	80040a0 <_dtoa_r+0x1b0>
 8004116:	2300      	movs	r3, #0
 8004118:	930b      	str	r3, [sp, #44]	@ 0x2c
 800411a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800411c:	2b00      	cmp	r3, #0
 800411e:	dc35      	bgt.n	800418c <_dtoa_r+0x29c>
 8004120:	2301      	movs	r3, #1
 8004122:	9300      	str	r3, [sp, #0]
 8004124:	9307      	str	r3, [sp, #28]
 8004126:	461a      	mov	r2, r3
 8004128:	920e      	str	r2, [sp, #56]	@ 0x38
 800412a:	e00b      	b.n	8004144 <_dtoa_r+0x254>
 800412c:	2301      	movs	r3, #1
 800412e:	e7f3      	b.n	8004118 <_dtoa_r+0x228>
 8004130:	2300      	movs	r3, #0
 8004132:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004134:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004136:	18fb      	adds	r3, r7, r3
 8004138:	9300      	str	r3, [sp, #0]
 800413a:	3301      	adds	r3, #1
 800413c:	2b01      	cmp	r3, #1
 800413e:	9307      	str	r3, [sp, #28]
 8004140:	bfb8      	it	lt
 8004142:	2301      	movlt	r3, #1
 8004144:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004148:	2100      	movs	r1, #0
 800414a:	2204      	movs	r2, #4
 800414c:	f102 0514 	add.w	r5, r2, #20
 8004150:	429d      	cmp	r5, r3
 8004152:	d91f      	bls.n	8004194 <_dtoa_r+0x2a4>
 8004154:	6041      	str	r1, [r0, #4]
 8004156:	4658      	mov	r0, fp
 8004158:	f000 fd8e 	bl	8004c78 <_Balloc>
 800415c:	4682      	mov	sl, r0
 800415e:	2800      	cmp	r0, #0
 8004160:	d13c      	bne.n	80041dc <_dtoa_r+0x2ec>
 8004162:	4b1b      	ldr	r3, [pc, #108]	@ (80041d0 <_dtoa_r+0x2e0>)
 8004164:	4602      	mov	r2, r0
 8004166:	f240 11af 	movw	r1, #431	@ 0x1af
 800416a:	e6d8      	b.n	8003f1e <_dtoa_r+0x2e>
 800416c:	2301      	movs	r3, #1
 800416e:	e7e0      	b.n	8004132 <_dtoa_r+0x242>
 8004170:	2401      	movs	r4, #1
 8004172:	2300      	movs	r3, #0
 8004174:	9309      	str	r3, [sp, #36]	@ 0x24
 8004176:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004178:	f04f 33ff 	mov.w	r3, #4294967295
 800417c:	9300      	str	r3, [sp, #0]
 800417e:	9307      	str	r3, [sp, #28]
 8004180:	2200      	movs	r2, #0
 8004182:	2312      	movs	r3, #18
 8004184:	e7d0      	b.n	8004128 <_dtoa_r+0x238>
 8004186:	2301      	movs	r3, #1
 8004188:	930b      	str	r3, [sp, #44]	@ 0x2c
 800418a:	e7f5      	b.n	8004178 <_dtoa_r+0x288>
 800418c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800418e:	9300      	str	r3, [sp, #0]
 8004190:	9307      	str	r3, [sp, #28]
 8004192:	e7d7      	b.n	8004144 <_dtoa_r+0x254>
 8004194:	3101      	adds	r1, #1
 8004196:	0052      	lsls	r2, r2, #1
 8004198:	e7d8      	b.n	800414c <_dtoa_r+0x25c>
 800419a:	bf00      	nop
 800419c:	f3af 8000 	nop.w
 80041a0:	636f4361 	.word	0x636f4361
 80041a4:	3fd287a7 	.word	0x3fd287a7
 80041a8:	8b60c8b3 	.word	0x8b60c8b3
 80041ac:	3fc68a28 	.word	0x3fc68a28
 80041b0:	509f79fb 	.word	0x509f79fb
 80041b4:	3fd34413 	.word	0x3fd34413
 80041b8:	080074b5 	.word	0x080074b5
 80041bc:	0800756f 	.word	0x0800756f
 80041c0:	7ff00000 	.word	0x7ff00000
 80041c4:	0800748d 	.word	0x0800748d
 80041c8:	3ff80000 	.word	0x3ff80000
 80041cc:	08007668 	.word	0x08007668
 80041d0:	080075c7 	.word	0x080075c7
 80041d4:	0800756b 	.word	0x0800756b
 80041d8:	0800748c 	.word	0x0800748c
 80041dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80041e0:	6018      	str	r0, [r3, #0]
 80041e2:	9b07      	ldr	r3, [sp, #28]
 80041e4:	2b0e      	cmp	r3, #14
 80041e6:	f200 80a4 	bhi.w	8004332 <_dtoa_r+0x442>
 80041ea:	2c00      	cmp	r4, #0
 80041ec:	f000 80a1 	beq.w	8004332 <_dtoa_r+0x442>
 80041f0:	2f00      	cmp	r7, #0
 80041f2:	dd33      	ble.n	800425c <_dtoa_r+0x36c>
 80041f4:	4bad      	ldr	r3, [pc, #692]	@ (80044ac <_dtoa_r+0x5bc>)
 80041f6:	f007 020f 	and.w	r2, r7, #15
 80041fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80041fe:	ed93 7b00 	vldr	d7, [r3]
 8004202:	05f8      	lsls	r0, r7, #23
 8004204:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004208:	ea4f 1427 	mov.w	r4, r7, asr #4
 800420c:	d516      	bpl.n	800423c <_dtoa_r+0x34c>
 800420e:	4ba8      	ldr	r3, [pc, #672]	@ (80044b0 <_dtoa_r+0x5c0>)
 8004210:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004214:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004218:	f7fc fb30 	bl	800087c <__aeabi_ddiv>
 800421c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004220:	f004 040f 	and.w	r4, r4, #15
 8004224:	2603      	movs	r6, #3
 8004226:	4da2      	ldr	r5, [pc, #648]	@ (80044b0 <_dtoa_r+0x5c0>)
 8004228:	b954      	cbnz	r4, 8004240 <_dtoa_r+0x350>
 800422a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800422e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004232:	f7fc fb23 	bl	800087c <__aeabi_ddiv>
 8004236:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800423a:	e028      	b.n	800428e <_dtoa_r+0x39e>
 800423c:	2602      	movs	r6, #2
 800423e:	e7f2      	b.n	8004226 <_dtoa_r+0x336>
 8004240:	07e1      	lsls	r1, r4, #31
 8004242:	d508      	bpl.n	8004256 <_dtoa_r+0x366>
 8004244:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004248:	e9d5 2300 	ldrd	r2, r3, [r5]
 800424c:	f7fc f9ec 	bl	8000628 <__aeabi_dmul>
 8004250:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004254:	3601      	adds	r6, #1
 8004256:	1064      	asrs	r4, r4, #1
 8004258:	3508      	adds	r5, #8
 800425a:	e7e5      	b.n	8004228 <_dtoa_r+0x338>
 800425c:	f000 80d2 	beq.w	8004404 <_dtoa_r+0x514>
 8004260:	427c      	negs	r4, r7
 8004262:	4b92      	ldr	r3, [pc, #584]	@ (80044ac <_dtoa_r+0x5bc>)
 8004264:	4d92      	ldr	r5, [pc, #584]	@ (80044b0 <_dtoa_r+0x5c0>)
 8004266:	f004 020f 	and.w	r2, r4, #15
 800426a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800426e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004272:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004276:	f7fc f9d7 	bl	8000628 <__aeabi_dmul>
 800427a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800427e:	1124      	asrs	r4, r4, #4
 8004280:	2300      	movs	r3, #0
 8004282:	2602      	movs	r6, #2
 8004284:	2c00      	cmp	r4, #0
 8004286:	f040 80b2 	bne.w	80043ee <_dtoa_r+0x4fe>
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1d3      	bne.n	8004236 <_dtoa_r+0x346>
 800428e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004290:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004294:	2b00      	cmp	r3, #0
 8004296:	f000 80b7 	beq.w	8004408 <_dtoa_r+0x518>
 800429a:	4b86      	ldr	r3, [pc, #536]	@ (80044b4 <_dtoa_r+0x5c4>)
 800429c:	2200      	movs	r2, #0
 800429e:	4620      	mov	r0, r4
 80042a0:	4629      	mov	r1, r5
 80042a2:	f7fc fc33 	bl	8000b0c <__aeabi_dcmplt>
 80042a6:	2800      	cmp	r0, #0
 80042a8:	f000 80ae 	beq.w	8004408 <_dtoa_r+0x518>
 80042ac:	9b07      	ldr	r3, [sp, #28]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f000 80aa 	beq.w	8004408 <_dtoa_r+0x518>
 80042b4:	9b00      	ldr	r3, [sp, #0]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	dd37      	ble.n	800432a <_dtoa_r+0x43a>
 80042ba:	1e7b      	subs	r3, r7, #1
 80042bc:	9304      	str	r3, [sp, #16]
 80042be:	4620      	mov	r0, r4
 80042c0:	4b7d      	ldr	r3, [pc, #500]	@ (80044b8 <_dtoa_r+0x5c8>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	4629      	mov	r1, r5
 80042c6:	f7fc f9af 	bl	8000628 <__aeabi_dmul>
 80042ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042ce:	9c00      	ldr	r4, [sp, #0]
 80042d0:	3601      	adds	r6, #1
 80042d2:	4630      	mov	r0, r6
 80042d4:	f7fc f93e 	bl	8000554 <__aeabi_i2d>
 80042d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80042dc:	f7fc f9a4 	bl	8000628 <__aeabi_dmul>
 80042e0:	4b76      	ldr	r3, [pc, #472]	@ (80044bc <_dtoa_r+0x5cc>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	f7fb ffea 	bl	80002bc <__adddf3>
 80042e8:	4605      	mov	r5, r0
 80042ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80042ee:	2c00      	cmp	r4, #0
 80042f0:	f040 808d 	bne.w	800440e <_dtoa_r+0x51e>
 80042f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80042f8:	4b71      	ldr	r3, [pc, #452]	@ (80044c0 <_dtoa_r+0x5d0>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	f7fb ffdc 	bl	80002b8 <__aeabi_dsub>
 8004300:	4602      	mov	r2, r0
 8004302:	460b      	mov	r3, r1
 8004304:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004308:	462a      	mov	r2, r5
 800430a:	4633      	mov	r3, r6
 800430c:	f7fc fc1c 	bl	8000b48 <__aeabi_dcmpgt>
 8004310:	2800      	cmp	r0, #0
 8004312:	f040 828b 	bne.w	800482c <_dtoa_r+0x93c>
 8004316:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800431a:	462a      	mov	r2, r5
 800431c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004320:	f7fc fbf4 	bl	8000b0c <__aeabi_dcmplt>
 8004324:	2800      	cmp	r0, #0
 8004326:	f040 8128 	bne.w	800457a <_dtoa_r+0x68a>
 800432a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800432e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004332:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004334:	2b00      	cmp	r3, #0
 8004336:	f2c0 815a 	blt.w	80045ee <_dtoa_r+0x6fe>
 800433a:	2f0e      	cmp	r7, #14
 800433c:	f300 8157 	bgt.w	80045ee <_dtoa_r+0x6fe>
 8004340:	4b5a      	ldr	r3, [pc, #360]	@ (80044ac <_dtoa_r+0x5bc>)
 8004342:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004346:	ed93 7b00 	vldr	d7, [r3]
 800434a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800434c:	2b00      	cmp	r3, #0
 800434e:	ed8d 7b00 	vstr	d7, [sp]
 8004352:	da03      	bge.n	800435c <_dtoa_r+0x46c>
 8004354:	9b07      	ldr	r3, [sp, #28]
 8004356:	2b00      	cmp	r3, #0
 8004358:	f340 8101 	ble.w	800455e <_dtoa_r+0x66e>
 800435c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004360:	4656      	mov	r6, sl
 8004362:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004366:	4620      	mov	r0, r4
 8004368:	4629      	mov	r1, r5
 800436a:	f7fc fa87 	bl	800087c <__aeabi_ddiv>
 800436e:	f7fc fc0b 	bl	8000b88 <__aeabi_d2iz>
 8004372:	4680      	mov	r8, r0
 8004374:	f7fc f8ee 	bl	8000554 <__aeabi_i2d>
 8004378:	e9dd 2300 	ldrd	r2, r3, [sp]
 800437c:	f7fc f954 	bl	8000628 <__aeabi_dmul>
 8004380:	4602      	mov	r2, r0
 8004382:	460b      	mov	r3, r1
 8004384:	4620      	mov	r0, r4
 8004386:	4629      	mov	r1, r5
 8004388:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800438c:	f7fb ff94 	bl	80002b8 <__aeabi_dsub>
 8004390:	f806 4b01 	strb.w	r4, [r6], #1
 8004394:	9d07      	ldr	r5, [sp, #28]
 8004396:	eba6 040a 	sub.w	r4, r6, sl
 800439a:	42a5      	cmp	r5, r4
 800439c:	4602      	mov	r2, r0
 800439e:	460b      	mov	r3, r1
 80043a0:	f040 8117 	bne.w	80045d2 <_dtoa_r+0x6e2>
 80043a4:	f7fb ff8a 	bl	80002bc <__adddf3>
 80043a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80043ac:	4604      	mov	r4, r0
 80043ae:	460d      	mov	r5, r1
 80043b0:	f7fc fbca 	bl	8000b48 <__aeabi_dcmpgt>
 80043b4:	2800      	cmp	r0, #0
 80043b6:	f040 80f9 	bne.w	80045ac <_dtoa_r+0x6bc>
 80043ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80043be:	4620      	mov	r0, r4
 80043c0:	4629      	mov	r1, r5
 80043c2:	f7fc fb99 	bl	8000af8 <__aeabi_dcmpeq>
 80043c6:	b118      	cbz	r0, 80043d0 <_dtoa_r+0x4e0>
 80043c8:	f018 0f01 	tst.w	r8, #1
 80043cc:	f040 80ee 	bne.w	80045ac <_dtoa_r+0x6bc>
 80043d0:	4649      	mov	r1, r9
 80043d2:	4658      	mov	r0, fp
 80043d4:	f000 fc90 	bl	8004cf8 <_Bfree>
 80043d8:	2300      	movs	r3, #0
 80043da:	7033      	strb	r3, [r6, #0]
 80043dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80043de:	3701      	adds	r7, #1
 80043e0:	601f      	str	r7, [r3, #0]
 80043e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f000 831d 	beq.w	8004a24 <_dtoa_r+0xb34>
 80043ea:	601e      	str	r6, [r3, #0]
 80043ec:	e31a      	b.n	8004a24 <_dtoa_r+0xb34>
 80043ee:	07e2      	lsls	r2, r4, #31
 80043f0:	d505      	bpl.n	80043fe <_dtoa_r+0x50e>
 80043f2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80043f6:	f7fc f917 	bl	8000628 <__aeabi_dmul>
 80043fa:	3601      	adds	r6, #1
 80043fc:	2301      	movs	r3, #1
 80043fe:	1064      	asrs	r4, r4, #1
 8004400:	3508      	adds	r5, #8
 8004402:	e73f      	b.n	8004284 <_dtoa_r+0x394>
 8004404:	2602      	movs	r6, #2
 8004406:	e742      	b.n	800428e <_dtoa_r+0x39e>
 8004408:	9c07      	ldr	r4, [sp, #28]
 800440a:	9704      	str	r7, [sp, #16]
 800440c:	e761      	b.n	80042d2 <_dtoa_r+0x3e2>
 800440e:	4b27      	ldr	r3, [pc, #156]	@ (80044ac <_dtoa_r+0x5bc>)
 8004410:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004412:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004416:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800441a:	4454      	add	r4, sl
 800441c:	2900      	cmp	r1, #0
 800441e:	d053      	beq.n	80044c8 <_dtoa_r+0x5d8>
 8004420:	4928      	ldr	r1, [pc, #160]	@ (80044c4 <_dtoa_r+0x5d4>)
 8004422:	2000      	movs	r0, #0
 8004424:	f7fc fa2a 	bl	800087c <__aeabi_ddiv>
 8004428:	4633      	mov	r3, r6
 800442a:	462a      	mov	r2, r5
 800442c:	f7fb ff44 	bl	80002b8 <__aeabi_dsub>
 8004430:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004434:	4656      	mov	r6, sl
 8004436:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800443a:	f7fc fba5 	bl	8000b88 <__aeabi_d2iz>
 800443e:	4605      	mov	r5, r0
 8004440:	f7fc f888 	bl	8000554 <__aeabi_i2d>
 8004444:	4602      	mov	r2, r0
 8004446:	460b      	mov	r3, r1
 8004448:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800444c:	f7fb ff34 	bl	80002b8 <__aeabi_dsub>
 8004450:	3530      	adds	r5, #48	@ 0x30
 8004452:	4602      	mov	r2, r0
 8004454:	460b      	mov	r3, r1
 8004456:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800445a:	f806 5b01 	strb.w	r5, [r6], #1
 800445e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004462:	f7fc fb53 	bl	8000b0c <__aeabi_dcmplt>
 8004466:	2800      	cmp	r0, #0
 8004468:	d171      	bne.n	800454e <_dtoa_r+0x65e>
 800446a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800446e:	4911      	ldr	r1, [pc, #68]	@ (80044b4 <_dtoa_r+0x5c4>)
 8004470:	2000      	movs	r0, #0
 8004472:	f7fb ff21 	bl	80002b8 <__aeabi_dsub>
 8004476:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800447a:	f7fc fb47 	bl	8000b0c <__aeabi_dcmplt>
 800447e:	2800      	cmp	r0, #0
 8004480:	f040 8095 	bne.w	80045ae <_dtoa_r+0x6be>
 8004484:	42a6      	cmp	r6, r4
 8004486:	f43f af50 	beq.w	800432a <_dtoa_r+0x43a>
 800448a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800448e:	4b0a      	ldr	r3, [pc, #40]	@ (80044b8 <_dtoa_r+0x5c8>)
 8004490:	2200      	movs	r2, #0
 8004492:	f7fc f8c9 	bl	8000628 <__aeabi_dmul>
 8004496:	4b08      	ldr	r3, [pc, #32]	@ (80044b8 <_dtoa_r+0x5c8>)
 8004498:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800449c:	2200      	movs	r2, #0
 800449e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044a2:	f7fc f8c1 	bl	8000628 <__aeabi_dmul>
 80044a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044aa:	e7c4      	b.n	8004436 <_dtoa_r+0x546>
 80044ac:	08007668 	.word	0x08007668
 80044b0:	08007640 	.word	0x08007640
 80044b4:	3ff00000 	.word	0x3ff00000
 80044b8:	40240000 	.word	0x40240000
 80044bc:	401c0000 	.word	0x401c0000
 80044c0:	40140000 	.word	0x40140000
 80044c4:	3fe00000 	.word	0x3fe00000
 80044c8:	4631      	mov	r1, r6
 80044ca:	4628      	mov	r0, r5
 80044cc:	f7fc f8ac 	bl	8000628 <__aeabi_dmul>
 80044d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80044d4:	9415      	str	r4, [sp, #84]	@ 0x54
 80044d6:	4656      	mov	r6, sl
 80044d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044dc:	f7fc fb54 	bl	8000b88 <__aeabi_d2iz>
 80044e0:	4605      	mov	r5, r0
 80044e2:	f7fc f837 	bl	8000554 <__aeabi_i2d>
 80044e6:	4602      	mov	r2, r0
 80044e8:	460b      	mov	r3, r1
 80044ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044ee:	f7fb fee3 	bl	80002b8 <__aeabi_dsub>
 80044f2:	3530      	adds	r5, #48	@ 0x30
 80044f4:	f806 5b01 	strb.w	r5, [r6], #1
 80044f8:	4602      	mov	r2, r0
 80044fa:	460b      	mov	r3, r1
 80044fc:	42a6      	cmp	r6, r4
 80044fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004502:	f04f 0200 	mov.w	r2, #0
 8004506:	d124      	bne.n	8004552 <_dtoa_r+0x662>
 8004508:	4bac      	ldr	r3, [pc, #688]	@ (80047bc <_dtoa_r+0x8cc>)
 800450a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800450e:	f7fb fed5 	bl	80002bc <__adddf3>
 8004512:	4602      	mov	r2, r0
 8004514:	460b      	mov	r3, r1
 8004516:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800451a:	f7fc fb15 	bl	8000b48 <__aeabi_dcmpgt>
 800451e:	2800      	cmp	r0, #0
 8004520:	d145      	bne.n	80045ae <_dtoa_r+0x6be>
 8004522:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004526:	49a5      	ldr	r1, [pc, #660]	@ (80047bc <_dtoa_r+0x8cc>)
 8004528:	2000      	movs	r0, #0
 800452a:	f7fb fec5 	bl	80002b8 <__aeabi_dsub>
 800452e:	4602      	mov	r2, r0
 8004530:	460b      	mov	r3, r1
 8004532:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004536:	f7fc fae9 	bl	8000b0c <__aeabi_dcmplt>
 800453a:	2800      	cmp	r0, #0
 800453c:	f43f aef5 	beq.w	800432a <_dtoa_r+0x43a>
 8004540:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8004542:	1e73      	subs	r3, r6, #1
 8004544:	9315      	str	r3, [sp, #84]	@ 0x54
 8004546:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800454a:	2b30      	cmp	r3, #48	@ 0x30
 800454c:	d0f8      	beq.n	8004540 <_dtoa_r+0x650>
 800454e:	9f04      	ldr	r7, [sp, #16]
 8004550:	e73e      	b.n	80043d0 <_dtoa_r+0x4e0>
 8004552:	4b9b      	ldr	r3, [pc, #620]	@ (80047c0 <_dtoa_r+0x8d0>)
 8004554:	f7fc f868 	bl	8000628 <__aeabi_dmul>
 8004558:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800455c:	e7bc      	b.n	80044d8 <_dtoa_r+0x5e8>
 800455e:	d10c      	bne.n	800457a <_dtoa_r+0x68a>
 8004560:	4b98      	ldr	r3, [pc, #608]	@ (80047c4 <_dtoa_r+0x8d4>)
 8004562:	2200      	movs	r2, #0
 8004564:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004568:	f7fc f85e 	bl	8000628 <__aeabi_dmul>
 800456c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004570:	f7fc fae0 	bl	8000b34 <__aeabi_dcmpge>
 8004574:	2800      	cmp	r0, #0
 8004576:	f000 8157 	beq.w	8004828 <_dtoa_r+0x938>
 800457a:	2400      	movs	r4, #0
 800457c:	4625      	mov	r5, r4
 800457e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004580:	43db      	mvns	r3, r3
 8004582:	9304      	str	r3, [sp, #16]
 8004584:	4656      	mov	r6, sl
 8004586:	2700      	movs	r7, #0
 8004588:	4621      	mov	r1, r4
 800458a:	4658      	mov	r0, fp
 800458c:	f000 fbb4 	bl	8004cf8 <_Bfree>
 8004590:	2d00      	cmp	r5, #0
 8004592:	d0dc      	beq.n	800454e <_dtoa_r+0x65e>
 8004594:	b12f      	cbz	r7, 80045a2 <_dtoa_r+0x6b2>
 8004596:	42af      	cmp	r7, r5
 8004598:	d003      	beq.n	80045a2 <_dtoa_r+0x6b2>
 800459a:	4639      	mov	r1, r7
 800459c:	4658      	mov	r0, fp
 800459e:	f000 fbab 	bl	8004cf8 <_Bfree>
 80045a2:	4629      	mov	r1, r5
 80045a4:	4658      	mov	r0, fp
 80045a6:	f000 fba7 	bl	8004cf8 <_Bfree>
 80045aa:	e7d0      	b.n	800454e <_dtoa_r+0x65e>
 80045ac:	9704      	str	r7, [sp, #16]
 80045ae:	4633      	mov	r3, r6
 80045b0:	461e      	mov	r6, r3
 80045b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80045b6:	2a39      	cmp	r2, #57	@ 0x39
 80045b8:	d107      	bne.n	80045ca <_dtoa_r+0x6da>
 80045ba:	459a      	cmp	sl, r3
 80045bc:	d1f8      	bne.n	80045b0 <_dtoa_r+0x6c0>
 80045be:	9a04      	ldr	r2, [sp, #16]
 80045c0:	3201      	adds	r2, #1
 80045c2:	9204      	str	r2, [sp, #16]
 80045c4:	2230      	movs	r2, #48	@ 0x30
 80045c6:	f88a 2000 	strb.w	r2, [sl]
 80045ca:	781a      	ldrb	r2, [r3, #0]
 80045cc:	3201      	adds	r2, #1
 80045ce:	701a      	strb	r2, [r3, #0]
 80045d0:	e7bd      	b.n	800454e <_dtoa_r+0x65e>
 80045d2:	4b7b      	ldr	r3, [pc, #492]	@ (80047c0 <_dtoa_r+0x8d0>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	f7fc f827 	bl	8000628 <__aeabi_dmul>
 80045da:	2200      	movs	r2, #0
 80045dc:	2300      	movs	r3, #0
 80045de:	4604      	mov	r4, r0
 80045e0:	460d      	mov	r5, r1
 80045e2:	f7fc fa89 	bl	8000af8 <__aeabi_dcmpeq>
 80045e6:	2800      	cmp	r0, #0
 80045e8:	f43f aebb 	beq.w	8004362 <_dtoa_r+0x472>
 80045ec:	e6f0      	b.n	80043d0 <_dtoa_r+0x4e0>
 80045ee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80045f0:	2a00      	cmp	r2, #0
 80045f2:	f000 80db 	beq.w	80047ac <_dtoa_r+0x8bc>
 80045f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80045f8:	2a01      	cmp	r2, #1
 80045fa:	f300 80bf 	bgt.w	800477c <_dtoa_r+0x88c>
 80045fe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004600:	2a00      	cmp	r2, #0
 8004602:	f000 80b7 	beq.w	8004774 <_dtoa_r+0x884>
 8004606:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800460a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800460c:	4646      	mov	r6, r8
 800460e:	9a08      	ldr	r2, [sp, #32]
 8004610:	2101      	movs	r1, #1
 8004612:	441a      	add	r2, r3
 8004614:	4658      	mov	r0, fp
 8004616:	4498      	add	r8, r3
 8004618:	9208      	str	r2, [sp, #32]
 800461a:	f000 fc6b 	bl	8004ef4 <__i2b>
 800461e:	4605      	mov	r5, r0
 8004620:	b15e      	cbz	r6, 800463a <_dtoa_r+0x74a>
 8004622:	9b08      	ldr	r3, [sp, #32]
 8004624:	2b00      	cmp	r3, #0
 8004626:	dd08      	ble.n	800463a <_dtoa_r+0x74a>
 8004628:	42b3      	cmp	r3, r6
 800462a:	9a08      	ldr	r2, [sp, #32]
 800462c:	bfa8      	it	ge
 800462e:	4633      	movge	r3, r6
 8004630:	eba8 0803 	sub.w	r8, r8, r3
 8004634:	1af6      	subs	r6, r6, r3
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	9308      	str	r3, [sp, #32]
 800463a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800463c:	b1f3      	cbz	r3, 800467c <_dtoa_r+0x78c>
 800463e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004640:	2b00      	cmp	r3, #0
 8004642:	f000 80b7 	beq.w	80047b4 <_dtoa_r+0x8c4>
 8004646:	b18c      	cbz	r4, 800466c <_dtoa_r+0x77c>
 8004648:	4629      	mov	r1, r5
 800464a:	4622      	mov	r2, r4
 800464c:	4658      	mov	r0, fp
 800464e:	f000 fd11 	bl	8005074 <__pow5mult>
 8004652:	464a      	mov	r2, r9
 8004654:	4601      	mov	r1, r0
 8004656:	4605      	mov	r5, r0
 8004658:	4658      	mov	r0, fp
 800465a:	f000 fc61 	bl	8004f20 <__multiply>
 800465e:	4649      	mov	r1, r9
 8004660:	9004      	str	r0, [sp, #16]
 8004662:	4658      	mov	r0, fp
 8004664:	f000 fb48 	bl	8004cf8 <_Bfree>
 8004668:	9b04      	ldr	r3, [sp, #16]
 800466a:	4699      	mov	r9, r3
 800466c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800466e:	1b1a      	subs	r2, r3, r4
 8004670:	d004      	beq.n	800467c <_dtoa_r+0x78c>
 8004672:	4649      	mov	r1, r9
 8004674:	4658      	mov	r0, fp
 8004676:	f000 fcfd 	bl	8005074 <__pow5mult>
 800467a:	4681      	mov	r9, r0
 800467c:	2101      	movs	r1, #1
 800467e:	4658      	mov	r0, fp
 8004680:	f000 fc38 	bl	8004ef4 <__i2b>
 8004684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004686:	4604      	mov	r4, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	f000 81cf 	beq.w	8004a2c <_dtoa_r+0xb3c>
 800468e:	461a      	mov	r2, r3
 8004690:	4601      	mov	r1, r0
 8004692:	4658      	mov	r0, fp
 8004694:	f000 fcee 	bl	8005074 <__pow5mult>
 8004698:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800469a:	2b01      	cmp	r3, #1
 800469c:	4604      	mov	r4, r0
 800469e:	f300 8095 	bgt.w	80047cc <_dtoa_r+0x8dc>
 80046a2:	9b02      	ldr	r3, [sp, #8]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f040 8087 	bne.w	80047b8 <_dtoa_r+0x8c8>
 80046aa:	9b03      	ldr	r3, [sp, #12]
 80046ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f040 8089 	bne.w	80047c8 <_dtoa_r+0x8d8>
 80046b6:	9b03      	ldr	r3, [sp, #12]
 80046b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80046bc:	0d1b      	lsrs	r3, r3, #20
 80046be:	051b      	lsls	r3, r3, #20
 80046c0:	b12b      	cbz	r3, 80046ce <_dtoa_r+0x7de>
 80046c2:	9b08      	ldr	r3, [sp, #32]
 80046c4:	3301      	adds	r3, #1
 80046c6:	9308      	str	r3, [sp, #32]
 80046c8:	f108 0801 	add.w	r8, r8, #1
 80046cc:	2301      	movs	r3, #1
 80046ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80046d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	f000 81b0 	beq.w	8004a38 <_dtoa_r+0xb48>
 80046d8:	6923      	ldr	r3, [r4, #16]
 80046da:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80046de:	6918      	ldr	r0, [r3, #16]
 80046e0:	f000 fbbc 	bl	8004e5c <__hi0bits>
 80046e4:	f1c0 0020 	rsb	r0, r0, #32
 80046e8:	9b08      	ldr	r3, [sp, #32]
 80046ea:	4418      	add	r0, r3
 80046ec:	f010 001f 	ands.w	r0, r0, #31
 80046f0:	d077      	beq.n	80047e2 <_dtoa_r+0x8f2>
 80046f2:	f1c0 0320 	rsb	r3, r0, #32
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	dd6b      	ble.n	80047d2 <_dtoa_r+0x8e2>
 80046fa:	9b08      	ldr	r3, [sp, #32]
 80046fc:	f1c0 001c 	rsb	r0, r0, #28
 8004700:	4403      	add	r3, r0
 8004702:	4480      	add	r8, r0
 8004704:	4406      	add	r6, r0
 8004706:	9308      	str	r3, [sp, #32]
 8004708:	f1b8 0f00 	cmp.w	r8, #0
 800470c:	dd05      	ble.n	800471a <_dtoa_r+0x82a>
 800470e:	4649      	mov	r1, r9
 8004710:	4642      	mov	r2, r8
 8004712:	4658      	mov	r0, fp
 8004714:	f000 fd08 	bl	8005128 <__lshift>
 8004718:	4681      	mov	r9, r0
 800471a:	9b08      	ldr	r3, [sp, #32]
 800471c:	2b00      	cmp	r3, #0
 800471e:	dd05      	ble.n	800472c <_dtoa_r+0x83c>
 8004720:	4621      	mov	r1, r4
 8004722:	461a      	mov	r2, r3
 8004724:	4658      	mov	r0, fp
 8004726:	f000 fcff 	bl	8005128 <__lshift>
 800472a:	4604      	mov	r4, r0
 800472c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800472e:	2b00      	cmp	r3, #0
 8004730:	d059      	beq.n	80047e6 <_dtoa_r+0x8f6>
 8004732:	4621      	mov	r1, r4
 8004734:	4648      	mov	r0, r9
 8004736:	f000 fd63 	bl	8005200 <__mcmp>
 800473a:	2800      	cmp	r0, #0
 800473c:	da53      	bge.n	80047e6 <_dtoa_r+0x8f6>
 800473e:	1e7b      	subs	r3, r7, #1
 8004740:	9304      	str	r3, [sp, #16]
 8004742:	4649      	mov	r1, r9
 8004744:	2300      	movs	r3, #0
 8004746:	220a      	movs	r2, #10
 8004748:	4658      	mov	r0, fp
 800474a:	f000 faf7 	bl	8004d3c <__multadd>
 800474e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004750:	4681      	mov	r9, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	f000 8172 	beq.w	8004a3c <_dtoa_r+0xb4c>
 8004758:	2300      	movs	r3, #0
 800475a:	4629      	mov	r1, r5
 800475c:	220a      	movs	r2, #10
 800475e:	4658      	mov	r0, fp
 8004760:	f000 faec 	bl	8004d3c <__multadd>
 8004764:	9b00      	ldr	r3, [sp, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	4605      	mov	r5, r0
 800476a:	dc67      	bgt.n	800483c <_dtoa_r+0x94c>
 800476c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800476e:	2b02      	cmp	r3, #2
 8004770:	dc41      	bgt.n	80047f6 <_dtoa_r+0x906>
 8004772:	e063      	b.n	800483c <_dtoa_r+0x94c>
 8004774:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004776:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800477a:	e746      	b.n	800460a <_dtoa_r+0x71a>
 800477c:	9b07      	ldr	r3, [sp, #28]
 800477e:	1e5c      	subs	r4, r3, #1
 8004780:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004782:	42a3      	cmp	r3, r4
 8004784:	bfbf      	itttt	lt
 8004786:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004788:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800478a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800478c:	1ae3      	sublt	r3, r4, r3
 800478e:	bfb4      	ite	lt
 8004790:	18d2      	addlt	r2, r2, r3
 8004792:	1b1c      	subge	r4, r3, r4
 8004794:	9b07      	ldr	r3, [sp, #28]
 8004796:	bfbc      	itt	lt
 8004798:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800479a:	2400      	movlt	r4, #0
 800479c:	2b00      	cmp	r3, #0
 800479e:	bfb5      	itete	lt
 80047a0:	eba8 0603 	sublt.w	r6, r8, r3
 80047a4:	9b07      	ldrge	r3, [sp, #28]
 80047a6:	2300      	movlt	r3, #0
 80047a8:	4646      	movge	r6, r8
 80047aa:	e730      	b.n	800460e <_dtoa_r+0x71e>
 80047ac:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80047ae:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80047b0:	4646      	mov	r6, r8
 80047b2:	e735      	b.n	8004620 <_dtoa_r+0x730>
 80047b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80047b6:	e75c      	b.n	8004672 <_dtoa_r+0x782>
 80047b8:	2300      	movs	r3, #0
 80047ba:	e788      	b.n	80046ce <_dtoa_r+0x7de>
 80047bc:	3fe00000 	.word	0x3fe00000
 80047c0:	40240000 	.word	0x40240000
 80047c4:	40140000 	.word	0x40140000
 80047c8:	9b02      	ldr	r3, [sp, #8]
 80047ca:	e780      	b.n	80046ce <_dtoa_r+0x7de>
 80047cc:	2300      	movs	r3, #0
 80047ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80047d0:	e782      	b.n	80046d8 <_dtoa_r+0x7e8>
 80047d2:	d099      	beq.n	8004708 <_dtoa_r+0x818>
 80047d4:	9a08      	ldr	r2, [sp, #32]
 80047d6:	331c      	adds	r3, #28
 80047d8:	441a      	add	r2, r3
 80047da:	4498      	add	r8, r3
 80047dc:	441e      	add	r6, r3
 80047de:	9208      	str	r2, [sp, #32]
 80047e0:	e792      	b.n	8004708 <_dtoa_r+0x818>
 80047e2:	4603      	mov	r3, r0
 80047e4:	e7f6      	b.n	80047d4 <_dtoa_r+0x8e4>
 80047e6:	9b07      	ldr	r3, [sp, #28]
 80047e8:	9704      	str	r7, [sp, #16]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	dc20      	bgt.n	8004830 <_dtoa_r+0x940>
 80047ee:	9300      	str	r3, [sp, #0]
 80047f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	dd1e      	ble.n	8004834 <_dtoa_r+0x944>
 80047f6:	9b00      	ldr	r3, [sp, #0]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	f47f aec0 	bne.w	800457e <_dtoa_r+0x68e>
 80047fe:	4621      	mov	r1, r4
 8004800:	2205      	movs	r2, #5
 8004802:	4658      	mov	r0, fp
 8004804:	f000 fa9a 	bl	8004d3c <__multadd>
 8004808:	4601      	mov	r1, r0
 800480a:	4604      	mov	r4, r0
 800480c:	4648      	mov	r0, r9
 800480e:	f000 fcf7 	bl	8005200 <__mcmp>
 8004812:	2800      	cmp	r0, #0
 8004814:	f77f aeb3 	ble.w	800457e <_dtoa_r+0x68e>
 8004818:	4656      	mov	r6, sl
 800481a:	2331      	movs	r3, #49	@ 0x31
 800481c:	f806 3b01 	strb.w	r3, [r6], #1
 8004820:	9b04      	ldr	r3, [sp, #16]
 8004822:	3301      	adds	r3, #1
 8004824:	9304      	str	r3, [sp, #16]
 8004826:	e6ae      	b.n	8004586 <_dtoa_r+0x696>
 8004828:	9c07      	ldr	r4, [sp, #28]
 800482a:	9704      	str	r7, [sp, #16]
 800482c:	4625      	mov	r5, r4
 800482e:	e7f3      	b.n	8004818 <_dtoa_r+0x928>
 8004830:	9b07      	ldr	r3, [sp, #28]
 8004832:	9300      	str	r3, [sp, #0]
 8004834:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004836:	2b00      	cmp	r3, #0
 8004838:	f000 8104 	beq.w	8004a44 <_dtoa_r+0xb54>
 800483c:	2e00      	cmp	r6, #0
 800483e:	dd05      	ble.n	800484c <_dtoa_r+0x95c>
 8004840:	4629      	mov	r1, r5
 8004842:	4632      	mov	r2, r6
 8004844:	4658      	mov	r0, fp
 8004846:	f000 fc6f 	bl	8005128 <__lshift>
 800484a:	4605      	mov	r5, r0
 800484c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800484e:	2b00      	cmp	r3, #0
 8004850:	d05a      	beq.n	8004908 <_dtoa_r+0xa18>
 8004852:	6869      	ldr	r1, [r5, #4]
 8004854:	4658      	mov	r0, fp
 8004856:	f000 fa0f 	bl	8004c78 <_Balloc>
 800485a:	4606      	mov	r6, r0
 800485c:	b928      	cbnz	r0, 800486a <_dtoa_r+0x97a>
 800485e:	4b84      	ldr	r3, [pc, #528]	@ (8004a70 <_dtoa_r+0xb80>)
 8004860:	4602      	mov	r2, r0
 8004862:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004866:	f7ff bb5a 	b.w	8003f1e <_dtoa_r+0x2e>
 800486a:	692a      	ldr	r2, [r5, #16]
 800486c:	3202      	adds	r2, #2
 800486e:	0092      	lsls	r2, r2, #2
 8004870:	f105 010c 	add.w	r1, r5, #12
 8004874:	300c      	adds	r0, #12
 8004876:	f7ff fa80 	bl	8003d7a <memcpy>
 800487a:	2201      	movs	r2, #1
 800487c:	4631      	mov	r1, r6
 800487e:	4658      	mov	r0, fp
 8004880:	f000 fc52 	bl	8005128 <__lshift>
 8004884:	f10a 0301 	add.w	r3, sl, #1
 8004888:	9307      	str	r3, [sp, #28]
 800488a:	9b00      	ldr	r3, [sp, #0]
 800488c:	4453      	add	r3, sl
 800488e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004890:	9b02      	ldr	r3, [sp, #8]
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	462f      	mov	r7, r5
 8004898:	930a      	str	r3, [sp, #40]	@ 0x28
 800489a:	4605      	mov	r5, r0
 800489c:	9b07      	ldr	r3, [sp, #28]
 800489e:	4621      	mov	r1, r4
 80048a0:	3b01      	subs	r3, #1
 80048a2:	4648      	mov	r0, r9
 80048a4:	9300      	str	r3, [sp, #0]
 80048a6:	f7ff fa9b 	bl	8003de0 <quorem>
 80048aa:	4639      	mov	r1, r7
 80048ac:	9002      	str	r0, [sp, #8]
 80048ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80048b2:	4648      	mov	r0, r9
 80048b4:	f000 fca4 	bl	8005200 <__mcmp>
 80048b8:	462a      	mov	r2, r5
 80048ba:	9008      	str	r0, [sp, #32]
 80048bc:	4621      	mov	r1, r4
 80048be:	4658      	mov	r0, fp
 80048c0:	f000 fcba 	bl	8005238 <__mdiff>
 80048c4:	68c2      	ldr	r2, [r0, #12]
 80048c6:	4606      	mov	r6, r0
 80048c8:	bb02      	cbnz	r2, 800490c <_dtoa_r+0xa1c>
 80048ca:	4601      	mov	r1, r0
 80048cc:	4648      	mov	r0, r9
 80048ce:	f000 fc97 	bl	8005200 <__mcmp>
 80048d2:	4602      	mov	r2, r0
 80048d4:	4631      	mov	r1, r6
 80048d6:	4658      	mov	r0, fp
 80048d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80048da:	f000 fa0d 	bl	8004cf8 <_Bfree>
 80048de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80048e2:	9e07      	ldr	r6, [sp, #28]
 80048e4:	ea43 0102 	orr.w	r1, r3, r2
 80048e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80048ea:	4319      	orrs	r1, r3
 80048ec:	d110      	bne.n	8004910 <_dtoa_r+0xa20>
 80048ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80048f2:	d029      	beq.n	8004948 <_dtoa_r+0xa58>
 80048f4:	9b08      	ldr	r3, [sp, #32]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	dd02      	ble.n	8004900 <_dtoa_r+0xa10>
 80048fa:	9b02      	ldr	r3, [sp, #8]
 80048fc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004900:	9b00      	ldr	r3, [sp, #0]
 8004902:	f883 8000 	strb.w	r8, [r3]
 8004906:	e63f      	b.n	8004588 <_dtoa_r+0x698>
 8004908:	4628      	mov	r0, r5
 800490a:	e7bb      	b.n	8004884 <_dtoa_r+0x994>
 800490c:	2201      	movs	r2, #1
 800490e:	e7e1      	b.n	80048d4 <_dtoa_r+0x9e4>
 8004910:	9b08      	ldr	r3, [sp, #32]
 8004912:	2b00      	cmp	r3, #0
 8004914:	db04      	blt.n	8004920 <_dtoa_r+0xa30>
 8004916:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004918:	430b      	orrs	r3, r1
 800491a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800491c:	430b      	orrs	r3, r1
 800491e:	d120      	bne.n	8004962 <_dtoa_r+0xa72>
 8004920:	2a00      	cmp	r2, #0
 8004922:	dded      	ble.n	8004900 <_dtoa_r+0xa10>
 8004924:	4649      	mov	r1, r9
 8004926:	2201      	movs	r2, #1
 8004928:	4658      	mov	r0, fp
 800492a:	f000 fbfd 	bl	8005128 <__lshift>
 800492e:	4621      	mov	r1, r4
 8004930:	4681      	mov	r9, r0
 8004932:	f000 fc65 	bl	8005200 <__mcmp>
 8004936:	2800      	cmp	r0, #0
 8004938:	dc03      	bgt.n	8004942 <_dtoa_r+0xa52>
 800493a:	d1e1      	bne.n	8004900 <_dtoa_r+0xa10>
 800493c:	f018 0f01 	tst.w	r8, #1
 8004940:	d0de      	beq.n	8004900 <_dtoa_r+0xa10>
 8004942:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004946:	d1d8      	bne.n	80048fa <_dtoa_r+0xa0a>
 8004948:	9a00      	ldr	r2, [sp, #0]
 800494a:	2339      	movs	r3, #57	@ 0x39
 800494c:	7013      	strb	r3, [r2, #0]
 800494e:	4633      	mov	r3, r6
 8004950:	461e      	mov	r6, r3
 8004952:	3b01      	subs	r3, #1
 8004954:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004958:	2a39      	cmp	r2, #57	@ 0x39
 800495a:	d052      	beq.n	8004a02 <_dtoa_r+0xb12>
 800495c:	3201      	adds	r2, #1
 800495e:	701a      	strb	r2, [r3, #0]
 8004960:	e612      	b.n	8004588 <_dtoa_r+0x698>
 8004962:	2a00      	cmp	r2, #0
 8004964:	dd07      	ble.n	8004976 <_dtoa_r+0xa86>
 8004966:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800496a:	d0ed      	beq.n	8004948 <_dtoa_r+0xa58>
 800496c:	9a00      	ldr	r2, [sp, #0]
 800496e:	f108 0301 	add.w	r3, r8, #1
 8004972:	7013      	strb	r3, [r2, #0]
 8004974:	e608      	b.n	8004588 <_dtoa_r+0x698>
 8004976:	9b07      	ldr	r3, [sp, #28]
 8004978:	9a07      	ldr	r2, [sp, #28]
 800497a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800497e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004980:	4293      	cmp	r3, r2
 8004982:	d028      	beq.n	80049d6 <_dtoa_r+0xae6>
 8004984:	4649      	mov	r1, r9
 8004986:	2300      	movs	r3, #0
 8004988:	220a      	movs	r2, #10
 800498a:	4658      	mov	r0, fp
 800498c:	f000 f9d6 	bl	8004d3c <__multadd>
 8004990:	42af      	cmp	r7, r5
 8004992:	4681      	mov	r9, r0
 8004994:	f04f 0300 	mov.w	r3, #0
 8004998:	f04f 020a 	mov.w	r2, #10
 800499c:	4639      	mov	r1, r7
 800499e:	4658      	mov	r0, fp
 80049a0:	d107      	bne.n	80049b2 <_dtoa_r+0xac2>
 80049a2:	f000 f9cb 	bl	8004d3c <__multadd>
 80049a6:	4607      	mov	r7, r0
 80049a8:	4605      	mov	r5, r0
 80049aa:	9b07      	ldr	r3, [sp, #28]
 80049ac:	3301      	adds	r3, #1
 80049ae:	9307      	str	r3, [sp, #28]
 80049b0:	e774      	b.n	800489c <_dtoa_r+0x9ac>
 80049b2:	f000 f9c3 	bl	8004d3c <__multadd>
 80049b6:	4629      	mov	r1, r5
 80049b8:	4607      	mov	r7, r0
 80049ba:	2300      	movs	r3, #0
 80049bc:	220a      	movs	r2, #10
 80049be:	4658      	mov	r0, fp
 80049c0:	f000 f9bc 	bl	8004d3c <__multadd>
 80049c4:	4605      	mov	r5, r0
 80049c6:	e7f0      	b.n	80049aa <_dtoa_r+0xaba>
 80049c8:	9b00      	ldr	r3, [sp, #0]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	bfcc      	ite	gt
 80049ce:	461e      	movgt	r6, r3
 80049d0:	2601      	movle	r6, #1
 80049d2:	4456      	add	r6, sl
 80049d4:	2700      	movs	r7, #0
 80049d6:	4649      	mov	r1, r9
 80049d8:	2201      	movs	r2, #1
 80049da:	4658      	mov	r0, fp
 80049dc:	f000 fba4 	bl	8005128 <__lshift>
 80049e0:	4621      	mov	r1, r4
 80049e2:	4681      	mov	r9, r0
 80049e4:	f000 fc0c 	bl	8005200 <__mcmp>
 80049e8:	2800      	cmp	r0, #0
 80049ea:	dcb0      	bgt.n	800494e <_dtoa_r+0xa5e>
 80049ec:	d102      	bne.n	80049f4 <_dtoa_r+0xb04>
 80049ee:	f018 0f01 	tst.w	r8, #1
 80049f2:	d1ac      	bne.n	800494e <_dtoa_r+0xa5e>
 80049f4:	4633      	mov	r3, r6
 80049f6:	461e      	mov	r6, r3
 80049f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80049fc:	2a30      	cmp	r2, #48	@ 0x30
 80049fe:	d0fa      	beq.n	80049f6 <_dtoa_r+0xb06>
 8004a00:	e5c2      	b.n	8004588 <_dtoa_r+0x698>
 8004a02:	459a      	cmp	sl, r3
 8004a04:	d1a4      	bne.n	8004950 <_dtoa_r+0xa60>
 8004a06:	9b04      	ldr	r3, [sp, #16]
 8004a08:	3301      	adds	r3, #1
 8004a0a:	9304      	str	r3, [sp, #16]
 8004a0c:	2331      	movs	r3, #49	@ 0x31
 8004a0e:	f88a 3000 	strb.w	r3, [sl]
 8004a12:	e5b9      	b.n	8004588 <_dtoa_r+0x698>
 8004a14:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004a16:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8004a74 <_dtoa_r+0xb84>
 8004a1a:	b11b      	cbz	r3, 8004a24 <_dtoa_r+0xb34>
 8004a1c:	f10a 0308 	add.w	r3, sl, #8
 8004a20:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004a22:	6013      	str	r3, [r2, #0]
 8004a24:	4650      	mov	r0, sl
 8004a26:	b019      	add	sp, #100	@ 0x64
 8004a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	f77f ae37 	ble.w	80046a2 <_dtoa_r+0x7b2>
 8004a34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004a36:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a38:	2001      	movs	r0, #1
 8004a3a:	e655      	b.n	80046e8 <_dtoa_r+0x7f8>
 8004a3c:	9b00      	ldr	r3, [sp, #0]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	f77f aed6 	ble.w	80047f0 <_dtoa_r+0x900>
 8004a44:	4656      	mov	r6, sl
 8004a46:	4621      	mov	r1, r4
 8004a48:	4648      	mov	r0, r9
 8004a4a:	f7ff f9c9 	bl	8003de0 <quorem>
 8004a4e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004a52:	f806 8b01 	strb.w	r8, [r6], #1
 8004a56:	9b00      	ldr	r3, [sp, #0]
 8004a58:	eba6 020a 	sub.w	r2, r6, sl
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	ddb3      	ble.n	80049c8 <_dtoa_r+0xad8>
 8004a60:	4649      	mov	r1, r9
 8004a62:	2300      	movs	r3, #0
 8004a64:	220a      	movs	r2, #10
 8004a66:	4658      	mov	r0, fp
 8004a68:	f000 f968 	bl	8004d3c <__multadd>
 8004a6c:	4681      	mov	r9, r0
 8004a6e:	e7ea      	b.n	8004a46 <_dtoa_r+0xb56>
 8004a70:	080075c7 	.word	0x080075c7
 8004a74:	08007562 	.word	0x08007562

08004a78 <_free_r>:
 8004a78:	b538      	push	{r3, r4, r5, lr}
 8004a7a:	4605      	mov	r5, r0
 8004a7c:	2900      	cmp	r1, #0
 8004a7e:	d041      	beq.n	8004b04 <_free_r+0x8c>
 8004a80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a84:	1f0c      	subs	r4, r1, #4
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	bfb8      	it	lt
 8004a8a:	18e4      	addlt	r4, r4, r3
 8004a8c:	f000 f8e8 	bl	8004c60 <__malloc_lock>
 8004a90:	4a1d      	ldr	r2, [pc, #116]	@ (8004b08 <_free_r+0x90>)
 8004a92:	6813      	ldr	r3, [r2, #0]
 8004a94:	b933      	cbnz	r3, 8004aa4 <_free_r+0x2c>
 8004a96:	6063      	str	r3, [r4, #4]
 8004a98:	6014      	str	r4, [r2, #0]
 8004a9a:	4628      	mov	r0, r5
 8004a9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004aa0:	f000 b8e4 	b.w	8004c6c <__malloc_unlock>
 8004aa4:	42a3      	cmp	r3, r4
 8004aa6:	d908      	bls.n	8004aba <_free_r+0x42>
 8004aa8:	6820      	ldr	r0, [r4, #0]
 8004aaa:	1821      	adds	r1, r4, r0
 8004aac:	428b      	cmp	r3, r1
 8004aae:	bf01      	itttt	eq
 8004ab0:	6819      	ldreq	r1, [r3, #0]
 8004ab2:	685b      	ldreq	r3, [r3, #4]
 8004ab4:	1809      	addeq	r1, r1, r0
 8004ab6:	6021      	streq	r1, [r4, #0]
 8004ab8:	e7ed      	b.n	8004a96 <_free_r+0x1e>
 8004aba:	461a      	mov	r2, r3
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	b10b      	cbz	r3, 8004ac4 <_free_r+0x4c>
 8004ac0:	42a3      	cmp	r3, r4
 8004ac2:	d9fa      	bls.n	8004aba <_free_r+0x42>
 8004ac4:	6811      	ldr	r1, [r2, #0]
 8004ac6:	1850      	adds	r0, r2, r1
 8004ac8:	42a0      	cmp	r0, r4
 8004aca:	d10b      	bne.n	8004ae4 <_free_r+0x6c>
 8004acc:	6820      	ldr	r0, [r4, #0]
 8004ace:	4401      	add	r1, r0
 8004ad0:	1850      	adds	r0, r2, r1
 8004ad2:	4283      	cmp	r3, r0
 8004ad4:	6011      	str	r1, [r2, #0]
 8004ad6:	d1e0      	bne.n	8004a9a <_free_r+0x22>
 8004ad8:	6818      	ldr	r0, [r3, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	6053      	str	r3, [r2, #4]
 8004ade:	4408      	add	r0, r1
 8004ae0:	6010      	str	r0, [r2, #0]
 8004ae2:	e7da      	b.n	8004a9a <_free_r+0x22>
 8004ae4:	d902      	bls.n	8004aec <_free_r+0x74>
 8004ae6:	230c      	movs	r3, #12
 8004ae8:	602b      	str	r3, [r5, #0]
 8004aea:	e7d6      	b.n	8004a9a <_free_r+0x22>
 8004aec:	6820      	ldr	r0, [r4, #0]
 8004aee:	1821      	adds	r1, r4, r0
 8004af0:	428b      	cmp	r3, r1
 8004af2:	bf04      	itt	eq
 8004af4:	6819      	ldreq	r1, [r3, #0]
 8004af6:	685b      	ldreq	r3, [r3, #4]
 8004af8:	6063      	str	r3, [r4, #4]
 8004afa:	bf04      	itt	eq
 8004afc:	1809      	addeq	r1, r1, r0
 8004afe:	6021      	streq	r1, [r4, #0]
 8004b00:	6054      	str	r4, [r2, #4]
 8004b02:	e7ca      	b.n	8004a9a <_free_r+0x22>
 8004b04:	bd38      	pop	{r3, r4, r5, pc}
 8004b06:	bf00      	nop
 8004b08:	20000488 	.word	0x20000488

08004b0c <malloc>:
 8004b0c:	4b02      	ldr	r3, [pc, #8]	@ (8004b18 <malloc+0xc>)
 8004b0e:	4601      	mov	r1, r0
 8004b10:	6818      	ldr	r0, [r3, #0]
 8004b12:	f000 b825 	b.w	8004b60 <_malloc_r>
 8004b16:	bf00      	nop
 8004b18:	20000018 	.word	0x20000018

08004b1c <sbrk_aligned>:
 8004b1c:	b570      	push	{r4, r5, r6, lr}
 8004b1e:	4e0f      	ldr	r6, [pc, #60]	@ (8004b5c <sbrk_aligned+0x40>)
 8004b20:	460c      	mov	r4, r1
 8004b22:	6831      	ldr	r1, [r6, #0]
 8004b24:	4605      	mov	r5, r0
 8004b26:	b911      	cbnz	r1, 8004b2e <sbrk_aligned+0x12>
 8004b28:	f001 fff4 	bl	8006b14 <_sbrk_r>
 8004b2c:	6030      	str	r0, [r6, #0]
 8004b2e:	4621      	mov	r1, r4
 8004b30:	4628      	mov	r0, r5
 8004b32:	f001 ffef 	bl	8006b14 <_sbrk_r>
 8004b36:	1c43      	adds	r3, r0, #1
 8004b38:	d103      	bne.n	8004b42 <sbrk_aligned+0x26>
 8004b3a:	f04f 34ff 	mov.w	r4, #4294967295
 8004b3e:	4620      	mov	r0, r4
 8004b40:	bd70      	pop	{r4, r5, r6, pc}
 8004b42:	1cc4      	adds	r4, r0, #3
 8004b44:	f024 0403 	bic.w	r4, r4, #3
 8004b48:	42a0      	cmp	r0, r4
 8004b4a:	d0f8      	beq.n	8004b3e <sbrk_aligned+0x22>
 8004b4c:	1a21      	subs	r1, r4, r0
 8004b4e:	4628      	mov	r0, r5
 8004b50:	f001 ffe0 	bl	8006b14 <_sbrk_r>
 8004b54:	3001      	adds	r0, #1
 8004b56:	d1f2      	bne.n	8004b3e <sbrk_aligned+0x22>
 8004b58:	e7ef      	b.n	8004b3a <sbrk_aligned+0x1e>
 8004b5a:	bf00      	nop
 8004b5c:	20000484 	.word	0x20000484

08004b60 <_malloc_r>:
 8004b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b64:	1ccd      	adds	r5, r1, #3
 8004b66:	f025 0503 	bic.w	r5, r5, #3
 8004b6a:	3508      	adds	r5, #8
 8004b6c:	2d0c      	cmp	r5, #12
 8004b6e:	bf38      	it	cc
 8004b70:	250c      	movcc	r5, #12
 8004b72:	2d00      	cmp	r5, #0
 8004b74:	4606      	mov	r6, r0
 8004b76:	db01      	blt.n	8004b7c <_malloc_r+0x1c>
 8004b78:	42a9      	cmp	r1, r5
 8004b7a:	d904      	bls.n	8004b86 <_malloc_r+0x26>
 8004b7c:	230c      	movs	r3, #12
 8004b7e:	6033      	str	r3, [r6, #0]
 8004b80:	2000      	movs	r0, #0
 8004b82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c5c <_malloc_r+0xfc>
 8004b8a:	f000 f869 	bl	8004c60 <__malloc_lock>
 8004b8e:	f8d8 3000 	ldr.w	r3, [r8]
 8004b92:	461c      	mov	r4, r3
 8004b94:	bb44      	cbnz	r4, 8004be8 <_malloc_r+0x88>
 8004b96:	4629      	mov	r1, r5
 8004b98:	4630      	mov	r0, r6
 8004b9a:	f7ff ffbf 	bl	8004b1c <sbrk_aligned>
 8004b9e:	1c43      	adds	r3, r0, #1
 8004ba0:	4604      	mov	r4, r0
 8004ba2:	d158      	bne.n	8004c56 <_malloc_r+0xf6>
 8004ba4:	f8d8 4000 	ldr.w	r4, [r8]
 8004ba8:	4627      	mov	r7, r4
 8004baa:	2f00      	cmp	r7, #0
 8004bac:	d143      	bne.n	8004c36 <_malloc_r+0xd6>
 8004bae:	2c00      	cmp	r4, #0
 8004bb0:	d04b      	beq.n	8004c4a <_malloc_r+0xea>
 8004bb2:	6823      	ldr	r3, [r4, #0]
 8004bb4:	4639      	mov	r1, r7
 8004bb6:	4630      	mov	r0, r6
 8004bb8:	eb04 0903 	add.w	r9, r4, r3
 8004bbc:	f001 ffaa 	bl	8006b14 <_sbrk_r>
 8004bc0:	4581      	cmp	r9, r0
 8004bc2:	d142      	bne.n	8004c4a <_malloc_r+0xea>
 8004bc4:	6821      	ldr	r1, [r4, #0]
 8004bc6:	1a6d      	subs	r5, r5, r1
 8004bc8:	4629      	mov	r1, r5
 8004bca:	4630      	mov	r0, r6
 8004bcc:	f7ff ffa6 	bl	8004b1c <sbrk_aligned>
 8004bd0:	3001      	adds	r0, #1
 8004bd2:	d03a      	beq.n	8004c4a <_malloc_r+0xea>
 8004bd4:	6823      	ldr	r3, [r4, #0]
 8004bd6:	442b      	add	r3, r5
 8004bd8:	6023      	str	r3, [r4, #0]
 8004bda:	f8d8 3000 	ldr.w	r3, [r8]
 8004bde:	685a      	ldr	r2, [r3, #4]
 8004be0:	bb62      	cbnz	r2, 8004c3c <_malloc_r+0xdc>
 8004be2:	f8c8 7000 	str.w	r7, [r8]
 8004be6:	e00f      	b.n	8004c08 <_malloc_r+0xa8>
 8004be8:	6822      	ldr	r2, [r4, #0]
 8004bea:	1b52      	subs	r2, r2, r5
 8004bec:	d420      	bmi.n	8004c30 <_malloc_r+0xd0>
 8004bee:	2a0b      	cmp	r2, #11
 8004bf0:	d917      	bls.n	8004c22 <_malloc_r+0xc2>
 8004bf2:	1961      	adds	r1, r4, r5
 8004bf4:	42a3      	cmp	r3, r4
 8004bf6:	6025      	str	r5, [r4, #0]
 8004bf8:	bf18      	it	ne
 8004bfa:	6059      	strne	r1, [r3, #4]
 8004bfc:	6863      	ldr	r3, [r4, #4]
 8004bfe:	bf08      	it	eq
 8004c00:	f8c8 1000 	streq.w	r1, [r8]
 8004c04:	5162      	str	r2, [r4, r5]
 8004c06:	604b      	str	r3, [r1, #4]
 8004c08:	4630      	mov	r0, r6
 8004c0a:	f000 f82f 	bl	8004c6c <__malloc_unlock>
 8004c0e:	f104 000b 	add.w	r0, r4, #11
 8004c12:	1d23      	adds	r3, r4, #4
 8004c14:	f020 0007 	bic.w	r0, r0, #7
 8004c18:	1ac2      	subs	r2, r0, r3
 8004c1a:	bf1c      	itt	ne
 8004c1c:	1a1b      	subne	r3, r3, r0
 8004c1e:	50a3      	strne	r3, [r4, r2]
 8004c20:	e7af      	b.n	8004b82 <_malloc_r+0x22>
 8004c22:	6862      	ldr	r2, [r4, #4]
 8004c24:	42a3      	cmp	r3, r4
 8004c26:	bf0c      	ite	eq
 8004c28:	f8c8 2000 	streq.w	r2, [r8]
 8004c2c:	605a      	strne	r2, [r3, #4]
 8004c2e:	e7eb      	b.n	8004c08 <_malloc_r+0xa8>
 8004c30:	4623      	mov	r3, r4
 8004c32:	6864      	ldr	r4, [r4, #4]
 8004c34:	e7ae      	b.n	8004b94 <_malloc_r+0x34>
 8004c36:	463c      	mov	r4, r7
 8004c38:	687f      	ldr	r7, [r7, #4]
 8004c3a:	e7b6      	b.n	8004baa <_malloc_r+0x4a>
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	42a3      	cmp	r3, r4
 8004c42:	d1fb      	bne.n	8004c3c <_malloc_r+0xdc>
 8004c44:	2300      	movs	r3, #0
 8004c46:	6053      	str	r3, [r2, #4]
 8004c48:	e7de      	b.n	8004c08 <_malloc_r+0xa8>
 8004c4a:	230c      	movs	r3, #12
 8004c4c:	6033      	str	r3, [r6, #0]
 8004c4e:	4630      	mov	r0, r6
 8004c50:	f000 f80c 	bl	8004c6c <__malloc_unlock>
 8004c54:	e794      	b.n	8004b80 <_malloc_r+0x20>
 8004c56:	6005      	str	r5, [r0, #0]
 8004c58:	e7d6      	b.n	8004c08 <_malloc_r+0xa8>
 8004c5a:	bf00      	nop
 8004c5c:	20000488 	.word	0x20000488

08004c60 <__malloc_lock>:
 8004c60:	4801      	ldr	r0, [pc, #4]	@ (8004c68 <__malloc_lock+0x8>)
 8004c62:	f7ff b888 	b.w	8003d76 <__retarget_lock_acquire_recursive>
 8004c66:	bf00      	nop
 8004c68:	20000480 	.word	0x20000480

08004c6c <__malloc_unlock>:
 8004c6c:	4801      	ldr	r0, [pc, #4]	@ (8004c74 <__malloc_unlock+0x8>)
 8004c6e:	f7ff b883 	b.w	8003d78 <__retarget_lock_release_recursive>
 8004c72:	bf00      	nop
 8004c74:	20000480 	.word	0x20000480

08004c78 <_Balloc>:
 8004c78:	b570      	push	{r4, r5, r6, lr}
 8004c7a:	69c6      	ldr	r6, [r0, #28]
 8004c7c:	4604      	mov	r4, r0
 8004c7e:	460d      	mov	r5, r1
 8004c80:	b976      	cbnz	r6, 8004ca0 <_Balloc+0x28>
 8004c82:	2010      	movs	r0, #16
 8004c84:	f7ff ff42 	bl	8004b0c <malloc>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	61e0      	str	r0, [r4, #28]
 8004c8c:	b920      	cbnz	r0, 8004c98 <_Balloc+0x20>
 8004c8e:	4b18      	ldr	r3, [pc, #96]	@ (8004cf0 <_Balloc+0x78>)
 8004c90:	4818      	ldr	r0, [pc, #96]	@ (8004cf4 <_Balloc+0x7c>)
 8004c92:	216b      	movs	r1, #107	@ 0x6b
 8004c94:	f7ff f886 	bl	8003da4 <__assert_func>
 8004c98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004c9c:	6006      	str	r6, [r0, #0]
 8004c9e:	60c6      	str	r6, [r0, #12]
 8004ca0:	69e6      	ldr	r6, [r4, #28]
 8004ca2:	68f3      	ldr	r3, [r6, #12]
 8004ca4:	b183      	cbz	r3, 8004cc8 <_Balloc+0x50>
 8004ca6:	69e3      	ldr	r3, [r4, #28]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004cae:	b9b8      	cbnz	r0, 8004ce0 <_Balloc+0x68>
 8004cb0:	2101      	movs	r1, #1
 8004cb2:	fa01 f605 	lsl.w	r6, r1, r5
 8004cb6:	1d72      	adds	r2, r6, #5
 8004cb8:	0092      	lsls	r2, r2, #2
 8004cba:	4620      	mov	r0, r4
 8004cbc:	f001 ff4b 	bl	8006b56 <_calloc_r>
 8004cc0:	b160      	cbz	r0, 8004cdc <_Balloc+0x64>
 8004cc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004cc6:	e00e      	b.n	8004ce6 <_Balloc+0x6e>
 8004cc8:	2221      	movs	r2, #33	@ 0x21
 8004cca:	2104      	movs	r1, #4
 8004ccc:	4620      	mov	r0, r4
 8004cce:	f001 ff42 	bl	8006b56 <_calloc_r>
 8004cd2:	69e3      	ldr	r3, [r4, #28]
 8004cd4:	60f0      	str	r0, [r6, #12]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1e4      	bne.n	8004ca6 <_Balloc+0x2e>
 8004cdc:	2000      	movs	r0, #0
 8004cde:	bd70      	pop	{r4, r5, r6, pc}
 8004ce0:	6802      	ldr	r2, [r0, #0]
 8004ce2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004cec:	e7f7      	b.n	8004cde <_Balloc+0x66>
 8004cee:	bf00      	nop
 8004cf0:	080074b5 	.word	0x080074b5
 8004cf4:	080075d8 	.word	0x080075d8

08004cf8 <_Bfree>:
 8004cf8:	b570      	push	{r4, r5, r6, lr}
 8004cfa:	69c6      	ldr	r6, [r0, #28]
 8004cfc:	4605      	mov	r5, r0
 8004cfe:	460c      	mov	r4, r1
 8004d00:	b976      	cbnz	r6, 8004d20 <_Bfree+0x28>
 8004d02:	2010      	movs	r0, #16
 8004d04:	f7ff ff02 	bl	8004b0c <malloc>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	61e8      	str	r0, [r5, #28]
 8004d0c:	b920      	cbnz	r0, 8004d18 <_Bfree+0x20>
 8004d0e:	4b09      	ldr	r3, [pc, #36]	@ (8004d34 <_Bfree+0x3c>)
 8004d10:	4809      	ldr	r0, [pc, #36]	@ (8004d38 <_Bfree+0x40>)
 8004d12:	218f      	movs	r1, #143	@ 0x8f
 8004d14:	f7ff f846 	bl	8003da4 <__assert_func>
 8004d18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d1c:	6006      	str	r6, [r0, #0]
 8004d1e:	60c6      	str	r6, [r0, #12]
 8004d20:	b13c      	cbz	r4, 8004d32 <_Bfree+0x3a>
 8004d22:	69eb      	ldr	r3, [r5, #28]
 8004d24:	6862      	ldr	r2, [r4, #4]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004d2c:	6021      	str	r1, [r4, #0]
 8004d2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004d32:	bd70      	pop	{r4, r5, r6, pc}
 8004d34:	080074b5 	.word	0x080074b5
 8004d38:	080075d8 	.word	0x080075d8

08004d3c <__multadd>:
 8004d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d40:	690d      	ldr	r5, [r1, #16]
 8004d42:	4607      	mov	r7, r0
 8004d44:	460c      	mov	r4, r1
 8004d46:	461e      	mov	r6, r3
 8004d48:	f101 0c14 	add.w	ip, r1, #20
 8004d4c:	2000      	movs	r0, #0
 8004d4e:	f8dc 3000 	ldr.w	r3, [ip]
 8004d52:	b299      	uxth	r1, r3
 8004d54:	fb02 6101 	mla	r1, r2, r1, r6
 8004d58:	0c1e      	lsrs	r6, r3, #16
 8004d5a:	0c0b      	lsrs	r3, r1, #16
 8004d5c:	fb02 3306 	mla	r3, r2, r6, r3
 8004d60:	b289      	uxth	r1, r1
 8004d62:	3001      	adds	r0, #1
 8004d64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004d68:	4285      	cmp	r5, r0
 8004d6a:	f84c 1b04 	str.w	r1, [ip], #4
 8004d6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004d72:	dcec      	bgt.n	8004d4e <__multadd+0x12>
 8004d74:	b30e      	cbz	r6, 8004dba <__multadd+0x7e>
 8004d76:	68a3      	ldr	r3, [r4, #8]
 8004d78:	42ab      	cmp	r3, r5
 8004d7a:	dc19      	bgt.n	8004db0 <__multadd+0x74>
 8004d7c:	6861      	ldr	r1, [r4, #4]
 8004d7e:	4638      	mov	r0, r7
 8004d80:	3101      	adds	r1, #1
 8004d82:	f7ff ff79 	bl	8004c78 <_Balloc>
 8004d86:	4680      	mov	r8, r0
 8004d88:	b928      	cbnz	r0, 8004d96 <__multadd+0x5a>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004dc0 <__multadd+0x84>)
 8004d8e:	480d      	ldr	r0, [pc, #52]	@ (8004dc4 <__multadd+0x88>)
 8004d90:	21ba      	movs	r1, #186	@ 0xba
 8004d92:	f7ff f807 	bl	8003da4 <__assert_func>
 8004d96:	6922      	ldr	r2, [r4, #16]
 8004d98:	3202      	adds	r2, #2
 8004d9a:	f104 010c 	add.w	r1, r4, #12
 8004d9e:	0092      	lsls	r2, r2, #2
 8004da0:	300c      	adds	r0, #12
 8004da2:	f7fe ffea 	bl	8003d7a <memcpy>
 8004da6:	4621      	mov	r1, r4
 8004da8:	4638      	mov	r0, r7
 8004daa:	f7ff ffa5 	bl	8004cf8 <_Bfree>
 8004dae:	4644      	mov	r4, r8
 8004db0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004db4:	3501      	adds	r5, #1
 8004db6:	615e      	str	r6, [r3, #20]
 8004db8:	6125      	str	r5, [r4, #16]
 8004dba:	4620      	mov	r0, r4
 8004dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dc0:	080075c7 	.word	0x080075c7
 8004dc4:	080075d8 	.word	0x080075d8

08004dc8 <__s2b>:
 8004dc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004dcc:	460c      	mov	r4, r1
 8004dce:	4615      	mov	r5, r2
 8004dd0:	461f      	mov	r7, r3
 8004dd2:	2209      	movs	r2, #9
 8004dd4:	3308      	adds	r3, #8
 8004dd6:	4606      	mov	r6, r0
 8004dd8:	fb93 f3f2 	sdiv	r3, r3, r2
 8004ddc:	2100      	movs	r1, #0
 8004dde:	2201      	movs	r2, #1
 8004de0:	429a      	cmp	r2, r3
 8004de2:	db09      	blt.n	8004df8 <__s2b+0x30>
 8004de4:	4630      	mov	r0, r6
 8004de6:	f7ff ff47 	bl	8004c78 <_Balloc>
 8004dea:	b940      	cbnz	r0, 8004dfe <__s2b+0x36>
 8004dec:	4602      	mov	r2, r0
 8004dee:	4b19      	ldr	r3, [pc, #100]	@ (8004e54 <__s2b+0x8c>)
 8004df0:	4819      	ldr	r0, [pc, #100]	@ (8004e58 <__s2b+0x90>)
 8004df2:	21d3      	movs	r1, #211	@ 0xd3
 8004df4:	f7fe ffd6 	bl	8003da4 <__assert_func>
 8004df8:	0052      	lsls	r2, r2, #1
 8004dfa:	3101      	adds	r1, #1
 8004dfc:	e7f0      	b.n	8004de0 <__s2b+0x18>
 8004dfe:	9b08      	ldr	r3, [sp, #32]
 8004e00:	6143      	str	r3, [r0, #20]
 8004e02:	2d09      	cmp	r5, #9
 8004e04:	f04f 0301 	mov.w	r3, #1
 8004e08:	6103      	str	r3, [r0, #16]
 8004e0a:	dd16      	ble.n	8004e3a <__s2b+0x72>
 8004e0c:	f104 0909 	add.w	r9, r4, #9
 8004e10:	46c8      	mov	r8, r9
 8004e12:	442c      	add	r4, r5
 8004e14:	f818 3b01 	ldrb.w	r3, [r8], #1
 8004e18:	4601      	mov	r1, r0
 8004e1a:	3b30      	subs	r3, #48	@ 0x30
 8004e1c:	220a      	movs	r2, #10
 8004e1e:	4630      	mov	r0, r6
 8004e20:	f7ff ff8c 	bl	8004d3c <__multadd>
 8004e24:	45a0      	cmp	r8, r4
 8004e26:	d1f5      	bne.n	8004e14 <__s2b+0x4c>
 8004e28:	f1a5 0408 	sub.w	r4, r5, #8
 8004e2c:	444c      	add	r4, r9
 8004e2e:	1b2d      	subs	r5, r5, r4
 8004e30:	1963      	adds	r3, r4, r5
 8004e32:	42bb      	cmp	r3, r7
 8004e34:	db04      	blt.n	8004e40 <__s2b+0x78>
 8004e36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e3a:	340a      	adds	r4, #10
 8004e3c:	2509      	movs	r5, #9
 8004e3e:	e7f6      	b.n	8004e2e <__s2b+0x66>
 8004e40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004e44:	4601      	mov	r1, r0
 8004e46:	3b30      	subs	r3, #48	@ 0x30
 8004e48:	220a      	movs	r2, #10
 8004e4a:	4630      	mov	r0, r6
 8004e4c:	f7ff ff76 	bl	8004d3c <__multadd>
 8004e50:	e7ee      	b.n	8004e30 <__s2b+0x68>
 8004e52:	bf00      	nop
 8004e54:	080075c7 	.word	0x080075c7
 8004e58:	080075d8 	.word	0x080075d8

08004e5c <__hi0bits>:
 8004e5c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004e60:	4603      	mov	r3, r0
 8004e62:	bf36      	itet	cc
 8004e64:	0403      	lslcc	r3, r0, #16
 8004e66:	2000      	movcs	r0, #0
 8004e68:	2010      	movcc	r0, #16
 8004e6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e6e:	bf3c      	itt	cc
 8004e70:	021b      	lslcc	r3, r3, #8
 8004e72:	3008      	addcc	r0, #8
 8004e74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e78:	bf3c      	itt	cc
 8004e7a:	011b      	lslcc	r3, r3, #4
 8004e7c:	3004      	addcc	r0, #4
 8004e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e82:	bf3c      	itt	cc
 8004e84:	009b      	lslcc	r3, r3, #2
 8004e86:	3002      	addcc	r0, #2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	db05      	blt.n	8004e98 <__hi0bits+0x3c>
 8004e8c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004e90:	f100 0001 	add.w	r0, r0, #1
 8004e94:	bf08      	it	eq
 8004e96:	2020      	moveq	r0, #32
 8004e98:	4770      	bx	lr

08004e9a <__lo0bits>:
 8004e9a:	6803      	ldr	r3, [r0, #0]
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	f013 0007 	ands.w	r0, r3, #7
 8004ea2:	d00b      	beq.n	8004ebc <__lo0bits+0x22>
 8004ea4:	07d9      	lsls	r1, r3, #31
 8004ea6:	d421      	bmi.n	8004eec <__lo0bits+0x52>
 8004ea8:	0798      	lsls	r0, r3, #30
 8004eaa:	bf49      	itett	mi
 8004eac:	085b      	lsrmi	r3, r3, #1
 8004eae:	089b      	lsrpl	r3, r3, #2
 8004eb0:	2001      	movmi	r0, #1
 8004eb2:	6013      	strmi	r3, [r2, #0]
 8004eb4:	bf5c      	itt	pl
 8004eb6:	6013      	strpl	r3, [r2, #0]
 8004eb8:	2002      	movpl	r0, #2
 8004eba:	4770      	bx	lr
 8004ebc:	b299      	uxth	r1, r3
 8004ebe:	b909      	cbnz	r1, 8004ec4 <__lo0bits+0x2a>
 8004ec0:	0c1b      	lsrs	r3, r3, #16
 8004ec2:	2010      	movs	r0, #16
 8004ec4:	b2d9      	uxtb	r1, r3
 8004ec6:	b909      	cbnz	r1, 8004ecc <__lo0bits+0x32>
 8004ec8:	3008      	adds	r0, #8
 8004eca:	0a1b      	lsrs	r3, r3, #8
 8004ecc:	0719      	lsls	r1, r3, #28
 8004ece:	bf04      	itt	eq
 8004ed0:	091b      	lsreq	r3, r3, #4
 8004ed2:	3004      	addeq	r0, #4
 8004ed4:	0799      	lsls	r1, r3, #30
 8004ed6:	bf04      	itt	eq
 8004ed8:	089b      	lsreq	r3, r3, #2
 8004eda:	3002      	addeq	r0, #2
 8004edc:	07d9      	lsls	r1, r3, #31
 8004ede:	d403      	bmi.n	8004ee8 <__lo0bits+0x4e>
 8004ee0:	085b      	lsrs	r3, r3, #1
 8004ee2:	f100 0001 	add.w	r0, r0, #1
 8004ee6:	d003      	beq.n	8004ef0 <__lo0bits+0x56>
 8004ee8:	6013      	str	r3, [r2, #0]
 8004eea:	4770      	bx	lr
 8004eec:	2000      	movs	r0, #0
 8004eee:	4770      	bx	lr
 8004ef0:	2020      	movs	r0, #32
 8004ef2:	4770      	bx	lr

08004ef4 <__i2b>:
 8004ef4:	b510      	push	{r4, lr}
 8004ef6:	460c      	mov	r4, r1
 8004ef8:	2101      	movs	r1, #1
 8004efa:	f7ff febd 	bl	8004c78 <_Balloc>
 8004efe:	4602      	mov	r2, r0
 8004f00:	b928      	cbnz	r0, 8004f0e <__i2b+0x1a>
 8004f02:	4b05      	ldr	r3, [pc, #20]	@ (8004f18 <__i2b+0x24>)
 8004f04:	4805      	ldr	r0, [pc, #20]	@ (8004f1c <__i2b+0x28>)
 8004f06:	f240 1145 	movw	r1, #325	@ 0x145
 8004f0a:	f7fe ff4b 	bl	8003da4 <__assert_func>
 8004f0e:	2301      	movs	r3, #1
 8004f10:	6144      	str	r4, [r0, #20]
 8004f12:	6103      	str	r3, [r0, #16]
 8004f14:	bd10      	pop	{r4, pc}
 8004f16:	bf00      	nop
 8004f18:	080075c7 	.word	0x080075c7
 8004f1c:	080075d8 	.word	0x080075d8

08004f20 <__multiply>:
 8004f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f24:	4614      	mov	r4, r2
 8004f26:	690a      	ldr	r2, [r1, #16]
 8004f28:	6923      	ldr	r3, [r4, #16]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	bfa8      	it	ge
 8004f2e:	4623      	movge	r3, r4
 8004f30:	460f      	mov	r7, r1
 8004f32:	bfa4      	itt	ge
 8004f34:	460c      	movge	r4, r1
 8004f36:	461f      	movge	r7, r3
 8004f38:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004f3c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8004f40:	68a3      	ldr	r3, [r4, #8]
 8004f42:	6861      	ldr	r1, [r4, #4]
 8004f44:	eb0a 0609 	add.w	r6, sl, r9
 8004f48:	42b3      	cmp	r3, r6
 8004f4a:	b085      	sub	sp, #20
 8004f4c:	bfb8      	it	lt
 8004f4e:	3101      	addlt	r1, #1
 8004f50:	f7ff fe92 	bl	8004c78 <_Balloc>
 8004f54:	b930      	cbnz	r0, 8004f64 <__multiply+0x44>
 8004f56:	4602      	mov	r2, r0
 8004f58:	4b44      	ldr	r3, [pc, #272]	@ (800506c <__multiply+0x14c>)
 8004f5a:	4845      	ldr	r0, [pc, #276]	@ (8005070 <__multiply+0x150>)
 8004f5c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004f60:	f7fe ff20 	bl	8003da4 <__assert_func>
 8004f64:	f100 0514 	add.w	r5, r0, #20
 8004f68:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004f6c:	462b      	mov	r3, r5
 8004f6e:	2200      	movs	r2, #0
 8004f70:	4543      	cmp	r3, r8
 8004f72:	d321      	bcc.n	8004fb8 <__multiply+0x98>
 8004f74:	f107 0114 	add.w	r1, r7, #20
 8004f78:	f104 0214 	add.w	r2, r4, #20
 8004f7c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8004f80:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8004f84:	9302      	str	r3, [sp, #8]
 8004f86:	1b13      	subs	r3, r2, r4
 8004f88:	3b15      	subs	r3, #21
 8004f8a:	f023 0303 	bic.w	r3, r3, #3
 8004f8e:	3304      	adds	r3, #4
 8004f90:	f104 0715 	add.w	r7, r4, #21
 8004f94:	42ba      	cmp	r2, r7
 8004f96:	bf38      	it	cc
 8004f98:	2304      	movcc	r3, #4
 8004f9a:	9301      	str	r3, [sp, #4]
 8004f9c:	9b02      	ldr	r3, [sp, #8]
 8004f9e:	9103      	str	r1, [sp, #12]
 8004fa0:	428b      	cmp	r3, r1
 8004fa2:	d80c      	bhi.n	8004fbe <__multiply+0x9e>
 8004fa4:	2e00      	cmp	r6, #0
 8004fa6:	dd03      	ble.n	8004fb0 <__multiply+0x90>
 8004fa8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d05b      	beq.n	8005068 <__multiply+0x148>
 8004fb0:	6106      	str	r6, [r0, #16]
 8004fb2:	b005      	add	sp, #20
 8004fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fb8:	f843 2b04 	str.w	r2, [r3], #4
 8004fbc:	e7d8      	b.n	8004f70 <__multiply+0x50>
 8004fbe:	f8b1 a000 	ldrh.w	sl, [r1]
 8004fc2:	f1ba 0f00 	cmp.w	sl, #0
 8004fc6:	d024      	beq.n	8005012 <__multiply+0xf2>
 8004fc8:	f104 0e14 	add.w	lr, r4, #20
 8004fcc:	46a9      	mov	r9, r5
 8004fce:	f04f 0c00 	mov.w	ip, #0
 8004fd2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004fd6:	f8d9 3000 	ldr.w	r3, [r9]
 8004fda:	fa1f fb87 	uxth.w	fp, r7
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	fb0a 330b 	mla	r3, sl, fp, r3
 8004fe4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8004fe8:	f8d9 7000 	ldr.w	r7, [r9]
 8004fec:	4463      	add	r3, ip
 8004fee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004ff2:	fb0a c70b 	mla	r7, sl, fp, ip
 8004ff6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005000:	4572      	cmp	r2, lr
 8005002:	f849 3b04 	str.w	r3, [r9], #4
 8005006:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800500a:	d8e2      	bhi.n	8004fd2 <__multiply+0xb2>
 800500c:	9b01      	ldr	r3, [sp, #4]
 800500e:	f845 c003 	str.w	ip, [r5, r3]
 8005012:	9b03      	ldr	r3, [sp, #12]
 8005014:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005018:	3104      	adds	r1, #4
 800501a:	f1b9 0f00 	cmp.w	r9, #0
 800501e:	d021      	beq.n	8005064 <__multiply+0x144>
 8005020:	682b      	ldr	r3, [r5, #0]
 8005022:	f104 0c14 	add.w	ip, r4, #20
 8005026:	46ae      	mov	lr, r5
 8005028:	f04f 0a00 	mov.w	sl, #0
 800502c:	f8bc b000 	ldrh.w	fp, [ip]
 8005030:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005034:	fb09 770b 	mla	r7, r9, fp, r7
 8005038:	4457      	add	r7, sl
 800503a:	b29b      	uxth	r3, r3
 800503c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005040:	f84e 3b04 	str.w	r3, [lr], #4
 8005044:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005048:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800504c:	f8be 3000 	ldrh.w	r3, [lr]
 8005050:	fb09 330a 	mla	r3, r9, sl, r3
 8005054:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005058:	4562      	cmp	r2, ip
 800505a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800505e:	d8e5      	bhi.n	800502c <__multiply+0x10c>
 8005060:	9f01      	ldr	r7, [sp, #4]
 8005062:	51eb      	str	r3, [r5, r7]
 8005064:	3504      	adds	r5, #4
 8005066:	e799      	b.n	8004f9c <__multiply+0x7c>
 8005068:	3e01      	subs	r6, #1
 800506a:	e79b      	b.n	8004fa4 <__multiply+0x84>
 800506c:	080075c7 	.word	0x080075c7
 8005070:	080075d8 	.word	0x080075d8

08005074 <__pow5mult>:
 8005074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005078:	4615      	mov	r5, r2
 800507a:	f012 0203 	ands.w	r2, r2, #3
 800507e:	4607      	mov	r7, r0
 8005080:	460e      	mov	r6, r1
 8005082:	d007      	beq.n	8005094 <__pow5mult+0x20>
 8005084:	4c25      	ldr	r4, [pc, #148]	@ (800511c <__pow5mult+0xa8>)
 8005086:	3a01      	subs	r2, #1
 8005088:	2300      	movs	r3, #0
 800508a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800508e:	f7ff fe55 	bl	8004d3c <__multadd>
 8005092:	4606      	mov	r6, r0
 8005094:	10ad      	asrs	r5, r5, #2
 8005096:	d03d      	beq.n	8005114 <__pow5mult+0xa0>
 8005098:	69fc      	ldr	r4, [r7, #28]
 800509a:	b97c      	cbnz	r4, 80050bc <__pow5mult+0x48>
 800509c:	2010      	movs	r0, #16
 800509e:	f7ff fd35 	bl	8004b0c <malloc>
 80050a2:	4602      	mov	r2, r0
 80050a4:	61f8      	str	r0, [r7, #28]
 80050a6:	b928      	cbnz	r0, 80050b4 <__pow5mult+0x40>
 80050a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005120 <__pow5mult+0xac>)
 80050aa:	481e      	ldr	r0, [pc, #120]	@ (8005124 <__pow5mult+0xb0>)
 80050ac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80050b0:	f7fe fe78 	bl	8003da4 <__assert_func>
 80050b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80050b8:	6004      	str	r4, [r0, #0]
 80050ba:	60c4      	str	r4, [r0, #12]
 80050bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80050c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80050c4:	b94c      	cbnz	r4, 80050da <__pow5mult+0x66>
 80050c6:	f240 2171 	movw	r1, #625	@ 0x271
 80050ca:	4638      	mov	r0, r7
 80050cc:	f7ff ff12 	bl	8004ef4 <__i2b>
 80050d0:	2300      	movs	r3, #0
 80050d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80050d6:	4604      	mov	r4, r0
 80050d8:	6003      	str	r3, [r0, #0]
 80050da:	f04f 0900 	mov.w	r9, #0
 80050de:	07eb      	lsls	r3, r5, #31
 80050e0:	d50a      	bpl.n	80050f8 <__pow5mult+0x84>
 80050e2:	4631      	mov	r1, r6
 80050e4:	4622      	mov	r2, r4
 80050e6:	4638      	mov	r0, r7
 80050e8:	f7ff ff1a 	bl	8004f20 <__multiply>
 80050ec:	4631      	mov	r1, r6
 80050ee:	4680      	mov	r8, r0
 80050f0:	4638      	mov	r0, r7
 80050f2:	f7ff fe01 	bl	8004cf8 <_Bfree>
 80050f6:	4646      	mov	r6, r8
 80050f8:	106d      	asrs	r5, r5, #1
 80050fa:	d00b      	beq.n	8005114 <__pow5mult+0xa0>
 80050fc:	6820      	ldr	r0, [r4, #0]
 80050fe:	b938      	cbnz	r0, 8005110 <__pow5mult+0x9c>
 8005100:	4622      	mov	r2, r4
 8005102:	4621      	mov	r1, r4
 8005104:	4638      	mov	r0, r7
 8005106:	f7ff ff0b 	bl	8004f20 <__multiply>
 800510a:	6020      	str	r0, [r4, #0]
 800510c:	f8c0 9000 	str.w	r9, [r0]
 8005110:	4604      	mov	r4, r0
 8005112:	e7e4      	b.n	80050de <__pow5mult+0x6a>
 8005114:	4630      	mov	r0, r6
 8005116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800511a:	bf00      	nop
 800511c:	08007634 	.word	0x08007634
 8005120:	080074b5 	.word	0x080074b5
 8005124:	080075d8 	.word	0x080075d8

08005128 <__lshift>:
 8005128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800512c:	460c      	mov	r4, r1
 800512e:	6849      	ldr	r1, [r1, #4]
 8005130:	6923      	ldr	r3, [r4, #16]
 8005132:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005136:	68a3      	ldr	r3, [r4, #8]
 8005138:	4607      	mov	r7, r0
 800513a:	4691      	mov	r9, r2
 800513c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005140:	f108 0601 	add.w	r6, r8, #1
 8005144:	42b3      	cmp	r3, r6
 8005146:	db0b      	blt.n	8005160 <__lshift+0x38>
 8005148:	4638      	mov	r0, r7
 800514a:	f7ff fd95 	bl	8004c78 <_Balloc>
 800514e:	4605      	mov	r5, r0
 8005150:	b948      	cbnz	r0, 8005166 <__lshift+0x3e>
 8005152:	4602      	mov	r2, r0
 8005154:	4b28      	ldr	r3, [pc, #160]	@ (80051f8 <__lshift+0xd0>)
 8005156:	4829      	ldr	r0, [pc, #164]	@ (80051fc <__lshift+0xd4>)
 8005158:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800515c:	f7fe fe22 	bl	8003da4 <__assert_func>
 8005160:	3101      	adds	r1, #1
 8005162:	005b      	lsls	r3, r3, #1
 8005164:	e7ee      	b.n	8005144 <__lshift+0x1c>
 8005166:	2300      	movs	r3, #0
 8005168:	f100 0114 	add.w	r1, r0, #20
 800516c:	f100 0210 	add.w	r2, r0, #16
 8005170:	4618      	mov	r0, r3
 8005172:	4553      	cmp	r3, sl
 8005174:	db33      	blt.n	80051de <__lshift+0xb6>
 8005176:	6920      	ldr	r0, [r4, #16]
 8005178:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800517c:	f104 0314 	add.w	r3, r4, #20
 8005180:	f019 091f 	ands.w	r9, r9, #31
 8005184:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005188:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800518c:	d02b      	beq.n	80051e6 <__lshift+0xbe>
 800518e:	f1c9 0e20 	rsb	lr, r9, #32
 8005192:	468a      	mov	sl, r1
 8005194:	2200      	movs	r2, #0
 8005196:	6818      	ldr	r0, [r3, #0]
 8005198:	fa00 f009 	lsl.w	r0, r0, r9
 800519c:	4310      	orrs	r0, r2
 800519e:	f84a 0b04 	str.w	r0, [sl], #4
 80051a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80051a6:	459c      	cmp	ip, r3
 80051a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80051ac:	d8f3      	bhi.n	8005196 <__lshift+0x6e>
 80051ae:	ebac 0304 	sub.w	r3, ip, r4
 80051b2:	3b15      	subs	r3, #21
 80051b4:	f023 0303 	bic.w	r3, r3, #3
 80051b8:	3304      	adds	r3, #4
 80051ba:	f104 0015 	add.w	r0, r4, #21
 80051be:	4584      	cmp	ip, r0
 80051c0:	bf38      	it	cc
 80051c2:	2304      	movcc	r3, #4
 80051c4:	50ca      	str	r2, [r1, r3]
 80051c6:	b10a      	cbz	r2, 80051cc <__lshift+0xa4>
 80051c8:	f108 0602 	add.w	r6, r8, #2
 80051cc:	3e01      	subs	r6, #1
 80051ce:	4638      	mov	r0, r7
 80051d0:	612e      	str	r6, [r5, #16]
 80051d2:	4621      	mov	r1, r4
 80051d4:	f7ff fd90 	bl	8004cf8 <_Bfree>
 80051d8:	4628      	mov	r0, r5
 80051da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051de:	f842 0f04 	str.w	r0, [r2, #4]!
 80051e2:	3301      	adds	r3, #1
 80051e4:	e7c5      	b.n	8005172 <__lshift+0x4a>
 80051e6:	3904      	subs	r1, #4
 80051e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80051ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80051f0:	459c      	cmp	ip, r3
 80051f2:	d8f9      	bhi.n	80051e8 <__lshift+0xc0>
 80051f4:	e7ea      	b.n	80051cc <__lshift+0xa4>
 80051f6:	bf00      	nop
 80051f8:	080075c7 	.word	0x080075c7
 80051fc:	080075d8 	.word	0x080075d8

08005200 <__mcmp>:
 8005200:	690a      	ldr	r2, [r1, #16]
 8005202:	4603      	mov	r3, r0
 8005204:	6900      	ldr	r0, [r0, #16]
 8005206:	1a80      	subs	r0, r0, r2
 8005208:	b530      	push	{r4, r5, lr}
 800520a:	d10e      	bne.n	800522a <__mcmp+0x2a>
 800520c:	3314      	adds	r3, #20
 800520e:	3114      	adds	r1, #20
 8005210:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005214:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005218:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800521c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005220:	4295      	cmp	r5, r2
 8005222:	d003      	beq.n	800522c <__mcmp+0x2c>
 8005224:	d205      	bcs.n	8005232 <__mcmp+0x32>
 8005226:	f04f 30ff 	mov.w	r0, #4294967295
 800522a:	bd30      	pop	{r4, r5, pc}
 800522c:	42a3      	cmp	r3, r4
 800522e:	d3f3      	bcc.n	8005218 <__mcmp+0x18>
 8005230:	e7fb      	b.n	800522a <__mcmp+0x2a>
 8005232:	2001      	movs	r0, #1
 8005234:	e7f9      	b.n	800522a <__mcmp+0x2a>
	...

08005238 <__mdiff>:
 8005238:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800523c:	4689      	mov	r9, r1
 800523e:	4606      	mov	r6, r0
 8005240:	4611      	mov	r1, r2
 8005242:	4648      	mov	r0, r9
 8005244:	4614      	mov	r4, r2
 8005246:	f7ff ffdb 	bl	8005200 <__mcmp>
 800524a:	1e05      	subs	r5, r0, #0
 800524c:	d112      	bne.n	8005274 <__mdiff+0x3c>
 800524e:	4629      	mov	r1, r5
 8005250:	4630      	mov	r0, r6
 8005252:	f7ff fd11 	bl	8004c78 <_Balloc>
 8005256:	4602      	mov	r2, r0
 8005258:	b928      	cbnz	r0, 8005266 <__mdiff+0x2e>
 800525a:	4b3f      	ldr	r3, [pc, #252]	@ (8005358 <__mdiff+0x120>)
 800525c:	f240 2137 	movw	r1, #567	@ 0x237
 8005260:	483e      	ldr	r0, [pc, #248]	@ (800535c <__mdiff+0x124>)
 8005262:	f7fe fd9f 	bl	8003da4 <__assert_func>
 8005266:	2301      	movs	r3, #1
 8005268:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800526c:	4610      	mov	r0, r2
 800526e:	b003      	add	sp, #12
 8005270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005274:	bfbc      	itt	lt
 8005276:	464b      	movlt	r3, r9
 8005278:	46a1      	movlt	r9, r4
 800527a:	4630      	mov	r0, r6
 800527c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005280:	bfba      	itte	lt
 8005282:	461c      	movlt	r4, r3
 8005284:	2501      	movlt	r5, #1
 8005286:	2500      	movge	r5, #0
 8005288:	f7ff fcf6 	bl	8004c78 <_Balloc>
 800528c:	4602      	mov	r2, r0
 800528e:	b918      	cbnz	r0, 8005298 <__mdiff+0x60>
 8005290:	4b31      	ldr	r3, [pc, #196]	@ (8005358 <__mdiff+0x120>)
 8005292:	f240 2145 	movw	r1, #581	@ 0x245
 8005296:	e7e3      	b.n	8005260 <__mdiff+0x28>
 8005298:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800529c:	6926      	ldr	r6, [r4, #16]
 800529e:	60c5      	str	r5, [r0, #12]
 80052a0:	f109 0310 	add.w	r3, r9, #16
 80052a4:	f109 0514 	add.w	r5, r9, #20
 80052a8:	f104 0e14 	add.w	lr, r4, #20
 80052ac:	f100 0b14 	add.w	fp, r0, #20
 80052b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80052b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80052b8:	9301      	str	r3, [sp, #4]
 80052ba:	46d9      	mov	r9, fp
 80052bc:	f04f 0c00 	mov.w	ip, #0
 80052c0:	9b01      	ldr	r3, [sp, #4]
 80052c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80052c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80052ca:	9301      	str	r3, [sp, #4]
 80052cc:	fa1f f38a 	uxth.w	r3, sl
 80052d0:	4619      	mov	r1, r3
 80052d2:	b283      	uxth	r3, r0
 80052d4:	1acb      	subs	r3, r1, r3
 80052d6:	0c00      	lsrs	r0, r0, #16
 80052d8:	4463      	add	r3, ip
 80052da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80052de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80052e8:	4576      	cmp	r6, lr
 80052ea:	f849 3b04 	str.w	r3, [r9], #4
 80052ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80052f2:	d8e5      	bhi.n	80052c0 <__mdiff+0x88>
 80052f4:	1b33      	subs	r3, r6, r4
 80052f6:	3b15      	subs	r3, #21
 80052f8:	f023 0303 	bic.w	r3, r3, #3
 80052fc:	3415      	adds	r4, #21
 80052fe:	3304      	adds	r3, #4
 8005300:	42a6      	cmp	r6, r4
 8005302:	bf38      	it	cc
 8005304:	2304      	movcc	r3, #4
 8005306:	441d      	add	r5, r3
 8005308:	445b      	add	r3, fp
 800530a:	461e      	mov	r6, r3
 800530c:	462c      	mov	r4, r5
 800530e:	4544      	cmp	r4, r8
 8005310:	d30e      	bcc.n	8005330 <__mdiff+0xf8>
 8005312:	f108 0103 	add.w	r1, r8, #3
 8005316:	1b49      	subs	r1, r1, r5
 8005318:	f021 0103 	bic.w	r1, r1, #3
 800531c:	3d03      	subs	r5, #3
 800531e:	45a8      	cmp	r8, r5
 8005320:	bf38      	it	cc
 8005322:	2100      	movcc	r1, #0
 8005324:	440b      	add	r3, r1
 8005326:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800532a:	b191      	cbz	r1, 8005352 <__mdiff+0x11a>
 800532c:	6117      	str	r7, [r2, #16]
 800532e:	e79d      	b.n	800526c <__mdiff+0x34>
 8005330:	f854 1b04 	ldr.w	r1, [r4], #4
 8005334:	46e6      	mov	lr, ip
 8005336:	0c08      	lsrs	r0, r1, #16
 8005338:	fa1c fc81 	uxtah	ip, ip, r1
 800533c:	4471      	add	r1, lr
 800533e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005342:	b289      	uxth	r1, r1
 8005344:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005348:	f846 1b04 	str.w	r1, [r6], #4
 800534c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005350:	e7dd      	b.n	800530e <__mdiff+0xd6>
 8005352:	3f01      	subs	r7, #1
 8005354:	e7e7      	b.n	8005326 <__mdiff+0xee>
 8005356:	bf00      	nop
 8005358:	080075c7 	.word	0x080075c7
 800535c:	080075d8 	.word	0x080075d8

08005360 <__ulp>:
 8005360:	b082      	sub	sp, #8
 8005362:	ed8d 0b00 	vstr	d0, [sp]
 8005366:	9a01      	ldr	r2, [sp, #4]
 8005368:	4b0f      	ldr	r3, [pc, #60]	@ (80053a8 <__ulp+0x48>)
 800536a:	4013      	ands	r3, r2
 800536c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8005370:	2b00      	cmp	r3, #0
 8005372:	dc08      	bgt.n	8005386 <__ulp+0x26>
 8005374:	425b      	negs	r3, r3
 8005376:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800537a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800537e:	da04      	bge.n	800538a <__ulp+0x2a>
 8005380:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005384:	4113      	asrs	r3, r2
 8005386:	2200      	movs	r2, #0
 8005388:	e008      	b.n	800539c <__ulp+0x3c>
 800538a:	f1a2 0314 	sub.w	r3, r2, #20
 800538e:	2b1e      	cmp	r3, #30
 8005390:	bfda      	itte	le
 8005392:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8005396:	40da      	lsrle	r2, r3
 8005398:	2201      	movgt	r2, #1
 800539a:	2300      	movs	r3, #0
 800539c:	4619      	mov	r1, r3
 800539e:	4610      	mov	r0, r2
 80053a0:	ec41 0b10 	vmov	d0, r0, r1
 80053a4:	b002      	add	sp, #8
 80053a6:	4770      	bx	lr
 80053a8:	7ff00000 	.word	0x7ff00000

080053ac <__b2d>:
 80053ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053b0:	6906      	ldr	r6, [r0, #16]
 80053b2:	f100 0814 	add.w	r8, r0, #20
 80053b6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80053ba:	1f37      	subs	r7, r6, #4
 80053bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80053c0:	4610      	mov	r0, r2
 80053c2:	f7ff fd4b 	bl	8004e5c <__hi0bits>
 80053c6:	f1c0 0320 	rsb	r3, r0, #32
 80053ca:	280a      	cmp	r0, #10
 80053cc:	600b      	str	r3, [r1, #0]
 80053ce:	491b      	ldr	r1, [pc, #108]	@ (800543c <__b2d+0x90>)
 80053d0:	dc15      	bgt.n	80053fe <__b2d+0x52>
 80053d2:	f1c0 0c0b 	rsb	ip, r0, #11
 80053d6:	fa22 f30c 	lsr.w	r3, r2, ip
 80053da:	45b8      	cmp	r8, r7
 80053dc:	ea43 0501 	orr.w	r5, r3, r1
 80053e0:	bf34      	ite	cc
 80053e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80053e6:	2300      	movcs	r3, #0
 80053e8:	3015      	adds	r0, #21
 80053ea:	fa02 f000 	lsl.w	r0, r2, r0
 80053ee:	fa23 f30c 	lsr.w	r3, r3, ip
 80053f2:	4303      	orrs	r3, r0
 80053f4:	461c      	mov	r4, r3
 80053f6:	ec45 4b10 	vmov	d0, r4, r5
 80053fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053fe:	45b8      	cmp	r8, r7
 8005400:	bf3a      	itte	cc
 8005402:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8005406:	f1a6 0708 	subcc.w	r7, r6, #8
 800540a:	2300      	movcs	r3, #0
 800540c:	380b      	subs	r0, #11
 800540e:	d012      	beq.n	8005436 <__b2d+0x8a>
 8005410:	f1c0 0120 	rsb	r1, r0, #32
 8005414:	fa23 f401 	lsr.w	r4, r3, r1
 8005418:	4082      	lsls	r2, r0
 800541a:	4322      	orrs	r2, r4
 800541c:	4547      	cmp	r7, r8
 800541e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8005422:	bf8c      	ite	hi
 8005424:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8005428:	2200      	movls	r2, #0
 800542a:	4083      	lsls	r3, r0
 800542c:	40ca      	lsrs	r2, r1
 800542e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8005432:	4313      	orrs	r3, r2
 8005434:	e7de      	b.n	80053f4 <__b2d+0x48>
 8005436:	ea42 0501 	orr.w	r5, r2, r1
 800543a:	e7db      	b.n	80053f4 <__b2d+0x48>
 800543c:	3ff00000 	.word	0x3ff00000

08005440 <__d2b>:
 8005440:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005444:	460f      	mov	r7, r1
 8005446:	2101      	movs	r1, #1
 8005448:	ec59 8b10 	vmov	r8, r9, d0
 800544c:	4616      	mov	r6, r2
 800544e:	f7ff fc13 	bl	8004c78 <_Balloc>
 8005452:	4604      	mov	r4, r0
 8005454:	b930      	cbnz	r0, 8005464 <__d2b+0x24>
 8005456:	4602      	mov	r2, r0
 8005458:	4b23      	ldr	r3, [pc, #140]	@ (80054e8 <__d2b+0xa8>)
 800545a:	4824      	ldr	r0, [pc, #144]	@ (80054ec <__d2b+0xac>)
 800545c:	f240 310f 	movw	r1, #783	@ 0x30f
 8005460:	f7fe fca0 	bl	8003da4 <__assert_func>
 8005464:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005468:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800546c:	b10d      	cbz	r5, 8005472 <__d2b+0x32>
 800546e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005472:	9301      	str	r3, [sp, #4]
 8005474:	f1b8 0300 	subs.w	r3, r8, #0
 8005478:	d023      	beq.n	80054c2 <__d2b+0x82>
 800547a:	4668      	mov	r0, sp
 800547c:	9300      	str	r3, [sp, #0]
 800547e:	f7ff fd0c 	bl	8004e9a <__lo0bits>
 8005482:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005486:	b1d0      	cbz	r0, 80054be <__d2b+0x7e>
 8005488:	f1c0 0320 	rsb	r3, r0, #32
 800548c:	fa02 f303 	lsl.w	r3, r2, r3
 8005490:	430b      	orrs	r3, r1
 8005492:	40c2      	lsrs	r2, r0
 8005494:	6163      	str	r3, [r4, #20]
 8005496:	9201      	str	r2, [sp, #4]
 8005498:	9b01      	ldr	r3, [sp, #4]
 800549a:	61a3      	str	r3, [r4, #24]
 800549c:	2b00      	cmp	r3, #0
 800549e:	bf0c      	ite	eq
 80054a0:	2201      	moveq	r2, #1
 80054a2:	2202      	movne	r2, #2
 80054a4:	6122      	str	r2, [r4, #16]
 80054a6:	b1a5      	cbz	r5, 80054d2 <__d2b+0x92>
 80054a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80054ac:	4405      	add	r5, r0
 80054ae:	603d      	str	r5, [r7, #0]
 80054b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80054b4:	6030      	str	r0, [r6, #0]
 80054b6:	4620      	mov	r0, r4
 80054b8:	b003      	add	sp, #12
 80054ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80054be:	6161      	str	r1, [r4, #20]
 80054c0:	e7ea      	b.n	8005498 <__d2b+0x58>
 80054c2:	a801      	add	r0, sp, #4
 80054c4:	f7ff fce9 	bl	8004e9a <__lo0bits>
 80054c8:	9b01      	ldr	r3, [sp, #4]
 80054ca:	6163      	str	r3, [r4, #20]
 80054cc:	3020      	adds	r0, #32
 80054ce:	2201      	movs	r2, #1
 80054d0:	e7e8      	b.n	80054a4 <__d2b+0x64>
 80054d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80054d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80054da:	6038      	str	r0, [r7, #0]
 80054dc:	6918      	ldr	r0, [r3, #16]
 80054de:	f7ff fcbd 	bl	8004e5c <__hi0bits>
 80054e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80054e6:	e7e5      	b.n	80054b4 <__d2b+0x74>
 80054e8:	080075c7 	.word	0x080075c7
 80054ec:	080075d8 	.word	0x080075d8

080054f0 <__ratio>:
 80054f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f4:	b085      	sub	sp, #20
 80054f6:	e9cd 1000 	strd	r1, r0, [sp]
 80054fa:	a902      	add	r1, sp, #8
 80054fc:	f7ff ff56 	bl	80053ac <__b2d>
 8005500:	9800      	ldr	r0, [sp, #0]
 8005502:	a903      	add	r1, sp, #12
 8005504:	ec55 4b10 	vmov	r4, r5, d0
 8005508:	f7ff ff50 	bl	80053ac <__b2d>
 800550c:	9b01      	ldr	r3, [sp, #4]
 800550e:	6919      	ldr	r1, [r3, #16]
 8005510:	9b00      	ldr	r3, [sp, #0]
 8005512:	691b      	ldr	r3, [r3, #16]
 8005514:	1ac9      	subs	r1, r1, r3
 8005516:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800551a:	1a9b      	subs	r3, r3, r2
 800551c:	ec5b ab10 	vmov	sl, fp, d0
 8005520:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8005524:	2b00      	cmp	r3, #0
 8005526:	bfce      	itee	gt
 8005528:	462a      	movgt	r2, r5
 800552a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800552e:	465a      	movle	r2, fp
 8005530:	462f      	mov	r7, r5
 8005532:	46d9      	mov	r9, fp
 8005534:	bfcc      	ite	gt
 8005536:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800553a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800553e:	464b      	mov	r3, r9
 8005540:	4652      	mov	r2, sl
 8005542:	4620      	mov	r0, r4
 8005544:	4639      	mov	r1, r7
 8005546:	f7fb f999 	bl	800087c <__aeabi_ddiv>
 800554a:	ec41 0b10 	vmov	d0, r0, r1
 800554e:	b005      	add	sp, #20
 8005550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005554 <__copybits>:
 8005554:	3901      	subs	r1, #1
 8005556:	b570      	push	{r4, r5, r6, lr}
 8005558:	1149      	asrs	r1, r1, #5
 800555a:	6914      	ldr	r4, [r2, #16]
 800555c:	3101      	adds	r1, #1
 800555e:	f102 0314 	add.w	r3, r2, #20
 8005562:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005566:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800556a:	1f05      	subs	r5, r0, #4
 800556c:	42a3      	cmp	r3, r4
 800556e:	d30c      	bcc.n	800558a <__copybits+0x36>
 8005570:	1aa3      	subs	r3, r4, r2
 8005572:	3b11      	subs	r3, #17
 8005574:	f023 0303 	bic.w	r3, r3, #3
 8005578:	3211      	adds	r2, #17
 800557a:	42a2      	cmp	r2, r4
 800557c:	bf88      	it	hi
 800557e:	2300      	movhi	r3, #0
 8005580:	4418      	add	r0, r3
 8005582:	2300      	movs	r3, #0
 8005584:	4288      	cmp	r0, r1
 8005586:	d305      	bcc.n	8005594 <__copybits+0x40>
 8005588:	bd70      	pop	{r4, r5, r6, pc}
 800558a:	f853 6b04 	ldr.w	r6, [r3], #4
 800558e:	f845 6f04 	str.w	r6, [r5, #4]!
 8005592:	e7eb      	b.n	800556c <__copybits+0x18>
 8005594:	f840 3b04 	str.w	r3, [r0], #4
 8005598:	e7f4      	b.n	8005584 <__copybits+0x30>

0800559a <__any_on>:
 800559a:	f100 0214 	add.w	r2, r0, #20
 800559e:	6900      	ldr	r0, [r0, #16]
 80055a0:	114b      	asrs	r3, r1, #5
 80055a2:	4298      	cmp	r0, r3
 80055a4:	b510      	push	{r4, lr}
 80055a6:	db11      	blt.n	80055cc <__any_on+0x32>
 80055a8:	dd0a      	ble.n	80055c0 <__any_on+0x26>
 80055aa:	f011 011f 	ands.w	r1, r1, #31
 80055ae:	d007      	beq.n	80055c0 <__any_on+0x26>
 80055b0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80055b4:	fa24 f001 	lsr.w	r0, r4, r1
 80055b8:	fa00 f101 	lsl.w	r1, r0, r1
 80055bc:	428c      	cmp	r4, r1
 80055be:	d10b      	bne.n	80055d8 <__any_on+0x3e>
 80055c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d803      	bhi.n	80055d0 <__any_on+0x36>
 80055c8:	2000      	movs	r0, #0
 80055ca:	bd10      	pop	{r4, pc}
 80055cc:	4603      	mov	r3, r0
 80055ce:	e7f7      	b.n	80055c0 <__any_on+0x26>
 80055d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80055d4:	2900      	cmp	r1, #0
 80055d6:	d0f5      	beq.n	80055c4 <__any_on+0x2a>
 80055d8:	2001      	movs	r0, #1
 80055da:	e7f6      	b.n	80055ca <__any_on+0x30>

080055dc <sulp>:
 80055dc:	b570      	push	{r4, r5, r6, lr}
 80055de:	4604      	mov	r4, r0
 80055e0:	460d      	mov	r5, r1
 80055e2:	ec45 4b10 	vmov	d0, r4, r5
 80055e6:	4616      	mov	r6, r2
 80055e8:	f7ff feba 	bl	8005360 <__ulp>
 80055ec:	ec51 0b10 	vmov	r0, r1, d0
 80055f0:	b17e      	cbz	r6, 8005612 <sulp+0x36>
 80055f2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80055f6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	dd09      	ble.n	8005612 <sulp+0x36>
 80055fe:	051b      	lsls	r3, r3, #20
 8005600:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005604:	2400      	movs	r4, #0
 8005606:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800560a:	4622      	mov	r2, r4
 800560c:	462b      	mov	r3, r5
 800560e:	f7fb f80b 	bl	8000628 <__aeabi_dmul>
 8005612:	ec41 0b10 	vmov	d0, r0, r1
 8005616:	bd70      	pop	{r4, r5, r6, pc}

08005618 <_strtod_l>:
 8005618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800561c:	b09f      	sub	sp, #124	@ 0x7c
 800561e:	460c      	mov	r4, r1
 8005620:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005622:	2200      	movs	r2, #0
 8005624:	921a      	str	r2, [sp, #104]	@ 0x68
 8005626:	9005      	str	r0, [sp, #20]
 8005628:	f04f 0a00 	mov.w	sl, #0
 800562c:	f04f 0b00 	mov.w	fp, #0
 8005630:	460a      	mov	r2, r1
 8005632:	9219      	str	r2, [sp, #100]	@ 0x64
 8005634:	7811      	ldrb	r1, [r2, #0]
 8005636:	292b      	cmp	r1, #43	@ 0x2b
 8005638:	d04a      	beq.n	80056d0 <_strtod_l+0xb8>
 800563a:	d838      	bhi.n	80056ae <_strtod_l+0x96>
 800563c:	290d      	cmp	r1, #13
 800563e:	d832      	bhi.n	80056a6 <_strtod_l+0x8e>
 8005640:	2908      	cmp	r1, #8
 8005642:	d832      	bhi.n	80056aa <_strtod_l+0x92>
 8005644:	2900      	cmp	r1, #0
 8005646:	d03b      	beq.n	80056c0 <_strtod_l+0xa8>
 8005648:	2200      	movs	r2, #0
 800564a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800564c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800564e:	782a      	ldrb	r2, [r5, #0]
 8005650:	2a30      	cmp	r2, #48	@ 0x30
 8005652:	f040 80b3 	bne.w	80057bc <_strtod_l+0x1a4>
 8005656:	786a      	ldrb	r2, [r5, #1]
 8005658:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800565c:	2a58      	cmp	r2, #88	@ 0x58
 800565e:	d16e      	bne.n	800573e <_strtod_l+0x126>
 8005660:	9302      	str	r3, [sp, #8]
 8005662:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005664:	9301      	str	r3, [sp, #4]
 8005666:	ab1a      	add	r3, sp, #104	@ 0x68
 8005668:	9300      	str	r3, [sp, #0]
 800566a:	4a8e      	ldr	r2, [pc, #568]	@ (80058a4 <_strtod_l+0x28c>)
 800566c:	9805      	ldr	r0, [sp, #20]
 800566e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005670:	a919      	add	r1, sp, #100	@ 0x64
 8005672:	f001 faeb 	bl	8006c4c <__gethex>
 8005676:	f010 060f 	ands.w	r6, r0, #15
 800567a:	4604      	mov	r4, r0
 800567c:	d005      	beq.n	800568a <_strtod_l+0x72>
 800567e:	2e06      	cmp	r6, #6
 8005680:	d128      	bne.n	80056d4 <_strtod_l+0xbc>
 8005682:	3501      	adds	r5, #1
 8005684:	2300      	movs	r3, #0
 8005686:	9519      	str	r5, [sp, #100]	@ 0x64
 8005688:	930b      	str	r3, [sp, #44]	@ 0x2c
 800568a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800568c:	2b00      	cmp	r3, #0
 800568e:	f040 858e 	bne.w	80061ae <_strtod_l+0xb96>
 8005692:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005694:	b1cb      	cbz	r3, 80056ca <_strtod_l+0xb2>
 8005696:	4652      	mov	r2, sl
 8005698:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800569c:	ec43 2b10 	vmov	d0, r2, r3
 80056a0:	b01f      	add	sp, #124	@ 0x7c
 80056a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056a6:	2920      	cmp	r1, #32
 80056a8:	d1ce      	bne.n	8005648 <_strtod_l+0x30>
 80056aa:	3201      	adds	r2, #1
 80056ac:	e7c1      	b.n	8005632 <_strtod_l+0x1a>
 80056ae:	292d      	cmp	r1, #45	@ 0x2d
 80056b0:	d1ca      	bne.n	8005648 <_strtod_l+0x30>
 80056b2:	2101      	movs	r1, #1
 80056b4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80056b6:	1c51      	adds	r1, r2, #1
 80056b8:	9119      	str	r1, [sp, #100]	@ 0x64
 80056ba:	7852      	ldrb	r2, [r2, #1]
 80056bc:	2a00      	cmp	r2, #0
 80056be:	d1c5      	bne.n	800564c <_strtod_l+0x34>
 80056c0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80056c2:	9419      	str	r4, [sp, #100]	@ 0x64
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	f040 8570 	bne.w	80061aa <_strtod_l+0xb92>
 80056ca:	4652      	mov	r2, sl
 80056cc:	465b      	mov	r3, fp
 80056ce:	e7e5      	b.n	800569c <_strtod_l+0x84>
 80056d0:	2100      	movs	r1, #0
 80056d2:	e7ef      	b.n	80056b4 <_strtod_l+0x9c>
 80056d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80056d6:	b13a      	cbz	r2, 80056e8 <_strtod_l+0xd0>
 80056d8:	2135      	movs	r1, #53	@ 0x35
 80056da:	a81c      	add	r0, sp, #112	@ 0x70
 80056dc:	f7ff ff3a 	bl	8005554 <__copybits>
 80056e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80056e2:	9805      	ldr	r0, [sp, #20]
 80056e4:	f7ff fb08 	bl	8004cf8 <_Bfree>
 80056e8:	3e01      	subs	r6, #1
 80056ea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80056ec:	2e04      	cmp	r6, #4
 80056ee:	d806      	bhi.n	80056fe <_strtod_l+0xe6>
 80056f0:	e8df f006 	tbb	[pc, r6]
 80056f4:	201d0314 	.word	0x201d0314
 80056f8:	14          	.byte	0x14
 80056f9:	00          	.byte	0x00
 80056fa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80056fe:	05e1      	lsls	r1, r4, #23
 8005700:	bf48      	it	mi
 8005702:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005706:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800570a:	0d1b      	lsrs	r3, r3, #20
 800570c:	051b      	lsls	r3, r3, #20
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1bb      	bne.n	800568a <_strtod_l+0x72>
 8005712:	f7fe fb05 	bl	8003d20 <__errno>
 8005716:	2322      	movs	r3, #34	@ 0x22
 8005718:	6003      	str	r3, [r0, #0]
 800571a:	e7b6      	b.n	800568a <_strtod_l+0x72>
 800571c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005720:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005724:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005728:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800572c:	e7e7      	b.n	80056fe <_strtod_l+0xe6>
 800572e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80058ac <_strtod_l+0x294>
 8005732:	e7e4      	b.n	80056fe <_strtod_l+0xe6>
 8005734:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005738:	f04f 3aff 	mov.w	sl, #4294967295
 800573c:	e7df      	b.n	80056fe <_strtod_l+0xe6>
 800573e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005740:	1c5a      	adds	r2, r3, #1
 8005742:	9219      	str	r2, [sp, #100]	@ 0x64
 8005744:	785b      	ldrb	r3, [r3, #1]
 8005746:	2b30      	cmp	r3, #48	@ 0x30
 8005748:	d0f9      	beq.n	800573e <_strtod_l+0x126>
 800574a:	2b00      	cmp	r3, #0
 800574c:	d09d      	beq.n	800568a <_strtod_l+0x72>
 800574e:	2301      	movs	r3, #1
 8005750:	9309      	str	r3, [sp, #36]	@ 0x24
 8005752:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005754:	930c      	str	r3, [sp, #48]	@ 0x30
 8005756:	2300      	movs	r3, #0
 8005758:	9308      	str	r3, [sp, #32]
 800575a:	930a      	str	r3, [sp, #40]	@ 0x28
 800575c:	461f      	mov	r7, r3
 800575e:	220a      	movs	r2, #10
 8005760:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005762:	7805      	ldrb	r5, [r0, #0]
 8005764:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005768:	b2d9      	uxtb	r1, r3
 800576a:	2909      	cmp	r1, #9
 800576c:	d928      	bls.n	80057c0 <_strtod_l+0x1a8>
 800576e:	494e      	ldr	r1, [pc, #312]	@ (80058a8 <_strtod_l+0x290>)
 8005770:	2201      	movs	r2, #1
 8005772:	f001 f9bd 	bl	8006af0 <strncmp>
 8005776:	2800      	cmp	r0, #0
 8005778:	d032      	beq.n	80057e0 <_strtod_l+0x1c8>
 800577a:	2000      	movs	r0, #0
 800577c:	462a      	mov	r2, r5
 800577e:	4681      	mov	r9, r0
 8005780:	463d      	mov	r5, r7
 8005782:	4603      	mov	r3, r0
 8005784:	2a65      	cmp	r2, #101	@ 0x65
 8005786:	d001      	beq.n	800578c <_strtod_l+0x174>
 8005788:	2a45      	cmp	r2, #69	@ 0x45
 800578a:	d114      	bne.n	80057b6 <_strtod_l+0x19e>
 800578c:	b91d      	cbnz	r5, 8005796 <_strtod_l+0x17e>
 800578e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005790:	4302      	orrs	r2, r0
 8005792:	d095      	beq.n	80056c0 <_strtod_l+0xa8>
 8005794:	2500      	movs	r5, #0
 8005796:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005798:	1c62      	adds	r2, r4, #1
 800579a:	9219      	str	r2, [sp, #100]	@ 0x64
 800579c:	7862      	ldrb	r2, [r4, #1]
 800579e:	2a2b      	cmp	r2, #43	@ 0x2b
 80057a0:	d077      	beq.n	8005892 <_strtod_l+0x27a>
 80057a2:	2a2d      	cmp	r2, #45	@ 0x2d
 80057a4:	d07b      	beq.n	800589e <_strtod_l+0x286>
 80057a6:	f04f 0c00 	mov.w	ip, #0
 80057aa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80057ae:	2909      	cmp	r1, #9
 80057b0:	f240 8082 	bls.w	80058b8 <_strtod_l+0x2a0>
 80057b4:	9419      	str	r4, [sp, #100]	@ 0x64
 80057b6:	f04f 0800 	mov.w	r8, #0
 80057ba:	e0a2      	b.n	8005902 <_strtod_l+0x2ea>
 80057bc:	2300      	movs	r3, #0
 80057be:	e7c7      	b.n	8005750 <_strtod_l+0x138>
 80057c0:	2f08      	cmp	r7, #8
 80057c2:	bfd5      	itete	le
 80057c4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80057c6:	9908      	ldrgt	r1, [sp, #32]
 80057c8:	fb02 3301 	mlale	r3, r2, r1, r3
 80057cc:	fb02 3301 	mlagt	r3, r2, r1, r3
 80057d0:	f100 0001 	add.w	r0, r0, #1
 80057d4:	bfd4      	ite	le
 80057d6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80057d8:	9308      	strgt	r3, [sp, #32]
 80057da:	3701      	adds	r7, #1
 80057dc:	9019      	str	r0, [sp, #100]	@ 0x64
 80057de:	e7bf      	b.n	8005760 <_strtod_l+0x148>
 80057e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80057e2:	1c5a      	adds	r2, r3, #1
 80057e4:	9219      	str	r2, [sp, #100]	@ 0x64
 80057e6:	785a      	ldrb	r2, [r3, #1]
 80057e8:	b37f      	cbz	r7, 800584a <_strtod_l+0x232>
 80057ea:	4681      	mov	r9, r0
 80057ec:	463d      	mov	r5, r7
 80057ee:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80057f2:	2b09      	cmp	r3, #9
 80057f4:	d912      	bls.n	800581c <_strtod_l+0x204>
 80057f6:	2301      	movs	r3, #1
 80057f8:	e7c4      	b.n	8005784 <_strtod_l+0x16c>
 80057fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80057fc:	1c5a      	adds	r2, r3, #1
 80057fe:	9219      	str	r2, [sp, #100]	@ 0x64
 8005800:	785a      	ldrb	r2, [r3, #1]
 8005802:	3001      	adds	r0, #1
 8005804:	2a30      	cmp	r2, #48	@ 0x30
 8005806:	d0f8      	beq.n	80057fa <_strtod_l+0x1e2>
 8005808:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800580c:	2b08      	cmp	r3, #8
 800580e:	f200 84d3 	bhi.w	80061b8 <_strtod_l+0xba0>
 8005812:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005814:	930c      	str	r3, [sp, #48]	@ 0x30
 8005816:	4681      	mov	r9, r0
 8005818:	2000      	movs	r0, #0
 800581a:	4605      	mov	r5, r0
 800581c:	3a30      	subs	r2, #48	@ 0x30
 800581e:	f100 0301 	add.w	r3, r0, #1
 8005822:	d02a      	beq.n	800587a <_strtod_l+0x262>
 8005824:	4499      	add	r9, r3
 8005826:	eb00 0c05 	add.w	ip, r0, r5
 800582a:	462b      	mov	r3, r5
 800582c:	210a      	movs	r1, #10
 800582e:	4563      	cmp	r3, ip
 8005830:	d10d      	bne.n	800584e <_strtod_l+0x236>
 8005832:	1c69      	adds	r1, r5, #1
 8005834:	4401      	add	r1, r0
 8005836:	4428      	add	r0, r5
 8005838:	2808      	cmp	r0, #8
 800583a:	dc16      	bgt.n	800586a <_strtod_l+0x252>
 800583c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800583e:	230a      	movs	r3, #10
 8005840:	fb03 2300 	mla	r3, r3, r0, r2
 8005844:	930a      	str	r3, [sp, #40]	@ 0x28
 8005846:	2300      	movs	r3, #0
 8005848:	e018      	b.n	800587c <_strtod_l+0x264>
 800584a:	4638      	mov	r0, r7
 800584c:	e7da      	b.n	8005804 <_strtod_l+0x1ec>
 800584e:	2b08      	cmp	r3, #8
 8005850:	f103 0301 	add.w	r3, r3, #1
 8005854:	dc03      	bgt.n	800585e <_strtod_l+0x246>
 8005856:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005858:	434e      	muls	r6, r1
 800585a:	960a      	str	r6, [sp, #40]	@ 0x28
 800585c:	e7e7      	b.n	800582e <_strtod_l+0x216>
 800585e:	2b10      	cmp	r3, #16
 8005860:	bfde      	ittt	le
 8005862:	9e08      	ldrle	r6, [sp, #32]
 8005864:	434e      	mulle	r6, r1
 8005866:	9608      	strle	r6, [sp, #32]
 8005868:	e7e1      	b.n	800582e <_strtod_l+0x216>
 800586a:	280f      	cmp	r0, #15
 800586c:	dceb      	bgt.n	8005846 <_strtod_l+0x22e>
 800586e:	9808      	ldr	r0, [sp, #32]
 8005870:	230a      	movs	r3, #10
 8005872:	fb03 2300 	mla	r3, r3, r0, r2
 8005876:	9308      	str	r3, [sp, #32]
 8005878:	e7e5      	b.n	8005846 <_strtod_l+0x22e>
 800587a:	4629      	mov	r1, r5
 800587c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800587e:	1c50      	adds	r0, r2, #1
 8005880:	9019      	str	r0, [sp, #100]	@ 0x64
 8005882:	7852      	ldrb	r2, [r2, #1]
 8005884:	4618      	mov	r0, r3
 8005886:	460d      	mov	r5, r1
 8005888:	e7b1      	b.n	80057ee <_strtod_l+0x1d6>
 800588a:	f04f 0900 	mov.w	r9, #0
 800588e:	2301      	movs	r3, #1
 8005890:	e77d      	b.n	800578e <_strtod_l+0x176>
 8005892:	f04f 0c00 	mov.w	ip, #0
 8005896:	1ca2      	adds	r2, r4, #2
 8005898:	9219      	str	r2, [sp, #100]	@ 0x64
 800589a:	78a2      	ldrb	r2, [r4, #2]
 800589c:	e785      	b.n	80057aa <_strtod_l+0x192>
 800589e:	f04f 0c01 	mov.w	ip, #1
 80058a2:	e7f8      	b.n	8005896 <_strtod_l+0x27e>
 80058a4:	08007748 	.word	0x08007748
 80058a8:	08007730 	.word	0x08007730
 80058ac:	7ff00000 	.word	0x7ff00000
 80058b0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80058b2:	1c51      	adds	r1, r2, #1
 80058b4:	9119      	str	r1, [sp, #100]	@ 0x64
 80058b6:	7852      	ldrb	r2, [r2, #1]
 80058b8:	2a30      	cmp	r2, #48	@ 0x30
 80058ba:	d0f9      	beq.n	80058b0 <_strtod_l+0x298>
 80058bc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80058c0:	2908      	cmp	r1, #8
 80058c2:	f63f af78 	bhi.w	80057b6 <_strtod_l+0x19e>
 80058c6:	3a30      	subs	r2, #48	@ 0x30
 80058c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80058ca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80058cc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80058ce:	f04f 080a 	mov.w	r8, #10
 80058d2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80058d4:	1c56      	adds	r6, r2, #1
 80058d6:	9619      	str	r6, [sp, #100]	@ 0x64
 80058d8:	7852      	ldrb	r2, [r2, #1]
 80058da:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80058de:	f1be 0f09 	cmp.w	lr, #9
 80058e2:	d939      	bls.n	8005958 <_strtod_l+0x340>
 80058e4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80058e6:	1a76      	subs	r6, r6, r1
 80058e8:	2e08      	cmp	r6, #8
 80058ea:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80058ee:	dc03      	bgt.n	80058f8 <_strtod_l+0x2e0>
 80058f0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80058f2:	4588      	cmp	r8, r1
 80058f4:	bfa8      	it	ge
 80058f6:	4688      	movge	r8, r1
 80058f8:	f1bc 0f00 	cmp.w	ip, #0
 80058fc:	d001      	beq.n	8005902 <_strtod_l+0x2ea>
 80058fe:	f1c8 0800 	rsb	r8, r8, #0
 8005902:	2d00      	cmp	r5, #0
 8005904:	d14e      	bne.n	80059a4 <_strtod_l+0x38c>
 8005906:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005908:	4308      	orrs	r0, r1
 800590a:	f47f aebe 	bne.w	800568a <_strtod_l+0x72>
 800590e:	2b00      	cmp	r3, #0
 8005910:	f47f aed6 	bne.w	80056c0 <_strtod_l+0xa8>
 8005914:	2a69      	cmp	r2, #105	@ 0x69
 8005916:	d028      	beq.n	800596a <_strtod_l+0x352>
 8005918:	dc25      	bgt.n	8005966 <_strtod_l+0x34e>
 800591a:	2a49      	cmp	r2, #73	@ 0x49
 800591c:	d025      	beq.n	800596a <_strtod_l+0x352>
 800591e:	2a4e      	cmp	r2, #78	@ 0x4e
 8005920:	f47f aece 	bne.w	80056c0 <_strtod_l+0xa8>
 8005924:	499b      	ldr	r1, [pc, #620]	@ (8005b94 <_strtod_l+0x57c>)
 8005926:	a819      	add	r0, sp, #100	@ 0x64
 8005928:	f001 fbb2 	bl	8007090 <__match>
 800592c:	2800      	cmp	r0, #0
 800592e:	f43f aec7 	beq.w	80056c0 <_strtod_l+0xa8>
 8005932:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	2b28      	cmp	r3, #40	@ 0x28
 8005938:	d12e      	bne.n	8005998 <_strtod_l+0x380>
 800593a:	4997      	ldr	r1, [pc, #604]	@ (8005b98 <_strtod_l+0x580>)
 800593c:	aa1c      	add	r2, sp, #112	@ 0x70
 800593e:	a819      	add	r0, sp, #100	@ 0x64
 8005940:	f001 fbba 	bl	80070b8 <__hexnan>
 8005944:	2805      	cmp	r0, #5
 8005946:	d127      	bne.n	8005998 <_strtod_l+0x380>
 8005948:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800594a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800594e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8005952:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005956:	e698      	b.n	800568a <_strtod_l+0x72>
 8005958:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800595a:	fb08 2101 	mla	r1, r8, r1, r2
 800595e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8005962:	920e      	str	r2, [sp, #56]	@ 0x38
 8005964:	e7b5      	b.n	80058d2 <_strtod_l+0x2ba>
 8005966:	2a6e      	cmp	r2, #110	@ 0x6e
 8005968:	e7da      	b.n	8005920 <_strtod_l+0x308>
 800596a:	498c      	ldr	r1, [pc, #560]	@ (8005b9c <_strtod_l+0x584>)
 800596c:	a819      	add	r0, sp, #100	@ 0x64
 800596e:	f001 fb8f 	bl	8007090 <__match>
 8005972:	2800      	cmp	r0, #0
 8005974:	f43f aea4 	beq.w	80056c0 <_strtod_l+0xa8>
 8005978:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800597a:	4989      	ldr	r1, [pc, #548]	@ (8005ba0 <_strtod_l+0x588>)
 800597c:	3b01      	subs	r3, #1
 800597e:	a819      	add	r0, sp, #100	@ 0x64
 8005980:	9319      	str	r3, [sp, #100]	@ 0x64
 8005982:	f001 fb85 	bl	8007090 <__match>
 8005986:	b910      	cbnz	r0, 800598e <_strtod_l+0x376>
 8005988:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800598a:	3301      	adds	r3, #1
 800598c:	9319      	str	r3, [sp, #100]	@ 0x64
 800598e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8005bb0 <_strtod_l+0x598>
 8005992:	f04f 0a00 	mov.w	sl, #0
 8005996:	e678      	b.n	800568a <_strtod_l+0x72>
 8005998:	4882      	ldr	r0, [pc, #520]	@ (8005ba4 <_strtod_l+0x58c>)
 800599a:	f001 f8cd 	bl	8006b38 <nan>
 800599e:	ec5b ab10 	vmov	sl, fp, d0
 80059a2:	e672      	b.n	800568a <_strtod_l+0x72>
 80059a4:	eba8 0309 	sub.w	r3, r8, r9
 80059a8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80059aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80059ac:	2f00      	cmp	r7, #0
 80059ae:	bf08      	it	eq
 80059b0:	462f      	moveq	r7, r5
 80059b2:	2d10      	cmp	r5, #16
 80059b4:	462c      	mov	r4, r5
 80059b6:	bfa8      	it	ge
 80059b8:	2410      	movge	r4, #16
 80059ba:	f7fa fdbb 	bl	8000534 <__aeabi_ui2d>
 80059be:	2d09      	cmp	r5, #9
 80059c0:	4682      	mov	sl, r0
 80059c2:	468b      	mov	fp, r1
 80059c4:	dc13      	bgt.n	80059ee <_strtod_l+0x3d6>
 80059c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f43f ae5e 	beq.w	800568a <_strtod_l+0x72>
 80059ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059d0:	dd78      	ble.n	8005ac4 <_strtod_l+0x4ac>
 80059d2:	2b16      	cmp	r3, #22
 80059d4:	dc5f      	bgt.n	8005a96 <_strtod_l+0x47e>
 80059d6:	4974      	ldr	r1, [pc, #464]	@ (8005ba8 <_strtod_l+0x590>)
 80059d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80059dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059e0:	4652      	mov	r2, sl
 80059e2:	465b      	mov	r3, fp
 80059e4:	f7fa fe20 	bl	8000628 <__aeabi_dmul>
 80059e8:	4682      	mov	sl, r0
 80059ea:	468b      	mov	fp, r1
 80059ec:	e64d      	b.n	800568a <_strtod_l+0x72>
 80059ee:	4b6e      	ldr	r3, [pc, #440]	@ (8005ba8 <_strtod_l+0x590>)
 80059f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80059f4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80059f8:	f7fa fe16 	bl	8000628 <__aeabi_dmul>
 80059fc:	4682      	mov	sl, r0
 80059fe:	9808      	ldr	r0, [sp, #32]
 8005a00:	468b      	mov	fp, r1
 8005a02:	f7fa fd97 	bl	8000534 <__aeabi_ui2d>
 8005a06:	4602      	mov	r2, r0
 8005a08:	460b      	mov	r3, r1
 8005a0a:	4650      	mov	r0, sl
 8005a0c:	4659      	mov	r1, fp
 8005a0e:	f7fa fc55 	bl	80002bc <__adddf3>
 8005a12:	2d0f      	cmp	r5, #15
 8005a14:	4682      	mov	sl, r0
 8005a16:	468b      	mov	fp, r1
 8005a18:	ddd5      	ble.n	80059c6 <_strtod_l+0x3ae>
 8005a1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a1c:	1b2c      	subs	r4, r5, r4
 8005a1e:	441c      	add	r4, r3
 8005a20:	2c00      	cmp	r4, #0
 8005a22:	f340 8096 	ble.w	8005b52 <_strtod_l+0x53a>
 8005a26:	f014 030f 	ands.w	r3, r4, #15
 8005a2a:	d00a      	beq.n	8005a42 <_strtod_l+0x42a>
 8005a2c:	495e      	ldr	r1, [pc, #376]	@ (8005ba8 <_strtod_l+0x590>)
 8005a2e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005a32:	4652      	mov	r2, sl
 8005a34:	465b      	mov	r3, fp
 8005a36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a3a:	f7fa fdf5 	bl	8000628 <__aeabi_dmul>
 8005a3e:	4682      	mov	sl, r0
 8005a40:	468b      	mov	fp, r1
 8005a42:	f034 040f 	bics.w	r4, r4, #15
 8005a46:	d073      	beq.n	8005b30 <_strtod_l+0x518>
 8005a48:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005a4c:	dd48      	ble.n	8005ae0 <_strtod_l+0x4c8>
 8005a4e:	2400      	movs	r4, #0
 8005a50:	46a0      	mov	r8, r4
 8005a52:	940a      	str	r4, [sp, #40]	@ 0x28
 8005a54:	46a1      	mov	r9, r4
 8005a56:	9a05      	ldr	r2, [sp, #20]
 8005a58:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8005bb0 <_strtod_l+0x598>
 8005a5c:	2322      	movs	r3, #34	@ 0x22
 8005a5e:	6013      	str	r3, [r2, #0]
 8005a60:	f04f 0a00 	mov.w	sl, #0
 8005a64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f43f ae0f 	beq.w	800568a <_strtod_l+0x72>
 8005a6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005a6e:	9805      	ldr	r0, [sp, #20]
 8005a70:	f7ff f942 	bl	8004cf8 <_Bfree>
 8005a74:	9805      	ldr	r0, [sp, #20]
 8005a76:	4649      	mov	r1, r9
 8005a78:	f7ff f93e 	bl	8004cf8 <_Bfree>
 8005a7c:	9805      	ldr	r0, [sp, #20]
 8005a7e:	4641      	mov	r1, r8
 8005a80:	f7ff f93a 	bl	8004cf8 <_Bfree>
 8005a84:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005a86:	9805      	ldr	r0, [sp, #20]
 8005a88:	f7ff f936 	bl	8004cf8 <_Bfree>
 8005a8c:	9805      	ldr	r0, [sp, #20]
 8005a8e:	4621      	mov	r1, r4
 8005a90:	f7ff f932 	bl	8004cf8 <_Bfree>
 8005a94:	e5f9      	b.n	800568a <_strtod_l+0x72>
 8005a96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a98:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	dbbc      	blt.n	8005a1a <_strtod_l+0x402>
 8005aa0:	4c41      	ldr	r4, [pc, #260]	@ (8005ba8 <_strtod_l+0x590>)
 8005aa2:	f1c5 050f 	rsb	r5, r5, #15
 8005aa6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005aaa:	4652      	mov	r2, sl
 8005aac:	465b      	mov	r3, fp
 8005aae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ab2:	f7fa fdb9 	bl	8000628 <__aeabi_dmul>
 8005ab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ab8:	1b5d      	subs	r5, r3, r5
 8005aba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005abe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005ac2:	e78f      	b.n	80059e4 <_strtod_l+0x3cc>
 8005ac4:	3316      	adds	r3, #22
 8005ac6:	dba8      	blt.n	8005a1a <_strtod_l+0x402>
 8005ac8:	4b37      	ldr	r3, [pc, #220]	@ (8005ba8 <_strtod_l+0x590>)
 8005aca:	eba9 0808 	sub.w	r8, r9, r8
 8005ace:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8005ad2:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005ad6:	4650      	mov	r0, sl
 8005ad8:	4659      	mov	r1, fp
 8005ada:	f7fa fecf 	bl	800087c <__aeabi_ddiv>
 8005ade:	e783      	b.n	80059e8 <_strtod_l+0x3d0>
 8005ae0:	4b32      	ldr	r3, [pc, #200]	@ (8005bac <_strtod_l+0x594>)
 8005ae2:	9308      	str	r3, [sp, #32]
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	1124      	asrs	r4, r4, #4
 8005ae8:	4650      	mov	r0, sl
 8005aea:	4659      	mov	r1, fp
 8005aec:	461e      	mov	r6, r3
 8005aee:	2c01      	cmp	r4, #1
 8005af0:	dc21      	bgt.n	8005b36 <_strtod_l+0x51e>
 8005af2:	b10b      	cbz	r3, 8005af8 <_strtod_l+0x4e0>
 8005af4:	4682      	mov	sl, r0
 8005af6:	468b      	mov	fp, r1
 8005af8:	492c      	ldr	r1, [pc, #176]	@ (8005bac <_strtod_l+0x594>)
 8005afa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005afe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005b02:	4652      	mov	r2, sl
 8005b04:	465b      	mov	r3, fp
 8005b06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b0a:	f7fa fd8d 	bl	8000628 <__aeabi_dmul>
 8005b0e:	4b28      	ldr	r3, [pc, #160]	@ (8005bb0 <_strtod_l+0x598>)
 8005b10:	460a      	mov	r2, r1
 8005b12:	400b      	ands	r3, r1
 8005b14:	4927      	ldr	r1, [pc, #156]	@ (8005bb4 <_strtod_l+0x59c>)
 8005b16:	428b      	cmp	r3, r1
 8005b18:	4682      	mov	sl, r0
 8005b1a:	d898      	bhi.n	8005a4e <_strtod_l+0x436>
 8005b1c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005b20:	428b      	cmp	r3, r1
 8005b22:	bf86      	itte	hi
 8005b24:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8005bb8 <_strtod_l+0x5a0>
 8005b28:	f04f 3aff 	movhi.w	sl, #4294967295
 8005b2c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005b30:	2300      	movs	r3, #0
 8005b32:	9308      	str	r3, [sp, #32]
 8005b34:	e07a      	b.n	8005c2c <_strtod_l+0x614>
 8005b36:	07e2      	lsls	r2, r4, #31
 8005b38:	d505      	bpl.n	8005b46 <_strtod_l+0x52e>
 8005b3a:	9b08      	ldr	r3, [sp, #32]
 8005b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b40:	f7fa fd72 	bl	8000628 <__aeabi_dmul>
 8005b44:	2301      	movs	r3, #1
 8005b46:	9a08      	ldr	r2, [sp, #32]
 8005b48:	3208      	adds	r2, #8
 8005b4a:	3601      	adds	r6, #1
 8005b4c:	1064      	asrs	r4, r4, #1
 8005b4e:	9208      	str	r2, [sp, #32]
 8005b50:	e7cd      	b.n	8005aee <_strtod_l+0x4d6>
 8005b52:	d0ed      	beq.n	8005b30 <_strtod_l+0x518>
 8005b54:	4264      	negs	r4, r4
 8005b56:	f014 020f 	ands.w	r2, r4, #15
 8005b5a:	d00a      	beq.n	8005b72 <_strtod_l+0x55a>
 8005b5c:	4b12      	ldr	r3, [pc, #72]	@ (8005ba8 <_strtod_l+0x590>)
 8005b5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b62:	4650      	mov	r0, sl
 8005b64:	4659      	mov	r1, fp
 8005b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6a:	f7fa fe87 	bl	800087c <__aeabi_ddiv>
 8005b6e:	4682      	mov	sl, r0
 8005b70:	468b      	mov	fp, r1
 8005b72:	1124      	asrs	r4, r4, #4
 8005b74:	d0dc      	beq.n	8005b30 <_strtod_l+0x518>
 8005b76:	2c1f      	cmp	r4, #31
 8005b78:	dd20      	ble.n	8005bbc <_strtod_l+0x5a4>
 8005b7a:	2400      	movs	r4, #0
 8005b7c:	46a0      	mov	r8, r4
 8005b7e:	940a      	str	r4, [sp, #40]	@ 0x28
 8005b80:	46a1      	mov	r9, r4
 8005b82:	9a05      	ldr	r2, [sp, #20]
 8005b84:	2322      	movs	r3, #34	@ 0x22
 8005b86:	f04f 0a00 	mov.w	sl, #0
 8005b8a:	f04f 0b00 	mov.w	fp, #0
 8005b8e:	6013      	str	r3, [r2, #0]
 8005b90:	e768      	b.n	8005a64 <_strtod_l+0x44c>
 8005b92:	bf00      	nop
 8005b94:	08007489 	.word	0x08007489
 8005b98:	08007734 	.word	0x08007734
 8005b9c:	08007481 	.word	0x08007481
 8005ba0:	08007565 	.word	0x08007565
 8005ba4:	08007561 	.word	0x08007561
 8005ba8:	08007668 	.word	0x08007668
 8005bac:	08007640 	.word	0x08007640
 8005bb0:	7ff00000 	.word	0x7ff00000
 8005bb4:	7ca00000 	.word	0x7ca00000
 8005bb8:	7fefffff 	.word	0x7fefffff
 8005bbc:	f014 0310 	ands.w	r3, r4, #16
 8005bc0:	bf18      	it	ne
 8005bc2:	236a      	movne	r3, #106	@ 0x6a
 8005bc4:	4ea9      	ldr	r6, [pc, #676]	@ (8005e6c <_strtod_l+0x854>)
 8005bc6:	9308      	str	r3, [sp, #32]
 8005bc8:	4650      	mov	r0, sl
 8005bca:	4659      	mov	r1, fp
 8005bcc:	2300      	movs	r3, #0
 8005bce:	07e2      	lsls	r2, r4, #31
 8005bd0:	d504      	bpl.n	8005bdc <_strtod_l+0x5c4>
 8005bd2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005bd6:	f7fa fd27 	bl	8000628 <__aeabi_dmul>
 8005bda:	2301      	movs	r3, #1
 8005bdc:	1064      	asrs	r4, r4, #1
 8005bde:	f106 0608 	add.w	r6, r6, #8
 8005be2:	d1f4      	bne.n	8005bce <_strtod_l+0x5b6>
 8005be4:	b10b      	cbz	r3, 8005bea <_strtod_l+0x5d2>
 8005be6:	4682      	mov	sl, r0
 8005be8:	468b      	mov	fp, r1
 8005bea:	9b08      	ldr	r3, [sp, #32]
 8005bec:	b1b3      	cbz	r3, 8005c1c <_strtod_l+0x604>
 8005bee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005bf2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	4659      	mov	r1, fp
 8005bfa:	dd0f      	ble.n	8005c1c <_strtod_l+0x604>
 8005bfc:	2b1f      	cmp	r3, #31
 8005bfe:	dd55      	ble.n	8005cac <_strtod_l+0x694>
 8005c00:	2b34      	cmp	r3, #52	@ 0x34
 8005c02:	bfde      	ittt	le
 8005c04:	f04f 33ff 	movle.w	r3, #4294967295
 8005c08:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8005c0c:	4093      	lslle	r3, r2
 8005c0e:	f04f 0a00 	mov.w	sl, #0
 8005c12:	bfcc      	ite	gt
 8005c14:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8005c18:	ea03 0b01 	andle.w	fp, r3, r1
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	2300      	movs	r3, #0
 8005c20:	4650      	mov	r0, sl
 8005c22:	4659      	mov	r1, fp
 8005c24:	f7fa ff68 	bl	8000af8 <__aeabi_dcmpeq>
 8005c28:	2800      	cmp	r0, #0
 8005c2a:	d1a6      	bne.n	8005b7a <_strtod_l+0x562>
 8005c2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c2e:	9300      	str	r3, [sp, #0]
 8005c30:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005c32:	9805      	ldr	r0, [sp, #20]
 8005c34:	462b      	mov	r3, r5
 8005c36:	463a      	mov	r2, r7
 8005c38:	f7ff f8c6 	bl	8004dc8 <__s2b>
 8005c3c:	900a      	str	r0, [sp, #40]	@ 0x28
 8005c3e:	2800      	cmp	r0, #0
 8005c40:	f43f af05 	beq.w	8005a4e <_strtod_l+0x436>
 8005c44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c46:	2a00      	cmp	r2, #0
 8005c48:	eba9 0308 	sub.w	r3, r9, r8
 8005c4c:	bfa8      	it	ge
 8005c4e:	2300      	movge	r3, #0
 8005c50:	9312      	str	r3, [sp, #72]	@ 0x48
 8005c52:	2400      	movs	r4, #0
 8005c54:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005c58:	9316      	str	r3, [sp, #88]	@ 0x58
 8005c5a:	46a0      	mov	r8, r4
 8005c5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c5e:	9805      	ldr	r0, [sp, #20]
 8005c60:	6859      	ldr	r1, [r3, #4]
 8005c62:	f7ff f809 	bl	8004c78 <_Balloc>
 8005c66:	4681      	mov	r9, r0
 8005c68:	2800      	cmp	r0, #0
 8005c6a:	f43f aef4 	beq.w	8005a56 <_strtod_l+0x43e>
 8005c6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c70:	691a      	ldr	r2, [r3, #16]
 8005c72:	3202      	adds	r2, #2
 8005c74:	f103 010c 	add.w	r1, r3, #12
 8005c78:	0092      	lsls	r2, r2, #2
 8005c7a:	300c      	adds	r0, #12
 8005c7c:	f7fe f87d 	bl	8003d7a <memcpy>
 8005c80:	ec4b ab10 	vmov	d0, sl, fp
 8005c84:	9805      	ldr	r0, [sp, #20]
 8005c86:	aa1c      	add	r2, sp, #112	@ 0x70
 8005c88:	a91b      	add	r1, sp, #108	@ 0x6c
 8005c8a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005c8e:	f7ff fbd7 	bl	8005440 <__d2b>
 8005c92:	901a      	str	r0, [sp, #104]	@ 0x68
 8005c94:	2800      	cmp	r0, #0
 8005c96:	f43f aede 	beq.w	8005a56 <_strtod_l+0x43e>
 8005c9a:	9805      	ldr	r0, [sp, #20]
 8005c9c:	2101      	movs	r1, #1
 8005c9e:	f7ff f929 	bl	8004ef4 <__i2b>
 8005ca2:	4680      	mov	r8, r0
 8005ca4:	b948      	cbnz	r0, 8005cba <_strtod_l+0x6a2>
 8005ca6:	f04f 0800 	mov.w	r8, #0
 8005caa:	e6d4      	b.n	8005a56 <_strtod_l+0x43e>
 8005cac:	f04f 32ff 	mov.w	r2, #4294967295
 8005cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb4:	ea03 0a0a 	and.w	sl, r3, sl
 8005cb8:	e7b0      	b.n	8005c1c <_strtod_l+0x604>
 8005cba:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005cbc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005cbe:	2d00      	cmp	r5, #0
 8005cc0:	bfab      	itete	ge
 8005cc2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005cc4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005cc6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8005cc8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8005cca:	bfac      	ite	ge
 8005ccc:	18ef      	addge	r7, r5, r3
 8005cce:	1b5e      	sublt	r6, r3, r5
 8005cd0:	9b08      	ldr	r3, [sp, #32]
 8005cd2:	1aed      	subs	r5, r5, r3
 8005cd4:	4415      	add	r5, r2
 8005cd6:	4b66      	ldr	r3, [pc, #408]	@ (8005e70 <_strtod_l+0x858>)
 8005cd8:	3d01      	subs	r5, #1
 8005cda:	429d      	cmp	r5, r3
 8005cdc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005ce0:	da50      	bge.n	8005d84 <_strtod_l+0x76c>
 8005ce2:	1b5b      	subs	r3, r3, r5
 8005ce4:	2b1f      	cmp	r3, #31
 8005ce6:	eba2 0203 	sub.w	r2, r2, r3
 8005cea:	f04f 0101 	mov.w	r1, #1
 8005cee:	dc3d      	bgt.n	8005d6c <_strtod_l+0x754>
 8005cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8005cf4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	9310      	str	r3, [sp, #64]	@ 0x40
 8005cfa:	18bd      	adds	r5, r7, r2
 8005cfc:	9b08      	ldr	r3, [sp, #32]
 8005cfe:	42af      	cmp	r7, r5
 8005d00:	4416      	add	r6, r2
 8005d02:	441e      	add	r6, r3
 8005d04:	463b      	mov	r3, r7
 8005d06:	bfa8      	it	ge
 8005d08:	462b      	movge	r3, r5
 8005d0a:	42b3      	cmp	r3, r6
 8005d0c:	bfa8      	it	ge
 8005d0e:	4633      	movge	r3, r6
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	bfc2      	ittt	gt
 8005d14:	1aed      	subgt	r5, r5, r3
 8005d16:	1af6      	subgt	r6, r6, r3
 8005d18:	1aff      	subgt	r7, r7, r3
 8005d1a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	dd16      	ble.n	8005d4e <_strtod_l+0x736>
 8005d20:	4641      	mov	r1, r8
 8005d22:	9805      	ldr	r0, [sp, #20]
 8005d24:	461a      	mov	r2, r3
 8005d26:	f7ff f9a5 	bl	8005074 <__pow5mult>
 8005d2a:	4680      	mov	r8, r0
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	d0ba      	beq.n	8005ca6 <_strtod_l+0x68e>
 8005d30:	4601      	mov	r1, r0
 8005d32:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005d34:	9805      	ldr	r0, [sp, #20]
 8005d36:	f7ff f8f3 	bl	8004f20 <__multiply>
 8005d3a:	900e      	str	r0, [sp, #56]	@ 0x38
 8005d3c:	2800      	cmp	r0, #0
 8005d3e:	f43f ae8a 	beq.w	8005a56 <_strtod_l+0x43e>
 8005d42:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005d44:	9805      	ldr	r0, [sp, #20]
 8005d46:	f7fe ffd7 	bl	8004cf8 <_Bfree>
 8005d4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d4e:	2d00      	cmp	r5, #0
 8005d50:	dc1d      	bgt.n	8005d8e <_strtod_l+0x776>
 8005d52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	dd23      	ble.n	8005da0 <_strtod_l+0x788>
 8005d58:	4649      	mov	r1, r9
 8005d5a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005d5c:	9805      	ldr	r0, [sp, #20]
 8005d5e:	f7ff f989 	bl	8005074 <__pow5mult>
 8005d62:	4681      	mov	r9, r0
 8005d64:	b9e0      	cbnz	r0, 8005da0 <_strtod_l+0x788>
 8005d66:	f04f 0900 	mov.w	r9, #0
 8005d6a:	e674      	b.n	8005a56 <_strtod_l+0x43e>
 8005d6c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005d70:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8005d74:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8005d78:	35e2      	adds	r5, #226	@ 0xe2
 8005d7a:	fa01 f305 	lsl.w	r3, r1, r5
 8005d7e:	9310      	str	r3, [sp, #64]	@ 0x40
 8005d80:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005d82:	e7ba      	b.n	8005cfa <_strtod_l+0x6e2>
 8005d84:	2300      	movs	r3, #0
 8005d86:	9310      	str	r3, [sp, #64]	@ 0x40
 8005d88:	2301      	movs	r3, #1
 8005d8a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d8c:	e7b5      	b.n	8005cfa <_strtod_l+0x6e2>
 8005d8e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005d90:	9805      	ldr	r0, [sp, #20]
 8005d92:	462a      	mov	r2, r5
 8005d94:	f7ff f9c8 	bl	8005128 <__lshift>
 8005d98:	901a      	str	r0, [sp, #104]	@ 0x68
 8005d9a:	2800      	cmp	r0, #0
 8005d9c:	d1d9      	bne.n	8005d52 <_strtod_l+0x73a>
 8005d9e:	e65a      	b.n	8005a56 <_strtod_l+0x43e>
 8005da0:	2e00      	cmp	r6, #0
 8005da2:	dd07      	ble.n	8005db4 <_strtod_l+0x79c>
 8005da4:	4649      	mov	r1, r9
 8005da6:	9805      	ldr	r0, [sp, #20]
 8005da8:	4632      	mov	r2, r6
 8005daa:	f7ff f9bd 	bl	8005128 <__lshift>
 8005dae:	4681      	mov	r9, r0
 8005db0:	2800      	cmp	r0, #0
 8005db2:	d0d8      	beq.n	8005d66 <_strtod_l+0x74e>
 8005db4:	2f00      	cmp	r7, #0
 8005db6:	dd08      	ble.n	8005dca <_strtod_l+0x7b2>
 8005db8:	4641      	mov	r1, r8
 8005dba:	9805      	ldr	r0, [sp, #20]
 8005dbc:	463a      	mov	r2, r7
 8005dbe:	f7ff f9b3 	bl	8005128 <__lshift>
 8005dc2:	4680      	mov	r8, r0
 8005dc4:	2800      	cmp	r0, #0
 8005dc6:	f43f ae46 	beq.w	8005a56 <_strtod_l+0x43e>
 8005dca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005dcc:	9805      	ldr	r0, [sp, #20]
 8005dce:	464a      	mov	r2, r9
 8005dd0:	f7ff fa32 	bl	8005238 <__mdiff>
 8005dd4:	4604      	mov	r4, r0
 8005dd6:	2800      	cmp	r0, #0
 8005dd8:	f43f ae3d 	beq.w	8005a56 <_strtod_l+0x43e>
 8005ddc:	68c3      	ldr	r3, [r0, #12]
 8005dde:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005de0:	2300      	movs	r3, #0
 8005de2:	60c3      	str	r3, [r0, #12]
 8005de4:	4641      	mov	r1, r8
 8005de6:	f7ff fa0b 	bl	8005200 <__mcmp>
 8005dea:	2800      	cmp	r0, #0
 8005dec:	da46      	bge.n	8005e7c <_strtod_l+0x864>
 8005dee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005df0:	ea53 030a 	orrs.w	r3, r3, sl
 8005df4:	d16c      	bne.n	8005ed0 <_strtod_l+0x8b8>
 8005df6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d168      	bne.n	8005ed0 <_strtod_l+0x8b8>
 8005dfe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005e02:	0d1b      	lsrs	r3, r3, #20
 8005e04:	051b      	lsls	r3, r3, #20
 8005e06:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005e0a:	d961      	bls.n	8005ed0 <_strtod_l+0x8b8>
 8005e0c:	6963      	ldr	r3, [r4, #20]
 8005e0e:	b913      	cbnz	r3, 8005e16 <_strtod_l+0x7fe>
 8005e10:	6923      	ldr	r3, [r4, #16]
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	dd5c      	ble.n	8005ed0 <_strtod_l+0x8b8>
 8005e16:	4621      	mov	r1, r4
 8005e18:	2201      	movs	r2, #1
 8005e1a:	9805      	ldr	r0, [sp, #20]
 8005e1c:	f7ff f984 	bl	8005128 <__lshift>
 8005e20:	4641      	mov	r1, r8
 8005e22:	4604      	mov	r4, r0
 8005e24:	f7ff f9ec 	bl	8005200 <__mcmp>
 8005e28:	2800      	cmp	r0, #0
 8005e2a:	dd51      	ble.n	8005ed0 <_strtod_l+0x8b8>
 8005e2c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005e30:	9a08      	ldr	r2, [sp, #32]
 8005e32:	0d1b      	lsrs	r3, r3, #20
 8005e34:	051b      	lsls	r3, r3, #20
 8005e36:	2a00      	cmp	r2, #0
 8005e38:	d06b      	beq.n	8005f12 <_strtod_l+0x8fa>
 8005e3a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005e3e:	d868      	bhi.n	8005f12 <_strtod_l+0x8fa>
 8005e40:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8005e44:	f67f ae9d 	bls.w	8005b82 <_strtod_l+0x56a>
 8005e48:	4b0a      	ldr	r3, [pc, #40]	@ (8005e74 <_strtod_l+0x85c>)
 8005e4a:	4650      	mov	r0, sl
 8005e4c:	4659      	mov	r1, fp
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f7fa fbea 	bl	8000628 <__aeabi_dmul>
 8005e54:	4b08      	ldr	r3, [pc, #32]	@ (8005e78 <_strtod_l+0x860>)
 8005e56:	400b      	ands	r3, r1
 8005e58:	4682      	mov	sl, r0
 8005e5a:	468b      	mov	fp, r1
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f47f ae05 	bne.w	8005a6c <_strtod_l+0x454>
 8005e62:	9a05      	ldr	r2, [sp, #20]
 8005e64:	2322      	movs	r3, #34	@ 0x22
 8005e66:	6013      	str	r3, [r2, #0]
 8005e68:	e600      	b.n	8005a6c <_strtod_l+0x454>
 8005e6a:	bf00      	nop
 8005e6c:	08007760 	.word	0x08007760
 8005e70:	fffffc02 	.word	0xfffffc02
 8005e74:	39500000 	.word	0x39500000
 8005e78:	7ff00000 	.word	0x7ff00000
 8005e7c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005e80:	d165      	bne.n	8005f4e <_strtod_l+0x936>
 8005e82:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005e84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005e88:	b35a      	cbz	r2, 8005ee2 <_strtod_l+0x8ca>
 8005e8a:	4a9f      	ldr	r2, [pc, #636]	@ (8006108 <_strtod_l+0xaf0>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d12b      	bne.n	8005ee8 <_strtod_l+0x8d0>
 8005e90:	9b08      	ldr	r3, [sp, #32]
 8005e92:	4651      	mov	r1, sl
 8005e94:	b303      	cbz	r3, 8005ed8 <_strtod_l+0x8c0>
 8005e96:	4b9d      	ldr	r3, [pc, #628]	@ (800610c <_strtod_l+0xaf4>)
 8005e98:	465a      	mov	r2, fp
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ea4:	d81b      	bhi.n	8005ede <_strtod_l+0x8c6>
 8005ea6:	0d1b      	lsrs	r3, r3, #20
 8005ea8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005eac:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb0:	4299      	cmp	r1, r3
 8005eb2:	d119      	bne.n	8005ee8 <_strtod_l+0x8d0>
 8005eb4:	4b96      	ldr	r3, [pc, #600]	@ (8006110 <_strtod_l+0xaf8>)
 8005eb6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d102      	bne.n	8005ec2 <_strtod_l+0x8aa>
 8005ebc:	3101      	adds	r1, #1
 8005ebe:	f43f adca 	beq.w	8005a56 <_strtod_l+0x43e>
 8005ec2:	4b92      	ldr	r3, [pc, #584]	@ (800610c <_strtod_l+0xaf4>)
 8005ec4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ec6:	401a      	ands	r2, r3
 8005ec8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8005ecc:	f04f 0a00 	mov.w	sl, #0
 8005ed0:	9b08      	ldr	r3, [sp, #32]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1b8      	bne.n	8005e48 <_strtod_l+0x830>
 8005ed6:	e5c9      	b.n	8005a6c <_strtod_l+0x454>
 8005ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8005edc:	e7e8      	b.n	8005eb0 <_strtod_l+0x898>
 8005ede:	4613      	mov	r3, r2
 8005ee0:	e7e6      	b.n	8005eb0 <_strtod_l+0x898>
 8005ee2:	ea53 030a 	orrs.w	r3, r3, sl
 8005ee6:	d0a1      	beq.n	8005e2c <_strtod_l+0x814>
 8005ee8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005eea:	b1db      	cbz	r3, 8005f24 <_strtod_l+0x90c>
 8005eec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005eee:	4213      	tst	r3, r2
 8005ef0:	d0ee      	beq.n	8005ed0 <_strtod_l+0x8b8>
 8005ef2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ef4:	9a08      	ldr	r2, [sp, #32]
 8005ef6:	4650      	mov	r0, sl
 8005ef8:	4659      	mov	r1, fp
 8005efa:	b1bb      	cbz	r3, 8005f2c <_strtod_l+0x914>
 8005efc:	f7ff fb6e 	bl	80055dc <sulp>
 8005f00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f04:	ec53 2b10 	vmov	r2, r3, d0
 8005f08:	f7fa f9d8 	bl	80002bc <__adddf3>
 8005f0c:	4682      	mov	sl, r0
 8005f0e:	468b      	mov	fp, r1
 8005f10:	e7de      	b.n	8005ed0 <_strtod_l+0x8b8>
 8005f12:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8005f16:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005f1a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005f1e:	f04f 3aff 	mov.w	sl, #4294967295
 8005f22:	e7d5      	b.n	8005ed0 <_strtod_l+0x8b8>
 8005f24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005f26:	ea13 0f0a 	tst.w	r3, sl
 8005f2a:	e7e1      	b.n	8005ef0 <_strtod_l+0x8d8>
 8005f2c:	f7ff fb56 	bl	80055dc <sulp>
 8005f30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f34:	ec53 2b10 	vmov	r2, r3, d0
 8005f38:	f7fa f9be 	bl	80002b8 <__aeabi_dsub>
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	2300      	movs	r3, #0
 8005f40:	4682      	mov	sl, r0
 8005f42:	468b      	mov	fp, r1
 8005f44:	f7fa fdd8 	bl	8000af8 <__aeabi_dcmpeq>
 8005f48:	2800      	cmp	r0, #0
 8005f4a:	d0c1      	beq.n	8005ed0 <_strtod_l+0x8b8>
 8005f4c:	e619      	b.n	8005b82 <_strtod_l+0x56a>
 8005f4e:	4641      	mov	r1, r8
 8005f50:	4620      	mov	r0, r4
 8005f52:	f7ff facd 	bl	80054f0 <__ratio>
 8005f56:	ec57 6b10 	vmov	r6, r7, d0
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005f60:	4630      	mov	r0, r6
 8005f62:	4639      	mov	r1, r7
 8005f64:	f7fa fddc 	bl	8000b20 <__aeabi_dcmple>
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	d06f      	beq.n	800604c <_strtod_l+0xa34>
 8005f6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d17a      	bne.n	8006068 <_strtod_l+0xa50>
 8005f72:	f1ba 0f00 	cmp.w	sl, #0
 8005f76:	d158      	bne.n	800602a <_strtod_l+0xa12>
 8005f78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d15a      	bne.n	8006038 <_strtod_l+0xa20>
 8005f82:	4b64      	ldr	r3, [pc, #400]	@ (8006114 <_strtod_l+0xafc>)
 8005f84:	2200      	movs	r2, #0
 8005f86:	4630      	mov	r0, r6
 8005f88:	4639      	mov	r1, r7
 8005f8a:	f7fa fdbf 	bl	8000b0c <__aeabi_dcmplt>
 8005f8e:	2800      	cmp	r0, #0
 8005f90:	d159      	bne.n	8006046 <_strtod_l+0xa2e>
 8005f92:	4630      	mov	r0, r6
 8005f94:	4639      	mov	r1, r7
 8005f96:	4b60      	ldr	r3, [pc, #384]	@ (8006118 <_strtod_l+0xb00>)
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f7fa fb45 	bl	8000628 <__aeabi_dmul>
 8005f9e:	4606      	mov	r6, r0
 8005fa0:	460f      	mov	r7, r1
 8005fa2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8005fa6:	9606      	str	r6, [sp, #24]
 8005fa8:	9307      	str	r3, [sp, #28]
 8005faa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fae:	4d57      	ldr	r5, [pc, #348]	@ (800610c <_strtod_l+0xaf4>)
 8005fb0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005fb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fb6:	401d      	ands	r5, r3
 8005fb8:	4b58      	ldr	r3, [pc, #352]	@ (800611c <_strtod_l+0xb04>)
 8005fba:	429d      	cmp	r5, r3
 8005fbc:	f040 80b2 	bne.w	8006124 <_strtod_l+0xb0c>
 8005fc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fc2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8005fc6:	ec4b ab10 	vmov	d0, sl, fp
 8005fca:	f7ff f9c9 	bl	8005360 <__ulp>
 8005fce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fd2:	ec51 0b10 	vmov	r0, r1, d0
 8005fd6:	f7fa fb27 	bl	8000628 <__aeabi_dmul>
 8005fda:	4652      	mov	r2, sl
 8005fdc:	465b      	mov	r3, fp
 8005fde:	f7fa f96d 	bl	80002bc <__adddf3>
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	4949      	ldr	r1, [pc, #292]	@ (800610c <_strtod_l+0xaf4>)
 8005fe6:	4a4e      	ldr	r2, [pc, #312]	@ (8006120 <_strtod_l+0xb08>)
 8005fe8:	4019      	ands	r1, r3
 8005fea:	4291      	cmp	r1, r2
 8005fec:	4682      	mov	sl, r0
 8005fee:	d942      	bls.n	8006076 <_strtod_l+0xa5e>
 8005ff0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005ff2:	4b47      	ldr	r3, [pc, #284]	@ (8006110 <_strtod_l+0xaf8>)
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d103      	bne.n	8006000 <_strtod_l+0x9e8>
 8005ff8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	f43f ad2b 	beq.w	8005a56 <_strtod_l+0x43e>
 8006000:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8006110 <_strtod_l+0xaf8>
 8006004:	f04f 3aff 	mov.w	sl, #4294967295
 8006008:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800600a:	9805      	ldr	r0, [sp, #20]
 800600c:	f7fe fe74 	bl	8004cf8 <_Bfree>
 8006010:	9805      	ldr	r0, [sp, #20]
 8006012:	4649      	mov	r1, r9
 8006014:	f7fe fe70 	bl	8004cf8 <_Bfree>
 8006018:	9805      	ldr	r0, [sp, #20]
 800601a:	4641      	mov	r1, r8
 800601c:	f7fe fe6c 	bl	8004cf8 <_Bfree>
 8006020:	9805      	ldr	r0, [sp, #20]
 8006022:	4621      	mov	r1, r4
 8006024:	f7fe fe68 	bl	8004cf8 <_Bfree>
 8006028:	e618      	b.n	8005c5c <_strtod_l+0x644>
 800602a:	f1ba 0f01 	cmp.w	sl, #1
 800602e:	d103      	bne.n	8006038 <_strtod_l+0xa20>
 8006030:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006032:	2b00      	cmp	r3, #0
 8006034:	f43f ada5 	beq.w	8005b82 <_strtod_l+0x56a>
 8006038:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80060e8 <_strtod_l+0xad0>
 800603c:	4f35      	ldr	r7, [pc, #212]	@ (8006114 <_strtod_l+0xafc>)
 800603e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006042:	2600      	movs	r6, #0
 8006044:	e7b1      	b.n	8005faa <_strtod_l+0x992>
 8006046:	4f34      	ldr	r7, [pc, #208]	@ (8006118 <_strtod_l+0xb00>)
 8006048:	2600      	movs	r6, #0
 800604a:	e7aa      	b.n	8005fa2 <_strtod_l+0x98a>
 800604c:	4b32      	ldr	r3, [pc, #200]	@ (8006118 <_strtod_l+0xb00>)
 800604e:	4630      	mov	r0, r6
 8006050:	4639      	mov	r1, r7
 8006052:	2200      	movs	r2, #0
 8006054:	f7fa fae8 	bl	8000628 <__aeabi_dmul>
 8006058:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800605a:	4606      	mov	r6, r0
 800605c:	460f      	mov	r7, r1
 800605e:	2b00      	cmp	r3, #0
 8006060:	d09f      	beq.n	8005fa2 <_strtod_l+0x98a>
 8006062:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006066:	e7a0      	b.n	8005faa <_strtod_l+0x992>
 8006068:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80060f0 <_strtod_l+0xad8>
 800606c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006070:	ec57 6b17 	vmov	r6, r7, d7
 8006074:	e799      	b.n	8005faa <_strtod_l+0x992>
 8006076:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800607a:	9b08      	ldr	r3, [sp, #32]
 800607c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1c1      	bne.n	8006008 <_strtod_l+0x9f0>
 8006084:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006088:	0d1b      	lsrs	r3, r3, #20
 800608a:	051b      	lsls	r3, r3, #20
 800608c:	429d      	cmp	r5, r3
 800608e:	d1bb      	bne.n	8006008 <_strtod_l+0x9f0>
 8006090:	4630      	mov	r0, r6
 8006092:	4639      	mov	r1, r7
 8006094:	f7fa fe28 	bl	8000ce8 <__aeabi_d2lz>
 8006098:	f7fa fa98 	bl	80005cc <__aeabi_l2d>
 800609c:	4602      	mov	r2, r0
 800609e:	460b      	mov	r3, r1
 80060a0:	4630      	mov	r0, r6
 80060a2:	4639      	mov	r1, r7
 80060a4:	f7fa f908 	bl	80002b8 <__aeabi_dsub>
 80060a8:	460b      	mov	r3, r1
 80060aa:	4602      	mov	r2, r0
 80060ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80060b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80060b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80060b6:	ea46 060a 	orr.w	r6, r6, sl
 80060ba:	431e      	orrs	r6, r3
 80060bc:	d06f      	beq.n	800619e <_strtod_l+0xb86>
 80060be:	a30e      	add	r3, pc, #56	@ (adr r3, 80060f8 <_strtod_l+0xae0>)
 80060c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c4:	f7fa fd22 	bl	8000b0c <__aeabi_dcmplt>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	f47f accf 	bne.w	8005a6c <_strtod_l+0x454>
 80060ce:	a30c      	add	r3, pc, #48	@ (adr r3, 8006100 <_strtod_l+0xae8>)
 80060d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060d8:	f7fa fd36 	bl	8000b48 <__aeabi_dcmpgt>
 80060dc:	2800      	cmp	r0, #0
 80060de:	d093      	beq.n	8006008 <_strtod_l+0x9f0>
 80060e0:	e4c4      	b.n	8005a6c <_strtod_l+0x454>
 80060e2:	bf00      	nop
 80060e4:	f3af 8000 	nop.w
 80060e8:	00000000 	.word	0x00000000
 80060ec:	bff00000 	.word	0xbff00000
 80060f0:	00000000 	.word	0x00000000
 80060f4:	3ff00000 	.word	0x3ff00000
 80060f8:	94a03595 	.word	0x94a03595
 80060fc:	3fdfffff 	.word	0x3fdfffff
 8006100:	35afe535 	.word	0x35afe535
 8006104:	3fe00000 	.word	0x3fe00000
 8006108:	000fffff 	.word	0x000fffff
 800610c:	7ff00000 	.word	0x7ff00000
 8006110:	7fefffff 	.word	0x7fefffff
 8006114:	3ff00000 	.word	0x3ff00000
 8006118:	3fe00000 	.word	0x3fe00000
 800611c:	7fe00000 	.word	0x7fe00000
 8006120:	7c9fffff 	.word	0x7c9fffff
 8006124:	9b08      	ldr	r3, [sp, #32]
 8006126:	b323      	cbz	r3, 8006172 <_strtod_l+0xb5a>
 8006128:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800612c:	d821      	bhi.n	8006172 <_strtod_l+0xb5a>
 800612e:	a328      	add	r3, pc, #160	@ (adr r3, 80061d0 <_strtod_l+0xbb8>)
 8006130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006134:	4630      	mov	r0, r6
 8006136:	4639      	mov	r1, r7
 8006138:	f7fa fcf2 	bl	8000b20 <__aeabi_dcmple>
 800613c:	b1a0      	cbz	r0, 8006168 <_strtod_l+0xb50>
 800613e:	4639      	mov	r1, r7
 8006140:	4630      	mov	r0, r6
 8006142:	f7fa fd49 	bl	8000bd8 <__aeabi_d2uiz>
 8006146:	2801      	cmp	r0, #1
 8006148:	bf38      	it	cc
 800614a:	2001      	movcc	r0, #1
 800614c:	f7fa f9f2 	bl	8000534 <__aeabi_ui2d>
 8006150:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006152:	4606      	mov	r6, r0
 8006154:	460f      	mov	r7, r1
 8006156:	b9fb      	cbnz	r3, 8006198 <_strtod_l+0xb80>
 8006158:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800615c:	9014      	str	r0, [sp, #80]	@ 0x50
 800615e:	9315      	str	r3, [sp, #84]	@ 0x54
 8006160:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006164:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006168:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800616a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800616e:	1b5b      	subs	r3, r3, r5
 8006170:	9311      	str	r3, [sp, #68]	@ 0x44
 8006172:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006176:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800617a:	f7ff f8f1 	bl	8005360 <__ulp>
 800617e:	4650      	mov	r0, sl
 8006180:	ec53 2b10 	vmov	r2, r3, d0
 8006184:	4659      	mov	r1, fp
 8006186:	f7fa fa4f 	bl	8000628 <__aeabi_dmul>
 800618a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800618e:	f7fa f895 	bl	80002bc <__adddf3>
 8006192:	4682      	mov	sl, r0
 8006194:	468b      	mov	fp, r1
 8006196:	e770      	b.n	800607a <_strtod_l+0xa62>
 8006198:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800619c:	e7e0      	b.n	8006160 <_strtod_l+0xb48>
 800619e:	a30e      	add	r3, pc, #56	@ (adr r3, 80061d8 <_strtod_l+0xbc0>)
 80061a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a4:	f7fa fcb2 	bl	8000b0c <__aeabi_dcmplt>
 80061a8:	e798      	b.n	80060dc <_strtod_l+0xac4>
 80061aa:	2300      	movs	r3, #0
 80061ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80061b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80061b2:	6013      	str	r3, [r2, #0]
 80061b4:	f7ff ba6d 	b.w	8005692 <_strtod_l+0x7a>
 80061b8:	2a65      	cmp	r2, #101	@ 0x65
 80061ba:	f43f ab66 	beq.w	800588a <_strtod_l+0x272>
 80061be:	2a45      	cmp	r2, #69	@ 0x45
 80061c0:	f43f ab63 	beq.w	800588a <_strtod_l+0x272>
 80061c4:	2301      	movs	r3, #1
 80061c6:	f7ff bb9e 	b.w	8005906 <_strtod_l+0x2ee>
 80061ca:	bf00      	nop
 80061cc:	f3af 8000 	nop.w
 80061d0:	ffc00000 	.word	0xffc00000
 80061d4:	41dfffff 	.word	0x41dfffff
 80061d8:	94a03595 	.word	0x94a03595
 80061dc:	3fcfffff 	.word	0x3fcfffff

080061e0 <_strtod_r>:
 80061e0:	4b01      	ldr	r3, [pc, #4]	@ (80061e8 <_strtod_r+0x8>)
 80061e2:	f7ff ba19 	b.w	8005618 <_strtod_l>
 80061e6:	bf00      	nop
 80061e8:	20000068 	.word	0x20000068

080061ec <_strtol_l.constprop.0>:
 80061ec:	2b24      	cmp	r3, #36	@ 0x24
 80061ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061f2:	4686      	mov	lr, r0
 80061f4:	4690      	mov	r8, r2
 80061f6:	d801      	bhi.n	80061fc <_strtol_l.constprop.0+0x10>
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d106      	bne.n	800620a <_strtol_l.constprop.0+0x1e>
 80061fc:	f7fd fd90 	bl	8003d20 <__errno>
 8006200:	2316      	movs	r3, #22
 8006202:	6003      	str	r3, [r0, #0]
 8006204:	2000      	movs	r0, #0
 8006206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800620a:	4834      	ldr	r0, [pc, #208]	@ (80062dc <_strtol_l.constprop.0+0xf0>)
 800620c:	460d      	mov	r5, r1
 800620e:	462a      	mov	r2, r5
 8006210:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006214:	5d06      	ldrb	r6, [r0, r4]
 8006216:	f016 0608 	ands.w	r6, r6, #8
 800621a:	d1f8      	bne.n	800620e <_strtol_l.constprop.0+0x22>
 800621c:	2c2d      	cmp	r4, #45	@ 0x2d
 800621e:	d12d      	bne.n	800627c <_strtol_l.constprop.0+0x90>
 8006220:	782c      	ldrb	r4, [r5, #0]
 8006222:	2601      	movs	r6, #1
 8006224:	1c95      	adds	r5, r2, #2
 8006226:	f033 0210 	bics.w	r2, r3, #16
 800622a:	d109      	bne.n	8006240 <_strtol_l.constprop.0+0x54>
 800622c:	2c30      	cmp	r4, #48	@ 0x30
 800622e:	d12a      	bne.n	8006286 <_strtol_l.constprop.0+0x9a>
 8006230:	782a      	ldrb	r2, [r5, #0]
 8006232:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006236:	2a58      	cmp	r2, #88	@ 0x58
 8006238:	d125      	bne.n	8006286 <_strtol_l.constprop.0+0x9a>
 800623a:	786c      	ldrb	r4, [r5, #1]
 800623c:	2310      	movs	r3, #16
 800623e:	3502      	adds	r5, #2
 8006240:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006244:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006248:	2200      	movs	r2, #0
 800624a:	fbbc f9f3 	udiv	r9, ip, r3
 800624e:	4610      	mov	r0, r2
 8006250:	fb03 ca19 	mls	sl, r3, r9, ip
 8006254:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006258:	2f09      	cmp	r7, #9
 800625a:	d81b      	bhi.n	8006294 <_strtol_l.constprop.0+0xa8>
 800625c:	463c      	mov	r4, r7
 800625e:	42a3      	cmp	r3, r4
 8006260:	dd27      	ble.n	80062b2 <_strtol_l.constprop.0+0xc6>
 8006262:	1c57      	adds	r7, r2, #1
 8006264:	d007      	beq.n	8006276 <_strtol_l.constprop.0+0x8a>
 8006266:	4581      	cmp	r9, r0
 8006268:	d320      	bcc.n	80062ac <_strtol_l.constprop.0+0xc0>
 800626a:	d101      	bne.n	8006270 <_strtol_l.constprop.0+0x84>
 800626c:	45a2      	cmp	sl, r4
 800626e:	db1d      	blt.n	80062ac <_strtol_l.constprop.0+0xc0>
 8006270:	fb00 4003 	mla	r0, r0, r3, r4
 8006274:	2201      	movs	r2, #1
 8006276:	f815 4b01 	ldrb.w	r4, [r5], #1
 800627a:	e7eb      	b.n	8006254 <_strtol_l.constprop.0+0x68>
 800627c:	2c2b      	cmp	r4, #43	@ 0x2b
 800627e:	bf04      	itt	eq
 8006280:	782c      	ldrbeq	r4, [r5, #0]
 8006282:	1c95      	addeq	r5, r2, #2
 8006284:	e7cf      	b.n	8006226 <_strtol_l.constprop.0+0x3a>
 8006286:	2b00      	cmp	r3, #0
 8006288:	d1da      	bne.n	8006240 <_strtol_l.constprop.0+0x54>
 800628a:	2c30      	cmp	r4, #48	@ 0x30
 800628c:	bf0c      	ite	eq
 800628e:	2308      	moveq	r3, #8
 8006290:	230a      	movne	r3, #10
 8006292:	e7d5      	b.n	8006240 <_strtol_l.constprop.0+0x54>
 8006294:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006298:	2f19      	cmp	r7, #25
 800629a:	d801      	bhi.n	80062a0 <_strtol_l.constprop.0+0xb4>
 800629c:	3c37      	subs	r4, #55	@ 0x37
 800629e:	e7de      	b.n	800625e <_strtol_l.constprop.0+0x72>
 80062a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80062a4:	2f19      	cmp	r7, #25
 80062a6:	d804      	bhi.n	80062b2 <_strtol_l.constprop.0+0xc6>
 80062a8:	3c57      	subs	r4, #87	@ 0x57
 80062aa:	e7d8      	b.n	800625e <_strtol_l.constprop.0+0x72>
 80062ac:	f04f 32ff 	mov.w	r2, #4294967295
 80062b0:	e7e1      	b.n	8006276 <_strtol_l.constprop.0+0x8a>
 80062b2:	1c53      	adds	r3, r2, #1
 80062b4:	d108      	bne.n	80062c8 <_strtol_l.constprop.0+0xdc>
 80062b6:	2322      	movs	r3, #34	@ 0x22
 80062b8:	f8ce 3000 	str.w	r3, [lr]
 80062bc:	4660      	mov	r0, ip
 80062be:	f1b8 0f00 	cmp.w	r8, #0
 80062c2:	d0a0      	beq.n	8006206 <_strtol_l.constprop.0+0x1a>
 80062c4:	1e69      	subs	r1, r5, #1
 80062c6:	e006      	b.n	80062d6 <_strtol_l.constprop.0+0xea>
 80062c8:	b106      	cbz	r6, 80062cc <_strtol_l.constprop.0+0xe0>
 80062ca:	4240      	negs	r0, r0
 80062cc:	f1b8 0f00 	cmp.w	r8, #0
 80062d0:	d099      	beq.n	8006206 <_strtol_l.constprop.0+0x1a>
 80062d2:	2a00      	cmp	r2, #0
 80062d4:	d1f6      	bne.n	80062c4 <_strtol_l.constprop.0+0xd8>
 80062d6:	f8c8 1000 	str.w	r1, [r8]
 80062da:	e794      	b.n	8006206 <_strtol_l.constprop.0+0x1a>
 80062dc:	08007789 	.word	0x08007789

080062e0 <_strtol_r>:
 80062e0:	f7ff bf84 	b.w	80061ec <_strtol_l.constprop.0>

080062e4 <__ssputs_r>:
 80062e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062e8:	688e      	ldr	r6, [r1, #8]
 80062ea:	461f      	mov	r7, r3
 80062ec:	42be      	cmp	r6, r7
 80062ee:	680b      	ldr	r3, [r1, #0]
 80062f0:	4682      	mov	sl, r0
 80062f2:	460c      	mov	r4, r1
 80062f4:	4690      	mov	r8, r2
 80062f6:	d82d      	bhi.n	8006354 <__ssputs_r+0x70>
 80062f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80062fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006300:	d026      	beq.n	8006350 <__ssputs_r+0x6c>
 8006302:	6965      	ldr	r5, [r4, #20]
 8006304:	6909      	ldr	r1, [r1, #16]
 8006306:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800630a:	eba3 0901 	sub.w	r9, r3, r1
 800630e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006312:	1c7b      	adds	r3, r7, #1
 8006314:	444b      	add	r3, r9
 8006316:	106d      	asrs	r5, r5, #1
 8006318:	429d      	cmp	r5, r3
 800631a:	bf38      	it	cc
 800631c:	461d      	movcc	r5, r3
 800631e:	0553      	lsls	r3, r2, #21
 8006320:	d527      	bpl.n	8006372 <__ssputs_r+0x8e>
 8006322:	4629      	mov	r1, r5
 8006324:	f7fe fc1c 	bl	8004b60 <_malloc_r>
 8006328:	4606      	mov	r6, r0
 800632a:	b360      	cbz	r0, 8006386 <__ssputs_r+0xa2>
 800632c:	6921      	ldr	r1, [r4, #16]
 800632e:	464a      	mov	r2, r9
 8006330:	f7fd fd23 	bl	8003d7a <memcpy>
 8006334:	89a3      	ldrh	r3, [r4, #12]
 8006336:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800633a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800633e:	81a3      	strh	r3, [r4, #12]
 8006340:	6126      	str	r6, [r4, #16]
 8006342:	6165      	str	r5, [r4, #20]
 8006344:	444e      	add	r6, r9
 8006346:	eba5 0509 	sub.w	r5, r5, r9
 800634a:	6026      	str	r6, [r4, #0]
 800634c:	60a5      	str	r5, [r4, #8]
 800634e:	463e      	mov	r6, r7
 8006350:	42be      	cmp	r6, r7
 8006352:	d900      	bls.n	8006356 <__ssputs_r+0x72>
 8006354:	463e      	mov	r6, r7
 8006356:	6820      	ldr	r0, [r4, #0]
 8006358:	4632      	mov	r2, r6
 800635a:	4641      	mov	r1, r8
 800635c:	f000 fbae 	bl	8006abc <memmove>
 8006360:	68a3      	ldr	r3, [r4, #8]
 8006362:	1b9b      	subs	r3, r3, r6
 8006364:	60a3      	str	r3, [r4, #8]
 8006366:	6823      	ldr	r3, [r4, #0]
 8006368:	4433      	add	r3, r6
 800636a:	6023      	str	r3, [r4, #0]
 800636c:	2000      	movs	r0, #0
 800636e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006372:	462a      	mov	r2, r5
 8006374:	f000 ff4d 	bl	8007212 <_realloc_r>
 8006378:	4606      	mov	r6, r0
 800637a:	2800      	cmp	r0, #0
 800637c:	d1e0      	bne.n	8006340 <__ssputs_r+0x5c>
 800637e:	6921      	ldr	r1, [r4, #16]
 8006380:	4650      	mov	r0, sl
 8006382:	f7fe fb79 	bl	8004a78 <_free_r>
 8006386:	230c      	movs	r3, #12
 8006388:	f8ca 3000 	str.w	r3, [sl]
 800638c:	89a3      	ldrh	r3, [r4, #12]
 800638e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006392:	81a3      	strh	r3, [r4, #12]
 8006394:	f04f 30ff 	mov.w	r0, #4294967295
 8006398:	e7e9      	b.n	800636e <__ssputs_r+0x8a>
	...

0800639c <_svfiprintf_r>:
 800639c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a0:	4698      	mov	r8, r3
 80063a2:	898b      	ldrh	r3, [r1, #12]
 80063a4:	061b      	lsls	r3, r3, #24
 80063a6:	b09d      	sub	sp, #116	@ 0x74
 80063a8:	4607      	mov	r7, r0
 80063aa:	460d      	mov	r5, r1
 80063ac:	4614      	mov	r4, r2
 80063ae:	d510      	bpl.n	80063d2 <_svfiprintf_r+0x36>
 80063b0:	690b      	ldr	r3, [r1, #16]
 80063b2:	b973      	cbnz	r3, 80063d2 <_svfiprintf_r+0x36>
 80063b4:	2140      	movs	r1, #64	@ 0x40
 80063b6:	f7fe fbd3 	bl	8004b60 <_malloc_r>
 80063ba:	6028      	str	r0, [r5, #0]
 80063bc:	6128      	str	r0, [r5, #16]
 80063be:	b930      	cbnz	r0, 80063ce <_svfiprintf_r+0x32>
 80063c0:	230c      	movs	r3, #12
 80063c2:	603b      	str	r3, [r7, #0]
 80063c4:	f04f 30ff 	mov.w	r0, #4294967295
 80063c8:	b01d      	add	sp, #116	@ 0x74
 80063ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063ce:	2340      	movs	r3, #64	@ 0x40
 80063d0:	616b      	str	r3, [r5, #20]
 80063d2:	2300      	movs	r3, #0
 80063d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80063d6:	2320      	movs	r3, #32
 80063d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80063dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80063e0:	2330      	movs	r3, #48	@ 0x30
 80063e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006580 <_svfiprintf_r+0x1e4>
 80063e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80063ea:	f04f 0901 	mov.w	r9, #1
 80063ee:	4623      	mov	r3, r4
 80063f0:	469a      	mov	sl, r3
 80063f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063f6:	b10a      	cbz	r2, 80063fc <_svfiprintf_r+0x60>
 80063f8:	2a25      	cmp	r2, #37	@ 0x25
 80063fa:	d1f9      	bne.n	80063f0 <_svfiprintf_r+0x54>
 80063fc:	ebba 0b04 	subs.w	fp, sl, r4
 8006400:	d00b      	beq.n	800641a <_svfiprintf_r+0x7e>
 8006402:	465b      	mov	r3, fp
 8006404:	4622      	mov	r2, r4
 8006406:	4629      	mov	r1, r5
 8006408:	4638      	mov	r0, r7
 800640a:	f7ff ff6b 	bl	80062e4 <__ssputs_r>
 800640e:	3001      	adds	r0, #1
 8006410:	f000 80a7 	beq.w	8006562 <_svfiprintf_r+0x1c6>
 8006414:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006416:	445a      	add	r2, fp
 8006418:	9209      	str	r2, [sp, #36]	@ 0x24
 800641a:	f89a 3000 	ldrb.w	r3, [sl]
 800641e:	2b00      	cmp	r3, #0
 8006420:	f000 809f 	beq.w	8006562 <_svfiprintf_r+0x1c6>
 8006424:	2300      	movs	r3, #0
 8006426:	f04f 32ff 	mov.w	r2, #4294967295
 800642a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800642e:	f10a 0a01 	add.w	sl, sl, #1
 8006432:	9304      	str	r3, [sp, #16]
 8006434:	9307      	str	r3, [sp, #28]
 8006436:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800643a:	931a      	str	r3, [sp, #104]	@ 0x68
 800643c:	4654      	mov	r4, sl
 800643e:	2205      	movs	r2, #5
 8006440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006444:	484e      	ldr	r0, [pc, #312]	@ (8006580 <_svfiprintf_r+0x1e4>)
 8006446:	f7f9 fedb 	bl	8000200 <memchr>
 800644a:	9a04      	ldr	r2, [sp, #16]
 800644c:	b9d8      	cbnz	r0, 8006486 <_svfiprintf_r+0xea>
 800644e:	06d0      	lsls	r0, r2, #27
 8006450:	bf44      	itt	mi
 8006452:	2320      	movmi	r3, #32
 8006454:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006458:	0711      	lsls	r1, r2, #28
 800645a:	bf44      	itt	mi
 800645c:	232b      	movmi	r3, #43	@ 0x2b
 800645e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006462:	f89a 3000 	ldrb.w	r3, [sl]
 8006466:	2b2a      	cmp	r3, #42	@ 0x2a
 8006468:	d015      	beq.n	8006496 <_svfiprintf_r+0xfa>
 800646a:	9a07      	ldr	r2, [sp, #28]
 800646c:	4654      	mov	r4, sl
 800646e:	2000      	movs	r0, #0
 8006470:	f04f 0c0a 	mov.w	ip, #10
 8006474:	4621      	mov	r1, r4
 8006476:	f811 3b01 	ldrb.w	r3, [r1], #1
 800647a:	3b30      	subs	r3, #48	@ 0x30
 800647c:	2b09      	cmp	r3, #9
 800647e:	d94b      	bls.n	8006518 <_svfiprintf_r+0x17c>
 8006480:	b1b0      	cbz	r0, 80064b0 <_svfiprintf_r+0x114>
 8006482:	9207      	str	r2, [sp, #28]
 8006484:	e014      	b.n	80064b0 <_svfiprintf_r+0x114>
 8006486:	eba0 0308 	sub.w	r3, r0, r8
 800648a:	fa09 f303 	lsl.w	r3, r9, r3
 800648e:	4313      	orrs	r3, r2
 8006490:	9304      	str	r3, [sp, #16]
 8006492:	46a2      	mov	sl, r4
 8006494:	e7d2      	b.n	800643c <_svfiprintf_r+0xa0>
 8006496:	9b03      	ldr	r3, [sp, #12]
 8006498:	1d19      	adds	r1, r3, #4
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	9103      	str	r1, [sp, #12]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	bfbb      	ittet	lt
 80064a2:	425b      	neglt	r3, r3
 80064a4:	f042 0202 	orrlt.w	r2, r2, #2
 80064a8:	9307      	strge	r3, [sp, #28]
 80064aa:	9307      	strlt	r3, [sp, #28]
 80064ac:	bfb8      	it	lt
 80064ae:	9204      	strlt	r2, [sp, #16]
 80064b0:	7823      	ldrb	r3, [r4, #0]
 80064b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80064b4:	d10a      	bne.n	80064cc <_svfiprintf_r+0x130>
 80064b6:	7863      	ldrb	r3, [r4, #1]
 80064b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80064ba:	d132      	bne.n	8006522 <_svfiprintf_r+0x186>
 80064bc:	9b03      	ldr	r3, [sp, #12]
 80064be:	1d1a      	adds	r2, r3, #4
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	9203      	str	r2, [sp, #12]
 80064c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80064c8:	3402      	adds	r4, #2
 80064ca:	9305      	str	r3, [sp, #20]
 80064cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006590 <_svfiprintf_r+0x1f4>
 80064d0:	7821      	ldrb	r1, [r4, #0]
 80064d2:	2203      	movs	r2, #3
 80064d4:	4650      	mov	r0, sl
 80064d6:	f7f9 fe93 	bl	8000200 <memchr>
 80064da:	b138      	cbz	r0, 80064ec <_svfiprintf_r+0x150>
 80064dc:	9b04      	ldr	r3, [sp, #16]
 80064de:	eba0 000a 	sub.w	r0, r0, sl
 80064e2:	2240      	movs	r2, #64	@ 0x40
 80064e4:	4082      	lsls	r2, r0
 80064e6:	4313      	orrs	r3, r2
 80064e8:	3401      	adds	r4, #1
 80064ea:	9304      	str	r3, [sp, #16]
 80064ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064f0:	4824      	ldr	r0, [pc, #144]	@ (8006584 <_svfiprintf_r+0x1e8>)
 80064f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80064f6:	2206      	movs	r2, #6
 80064f8:	f7f9 fe82 	bl	8000200 <memchr>
 80064fc:	2800      	cmp	r0, #0
 80064fe:	d036      	beq.n	800656e <_svfiprintf_r+0x1d2>
 8006500:	4b21      	ldr	r3, [pc, #132]	@ (8006588 <_svfiprintf_r+0x1ec>)
 8006502:	bb1b      	cbnz	r3, 800654c <_svfiprintf_r+0x1b0>
 8006504:	9b03      	ldr	r3, [sp, #12]
 8006506:	3307      	adds	r3, #7
 8006508:	f023 0307 	bic.w	r3, r3, #7
 800650c:	3308      	adds	r3, #8
 800650e:	9303      	str	r3, [sp, #12]
 8006510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006512:	4433      	add	r3, r6
 8006514:	9309      	str	r3, [sp, #36]	@ 0x24
 8006516:	e76a      	b.n	80063ee <_svfiprintf_r+0x52>
 8006518:	fb0c 3202 	mla	r2, ip, r2, r3
 800651c:	460c      	mov	r4, r1
 800651e:	2001      	movs	r0, #1
 8006520:	e7a8      	b.n	8006474 <_svfiprintf_r+0xd8>
 8006522:	2300      	movs	r3, #0
 8006524:	3401      	adds	r4, #1
 8006526:	9305      	str	r3, [sp, #20]
 8006528:	4619      	mov	r1, r3
 800652a:	f04f 0c0a 	mov.w	ip, #10
 800652e:	4620      	mov	r0, r4
 8006530:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006534:	3a30      	subs	r2, #48	@ 0x30
 8006536:	2a09      	cmp	r2, #9
 8006538:	d903      	bls.n	8006542 <_svfiprintf_r+0x1a6>
 800653a:	2b00      	cmp	r3, #0
 800653c:	d0c6      	beq.n	80064cc <_svfiprintf_r+0x130>
 800653e:	9105      	str	r1, [sp, #20]
 8006540:	e7c4      	b.n	80064cc <_svfiprintf_r+0x130>
 8006542:	fb0c 2101 	mla	r1, ip, r1, r2
 8006546:	4604      	mov	r4, r0
 8006548:	2301      	movs	r3, #1
 800654a:	e7f0      	b.n	800652e <_svfiprintf_r+0x192>
 800654c:	ab03      	add	r3, sp, #12
 800654e:	9300      	str	r3, [sp, #0]
 8006550:	462a      	mov	r2, r5
 8006552:	4b0e      	ldr	r3, [pc, #56]	@ (800658c <_svfiprintf_r+0x1f0>)
 8006554:	a904      	add	r1, sp, #16
 8006556:	4638      	mov	r0, r7
 8006558:	f7fc fc30 	bl	8002dbc <_printf_float>
 800655c:	1c42      	adds	r2, r0, #1
 800655e:	4606      	mov	r6, r0
 8006560:	d1d6      	bne.n	8006510 <_svfiprintf_r+0x174>
 8006562:	89ab      	ldrh	r3, [r5, #12]
 8006564:	065b      	lsls	r3, r3, #25
 8006566:	f53f af2d 	bmi.w	80063c4 <_svfiprintf_r+0x28>
 800656a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800656c:	e72c      	b.n	80063c8 <_svfiprintf_r+0x2c>
 800656e:	ab03      	add	r3, sp, #12
 8006570:	9300      	str	r3, [sp, #0]
 8006572:	462a      	mov	r2, r5
 8006574:	4b05      	ldr	r3, [pc, #20]	@ (800658c <_svfiprintf_r+0x1f0>)
 8006576:	a904      	add	r1, sp, #16
 8006578:	4638      	mov	r0, r7
 800657a:	f7fc feb7 	bl	80032ec <_printf_i>
 800657e:	e7ed      	b.n	800655c <_svfiprintf_r+0x1c0>
 8006580:	08007889 	.word	0x08007889
 8006584:	08007893 	.word	0x08007893
 8006588:	08002dbd 	.word	0x08002dbd
 800658c:	080062e5 	.word	0x080062e5
 8006590:	0800788f 	.word	0x0800788f

08006594 <__sfputc_r>:
 8006594:	6893      	ldr	r3, [r2, #8]
 8006596:	3b01      	subs	r3, #1
 8006598:	2b00      	cmp	r3, #0
 800659a:	b410      	push	{r4}
 800659c:	6093      	str	r3, [r2, #8]
 800659e:	da08      	bge.n	80065b2 <__sfputc_r+0x1e>
 80065a0:	6994      	ldr	r4, [r2, #24]
 80065a2:	42a3      	cmp	r3, r4
 80065a4:	db01      	blt.n	80065aa <__sfputc_r+0x16>
 80065a6:	290a      	cmp	r1, #10
 80065a8:	d103      	bne.n	80065b2 <__sfputc_r+0x1e>
 80065aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065ae:	f000 b9f1 	b.w	8006994 <__swbuf_r>
 80065b2:	6813      	ldr	r3, [r2, #0]
 80065b4:	1c58      	adds	r0, r3, #1
 80065b6:	6010      	str	r0, [r2, #0]
 80065b8:	7019      	strb	r1, [r3, #0]
 80065ba:	4608      	mov	r0, r1
 80065bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065c0:	4770      	bx	lr

080065c2 <__sfputs_r>:
 80065c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065c4:	4606      	mov	r6, r0
 80065c6:	460f      	mov	r7, r1
 80065c8:	4614      	mov	r4, r2
 80065ca:	18d5      	adds	r5, r2, r3
 80065cc:	42ac      	cmp	r4, r5
 80065ce:	d101      	bne.n	80065d4 <__sfputs_r+0x12>
 80065d0:	2000      	movs	r0, #0
 80065d2:	e007      	b.n	80065e4 <__sfputs_r+0x22>
 80065d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065d8:	463a      	mov	r2, r7
 80065da:	4630      	mov	r0, r6
 80065dc:	f7ff ffda 	bl	8006594 <__sfputc_r>
 80065e0:	1c43      	adds	r3, r0, #1
 80065e2:	d1f3      	bne.n	80065cc <__sfputs_r+0xa>
 80065e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080065e8 <_vfiprintf_r>:
 80065e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065ec:	460d      	mov	r5, r1
 80065ee:	b09d      	sub	sp, #116	@ 0x74
 80065f0:	4614      	mov	r4, r2
 80065f2:	4698      	mov	r8, r3
 80065f4:	4606      	mov	r6, r0
 80065f6:	b118      	cbz	r0, 8006600 <_vfiprintf_r+0x18>
 80065f8:	6a03      	ldr	r3, [r0, #32]
 80065fa:	b90b      	cbnz	r3, 8006600 <_vfiprintf_r+0x18>
 80065fc:	f7fd fa36 	bl	8003a6c <__sinit>
 8006600:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006602:	07d9      	lsls	r1, r3, #31
 8006604:	d405      	bmi.n	8006612 <_vfiprintf_r+0x2a>
 8006606:	89ab      	ldrh	r3, [r5, #12]
 8006608:	059a      	lsls	r2, r3, #22
 800660a:	d402      	bmi.n	8006612 <_vfiprintf_r+0x2a>
 800660c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800660e:	f7fd fbb2 	bl	8003d76 <__retarget_lock_acquire_recursive>
 8006612:	89ab      	ldrh	r3, [r5, #12]
 8006614:	071b      	lsls	r3, r3, #28
 8006616:	d501      	bpl.n	800661c <_vfiprintf_r+0x34>
 8006618:	692b      	ldr	r3, [r5, #16]
 800661a:	b99b      	cbnz	r3, 8006644 <_vfiprintf_r+0x5c>
 800661c:	4629      	mov	r1, r5
 800661e:	4630      	mov	r0, r6
 8006620:	f000 f9f6 	bl	8006a10 <__swsetup_r>
 8006624:	b170      	cbz	r0, 8006644 <_vfiprintf_r+0x5c>
 8006626:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006628:	07dc      	lsls	r4, r3, #31
 800662a:	d504      	bpl.n	8006636 <_vfiprintf_r+0x4e>
 800662c:	f04f 30ff 	mov.w	r0, #4294967295
 8006630:	b01d      	add	sp, #116	@ 0x74
 8006632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006636:	89ab      	ldrh	r3, [r5, #12]
 8006638:	0598      	lsls	r0, r3, #22
 800663a:	d4f7      	bmi.n	800662c <_vfiprintf_r+0x44>
 800663c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800663e:	f7fd fb9b 	bl	8003d78 <__retarget_lock_release_recursive>
 8006642:	e7f3      	b.n	800662c <_vfiprintf_r+0x44>
 8006644:	2300      	movs	r3, #0
 8006646:	9309      	str	r3, [sp, #36]	@ 0x24
 8006648:	2320      	movs	r3, #32
 800664a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800664e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006652:	2330      	movs	r3, #48	@ 0x30
 8006654:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006804 <_vfiprintf_r+0x21c>
 8006658:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800665c:	f04f 0901 	mov.w	r9, #1
 8006660:	4623      	mov	r3, r4
 8006662:	469a      	mov	sl, r3
 8006664:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006668:	b10a      	cbz	r2, 800666e <_vfiprintf_r+0x86>
 800666a:	2a25      	cmp	r2, #37	@ 0x25
 800666c:	d1f9      	bne.n	8006662 <_vfiprintf_r+0x7a>
 800666e:	ebba 0b04 	subs.w	fp, sl, r4
 8006672:	d00b      	beq.n	800668c <_vfiprintf_r+0xa4>
 8006674:	465b      	mov	r3, fp
 8006676:	4622      	mov	r2, r4
 8006678:	4629      	mov	r1, r5
 800667a:	4630      	mov	r0, r6
 800667c:	f7ff ffa1 	bl	80065c2 <__sfputs_r>
 8006680:	3001      	adds	r0, #1
 8006682:	f000 80a7 	beq.w	80067d4 <_vfiprintf_r+0x1ec>
 8006686:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006688:	445a      	add	r2, fp
 800668a:	9209      	str	r2, [sp, #36]	@ 0x24
 800668c:	f89a 3000 	ldrb.w	r3, [sl]
 8006690:	2b00      	cmp	r3, #0
 8006692:	f000 809f 	beq.w	80067d4 <_vfiprintf_r+0x1ec>
 8006696:	2300      	movs	r3, #0
 8006698:	f04f 32ff 	mov.w	r2, #4294967295
 800669c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066a0:	f10a 0a01 	add.w	sl, sl, #1
 80066a4:	9304      	str	r3, [sp, #16]
 80066a6:	9307      	str	r3, [sp, #28]
 80066a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80066ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80066ae:	4654      	mov	r4, sl
 80066b0:	2205      	movs	r2, #5
 80066b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066b6:	4853      	ldr	r0, [pc, #332]	@ (8006804 <_vfiprintf_r+0x21c>)
 80066b8:	f7f9 fda2 	bl	8000200 <memchr>
 80066bc:	9a04      	ldr	r2, [sp, #16]
 80066be:	b9d8      	cbnz	r0, 80066f8 <_vfiprintf_r+0x110>
 80066c0:	06d1      	lsls	r1, r2, #27
 80066c2:	bf44      	itt	mi
 80066c4:	2320      	movmi	r3, #32
 80066c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066ca:	0713      	lsls	r3, r2, #28
 80066cc:	bf44      	itt	mi
 80066ce:	232b      	movmi	r3, #43	@ 0x2b
 80066d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066d4:	f89a 3000 	ldrb.w	r3, [sl]
 80066d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80066da:	d015      	beq.n	8006708 <_vfiprintf_r+0x120>
 80066dc:	9a07      	ldr	r2, [sp, #28]
 80066de:	4654      	mov	r4, sl
 80066e0:	2000      	movs	r0, #0
 80066e2:	f04f 0c0a 	mov.w	ip, #10
 80066e6:	4621      	mov	r1, r4
 80066e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066ec:	3b30      	subs	r3, #48	@ 0x30
 80066ee:	2b09      	cmp	r3, #9
 80066f0:	d94b      	bls.n	800678a <_vfiprintf_r+0x1a2>
 80066f2:	b1b0      	cbz	r0, 8006722 <_vfiprintf_r+0x13a>
 80066f4:	9207      	str	r2, [sp, #28]
 80066f6:	e014      	b.n	8006722 <_vfiprintf_r+0x13a>
 80066f8:	eba0 0308 	sub.w	r3, r0, r8
 80066fc:	fa09 f303 	lsl.w	r3, r9, r3
 8006700:	4313      	orrs	r3, r2
 8006702:	9304      	str	r3, [sp, #16]
 8006704:	46a2      	mov	sl, r4
 8006706:	e7d2      	b.n	80066ae <_vfiprintf_r+0xc6>
 8006708:	9b03      	ldr	r3, [sp, #12]
 800670a:	1d19      	adds	r1, r3, #4
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	9103      	str	r1, [sp, #12]
 8006710:	2b00      	cmp	r3, #0
 8006712:	bfbb      	ittet	lt
 8006714:	425b      	neglt	r3, r3
 8006716:	f042 0202 	orrlt.w	r2, r2, #2
 800671a:	9307      	strge	r3, [sp, #28]
 800671c:	9307      	strlt	r3, [sp, #28]
 800671e:	bfb8      	it	lt
 8006720:	9204      	strlt	r2, [sp, #16]
 8006722:	7823      	ldrb	r3, [r4, #0]
 8006724:	2b2e      	cmp	r3, #46	@ 0x2e
 8006726:	d10a      	bne.n	800673e <_vfiprintf_r+0x156>
 8006728:	7863      	ldrb	r3, [r4, #1]
 800672a:	2b2a      	cmp	r3, #42	@ 0x2a
 800672c:	d132      	bne.n	8006794 <_vfiprintf_r+0x1ac>
 800672e:	9b03      	ldr	r3, [sp, #12]
 8006730:	1d1a      	adds	r2, r3, #4
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	9203      	str	r2, [sp, #12]
 8006736:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800673a:	3402      	adds	r4, #2
 800673c:	9305      	str	r3, [sp, #20]
 800673e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006814 <_vfiprintf_r+0x22c>
 8006742:	7821      	ldrb	r1, [r4, #0]
 8006744:	2203      	movs	r2, #3
 8006746:	4650      	mov	r0, sl
 8006748:	f7f9 fd5a 	bl	8000200 <memchr>
 800674c:	b138      	cbz	r0, 800675e <_vfiprintf_r+0x176>
 800674e:	9b04      	ldr	r3, [sp, #16]
 8006750:	eba0 000a 	sub.w	r0, r0, sl
 8006754:	2240      	movs	r2, #64	@ 0x40
 8006756:	4082      	lsls	r2, r0
 8006758:	4313      	orrs	r3, r2
 800675a:	3401      	adds	r4, #1
 800675c:	9304      	str	r3, [sp, #16]
 800675e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006762:	4829      	ldr	r0, [pc, #164]	@ (8006808 <_vfiprintf_r+0x220>)
 8006764:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006768:	2206      	movs	r2, #6
 800676a:	f7f9 fd49 	bl	8000200 <memchr>
 800676e:	2800      	cmp	r0, #0
 8006770:	d03f      	beq.n	80067f2 <_vfiprintf_r+0x20a>
 8006772:	4b26      	ldr	r3, [pc, #152]	@ (800680c <_vfiprintf_r+0x224>)
 8006774:	bb1b      	cbnz	r3, 80067be <_vfiprintf_r+0x1d6>
 8006776:	9b03      	ldr	r3, [sp, #12]
 8006778:	3307      	adds	r3, #7
 800677a:	f023 0307 	bic.w	r3, r3, #7
 800677e:	3308      	adds	r3, #8
 8006780:	9303      	str	r3, [sp, #12]
 8006782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006784:	443b      	add	r3, r7
 8006786:	9309      	str	r3, [sp, #36]	@ 0x24
 8006788:	e76a      	b.n	8006660 <_vfiprintf_r+0x78>
 800678a:	fb0c 3202 	mla	r2, ip, r2, r3
 800678e:	460c      	mov	r4, r1
 8006790:	2001      	movs	r0, #1
 8006792:	e7a8      	b.n	80066e6 <_vfiprintf_r+0xfe>
 8006794:	2300      	movs	r3, #0
 8006796:	3401      	adds	r4, #1
 8006798:	9305      	str	r3, [sp, #20]
 800679a:	4619      	mov	r1, r3
 800679c:	f04f 0c0a 	mov.w	ip, #10
 80067a0:	4620      	mov	r0, r4
 80067a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067a6:	3a30      	subs	r2, #48	@ 0x30
 80067a8:	2a09      	cmp	r2, #9
 80067aa:	d903      	bls.n	80067b4 <_vfiprintf_r+0x1cc>
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d0c6      	beq.n	800673e <_vfiprintf_r+0x156>
 80067b0:	9105      	str	r1, [sp, #20]
 80067b2:	e7c4      	b.n	800673e <_vfiprintf_r+0x156>
 80067b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80067b8:	4604      	mov	r4, r0
 80067ba:	2301      	movs	r3, #1
 80067bc:	e7f0      	b.n	80067a0 <_vfiprintf_r+0x1b8>
 80067be:	ab03      	add	r3, sp, #12
 80067c0:	9300      	str	r3, [sp, #0]
 80067c2:	462a      	mov	r2, r5
 80067c4:	4b12      	ldr	r3, [pc, #72]	@ (8006810 <_vfiprintf_r+0x228>)
 80067c6:	a904      	add	r1, sp, #16
 80067c8:	4630      	mov	r0, r6
 80067ca:	f7fc faf7 	bl	8002dbc <_printf_float>
 80067ce:	4607      	mov	r7, r0
 80067d0:	1c78      	adds	r0, r7, #1
 80067d2:	d1d6      	bne.n	8006782 <_vfiprintf_r+0x19a>
 80067d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067d6:	07d9      	lsls	r1, r3, #31
 80067d8:	d405      	bmi.n	80067e6 <_vfiprintf_r+0x1fe>
 80067da:	89ab      	ldrh	r3, [r5, #12]
 80067dc:	059a      	lsls	r2, r3, #22
 80067de:	d402      	bmi.n	80067e6 <_vfiprintf_r+0x1fe>
 80067e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067e2:	f7fd fac9 	bl	8003d78 <__retarget_lock_release_recursive>
 80067e6:	89ab      	ldrh	r3, [r5, #12]
 80067e8:	065b      	lsls	r3, r3, #25
 80067ea:	f53f af1f 	bmi.w	800662c <_vfiprintf_r+0x44>
 80067ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80067f0:	e71e      	b.n	8006630 <_vfiprintf_r+0x48>
 80067f2:	ab03      	add	r3, sp, #12
 80067f4:	9300      	str	r3, [sp, #0]
 80067f6:	462a      	mov	r2, r5
 80067f8:	4b05      	ldr	r3, [pc, #20]	@ (8006810 <_vfiprintf_r+0x228>)
 80067fa:	a904      	add	r1, sp, #16
 80067fc:	4630      	mov	r0, r6
 80067fe:	f7fc fd75 	bl	80032ec <_printf_i>
 8006802:	e7e4      	b.n	80067ce <_vfiprintf_r+0x1e6>
 8006804:	08007889 	.word	0x08007889
 8006808:	08007893 	.word	0x08007893
 800680c:	08002dbd 	.word	0x08002dbd
 8006810:	080065c3 	.word	0x080065c3
 8006814:	0800788f 	.word	0x0800788f

08006818 <__sflush_r>:
 8006818:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800681c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006820:	0716      	lsls	r6, r2, #28
 8006822:	4605      	mov	r5, r0
 8006824:	460c      	mov	r4, r1
 8006826:	d454      	bmi.n	80068d2 <__sflush_r+0xba>
 8006828:	684b      	ldr	r3, [r1, #4]
 800682a:	2b00      	cmp	r3, #0
 800682c:	dc02      	bgt.n	8006834 <__sflush_r+0x1c>
 800682e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006830:	2b00      	cmp	r3, #0
 8006832:	dd48      	ble.n	80068c6 <__sflush_r+0xae>
 8006834:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006836:	2e00      	cmp	r6, #0
 8006838:	d045      	beq.n	80068c6 <__sflush_r+0xae>
 800683a:	2300      	movs	r3, #0
 800683c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006840:	682f      	ldr	r7, [r5, #0]
 8006842:	6a21      	ldr	r1, [r4, #32]
 8006844:	602b      	str	r3, [r5, #0]
 8006846:	d030      	beq.n	80068aa <__sflush_r+0x92>
 8006848:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800684a:	89a3      	ldrh	r3, [r4, #12]
 800684c:	0759      	lsls	r1, r3, #29
 800684e:	d505      	bpl.n	800685c <__sflush_r+0x44>
 8006850:	6863      	ldr	r3, [r4, #4]
 8006852:	1ad2      	subs	r2, r2, r3
 8006854:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006856:	b10b      	cbz	r3, 800685c <__sflush_r+0x44>
 8006858:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800685a:	1ad2      	subs	r2, r2, r3
 800685c:	2300      	movs	r3, #0
 800685e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006860:	6a21      	ldr	r1, [r4, #32]
 8006862:	4628      	mov	r0, r5
 8006864:	47b0      	blx	r6
 8006866:	1c43      	adds	r3, r0, #1
 8006868:	89a3      	ldrh	r3, [r4, #12]
 800686a:	d106      	bne.n	800687a <__sflush_r+0x62>
 800686c:	6829      	ldr	r1, [r5, #0]
 800686e:	291d      	cmp	r1, #29
 8006870:	d82b      	bhi.n	80068ca <__sflush_r+0xb2>
 8006872:	4a2a      	ldr	r2, [pc, #168]	@ (800691c <__sflush_r+0x104>)
 8006874:	410a      	asrs	r2, r1
 8006876:	07d6      	lsls	r6, r2, #31
 8006878:	d427      	bmi.n	80068ca <__sflush_r+0xb2>
 800687a:	2200      	movs	r2, #0
 800687c:	6062      	str	r2, [r4, #4]
 800687e:	04d9      	lsls	r1, r3, #19
 8006880:	6922      	ldr	r2, [r4, #16]
 8006882:	6022      	str	r2, [r4, #0]
 8006884:	d504      	bpl.n	8006890 <__sflush_r+0x78>
 8006886:	1c42      	adds	r2, r0, #1
 8006888:	d101      	bne.n	800688e <__sflush_r+0x76>
 800688a:	682b      	ldr	r3, [r5, #0]
 800688c:	b903      	cbnz	r3, 8006890 <__sflush_r+0x78>
 800688e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006890:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006892:	602f      	str	r7, [r5, #0]
 8006894:	b1b9      	cbz	r1, 80068c6 <__sflush_r+0xae>
 8006896:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800689a:	4299      	cmp	r1, r3
 800689c:	d002      	beq.n	80068a4 <__sflush_r+0x8c>
 800689e:	4628      	mov	r0, r5
 80068a0:	f7fe f8ea 	bl	8004a78 <_free_r>
 80068a4:	2300      	movs	r3, #0
 80068a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80068a8:	e00d      	b.n	80068c6 <__sflush_r+0xae>
 80068aa:	2301      	movs	r3, #1
 80068ac:	4628      	mov	r0, r5
 80068ae:	47b0      	blx	r6
 80068b0:	4602      	mov	r2, r0
 80068b2:	1c50      	adds	r0, r2, #1
 80068b4:	d1c9      	bne.n	800684a <__sflush_r+0x32>
 80068b6:	682b      	ldr	r3, [r5, #0]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d0c6      	beq.n	800684a <__sflush_r+0x32>
 80068bc:	2b1d      	cmp	r3, #29
 80068be:	d001      	beq.n	80068c4 <__sflush_r+0xac>
 80068c0:	2b16      	cmp	r3, #22
 80068c2:	d11e      	bne.n	8006902 <__sflush_r+0xea>
 80068c4:	602f      	str	r7, [r5, #0]
 80068c6:	2000      	movs	r0, #0
 80068c8:	e022      	b.n	8006910 <__sflush_r+0xf8>
 80068ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068ce:	b21b      	sxth	r3, r3
 80068d0:	e01b      	b.n	800690a <__sflush_r+0xf2>
 80068d2:	690f      	ldr	r7, [r1, #16]
 80068d4:	2f00      	cmp	r7, #0
 80068d6:	d0f6      	beq.n	80068c6 <__sflush_r+0xae>
 80068d8:	0793      	lsls	r3, r2, #30
 80068da:	680e      	ldr	r6, [r1, #0]
 80068dc:	bf08      	it	eq
 80068de:	694b      	ldreq	r3, [r1, #20]
 80068e0:	600f      	str	r7, [r1, #0]
 80068e2:	bf18      	it	ne
 80068e4:	2300      	movne	r3, #0
 80068e6:	eba6 0807 	sub.w	r8, r6, r7
 80068ea:	608b      	str	r3, [r1, #8]
 80068ec:	f1b8 0f00 	cmp.w	r8, #0
 80068f0:	dde9      	ble.n	80068c6 <__sflush_r+0xae>
 80068f2:	6a21      	ldr	r1, [r4, #32]
 80068f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80068f6:	4643      	mov	r3, r8
 80068f8:	463a      	mov	r2, r7
 80068fa:	4628      	mov	r0, r5
 80068fc:	47b0      	blx	r6
 80068fe:	2800      	cmp	r0, #0
 8006900:	dc08      	bgt.n	8006914 <__sflush_r+0xfc>
 8006902:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006906:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800690a:	81a3      	strh	r3, [r4, #12]
 800690c:	f04f 30ff 	mov.w	r0, #4294967295
 8006910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006914:	4407      	add	r7, r0
 8006916:	eba8 0800 	sub.w	r8, r8, r0
 800691a:	e7e7      	b.n	80068ec <__sflush_r+0xd4>
 800691c:	dfbffffe 	.word	0xdfbffffe

08006920 <_fflush_r>:
 8006920:	b538      	push	{r3, r4, r5, lr}
 8006922:	690b      	ldr	r3, [r1, #16]
 8006924:	4605      	mov	r5, r0
 8006926:	460c      	mov	r4, r1
 8006928:	b913      	cbnz	r3, 8006930 <_fflush_r+0x10>
 800692a:	2500      	movs	r5, #0
 800692c:	4628      	mov	r0, r5
 800692e:	bd38      	pop	{r3, r4, r5, pc}
 8006930:	b118      	cbz	r0, 800693a <_fflush_r+0x1a>
 8006932:	6a03      	ldr	r3, [r0, #32]
 8006934:	b90b      	cbnz	r3, 800693a <_fflush_r+0x1a>
 8006936:	f7fd f899 	bl	8003a6c <__sinit>
 800693a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d0f3      	beq.n	800692a <_fflush_r+0xa>
 8006942:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006944:	07d0      	lsls	r0, r2, #31
 8006946:	d404      	bmi.n	8006952 <_fflush_r+0x32>
 8006948:	0599      	lsls	r1, r3, #22
 800694a:	d402      	bmi.n	8006952 <_fflush_r+0x32>
 800694c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800694e:	f7fd fa12 	bl	8003d76 <__retarget_lock_acquire_recursive>
 8006952:	4628      	mov	r0, r5
 8006954:	4621      	mov	r1, r4
 8006956:	f7ff ff5f 	bl	8006818 <__sflush_r>
 800695a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800695c:	07da      	lsls	r2, r3, #31
 800695e:	4605      	mov	r5, r0
 8006960:	d4e4      	bmi.n	800692c <_fflush_r+0xc>
 8006962:	89a3      	ldrh	r3, [r4, #12]
 8006964:	059b      	lsls	r3, r3, #22
 8006966:	d4e1      	bmi.n	800692c <_fflush_r+0xc>
 8006968:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800696a:	f7fd fa05 	bl	8003d78 <__retarget_lock_release_recursive>
 800696e:	e7dd      	b.n	800692c <_fflush_r+0xc>

08006970 <fiprintf>:
 8006970:	b40e      	push	{r1, r2, r3}
 8006972:	b503      	push	{r0, r1, lr}
 8006974:	4601      	mov	r1, r0
 8006976:	ab03      	add	r3, sp, #12
 8006978:	4805      	ldr	r0, [pc, #20]	@ (8006990 <fiprintf+0x20>)
 800697a:	f853 2b04 	ldr.w	r2, [r3], #4
 800697e:	6800      	ldr	r0, [r0, #0]
 8006980:	9301      	str	r3, [sp, #4]
 8006982:	f7ff fe31 	bl	80065e8 <_vfiprintf_r>
 8006986:	b002      	add	sp, #8
 8006988:	f85d eb04 	ldr.w	lr, [sp], #4
 800698c:	b003      	add	sp, #12
 800698e:	4770      	bx	lr
 8006990:	20000018 	.word	0x20000018

08006994 <__swbuf_r>:
 8006994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006996:	460e      	mov	r6, r1
 8006998:	4614      	mov	r4, r2
 800699a:	4605      	mov	r5, r0
 800699c:	b118      	cbz	r0, 80069a6 <__swbuf_r+0x12>
 800699e:	6a03      	ldr	r3, [r0, #32]
 80069a0:	b90b      	cbnz	r3, 80069a6 <__swbuf_r+0x12>
 80069a2:	f7fd f863 	bl	8003a6c <__sinit>
 80069a6:	69a3      	ldr	r3, [r4, #24]
 80069a8:	60a3      	str	r3, [r4, #8]
 80069aa:	89a3      	ldrh	r3, [r4, #12]
 80069ac:	071a      	lsls	r2, r3, #28
 80069ae:	d501      	bpl.n	80069b4 <__swbuf_r+0x20>
 80069b0:	6923      	ldr	r3, [r4, #16]
 80069b2:	b943      	cbnz	r3, 80069c6 <__swbuf_r+0x32>
 80069b4:	4621      	mov	r1, r4
 80069b6:	4628      	mov	r0, r5
 80069b8:	f000 f82a 	bl	8006a10 <__swsetup_r>
 80069bc:	b118      	cbz	r0, 80069c6 <__swbuf_r+0x32>
 80069be:	f04f 37ff 	mov.w	r7, #4294967295
 80069c2:	4638      	mov	r0, r7
 80069c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	6922      	ldr	r2, [r4, #16]
 80069ca:	1a98      	subs	r0, r3, r2
 80069cc:	6963      	ldr	r3, [r4, #20]
 80069ce:	b2f6      	uxtb	r6, r6
 80069d0:	4283      	cmp	r3, r0
 80069d2:	4637      	mov	r7, r6
 80069d4:	dc05      	bgt.n	80069e2 <__swbuf_r+0x4e>
 80069d6:	4621      	mov	r1, r4
 80069d8:	4628      	mov	r0, r5
 80069da:	f7ff ffa1 	bl	8006920 <_fflush_r>
 80069de:	2800      	cmp	r0, #0
 80069e0:	d1ed      	bne.n	80069be <__swbuf_r+0x2a>
 80069e2:	68a3      	ldr	r3, [r4, #8]
 80069e4:	3b01      	subs	r3, #1
 80069e6:	60a3      	str	r3, [r4, #8]
 80069e8:	6823      	ldr	r3, [r4, #0]
 80069ea:	1c5a      	adds	r2, r3, #1
 80069ec:	6022      	str	r2, [r4, #0]
 80069ee:	701e      	strb	r6, [r3, #0]
 80069f0:	6962      	ldr	r2, [r4, #20]
 80069f2:	1c43      	adds	r3, r0, #1
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d004      	beq.n	8006a02 <__swbuf_r+0x6e>
 80069f8:	89a3      	ldrh	r3, [r4, #12]
 80069fa:	07db      	lsls	r3, r3, #31
 80069fc:	d5e1      	bpl.n	80069c2 <__swbuf_r+0x2e>
 80069fe:	2e0a      	cmp	r6, #10
 8006a00:	d1df      	bne.n	80069c2 <__swbuf_r+0x2e>
 8006a02:	4621      	mov	r1, r4
 8006a04:	4628      	mov	r0, r5
 8006a06:	f7ff ff8b 	bl	8006920 <_fflush_r>
 8006a0a:	2800      	cmp	r0, #0
 8006a0c:	d0d9      	beq.n	80069c2 <__swbuf_r+0x2e>
 8006a0e:	e7d6      	b.n	80069be <__swbuf_r+0x2a>

08006a10 <__swsetup_r>:
 8006a10:	b538      	push	{r3, r4, r5, lr}
 8006a12:	4b29      	ldr	r3, [pc, #164]	@ (8006ab8 <__swsetup_r+0xa8>)
 8006a14:	4605      	mov	r5, r0
 8006a16:	6818      	ldr	r0, [r3, #0]
 8006a18:	460c      	mov	r4, r1
 8006a1a:	b118      	cbz	r0, 8006a24 <__swsetup_r+0x14>
 8006a1c:	6a03      	ldr	r3, [r0, #32]
 8006a1e:	b90b      	cbnz	r3, 8006a24 <__swsetup_r+0x14>
 8006a20:	f7fd f824 	bl	8003a6c <__sinit>
 8006a24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a28:	0719      	lsls	r1, r3, #28
 8006a2a:	d422      	bmi.n	8006a72 <__swsetup_r+0x62>
 8006a2c:	06da      	lsls	r2, r3, #27
 8006a2e:	d407      	bmi.n	8006a40 <__swsetup_r+0x30>
 8006a30:	2209      	movs	r2, #9
 8006a32:	602a      	str	r2, [r5, #0]
 8006a34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a38:	81a3      	strh	r3, [r4, #12]
 8006a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a3e:	e033      	b.n	8006aa8 <__swsetup_r+0x98>
 8006a40:	0758      	lsls	r0, r3, #29
 8006a42:	d512      	bpl.n	8006a6a <__swsetup_r+0x5a>
 8006a44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a46:	b141      	cbz	r1, 8006a5a <__swsetup_r+0x4a>
 8006a48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a4c:	4299      	cmp	r1, r3
 8006a4e:	d002      	beq.n	8006a56 <__swsetup_r+0x46>
 8006a50:	4628      	mov	r0, r5
 8006a52:	f7fe f811 	bl	8004a78 <_free_r>
 8006a56:	2300      	movs	r3, #0
 8006a58:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a5a:	89a3      	ldrh	r3, [r4, #12]
 8006a5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006a60:	81a3      	strh	r3, [r4, #12]
 8006a62:	2300      	movs	r3, #0
 8006a64:	6063      	str	r3, [r4, #4]
 8006a66:	6923      	ldr	r3, [r4, #16]
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	89a3      	ldrh	r3, [r4, #12]
 8006a6c:	f043 0308 	orr.w	r3, r3, #8
 8006a70:	81a3      	strh	r3, [r4, #12]
 8006a72:	6923      	ldr	r3, [r4, #16]
 8006a74:	b94b      	cbnz	r3, 8006a8a <__swsetup_r+0x7a>
 8006a76:	89a3      	ldrh	r3, [r4, #12]
 8006a78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a80:	d003      	beq.n	8006a8a <__swsetup_r+0x7a>
 8006a82:	4621      	mov	r1, r4
 8006a84:	4628      	mov	r0, r5
 8006a86:	f000 fc25 	bl	80072d4 <__smakebuf_r>
 8006a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a8e:	f013 0201 	ands.w	r2, r3, #1
 8006a92:	d00a      	beq.n	8006aaa <__swsetup_r+0x9a>
 8006a94:	2200      	movs	r2, #0
 8006a96:	60a2      	str	r2, [r4, #8]
 8006a98:	6962      	ldr	r2, [r4, #20]
 8006a9a:	4252      	negs	r2, r2
 8006a9c:	61a2      	str	r2, [r4, #24]
 8006a9e:	6922      	ldr	r2, [r4, #16]
 8006aa0:	b942      	cbnz	r2, 8006ab4 <__swsetup_r+0xa4>
 8006aa2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006aa6:	d1c5      	bne.n	8006a34 <__swsetup_r+0x24>
 8006aa8:	bd38      	pop	{r3, r4, r5, pc}
 8006aaa:	0799      	lsls	r1, r3, #30
 8006aac:	bf58      	it	pl
 8006aae:	6962      	ldrpl	r2, [r4, #20]
 8006ab0:	60a2      	str	r2, [r4, #8]
 8006ab2:	e7f4      	b.n	8006a9e <__swsetup_r+0x8e>
 8006ab4:	2000      	movs	r0, #0
 8006ab6:	e7f7      	b.n	8006aa8 <__swsetup_r+0x98>
 8006ab8:	20000018 	.word	0x20000018

08006abc <memmove>:
 8006abc:	4288      	cmp	r0, r1
 8006abe:	b510      	push	{r4, lr}
 8006ac0:	eb01 0402 	add.w	r4, r1, r2
 8006ac4:	d902      	bls.n	8006acc <memmove+0x10>
 8006ac6:	4284      	cmp	r4, r0
 8006ac8:	4623      	mov	r3, r4
 8006aca:	d807      	bhi.n	8006adc <memmove+0x20>
 8006acc:	1e43      	subs	r3, r0, #1
 8006ace:	42a1      	cmp	r1, r4
 8006ad0:	d008      	beq.n	8006ae4 <memmove+0x28>
 8006ad2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ad6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ada:	e7f8      	b.n	8006ace <memmove+0x12>
 8006adc:	4402      	add	r2, r0
 8006ade:	4601      	mov	r1, r0
 8006ae0:	428a      	cmp	r2, r1
 8006ae2:	d100      	bne.n	8006ae6 <memmove+0x2a>
 8006ae4:	bd10      	pop	{r4, pc}
 8006ae6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006aea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006aee:	e7f7      	b.n	8006ae0 <memmove+0x24>

08006af0 <strncmp>:
 8006af0:	b510      	push	{r4, lr}
 8006af2:	b16a      	cbz	r2, 8006b10 <strncmp+0x20>
 8006af4:	3901      	subs	r1, #1
 8006af6:	1884      	adds	r4, r0, r2
 8006af8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006afc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d103      	bne.n	8006b0c <strncmp+0x1c>
 8006b04:	42a0      	cmp	r0, r4
 8006b06:	d001      	beq.n	8006b0c <strncmp+0x1c>
 8006b08:	2a00      	cmp	r2, #0
 8006b0a:	d1f5      	bne.n	8006af8 <strncmp+0x8>
 8006b0c:	1ad0      	subs	r0, r2, r3
 8006b0e:	bd10      	pop	{r4, pc}
 8006b10:	4610      	mov	r0, r2
 8006b12:	e7fc      	b.n	8006b0e <strncmp+0x1e>

08006b14 <_sbrk_r>:
 8006b14:	b538      	push	{r3, r4, r5, lr}
 8006b16:	4d06      	ldr	r5, [pc, #24]	@ (8006b30 <_sbrk_r+0x1c>)
 8006b18:	2300      	movs	r3, #0
 8006b1a:	4604      	mov	r4, r0
 8006b1c:	4608      	mov	r0, r1
 8006b1e:	602b      	str	r3, [r5, #0]
 8006b20:	f7fa fc76 	bl	8001410 <_sbrk>
 8006b24:	1c43      	adds	r3, r0, #1
 8006b26:	d102      	bne.n	8006b2e <_sbrk_r+0x1a>
 8006b28:	682b      	ldr	r3, [r5, #0]
 8006b2a:	b103      	cbz	r3, 8006b2e <_sbrk_r+0x1a>
 8006b2c:	6023      	str	r3, [r4, #0]
 8006b2e:	bd38      	pop	{r3, r4, r5, pc}
 8006b30:	2000047c 	.word	0x2000047c
 8006b34:	00000000 	.word	0x00000000

08006b38 <nan>:
 8006b38:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006b40 <nan+0x8>
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop
 8006b40:	00000000 	.word	0x00000000
 8006b44:	7ff80000 	.word	0x7ff80000

08006b48 <abort>:
 8006b48:	b508      	push	{r3, lr}
 8006b4a:	2006      	movs	r0, #6
 8006b4c:	f000 fc26 	bl	800739c <raise>
 8006b50:	2001      	movs	r0, #1
 8006b52:	f7fa fbe5 	bl	8001320 <_exit>

08006b56 <_calloc_r>:
 8006b56:	b570      	push	{r4, r5, r6, lr}
 8006b58:	fba1 5402 	umull	r5, r4, r1, r2
 8006b5c:	b93c      	cbnz	r4, 8006b6e <_calloc_r+0x18>
 8006b5e:	4629      	mov	r1, r5
 8006b60:	f7fd fffe 	bl	8004b60 <_malloc_r>
 8006b64:	4606      	mov	r6, r0
 8006b66:	b928      	cbnz	r0, 8006b74 <_calloc_r+0x1e>
 8006b68:	2600      	movs	r6, #0
 8006b6a:	4630      	mov	r0, r6
 8006b6c:	bd70      	pop	{r4, r5, r6, pc}
 8006b6e:	220c      	movs	r2, #12
 8006b70:	6002      	str	r2, [r0, #0]
 8006b72:	e7f9      	b.n	8006b68 <_calloc_r+0x12>
 8006b74:	462a      	mov	r2, r5
 8006b76:	4621      	mov	r1, r4
 8006b78:	f7fd f823 	bl	8003bc2 <memset>
 8006b7c:	e7f5      	b.n	8006b6a <_calloc_r+0x14>

08006b7e <rshift>:
 8006b7e:	6903      	ldr	r3, [r0, #16]
 8006b80:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006b84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b88:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006b8c:	f100 0414 	add.w	r4, r0, #20
 8006b90:	dd45      	ble.n	8006c1e <rshift+0xa0>
 8006b92:	f011 011f 	ands.w	r1, r1, #31
 8006b96:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006b9a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006b9e:	d10c      	bne.n	8006bba <rshift+0x3c>
 8006ba0:	f100 0710 	add.w	r7, r0, #16
 8006ba4:	4629      	mov	r1, r5
 8006ba6:	42b1      	cmp	r1, r6
 8006ba8:	d334      	bcc.n	8006c14 <rshift+0x96>
 8006baa:	1a9b      	subs	r3, r3, r2
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	1eea      	subs	r2, r5, #3
 8006bb0:	4296      	cmp	r6, r2
 8006bb2:	bf38      	it	cc
 8006bb4:	2300      	movcc	r3, #0
 8006bb6:	4423      	add	r3, r4
 8006bb8:	e015      	b.n	8006be6 <rshift+0x68>
 8006bba:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006bbe:	f1c1 0820 	rsb	r8, r1, #32
 8006bc2:	40cf      	lsrs	r7, r1
 8006bc4:	f105 0e04 	add.w	lr, r5, #4
 8006bc8:	46a1      	mov	r9, r4
 8006bca:	4576      	cmp	r6, lr
 8006bcc:	46f4      	mov	ip, lr
 8006bce:	d815      	bhi.n	8006bfc <rshift+0x7e>
 8006bd0:	1a9a      	subs	r2, r3, r2
 8006bd2:	0092      	lsls	r2, r2, #2
 8006bd4:	3a04      	subs	r2, #4
 8006bd6:	3501      	adds	r5, #1
 8006bd8:	42ae      	cmp	r6, r5
 8006bda:	bf38      	it	cc
 8006bdc:	2200      	movcc	r2, #0
 8006bde:	18a3      	adds	r3, r4, r2
 8006be0:	50a7      	str	r7, [r4, r2]
 8006be2:	b107      	cbz	r7, 8006be6 <rshift+0x68>
 8006be4:	3304      	adds	r3, #4
 8006be6:	1b1a      	subs	r2, r3, r4
 8006be8:	42a3      	cmp	r3, r4
 8006bea:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006bee:	bf08      	it	eq
 8006bf0:	2300      	moveq	r3, #0
 8006bf2:	6102      	str	r2, [r0, #16]
 8006bf4:	bf08      	it	eq
 8006bf6:	6143      	streq	r3, [r0, #20]
 8006bf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006bfc:	f8dc c000 	ldr.w	ip, [ip]
 8006c00:	fa0c fc08 	lsl.w	ip, ip, r8
 8006c04:	ea4c 0707 	orr.w	r7, ip, r7
 8006c08:	f849 7b04 	str.w	r7, [r9], #4
 8006c0c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006c10:	40cf      	lsrs	r7, r1
 8006c12:	e7da      	b.n	8006bca <rshift+0x4c>
 8006c14:	f851 cb04 	ldr.w	ip, [r1], #4
 8006c18:	f847 cf04 	str.w	ip, [r7, #4]!
 8006c1c:	e7c3      	b.n	8006ba6 <rshift+0x28>
 8006c1e:	4623      	mov	r3, r4
 8006c20:	e7e1      	b.n	8006be6 <rshift+0x68>

08006c22 <__hexdig_fun>:
 8006c22:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8006c26:	2b09      	cmp	r3, #9
 8006c28:	d802      	bhi.n	8006c30 <__hexdig_fun+0xe>
 8006c2a:	3820      	subs	r0, #32
 8006c2c:	b2c0      	uxtb	r0, r0
 8006c2e:	4770      	bx	lr
 8006c30:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8006c34:	2b05      	cmp	r3, #5
 8006c36:	d801      	bhi.n	8006c3c <__hexdig_fun+0x1a>
 8006c38:	3847      	subs	r0, #71	@ 0x47
 8006c3a:	e7f7      	b.n	8006c2c <__hexdig_fun+0xa>
 8006c3c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8006c40:	2b05      	cmp	r3, #5
 8006c42:	d801      	bhi.n	8006c48 <__hexdig_fun+0x26>
 8006c44:	3827      	subs	r0, #39	@ 0x27
 8006c46:	e7f1      	b.n	8006c2c <__hexdig_fun+0xa>
 8006c48:	2000      	movs	r0, #0
 8006c4a:	4770      	bx	lr

08006c4c <__gethex>:
 8006c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c50:	b085      	sub	sp, #20
 8006c52:	468a      	mov	sl, r1
 8006c54:	9302      	str	r3, [sp, #8]
 8006c56:	680b      	ldr	r3, [r1, #0]
 8006c58:	9001      	str	r0, [sp, #4]
 8006c5a:	4690      	mov	r8, r2
 8006c5c:	1c9c      	adds	r4, r3, #2
 8006c5e:	46a1      	mov	r9, r4
 8006c60:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006c64:	2830      	cmp	r0, #48	@ 0x30
 8006c66:	d0fa      	beq.n	8006c5e <__gethex+0x12>
 8006c68:	eba9 0303 	sub.w	r3, r9, r3
 8006c6c:	f1a3 0b02 	sub.w	fp, r3, #2
 8006c70:	f7ff ffd7 	bl	8006c22 <__hexdig_fun>
 8006c74:	4605      	mov	r5, r0
 8006c76:	2800      	cmp	r0, #0
 8006c78:	d168      	bne.n	8006d4c <__gethex+0x100>
 8006c7a:	49a0      	ldr	r1, [pc, #640]	@ (8006efc <__gethex+0x2b0>)
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	4648      	mov	r0, r9
 8006c80:	f7ff ff36 	bl	8006af0 <strncmp>
 8006c84:	4607      	mov	r7, r0
 8006c86:	2800      	cmp	r0, #0
 8006c88:	d167      	bne.n	8006d5a <__gethex+0x10e>
 8006c8a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8006c8e:	4626      	mov	r6, r4
 8006c90:	f7ff ffc7 	bl	8006c22 <__hexdig_fun>
 8006c94:	2800      	cmp	r0, #0
 8006c96:	d062      	beq.n	8006d5e <__gethex+0x112>
 8006c98:	4623      	mov	r3, r4
 8006c9a:	7818      	ldrb	r0, [r3, #0]
 8006c9c:	2830      	cmp	r0, #48	@ 0x30
 8006c9e:	4699      	mov	r9, r3
 8006ca0:	f103 0301 	add.w	r3, r3, #1
 8006ca4:	d0f9      	beq.n	8006c9a <__gethex+0x4e>
 8006ca6:	f7ff ffbc 	bl	8006c22 <__hexdig_fun>
 8006caa:	fab0 f580 	clz	r5, r0
 8006cae:	096d      	lsrs	r5, r5, #5
 8006cb0:	f04f 0b01 	mov.w	fp, #1
 8006cb4:	464a      	mov	r2, r9
 8006cb6:	4616      	mov	r6, r2
 8006cb8:	3201      	adds	r2, #1
 8006cba:	7830      	ldrb	r0, [r6, #0]
 8006cbc:	f7ff ffb1 	bl	8006c22 <__hexdig_fun>
 8006cc0:	2800      	cmp	r0, #0
 8006cc2:	d1f8      	bne.n	8006cb6 <__gethex+0x6a>
 8006cc4:	498d      	ldr	r1, [pc, #564]	@ (8006efc <__gethex+0x2b0>)
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	4630      	mov	r0, r6
 8006cca:	f7ff ff11 	bl	8006af0 <strncmp>
 8006cce:	2800      	cmp	r0, #0
 8006cd0:	d13f      	bne.n	8006d52 <__gethex+0x106>
 8006cd2:	b944      	cbnz	r4, 8006ce6 <__gethex+0x9a>
 8006cd4:	1c74      	adds	r4, r6, #1
 8006cd6:	4622      	mov	r2, r4
 8006cd8:	4616      	mov	r6, r2
 8006cda:	3201      	adds	r2, #1
 8006cdc:	7830      	ldrb	r0, [r6, #0]
 8006cde:	f7ff ffa0 	bl	8006c22 <__hexdig_fun>
 8006ce2:	2800      	cmp	r0, #0
 8006ce4:	d1f8      	bne.n	8006cd8 <__gethex+0x8c>
 8006ce6:	1ba4      	subs	r4, r4, r6
 8006ce8:	00a7      	lsls	r7, r4, #2
 8006cea:	7833      	ldrb	r3, [r6, #0]
 8006cec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006cf0:	2b50      	cmp	r3, #80	@ 0x50
 8006cf2:	d13e      	bne.n	8006d72 <__gethex+0x126>
 8006cf4:	7873      	ldrb	r3, [r6, #1]
 8006cf6:	2b2b      	cmp	r3, #43	@ 0x2b
 8006cf8:	d033      	beq.n	8006d62 <__gethex+0x116>
 8006cfa:	2b2d      	cmp	r3, #45	@ 0x2d
 8006cfc:	d034      	beq.n	8006d68 <__gethex+0x11c>
 8006cfe:	1c71      	adds	r1, r6, #1
 8006d00:	2400      	movs	r4, #0
 8006d02:	7808      	ldrb	r0, [r1, #0]
 8006d04:	f7ff ff8d 	bl	8006c22 <__hexdig_fun>
 8006d08:	1e43      	subs	r3, r0, #1
 8006d0a:	b2db      	uxtb	r3, r3
 8006d0c:	2b18      	cmp	r3, #24
 8006d0e:	d830      	bhi.n	8006d72 <__gethex+0x126>
 8006d10:	f1a0 0210 	sub.w	r2, r0, #16
 8006d14:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006d18:	f7ff ff83 	bl	8006c22 <__hexdig_fun>
 8006d1c:	f100 3cff 	add.w	ip, r0, #4294967295
 8006d20:	fa5f fc8c 	uxtb.w	ip, ip
 8006d24:	f1bc 0f18 	cmp.w	ip, #24
 8006d28:	f04f 030a 	mov.w	r3, #10
 8006d2c:	d91e      	bls.n	8006d6c <__gethex+0x120>
 8006d2e:	b104      	cbz	r4, 8006d32 <__gethex+0xe6>
 8006d30:	4252      	negs	r2, r2
 8006d32:	4417      	add	r7, r2
 8006d34:	f8ca 1000 	str.w	r1, [sl]
 8006d38:	b1ed      	cbz	r5, 8006d76 <__gethex+0x12a>
 8006d3a:	f1bb 0f00 	cmp.w	fp, #0
 8006d3e:	bf0c      	ite	eq
 8006d40:	2506      	moveq	r5, #6
 8006d42:	2500      	movne	r5, #0
 8006d44:	4628      	mov	r0, r5
 8006d46:	b005      	add	sp, #20
 8006d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d4c:	2500      	movs	r5, #0
 8006d4e:	462c      	mov	r4, r5
 8006d50:	e7b0      	b.n	8006cb4 <__gethex+0x68>
 8006d52:	2c00      	cmp	r4, #0
 8006d54:	d1c7      	bne.n	8006ce6 <__gethex+0x9a>
 8006d56:	4627      	mov	r7, r4
 8006d58:	e7c7      	b.n	8006cea <__gethex+0x9e>
 8006d5a:	464e      	mov	r6, r9
 8006d5c:	462f      	mov	r7, r5
 8006d5e:	2501      	movs	r5, #1
 8006d60:	e7c3      	b.n	8006cea <__gethex+0x9e>
 8006d62:	2400      	movs	r4, #0
 8006d64:	1cb1      	adds	r1, r6, #2
 8006d66:	e7cc      	b.n	8006d02 <__gethex+0xb6>
 8006d68:	2401      	movs	r4, #1
 8006d6a:	e7fb      	b.n	8006d64 <__gethex+0x118>
 8006d6c:	fb03 0002 	mla	r0, r3, r2, r0
 8006d70:	e7ce      	b.n	8006d10 <__gethex+0xc4>
 8006d72:	4631      	mov	r1, r6
 8006d74:	e7de      	b.n	8006d34 <__gethex+0xe8>
 8006d76:	eba6 0309 	sub.w	r3, r6, r9
 8006d7a:	3b01      	subs	r3, #1
 8006d7c:	4629      	mov	r1, r5
 8006d7e:	2b07      	cmp	r3, #7
 8006d80:	dc0a      	bgt.n	8006d98 <__gethex+0x14c>
 8006d82:	9801      	ldr	r0, [sp, #4]
 8006d84:	f7fd ff78 	bl	8004c78 <_Balloc>
 8006d88:	4604      	mov	r4, r0
 8006d8a:	b940      	cbnz	r0, 8006d9e <__gethex+0x152>
 8006d8c:	4b5c      	ldr	r3, [pc, #368]	@ (8006f00 <__gethex+0x2b4>)
 8006d8e:	4602      	mov	r2, r0
 8006d90:	21e4      	movs	r1, #228	@ 0xe4
 8006d92:	485c      	ldr	r0, [pc, #368]	@ (8006f04 <__gethex+0x2b8>)
 8006d94:	f7fd f806 	bl	8003da4 <__assert_func>
 8006d98:	3101      	adds	r1, #1
 8006d9a:	105b      	asrs	r3, r3, #1
 8006d9c:	e7ef      	b.n	8006d7e <__gethex+0x132>
 8006d9e:	f100 0a14 	add.w	sl, r0, #20
 8006da2:	2300      	movs	r3, #0
 8006da4:	4655      	mov	r5, sl
 8006da6:	469b      	mov	fp, r3
 8006da8:	45b1      	cmp	r9, r6
 8006daa:	d337      	bcc.n	8006e1c <__gethex+0x1d0>
 8006dac:	f845 bb04 	str.w	fp, [r5], #4
 8006db0:	eba5 050a 	sub.w	r5, r5, sl
 8006db4:	10ad      	asrs	r5, r5, #2
 8006db6:	6125      	str	r5, [r4, #16]
 8006db8:	4658      	mov	r0, fp
 8006dba:	f7fe f84f 	bl	8004e5c <__hi0bits>
 8006dbe:	016d      	lsls	r5, r5, #5
 8006dc0:	f8d8 6000 	ldr.w	r6, [r8]
 8006dc4:	1a2d      	subs	r5, r5, r0
 8006dc6:	42b5      	cmp	r5, r6
 8006dc8:	dd54      	ble.n	8006e74 <__gethex+0x228>
 8006dca:	1bad      	subs	r5, r5, r6
 8006dcc:	4629      	mov	r1, r5
 8006dce:	4620      	mov	r0, r4
 8006dd0:	f7fe fbe3 	bl	800559a <__any_on>
 8006dd4:	4681      	mov	r9, r0
 8006dd6:	b178      	cbz	r0, 8006df8 <__gethex+0x1ac>
 8006dd8:	1e6b      	subs	r3, r5, #1
 8006dda:	1159      	asrs	r1, r3, #5
 8006ddc:	f003 021f 	and.w	r2, r3, #31
 8006de0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006de4:	f04f 0901 	mov.w	r9, #1
 8006de8:	fa09 f202 	lsl.w	r2, r9, r2
 8006dec:	420a      	tst	r2, r1
 8006dee:	d003      	beq.n	8006df8 <__gethex+0x1ac>
 8006df0:	454b      	cmp	r3, r9
 8006df2:	dc36      	bgt.n	8006e62 <__gethex+0x216>
 8006df4:	f04f 0902 	mov.w	r9, #2
 8006df8:	4629      	mov	r1, r5
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	f7ff febf 	bl	8006b7e <rshift>
 8006e00:	442f      	add	r7, r5
 8006e02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006e06:	42bb      	cmp	r3, r7
 8006e08:	da42      	bge.n	8006e90 <__gethex+0x244>
 8006e0a:	9801      	ldr	r0, [sp, #4]
 8006e0c:	4621      	mov	r1, r4
 8006e0e:	f7fd ff73 	bl	8004cf8 <_Bfree>
 8006e12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e14:	2300      	movs	r3, #0
 8006e16:	6013      	str	r3, [r2, #0]
 8006e18:	25a3      	movs	r5, #163	@ 0xa3
 8006e1a:	e793      	b.n	8006d44 <__gethex+0xf8>
 8006e1c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8006e20:	2a2e      	cmp	r2, #46	@ 0x2e
 8006e22:	d012      	beq.n	8006e4a <__gethex+0x1fe>
 8006e24:	2b20      	cmp	r3, #32
 8006e26:	d104      	bne.n	8006e32 <__gethex+0x1e6>
 8006e28:	f845 bb04 	str.w	fp, [r5], #4
 8006e2c:	f04f 0b00 	mov.w	fp, #0
 8006e30:	465b      	mov	r3, fp
 8006e32:	7830      	ldrb	r0, [r6, #0]
 8006e34:	9303      	str	r3, [sp, #12]
 8006e36:	f7ff fef4 	bl	8006c22 <__hexdig_fun>
 8006e3a:	9b03      	ldr	r3, [sp, #12]
 8006e3c:	f000 000f 	and.w	r0, r0, #15
 8006e40:	4098      	lsls	r0, r3
 8006e42:	ea4b 0b00 	orr.w	fp, fp, r0
 8006e46:	3304      	adds	r3, #4
 8006e48:	e7ae      	b.n	8006da8 <__gethex+0x15c>
 8006e4a:	45b1      	cmp	r9, r6
 8006e4c:	d8ea      	bhi.n	8006e24 <__gethex+0x1d8>
 8006e4e:	492b      	ldr	r1, [pc, #172]	@ (8006efc <__gethex+0x2b0>)
 8006e50:	9303      	str	r3, [sp, #12]
 8006e52:	2201      	movs	r2, #1
 8006e54:	4630      	mov	r0, r6
 8006e56:	f7ff fe4b 	bl	8006af0 <strncmp>
 8006e5a:	9b03      	ldr	r3, [sp, #12]
 8006e5c:	2800      	cmp	r0, #0
 8006e5e:	d1e1      	bne.n	8006e24 <__gethex+0x1d8>
 8006e60:	e7a2      	b.n	8006da8 <__gethex+0x15c>
 8006e62:	1ea9      	subs	r1, r5, #2
 8006e64:	4620      	mov	r0, r4
 8006e66:	f7fe fb98 	bl	800559a <__any_on>
 8006e6a:	2800      	cmp	r0, #0
 8006e6c:	d0c2      	beq.n	8006df4 <__gethex+0x1a8>
 8006e6e:	f04f 0903 	mov.w	r9, #3
 8006e72:	e7c1      	b.n	8006df8 <__gethex+0x1ac>
 8006e74:	da09      	bge.n	8006e8a <__gethex+0x23e>
 8006e76:	1b75      	subs	r5, r6, r5
 8006e78:	4621      	mov	r1, r4
 8006e7a:	9801      	ldr	r0, [sp, #4]
 8006e7c:	462a      	mov	r2, r5
 8006e7e:	f7fe f953 	bl	8005128 <__lshift>
 8006e82:	1b7f      	subs	r7, r7, r5
 8006e84:	4604      	mov	r4, r0
 8006e86:	f100 0a14 	add.w	sl, r0, #20
 8006e8a:	f04f 0900 	mov.w	r9, #0
 8006e8e:	e7b8      	b.n	8006e02 <__gethex+0x1b6>
 8006e90:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006e94:	42bd      	cmp	r5, r7
 8006e96:	dd6f      	ble.n	8006f78 <__gethex+0x32c>
 8006e98:	1bed      	subs	r5, r5, r7
 8006e9a:	42ae      	cmp	r6, r5
 8006e9c:	dc34      	bgt.n	8006f08 <__gethex+0x2bc>
 8006e9e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006ea2:	2b02      	cmp	r3, #2
 8006ea4:	d022      	beq.n	8006eec <__gethex+0x2a0>
 8006ea6:	2b03      	cmp	r3, #3
 8006ea8:	d024      	beq.n	8006ef4 <__gethex+0x2a8>
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d115      	bne.n	8006eda <__gethex+0x28e>
 8006eae:	42ae      	cmp	r6, r5
 8006eb0:	d113      	bne.n	8006eda <__gethex+0x28e>
 8006eb2:	2e01      	cmp	r6, #1
 8006eb4:	d10b      	bne.n	8006ece <__gethex+0x282>
 8006eb6:	9a02      	ldr	r2, [sp, #8]
 8006eb8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006ebc:	6013      	str	r3, [r2, #0]
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	6123      	str	r3, [r4, #16]
 8006ec2:	f8ca 3000 	str.w	r3, [sl]
 8006ec6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ec8:	2562      	movs	r5, #98	@ 0x62
 8006eca:	601c      	str	r4, [r3, #0]
 8006ecc:	e73a      	b.n	8006d44 <__gethex+0xf8>
 8006ece:	1e71      	subs	r1, r6, #1
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	f7fe fb62 	bl	800559a <__any_on>
 8006ed6:	2800      	cmp	r0, #0
 8006ed8:	d1ed      	bne.n	8006eb6 <__gethex+0x26a>
 8006eda:	9801      	ldr	r0, [sp, #4]
 8006edc:	4621      	mov	r1, r4
 8006ede:	f7fd ff0b 	bl	8004cf8 <_Bfree>
 8006ee2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	6013      	str	r3, [r2, #0]
 8006ee8:	2550      	movs	r5, #80	@ 0x50
 8006eea:	e72b      	b.n	8006d44 <__gethex+0xf8>
 8006eec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1f3      	bne.n	8006eda <__gethex+0x28e>
 8006ef2:	e7e0      	b.n	8006eb6 <__gethex+0x26a>
 8006ef4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d1dd      	bne.n	8006eb6 <__gethex+0x26a>
 8006efa:	e7ee      	b.n	8006eda <__gethex+0x28e>
 8006efc:	08007730 	.word	0x08007730
 8006f00:	080075c7 	.word	0x080075c7
 8006f04:	080078a2 	.word	0x080078a2
 8006f08:	1e6f      	subs	r7, r5, #1
 8006f0a:	f1b9 0f00 	cmp.w	r9, #0
 8006f0e:	d130      	bne.n	8006f72 <__gethex+0x326>
 8006f10:	b127      	cbz	r7, 8006f1c <__gethex+0x2d0>
 8006f12:	4639      	mov	r1, r7
 8006f14:	4620      	mov	r0, r4
 8006f16:	f7fe fb40 	bl	800559a <__any_on>
 8006f1a:	4681      	mov	r9, r0
 8006f1c:	117a      	asrs	r2, r7, #5
 8006f1e:	2301      	movs	r3, #1
 8006f20:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8006f24:	f007 071f 	and.w	r7, r7, #31
 8006f28:	40bb      	lsls	r3, r7
 8006f2a:	4213      	tst	r3, r2
 8006f2c:	4629      	mov	r1, r5
 8006f2e:	4620      	mov	r0, r4
 8006f30:	bf18      	it	ne
 8006f32:	f049 0902 	orrne.w	r9, r9, #2
 8006f36:	f7ff fe22 	bl	8006b7e <rshift>
 8006f3a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8006f3e:	1b76      	subs	r6, r6, r5
 8006f40:	2502      	movs	r5, #2
 8006f42:	f1b9 0f00 	cmp.w	r9, #0
 8006f46:	d047      	beq.n	8006fd8 <__gethex+0x38c>
 8006f48:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	d015      	beq.n	8006f7c <__gethex+0x330>
 8006f50:	2b03      	cmp	r3, #3
 8006f52:	d017      	beq.n	8006f84 <__gethex+0x338>
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d109      	bne.n	8006f6c <__gethex+0x320>
 8006f58:	f019 0f02 	tst.w	r9, #2
 8006f5c:	d006      	beq.n	8006f6c <__gethex+0x320>
 8006f5e:	f8da 3000 	ldr.w	r3, [sl]
 8006f62:	ea49 0903 	orr.w	r9, r9, r3
 8006f66:	f019 0f01 	tst.w	r9, #1
 8006f6a:	d10e      	bne.n	8006f8a <__gethex+0x33e>
 8006f6c:	f045 0510 	orr.w	r5, r5, #16
 8006f70:	e032      	b.n	8006fd8 <__gethex+0x38c>
 8006f72:	f04f 0901 	mov.w	r9, #1
 8006f76:	e7d1      	b.n	8006f1c <__gethex+0x2d0>
 8006f78:	2501      	movs	r5, #1
 8006f7a:	e7e2      	b.n	8006f42 <__gethex+0x2f6>
 8006f7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f7e:	f1c3 0301 	rsb	r3, r3, #1
 8006f82:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006f84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d0f0      	beq.n	8006f6c <__gethex+0x320>
 8006f8a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006f8e:	f104 0314 	add.w	r3, r4, #20
 8006f92:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006f96:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006f9a:	f04f 0c00 	mov.w	ip, #0
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fa4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006fa8:	d01b      	beq.n	8006fe2 <__gethex+0x396>
 8006faa:	3201      	adds	r2, #1
 8006fac:	6002      	str	r2, [r0, #0]
 8006fae:	2d02      	cmp	r5, #2
 8006fb0:	f104 0314 	add.w	r3, r4, #20
 8006fb4:	d13c      	bne.n	8007030 <__gethex+0x3e4>
 8006fb6:	f8d8 2000 	ldr.w	r2, [r8]
 8006fba:	3a01      	subs	r2, #1
 8006fbc:	42b2      	cmp	r2, r6
 8006fbe:	d109      	bne.n	8006fd4 <__gethex+0x388>
 8006fc0:	1171      	asrs	r1, r6, #5
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006fc8:	f006 061f 	and.w	r6, r6, #31
 8006fcc:	fa02 f606 	lsl.w	r6, r2, r6
 8006fd0:	421e      	tst	r6, r3
 8006fd2:	d13a      	bne.n	800704a <__gethex+0x3fe>
 8006fd4:	f045 0520 	orr.w	r5, r5, #32
 8006fd8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006fda:	601c      	str	r4, [r3, #0]
 8006fdc:	9b02      	ldr	r3, [sp, #8]
 8006fde:	601f      	str	r7, [r3, #0]
 8006fe0:	e6b0      	b.n	8006d44 <__gethex+0xf8>
 8006fe2:	4299      	cmp	r1, r3
 8006fe4:	f843 cc04 	str.w	ip, [r3, #-4]
 8006fe8:	d8d9      	bhi.n	8006f9e <__gethex+0x352>
 8006fea:	68a3      	ldr	r3, [r4, #8]
 8006fec:	459b      	cmp	fp, r3
 8006fee:	db17      	blt.n	8007020 <__gethex+0x3d4>
 8006ff0:	6861      	ldr	r1, [r4, #4]
 8006ff2:	9801      	ldr	r0, [sp, #4]
 8006ff4:	3101      	adds	r1, #1
 8006ff6:	f7fd fe3f 	bl	8004c78 <_Balloc>
 8006ffa:	4681      	mov	r9, r0
 8006ffc:	b918      	cbnz	r0, 8007006 <__gethex+0x3ba>
 8006ffe:	4b1a      	ldr	r3, [pc, #104]	@ (8007068 <__gethex+0x41c>)
 8007000:	4602      	mov	r2, r0
 8007002:	2184      	movs	r1, #132	@ 0x84
 8007004:	e6c5      	b.n	8006d92 <__gethex+0x146>
 8007006:	6922      	ldr	r2, [r4, #16]
 8007008:	3202      	adds	r2, #2
 800700a:	f104 010c 	add.w	r1, r4, #12
 800700e:	0092      	lsls	r2, r2, #2
 8007010:	300c      	adds	r0, #12
 8007012:	f7fc feb2 	bl	8003d7a <memcpy>
 8007016:	4621      	mov	r1, r4
 8007018:	9801      	ldr	r0, [sp, #4]
 800701a:	f7fd fe6d 	bl	8004cf8 <_Bfree>
 800701e:	464c      	mov	r4, r9
 8007020:	6923      	ldr	r3, [r4, #16]
 8007022:	1c5a      	adds	r2, r3, #1
 8007024:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007028:	6122      	str	r2, [r4, #16]
 800702a:	2201      	movs	r2, #1
 800702c:	615a      	str	r2, [r3, #20]
 800702e:	e7be      	b.n	8006fae <__gethex+0x362>
 8007030:	6922      	ldr	r2, [r4, #16]
 8007032:	455a      	cmp	r2, fp
 8007034:	dd0b      	ble.n	800704e <__gethex+0x402>
 8007036:	2101      	movs	r1, #1
 8007038:	4620      	mov	r0, r4
 800703a:	f7ff fda0 	bl	8006b7e <rshift>
 800703e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007042:	3701      	adds	r7, #1
 8007044:	42bb      	cmp	r3, r7
 8007046:	f6ff aee0 	blt.w	8006e0a <__gethex+0x1be>
 800704a:	2501      	movs	r5, #1
 800704c:	e7c2      	b.n	8006fd4 <__gethex+0x388>
 800704e:	f016 061f 	ands.w	r6, r6, #31
 8007052:	d0fa      	beq.n	800704a <__gethex+0x3fe>
 8007054:	4453      	add	r3, sl
 8007056:	f1c6 0620 	rsb	r6, r6, #32
 800705a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800705e:	f7fd fefd 	bl	8004e5c <__hi0bits>
 8007062:	42b0      	cmp	r0, r6
 8007064:	dbe7      	blt.n	8007036 <__gethex+0x3ea>
 8007066:	e7f0      	b.n	800704a <__gethex+0x3fe>
 8007068:	080075c7 	.word	0x080075c7

0800706c <L_shift>:
 800706c:	f1c2 0208 	rsb	r2, r2, #8
 8007070:	0092      	lsls	r2, r2, #2
 8007072:	b570      	push	{r4, r5, r6, lr}
 8007074:	f1c2 0620 	rsb	r6, r2, #32
 8007078:	6843      	ldr	r3, [r0, #4]
 800707a:	6804      	ldr	r4, [r0, #0]
 800707c:	fa03 f506 	lsl.w	r5, r3, r6
 8007080:	432c      	orrs	r4, r5
 8007082:	40d3      	lsrs	r3, r2
 8007084:	6004      	str	r4, [r0, #0]
 8007086:	f840 3f04 	str.w	r3, [r0, #4]!
 800708a:	4288      	cmp	r0, r1
 800708c:	d3f4      	bcc.n	8007078 <L_shift+0xc>
 800708e:	bd70      	pop	{r4, r5, r6, pc}

08007090 <__match>:
 8007090:	b530      	push	{r4, r5, lr}
 8007092:	6803      	ldr	r3, [r0, #0]
 8007094:	3301      	adds	r3, #1
 8007096:	f811 4b01 	ldrb.w	r4, [r1], #1
 800709a:	b914      	cbnz	r4, 80070a2 <__match+0x12>
 800709c:	6003      	str	r3, [r0, #0]
 800709e:	2001      	movs	r0, #1
 80070a0:	bd30      	pop	{r4, r5, pc}
 80070a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80070aa:	2d19      	cmp	r5, #25
 80070ac:	bf98      	it	ls
 80070ae:	3220      	addls	r2, #32
 80070b0:	42a2      	cmp	r2, r4
 80070b2:	d0f0      	beq.n	8007096 <__match+0x6>
 80070b4:	2000      	movs	r0, #0
 80070b6:	e7f3      	b.n	80070a0 <__match+0x10>

080070b8 <__hexnan>:
 80070b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070bc:	680b      	ldr	r3, [r1, #0]
 80070be:	6801      	ldr	r1, [r0, #0]
 80070c0:	115e      	asrs	r6, r3, #5
 80070c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80070c6:	f013 031f 	ands.w	r3, r3, #31
 80070ca:	b087      	sub	sp, #28
 80070cc:	bf18      	it	ne
 80070ce:	3604      	addne	r6, #4
 80070d0:	2500      	movs	r5, #0
 80070d2:	1f37      	subs	r7, r6, #4
 80070d4:	4682      	mov	sl, r0
 80070d6:	4690      	mov	r8, r2
 80070d8:	9301      	str	r3, [sp, #4]
 80070da:	f846 5c04 	str.w	r5, [r6, #-4]
 80070de:	46b9      	mov	r9, r7
 80070e0:	463c      	mov	r4, r7
 80070e2:	9502      	str	r5, [sp, #8]
 80070e4:	46ab      	mov	fp, r5
 80070e6:	784a      	ldrb	r2, [r1, #1]
 80070e8:	1c4b      	adds	r3, r1, #1
 80070ea:	9303      	str	r3, [sp, #12]
 80070ec:	b342      	cbz	r2, 8007140 <__hexnan+0x88>
 80070ee:	4610      	mov	r0, r2
 80070f0:	9105      	str	r1, [sp, #20]
 80070f2:	9204      	str	r2, [sp, #16]
 80070f4:	f7ff fd95 	bl	8006c22 <__hexdig_fun>
 80070f8:	2800      	cmp	r0, #0
 80070fa:	d151      	bne.n	80071a0 <__hexnan+0xe8>
 80070fc:	9a04      	ldr	r2, [sp, #16]
 80070fe:	9905      	ldr	r1, [sp, #20]
 8007100:	2a20      	cmp	r2, #32
 8007102:	d818      	bhi.n	8007136 <__hexnan+0x7e>
 8007104:	9b02      	ldr	r3, [sp, #8]
 8007106:	459b      	cmp	fp, r3
 8007108:	dd13      	ble.n	8007132 <__hexnan+0x7a>
 800710a:	454c      	cmp	r4, r9
 800710c:	d206      	bcs.n	800711c <__hexnan+0x64>
 800710e:	2d07      	cmp	r5, #7
 8007110:	dc04      	bgt.n	800711c <__hexnan+0x64>
 8007112:	462a      	mov	r2, r5
 8007114:	4649      	mov	r1, r9
 8007116:	4620      	mov	r0, r4
 8007118:	f7ff ffa8 	bl	800706c <L_shift>
 800711c:	4544      	cmp	r4, r8
 800711e:	d952      	bls.n	80071c6 <__hexnan+0x10e>
 8007120:	2300      	movs	r3, #0
 8007122:	f1a4 0904 	sub.w	r9, r4, #4
 8007126:	f844 3c04 	str.w	r3, [r4, #-4]
 800712a:	f8cd b008 	str.w	fp, [sp, #8]
 800712e:	464c      	mov	r4, r9
 8007130:	461d      	mov	r5, r3
 8007132:	9903      	ldr	r1, [sp, #12]
 8007134:	e7d7      	b.n	80070e6 <__hexnan+0x2e>
 8007136:	2a29      	cmp	r2, #41	@ 0x29
 8007138:	d157      	bne.n	80071ea <__hexnan+0x132>
 800713a:	3102      	adds	r1, #2
 800713c:	f8ca 1000 	str.w	r1, [sl]
 8007140:	f1bb 0f00 	cmp.w	fp, #0
 8007144:	d051      	beq.n	80071ea <__hexnan+0x132>
 8007146:	454c      	cmp	r4, r9
 8007148:	d206      	bcs.n	8007158 <__hexnan+0xa0>
 800714a:	2d07      	cmp	r5, #7
 800714c:	dc04      	bgt.n	8007158 <__hexnan+0xa0>
 800714e:	462a      	mov	r2, r5
 8007150:	4649      	mov	r1, r9
 8007152:	4620      	mov	r0, r4
 8007154:	f7ff ff8a 	bl	800706c <L_shift>
 8007158:	4544      	cmp	r4, r8
 800715a:	d936      	bls.n	80071ca <__hexnan+0x112>
 800715c:	f1a8 0204 	sub.w	r2, r8, #4
 8007160:	4623      	mov	r3, r4
 8007162:	f853 1b04 	ldr.w	r1, [r3], #4
 8007166:	f842 1f04 	str.w	r1, [r2, #4]!
 800716a:	429f      	cmp	r7, r3
 800716c:	d2f9      	bcs.n	8007162 <__hexnan+0xaa>
 800716e:	1b3b      	subs	r3, r7, r4
 8007170:	f023 0303 	bic.w	r3, r3, #3
 8007174:	3304      	adds	r3, #4
 8007176:	3401      	adds	r4, #1
 8007178:	3e03      	subs	r6, #3
 800717a:	42b4      	cmp	r4, r6
 800717c:	bf88      	it	hi
 800717e:	2304      	movhi	r3, #4
 8007180:	4443      	add	r3, r8
 8007182:	2200      	movs	r2, #0
 8007184:	f843 2b04 	str.w	r2, [r3], #4
 8007188:	429f      	cmp	r7, r3
 800718a:	d2fb      	bcs.n	8007184 <__hexnan+0xcc>
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	b91b      	cbnz	r3, 8007198 <__hexnan+0xe0>
 8007190:	4547      	cmp	r7, r8
 8007192:	d128      	bne.n	80071e6 <__hexnan+0x12e>
 8007194:	2301      	movs	r3, #1
 8007196:	603b      	str	r3, [r7, #0]
 8007198:	2005      	movs	r0, #5
 800719a:	b007      	add	sp, #28
 800719c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071a0:	3501      	adds	r5, #1
 80071a2:	2d08      	cmp	r5, #8
 80071a4:	f10b 0b01 	add.w	fp, fp, #1
 80071a8:	dd06      	ble.n	80071b8 <__hexnan+0x100>
 80071aa:	4544      	cmp	r4, r8
 80071ac:	d9c1      	bls.n	8007132 <__hexnan+0x7a>
 80071ae:	2300      	movs	r3, #0
 80071b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80071b4:	2501      	movs	r5, #1
 80071b6:	3c04      	subs	r4, #4
 80071b8:	6822      	ldr	r2, [r4, #0]
 80071ba:	f000 000f 	and.w	r0, r0, #15
 80071be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80071c2:	6020      	str	r0, [r4, #0]
 80071c4:	e7b5      	b.n	8007132 <__hexnan+0x7a>
 80071c6:	2508      	movs	r5, #8
 80071c8:	e7b3      	b.n	8007132 <__hexnan+0x7a>
 80071ca:	9b01      	ldr	r3, [sp, #4]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d0dd      	beq.n	800718c <__hexnan+0xd4>
 80071d0:	f1c3 0320 	rsb	r3, r3, #32
 80071d4:	f04f 32ff 	mov.w	r2, #4294967295
 80071d8:	40da      	lsrs	r2, r3
 80071da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80071de:	4013      	ands	r3, r2
 80071e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80071e4:	e7d2      	b.n	800718c <__hexnan+0xd4>
 80071e6:	3f04      	subs	r7, #4
 80071e8:	e7d0      	b.n	800718c <__hexnan+0xd4>
 80071ea:	2004      	movs	r0, #4
 80071ec:	e7d5      	b.n	800719a <__hexnan+0xe2>

080071ee <__ascii_mbtowc>:
 80071ee:	b082      	sub	sp, #8
 80071f0:	b901      	cbnz	r1, 80071f4 <__ascii_mbtowc+0x6>
 80071f2:	a901      	add	r1, sp, #4
 80071f4:	b142      	cbz	r2, 8007208 <__ascii_mbtowc+0x1a>
 80071f6:	b14b      	cbz	r3, 800720c <__ascii_mbtowc+0x1e>
 80071f8:	7813      	ldrb	r3, [r2, #0]
 80071fa:	600b      	str	r3, [r1, #0]
 80071fc:	7812      	ldrb	r2, [r2, #0]
 80071fe:	1e10      	subs	r0, r2, #0
 8007200:	bf18      	it	ne
 8007202:	2001      	movne	r0, #1
 8007204:	b002      	add	sp, #8
 8007206:	4770      	bx	lr
 8007208:	4610      	mov	r0, r2
 800720a:	e7fb      	b.n	8007204 <__ascii_mbtowc+0x16>
 800720c:	f06f 0001 	mvn.w	r0, #1
 8007210:	e7f8      	b.n	8007204 <__ascii_mbtowc+0x16>

08007212 <_realloc_r>:
 8007212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007216:	4680      	mov	r8, r0
 8007218:	4615      	mov	r5, r2
 800721a:	460c      	mov	r4, r1
 800721c:	b921      	cbnz	r1, 8007228 <_realloc_r+0x16>
 800721e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007222:	4611      	mov	r1, r2
 8007224:	f7fd bc9c 	b.w	8004b60 <_malloc_r>
 8007228:	b92a      	cbnz	r2, 8007236 <_realloc_r+0x24>
 800722a:	f7fd fc25 	bl	8004a78 <_free_r>
 800722e:	2400      	movs	r4, #0
 8007230:	4620      	mov	r0, r4
 8007232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007236:	f000 f8ef 	bl	8007418 <_malloc_usable_size_r>
 800723a:	4285      	cmp	r5, r0
 800723c:	4606      	mov	r6, r0
 800723e:	d802      	bhi.n	8007246 <_realloc_r+0x34>
 8007240:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007244:	d8f4      	bhi.n	8007230 <_realloc_r+0x1e>
 8007246:	4629      	mov	r1, r5
 8007248:	4640      	mov	r0, r8
 800724a:	f7fd fc89 	bl	8004b60 <_malloc_r>
 800724e:	4607      	mov	r7, r0
 8007250:	2800      	cmp	r0, #0
 8007252:	d0ec      	beq.n	800722e <_realloc_r+0x1c>
 8007254:	42b5      	cmp	r5, r6
 8007256:	462a      	mov	r2, r5
 8007258:	4621      	mov	r1, r4
 800725a:	bf28      	it	cs
 800725c:	4632      	movcs	r2, r6
 800725e:	f7fc fd8c 	bl	8003d7a <memcpy>
 8007262:	4621      	mov	r1, r4
 8007264:	4640      	mov	r0, r8
 8007266:	f7fd fc07 	bl	8004a78 <_free_r>
 800726a:	463c      	mov	r4, r7
 800726c:	e7e0      	b.n	8007230 <_realloc_r+0x1e>

0800726e <__ascii_wctomb>:
 800726e:	4603      	mov	r3, r0
 8007270:	4608      	mov	r0, r1
 8007272:	b141      	cbz	r1, 8007286 <__ascii_wctomb+0x18>
 8007274:	2aff      	cmp	r2, #255	@ 0xff
 8007276:	d904      	bls.n	8007282 <__ascii_wctomb+0x14>
 8007278:	228a      	movs	r2, #138	@ 0x8a
 800727a:	601a      	str	r2, [r3, #0]
 800727c:	f04f 30ff 	mov.w	r0, #4294967295
 8007280:	4770      	bx	lr
 8007282:	700a      	strb	r2, [r1, #0]
 8007284:	2001      	movs	r0, #1
 8007286:	4770      	bx	lr

08007288 <__swhatbuf_r>:
 8007288:	b570      	push	{r4, r5, r6, lr}
 800728a:	460c      	mov	r4, r1
 800728c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007290:	2900      	cmp	r1, #0
 8007292:	b096      	sub	sp, #88	@ 0x58
 8007294:	4615      	mov	r5, r2
 8007296:	461e      	mov	r6, r3
 8007298:	da0d      	bge.n	80072b6 <__swhatbuf_r+0x2e>
 800729a:	89a3      	ldrh	r3, [r4, #12]
 800729c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80072a0:	f04f 0100 	mov.w	r1, #0
 80072a4:	bf14      	ite	ne
 80072a6:	2340      	movne	r3, #64	@ 0x40
 80072a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80072ac:	2000      	movs	r0, #0
 80072ae:	6031      	str	r1, [r6, #0]
 80072b0:	602b      	str	r3, [r5, #0]
 80072b2:	b016      	add	sp, #88	@ 0x58
 80072b4:	bd70      	pop	{r4, r5, r6, pc}
 80072b6:	466a      	mov	r2, sp
 80072b8:	f000 f878 	bl	80073ac <_fstat_r>
 80072bc:	2800      	cmp	r0, #0
 80072be:	dbec      	blt.n	800729a <__swhatbuf_r+0x12>
 80072c0:	9901      	ldr	r1, [sp, #4]
 80072c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80072c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80072ca:	4259      	negs	r1, r3
 80072cc:	4159      	adcs	r1, r3
 80072ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80072d2:	e7eb      	b.n	80072ac <__swhatbuf_r+0x24>

080072d4 <__smakebuf_r>:
 80072d4:	898b      	ldrh	r3, [r1, #12]
 80072d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072d8:	079d      	lsls	r5, r3, #30
 80072da:	4606      	mov	r6, r0
 80072dc:	460c      	mov	r4, r1
 80072de:	d507      	bpl.n	80072f0 <__smakebuf_r+0x1c>
 80072e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80072e4:	6023      	str	r3, [r4, #0]
 80072e6:	6123      	str	r3, [r4, #16]
 80072e8:	2301      	movs	r3, #1
 80072ea:	6163      	str	r3, [r4, #20]
 80072ec:	b003      	add	sp, #12
 80072ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072f0:	ab01      	add	r3, sp, #4
 80072f2:	466a      	mov	r2, sp
 80072f4:	f7ff ffc8 	bl	8007288 <__swhatbuf_r>
 80072f8:	9f00      	ldr	r7, [sp, #0]
 80072fa:	4605      	mov	r5, r0
 80072fc:	4639      	mov	r1, r7
 80072fe:	4630      	mov	r0, r6
 8007300:	f7fd fc2e 	bl	8004b60 <_malloc_r>
 8007304:	b948      	cbnz	r0, 800731a <__smakebuf_r+0x46>
 8007306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800730a:	059a      	lsls	r2, r3, #22
 800730c:	d4ee      	bmi.n	80072ec <__smakebuf_r+0x18>
 800730e:	f023 0303 	bic.w	r3, r3, #3
 8007312:	f043 0302 	orr.w	r3, r3, #2
 8007316:	81a3      	strh	r3, [r4, #12]
 8007318:	e7e2      	b.n	80072e0 <__smakebuf_r+0xc>
 800731a:	89a3      	ldrh	r3, [r4, #12]
 800731c:	6020      	str	r0, [r4, #0]
 800731e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007322:	81a3      	strh	r3, [r4, #12]
 8007324:	9b01      	ldr	r3, [sp, #4]
 8007326:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800732a:	b15b      	cbz	r3, 8007344 <__smakebuf_r+0x70>
 800732c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007330:	4630      	mov	r0, r6
 8007332:	f000 f84d 	bl	80073d0 <_isatty_r>
 8007336:	b128      	cbz	r0, 8007344 <__smakebuf_r+0x70>
 8007338:	89a3      	ldrh	r3, [r4, #12]
 800733a:	f023 0303 	bic.w	r3, r3, #3
 800733e:	f043 0301 	orr.w	r3, r3, #1
 8007342:	81a3      	strh	r3, [r4, #12]
 8007344:	89a3      	ldrh	r3, [r4, #12]
 8007346:	431d      	orrs	r5, r3
 8007348:	81a5      	strh	r5, [r4, #12]
 800734a:	e7cf      	b.n	80072ec <__smakebuf_r+0x18>

0800734c <_raise_r>:
 800734c:	291f      	cmp	r1, #31
 800734e:	b538      	push	{r3, r4, r5, lr}
 8007350:	4605      	mov	r5, r0
 8007352:	460c      	mov	r4, r1
 8007354:	d904      	bls.n	8007360 <_raise_r+0x14>
 8007356:	2316      	movs	r3, #22
 8007358:	6003      	str	r3, [r0, #0]
 800735a:	f04f 30ff 	mov.w	r0, #4294967295
 800735e:	bd38      	pop	{r3, r4, r5, pc}
 8007360:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007362:	b112      	cbz	r2, 800736a <_raise_r+0x1e>
 8007364:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007368:	b94b      	cbnz	r3, 800737e <_raise_r+0x32>
 800736a:	4628      	mov	r0, r5
 800736c:	f000 f852 	bl	8007414 <_getpid_r>
 8007370:	4622      	mov	r2, r4
 8007372:	4601      	mov	r1, r0
 8007374:	4628      	mov	r0, r5
 8007376:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800737a:	f000 b839 	b.w	80073f0 <_kill_r>
 800737e:	2b01      	cmp	r3, #1
 8007380:	d00a      	beq.n	8007398 <_raise_r+0x4c>
 8007382:	1c59      	adds	r1, r3, #1
 8007384:	d103      	bne.n	800738e <_raise_r+0x42>
 8007386:	2316      	movs	r3, #22
 8007388:	6003      	str	r3, [r0, #0]
 800738a:	2001      	movs	r0, #1
 800738c:	e7e7      	b.n	800735e <_raise_r+0x12>
 800738e:	2100      	movs	r1, #0
 8007390:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007394:	4620      	mov	r0, r4
 8007396:	4798      	blx	r3
 8007398:	2000      	movs	r0, #0
 800739a:	e7e0      	b.n	800735e <_raise_r+0x12>

0800739c <raise>:
 800739c:	4b02      	ldr	r3, [pc, #8]	@ (80073a8 <raise+0xc>)
 800739e:	4601      	mov	r1, r0
 80073a0:	6818      	ldr	r0, [r3, #0]
 80073a2:	f7ff bfd3 	b.w	800734c <_raise_r>
 80073a6:	bf00      	nop
 80073a8:	20000018 	.word	0x20000018

080073ac <_fstat_r>:
 80073ac:	b538      	push	{r3, r4, r5, lr}
 80073ae:	4d07      	ldr	r5, [pc, #28]	@ (80073cc <_fstat_r+0x20>)
 80073b0:	2300      	movs	r3, #0
 80073b2:	4604      	mov	r4, r0
 80073b4:	4608      	mov	r0, r1
 80073b6:	4611      	mov	r1, r2
 80073b8:	602b      	str	r3, [r5, #0]
 80073ba:	f7fa f801 	bl	80013c0 <_fstat>
 80073be:	1c43      	adds	r3, r0, #1
 80073c0:	d102      	bne.n	80073c8 <_fstat_r+0x1c>
 80073c2:	682b      	ldr	r3, [r5, #0]
 80073c4:	b103      	cbz	r3, 80073c8 <_fstat_r+0x1c>
 80073c6:	6023      	str	r3, [r4, #0]
 80073c8:	bd38      	pop	{r3, r4, r5, pc}
 80073ca:	bf00      	nop
 80073cc:	2000047c 	.word	0x2000047c

080073d0 <_isatty_r>:
 80073d0:	b538      	push	{r3, r4, r5, lr}
 80073d2:	4d06      	ldr	r5, [pc, #24]	@ (80073ec <_isatty_r+0x1c>)
 80073d4:	2300      	movs	r3, #0
 80073d6:	4604      	mov	r4, r0
 80073d8:	4608      	mov	r0, r1
 80073da:	602b      	str	r3, [r5, #0]
 80073dc:	f7fa f800 	bl	80013e0 <_isatty>
 80073e0:	1c43      	adds	r3, r0, #1
 80073e2:	d102      	bne.n	80073ea <_isatty_r+0x1a>
 80073e4:	682b      	ldr	r3, [r5, #0]
 80073e6:	b103      	cbz	r3, 80073ea <_isatty_r+0x1a>
 80073e8:	6023      	str	r3, [r4, #0]
 80073ea:	bd38      	pop	{r3, r4, r5, pc}
 80073ec:	2000047c 	.word	0x2000047c

080073f0 <_kill_r>:
 80073f0:	b538      	push	{r3, r4, r5, lr}
 80073f2:	4d07      	ldr	r5, [pc, #28]	@ (8007410 <_kill_r+0x20>)
 80073f4:	2300      	movs	r3, #0
 80073f6:	4604      	mov	r4, r0
 80073f8:	4608      	mov	r0, r1
 80073fa:	4611      	mov	r1, r2
 80073fc:	602b      	str	r3, [r5, #0]
 80073fe:	f7f9 ff7f 	bl	8001300 <_kill>
 8007402:	1c43      	adds	r3, r0, #1
 8007404:	d102      	bne.n	800740c <_kill_r+0x1c>
 8007406:	682b      	ldr	r3, [r5, #0]
 8007408:	b103      	cbz	r3, 800740c <_kill_r+0x1c>
 800740a:	6023      	str	r3, [r4, #0]
 800740c:	bd38      	pop	{r3, r4, r5, pc}
 800740e:	bf00      	nop
 8007410:	2000047c 	.word	0x2000047c

08007414 <_getpid_r>:
 8007414:	f7f9 bf6c 	b.w	80012f0 <_getpid>

08007418 <_malloc_usable_size_r>:
 8007418:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800741c:	1f18      	subs	r0, r3, #4
 800741e:	2b00      	cmp	r3, #0
 8007420:	bfbc      	itt	lt
 8007422:	580b      	ldrlt	r3, [r1, r0]
 8007424:	18c0      	addlt	r0, r0, r3
 8007426:	4770      	bx	lr

08007428 <_init>:
 8007428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800742a:	bf00      	nop
 800742c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800742e:	bc08      	pop	{r3}
 8007430:	469e      	mov	lr, r3
 8007432:	4770      	bx	lr

08007434 <_fini>:
 8007434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007436:	bf00      	nop
 8007438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800743a:	bc08      	pop	{r3}
 800743c:	469e      	mov	lr, r3
 800743e:	4770      	bx	lr
