$date
	Tue Jan 17 23:09:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module CPU_SM_tb $end
$var wire 1 ! STOPFLUSH $end
$var wire 1 " SIZE1 $end
$var wire 1 # PLLW $end
$var wire 1 $ PLHW $end
$var wire 1 % PDS $end
$var wire 1 & PAS $end
$var wire 1 ' INCNO $end
$var wire 1 ( INCNI $end
$var wire 1 ) INCFIFO $end
$var wire 1 * F2CPUL $end
$var wire 1 + F2CPUH $end
$var wire 1 , DIEL $end
$var wire 1 - DIEH $end
$var wire 1 . DECFIFO $end
$var wire 1 / BRIDGEOUT $end
$var wire 1 0 BRIDGEIN $end
$var wire 1 1 BREQ $end
$var wire 1 2 BGACK $end
$var parameter 32 3 CLK_FREQ $end
$var real 1 4 PERIOD $end
$var reg 1 5 A1 $end
$var reg 1 6 BOEQ3 $end
$var reg 1 7 CLK $end
$var reg 1 8 DMADIR $end
$var reg 1 9 DSACK $end
$var reg 1 : DSACK0_ $end
$var reg 1 ; DSACK1_ $end
$var reg 1 < FIFOEMPTY $end
$var reg 1 = FIFOFULL $end
$var reg 1 > LASTWORD $end
$var reg 1 ? RDFIFO_ $end
$var reg 1 @ RIFIFO_ $end
$var reg 1 A STERM_ $end
$var reg 1 B aBGRANT_ $end
$var reg 1 C aCYCLEDONE_ $end
$var reg 1 D aDMAENA $end
$var reg 1 E aDREQ_ $end
$var reg 1 F aFLUSHFIFO $end
$var reg 1 G aRESET_ $end
$scope module uut $end
$var wire 1 5 A1 $end
$var wire 1 H BBCLK $end
$var wire 1 I BCLK $end
$var wire 1 6 BOEQ3 $end
$var wire 1 7 CLK $end
$var wire 1 J CYCLEDONE $end
$var wire 1 8 DMADIR $end
$var wire 1 9 DSACK $end
$var wire 1 : DSACK0_ $end
$var wire 1 ; DSACK1_ $end
$var wire 1 K E37_s $end
$var wire 1 L E44_s $end
$var wire 1 < FIFOEMPTY $end
$var wire 1 = FIFOFULL $end
$var wire 1 > LASTWORD $end
$var wire 1 ? RDFIFO_ $end
$var wire 1 @ RIFIFO_ $end
$var wire 1 A STERM_ $end
$var wire 1 B aBGRANT_ $end
$var wire 1 C aCYCLEDONE_ $end
$var wire 1 D aDMAENA $end
$var wire 1 E aDREQ_ $end
$var wire 1 F aFLUSHFIFO $end
$var wire 1 G aRESET_ $end
$var wire 1 M nCLK $end
$var wire 1 N nSTOPFLUSH_d $end
$var wire 1 O nINCNI_d $end
$var wire 1 P nBRIDGEIN_d $end
$var wire 1 Q nBREQ_d $end
$var wire 1 R cpudff5_q $end
$var wire 1 S cpudff5_d $end
$var wire 1 T cpudff4_q $end
$var wire 1 U cpudff4_d $end
$var wire 1 V cpudff3_q $end
$var wire 1 W cpudff3_d $end
$var wire 1 X cpudff2_q $end
$var wire 1 Y cpudff2_d $end
$var wire 1 Z cpudff1_q $end
$var wire 1 [ cpudff1_d $end
$var wire 1 \ SIZE1_d $end
$var wire 1 ] PLLW_d $end
$var wire 1 ^ PLHW_d $end
$var wire 1 _ PDS_d $end
$var wire 1 ` PAS_d $end
$var wire 5 a NEXT_STATE [4:0] $end
$var wire 1 b INCNO_d $end
$var wire 1 c INCFIFO_d $end
$var wire 1 d F2CPUL_d $end
$var wire 1 e F2CPUH_d $end
$var wire 1 f E9_d $end
$var wire 1 g E8 $end
$var wire 1 h E7 $end
$var wire 1 i E6_d $end
$var wire 1 j E62 $end
$var wire 1 k E61 $end
$var wire 1 l E60 $end
$var wire 1 m E58 $end
$var wire 1 n E57_s $end
$var wire 1 o E56 $end
$var wire 1 p E55 $end
$var wire 1 q E53 $end
$var wire 1 r E51_s_E54_sd $end
$var wire 1 s E50_d_E52_d $end
$var wire 1 t E5 $end
$var wire 1 u E48 $end
$var wire 1 v E46_s_E59_s $end
$var wire 1 w E45 $end
$var wire 1 x E43_s_E49_sd $end
$var wire 1 y E42_s $end
$var wire 1 z E40_s_E41_s $end
$var wire 1 { E4 $end
$var wire 1 | E39_s $end
$var wire 1 } E37_s_E44_s $end
$var wire 1 ~ E36_s_E47_s $end
$var wire 1 !" E35 $end
$var wire 1 "" E34 $end
$var wire 1 #" E33_sd_E38_s $end
$var wire 1 $" E32 $end
$var wire 1 %" E31 $end
$var wire 1 &" E30_d $end
$var wire 1 '" E3 $end
$var wire 1 (" E29_sd $end
$var wire 1 )" E28_d $end
$var wire 1 *" E27 $end
$var wire 1 +" E26 $end
$var wire 1 ," E25_d $end
$var wire 1 -" E24_sd $end
$var wire 1 ." E23_sd $end
$var wire 1 /" E22 $end
$var wire 1 0" E21 $end
$var wire 1 1" E20_d $end
$var wire 1 2" E2 $end
$var wire 1 3" E19 $end
$var wire 1 4" E18 $end
$var wire 1 5" E17 $end
$var wire 1 6" E16 $end
$var wire 1 7" E15 $end
$var wire 1 8" E14 $end
$var wire 1 9" E13 $end
$var wire 1 :" E12 $end
$var wire 1 ;" E11 $end
$var wire 1 <" E10 $end
$var wire 1 =" E1 $end
$var wire 1 >" E0 $end
$var wire 1 ?" DIEL_d $end
$var wire 1 @" DIEH_d $end
$var wire 1 A" DECFIFO_d $end
$var wire 1 B" BRIDGEOUT_d $end
$var wire 1 C" BGACK_d $end
$var reg 1 2 BGACK $end
$var reg 1 D" BGRANT_ $end
$var reg 1 1 BREQ $end
$var reg 1 0 BRIDGEIN $end
$var reg 1 / BRIDGEOUT $end
$var reg 1 E" CCRESET_ $end
$var reg 1 . DECFIFO $end
$var reg 1 - DIEH $end
$var reg 1 , DIEL $end
$var reg 1 F" DMAENA $end
$var reg 1 G" DREQ_ $end
$var reg 1 + F2CPUH $end
$var reg 1 * F2CPUL $end
$var reg 1 H" FLUSHFIFO $end
$var reg 1 ) INCFIFO $end
$var reg 1 ( INCNI $end
$var reg 1 ' INCNO $end
$var reg 1 & PAS $end
$var reg 1 % PDS $end
$var reg 1 $ PLHW $end
$var reg 1 # PLLW $end
$var reg 1 " SIZE1 $end
$var reg 5 I" STATE [4:0] $end
$var reg 1 ! STOPFLUSH $end
$var reg 1 J" nCYCLEDONE $end
$scope module u_CPU_SM_inputs $end
$var wire 1 5 A1 $end
$var wire 1 D" BGRANT_ $end
$var wire 1 6 BOEQ3 $end
$var wire 1 J CYCLEDONE $end
$var wire 1 8 DMADIR $end
$var wire 1 F" DMAENA $end
$var wire 1 G" DREQ_ $end
$var wire 1 : DSACK0_ $end
$var wire 1 ; DSACK1_ $end
$var wire 1 >" E0 $end
$var wire 1 =" E1 $end
$var wire 1 <" E10 $end
$var wire 1 ;" E11 $end
$var wire 1 :" E12 $end
$var wire 1 9" E13 $end
$var wire 1 8" E14 $end
$var wire 1 7" E15 $end
$var wire 1 6" E16 $end
$var wire 1 5" E17 $end
$var wire 1 4" E18 $end
$var wire 1 3" E19 $end
$var wire 1 2" E2 $end
$var wire 1 1" E20_d $end
$var wire 1 0" E21 $end
$var wire 1 /" E22 $end
$var wire 1 ." E23_sd $end
$var wire 1 -" E24_sd $end
$var wire 1 ," E25_d $end
$var wire 1 +" E26 $end
$var wire 1 *" E27 $end
$var wire 1 )" E28_d $end
$var wire 1 (" E29_sd $end
$var wire 1 '" E3 $end
$var wire 1 &" E30_d $end
$var wire 1 %" E31 $end
$var wire 1 $" E32 $end
$var wire 1 #" E33_sd_E38_s $end
$var wire 1 "" E34 $end
$var wire 1 !" E35 $end
$var wire 1 ~ E36_s_E47_s $end
$var wire 1 } E37_s_E44_s $end
$var wire 1 | E39_s $end
$var wire 1 { E4 $end
$var wire 1 z E40_s_E41_s $end
$var wire 1 y E42_s $end
$var wire 1 x E43_s_E49_sd $end
$var wire 1 w E45 $end
$var wire 1 v E46_s_E59_s $end
$var wire 1 u E48 $end
$var wire 1 t E5 $end
$var wire 1 s E50_d_E52_d $end
$var wire 1 r E51_s_E54_sd $end
$var wire 1 q E53 $end
$var wire 1 p E55 $end
$var wire 1 o E56 $end
$var wire 1 n E57_s $end
$var wire 1 m E58 $end
$var wire 1 l E60 $end
$var wire 1 k E61 $end
$var wire 1 j E62 $end
$var wire 1 i E6_d $end
$var wire 1 h E7 $end
$var wire 1 g E8 $end
$var wire 1 f E9_d $end
$var wire 1 < FIFOEMPTY $end
$var wire 1 = FIFOFULL $end
$var wire 1 H" FLUSHFIFO $end
$var wire 1 > LASTWORD $end
$var wire 1 Z cpudff1_q $end
$var wire 1 X cpudff2_q $end
$var wire 1 V cpudff3_q $end
$var wire 1 T cpudff4_q $end
$var wire 1 R cpudff5_q $end
$var wire 1 K" nA1 $end
$var wire 1 L" nBGRANT_ $end
$var wire 1 M" nCYCLEDONE $end
$var wire 1 N" nDMADIR $end
$var wire 1 O" nDSACK0_ $end
$var wire 1 P" nDSACK1_ $end
$var wire 1 Q" nFIFOEMPTY $end
$var wire 1 R" nFIFOFULL $end
$var wire 1 S" nLASTWORD $end
$var wire 1 T" ncpudff1_q $end
$var wire 1 U" ncpudff2_q $end
$var wire 1 V" ncpudff3_q $end
$var wire 1 W" ncpudff4_q $end
$var wire 1 X" ncpudff5_q $end
$upscope $end
$scope module u_CPU_SM_outputs $end
$var wire 1 Y" A $end
$var wire 1 Z" B $end
$var wire 1 [" BGACK_V $end
$var wire 1 \" BGACK_W $end
$var wire 1 ]" BGACK_X $end
$var wire 1 ^" BGACK_Y $end
$var wire 1 _" BGACK_Z $end
$var wire 1 C" BGACK_d $end
$var wire 1 D" BGRANT_ $end
$var wire 1 `" BRIDGEOUT_X $end
$var wire 1 a" BRIDGEOUT_Y $end
$var wire 1 b" BRIDGEOUT_Z $end
$var wire 1 B" BRIDGEOUT_d $end
$var wire 1 c" C $end
$var wire 1 J CYCLEDONE $end
$var wire 1 d" D $end
$var wire 1 A" DECFIFO_d $end
$var wire 1 e" DIEH_X $end
$var wire 1 f" DIEH_Y $end
$var wire 1 g" DIEH_Z $end
$var wire 1 @" DIEH_d $end
$var wire 1 h" DIEL_X $end
$var wire 1 i" DIEL_Y $end
$var wire 1 j" DIEL_Z $end
$var wire 1 ?" DIEL_d $end
$var wire 1 9 DSACK $end
$var wire 1 k" E $end
$var wire 1 >" E0 $end
$var wire 1 <" E10 $end
$var wire 1 ;" E11 $end
$var wire 1 :" E12 $end
$var wire 1 6" E16 $end
$var wire 1 5" E17 $end
$var wire 1 4" E18 $end
$var wire 1 3" E19 $end
$var wire 1 2" E2 $end
$var wire 1 1" E20_d $end
$var wire 1 0" E21 $end
$var wire 1 ." E23_sd $end
$var wire 1 -" E24_sd $end
$var wire 1 ," E25_d $end
$var wire 1 +" E26 $end
$var wire 1 *" E27 $end
$var wire 1 )" E28_d $end
$var wire 1 (" E29_sd $end
$var wire 1 '" E3 $end
$var wire 1 &" E30_d $end
$var wire 1 %" E31 $end
$var wire 1 $" E32 $end
$var wire 1 #" E33_sd_E38_s $end
$var wire 1 "" E34 $end
$var wire 1 !" E35 $end
$var wire 1 ~ E36_s_E47_s $end
$var wire 1 K E37_s $end
$var wire 1 } E37_s_E44_s $end
$var wire 1 | E39_s $end
$var wire 1 { E4 $end
$var wire 1 z E40_s_E41_s $end
$var wire 1 y E42_s $end
$var wire 1 x E43_s_E49_sd $end
$var wire 1 L E44_s $end
$var wire 1 w E45 $end
$var wire 1 v E46_s_E59_s $end
$var wire 1 u E48 $end
$var wire 1 t E5 $end
$var wire 1 s E50_d_E52_d $end
$var wire 1 r E51_s_E54_sd $end
$var wire 1 q E53 $end
$var wire 1 p E55 $end
$var wire 1 o E56 $end
$var wire 1 n E57_s $end
$var wire 1 m E58 $end
$var wire 1 l E60 $end
$var wire 1 k E61 $end
$var wire 1 j E62 $end
$var wire 1 i E6_d $end
$var wire 1 h E7 $end
$var wire 1 g E8 $end
$var wire 1 f E9_d $end
$var wire 1 l" F $end
$var wire 1 m" F2CPUH_X $end
$var wire 1 n" F2CPUH_Y $end
$var wire 1 o" F2CPUH_Z $end
$var wire 1 e F2CPUH_d $end
$var wire 1 p" F2CPUL_X $end
$var wire 1 q" F2CPUL_Y $end
$var wire 1 r" F2CPUL_Z $end
$var wire 1 d F2CPUL_d $end
$var wire 1 c INCFIFO_d $end
$var wire 1 b INCNO_d $end
$var wire 1 s" PAS_X $end
$var wire 1 t" PAS_Y $end
$var wire 1 ` PAS_d $end
$var wire 1 u" PDS_X $end
$var wire 1 v" PDS_Y $end
$var wire 1 _ PDS_d $end
$var wire 1 ^ PLHW_d $end
$var wire 1 w" PLLW_X $end
$var wire 1 x" PLLW_Y $end
$var wire 1 ] PLLW_d $end
$var wire 1 ? RDFIFO_ $end
$var wire 1 @ RIFIFO_ $end
$var wire 1 y" SIZE1_X $end
$var wire 1 z" SIZE1_Y $end
$var wire 1 {" SIZE1_Z $end
$var wire 1 \ SIZE1_d $end
$var wire 1 A STERM_ $end
$var wire 1 Q nBREQ_d $end
$var wire 1 P nBRIDGEIN_d $end
$var wire 1 O nINCNI_d $end
$var wire 1 N nSTOPFLUSH_d $end
$var wire 1 S cpudff5 $end
$var wire 1 U cpudff4 $end
$var wire 1 W cpudff3 $end
$var wire 1 Y cpudff2 $end
$var wire 1 [ cpudff1 $end
$upscope $end
$scope module u_cpudff1 $end
$var wire 1 9 DSACK $end
$var wire 1 :" E12 $end
$var wire 1 ." E23_sd $end
$var wire 1 -" E24_sd $end
$var wire 1 ," E25_d $end
$var wire 1 +" E26 $end
$var wire 1 *" E27 $end
$var wire 1 (" E29_sd $end
$var wire 1 $" E32 $end
$var wire 1 #" E33_sd_E38_s $end
$var wire 1 ~ E36_s_E47_s $end
$var wire 1 } E37_s_E44_s $end
$var wire 1 z E40_s_E41_s $end
$var wire 1 x E43_s_E49_sd $end
$var wire 1 v E46_s_E59_s $end
$var wire 1 u E48 $end
$var wire 1 s E50_d_E52_d $end
$var wire 1 r E51_s_E54_sd $end
$var wire 1 q E53 $end
$var wire 1 p E55 $end
$var wire 1 o E56 $end
$var wire 1 n E57_s $end
$var wire 1 m E58 $end
$var wire 1 l E60 $end
$var wire 1 j E62 $end
$var wire 1 i E6_d $end
$var wire 1 A STERM_ $end
$var wire 1 [ cpudff1_d $end
$var wire 1 |" p1a $end
$var wire 1 }" p1b $end
$var wire 1 ~" p1c $end
$upscope $end
$scope module u_cpudff2 $end
$var wire 1 9 DSACK $end
$var wire 1 =" E1 $end
$var wire 1 ;" E11 $end
$var wire 1 6" E16 $end
$var wire 1 5" E17 $end
$var wire 1 ." E23_sd $end
$var wire 1 ," E25_d $end
$var wire 1 +" E26 $end
$var wire 1 *" E27 $end
$var wire 1 (" E29_sd $end
$var wire 1 %" E31 $end
$var wire 1 $" E32 $end
$var wire 1 #" E33_sd_E38_s $end
$var wire 1 !" E35 $end
$var wire 1 ~ E36_s_E47_s $end
$var wire 1 z E40_s_E41_s $end
$var wire 1 x E43_s_E49_sd $end
$var wire 1 v E46_s_E59_s $end
$var wire 1 s E50_d_E52_d $end
$var wire 1 r E51_s_E54_sd $end
$var wire 1 p E55 $end
$var wire 1 n E57_s $end
$var wire 1 m E58 $end
$var wire 1 k E61 $end
$var wire 1 A STERM_ $end
$var wire 1 Y cpudff2_d $end
$var wire 1 !# p2a $end
$var wire 1 "# p2b $end
$var wire 1 ## p2c $end
$upscope $end
$scope module u_cpudff3 $end
$var wire 1 9 DSACK $end
$var wire 1 <" E10 $end
$var wire 1 1" E20_d $end
$var wire 1 0" E21 $end
$var wire 1 ." E23_sd $end
$var wire 1 *" E27 $end
$var wire 1 )" E28_d $end
$var wire 1 &" E30_d $end
$var wire 1 $" E32 $end
$var wire 1 #" E33_sd_E38_s $end
$var wire 1 "" E34 $end
$var wire 1 !" E35 $end
$var wire 1 ~ E36_s_E47_s $end
$var wire 1 } E37_s_E44_s $end
$var wire 1 | E39_s $end
$var wire 1 { E4 $end
$var wire 1 z E40_s_E41_s $end
$var wire 1 y E42_s $end
$var wire 1 w E45 $end
$var wire 1 v E46_s_E59_s $end
$var wire 1 s E50_d_E52_d $end
$var wire 1 r E51_s_E54_sd $end
$var wire 1 o E56 $end
$var wire 1 j E62 $end
$var wire 1 A STERM_ $end
$var wire 1 W cpudff3_d $end
$var wire 1 $# p3a $end
$var wire 1 %# p3b $end
$var wire 1 &# p3c $end
$upscope $end
$scope module u_cpudff4 $end
$var wire 1 9 DSACK $end
$var wire 1 :" E12 $end
$var wire 1 4" E18 $end
$var wire 1 3" E19 $end
$var wire 1 2" E2 $end
$var wire 1 0" E21 $end
$var wire 1 ." E23_sd $end
$var wire 1 ," E25_d $end
$var wire 1 )" E28_d $end
$var wire 1 '" E3 $end
$var wire 1 &" E30_d $end
$var wire 1 %" E31 $end
$var wire 1 #" E33_sd_E38_s $end
$var wire 1 "" E34 $end
$var wire 1 ~ E36_s_E47_s $end
$var wire 1 } E37_s_E44_s $end
$var wire 1 | E39_s $end
$var wire 1 z E40_s_E41_s $end
$var wire 1 y E42_s $end
$var wire 1 x E43_s_E49_sd $end
$var wire 1 w E45 $end
$var wire 1 v E46_s_E59_s $end
$var wire 1 u E48 $end
$var wire 1 t E5 $end
$var wire 1 s E50_d_E52_d $end
$var wire 1 r E51_s_E54_sd $end
$var wire 1 p E55 $end
$var wire 1 n E57_s $end
$var wire 1 l E60 $end
$var wire 1 k E61 $end
$var wire 1 h E7 $end
$var wire 1 g E8 $end
$var wire 1 f E9_d $end
$var wire 1 A STERM_ $end
$var wire 1 U cpudff4_d $end
$var wire 1 '# p4a $end
$var wire 1 (# p4b $end
$var wire 1 )# p4c $end
$upscope $end
$scope module u_cpudff5 $end
$var wire 1 9 DSACK $end
$var wire 1 ;" E11 $end
$var wire 1 9" E13 $end
$var wire 1 8" E14 $end
$var wire 1 7" E15 $end
$var wire 1 /" E22 $end
$var wire 1 ." E23_sd $end
$var wire 1 +" E26 $end
$var wire 1 *" E27 $end
$var wire 1 )" E28_d $end
$var wire 1 &" E30_d $end
$var wire 1 $" E32 $end
$var wire 1 #" E33_sd_E38_s $end
$var wire 1 ~ E36_s_E47_s $end
$var wire 1 } E37_s_E44_s $end
$var wire 1 | E39_s $end
$var wire 1 { E4 $end
$var wire 1 z E40_s_E41_s $end
$var wire 1 y E42_s $end
$var wire 1 x E43_s_E49_sd $end
$var wire 1 u E48 $end
$var wire 1 t E5 $end
$var wire 1 q E53 $end
$var wire 1 n E57_s $end
$var wire 1 m E58 $end
$var wire 1 l E60 $end
$var wire 1 k E61 $end
$var wire 1 j E62 $end
$var wire 1 g E8 $end
$var wire 1 f E9_d $end
$var wire 1 A STERM_ $end
$var wire 1 S cpudff5_d $end
$var wire 1 *# p5a $end
$var wire 1 +# p5b $end
$var wire 1 ,# p5c $end
$upscope $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 -# i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 .# i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
r1 4
b1011111010111100001000000 3
$end
#0
$dumpvars
bx .#
b1 -#
1,#
1+#
1*#
1)#
1(#
1'#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1|"
1{"
1z"
0y"
1x"
1w"
xv"
1u"
xt"
1s"
1r"
1q"
1p"
1o"
1n"
1m"
1l"
1k"
1j"
1i"
1h"
1g"
1f"
1e"
1d"
1c"
1b"
1a"
1`"
0_"
1^"
0]"
0\"
0["
1Z"
1Y"
1X"
1W"
1V"
1U"
1T"
1S"
1R"
0Q"
0P"
0O"
0N"
xM"
xL"
1K"
xJ"
b0 I"
xH"
xG"
xF"
0E"
xD"
0C"
0B"
0A"
0@"
0?"
x>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
b0 a
x`
x_
0^
0]
1\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
1Q
0P
1O
xN
1M
zL
zK
xJ
0I
0H
0G
0F
1E
0D
1C
0B
1A
1@
1?
0>
0=
1<
1;
1:
09
18
07
06
05
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
1N
0>"
1M"
0J
1L"
1J"
0H"
1G"
0F"
0D"
0M
b1 .#
1G
1H
1I
17
#10
1E"
1M
0H
0I
07
#15
0!
1"
0#
0$
0'
1(
0)
0*
0+
0,
0-
0.
0/
10
01
02
0M
1H
1I
17
#20
1M
0H
0I
07
#25
1F"
0M
1H
1I
17
b1010 .#
1D
#30
1M
0H
0I
07
#35
0M
1H
1I
17
#40
1M
0H
0I
07
#45
0M
1H
1I
17
#50
1M
0H
0I
07
#55
0M
1H
1I
17
#60
1M
0H
0I
07
#65
0M
1H
1I
17
#70
1M
0H
0I
07
#75
0M
1H
1I
17
#80
1M
0H
0I
07
#85
0M
1H
1I
17
#90
1M
0H
0I
07
#95
0M
1H
1I
17
#100
1M
0H
0I
07
#105
0M
1H
1I
17
#110
1M
0H
0I
07
#115
0M
1H
1I
17
#120
1M
0H
0I
07
#125
0M
1H
1I
17
