$date
	Sat Oct 22 19:01:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#937229
b1101 !
1"
#937230
b1101 &
b1101 %
1$
#937231
0"
#937234
b101000 &
b101000 %
#937238
b10100 &
b10100 %
#937242
b1010 &
b1010 %
#937246
b101 &
b101 %
#937250
b10000 &
b10000 %
#937254
b1000 &
b1000 %
#937258
b100 &
b100 %
#937262
b10 &
b10 %
#937266
b1 &
b1 %
1#
#937270
b0 &
0#
b0 %
0$
#1924588
b1100 !
1"
#1924590
b1100 &
b1100 %
1$
#1924591
0"
#1924594
b110 &
b110 %
#1924598
b11 &
b11 %
#1924602
b1010 &
b1010 %
#1924606
b101 &
b101 %
#1924610
b10000 &
b10000 %
#1924614
b1000 &
b1000 %
#1924618
b100 &
b100 %
#1924622
b10 &
b10 %
#1924626
b1 &
b1 %
1#
#1924630
b0 &
0#
b0 %
0$
#2846571
b1000 !
1"
#2846574
b1000 &
b1000 %
1$
#2846575
0"
#2846578
b100 &
b100 %
#2846582
b10 &
b10 %
#2846586
b1 &
b1 %
1#
#2846590
b0 &
0#
b0 %
0$
#4500012
