<stg><name>load_mat_burst.9</name>


<trans_list>

<trans id="514" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten47"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
entry:1 %c48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c48"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %r49 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r49"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
entry:3 %add_ln2551 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln2551"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem7, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_56, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mat

]]></Node>
<StgValue><ssdm name="mat_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:7 %store_ln0 = store i10 1, i10 %add_ln2551

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:8 %store_ln0 = store i10 0, i10 %r49

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:9 %store_ln0 = store i10 0, i10 %c48

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %store_ln0 = store i16 0, i16 %indvar_flatten47

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln0 = br void %for.inc13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc13:0 %icmp_ln2650 = phi i1 1, void %entry, i1 %icmp_ln26, void %for.inc13

]]></Node>
<StgValue><ssdm name="icmp_ln2650"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc13:2 %c48_load = load i10 %c48

]]></Node>
<StgValue><ssdm name="c48_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc13:3 %r49_load = load i10 %r49

]]></Node>
<StgValue><ssdm name="r49_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc13:4 %add_ln2551_load = load i10 %add_ln2551

]]></Node>
<StgValue><ssdm name="add_ln2551_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc13:8 %select_ln25 = select i1 %icmp_ln2650, i10 %r49_load, i10 0

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc13:9 %c = select i1 %icmp_ln2650, i10 %c48_load, i10 %add_ln2551_load

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc13:16 %p_shl = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln25, i10 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
for.inc13:17 %tmp_9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln25, i8 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="20" op_0_bw="18">
<![CDATA[
for.inc13:18 %zext_ln30_16 = zext i18 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln30_16"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:19 %sub_ln30 = sub i20 %p_shl, i20 %zext_ln30_16

]]></Node>
<StgValue><ssdm name="sub_ln30"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:20 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %sub_ln30, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:97 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln30, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc13:270 %r = add i10 %select_ln25, i10 16

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc13:271 %icmp_ln26 = icmp_ult  i10 %r, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc13:272 %add_ln25 = add i10 %c, i10 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13:274 %store_ln25 = store i10 %add_ln25, i10 %add_ln2551

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13:275 %store_ln26 = store i10 %r, i10 %r49

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13:276 %store_ln25 = store i10 %c, i10 %c48

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="20" op_0_bw="10">
<![CDATA[
for.inc13:10 %zext_ln25 = zext i10 %c

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="10" op_3_bw="2">
<![CDATA[
for.inc13:21 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i10.i2, i10 %tmp, i10 %c, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:22 %zext_ln30_4 = zext i22 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:23 %add_ln30 = add i64 %zext_ln30_4, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:24 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:25 %sext_ln30 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:26 %gmem7_addr = getelementptr i32 %gmem7, i64 %sext_ln30

]]></Node>
<StgValue><ssdm name="gmem7_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:27 %muxLogicAXIMAddr_to_gmem7_load_req = muxlogic i32 %gmem7_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_req"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:28 %muxLogicAXIMBurst_to_gmem7_load_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_req"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc13:29 %gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_req"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc13:34 %or_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %tmp, i10 768

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:35 %add_ln30_1 = add i20 %or_ln, i20 %zext_ln25

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="10">
<![CDATA[
for.inc13:14 %zext_ln30_3 = zext i10 %c

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc13:29 %gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_req"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:36 %shl_ln30_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:37 %zext_ln30_5 = zext i22 %shl_ln30_1

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:38 %add_ln30_2 = add i64 %zext_ln30_5, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:39 %trunc_ln30_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:40 %sext_ln30_1 = sext i62 %trunc_ln30_1

]]></Node>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:41 %gmem7_addr_1 = getelementptr i32 %gmem7, i64 %sext_ln30_1

]]></Node>
<StgValue><ssdm name="gmem7_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:42 %muxLogicAXIMAddr_to_gmem7_load_1_req = muxlogic i32 %gmem7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_1_req"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:43 %muxLogicAXIMBurst_to_gmem7_load_1_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_1_req"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:44 %gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_1_req"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc13:49 %add_ln30_3 = add i11 %zext_ln30_3, i11 768

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="20" op_0_bw="11">
<![CDATA[
for.inc13:50 %zext_ln30_6 = zext i11 %add_ln30_3

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:51 %add_ln30_4 = add i20 %or_ln, i20 %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln30_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="10">
<![CDATA[
for.inc13:13 %zext_ln30_2 = zext i10 %c

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc13:29 %gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_req"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:44 %gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_1_req"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:52 %shl_ln30_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_4, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:53 %zext_ln30_7 = zext i22 %shl_ln30_2

]]></Node>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:54 %add_ln30_5 = add i64 %zext_ln30_7, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_5"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:55 %trunc_ln30_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:56 %sext_ln30_2 = sext i62 %trunc_ln30_2

]]></Node>
<StgValue><ssdm name="sext_ln30_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:57 %gmem7_addr_2 = getelementptr i32 %gmem7, i64 %sext_ln30_2

]]></Node>
<StgValue><ssdm name="gmem7_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:58 %muxLogicAXIMAddr_to_gmem7_load_2_req = muxlogic i32 %gmem7_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_2_req"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:59 %muxLogicAXIMBurst_to_gmem7_load_2_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_2_req"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:60 %gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_2_req"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc13:65 %add_ln30_6 = add i12 %zext_ln30_2, i12 1536

]]></Node>
<StgValue><ssdm name="add_ln30_6"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="20" op_0_bw="12">
<![CDATA[
for.inc13:66 %zext_ln30_8 = zext i12 %add_ln30_6

]]></Node>
<StgValue><ssdm name="zext_ln30_8"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:67 %add_ln30_7 = add i20 %or_ln, i20 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln30_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="102" st_id="5" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc13:29 %gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_req"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:44 %gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_1_req"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:60 %gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_2_req"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:68 %shl_ln30_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_7, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_3"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:69 %zext_ln30_9 = zext i22 %shl_ln30_3

]]></Node>
<StgValue><ssdm name="zext_ln30_9"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:70 %add_ln30_8 = add i64 %zext_ln30_9, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_8"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:71 %trunc_ln30_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_8, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:72 %sext_ln30_3 = sext i62 %trunc_ln30_3

]]></Node>
<StgValue><ssdm name="sext_ln30_3"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:73 %gmem7_addr_3 = getelementptr i32 %gmem7, i64 %sext_ln30_3

]]></Node>
<StgValue><ssdm name="gmem7_addr_3"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:74 %muxLogicAXIMAddr_to_gmem7_load_3_req = muxlogic i32 %gmem7_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_3_req"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:75 %muxLogicAXIMBurst_to_gmem7_load_3_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_3_req"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:76 %gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_3_req"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc13:81 %add_ln30_9 = add i12 %zext_ln30_2, i12 2304

]]></Node>
<StgValue><ssdm name="add_ln30_9"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="20" op_0_bw="12">
<![CDATA[
for.inc13:82 %zext_ln30_10 = zext i12 %add_ln30_9

]]></Node>
<StgValue><ssdm name="zext_ln30_10"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:83 %add_ln30_10 = add i20 %or_ln, i20 %zext_ln30_10

]]></Node>
<StgValue><ssdm name="add_ln30_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="117" st_id="6" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc13:29 %gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_req"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:44 %gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_1_req"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:60 %gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_2_req"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:76 %gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_3_req"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:84 %shl_ln30_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_10, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_4"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:85 %zext_ln30_11 = zext i22 %shl_ln30_4

]]></Node>
<StgValue><ssdm name="zext_ln30_11"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:86 %add_ln30_11 = add i64 %zext_ln30_11, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_11"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:87 %trunc_ln30_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_11, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_4"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:88 %sext_ln30_4 = sext i62 %trunc_ln30_4

]]></Node>
<StgValue><ssdm name="sext_ln30_4"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:89 %gmem7_addr_4 = getelementptr i32 %gmem7, i64 %sext_ln30_4

]]></Node>
<StgValue><ssdm name="gmem7_addr_4"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:90 %muxLogicAXIMAddr_to_gmem7_load_4_req = muxlogic i32 %gmem7_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_4_req"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:91 %muxLogicAXIMBurst_to_gmem7_load_4_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_4_req"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:92 %gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_4_req"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="20" op_0_bw="20" op_1_bw="8" op_2_bw="12">
<![CDATA[
for.inc13:98 %or_ln30_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i8.i12, i8 %tmp_s, i12 3840

]]></Node>
<StgValue><ssdm name="or_ln30_1"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:99 %add_ln30_12 = add i20 %or_ln30_1, i20 %zext_ln25

]]></Node>
<StgValue><ssdm name="add_ln30_12"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="132" st_id="7" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc13:29 %gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_req"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:44 %gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_1_req"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:60 %gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_2_req"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:76 %gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_3_req"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:92 %gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_4_req"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:100 %shl_ln30_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_12, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_5"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:101 %zext_ln30_12 = zext i22 %shl_ln30_5

]]></Node>
<StgValue><ssdm name="zext_ln30_12"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:102 %add_ln30_13 = add i64 %zext_ln30_12, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_13"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:103 %trunc_ln30_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_13, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_5"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:104 %sext_ln30_5 = sext i62 %trunc_ln30_5

]]></Node>
<StgValue><ssdm name="sext_ln30_5"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:105 %gmem7_addr_5 = getelementptr i32 %gmem7, i64 %sext_ln30_5

]]></Node>
<StgValue><ssdm name="gmem7_addr_5"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:106 %muxLogicAXIMAddr_to_gmem7_load_5_req = muxlogic i32 %gmem7_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_5_req"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:107 %muxLogicAXIMBurst_to_gmem7_load_5_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_5_req"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:108 %gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_5_req"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:113 %add_ln30_14 = add i20 %or_ln30_1, i20 %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln30_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="147" st_id="8" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc13:29 %gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_req"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:44 %gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_1_req"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:60 %gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_2_req"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:76 %gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_3_req"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:92 %gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_4_req"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:108 %gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_5_req"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:114 %shl_ln30_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_14, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_6"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:115 %zext_ln30_13 = zext i22 %shl_ln30_6

]]></Node>
<StgValue><ssdm name="zext_ln30_13"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:116 %add_ln30_15 = add i64 %zext_ln30_13, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_15"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:117 %trunc_ln30_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_6"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:118 %sext_ln30_6 = sext i62 %trunc_ln30_6

]]></Node>
<StgValue><ssdm name="sext_ln30_6"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:119 %gmem7_addr_6 = getelementptr i32 %gmem7, i64 %sext_ln30_6

]]></Node>
<StgValue><ssdm name="gmem7_addr_6"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:120 %muxLogicAXIMAddr_to_gmem7_load_6_req = muxlogic i32 %gmem7_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_6_req"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:121 %muxLogicAXIMBurst_to_gmem7_load_6_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_6_req"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:122 %gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_6_req"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:127 %add_ln30_16 = add i20 %or_ln30_1, i20 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln30_16"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="163" st_id="9" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc13:29 %gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_req"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:44 %gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_1_req"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:60 %gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_2_req"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:76 %gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_3_req"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:92 %gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_4_req"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:108 %gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_5_req"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:122 %gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_6_req"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:128 %shl_ln30_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_16, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_7"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:129 %zext_ln30_14 = zext i22 %shl_ln30_7

]]></Node>
<StgValue><ssdm name="zext_ln30_14"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:130 %add_ln30_17 = add i64 %zext_ln30_14, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_17"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:131 %trunc_ln30_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_17, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_7"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:132 %sext_ln30_7 = sext i62 %trunc_ln30_7

]]></Node>
<StgValue><ssdm name="sext_ln30_7"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:133 %gmem7_addr_7 = getelementptr i32 %gmem7, i64 %sext_ln30_7

]]></Node>
<StgValue><ssdm name="gmem7_addr_7"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:134 %muxLogicAXIMAddr_to_gmem7_load_7_req = muxlogic i32 %gmem7_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_7_req"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:135 %muxLogicAXIMBurst_to_gmem7_load_7_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_7_req"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:136 %gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_7_req"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:141 %add_ln30_18 = add i20 %or_ln30_1, i20 %zext_ln30_10

]]></Node>
<StgValue><ssdm name="add_ln30_18"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="180" st_id="10" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc13:29 %gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_req"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:44 %gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_1_req"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:60 %gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_2_req"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:76 %gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_3_req"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:92 %gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_4_req"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:108 %gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_5_req"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:122 %gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_6_req"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:136 %gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_7_req"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:142 %shl_ln30_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_18, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_8"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:143 %zext_ln30_15 = zext i22 %shl_ln30_8

]]></Node>
<StgValue><ssdm name="zext_ln30_15"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:144 %add_ln30_19 = add i64 %zext_ln30_15, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_19"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:145 %trunc_ln30_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_19, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_8"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:146 %sext_ln30_8 = sext i62 %trunc_ln30_8

]]></Node>
<StgValue><ssdm name="sext_ln30_8"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:147 %gmem7_addr_8 = getelementptr i32 %gmem7, i64 %sext_ln30_8

]]></Node>
<StgValue><ssdm name="gmem7_addr_8"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:148 %muxLogicAXIMAddr_to_gmem7_load_8_req = muxlogic i32 %gmem7_addr_8

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_8_req"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:149 %muxLogicAXIMBurst_to_gmem7_load_8_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_8_req"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:150 %gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_8_req"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.inc13:155 %or_ln30_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %c

]]></Node>
<StgValue><ssdm name="or_ln30_3"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="11">
<![CDATA[
for.inc13:156 %sext_ln30_16 = sext i11 %or_ln30_3

]]></Node>
<StgValue><ssdm name="sext_ln30_16"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="20" op_0_bw="12">
<![CDATA[
for.inc13:157 %zext_ln30_24 = zext i12 %sext_ln30_16

]]></Node>
<StgValue><ssdm name="zext_ln30_24"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:158 %add_ln30_20 = add i20 %or_ln30_1, i20 %zext_ln30_24

]]></Node>
<StgValue><ssdm name="add_ln30_20"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="10">
<![CDATA[
for.inc13:12 %zext_ln30_1 = zext i10 %c

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc13:29 %gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_req"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:44 %gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_1_req"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:60 %gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_2_req"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:76 %gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_3_req"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:92 %gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_4_req"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:108 %gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_5_req"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:122 %gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_6_req"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:136 %gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_7_req"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:150 %gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_8_req"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:159 %shl_ln30_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_20, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_9"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:160 %zext_ln30_17 = zext i22 %shl_ln30_9

]]></Node>
<StgValue><ssdm name="zext_ln30_17"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:161 %add_ln30_21 = add i64 %zext_ln30_17, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_21"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:162 %trunc_ln30_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_21, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_9"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:163 %sext_ln30_9 = sext i62 %trunc_ln30_9

]]></Node>
<StgValue><ssdm name="sext_ln30_9"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:164 %gmem7_addr_9 = getelementptr i32 %gmem7, i64 %sext_ln30_9

]]></Node>
<StgValue><ssdm name="gmem7_addr_9"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:165 %muxLogicAXIMAddr_to_gmem7_load_9_req = muxlogic i32 %gmem7_addr_9

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_9_req"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:166 %muxLogicAXIMBurst_to_gmem7_load_9_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_9_req"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:167 %gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_9_req"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc13:172 %add_ln30_22 = add i13 %zext_ln30_1, i13 3840

]]></Node>
<StgValue><ssdm name="add_ln30_22"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="20" op_0_bw="13">
<![CDATA[
for.inc13:173 %zext_ln30_18 = zext i13 %add_ln30_22

]]></Node>
<StgValue><ssdm name="zext_ln30_18"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:174 %add_ln30_23 = add i20 %or_ln30_1, i20 %zext_ln30_18

]]></Node>
<StgValue><ssdm name="add_ln30_23"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="223" st_id="12" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc13:29 %gmem7_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_req"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:44 %gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_1_req"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:60 %gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_2_req"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:76 %gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_3_req"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:92 %gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_4_req"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:108 %gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_5_req"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:122 %gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_6_req"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:136 %gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_7_req"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:150 %gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_8_req"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:167 %gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_9_req"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:175 %shl_ln30_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_23, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_s"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:176 %zext_ln30_19 = zext i22 %shl_ln30_s

]]></Node>
<StgValue><ssdm name="zext_ln30_19"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:177 %add_ln30_24 = add i64 %zext_ln30_19, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_24"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:178 %trunc_ln30_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_24, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_s"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:179 %sext_ln30_10 = sext i62 %trunc_ln30_s

]]></Node>
<StgValue><ssdm name="sext_ln30_10"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:180 %gmem7_addr_10 = getelementptr i32 %gmem7, i64 %sext_ln30_10

]]></Node>
<StgValue><ssdm name="gmem7_addr_10"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:181 %muxLogicAXIMAddr_to_gmem7_load_10_req = muxlogic i32 %gmem7_addr_10

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_10_req"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:182 %muxLogicAXIMBurst_to_gmem7_load_10_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_10_req"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:183 %gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_10_req"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc13:188 %add_ln30_25 = add i13 %zext_ln30_1, i13 4608

]]></Node>
<StgValue><ssdm name="add_ln30_25"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="20" op_0_bw="13">
<![CDATA[
for.inc13:189 %zext_ln30_20 = zext i13 %add_ln30_25

]]></Node>
<StgValue><ssdm name="zext_ln30_20"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:190 %add_ln30_26 = add i20 %or_ln30_1, i20 %zext_ln30_20

]]></Node>
<StgValue><ssdm name="add_ln30_26"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32">
<![CDATA[
for.inc13:30 %muxLogicAXIMCE_to_gmem7_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_read"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc13:31 %gmem7_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr

]]></Node>
<StgValue><ssdm name="gmem7_addr_read"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:32 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc13:33 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:44 %gmem7_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_1_req"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:60 %gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_2_req"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:76 %gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_3_req"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:92 %gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_4_req"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:108 %gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_5_req"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:122 %gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_6_req"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:136 %gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_7_req"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:150 %gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_8_req"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:167 %gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_9_req"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:183 %gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_10_req"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:191 %shl_ln30_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_26, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_10"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:192 %zext_ln30_21 = zext i22 %shl_ln30_10

]]></Node>
<StgValue><ssdm name="zext_ln30_21"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:193 %add_ln30_27 = add i64 %zext_ln30_21, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_27"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:194 %trunc_ln30_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_27, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_10"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:195 %sext_ln30_11 = sext i62 %trunc_ln30_10

]]></Node>
<StgValue><ssdm name="sext_ln30_11"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:196 %gmem7_addr_11 = getelementptr i32 %gmem7, i64 %sext_ln30_11

]]></Node>
<StgValue><ssdm name="gmem7_addr_11"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:197 %muxLogicAXIMAddr_to_gmem7_load_11_req = muxlogic i32 %gmem7_addr_11

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_11_req"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:198 %muxLogicAXIMBurst_to_gmem7_load_11_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_11_req"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:199 %gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_11_req"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc13:204 %add_ln30_28 = add i13 %zext_ln30_1, i13 5376

]]></Node>
<StgValue><ssdm name="add_ln30_28"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="20" op_0_bw="13">
<![CDATA[
for.inc13:205 %zext_ln30_22 = zext i13 %add_ln30_28

]]></Node>
<StgValue><ssdm name="zext_ln30_22"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:206 %add_ln30_29 = add i20 %or_ln30_1, i20 %zext_ln30_22

]]></Node>
<StgValue><ssdm name="add_ln30_29"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="10">
<![CDATA[
for.inc13:11 %zext_ln30 = zext i10 %c

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32">
<![CDATA[
for.inc13:45 %muxLogicAXIMCE_to_gmem7_addr_1_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_1_read"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:46 %gmem7_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_1

]]></Node>
<StgValue><ssdm name="gmem7_addr_1_read"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:47 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_1_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:48 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_1_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:60 %gmem7_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_2_req"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:76 %gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_3_req"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:92 %gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_4_req"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:108 %gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_5_req"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:122 %gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_6_req"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:136 %gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_7_req"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:150 %gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_8_req"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:167 %gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_9_req"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:183 %gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_10_req"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:199 %gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_11_req"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:207 %shl_ln30_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_29, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_11"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:208 %zext_ln30_23 = zext i22 %shl_ln30_11

]]></Node>
<StgValue><ssdm name="zext_ln30_23"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:209 %add_ln30_30 = add i64 %zext_ln30_23, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_30"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:210 %trunc_ln30_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_30, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_11"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:211 %sext_ln30_12 = sext i62 %trunc_ln30_11

]]></Node>
<StgValue><ssdm name="sext_ln30_12"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:212 %gmem7_addr_12 = getelementptr i32 %gmem7, i64 %sext_ln30_12

]]></Node>
<StgValue><ssdm name="gmem7_addr_12"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:213 %muxLogicAXIMAddr_to_gmem7_load_12_req = muxlogic i32 %gmem7_addr_12

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_12_req"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:214 %muxLogicAXIMBurst_to_gmem7_load_12_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_12_req"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:215 %gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_12_req"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
for.inc13:220 %or_ln30_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="or_ln30_4"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="12">
<![CDATA[
for.inc13:221 %sext_ln30_17 = sext i12 %or_ln30_4

]]></Node>
<StgValue><ssdm name="sext_ln30_17"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="20" op_0_bw="13">
<![CDATA[
for.inc13:222 %zext_ln30_25 = zext i13 %sext_ln30_17

]]></Node>
<StgValue><ssdm name="zext_ln30_25"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:223 %add_ln30_31 = add i20 %or_ln30_1, i20 %zext_ln30_25

]]></Node>
<StgValue><ssdm name="add_ln30_31"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc13:237 %add_ln30_33 = add i12 %zext_ln30_2, i12 2816

]]></Node>
<StgValue><ssdm name="add_ln30_33"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="12">
<![CDATA[
for.inc13:238 %sext_ln30_18 = sext i12 %add_ln30_33

]]></Node>
<StgValue><ssdm name="sext_ln30_18"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="20" op_0_bw="13">
<![CDATA[
for.inc13:239 %zext_ln30_27 = zext i13 %sext_ln30_18

]]></Node>
<StgValue><ssdm name="zext_ln30_27"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:240 %add_ln30_34 = add i20 %or_ln30_1, i20 %zext_ln30_27

]]></Node>
<StgValue><ssdm name="add_ln30_34"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc13:254 %add_ln30_36 = add i14 %zext_ln30, i14 7680

]]></Node>
<StgValue><ssdm name="add_ln30_36"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="20" op_0_bw="14">
<![CDATA[
for.inc13:255 %zext_ln30_29 = zext i14 %add_ln30_36

]]></Node>
<StgValue><ssdm name="zext_ln30_29"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc13:256 %add_ln30_37 = add i20 %or_ln30_1, i20 %zext_ln30_29

]]></Node>
<StgValue><ssdm name="add_ln30_37"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32">
<![CDATA[
for.inc13:61 %muxLogicAXIMCE_to_gmem7_addr_2_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_2_read"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:62 %gmem7_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_2

]]></Node>
<StgValue><ssdm name="gmem7_addr_2_read"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:63 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_2_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:64 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_2_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:76 %gmem7_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_3_req"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:92 %gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_4_req"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:108 %gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_5_req"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:122 %gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_6_req"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:136 %gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_7_req"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:150 %gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_8_req"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:167 %gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_9_req"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:183 %gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_10_req"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:199 %gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_11_req"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:215 %gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_12_req"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:224 %shl_ln30_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_31, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_12"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:225 %zext_ln30_26 = zext i22 %shl_ln30_12

]]></Node>
<StgValue><ssdm name="zext_ln30_26"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:226 %add_ln30_32 = add i64 %zext_ln30_26, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_32"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:227 %trunc_ln30_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_32, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_12"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:228 %sext_ln30_13 = sext i62 %trunc_ln30_12

]]></Node>
<StgValue><ssdm name="sext_ln30_13"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:229 %gmem7_addr_13 = getelementptr i32 %gmem7, i64 %sext_ln30_13

]]></Node>
<StgValue><ssdm name="gmem7_addr_13"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:230 %muxLogicAXIMAddr_to_gmem7_load_13_req = muxlogic i32 %gmem7_addr_13

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_13_req"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:231 %muxLogicAXIMBurst_to_gmem7_load_13_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_13_req"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:232 %gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_13_req"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:241 %shl_ln30_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_34, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_13"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:242 %zext_ln30_28 = zext i22 %shl_ln30_13

]]></Node>
<StgValue><ssdm name="zext_ln30_28"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:243 %add_ln30_35 = add i64 %zext_ln30_28, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_35"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:244 %trunc_ln30_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_35, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_13"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:245 %sext_ln30_14 = sext i62 %trunc_ln30_13

]]></Node>
<StgValue><ssdm name="sext_ln30_14"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:246 %gmem7_addr_14 = getelementptr i32 %gmem7, i64 %sext_ln30_14

]]></Node>
<StgValue><ssdm name="gmem7_addr_14"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
for.inc13:257 %shl_ln30_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_37, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_14"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="22">
<![CDATA[
for.inc13:258 %zext_ln30_30 = zext i22 %shl_ln30_14

]]></Node>
<StgValue><ssdm name="zext_ln30_30"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc13:259 %add_ln30_38 = add i64 %zext_ln30_30, i64 %mat_read

]]></Node>
<StgValue><ssdm name="add_ln30_38"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc13:260 %trunc_ln30_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_38, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_14"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="62">
<![CDATA[
for.inc13:261 %sext_ln30_15 = sext i62 %trunc_ln30_14

]]></Node>
<StgValue><ssdm name="sext_ln30_15"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc13:262 %gmem7_addr_15 = getelementptr i32 %gmem7, i64 %sext_ln30_15

]]></Node>
<StgValue><ssdm name="gmem7_addr_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc13:1 %indvar_flatten47_load = load i16 %indvar_flatten47

]]></Node>
<StgValue><ssdm name="indvar_flatten47_load"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc13:5 %add_ln25_1 = add i16 %indvar_flatten47_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32">
<![CDATA[
for.inc13:77 %muxLogicAXIMCE_to_gmem7_addr_3_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_3_read"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:78 %gmem7_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_3

]]></Node>
<StgValue><ssdm name="gmem7_addr_3_read"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:79 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_3_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:80 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_3_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:92 %gmem7_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_4_req"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:108 %gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_5_req"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:122 %gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_6_req"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:136 %gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_7_req"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:150 %gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_8_req"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:167 %gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_9_req"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:183 %gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_10_req"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:199 %gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_11_req"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:215 %gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_12_req"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:232 %gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_13_req"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:247 %muxLogicAXIMAddr_to_gmem7_load_14_req = muxlogic i32 %gmem7_addr_14

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_14_req"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:248 %muxLogicAXIMBurst_to_gmem7_load_14_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_14_req"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:249 %gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_14_req"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc13:273 %icmp_ln25 = icmp_eq  i16 %indvar_flatten47_load, i16 36863

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13:277 %store_ln25 = store i16 %add_ln25_1, i16 %indvar_flatten47

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc13:278 %br_ln25 = br i1 %icmp_ln25, void %for.inc13, void %for.end15

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32">
<![CDATA[
for.inc13:93 %muxLogicAXIMCE_to_gmem7_addr_4_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_4_read"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:94 %gmem7_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_4

]]></Node>
<StgValue><ssdm name="gmem7_addr_4_read"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:95 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_4_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:96 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_4_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:108 %gmem7_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_5_req"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:122 %gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_6_req"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:136 %gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_7_req"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:150 %gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_8_req"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:167 %gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_9_req"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:183 %gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_10_req"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:199 %gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_11_req"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:215 %gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_12_req"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:232 %gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_13_req"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:249 %gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_14_req"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32">
<![CDATA[
for.inc13:263 %muxLogicAXIMAddr_to_gmem7_load_15_req = muxlogic i32 %gmem7_addr_15

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem7_load_15_req"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="64">
<![CDATA[
for.inc13:264 %muxLogicAXIMBurst_to_gmem7_load_15_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem7_load_15_req"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:265 %gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_15_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="380" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32">
<![CDATA[
for.inc13:109 %muxLogicAXIMCE_to_gmem7_addr_5_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_5_read"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:110 %gmem7_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_5

]]></Node>
<StgValue><ssdm name="gmem7_addr_5_read"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:111 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_5_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:112 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_5_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:122 %gmem7_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_6_req"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:136 %gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_7_req"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:150 %gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_8_req"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:167 %gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_9_req"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:183 %gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_10_req"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:199 %gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_11_req"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:215 %gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_12_req"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:232 %gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_13_req"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:249 %gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_14_req"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:265 %gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_15_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="394" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32">
<![CDATA[
for.inc13:123 %muxLogicAXIMCE_to_gmem7_addr_6_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_6_read"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:124 %gmem7_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_6

]]></Node>
<StgValue><ssdm name="gmem7_addr_6_read"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:125 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_6_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:126 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_6_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:136 %gmem7_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_7_req"/></StgValue>
</operation>

<operation id="399" st_id="19" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:150 %gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_8_req"/></StgValue>
</operation>

<operation id="400" st_id="19" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:167 %gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_9_req"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:183 %gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_10_req"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:199 %gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_11_req"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:215 %gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_12_req"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:232 %gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_13_req"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:249 %gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_14_req"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:265 %gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_15_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="407" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32">
<![CDATA[
for.inc13:137 %muxLogicAXIMCE_to_gmem7_addr_7_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_7_read"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:138 %gmem7_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_7

]]></Node>
<StgValue><ssdm name="gmem7_addr_7_read"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:139 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_7_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:140 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_7_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:150 %gmem7_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_8_req"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:167 %gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_9_req"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:183 %gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_10_req"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:199 %gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_11_req"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:215 %gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_12_req"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:232 %gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_13_req"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:249 %gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_14_req"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:265 %gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_15_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="419" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32">
<![CDATA[
for.inc13:151 %muxLogicAXIMCE_to_gmem7_addr_8_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_8_read"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:152 %gmem7_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_8

]]></Node>
<StgValue><ssdm name="gmem7_addr_8_read"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:153 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_8_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:154 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_8_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:167 %gmem7_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_9_req"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:183 %gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_10_req"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:199 %gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_11_req"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:215 %gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_12_req"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:232 %gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_13_req"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:249 %gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_14_req"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:265 %gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_15_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="430" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32">
<![CDATA[
for.inc13:168 %muxLogicAXIMCE_to_gmem7_addr_9_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_9_read"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:169 %gmem7_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_9

]]></Node>
<StgValue><ssdm name="gmem7_addr_9_read"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:170 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_9_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:171 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_9_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:183 %gmem7_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_10_req"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:199 %gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_11_req"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:215 %gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_12_req"/></StgValue>
</operation>

<operation id="437" st_id="22" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:232 %gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_13_req"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:249 %gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_14_req"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:265 %gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_15_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32">
<![CDATA[
for.inc13:184 %muxLogicAXIMCE_to_gmem7_addr_10_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_10_read"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:185 %gmem7_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_10

]]></Node>
<StgValue><ssdm name="gmem7_addr_10_read"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:186 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_10_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:187 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_10_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:199 %gmem7_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_11_req"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:215 %gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_12_req"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:232 %gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_13_req"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:249 %gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_14_req"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:265 %gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_15_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="449" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32">
<![CDATA[
for.inc13:200 %muxLogicAXIMCE_to_gmem7_addr_11_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_11_read"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:201 %gmem7_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_11

]]></Node>
<StgValue><ssdm name="gmem7_addr_11_read"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:202 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_11_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:203 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_11_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:215 %gmem7_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_12_req"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:232 %gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_13_req"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:249 %gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_14_req"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:265 %gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_15_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="457" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32">
<![CDATA[
for.inc13:216 %muxLogicAXIMCE_to_gmem7_addr_12_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_12_read"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:217 %gmem7_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_12

]]></Node>
<StgValue><ssdm name="gmem7_addr_12_read"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:218 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_12_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:219 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_12_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:232 %gmem7_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_13_req"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:249 %gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_14_req"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:265 %gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_15_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="464" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32">
<![CDATA[
for.inc13:233 %muxLogicAXIMCE_to_gmem7_addr_13_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_13_read"/></StgValue>
</operation>

<operation id="465" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:234 %gmem7_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_13

]]></Node>
<StgValue><ssdm name="gmem7_addr_13_read"/></StgValue>
</operation>

<operation id="466" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:235 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_13_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="467" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:236 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_13_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="468" st_id="26" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:249 %gmem7_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_14_req"/></StgValue>
</operation>

<operation id="469" st_id="26" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:265 %gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_15_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="470" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32">
<![CDATA[
for.inc13:250 %muxLogicAXIMCE_to_gmem7_addr_14_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_14_read"/></StgValue>
</operation>

<operation id="471" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:251 %gmem7_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_14

]]></Node>
<StgValue><ssdm name="gmem7_addr_14_read"/></StgValue>
</operation>

<operation id="472" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:252 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_14_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="473" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:253 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_14_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="474" st_id="27" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc13:265 %gmem7_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem7_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem7_load_15_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="475" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc13:6 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_26_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="476" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc13:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc13:15 %specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="478" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32">
<![CDATA[
for.inc13:266 %muxLogicAXIMCE_to_gmem7_addr_15_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem7_addr_15_read"/></StgValue>
</operation>

<operation id="479" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:267 %gmem7_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem7_addr_15

]]></Node>
<StgValue><ssdm name="gmem7_addr_15_read"/></StgValue>
</operation>

<operation id="480" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32">
<![CDATA[
for.inc13:268 %muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem7_addr_15_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln30"/></StgValue>
</operation>

<operation id="481" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc13:269 %write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem7_addr_15_read

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="482" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0">
<![CDATA[
for.end15:0 %ret_ln34 = ret

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
