X86_64 W+RWC+mfence+mfence+po-po001
"MFencedWW Rfe MFencedRR Fre PodWW PodWR Fre"
Cycle=Rfe MFencedRR Fre PodWW PodWR Fre MFencedWW
Relax=PodWR
Safe=Rfe Fre PodWW MFencedWW MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T
Com=Rf Fr Fr
Orig=MFencedWW Rfe MFencedRR Fre PodWW PodWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 2:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $1,(z)   ;
 mfence      | mfence        | movq $1,(a)   ;
 movq $1,(y) | movq (z),%rbx | movq (x),%rax ;
exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0)
