`timescale 1ns/1ps
module tb_ttl_74x190;
    logic clk, load_n, ctr_en_n, d_u_n;
    logic [3:0] d, q;
    logic max_min, rco_n;
    ttl_74x190 dut(.clk(clk), .load_n(load_n), .ctr_en_n(ctr_en_n), .d_u_n(d_u_n), .d(d), .q(q), .max_min(max_min), .rco_n(rco_n));
    task automatic tick; clk=0; #1; clk=1; #1; clk=0; #1; endtask
    int errors;
    initial begin
        errors = 0;
        clk=0; load_n=0; ctr_en_n=1; d_u_n=0; d=4'd0; #1;
        if (q !== 0) errors++;
        load_n=1; ctr_en_n=0;
        for (int i = 0; i < 12; i++) begin
            if (q !== 4'(i % 10)) errors++;
            tick;
        end
        if (errors != 0) $fatal(1, "tb_ttl_74x190: %0d errors", errors);
        $display("PASS: tb_ttl_74x190");
        $finish;
    end
endmodule
