# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-87.10"
module \top
  attribute \src "dut.sv:19.7-19.8"
  wire width 30 \s
  wire \indirect
  attribute \src "dut.sv:21.5-33.8"
  process $proc$dut.sv:21$1
    sync always
    sync init
      update \s [0] 1'1
      update \s [1] 1'1
      update \s [2] 1'1
      update \s [3] 1'1
      update \s [28] 1'1
      update \s [29] 1'1
      update \s [7:4] 4'1111
      update \s [11:8] 4'1111
      update \s [19:12] 8'11111111
      update \s [27:20] 8'11111111
  end
  attribute \src "dut.sv:64.5-84.8"
  process $proc$dut.sv:64$2
    sync always
    sync init
  end
end
