Warning (10268): Verilog HDL information at STM_CLK.v(83): always construct contains both blocking and non-blocking assignments File: C:/FPGAJosieVivian/STM_CLK/STM_CLK.v Line: 83
