# AXI4 VIP Makefile Arguments - Generated 20250724_234136
# Source: AXI4 Bus Matrix GUI

# Bus Configuration
BUS_TYPE = AXI4
ADDR_WIDTH = 32
DATA_WIDTH = 64
ARBITRATION = QOS

# Component Counts
NUM_MASTERS = 2
NUM_SLAVES = 3

# UVM Test Arguments
UVM_ARGS = +CONFIG_FILE=$(CONFIG_JSON)
UVM_ARGS += +BUS_TYPE=AXI4
UVM_ARGS += +ADDR_WIDTH=32
UVM_ARGS += +DATA_WIDTH=64
UVM_ARGS += +NUM_MASTERS=2
UVM_ARGS += +NUM_SLAVES=3
UVM_ARGS += +VIP_MODE=RTL
UVM_ARGS += +RTL_PATH=axi4_vip_sim/output/rtl/demo_interconnect.v

# Slave Configuration Arguments
UVM_ARGS += +SLAVE_0_NAME=Memory
UVM_ARGS += +SLAVE_0_BASE=0x10000000
UVM_ARGS += +SLAVE_0_SIZE=0x10000000
UVM_ARGS += +SLAVE_1_NAME=Peripheral1
UVM_ARGS += +SLAVE_1_BASE=0x20000000
UVM_ARGS += +SLAVE_1_SIZE=0x100000
UVM_ARGS += +SLAVE_2_NAME=Peripheral2
UVM_ARGS += +SLAVE_2_BASE=0x30000000
UVM_ARGS += +SLAVE_2_SIZE=0x100000

# Master Configuration Arguments
UVM_ARGS += +MASTER_0_NAME=CPU
UVM_ARGS += +MASTER_0_PRIORITY=0
UVM_ARGS += +MASTER_1_NAME=DMA
UVM_ARGS += +MASTER_1_PRIORITY=0