ModuleName Big_ALU
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 42
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 304 ,X2: 384 ,Y2: 304
Edge X1: 280 ,Y1: 248 ,X2: 280 ,Y2: 304
Edge X1: 272 ,Y1: 248 ,X2: 280 ,Y2: 248
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 272 ,Y1: 200 ,X2: 280 ,Y2: 200
Edge X1: 280 ,Y1: 112 ,X2: 280 ,Y2: 200
Edge X1: 280 ,Y1: 112 ,X2: 384 ,Y2: 112
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 240 ,X2: 384 ,Y2: 240
Edge X1: 288 ,Y1: 232 ,X2: 288 ,Y2: 240
Edge X1: 272 ,Y1: 232 ,X2: 288 ,Y2: 232
End
Branches
End
Wire Name: b9
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 304 ,Y1: 336 ,X2: 384 ,Y2: 336
Edge X1: 304 ,Y1: 272 ,X2: 304 ,Y2: 336
Edge X1: 304 ,Y1: 208 ,X2: 304 ,Y2: 272
Edge X1: 304 ,Y1: 272 ,X2: 384 ,Y2: 272
Edge X1: 80 ,Y1: 272 ,X2: 304 ,Y2: 272
Edge X1: 304 ,Y1: 144 ,X2: 304 ,Y2: 208
Edge X1: 304 ,Y1: 208 ,X2: 384 ,Y2: 208
Edge X1: 304 ,Y1: 144 ,X2: 384 ,Y2: 144
End
Branches
End
Wire Name: b10
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 80 ,Y1: 296 ,X2: 312 ,Y2: 296
Edge X1: 312 ,Y1: 288 ,X2: 312 ,Y2: 296
Edge X1: 312 ,Y1: 160 ,X2: 312 ,Y2: 288
Edge X1: 312 ,Y1: 288 ,X2: 384 ,Y2: 288
Edge X1: 312 ,Y1: 160 ,X2: 384 ,Y2: 160
End
Branches
End
Wire Name: b11
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 320 ,Y1: 224 ,X2: 384 ,Y2: 224
Edge X1: 320 ,Y1: 224 ,X2: 320 ,Y2: 320
Edge X1: 320 ,Y1: 320 ,X2: 320 ,Y2: 352
Edge X1: 80 ,Y1: 320 ,X2: 320 ,Y2: 320
Edge X1: 320 ,Y1: 352 ,X2: 384 ,Y2: 352
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 320 ,X2: 384 ,Y2: 320
Edge X1: 344 ,Y1: 256 ,X2: 344 ,Y2: 320
Edge X1: 344 ,Y1: 192 ,X2: 344 ,Y2: 256
Edge X1: 344 ,Y1: 256 ,X2: 384 ,Y2: 256
Edge X1: 344 ,Y1: 128 ,X2: 344 ,Y2: 192
Edge X1: 344 ,Y1: 192 ,X2: 384 ,Y2: 192
Edge X1: 344 ,Y1: 128 ,X2: 384 ,Y2: 128
Edge X1: 128 ,Y1: 128 ,X2: 344 ,Y2: 128
End
Branches
End
Wire Name: b17
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 1184 ,Y1: 112 ,X2: 1200 ,Y2: 112
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 840 ,Y1: 272 ,X2: 864 ,Y2: 272
End
Branches
End
Wire Name: b21
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 952 ,Y1: 112 ,X2: 1000 ,Y2: 112
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 840 ,Y1: 336 ,X2: 864 ,Y2: 336
End
Branches
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 88 ,Y1: 80 ,X2: 736 ,Y2: 80
Edge X1: 88 ,Y1: 80 ,X2: 88 ,Y2: 200
Edge X1: 736 ,Y1: 80 ,X2: 736 ,Y2: 176
Edge X1: 736 ,Y1: 176 ,X2: 752 ,Y2: 176
Edge X1: 80 ,Y1: 200 ,X2: 88 ,Y2: 200
Edge X1: 88 ,Y1: 200 ,X2: 104 ,Y2: 200
End
Branches
End
Wire Name: w29
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 728 ,Y1: 192 ,X2: 752 ,Y2: 192
Edge X1: 728 ,Y1: 88 ,X2: 728 ,Y2: 192
Edge X1: 96 ,Y1: 88 ,X2: 728 ,Y2: 88
Edge X1: 96 ,Y1: 88 ,X2: 96 ,Y2: 216
Edge X1: 96 ,Y1: 216 ,X2: 104 ,Y2: 216
Edge X1: 96 ,Y1: 216 ,X2: 96 ,Y2: 224
Edge X1: 80 ,Y1: 224 ,X2: 96 ,Y2: 224
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 64 ,X2: 168 ,Y2: 152
Edge X1: 168 ,Y1: 64 ,X2: 976 ,Y2: 64
Edge X1: 128 ,Y1: 152 ,X2: 168 ,Y2: 152
Edge X1: 976 ,Y1: 64 ,X2: 976 ,Y2: 128
Edge X1: 976 ,Y1: 128 ,X2: 1000 ,Y2: 128
End
Branches
End
Wire Name: b24
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 616 ,Y1: 112 ,X2: 752 ,Y2: 112
End
Branches
End
Wire Name: b25
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 640 ,Y1: 128 ,X2: 752 ,Y2: 128
Edge X1: 640 ,Y1: 128 ,X2: 640 ,Y2: 176
Edge X1: 616 ,Y1: 176 ,X2: 640 ,Y2: 176
End
Branches
End
Wire Name: b22
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 648 ,Y1: 144 ,X2: 752 ,Y2: 144
Edge X1: 648 ,Y1: 144 ,X2: 648 ,Y2: 240
Edge X1: 616 ,Y1: 240 ,X2: 648 ,Y2: 240
End
Branches
End
Wire Name: b23
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 656 ,Y1: 160 ,X2: 752 ,Y2: 160
Edge X1: 656 ,Y1: 160 ,X2: 656 ,Y2: 304
Edge X1: 616 ,Y1: 304 ,X2: 656 ,Y2: 304
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 624 ,Y1: 248 ,X2: 776 ,Y2: 248
Edge X1: 624 ,Y1: 128 ,X2: 624 ,Y2: 248
Edge X1: 616 ,Y1: 128 ,X2: 624 ,Y2: 128
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 144 ,X2: 632 ,Y2: 144
Edge X1: 632 ,Y1: 144 ,X2: 632 ,Y2: 312
Edge X1: 632 ,Y1: 312 ,X2: 776 ,Y2: 312
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 192 ,X2: 664 ,Y2: 192
Edge X1: 664 ,Y1: 192 ,X2: 664 ,Y2: 264
Edge X1: 664 ,Y1: 264 ,X2: 776 ,Y2: 264
End
Branches
End
Wire Name: w30
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 256 ,X2: 680 ,Y2: 256
Edge X1: 680 ,Y1: 256 ,X2: 680 ,Y2: 280
Edge X1: 680 ,Y1: 280 ,X2: 776 ,Y2: 280
End
Branches
End
Wire Name: w27
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 208 ,X2: 672 ,Y2: 208
Edge X1: 672 ,Y1: 208 ,X2: 672 ,Y2: 328
Edge X1: 672 ,Y1: 328 ,X2: 776 ,Y2: 328
End
Branches
End
Wire Name: w31
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 272 ,X2: 688 ,Y2: 272
Edge X1: 688 ,Y1: 272 ,X2: 688 ,Y2: 344
Edge X1: 688 ,Y1: 344 ,X2: 776 ,Y2: 344
End
Branches
End
Wire Name: w32
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 320 ,X2: 696 ,Y2: 320
Edge X1: 696 ,Y1: 296 ,X2: 696 ,Y2: 320
Edge X1: 696 ,Y1: 296 ,X2: 776 ,Y2: 296
End
Branches
End
Wire Name: w33
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 336 ,X2: 704 ,Y2: 336
Edge X1: 704 ,Y1: 336 ,X2: 704 ,Y2: 360
Edge X1: 704 ,Y1: 360 ,X2: 776 ,Y2: 360
End
Branches
End
Wire Name: w34
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 272 ,Y1: 216 ,X2: 288 ,Y2: 216
Edge X1: 288 ,Y1: 176 ,X2: 288 ,Y2: 216
Edge X1: 288 ,Y1: 176 ,X2: 384 ,Y2: 176
End
Branches
End
End
Ports
Port Left: 128 Top: 128 ,Orientation: 0
Portname: Sig_start ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 128 Top: 152 ,Orientation: 0
Portname: Sig_write ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 200 ,Orientation: 0
Portname: s0 ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 224 ,Orientation: 0
Portname: s1 ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 272 ,Orientation: 0
Portname: R1 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 80 Top: 296 ,Orientation: 0
Portname: R2 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 80 Top: 320 ,Orientation: 0
Portname: NR2 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 1200 Top: 112 ,Orientation: 0
Portname: result ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
31
,Width:
32
,RV:
0
Port Left: 864 Top: 272 ,Orientation: 0
Portname: Sig_overflow ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 864 Top: 336 ,Orientation: 0
Portname: Sig_Done ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 1024 Top: 104
Name: s4
LibraryName: (NoLibraryName)
IpName: Enable32Bit
SymbolParameters
End
Symbol Left: 128 Top: 192
Name: s5
LibraryName: (NoLibraryName)
IpName: decoder2X4
SymbolParameters
End
Symbol Left: 408 Top: 104
Name: s2
LibraryName: (NoLibraryName)
IpName: alu_add
SymbolParameters
End
Symbol Left: 408 Top: 168
Name: s3
LibraryName: (NoLibraryName)
IpName: alu_sub
SymbolParameters
End
Symbol Left: 408 Top: 232
Name: s6
LibraryName: (NoLibraryName)
IpName: alu_add
SymbolParameters
End
Symbol Left: 408 Top: 296
Name: s7
LibraryName: (NoLibraryName)
IpName: alu_sub
SymbolParameters
End
Symbol Left: 776 Top: 104
Name: s8
LibraryName: (NoLibraryName)
IpName: mux4X1for32bit
SymbolParameters
End
Symbol Left: 776 Top: 248
Name: s9
LibraryName: gtlib
IpName: GT_OR4
SymbolParameters
End
Symbol Left: 776 Top: 312
Name: s10
LibraryName: gtlib
IpName: GT_OR4
SymbolParameters
End
End
Texts
End
Links
End
