always @(posedge clk) begin
  for (int i = 0; i < 8; i++) begin
    if (!in[i] && posedge[i + 1]) // Check for rising edge (0 to 1 transition) on the next clock cycle
      pedge[i] <= 1'b1; // Set output bit the cycle after a 0 to 1 transition occurs
  end
end