@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode
@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/my_fft_pkg.sv":2:8:2:17|Synthesizing module my_fft_pkg in library work.
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.
@N: CL134 :"/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv":36:4:36:12|Found RAM fifo_buf, depth=32, width=16
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv":2:7:2:22|Synthesizing module fft_bit_reversal in library work.
@N: CL134 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv":43:4:43:12|Found RAM mem_imag_b, depth=16, width=16
@N: CL134 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv":43:4:43:12|Found RAM mem_real_b, depth=16, width=16
@N: CL134 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv":43:4:43:12|Found RAM mem_imag_a, depth=16, width=16
@N: CL134 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv":43:4:43:12|Found RAM mem_real_a, depth=16, width=16
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_top.sv":3:7:3:13|Synthesizing module fft_top in library work.
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv":2:7:2:18|Synthesizing module complex_mult in library work.
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":3:7:3:15|Synthesizing module fft_stage in library work.
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":3:7:3:15|Synthesizing module fft_stage in library work.
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":3:7:3:15|Synthesizing module fft_stage in library work.
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":3:7:3:15|Synthesizing module fft_stage in library work.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_r with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_i with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift sub_fifo_imag with address depth of 7 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift sub_fifo_real with address depth of 7 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift shift_imag with address depth of 8 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift shift_real with address depth of 8 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_r with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_i with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift sub_fifo_imag with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift sub_fifo_real with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift shift_imag with address depth of 4 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift shift_real with address depth of 4 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_r with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_i with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_r with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_i with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv":51:4:51:12|Found sequential shift val_p3 with address depth of 4 words and data bit width of 1.
@N|Running in 64-bit mode

