#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Jun 12 09:39:19 2018
# Process ID: 17517
# Current directory: /home/nayibb/Desktop/report/Code/Core1990/simulation
# Command line: vivado
# Log file: /home/nayibb/Desktop/report/Code/Core1990/simulation/vivado.log
# Journal file: /home/nayibb/Desktop/report/Code/Core1990/simulation/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 5951.906 ; gain = 150.234 ; free physical = 3635 ; free virtual = 14725
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xsim.dir/testbench_Interface_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xsim.dir/testbench_Interface_Test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 12 09:40:25 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 12 09:40:25 2018...
run_program: Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 5962.910 ; gain = 0.000 ; free physical = 3635 ; free virtual = 14675
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_Interface_Test_behav -key {Behavioral:sim_1:Functional:testbench_Interface_Test} -tclbatch {testbench_Interface_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench_Interface_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_Interface_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:15 ; elapsed = 00:00:39 . Memory (MB): peak = 6010.270 ; gain = 47.359 ; free physical = 3274 ; free virtual = 14441
open_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
run 40000 ns
run 40000 ns
run: Time (s): cpu = 00:00:27 ; elapsed = 00:02:50 . Memory (MB): peak = 6036.094 ; gain = 5.715 ; free physical = 3207 ; free virtual = 14323
WARNING: Simulation object /testbench_Interface_Test/uut/interface/Interlaken_RX/Decoder/Sync_TransitionCounter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /testbench_Interface_Test/uut/interface/Interlaken_RX/Decoder/Sync_ChangeCounter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /testbench_Interface_Test/uut/interface/Interlaken_RX/Descrambler/ScramblerSyncMismatch was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:02:33 . Memory (MB): peak = 6079.008 ; gain = 22.000 ; free physical = 3005 ; free virtual = 14121
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6116.031 ; gain = 0.000 ; free physical = 3141 ; free virtual = 14239
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6116.031 ; gain = 0.000 ; free physical = 3141 ; free virtual = 14239
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:06:37 ; elapsed = 00:00:37 . Memory (MB): peak = 6116.031 ; gain = 0.000 ; free physical = 2973 ; free virtual = 14067
run 40000 ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:45 . Memory (MB): peak = 6121.008 ; gain = 4.977 ; free physical = 2978 ; free virtual = 14084
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:15 . Memory (MB): peak = 6123.039 ; gain = 0.000 ; free physical = 3106 ; free virtual = 14193
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:15 . Memory (MB): peak = 6123.039 ; gain = 0.000 ; free physical = 3106 ; free virtual = 14193
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6123.039 ; gain = 0.000 ; free physical = 3101 ; free virtual = 14189
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6123.039 ; gain = 0.000 ; free physical = 3101 ; free virtual = 14189
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 6123.039 ; gain = 0.000 ; free physical = 2933 ; free virtual = 14016
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:36 . Memory (MB): peak = 6123.039 ; gain = 0.000 ; free physical = 2898 ; free virtual = 14005
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:14 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 3159 ; free virtual = 14247
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:15 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 3159 ; free virtual = 14247
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 3156 ; free virtual = 14244
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 3156 ; free virtual = 14244
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 2982 ; free virtual = 14065
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:38 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 2948 ; free virtual = 14055
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 3076 ; free virtual = 14164
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 3076 ; free virtual = 14164
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:48 ; elapsed = 00:00:35 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 2905 ; free virtual = 13988
run 40000 ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:02:28 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 2875 ; free virtual = 13981
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 3059 ; free virtual = 14147
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 3059 ; free virtual = 14147
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:38 ; elapsed = 00:00:35 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 2892 ; free virtual = 13976
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:34 . Memory (MB): peak = 6124.875 ; gain = 0.000 ; free physical = 2882 ; free virtual = 13988
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6134.148 ; gain = 0.000 ; free physical = 3027 ; free virtual = 14116
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6134.148 ; gain = 0.000 ; free physical = 3027 ; free virtual = 14116
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:45 ; elapsed = 00:00:35 . Memory (MB): peak = 6134.148 ; gain = 0.000 ; free physical = 2859 ; free virtual = 13943
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:36 . Memory (MB): peak = 6134.148 ; gain = 0.000 ; free physical = 2818 ; free virtual = 13926
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6152.621 ; gain = 0.000 ; free physical = 2974 ; free virtual = 14168
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6152.621 ; gain = 0.000 ; free physical = 2974 ; free virtual = 14168
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:47 ; elapsed = 00:00:35 . Memory (MB): peak = 6152.621 ; gain = 0.000 ; free physical = 2814 ; free virtual = 14002
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:36 . Memory (MB): peak = 6157.598 ; gain = 4.977 ; free physical = 2794 ; free virtual = 14006
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2874 ; free virtual = 14069
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2874 ; free virtual = 14069
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:46 ; elapsed = 00:00:35 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2713 ; free virtual = 13903
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:35 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2746 ; free virtual = 13952
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 3000 ; free virtual = 14194
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 3000 ; free virtual = 14194
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:46 ; elapsed = 00:00:35 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2832 ; free virtual = 14022
run 40000 ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:27 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2793 ; free virtual = 14005
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2970 ; free virtual = 14164
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2970 ; free virtual = 14164
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:38 ; elapsed = 00:00:35 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2808 ; free virtual = 13998
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:31 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2732 ; free virtual = 13945
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2850 ; free virtual = 14045
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2850 ; free virtual = 14045
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:41 ; elapsed = 00:00:35 . Memory (MB): peak = 6157.625 ; gain = 0.000 ; free physical = 2683 ; free virtual = 13874
run 40000 ns
run: Time (s): cpu = 00:00:11 ; elapsed = 00:02:27 . Memory (MB): peak = 6162.629 ; gain = 5.004 ; free physical = 2649 ; free virtual = 13861
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6162.629 ; gain = 0.000 ; free physical = 2846 ; free virtual = 14049
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6162.629 ; gain = 0.000 ; free physical = 2846 ; free virtual = 14049
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:38 ; elapsed = 00:00:36 . Memory (MB): peak = 6162.629 ; gain = 0.000 ; free physical = 2685 ; free virtual = 13883
run 40000 ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:41 . Memory (MB): peak = 6162.629 ; gain = 0.000 ; free physical = 2638 ; free virtual = 13863
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6162.629 ; gain = 0.000 ; free physical = 2834 ; free virtual = 14041
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6162.629 ; gain = 0.000 ; free physical = 2834 ; free virtual = 14041
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:52 ; elapsed = 00:00:36 . Memory (MB): peak = 6162.629 ; gain = 0.000 ; free physical = 2665 ; free virtual = 13867
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:40 . Memory (MB): peak = 6162.629 ; gain = 0.000 ; free physical = 2626 ; free virtual = 13852
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 6165.629 ; gain = 0.000 ; free physical = 2793 ; free virtual = 14001
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6165.629 ; gain = 0.000 ; free physical = 2793 ; free virtual = 14001
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:50 ; elapsed = 00:00:35 . Memory (MB): peak = 6165.629 ; gain = 0.000 ; free physical = 2626 ; free virtual = 13828
run 40000 ns
run: Time (s): cpu = 00:00:09 ; elapsed = 00:02:40 . Memory (MB): peak = 6165.629 ; gain = 0.000 ; free physical = 2540 ; free virtual = 13766
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 6165.629 ; gain = 0.000 ; free physical = 2706 ; free virtual = 13913
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 6165.629 ; gain = 0.000 ; free physical = 2706 ; free virtual = 13913
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:51 ; elapsed = 00:00:35 . Memory (MB): peak = 6165.629 ; gain = 0.000 ; free physical = 2537 ; free virtual = 13740
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:36 . Memory (MB): peak = 6165.629 ; gain = 0.000 ; free physical = 2500 ; free virtual = 13726
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=23)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 6188.859 ; gain = 0.000 ; free physical = 2800 ; free virtual = 14008
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6188.859 ; gain = 0.000 ; free physical = 2800 ; free virtual = 14008
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:47 ; elapsed = 00:00:36 . Memory (MB): peak = 6188.859 ; gain = 0.000 ; free physical = 2640 ; free virtual = 13843
run 40000 ns
run: Time (s): cpu = 00:00:14 ; elapsed = 00:02:48 . Memory (MB): peak = 6242.551 ; gain = 53.691 ; free physical = 2524 ; free virtual = 13744
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jun 12 15:16:24 2018] Launched synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/synth_1/runme.log
[Tue Jun 12 15:16:24 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jun 12 15:35:19 2018] Launched synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/synth_1/runme.log
[Tue Jun 12 15:35:19 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jun 12 15:45:06 2018] Launched synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/synth_1/runme.log
[Tue Jun 12 15:45:06 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Jun 12 15:52:52 2018] Launched synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/synth_1/runme.log
[Tue Jun 12 15:52:52 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7268.000 ; gain = 622.773 ; free physical = 1429 ; free virtual = 12787
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_early.xdc]
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test.xdc]
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_late.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.53 . Memory (MB): peak = 7276.000 ; gain = 7.000 ; free physical = 1419 ; free virtual = 12777
Restored from archive | CPU: 0.840000 secs | Memory: 12.493393 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.53 . Memory (MB): peak = 7276.000 ; gain = 7.000 ; free physical = 1419 ; free virtual = 12777
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 140 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 100 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 18 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 7540.910 ; gain = 1232.770 ; free physical = 1222 ; free virtual = 12562
place_ports Valid_out AM39
set_property IOSTANDARD HSLVDCI_18 [get_ports [list Valid_out]]
set_property IOSTANDARD LVCMOS18 [get_ports [list Valid_out]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jun 12 16:01:09 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_early.xdc]
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test.xdc]
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_late.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.50 . Memory (MB): peak = 7540.910 ; gain = 0.000 ; free physical = 2258 ; free virtual = 13280
Restored from archive | CPU: 0.520000 secs | Memory: 9.906166 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.50 . Memory (MB): peak = 7540.910 ; gain = 0.000 ; free physical = 2258 ; free virtual = 13280
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 7600.449 ; gain = 59.539 ; free physical = 2154 ; free virtual = 13159
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:28:34
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203861285A
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/Interface_Test.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7600.449 ; gain = 0.000 ; free physical = 2136 ; free virtual = 13149
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:05:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:05:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/ILA_Data.dcp' for cell 'probe_data'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'generate_data/VIO'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.dcp' for cell 'interface/System_Clock'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b.dcp' for cell 'interface/Transceiver_10g_64b67b_i'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO.dcp' for cell 'interface/Interlaken_RX/FIFO_Receiver'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO.dcp' for cell 'interface/Interlaken_TX/FIFO_Transmitter'
INFO: [Netlist 29-17] Analyzing 279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'generate_data/VIO'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'generate_data/VIO'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/ila_v6_2/constraints/ila.xdc] for cell 'probe_data/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/ila_v6_2/constraints/ila.xdc] for cell 'probe_data/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b.xdc] for cell 'interface/Transceiver_10g_64b67b_i/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b.xdc] for cell 'interface/Transceiver_10g_64b67b_i/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_board.xdc] for cell 'interface/System_Clock/inst'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_board.xdc] for cell 'interface/System_Clock/inst'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc] for cell 'interface/System_Clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc] for cell 'interface/System_Clock/inst'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/constraints/Core1990_Constraints.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/constraints/Core1990_Constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/vio_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/ILA_Data.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO.dcp'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO_clocks.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO_clocks.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO_clocks.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO_clocks.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 100 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 7998.070 ; gain = 338.645 ; free physical = 1805 ; free virtual = 12819
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:28:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:28:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:28:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:28:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:28:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:28:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:29:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:29:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:29:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:29:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/Interface_Test.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8034.703 ; gain = 0.000 ; free physical = 1736 ; free virtual = 12749
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:30:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:30:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:33:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:33:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:34:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:34:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:34:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:34:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:35:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:35:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:35:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:35:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:35:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:35:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:35:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:35:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-12 16:35:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-12 16:35:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210203861285A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203861285A
current_design impl_1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203861285A
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/Interface_Test.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8034.703 ; gain = 0.000 ; free physical = 679 ; free virtual = 12080
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-13 11:20:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-13 11:20:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property FILE_TYPE {VHDL 2008} [get_files /home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd]
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 13 11:34:26 2018] Launched synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/synth_1/runme.log
[Wed Jun 13 11:34:26 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 13 11:35:00 2018] Launched synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/synth_1/runme.log
[Wed Jun 13 11:35:00 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_early.xdc]
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test.xdc]
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_late.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 8071.227 ; gain = 0.000 ; free physical = 2201 ; free virtual = 12535
Restored from archive | CPU: 0.520000 secs | Memory: 9.906044 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 8071.227 ; gain = 0.000 ; free physical = 2201 ; free virtual = 12535
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 8121.805 ; gain = 50.578 ; free physical = 2177 ; free virtual = 12494
set_false_path -help
set_false_path

Description: 
Define false path

Syntax: 
set_false_path  [-setup] [-hold] [-rise] [-fall] [-reset_path] [-from <args>]
                [-rise_from <args>] [-fall_from <args>] [-to <args>]
                [-rise_to <args>] [-fall_to <args>] [-through <args>]
                [-rise_through <args>] [-fall_through <args>] [-quiet]
                [-verbose]

Usage: 
  Name             Description
  ----------------------------
  [-setup]         Eliminate setup timing analysis for paths
  [-hold]          Eliminate hold timing analysis for paths
  [-rise]          Eliminate only rising delays for the defined paths
  [-fall]          Eliminate only falling delays for the defined paths
  [-reset_path]    Reset this path before setting false path
  [-from]          List of path startpoints or clocks
  [-rise_from]     Apply to paths rising from the list of startpoints or 
                   clocks
  [-fall_from]     Apply to paths falling from the list of startpoints or 
                   clocks
  [-to]            List of path endpoints or clocks
  [-rise_to]       Apply to paths with rise transition at the list of 
                   endpoints or clocks
  [-fall_to]       Apply to paths with fall transition at the list of 
                   endpoints or clocks
  [-through]       List of through pins, cells or nets
  [-rise_through]  Apply to paths rising through pins, cells or nets
  [-fall_through]  Apply to paths falling through pins, cells or nets
  [-quiet]         Ignore command errors
  [-verbose]       Suspend message limits during command execution

Categories: 
SDC, XDC

Description:

  Sets false timing paths in the design that are ignored during timing
  analysis.

  Note: This command operates silently and does not return direct feedback of
  its operation

Arguments:

  -setup - (Optional) Eliminate setup timing analysis for specified timing
  paths.

  -hold - (Optional) Eliminate hold timing analysis for specified timing paths.

  -rise - (Optional) Eliminate rising delays for the specified timing paths.

  -fall - (Optional) Eliminate falling delays for the specified timing paths.

  -reset_path - (Optional) Reset the timing path before setting false path.
  This clears all exception-based timing constraints from the defined timing
  path.

  -from <element_name> - (Optional) List of path origins or clocks. A valid
  startpoint is a clock object, the clock pin of sequential logic, or an
  input or bidirectional port.

  -rise_from <element_name> - (Optional) Apply to paths rising from the list
  of origins or clocks

  -fall_from <element_name> - (Optional) Apply to paths falling from the list
  of origins or clocks

  -to <element_name> - (Optional) List of path endpoints or clocks

  -rise_to <element_name> - (Optional) Apply to paths with rise transition at
  the list of endpoints or clocks

  -fall_to <element_name> - (Optional) Apply to paths with fall transition at
  the list of endpoints or clocks

  -through <element_name> - (Optional) List of through pins, cells or nets

  -rise_through <element_name> - (Optional) Apply to paths rising through
  pins, cells or nets

  -fall_through <element_name> - (Optional) Apply to paths falling through
  pins, cells or nets

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  The following example eliminates the setup timing for paths from the bftClk:

    set_false_path -setup -from bftClk

  The following example excludes paths between the two clocks from timing
  analysis:

    set_false_path -from [get_clocks GT0_RXUSRCLK2_OUT] \ 
       -to [get_clocks DRPCLK_OUT]

See Also:

   *  get_clocks
   *  get_pins
   *  get_ports
   *  report_timing
set_property -dict [list CONFIG.Input_Data_Width {69} CONFIG.Output_Data_Width {69}] [get_ips RX_FIFO]
generate_target all [get_files  /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RX_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RX_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RX_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RX_FIFO'...
catch { config_ip_cache -export [get_ips -all RX_FIFO] }
export_ip_user_files -of_objects [get_files /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO.xci] -no_script -sync -force -quiet
reset_run RX_FIFO_synth_1
launch_runs -jobs 8 RX_FIFO_synth_1
[Wed Jun 13 11:49:52 2018] Launched RX_FIFO_synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/RX_FIFO_synth_1/runme.log
export_simulation -of_objects [get_files /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO.xci] -directory /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.ip_user_files/sim_scripts -ip_user_files_dir /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.ip_user_files -ipstatic_source_dir /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/modelsim} {questa=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/questa} {ies=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/ies} {vcs=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/vcs} {riviera=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 13 12:57:01 2018] Launched synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/synth_1/runme.log
[Wed Jun 13 12:57:01 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_early.xdc]
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test.xdc]
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_late.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.51 . Memory (MB): peak = 8121.805 ; gain = 0.000 ; free physical = 2206 ; free virtual = 12501
Restored from archive | CPU: 0.530000 secs | Memory: 9.989532 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.51 . Memory (MB): peak = 8121.805 ; gain = 0.000 ; free physical = 2206 ; free virtual = 12501
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 8177.914 ; gain = 56.109 ; free physical = 2191 ; free virtual = 12468
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 13 13:41:21 2018] Launched synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/synth_1/runme.log
[Wed Jun 13 13:41:21 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 13 13:42:31 2018] Launched synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/synth_1/runme.log
[Wed Jun 13 13:42:31 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 13 13:43:07 2018] Launched synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/synth_1/runme.log
[Wed Jun 13 13:43:07 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_early.xdc]
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test.xdc]
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_late.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/dcp/Interface_Test_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.62 . Memory (MB): peak = 8177.914 ; gain = 0.000 ; free physical = 2120 ; free virtual = 12267
Restored from archive | CPU: 0.640000 secs | Memory: 10.085579 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.62 . Memory (MB): peak = 8177.914 ; gain = 0.000 ; free physical = 2120 ; free virtual = 12267
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8235.305 ; gain = 57.391 ; free physical = 2075 ; free virtual = 12190
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 13 13:59:27 2018] Launched synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/synth_1/runme.log
[Wed Jun 13 13:59:27 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
set_property PROBES.FILE {/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/Interface_Test.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8235.305 ; gain = 0.000 ; free physical = 2296 ; free virtual = 12394
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-13 14:05:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-13 14:05:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-13 14:10:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-13 14:10:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-13 14:12:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-13 14:12:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-13 14:12:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-13 14:12:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
ERROR: [VRFC 10-719] formal port/generic <tx_fifo_empty> is not declared in <interlaken_interface> [/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd:99]
ERROR: [VRFC 10-1504] unit test ignored due to previous errors [/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd:21]
INFO: [VRFC 10-240] VHDL file /home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=24)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xsim.dir/testbench_Interface_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xsim.dir/testbench_Interface_Test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 13 14:30:46 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 13 14:30:46 2018...
run_program: Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 8265.379 ; gain = 0.000 ; free physical = 2023 ; free virtual = 12360
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 8265.379 ; gain = 0.000 ; free physical = 2023 ; free virtual = 12360
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:01:10 ; elapsed = 00:00:44 . Memory (MB): peak = 8265.379 ; gain = 0.000 ; free physical = 1843 ; free virtual = 12180
run 40000 ns
run: Time (s): cpu = 00:00:17 ; elapsed = 00:02:42 . Memory (MB): peak = 8265.379 ; gain = 0.000 ; free physical = 1818 ; free virtual = 12180
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=24)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 8265.379 ; gain = 0.000 ; free physical = 2040 ; free virtual = 12383
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 8265.379 ; gain = 0.000 ; free physical = 2040 ; free virtual = 12383
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:55 ; elapsed = 00:00:36 . Memory (MB): peak = 8265.379 ; gain = 0.000 ; free physical = 1867 ; free virtual = 12206
run 40000 ns
run: Time (s): cpu = 00:00:11 ; elapsed = 00:02:48 . Memory (MB): peak = 8265.379 ; gain = 0.000 ; free physical = 1774 ; free virtual = 12142
run 40000 ns
run: Time (s): cpu = 00:00:16 ; elapsed = 00:03:34 . Memory (MB): peak = 8265.379 ; gain = 0.000 ; free physical = 1742 ; free virtual = 12167
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210203861285A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203861285A
current_design synth_1
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/ILA_Data.dcp' for cell 'probe_data'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'generate_data/VIO'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.dcp' for cell 'interface/System_Clock'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b.dcp' for cell 'interface/Transceiver_10g_64b67b_i'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO.dcp' for cell 'interface/Interlaken_RX/FIFO_Receiver'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO.dcp' for cell 'interface/Interlaken_TX/FIFO_Transmitter'
INFO: [Netlist 29-17] Analyzing 280 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'generate_data/VIO'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'generate_data/VIO'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/ila_v6_2/constraints/ila.xdc] for cell 'probe_data/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/ila_v6_2/constraints/ila.xdc] for cell 'probe_data/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b.xdc] for cell 'interface/Transceiver_10g_64b67b_i/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b.xdc] for cell 'interface/Transceiver_10g_64b67b_i/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_board.xdc] for cell 'interface/System_Clock/inst'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_board.xdc] for cell 'interface/System_Clock/inst'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc] for cell 'interface/System_Clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc] for cell 'interface/System_Clock/inst'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/constraints/Core1990_Constraints.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/constraints/Core1990_Constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/vio_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/ILA_Data.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO.dcp'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO_clocks.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO_clocks.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO_clocks.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO_clocks.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 8322.367 ; gain = 56.988 ; free physical = 631 ; free virtual = 11632
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1761-2
Top: Interface_Test
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 02:33:40 ; elapsed = 49:12:41 . Memory (MB): peak = 8322.367 ; gain = 7389.012 ; free physical = 611 ; free virtual = 11570
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Interface_Test' [/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd:21]
INFO: [Synth 8-638] synthesizing module 'interlaken_interface' [/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd:64]
	Parameter BurstMax bound to: 64 - type: integer 
	Parameter BurstShort bound to: 32 - type: integer 
	Parameter PacketLength bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'clk_40MHz' declared at '/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/realtime/clk_40MHz_stub.vhdl:5' bound to instance 'System_Clock' of component 'clk_40MHz' [/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd:181]
INFO: [Synth 8-638] synthesizing module 'clk_40MHz' [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/realtime/clk_40MHz_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Transceiver_10g_64b67b' declared at '/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/realtime/Transceiver_10g_64b67b_stub.vhdl:5' bound to instance 'Transceiver_10g_64b67b_i' of component 'Transceiver_10g_64b67b' [/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Transceiver_10g_64b67b' [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/realtime/Transceiver_10g_64b67b_stub.vhdl:66]
INFO: [Synth 8-638] synthesizing module 'Interlaken_Transmitter' [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd:37]
	Parameter BurstMax bound to: 64 - type: integer 
	Parameter BurstShort bound to: 32 - type: integer 
	Parameter PacketLength bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'TX_FIFO' declared at '/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/realtime/TX_FIFO_stub.vhdl:5' bound to instance 'FIFO_Transmitter' of component 'TX_FIFO' [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd:93]
INFO: [Synth 8-638] synthesizing module 'TX_FIFO' [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/realtime/TX_FIFO_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'Burst_Framer' [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd:37]
	Parameter BurstMax bound to: 64 - type: integer 
	Parameter BurstShort bound to: 32 - type: integer 
	Parameter Nbits bound to: 64 - type: integer 
	Parameter CRC_Width bound to: 32 - type: integer 
	Parameter G_Poly bound to: 32'b00000100110000010001110110110111 
	Parameter G_InitVal bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'CRC_24' declared at '/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd:13' bound to instance 'CRC_24_Encoding' of component 'CRC_24' [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd:86]
INFO: [Synth 8-638] synthesizing module 'CRC_24' [/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd:29]
	Parameter Nbits bound to: 64 - type: integer 
	Parameter CRC_Width bound to: 32 - type: integer 
	Parameter G_Poly bound to: 79764919 - type: integer 
	Parameter G_InitVal bound to: -1 - type: integer 
INFO: [Synth 8-4471] merging register 'Reg_s_reg[31:0]' into 'Reg_reg[31:0]' [/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'CRC_24' (1#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Burst_Framer' (2#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Meta_Framer' [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd:30]
	Parameter PacketLength bound to: 24 - type: integer 
	Parameter Nbits bound to: 64 - type: integer 
	Parameter CRC_Width bound to: 32 - type: integer 
	Parameter G_Poly bound to: 32'b00000100110000010001110110110111 
	Parameter G_InitVal bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'CRC_32' declared at '/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd:16' bound to instance 'CRC_32_Encoding' of component 'CRC_32' [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd:76]
INFO: [Synth 8-638] synthesizing module 'CRC_32' [/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd:32]
	Parameter Nbits bound to: 64 - type: integer 
	Parameter CRC_Width bound to: 32 - type: integer 
	Parameter G_Poly bound to: 79764919 - type: integer 
	Parameter G_InitVal bound to: -1 - type: integer 
INFO: [Synth 8-4471] merging register 'Reg_s_reg[31:0]' into 'Reg_reg[31:0]' [/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'CRC_32' (3#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd:32]
INFO: [Synth 8-226] default block is never used [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Meta_Framer' (4#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd:30]
INFO: [Synth 8-638] synthesizing module 'Scrambler' [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Scrambler' (5#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd:23]
INFO: [Synth 8-638] synthesizing module 'Encoder' [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (6#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd:23]
INFO: [Synth 8-226] default block is never used [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'Interlaken_Transmitter' (7#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Interlaken_Receiver' [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:40]
	Parameter PacketLength bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'RX_FIFO' declared at '/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/realtime/RX_FIFO_stub.vhdl:5' bound to instance 'FIFO_Receiver' of component 'RX_FIFO' [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:96]
INFO: [Synth 8-638] synthesizing module 'RX_FIFO' [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/realtime/RX_FIFO_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'Burst_Deframer' [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd:22]
	Parameter Nbits bound to: 64 - type: integer 
	Parameter CRC_Width bound to: 32 - type: integer 
	Parameter G_Poly bound to: 32'b00000100110000010001110110110111 
	Parameter G_InitVal bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'CRC_24' declared at '/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd:13' bound to instance 'CRC_24_Encoding' of component 'CRC_24' [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd:61]
INFO: [Synth 8-226] default block is never used [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'Burst_Deframer' (8#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Meta_Deframer' [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd:23]
	Parameter Nbits bound to: 64 - type: integer 
	Parameter CRC_Width bound to: 32 - type: integer 
	Parameter G_Poly bound to: 32'b00000100110000010001110110110111 
	Parameter G_InitVal bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'CRC_32' declared at '/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd:16' bound to instance 'CRC_32_Encoding' of component 'CRC_32' [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd:63]
INFO: [Synth 8-226] default block is never used [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'Meta_Deframer' (9#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd:23]
INFO: [Synth 8-638] synthesizing module 'Descrambler' [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd:29]
	Parameter PacketLength bound to: 24 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Descrambler' (10#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Decoder' [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (11#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd:22]
INFO: [Synth 8-226] default block is never used [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:224]
WARNING: [Synth 8-3848] Net RX_Channel in module/entity Interlaken_Receiver does not have driver. [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Interlaken_Receiver' (12#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:40]
WARNING: [Synth 8-3848] Net RX_FlowControl in module/entity interlaken_interface does not have driver. [/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'interlaken_interface' (13#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd:64]
INFO: [Synth 8-638] synthesizing module 'data_generator' [/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd:22]
INFO: [Synth 8-3491] module 'vio_0' declared at '/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/realtime/vio_0_stub.vhdl:5' bound to instance 'VIO' of component 'vio_0' [/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd:66]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/realtime/vio_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'data_generator' (14#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd:22]
INFO: [Synth 8-638] synthesizing module 'pipe' [/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd:16]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipe' (15#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd:16]
INFO: [Synth 8-3491] module 'ILA_Data' declared at '/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/realtime/ILA_Data_stub.vhdl:5' bound to instance 'probe_data' of component 'ILA_Data' [/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd:139]
INFO: [Synth 8-638] synthesizing module 'ILA_Data' [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-17517-franss-Vostro-460/realtime/ILA_Data_stub.vhdl:16]
WARNING: [Synth 8-3848] Net TX_FlowControl in module/entity Interface_Test does not have driver. [/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Interface_Test' (16#1) [/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd:21]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[7]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[6]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[5]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[4]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[3]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[2]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[1]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[0]
WARNING: [Synth 8-3331] design Scrambler has unconnected port Scrambler_En
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[7]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[6]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[5]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[4]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[3]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[2]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[1]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[0]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[15]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[14]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[13]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[12]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[11]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[10]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[9]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[8]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[7]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[6]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[5]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[4]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[3]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[2]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[1]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port FIFO_data[4]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port FIFO_data[3]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port FIFO_data[2]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port FIFO_data[1]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port FIFO_data[0]
WARNING: [Synth 8-3331] design Interlaken_Transmitter has unconnected port TX_Startseq
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[15]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[14]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[13]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[12]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[11]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[10]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[9]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[8]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[7]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[6]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[5]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[4]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[3]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[2]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[1]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[0]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[15]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[14]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[13]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[12]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[11]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[10]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[9]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[8]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[7]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[6]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[5]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[4]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[3]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[2]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[1]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 02:33:42 ; elapsed = 49:12:43 . Memory (MB): peak = 8360.973 ; gain = 7427.617 ; free physical = 547 ; free virtual = 11508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 02:33:42 ; elapsed = 49:12:44 . Memory (MB): peak = 8360.973 ; gain = 7427.617 ; free physical = 547 ; free virtual = 11508
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/ILA_Data.dcp' for cell 'probe_data'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.dcp' for cell 'interface/System_Clock'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b.dcp' for cell 'interface/Transceiver_10g_64b67b_i'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO.dcp' for cell 'interface/Interlaken_TX/FIFO_Transmitter'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO.dcp' for cell 'interface/Interlaken_RX/FIFO_Receiver'
INFO: [Project 1-454] Reading design checkpoint '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'generate_data/VIO'
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'generate_data/VIO'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'generate_data/VIO'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/ila_v6_2/constraints/ila.xdc] for cell 'probe_data/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/ila_v6_2/constraints/ila.xdc] for cell 'probe_data/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b.xdc] for cell 'interface/Transceiver_10g_64b67b_i/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b.xdc] for cell 'interface/Transceiver_10g_64b67b_i/U0'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_board.xdc] for cell 'interface/System_Clock/inst'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_board.xdc] for cell 'interface/System_Clock/inst'
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc] for cell 'interface/System_Clock/inst'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc] for cell 'interface/System_Clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Interface_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Interface_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/constraints/Core1990_Constraints.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/constraints/Core1990_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nayibb/Desktop/report/Code/Core1990/constraints/Core1990_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Interface_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Interface_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO_clocks.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO_clocks.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Interface_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Interface_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO_clocks.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver/U0'
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO_clocks.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Interface_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Interface_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 135 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 100 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 23 instances

RTL Elaboration Complete:  : Time (s): cpu = 02:33:59 ; elapsed = 49:12:55 . Memory (MB): peak = 8662.527 ; gain = 7729.172 ; free physical = 334 ; free virtual = 11295
74 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 8662.527 ; gain = 340.160 ; free physical = 334 ; free virtual = 11295
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
ERROR: [Wavedata 42-440] There is no current wave configuration open to save
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
ERROR: [Wavedata 42-440] There is no current wave configuration open to save
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
ERROR: [Wavedata 42-440] There is no current wave configuration open to save
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
ERROR: [Wavedata 42-440] There is no current wave configuration open to save
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
ERROR: [Wavedata 42-440] There is no current wave configuration open to save
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:15 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 629 ; free virtual = 11578
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:15 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 629 ; free virtual = 11578
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=24)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1656 ; free virtual = 11957
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1656 ; free virtual = 11957
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1515 ; free virtual = 11817
run 40000 ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:02:39 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1400 ; free virtual = 11768
report_drivers {/testbench_Interface_Test/uut/probe_data/probe2}
Drivers for /testbench_Interface_Test/uut/probe_data/probe2[63:0]
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[63]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[62]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[61]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[60]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[59]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[58]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[57]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[56]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[55]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[54]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[53]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[52]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[51]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[50]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[49]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[48]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[47]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[46]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[45]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[44]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[43]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[42]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[41]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[40]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[39]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[38]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[37]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[36]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[35]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[34]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[33]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[32]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[31]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[30]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[29]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[28]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[27]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[26]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[25]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[24]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[23]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[22]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[21]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[20]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[19]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[18]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[17]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[16]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[15]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[14]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[13]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[12]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[11]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[10]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[9]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[8]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[7]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  1 : Net /testbench_Interface_Test/uut/probe_data/probe2[6]
    1 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  1 : Net /testbench_Interface_Test/uut/probe_data/probe2[5]
    1 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[4]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[3]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[2]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[1]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
  0 : Net /testbench_Interface_Test/uut/probe_data/probe2[0]
    0 : Driver /testbench_Interface_Test/uut/interface/Interlaken_RX/output at /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd:202
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1358 ; free virtual = 11729
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=24)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1687 ; free virtual = 12021
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1687 ; free virtual = 12021
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:04:16 ; elapsed = 00:00:34 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1547 ; free virtual = 11876
run 40000 ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run: Time (s): cpu = 00:00:14 ; elapsed = 00:02:38 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1472 ; free virtual = 11815
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=24)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1670 ; free virtual = 11927
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1670 ; free virtual = 11927
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:03:48 ; elapsed = 00:00:34 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11775
run 40000 ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:02:39 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1511 ; free virtual = 11758
run 40000 ns
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1495 ; free virtual = 11744
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=24)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1667 ; free virtual = 11869
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1667 ; free virtual = 11869
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:04:00 ; elapsed = 00:00:34 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1523 ; free virtual = 11720
run 40000 ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:02:30 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1469 ; free virtual = 11689
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
ERROR: [VRFC 10-1412] syntax error near if [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd:195]
ERROR: [VRFC 10-1504] unit deframing ignored due to previous errors [/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd:22]
INFO: [VRFC 10-240] VHDL file /home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=24)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xsim.dir/testbench_Interface_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xsim.dir/testbench_Interface_Test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 14 14:37:30 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 14 14:37:30 2018...
run_program: Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1700 ; free virtual = 11900
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1700 ; free virtual = 11900
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1550 ; free virtual = 11745
run 40000 ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:02:47 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1376 ; free virtual = 11611
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=24)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11653
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11653
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:03:57 ; elapsed = 00:00:35 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11505
run 40000 ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:02:36 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1387 ; free virtual = 11391
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=24)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1704 ; free virtual = 11602
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1704 ; free virtual = 11602
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:03:48 ; elapsed = 00:00:34 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1563 ; free virtual = 11456
run 40000 ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:02:33 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1520 ; free virtual = 11440
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=24)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1666 ; free virtual = 11759
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1666 ; free virtual = 11759
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:03:43 ; elapsed = 00:00:34 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1511 ; free virtual = 11605
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=24)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1692 ; free virtual = 11786
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1692 ; free virtual = 11786
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:01:10 ; elapsed = 00:00:34 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1564 ; free virtual = 11658
run 40000 ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:02:34 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1521 ; free virtual = 11650
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Valid_Flag {true}] [get_ips RX_FIFO]
generate_target all [get_files  /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RX_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RX_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RX_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RX_FIFO'...
catch { config_ip_cache -export [get_ips -all RX_FIFO] }
export_ip_user_files -of_objects [get_files /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO.xci] -no_script -sync -force -quiet
reset_run RX_FIFO_synth_1
launch_runs -jobs 8 RX_FIFO_synth_1
[Fri Jun 15 09:04:36 2018] Launched RX_FIFO_synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/RX_FIFO_synth_1/runme.log
export_simulation -of_objects [get_files /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/RX_FIFO.xci] -directory /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.ip_user_files/sim_scripts -ip_user_files_dir /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.ip_user_files -ipstatic_source_dir /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/modelsim} {questa=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/questa} {ies=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/ies} {vcs=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/vcs} {riviera=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=24)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1670 ; free virtual = 11959
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1670 ; free virtual = 11959
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:03:44 ; elapsed = 00:00:34 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1529 ; free virtual = 11814
run 40000 ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:02:38 . Memory (MB): peak = 8662.527 ; gain = 0.000 ; free physical = 1469 ; free virtual = 11778
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 15 09:13:28 2018] Launched synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/synth_1/runme.log
[Fri Jun 15 09:13:28 2018] Launched impl_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
