#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025d15e1f040 .scope module, "CPU_tb" "CPU_tb" 2 2;
 .timescale 0 0;
v0000025d15ef3550_0 .net "ALUout", 63 0, v0000025d15e19990_0;  1 drivers
v0000025d15ef2970_0 .var "clock", 0 0;
v0000025d15ef3a50_0 .net "counter", 63 0, v0000025d15eea6a0_0;  1 drivers
v0000025d15ef3870_0 .net "instruction", 31 0, v0000025d15eeac40_0;  1 drivers
v0000025d15ef32d0_0 .net "memdata", 63 0, v0000025d15eea740_0;  1 drivers
v0000025d15ef3b90_0 .net "read1", 63 0, v0000025d15eec070_0;  1 drivers
v0000025d15ef3370_0 .net "read2", 63 0, v0000025d15eed330_0;  1 drivers
S_0000025d15e1f1d0 .scope module, "cpu" "cpu" 2 13, 3 18 0, S_0000025d15e1f040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 64 "counter";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /OUTPUT 64 "read1";
    .port_info 4 /OUTPUT 64 "read2";
    .port_info 5 /OUTPUT 64 "ALU_out";
    .port_info 6 /OUTPUT 64 "mem_data";
L_0000025d15e22750 .functor AND 1, v0000025d15e1a4d0_0, v0000025d15e5cbb0_0, C4<1>, C4<1>;
L_0000025d15e226e0 .functor OR 1, L_0000025d15e22750, v0000025d15e5d830_0, C4<0>, C4<0>;
v0000025d15eec750_0 .net "ALUCtrl", 3 0, v0000025d15e1a390_0;  1 drivers
v0000025d15eed970_0 .net "ALUSrc", 0 0, v0000025d15eeaf60_0;  1 drivers
v0000025d15eece30_0 .net "ALUSrc_id_ex", 0 0, v0000025d15e5dbf0_0;  1 drivers
v0000025d15eeda10_0 .net "ALU_out", 63 0, v0000025d15e19990_0;  alias, 1 drivers
v0000025d15eed5b0_0 .net "ALU_out_ex_mem", 63 0, v0000025d15e1a430_0;  1 drivers
v0000025d15eeccf0_0 .net "ALU_out_mem_wb", 63 0, v0000025d15eeb6e0_0;  1 drivers
v0000025d15eed650_0 .net "AluOP_id_ex", 1 0, v0000025d15e5d6f0_0;  1 drivers
v0000025d15eeca70_0 .net "AluOp", 1 0, v0000025d15eea100_0;  1 drivers
v0000025d15eec390_0 .net "Branch", 0 0, v0000025d15eeb5a0_0;  1 drivers
v0000025d15eed6f0_0 .net "Branch_ex_mem", 0 0, v0000025d15e1a4d0_0;  1 drivers
v0000025d15eed1f0_0 .net "Branch_id_ex", 0 0, v0000025d15e5e370_0;  1 drivers
v0000025d15eeced0_0 .net "Counter_id_ex", 63 0, v0000025d15e5cd90_0;  1 drivers
v0000025d15eecf70_0 .net "Counter_if_id", 63 0, v0000025d15e5cb10_0;  1 drivers
v0000025d15eec570_0 .net "Instruction_if_id", 31 0, v0000025d15e5c9d0_0;  1 drivers
v0000025d15eec610_0 .net "RegWrite", 0 0, v0000025d15eebf00_0;  1 drivers
v0000025d15eed8d0_0 .net "RegWrite_ex_mem", 0 0, v0000025d15e5d010_0;  1 drivers
v0000025d15eedbf0_0 .net "RegWrite_id_ex", 0 0, v0000025d15e5cf70_0;  1 drivers
v0000025d15eec930_0 .net "RegWrite_mem_wb", 0 0, v0000025d15eeb1e0_0;  1 drivers
v0000025d15eed0b0_0 .net "UncBranch", 0 0, v0000025d15eea060_0;  1 drivers
v0000025d15eec250_0 .net "UncBranch_ex_mem", 0 0, v0000025d15e5d830_0;  1 drivers
v0000025d15eedc90_0 .net "UncBranch_id_ex", 0 0, v0000025d15e5e5f0_0;  1 drivers
v0000025d15eed290_0 .net "Zero", 0 0, v0000025d15e1a070_0;  1 drivers
v0000025d15eedd30_0 .net "Zero_ex_mem", 0 0, v0000025d15e5cbb0_0;  1 drivers
v0000025d15eed3d0_0 .net *"_ivl_12", 0 0, L_0000025d15e22750;  1 drivers
v0000025d15eeddd0_0 .net "alu_ctrl_data", 10 0, v0000025d15e5db50_0;  1 drivers
v0000025d15eede70_0 .net "clock", 0 0, v0000025d15ef2970_0;  1 drivers
v0000025d15eed470_0 .net "counter", 63 0, v0000025d15eea6a0_0;  alias, 1 drivers
v0000025d15eedf10_0 .net "en_jump", 0 0, L_0000025d15e226e0;  1 drivers
v0000025d15eec110_0 .net "instruction", 31 0, v0000025d15eeac40_0;  alias, 1 drivers
v0000025d15eec430_0 .net "jump_address", 63 0, v0000025d15eeb640_0;  1 drivers
v0000025d15eed510_0 .net "jump_address_ex_mem", 63 0, v0000025d15e197b0_0;  1 drivers
v0000025d15eec4d0_0 .net "mem_data", 63 0, v0000025d15eea740_0;  alias, 1 drivers
v0000025d15eec6b0_0 .net "mem_data_mem_wb", 63 0, v0000025d15eeb280_0;  1 drivers
v0000025d15eec7f0_0 .net "memtoreg", 0 0, v0000025d15eebd20_0;  1 drivers
v0000025d15eec9d0_0 .net "memtoreg_ex_mem", 0 0, v0000025d15e19670_0;  1 drivers
v0000025d15ef2470_0 .net "memtoreg_id_ex", 0 0, v0000025d15e5d0b0_0;  1 drivers
v0000025d15ef3690_0 .net "memtoreg_mem_wb", 0 0, v0000025d15eebbe0_0;  1 drivers
v0000025d15ef2150_0 .net "out_ALUSrc", 63 0, v0000025d15eeaec0_0;  1 drivers
v0000025d15ef3eb0_0 .net "out_reg2loc", 4 0, v0000025d15eecbb0_0;  1 drivers
v0000025d15ef3230_0 .net "read1", 63 0, v0000025d15eec070_0;  alias, 1 drivers
v0000025d15ef3e10_0 .net "read1_id_ex", 63 0, v0000025d15e5d8d0_0;  1 drivers
v0000025d15ef2c90_0 .net "read2", 63 0, v0000025d15eed330_0;  alias, 1 drivers
v0000025d15ef34b0_0 .net "read2_ex_mem", 63 0, v0000025d15e198f0_0;  1 drivers
v0000025d15ef2830_0 .net "read2_id_ex", 63 0, v0000025d15e5d970_0;  1 drivers
v0000025d15ef2330_0 .net "readmem_en", 0 0, v0000025d15eebc80_0;  1 drivers
v0000025d15ef3c30_0 .net "readmem_en_ex_mem", 0 0, v0000025d15e1a570_0;  1 drivers
v0000025d15ef2510_0 .net "readmem_en_id_ex", 0 0, v0000025d15e5e190_0;  1 drivers
v0000025d15ef3cd0_0 .net "reg2loc", 0 0, v0000025d15eeb8c0_0;  1 drivers
v0000025d15ef39b0_0 .net "sign_extended_address", 63 0, v0000025d15eec2f0_0;  1 drivers
v0000025d15ef28d0_0 .net "sign_extended_address_id_ex", 63 0, v0000025d15e5d470_0;  1 drivers
v0000025d15ef3f50_0 .net "write_data", 63 0, v0000025d15eea380_0;  1 drivers
v0000025d15ef3190_0 .net "write_reg_ex_mem", 4 0, v0000025d15e5d5b0_0;  1 drivers
v0000025d15ef2ab0_0 .net "write_reg_id_ex", 4 0, v0000025d15e5d290_0;  1 drivers
v0000025d15ef3050_0 .net "write_reg_mem_wb", 4 0, v0000025d15eebe60_0;  1 drivers
v0000025d15ef35f0_0 .net "writemem_en", 0 0, v0000025d15eeb780_0;  1 drivers
v0000025d15ef21f0_0 .net "writemem_en_ex_mem", 0 0, v0000025d15e19850_0;  1 drivers
v0000025d15ef2bf0_0 .net "writemem_en_id_ex", 0 0, v0000025d15e5d790_0;  1 drivers
L_0000025d15ef30f0 .part v0000025d15e5c9d0_0, 16, 5;
L_0000025d15ef37d0 .part v0000025d15e5c9d0_0, 0, 5;
L_0000025d15ef2fb0 .part v0000025d15e5c9d0_0, 28, 1;
L_0000025d15ef3d70 .part v0000025d15e5c9d0_0, 5, 5;
L_0000025d15ef3410 .part v0000025d15e5c9d0_0, 21, 11;
S_0000025d15dd0e00 .scope module, "ALU" "alu" 3 134, 4 2 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "Out";
    .port_info 4 /OUTPUT 1 "Zero";
v0000025d15e19f30_0 .net "A", 63 0, v0000025d15e5d8d0_0;  alias, 1 drivers
v0000025d15e19c10_0 .net "ALUctr", 3 0, v0000025d15e1a390_0;  alias, 1 drivers
v0000025d15e19fd0_0 .net "B", 63 0, v0000025d15eeaec0_0;  alias, 1 drivers
v0000025d15e19990_0 .var "Out", 63 0;
v0000025d15e1a070_0 .var "Zero", 0 0;
E_0000025d15e08390 .event anyedge, v0000025d15e19c10_0, v0000025d15e19f30_0, v0000025d15e19fd0_0, v0000025d15e19990_0;
S_0000025d15dd0f90 .scope module, "Aluctrl" "aluctrl" 3 138, 5 1 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 11 "ALU_INSTRUCTION";
    .port_info 2 /OUTPUT 4 "ALU_Out";
v0000025d15e1a2f0_0 .net "ALU_INSTRUCTION", 10 0, v0000025d15e5db50_0;  alias, 1 drivers
v0000025d15e1a1b0_0 .net "ALU_Op", 1 0, v0000025d15e5d6f0_0;  alias, 1 drivers
v0000025d15e1a390_0 .var "ALU_Out", 3 0;
E_0000025d15e08850 .event anyedge, v0000025d15e1a1b0_0, v0000025d15e1a2f0_0;
S_0000025d15dd1120 .scope module, "EX_MEM" "ex_mem" 3 154, 6 1 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "add_result";
    .port_info 2 /INPUT 64 "alu_result";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 64 "read2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "uncBranch";
    .port_info 8 /INPUT 1 "memread";
    .port_info 9 /INPUT 1 "memwrite";
    .port_info 10 /INPUT 1 "regWrite";
    .port_info 11 /INPUT 1 "memtoReg";
    .port_info 12 /OUTPUT 64 "Add_result";
    .port_info 13 /OUTPUT 64 "Alu_result";
    .port_info 14 /OUTPUT 1 "Zero";
    .port_info 15 /OUTPUT 64 "Read2";
    .port_info 16 /OUTPUT 5 "Write_reg";
    .port_info 17 /OUTPUT 1 "Branch";
    .port_info 18 /OUTPUT 1 "UncBranch";
    .port_info 19 /OUTPUT 1 "Memread";
    .port_info 20 /OUTPUT 1 "Memwrite";
    .port_info 21 /OUTPUT 1 "RegWrite";
    .port_info 22 /OUTPUT 1 "MemtoReg";
v0000025d15e197b0_0 .var "Add_result", 63 0;
v0000025d15e1a430_0 .var "Alu_result", 63 0;
v0000025d15e1a4d0_0 .var "Branch", 0 0;
v0000025d15e1a570_0 .var "Memread", 0 0;
v0000025d15e19670_0 .var "MemtoReg", 0 0;
v0000025d15e19850_0 .var "Memwrite", 0 0;
v0000025d15e198f0_0 .var "Read2", 63 0;
v0000025d15e5d010_0 .var "RegWrite", 0 0;
v0000025d15e5d830_0 .var "UncBranch", 0 0;
v0000025d15e5d5b0_0 .var "Write_reg", 4 0;
v0000025d15e5cbb0_0 .var "Zero", 0 0;
v0000025d15e5e230_0 .net "add_result", 63 0, v0000025d15eeb640_0;  alias, 1 drivers
v0000025d15e5de70_0 .net "alu_result", 63 0, v0000025d15e19990_0;  alias, 1 drivers
v0000025d15e5d510_0 .net "branch", 0 0, v0000025d15e5e370_0;  alias, 1 drivers
v0000025d15e5dc90_0 .net "clock", 0 0, v0000025d15ef2970_0;  alias, 1 drivers
v0000025d15e5d650_0 .net "memread", 0 0, v0000025d15e5e190_0;  alias, 1 drivers
v0000025d15e5d330_0 .net "memtoReg", 0 0, v0000025d15e5d0b0_0;  alias, 1 drivers
v0000025d15e5cc50_0 .net "memwrite", 0 0, v0000025d15e5d790_0;  alias, 1 drivers
v0000025d15e5ca70_0 .net "read2", 63 0, v0000025d15e5d970_0;  alias, 1 drivers
v0000025d15e5da10_0 .net "regWrite", 0 0, v0000025d15e5cf70_0;  alias, 1 drivers
v0000025d15e5d3d0_0 .net "uncBranch", 0 0, v0000025d15e5e5f0_0;  alias, 1 drivers
v0000025d15e5ce30_0 .net "write_reg", 4 0, v0000025d15e5d290_0;  alias, 1 drivers
v0000025d15e5dfb0_0 .net "zero", 0 0, v0000025d15e1a070_0;  alias, 1 drivers
E_0000025d15e08610 .event posedge, v0000025d15e5dc90_0;
S_0000025d15da7450 .scope module, "ID_EX" "id_ex" 3 94, 7 1 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "read1";
    .port_info 2 /INPUT 64 "read2";
    .port_info 3 /INPUT 64 "sign_extended";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /INPUT 2 "aluop";
    .port_info 6 /INPUT 1 "aluSrc";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "uncond_branch";
    .port_info 9 /INPUT 1 "memread";
    .port_info 10 /INPUT 1 "memwrite";
    .port_info 11 /INPUT 1 "regWrite";
    .port_info 12 /INPUT 1 "memtoReg";
    .port_info 13 /INPUT 64 "pc";
    .port_info 14 /OUTPUT 64 "Pc";
    .port_info 15 /OUTPUT 64 "Read1";
    .port_info 16 /OUTPUT 64 "Read2";
    .port_info 17 /OUTPUT 64 "Sign_extended";
    .port_info 18 /OUTPUT 11 "alu_ctrl_data";
    .port_info 19 /OUTPUT 5 "write_reg";
    .port_info 20 /OUTPUT 2 "Aluop";
    .port_info 21 /OUTPUT 1 "ALUSrc";
    .port_info 22 /OUTPUT 1 "Branch";
    .port_info 23 /OUTPUT 1 "Uncond_Branch";
    .port_info 24 /OUTPUT 1 "Memread";
    .port_info 25 /OUTPUT 1 "Memwrite";
    .port_info 26 /OUTPUT 1 "RegWrite";
    .port_info 27 /OUTPUT 1 "MemtoReg";
v0000025d15e5dbf0_0 .var "ALUSrc", 0 0;
v0000025d15e5d6f0_0 .var "Aluop", 1 0;
v0000025d15e5e370_0 .var "Branch", 0 0;
v0000025d15e5e190_0 .var "Memread", 0 0;
v0000025d15e5d0b0_0 .var "MemtoReg", 0 0;
v0000025d15e5d790_0 .var "Memwrite", 0 0;
v0000025d15e5cd90_0 .var "Pc", 63 0;
v0000025d15e5d8d0_0 .var "Read1", 63 0;
v0000025d15e5d970_0 .var "Read2", 63 0;
v0000025d15e5cf70_0 .var "RegWrite", 0 0;
v0000025d15e5d470_0 .var "Sign_extended", 63 0;
v0000025d15e5e5f0_0 .var "Uncond_Branch", 0 0;
v0000025d15e5dab0_0 .net "aluSrc", 0 0, v0000025d15eeaf60_0;  alias, 1 drivers
v0000025d15e5db50_0 .var "alu_ctrl_data", 10 0;
v0000025d15e5dd30_0 .net "aluop", 1 0, v0000025d15eea100_0;  alias, 1 drivers
v0000025d15e5ddd0_0 .net "branch", 0 0, v0000025d15eeb5a0_0;  alias, 1 drivers
v0000025d15e5df10_0 .net "clock", 0 0, v0000025d15ef2970_0;  alias, 1 drivers
v0000025d15e5e050_0 .net "instruction", 31 0, v0000025d15e5c9d0_0;  alias, 1 drivers
v0000025d15e5e410_0 .net "memread", 0 0, v0000025d15eebc80_0;  alias, 1 drivers
v0000025d15e5e0f0_0 .net "memtoReg", 0 0, v0000025d15eebd20_0;  alias, 1 drivers
v0000025d15e5e2d0_0 .net "memwrite", 0 0, v0000025d15eeb780_0;  alias, 1 drivers
v0000025d15e5e4b0_0 .net "pc", 63 0, v0000025d15e5cb10_0;  alias, 1 drivers
v0000025d15e5e550_0 .net "read1", 63 0, v0000025d15eec070_0;  alias, 1 drivers
v0000025d15e5e690_0 .net "read2", 63 0, v0000025d15eed330_0;  alias, 1 drivers
v0000025d15e5e730_0 .net "regWrite", 0 0, v0000025d15eebf00_0;  alias, 1 drivers
v0000025d15e5e7d0_0 .net "sign_extended", 63 0, v0000025d15eec2f0_0;  alias, 1 drivers
v0000025d15e5e870_0 .net "uncond_branch", 0 0, v0000025d15eea060_0;  alias, 1 drivers
v0000025d15e5d290_0 .var "write_reg", 4 0;
S_0000025d15da75e0 .scope module, "IF_ID" "if_id" 3 45, 8 1 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "pc";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 32 "Instruction";
    .port_info 4 /OUTPUT 64 "Pc";
v0000025d15e5c9d0_0 .var "Instruction", 31 0;
v0000025d15e5cb10_0 .var "Pc", 63 0;
v0000025d15e5ccf0_0 .net "clock", 0 0, v0000025d15ef2970_0;  alias, 1 drivers
v0000025d15e5ced0_0 .net "instruction", 31 0, v0000025d15eeac40_0;  alias, 1 drivers
v0000025d15e5d150_0 .net "pc", 63 0, v0000025d15eea6a0_0;  alias, 1 drivers
S_0000025d15daf860 .scope module, "JumpAdder" "alu" 3 142, 4 2 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "Out";
    .port_info 4 /OUTPUT 1 "Zero";
v0000025d15e5d1f0_0 .net "A", 63 0, v0000025d15e5cd90_0;  alias, 1 drivers
L_0000025d15ef4078 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000025d15eeb3c0_0 .net "ALUctr", 3 0, L_0000025d15ef4078;  1 drivers
v0000025d15eea4c0_0 .net "B", 63 0, v0000025d15e5d470_0;  alias, 1 drivers
v0000025d15eeb640_0 .var "Out", 63 0;
v0000025d15eebb40_0 .var "Zero", 0 0;
E_0000025d15e083d0 .event anyedge, v0000025d15eeb3c0_0, v0000025d15e5cd90_0, v0000025d15e5d470_0, v0000025d15e5e230_0;
S_0000025d15db5cb0 .scope module, "MEM_WB" "mem_wb" 3 194, 9 1 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "read_data";
    .port_info 2 /INPUT 64 "alu_result";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 1 "regWrite";
    .port_info 5 /INPUT 1 "memtoReg";
    .port_info 6 /OUTPUT 64 "Read_data";
    .port_info 7 /OUTPUT 64 "Alu_result";
    .port_info 8 /OUTPUT 5 "Write_reg";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
v0000025d15eeb6e0_0 .var "Alu_result", 63 0;
v0000025d15eebbe0_0 .var "MemtoReg", 0 0;
v0000025d15eeb280_0 .var "Read_data", 63 0;
v0000025d15eeb1e0_0 .var "RegWrite", 0 0;
v0000025d15eebe60_0 .var "Write_reg", 4 0;
v0000025d15eeb820_0 .net "alu_result", 63 0, v0000025d15e1a430_0;  alias, 1 drivers
v0000025d15eeace0_0 .net "clock", 0 0, v0000025d15ef2970_0;  alias, 1 drivers
v0000025d15eebdc0_0 .net "memtoReg", 0 0, v0000025d15e19670_0;  alias, 1 drivers
v0000025d15eeb500_0 .net "read_data", 63 0, v0000025d15eea740_0;  alias, 1 drivers
v0000025d15eeaba0_0 .net "regWrite", 0 0, v0000025d15e5d010_0;  alias, 1 drivers
v0000025d15eeab00_0 .net "write_reg", 4 0, v0000025d15e5d5b0_0;  alias, 1 drivers
S_0000025d15db5e40 .scope module, "PC" "pc" 3 33, 10 3 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "jump";
    .port_info 2 /INPUT 1 "en_jump";
    .port_info 3 /OUTPUT 64 "counter";
v0000025d15eea240_0 .net "clock", 0 0, v0000025d15ef2970_0;  alias, 1 drivers
v0000025d15eea6a0_0 .var "counter", 63 0;
v0000025d15eea9c0_0 .net "en_jump", 0 0, L_0000025d15e226e0;  alias, 1 drivers
v0000025d15eeba00_0 .net "jump", 63 0, v0000025d15e197b0_0;  alias, 1 drivers
S_0000025d15db5fd0 .scope module, "ROM" "rom" 3 37, 11 3 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "counter";
    .port_info 2 /OUTPUT 32 "instruction";
v0000025d15eebaa0_0 .net "clock", 0 0, v0000025d15ef2970_0;  alias, 1 drivers
v0000025d15eea560_0 .net "counter", 63 0, v0000025d15eea6a0_0;  alias, 1 drivers
v0000025d15eeac40_0 .var "instruction", 31 0;
v0000025d15eea920 .array "instructions", 0 31, 31 0;
S_0000025d15db1780 .scope module, "alusrc_mux" "alusrc_mux" 3 129, 12 1 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "reg2";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "alusrc";
    .port_info 3 /OUTPUT 64 "out";
v0000025d15eeb960_0 .net "address", 63 0, v0000025d15e5d470_0;  alias, 1 drivers
v0000025d15eeb460_0 .net "alusrc", 0 0, v0000025d15e5dbf0_0;  alias, 1 drivers
v0000025d15eeaec0_0 .var "out", 63 0;
v0000025d15eeaa60_0 .net "reg2", 63 0, v0000025d15e5d970_0;  alias, 1 drivers
E_0000025d15e08090 .event anyedge, v0000025d15e5dbf0_0, v0000025d15e5ca70_0, v0000025d15e5d470_0;
S_0000025d15db1910 .scope module, "control_unit" "control_unit" 3 78, 13 1 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 11 "Instruction";
    .port_info 1 /OUTPUT 1 "Reg2Loc";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "UncBranch";
    .port_info 9 /OUTPUT 2 "AluOp";
v0000025d15eeaf60_0 .var "ALUSrc", 0 0;
v0000025d15eea100_0 .var "AluOp", 1 0;
v0000025d15eeb5a0_0 .var "Branch", 0 0;
v0000025d15eea7e0_0 .net "Instruction", 10 0, L_0000025d15ef3410;  1 drivers
v0000025d15eebc80_0 .var "MemRead", 0 0;
v0000025d15eeb780_0 .var "MemWrite", 0 0;
v0000025d15eebd20_0 .var "MemtoReg", 0 0;
v0000025d15eeb8c0_0 .var "Reg2Loc", 0 0;
v0000025d15eebf00_0 .var "RegWrite", 0 0;
v0000025d15eea060_0 .var "UncBranch", 0 0;
E_0000025d15e08510 .event anyedge, v0000025d15eea7e0_0;
S_0000025d15db1aa0 .scope module, "memtoreg_mux" "memtoreg_mux" 3 211, 14 3 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "ALU_result";
    .port_info 1 /INPUT 64 "data";
    .port_info 2 /INPUT 1 "src";
    .port_info 3 /OUTPUT 64 "out";
v0000025d15eea2e0_0 .net "ALU_result", 63 0, v0000025d15eeb6e0_0;  alias, 1 drivers
v0000025d15eea1a0_0 .net "data", 63 0, v0000025d15eeb280_0;  alias, 1 drivers
v0000025d15eea380_0 .var "out", 63 0;
v0000025d15eeb320_0 .net "src", 0 0, v0000025d15eebbe0_0;  alias, 1 drivers
E_0000025d15e085d0 .event anyedge, v0000025d15eebbe0_0, v0000025d15eeb6e0_0, v0000025d15eeb280_0;
S_0000025d15de5e20 .scope module, "ram" "ram" 3 184, 15 4 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address";
    .port_info 1 /INPUT 1 "read_en";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "out";
v0000025d15eea420_0 .net "address", 63 0, v0000025d15e1a430_0;  alias, 1 drivers
v0000025d15eeb000 .array "data", 0 31, 63 0;
v0000025d15eea600_0 .net "data_in", 63 0, v0000025d15e198f0_0;  alias, 1 drivers
v0000025d15eead80_0 .var/i "initCount", 31 0;
v0000025d15eea740_0 .var "out", 63 0;
v0000025d15eea880_0 .net "read_en", 0 0, v0000025d15e1a570_0;  alias, 1 drivers
v0000025d15eeb0a0_0 .net "write_en", 0 0, v0000025d15e19850_0;  alias, 1 drivers
E_0000025d15e07f10/0 .event anyedge, v0000025d15e19850_0, v0000025d15e198f0_0, v0000025d15e1a430_0, v0000025d15e1a570_0;
v0000025d15eeb000_0 .array/port v0000025d15eeb000, 0;
v0000025d15eeb000_1 .array/port v0000025d15eeb000, 1;
v0000025d15eeb000_2 .array/port v0000025d15eeb000, 2;
v0000025d15eeb000_3 .array/port v0000025d15eeb000, 3;
E_0000025d15e07f10/1 .event anyedge, v0000025d15eeb000_0, v0000025d15eeb000_1, v0000025d15eeb000_2, v0000025d15eeb000_3;
v0000025d15eeb000_4 .array/port v0000025d15eeb000, 4;
v0000025d15eeb000_5 .array/port v0000025d15eeb000, 5;
v0000025d15eeb000_6 .array/port v0000025d15eeb000, 6;
v0000025d15eeb000_7 .array/port v0000025d15eeb000, 7;
E_0000025d15e07f10/2 .event anyedge, v0000025d15eeb000_4, v0000025d15eeb000_5, v0000025d15eeb000_6, v0000025d15eeb000_7;
v0000025d15eeb000_8 .array/port v0000025d15eeb000, 8;
v0000025d15eeb000_9 .array/port v0000025d15eeb000, 9;
v0000025d15eeb000_10 .array/port v0000025d15eeb000, 10;
v0000025d15eeb000_11 .array/port v0000025d15eeb000, 11;
E_0000025d15e07f10/3 .event anyedge, v0000025d15eeb000_8, v0000025d15eeb000_9, v0000025d15eeb000_10, v0000025d15eeb000_11;
v0000025d15eeb000_12 .array/port v0000025d15eeb000, 12;
v0000025d15eeb000_13 .array/port v0000025d15eeb000, 13;
v0000025d15eeb000_14 .array/port v0000025d15eeb000, 14;
v0000025d15eeb000_15 .array/port v0000025d15eeb000, 15;
E_0000025d15e07f10/4 .event anyedge, v0000025d15eeb000_12, v0000025d15eeb000_13, v0000025d15eeb000_14, v0000025d15eeb000_15;
v0000025d15eeb000_16 .array/port v0000025d15eeb000, 16;
v0000025d15eeb000_17 .array/port v0000025d15eeb000, 17;
v0000025d15eeb000_18 .array/port v0000025d15eeb000, 18;
v0000025d15eeb000_19 .array/port v0000025d15eeb000, 19;
E_0000025d15e07f10/5 .event anyedge, v0000025d15eeb000_16, v0000025d15eeb000_17, v0000025d15eeb000_18, v0000025d15eeb000_19;
v0000025d15eeb000_20 .array/port v0000025d15eeb000, 20;
v0000025d15eeb000_21 .array/port v0000025d15eeb000, 21;
v0000025d15eeb000_22 .array/port v0000025d15eeb000, 22;
v0000025d15eeb000_23 .array/port v0000025d15eeb000, 23;
E_0000025d15e07f10/6 .event anyedge, v0000025d15eeb000_20, v0000025d15eeb000_21, v0000025d15eeb000_22, v0000025d15eeb000_23;
v0000025d15eeb000_24 .array/port v0000025d15eeb000, 24;
v0000025d15eeb000_25 .array/port v0000025d15eeb000, 25;
v0000025d15eeb000_26 .array/port v0000025d15eeb000, 26;
v0000025d15eeb000_27 .array/port v0000025d15eeb000, 27;
E_0000025d15e07f10/7 .event anyedge, v0000025d15eeb000_24, v0000025d15eeb000_25, v0000025d15eeb000_26, v0000025d15eeb000_27;
v0000025d15eeb000_28 .array/port v0000025d15eeb000, 28;
v0000025d15eeb000_29 .array/port v0000025d15eeb000, 29;
v0000025d15eeb000_30 .array/port v0000025d15eeb000, 30;
v0000025d15eeb000_31 .array/port v0000025d15eeb000, 31;
E_0000025d15e07f10/8 .event anyedge, v0000025d15eeb000_28, v0000025d15eeb000_29, v0000025d15eeb000_30, v0000025d15eeb000_31;
E_0000025d15e07f10 .event/or E_0000025d15e07f10/0, E_0000025d15e07f10/1, E_0000025d15e07f10/2, E_0000025d15e07f10/3, E_0000025d15e07f10/4, E_0000025d15e07f10/5, E_0000025d15e07f10/6, E_0000025d15e07f10/7, E_0000025d15e07f10/8;
S_0000025d15de5fb0 .scope module, "reg2loc_mux" "reg2loc_mux" 3 55, 16 1 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "in_cable";
    .port_info 3 /OUTPUT 5 "out";
v0000025d15eeae20_0 .net "a", 4 0, L_0000025d15ef30f0;  1 drivers
v0000025d15eeb140_0 .net "b", 4 0, L_0000025d15ef37d0;  1 drivers
v0000025d15eecc50_0 .net "in_cable", 0 0, L_0000025d15ef2fb0;  1 drivers
v0000025d15eecbb0_0 .var "out", 4 0;
E_0000025d15e08a10 .event anyedge, v0000025d15eecc50_0, v0000025d15eeae20_0, v0000025d15eeb140_0;
S_0000025d15de6140 .scope module, "regs" "regs" 3 59, 17 4 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "add1";
    .port_info 2 /INPUT 5 "add2";
    .port_info 3 /INPUT 5 "write_add";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_1";
    .port_info 7 /OUTPUT 64 "read_2";
v0000025d15eedb50_0 .net "add1", 4 0, L_0000025d15ef3d70;  1 drivers
v0000025d15eed010_0 .net "add2", 4 0, v0000025d15eecbb0_0;  alias, 1 drivers
v0000025d15eed790_0 .net "clock", 0 0, v0000025d15ef2970_0;  alias, 1 drivers
v0000025d15eec890_0 .var/i "i", 31 0;
v0000025d15eec070_0 .var "read_1", 63 0;
v0000025d15eed330_0 .var "read_2", 63 0;
v0000025d15eedab0 .array "regs", 0 31, 63 0;
v0000025d15eec1b0_0 .var/i "u", 31 0;
v0000025d15eed150_0 .net "write_add", 4 0, v0000025d15eebe60_0;  alias, 1 drivers
v0000025d15eed830_0 .net "write_data", 63 0, v0000025d15eea380_0;  alias, 1 drivers
v0000025d15eecb10_0 .net "write_en", 0 0, v0000025d15eeb1e0_0;  alias, 1 drivers
E_0000025d15e08790 .event negedge, v0000025d15e5dc90_0;
S_0000025d15eef090 .scope module, "sign_extender" "sign_extender" 3 70, 18 4 0, S_0000025d15e1f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 64 "out";
v0000025d15eecd90_0 .net "in", 31 0, v0000025d15e5c9d0_0;  alias, 1 drivers
v0000025d15eec2f0_0 .var "out", 63 0;
E_0000025d15e08c50 .event anyedge, v0000025d15e5e050_0, v0000025d15e5e7d0_0;
    .scope S_0000025d15db5e40;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000025d15eea6a0_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_0000025d15db5e40;
T_1 ;
    %wait E_0000025d15e08610;
    %load/vec4 v0000025d15eea9c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000025d15eea6a0_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000025d15eea6a0_0, 0;
T_1.0 ;
    %vpi_call 10 19 "$display", "Counter: %d", v0000025d15eea6a0_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0000025d15db5e40;
T_2 ;
    %wait E_0000025d15e08610;
    %load/vec4 v0000025d15eea9c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000025d15eeba00_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000025d15eea6a0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025d15db5fd0;
T_3 ;
    %vpi_call 11 13 "$readmemb", "instructions.txt", v0000025d15eea920 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000025d15db5fd0;
T_4 ;
    %wait E_0000025d15e08610;
    %ix/getv 4, v0000025d15eea560_0;
    %load/vec4a v0000025d15eea920, 4;
    %assign/vec4 v0000025d15eeac40_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025d15da75e0;
T_5 ;
    %wait E_0000025d15e08610;
    %load/vec4 v0000025d15e5d150_0;
    %store/vec4 v0000025d15e5cb10_0, 0, 64;
    %load/vec4 v0000025d15e5ced0_0;
    %store/vec4 v0000025d15e5c9d0_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025d15de5fb0;
T_6 ;
    %wait E_0000025d15e08a10;
    %load/vec4 v0000025d15eecc50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000025d15eeae20_0;
    %assign/vec4 v0000025d15eecbb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000025d15eeb140_0;
    %assign/vec4 v0000025d15eecbb0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000025d15de6140;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025d15eedab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025d15eec890_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000025d15eec890_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000025d15eec890_0;
    %pad/s 64;
    %ix/getv/s 3, v0000025d15eec890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025d15eedab0, 0, 4;
    %load/vec4 v0000025d15eec890_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025d15eec890_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0000025d15de6140;
T_8 ;
    %wait E_0000025d15e08790;
    %load/vec4 v0000025d15eedb50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000025d15eedab0, 4;
    %store/vec4 v0000025d15eec070_0, 0, 64;
    %load/vec4 v0000025d15eed010_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000025d15eedab0, 4;
    %store/vec4 v0000025d15eed330_0, 0, 64;
    %jmp T_8;
    .thread T_8;
    .scope S_0000025d15de6140;
T_9 ;
    %wait E_0000025d15e08610;
    %load/vec4 v0000025d15eecb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000025d15eed830_0;
    %load/vec4 v0000025d15eed150_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000025d15eedab0, 4, 0;
T_9.0 ;
    %vpi_call 17 47 "$display", "-----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025d15eec1b0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000025d15eec1b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %vpi_call 17 48 "$display", "Reg %d: %d", v0000025d15eec1b0_0, &A<v0000025d15eedab0, v0000025d15eec1b0_0 > {0 0 0};
    %load/vec4 v0000025d15eec1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025d15eec1b0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000025d15eef090;
T_10 ;
    %wait E_0000025d15e08c50;
    %load/vec4 v0000025d15eecd90_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000025d15eecd90_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025d15eec2f0_0, 4, 5;
    %load/vec4 v0000025d15eec2f0_0;
    %parti/s 1, 25, 6;
    %replicate 64;
    %pad/u 38;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025d15eec2f0_0, 4, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025d15eecd90_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0000025d15eecd90_0;
    %parti/s 19, 5, 4;
    %pad/u 20;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025d15eec2f0_0, 4, 5;
    %load/vec4 v0000025d15eec2f0_0;
    %parti/s 1, 19, 6;
    %replicate 64;
    %pad/u 44;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025d15eec2f0_0, 4, 5;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000025d15eecd90_0;
    %parti/s 9, 12, 5;
    %pad/u 10;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025d15eec2f0_0, 4, 5;
    %load/vec4 v0000025d15eec2f0_0;
    %parti/s 1, 9, 5;
    %replicate 64;
    %pad/u 54;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025d15eec2f0_0, 4, 5;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000025d15db1910;
T_11 ;
    %wait E_0000025d15e08510;
    %load/vec4 v0000025d15eea7e0_0;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/x;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/x;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 1447, 7, 11;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 191, 31, 11;
    %cmp/x;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 1880, 776, 11;
    %cmp/x;
    %jmp/1 T_11.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeaf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb5a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025d15eea100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eea060_0, 0;
    %jmp T_11.6;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eeaf60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eebd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eebf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eebc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eea060_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025d15eea100_0, 0;
    %jmp T_11.6;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eeb8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eeaf60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eebd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eeb780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eea060_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025d15eea100_0, 0;
    %jmp T_11.6;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eeb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeaf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eeb780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eea060_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025d15eea100_0, 0;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeaf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eea060_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025d15eea100_0, 0;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeaf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eebf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eeb5a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000025d15eea100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eea060_0, 0;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000025d15da7450;
T_12 ;
    %wait E_0000025d15e08610;
    %load/vec4 v0000025d15e5e050_0;
    %parti/s 11, 21, 6;
    %store/vec4 v0000025d15e5db50_0, 0, 11;
    %load/vec4 v0000025d15e5e050_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000025d15e5d290_0, 0, 5;
    %load/vec4 v0000025d15e5e550_0;
    %store/vec4 v0000025d15e5d8d0_0, 0, 64;
    %load/vec4 v0000025d15e5e690_0;
    %store/vec4 v0000025d15e5d970_0, 0, 64;
    %load/vec4 v0000025d15e5e7d0_0;
    %store/vec4 v0000025d15e5d470_0, 0, 64;
    %load/vec4 v0000025d15e5e4b0_0;
    %store/vec4 v0000025d15e5cd90_0, 0, 64;
    %load/vec4 v0000025d15e5dd30_0;
    %store/vec4 v0000025d15e5d6f0_0, 0, 2;
    %load/vec4 v0000025d15e5dab0_0;
    %store/vec4 v0000025d15e5dbf0_0, 0, 1;
    %load/vec4 v0000025d15e5ddd0_0;
    %store/vec4 v0000025d15e5e370_0, 0, 1;
    %load/vec4 v0000025d15e5e410_0;
    %store/vec4 v0000025d15e5e190_0, 0, 1;
    %load/vec4 v0000025d15e5e2d0_0;
    %store/vec4 v0000025d15e5d790_0, 0, 1;
    %load/vec4 v0000025d15e5e730_0;
    %store/vec4 v0000025d15e5cf70_0, 0, 1;
    %load/vec4 v0000025d15e5e0f0_0;
    %store/vec4 v0000025d15e5d0b0_0, 0, 1;
    %load/vec4 v0000025d15e5e870_0;
    %store/vec4 v0000025d15e5e5f0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025d15db1780;
T_13 ;
    %wait E_0000025d15e08090;
    %load/vec4 v0000025d15eeb460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000025d15eeaa60_0;
    %assign/vec4 v0000025d15eeaec0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000025d15eeb960_0;
    %assign/vec4 v0000025d15eeaec0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000025d15dd0e00;
T_14 ;
    %wait E_0000025d15e08390;
    %load/vec4 v0000025d15e19c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000025d15e19990_0, 0;
    %jmp T_14.7;
T_14.0 ;
    %load/vec4 v0000025d15e19f30_0;
    %load/vec4 v0000025d15e19fd0_0;
    %and;
    %assign/vec4 v0000025d15e19990_0, 0;
    %jmp T_14.7;
T_14.1 ;
    %load/vec4 v0000025d15e19f30_0;
    %load/vec4 v0000025d15e19fd0_0;
    %or;
    %assign/vec4 v0000025d15e19990_0, 0;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v0000025d15e19f30_0;
    %load/vec4 v0000025d15e19fd0_0;
    %add;
    %assign/vec4 v0000025d15e19990_0, 0;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0000025d15e19f30_0;
    %load/vec4 v0000025d15e19fd0_0;
    %sub;
    %assign/vec4 v0000025d15e19990_0, 0;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0000025d15e19f30_0;
    %load/vec4 v0000025d15e19fd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %assign/vec4 v0000025d15e19990_0, 0;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0000025d15e19f30_0;
    %load/vec4 v0000025d15e19fd0_0;
    %or;
    %inv;
    %assign/vec4 v0000025d15e19990_0, 0;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %load/vec4 v0000025d15e19990_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15e1a070_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15e1a070_0, 0;
T_14.11 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000025d15dd0f90;
T_15 ;
    %wait E_0000025d15e08850;
    %load/vec4 v0000025d15e1a1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %jmp T_15.3;
T_15.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025d15e1a390_0, 0, 4;
    %jmp T_15.3;
T_15.1 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000025d15e1a390_0, 0, 4;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000025d15e1a2f0_0;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025d15e1a390_0, 0;
    %jmp T_15.8;
T_15.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025d15e1a390_0, 0;
    %jmp T_15.8;
T_15.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025d15e1a390_0, 0;
    %jmp T_15.8;
T_15.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025d15e1a390_0, 0;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000025d15daf860;
T_16 ;
    %wait E_0000025d15e083d0;
    %load/vec4 v0000025d15eeb3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000025d15eeb640_0, 0;
    %jmp T_16.7;
T_16.0 ;
    %load/vec4 v0000025d15e5d1f0_0;
    %load/vec4 v0000025d15eea4c0_0;
    %and;
    %assign/vec4 v0000025d15eeb640_0, 0;
    %jmp T_16.7;
T_16.1 ;
    %load/vec4 v0000025d15e5d1f0_0;
    %load/vec4 v0000025d15eea4c0_0;
    %or;
    %assign/vec4 v0000025d15eeb640_0, 0;
    %jmp T_16.7;
T_16.2 ;
    %load/vec4 v0000025d15e5d1f0_0;
    %load/vec4 v0000025d15eea4c0_0;
    %add;
    %assign/vec4 v0000025d15eeb640_0, 0;
    %jmp T_16.7;
T_16.3 ;
    %load/vec4 v0000025d15e5d1f0_0;
    %load/vec4 v0000025d15eea4c0_0;
    %sub;
    %assign/vec4 v0000025d15eeb640_0, 0;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v0000025d15e5d1f0_0;
    %load/vec4 v0000025d15eea4c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %assign/vec4 v0000025d15eeb640_0, 0;
    %jmp T_16.7;
T_16.5 ;
    %load/vec4 v0000025d15e5d1f0_0;
    %load/vec4 v0000025d15eea4c0_0;
    %or;
    %inv;
    %assign/vec4 v0000025d15eeb640_0, 0;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
    %load/vec4 v0000025d15eeb640_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_16.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d15eebb40_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d15eebb40_0, 0;
T_16.11 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000025d15dd1120;
T_17 ;
    %wait E_0000025d15e08610;
    %load/vec4 v0000025d15e5e230_0;
    %store/vec4 v0000025d15e197b0_0, 0, 64;
    %load/vec4 v0000025d15e5de70_0;
    %store/vec4 v0000025d15e1a430_0, 0, 64;
    %load/vec4 v0000025d15e5dfb0_0;
    %store/vec4 v0000025d15e5cbb0_0, 0, 1;
    %load/vec4 v0000025d15e5ca70_0;
    %store/vec4 v0000025d15e198f0_0, 0, 64;
    %load/vec4 v0000025d15e5ce30_0;
    %store/vec4 v0000025d15e5d5b0_0, 0, 5;
    %load/vec4 v0000025d15e5d510_0;
    %store/vec4 v0000025d15e1a4d0_0, 0, 1;
    %load/vec4 v0000025d15e5d650_0;
    %store/vec4 v0000025d15e1a570_0, 0, 1;
    %load/vec4 v0000025d15e5cc50_0;
    %store/vec4 v0000025d15e19850_0, 0, 1;
    %load/vec4 v0000025d15e5da10_0;
    %store/vec4 v0000025d15e5d010_0, 0, 1;
    %load/vec4 v0000025d15e5d330_0;
    %store/vec4 v0000025d15e19670_0, 0, 1;
    %load/vec4 v0000025d15e5d3d0_0;
    %store/vec4 v0000025d15e5d830_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000025d15de5e20;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025d15eead80_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000025d15eead80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.1, 5;
    %load/vec4 v0000025d15eead80_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/getv/s 4, v0000025d15eead80_0;
    %store/vec4a v0000025d15eeb000, 4, 0;
    %load/vec4 v0000025d15eead80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025d15eead80_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000025d15de5e20;
T_19 ;
    %wait E_0000025d15e07f10;
    %load/vec4 v0000025d15eeb0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000025d15eea600_0;
    %ix/getv 3, v0000025d15eea420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025d15eeb000, 0, 4;
T_19.0 ;
    %load/vec4 v0000025d15eea880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %ix/getv 4, v0000025d15eea420_0;
    %load/vec4a v0000025d15eeb000, 4;
    %assign/vec4 v0000025d15eea740_0, 0;
T_19.2 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000025d15db5cb0;
T_20 ;
    %wait E_0000025d15e08610;
    %load/vec4 v0000025d15eeb500_0;
    %store/vec4 v0000025d15eeb280_0, 0, 64;
    %load/vec4 v0000025d15eeb820_0;
    %store/vec4 v0000025d15eeb6e0_0, 0, 64;
    %load/vec4 v0000025d15eeab00_0;
    %store/vec4 v0000025d15eebe60_0, 0, 5;
    %load/vec4 v0000025d15eeaba0_0;
    %store/vec4 v0000025d15eeb1e0_0, 0, 1;
    %load/vec4 v0000025d15eebdc0_0;
    %store/vec4 v0000025d15eebbe0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0000025d15db1aa0;
T_21 ;
    %wait E_0000025d15e085d0;
    %load/vec4 v0000025d15eeb320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0000025d15eea2e0_0;
    %assign/vec4 v0000025d15eea380_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000025d15eea1a0_0;
    %assign/vec4 v0000025d15eea380_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000025d15e1f040;
T_22 ;
    %delay 1, 0;
    %load/vec4 v0000025d15ef2970_0;
    %inv;
    %store/vec4 v0000025d15ef2970_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0000025d15e1f040;
T_23 ;
    %vpi_call 2 20 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025d15e1f1d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d15ef2970_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./ALU_64.v";
    "./Aluctrl.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./PC.v";
    "./Rom.v";
    "./ALUSrc_mux.v";
    "./control_unit.v";
    "./MemtoReg_mux.v";
    "./Ram.v";
    "./Reg2loc_mux.v";
    "./Regs.v";
    "./Sign_extender.v";
