// Seed: 1997935301
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_8 :
  assert property (@(posedge 1'b0) id_3)
  else;
  wire id_9;
endmodule
module module_1 #(
    parameter id_14 = 32'd17,
    parameter id_15 = 32'd58,
    parameter id_3  = 32'd36
) (
    output supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri0 _id_3,
    output supply1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wand id_7,
    input tri id_8,
    input uwire id_9,
    input wire id_10
    , id_17,
    output supply0 id_11,
    output supply0 id_12,
    input wor id_13,
    output tri _id_14
    , id_18,
    input tri _id_15
);
  logic [id_14 : id_3] id_19;
  logic id_20;
  assign id_11 = 1 == -1 === id_2;
  logic [id_15 : 1] id_21;
  assign id_21 = id_10 && -1;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_17,
      id_20,
      id_20,
      id_21,
      id_21
  );
  assign modCall_1.id_8 = 0;
  assign id_19 = -1;
endmodule
