{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651449490131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651449490135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 16:58:10 2022 " "Processing started: Sun May 01 16:58:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651449490135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651449490135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651449490135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651449490420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651449490420 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \";\" DE1_SoC.sv(14) " "Verilog HDL syntax error at DE1_SoC.sv(14) near text: \"endmodule\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Andrew/Downloads/Lab 4-20220501T211732Z-001/Lab 4/DE1_SoC.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1651449496020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 0 0 " "Found 0 design units, including 0 entities, in source file de1_soc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651449496020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1.sv" "" { Text "C:/Users/Andrew/Downloads/Lab 4-20220501T211732Z-001/Lab 4/task1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651449496022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651449496022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrighta.sv 2 2 " "Found 2 design units, including 2 entities, in source file shiftrighta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRightA " "Found entity 1: shiftRightA" {  } { { "shiftRightA.sv" "" { Text "C:/Users/Andrew/Downloads/Lab 4-20220501T211732Z-001/Lab 4/shiftRightA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651449496023 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftRightA_testbench " "Found entity 2: shiftRightA_testbench" {  } { { "shiftRightA.sv" "" { Text "C:/Users/Andrew/Downloads/Lab 4-20220501T211732Z-001/Lab 4/shiftRightA.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651449496023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651449496023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1hexdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1hexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1HexDisplay " "Found entity 1: task1HexDisplay" {  } { { "task1HexDisplay.sv" "" { Text "C:/Users/Andrew/Downloads/Lab 4-20220501T211732Z-001/Lab 4/task1HexDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651449496024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651449496024 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitCounting.sv(26) " "Verilog HDL information at bitCounting.sv(26): always construct contains both blocking and non-blocking assignments" {  } { { "bitCounting.sv" "" { Text "C:/Users/Andrew/Downloads/Lab 4-20220501T211732Z-001/Lab 4/bitCounting.sv" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651449496025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounting.sv 2 2 " "Found 2 design units, including 2 entities, in source file bitcounting.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitCounting " "Found entity 1: bitCounting" {  } { { "bitCounting.sv" "" { Text "C:/Users/Andrew/Downloads/Lab 4-20220501T211732Z-001/Lab 4/bitCounting.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651449496025 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitCounting_testbench " "Found entity 2: bitCounting_testbench" {  } { { "bitCounting.sv" "" { Text "C:/Users/Andrew/Downloads/Lab 4-20220501T211732Z-001/Lab 4/bitCounting.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651449496025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651449496025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarysearchcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarysearchcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binarySearchControl " "Found entity 1: binarySearchControl" {  } { { "binarySearchControl.sv" "" { Text "C:/Users/Andrew/Downloads/Lab 4-20220501T211732Z-001/Lab 4/binarySearchControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651449496026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651449496026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarysearchdatapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarysearchdatapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binarySearchDatapath " "Found entity 1: binarySearchDatapath" {  } { { "binarySearchDatapath.sv" "" { Text "C:/Users/Andrew/Downloads/Lab 4-20220501T211732Z-001/Lab 4/binarySearchDatapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651449496027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651449496027 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651449496062 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 01 16:58:16 2022 " "Processing ended: Sun May 01 16:58:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651449496062 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651449496062 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651449496062 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651449496062 ""}
