

================================================================
== Vivado HLS Report for 'KeySchedule'
================================================================
* Date:           Fri Apr  6 15:28:25 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        trito
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvf1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  562|  562|  562|  562|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 2     |  520|  520|        13|          -|          -|    40|    no    |
        | + Loop 2.1  |    8|    8|         2|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|     909|     537|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|      84|      17|    -|
|Memory           |        1|      -|       8|       4|    -|
|Multiplexer      |        -|      -|       -|     242|    -|
|Register         |        -|      -|     333|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|    1334|     800|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+----------------------+---------+-------+----+----+
    |aes_main_mux_42_3bkb_U0  |aes_main_mux_42_3bkb  |        0|      0|  84|  17|
    +-------------------------+----------------------+---------+-------+----+----+
    |Total                    |                      |        0|      0|  84|  17|
    +-------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |Rcon0_U  |KeySchedule_Rcon0  |        0|  8|   4|    30|    8|     1|          240|
    |Sbox_U   |KeySchedule_Sbox   |        1|  0|   0|   256|    8|     1|         2048|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                   |        1|  8|   4|   286|   16|     2|         2288|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+-----+----+------------+------------+
    |addconv_fu_700_p2    |     +    |      0|   17|  10|           2|           4|
    |i_1_fu_452_p2        |     +    |      0|   14|   9|           1|           3|
    |i_3_fu_947_p2        |     +    |      0|   14|   9|           3|           1|
    |j_4_fu_361_p2        |     +    |      0|   14|   9|           3|           1|
    |j_5_fu_971_p2        |     +    |      0|   23|  12|           6|           1|
    |sum_fu_458_p2        |     +    |      0|   17|  10|           4|           4|
    |tmp_33_fu_488_p2     |     +    |      0|   23|  12|           2|           6|
    |tmp_35_fu_885_p2     |     +    |      0|   23|  12|           6|           4|
    |tmp_55_fu_507_p2     |     +    |      0|   29|  14|           7|           8|
    |tmp_56_fu_518_p2     |     +    |      0|   32|  15|           8|           9|
    |tmp_57_fu_529_p2     |     +    |      0|   32|  15|           9|           9|
    |tmp_67_fu_604_p2     |     +    |      0|   35|  16|          10|          10|
    |tmp_76_fu_679_p2     |     +    |      0|   35|  16|          10|          10|
    |tmp_84_fu_775_p2     |     +    |      0|   35|  16|          10|          10|
    |tmp_92_fu_850_p2     |     +    |      0|   35|  16|          10|          10|
    |tmp_96_fu_921_p2     |     +    |      0|   35|  16|          10|          10|
    |tmp_97_fu_931_p2     |     +    |      0|   35|  16|          10|          10|
    |grp_fu_303_p2        |     -    |      0|  101|  38|           1|          32|
    |grp_fu_319_p2        |     -    |      0|   23|  12|           1|           6|
    |grp_fu_333_p2        |     -    |      0|  101|  38|           1|          32|
    |grp_fu_349_p2        |     -    |      0|   23|  12|           1|           6|
    |tmp_48_fu_403_p2     |     -    |      0|   38|  17|          11|          11|
    |tmp_62_fu_556_p2     |     -    |      0|   35|  16|           1|          10|
    |tmp_72_fu_631_p2     |     -    |      0|   35|  16|           1|          10|
    |tmp_82_fu_727_p2     |     -    |      0|   35|  16|           1|          10|
    |tmp_95_fu_915_p2     |     -    |      0|   35|  16|          10|          10|
    |tmp_98_fu_802_p2     |     -    |      0|   35|  16|           1|          10|
    |exitcond1_fu_472_p2  |   icmp   |      0|    0|   3|           6|           6|
    |exitcond2_fu_446_p2  |   icmp   |      0|    0|   2|           3|           4|
    |exitcond3_fu_355_p2  |   icmp   |      0|    0|   2|           3|           4|
    |exitcond_fu_941_p2   |   icmp   |      0|    0|   2|           3|           4|
    |tmp_s_fu_482_p2      |   icmp   |      0|    0|   1|           2|           1|
    |tmp_50_fu_413_p2     |    or    |      0|    0|   3|           1|           3|
    |tmp_100_fu_816_p3    |  select  |      0|    0|  10|           1|          10|
    |tmp_102_fu_834_p3    |  select  |      0|    0|   6|           1|           6|
    |tmp_64_fu_570_p3     |  select  |      0|    0|  10|           1|          10|
    |tmp_66_fu_588_p3     |  select  |      0|    0|   6|           1|           6|
    |tmp_74_fu_645_p3     |  select  |      0|    0|  10|           1|          10|
    |tmp_77_fu_663_p3     |  select  |      0|    0|   6|           1|           6|
    |tmp_85_fu_741_p3     |  select  |      0|    0|  10|           1|          10|
    |tmp_87_fu_759_p3     |  select  |      0|    0|   6|           1|           6|
    |temp_0_fu_861_p2     |    xor   |      0|    0|   8|           8|           8|
    |tmp_36_fu_977_p2     |    xor   |      0|    0|  32|          32|          32|
    +---------------------+----------+-------+-----+----+------------+------------+
    |Total                |          |      0|  909| 537|         206|         373|
    +---------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |Sbox_address0    |  13|          3|    8|         24|
    |Sbox_address1    |  13|          3|    8|         24|
    |ap_NS_fsm        |  65|         13|    1|         13|
    |i_2_reg_284      |   9|          2|    3|          6|
    |i_reg_221        |   9|          2|    3|          6|
    |j_1_reg_232      |   9|          2|    6|         12|
    |j_reg_209        |   9|          2|    3|          6|
    |temp_02_reg_264  |   9|          2|   32|         64|
    |temp_12_reg_254  |   9|          2|   32|         64|
    |temp_22_reg_244  |   9|          2|   32|         64|
    |temp_3_reg_274   |   9|          2|   32|         64|
    |worda_address0   |  33|          7|    9|         63|
    |worda_address1   |  33|          6|    9|         54|
    |worda_d0         |  13|          3|   32|         96|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 242|         51|  210|        560|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |Sbox_load_reg_1078         |   8|   0|    8|          0|
    |ap_CS_fsm                  |  12|   0|   12|          0|
    |i_1_reg_1004               |   3|   0|    3|          0|
    |i_2_reg_284                |   3|   0|    3|          0|
    |i_3_reg_1121               |   3|   0|    3|          0|
    |i_reg_221                  |   3|   0|    3|          0|
    |j_1_cast2_cast_reg_1014    |   6|   0|   10|          4|
    |j_1_reg_232                |   6|   0|    6|          0|
    |j_4_reg_986                |   3|   0|    3|          0|
    |j_reg_209                  |   3|   0|    3|          0|
    |temp_02_reg_264            |  32|   0|   32|          0|
    |temp_0_1_reg_1048          |  32|   0|   32|          0|
    |temp_12_reg_254            |  32|   0|   32|          0|
    |temp_1_1_reg_1053          |  32|   0|   32|          0|
    |temp_1_reg_1088            |   8|   0|    8|          0|
    |temp_22_reg_244            |  32|   0|   32|          0|
    |temp_3_reg_274             |  32|   0|   32|          0|
    |tmp_13_reg_1126            |  32|   0|   32|          0|
    |tmp_52_cast_cast_reg_1103  |   6|   0|   10|          4|
    |tmp_reg_991                |   2|   0|    4|          2|
    |tmp_s_reg_1022             |   1|   0|    1|          0|
    |worda_addr_5_reg_1032      |   9|   0|    9|          0|
    |worda_addr_6_reg_1037      |   9|   0|    9|          0|
    |worda_addr_7_reg_1043      |   6|   0|    9|          3|
    |worda_addr_9_reg_1113      |   9|   0|    9|          0|
    |worda_addr_reg_996         |   9|   0|    9|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 333|   0|  346|         13|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  KeySchedule | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  KeySchedule | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  KeySchedule | return value |
|ap_done         | out |    1| ap_ctrl_hs |  KeySchedule | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  KeySchedule | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  KeySchedule | return value |
|key_address0    | out |    5|  ap_memory |      key     |     array    |
|key_ce0         | out |    1|  ap_memory |      key     |     array    |
|key_q0          |  in |   32|  ap_memory |      key     |     array    |
|worda_address0  | out |    9|  ap_memory |     worda    |     array    |
|worda_ce0       | out |    1|  ap_memory |     worda    |     array    |
|worda_we0       | out |    1|  ap_memory |     worda    |     array    |
|worda_d0        | out |   32|  ap_memory |     worda    |     array    |
|worda_q0        |  in |   32|  ap_memory |     worda    |     array    |
|worda_address1  | out |    9|  ap_memory |     worda    |     array    |
|worda_ce1       | out |    1|  ap_memory |     worda    |     array    |
|worda_q1        |  in |   32|  ap_memory |     worda    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

