#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec 19 16:00:17 2023
# Process ID: 33124
# Current directory: C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.runs/synth_1
# Command line: vivado.exe -log Booth_Recoded_Mult.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Booth_Recoded_Mult.tcl
# Log file: C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.runs/synth_1/Booth_Recoded_Mult.vds
# Journal file: C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.runs/synth_1\vivado.jou
# Running On: DESKTOP-U41830S, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 33941 MB
#-----------------------------------------------------------
source Booth_Recoded_Mult.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/utils_1/imports/synth_1/Booth_Recoded_Mult.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/utils_1/imports/synth_1/Booth_Recoded_Mult.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Booth_Recoded_Mult -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 70340
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1869.113 ; gain = 408.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Booth_Recoded_Mult' [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Recoded_Mult.v:23]
INFO: [Synth 8-6157] synthesizing module 'Booth_Encoder' [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Booth_Encoder' (0#1) [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Partial_Product' [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Partial_Product.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Partial_Product' (0#1) [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Partial_Product.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Booth_Recoded_Mult' (0#1) [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Recoded_Mult.v:23]
WARNING: [Synth 8-6014] Unused sequential element temp_pp1_d_reg was removed.  [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Recoded_Mult.v:106]
WARNING: [Synth 8-6014] Unused sequential element temp_pp2_d_reg was removed.  [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Recoded_Mult.v:107]
WARNING: [Synth 8-6014] Unused sequential element temp_pp3_d_reg was removed.  [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Recoded_Mult.v:108]
WARNING: [Synth 8-6014] Unused sequential element temp_pp4_d_reg was removed.  [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Recoded_Mult.v:109]
WARNING: [Synth 8-6014] Unused sequential element temp_pp5_d_reg was removed.  [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Recoded_Mult.v:110]
WARNING: [Synth 8-6014] Unused sequential element temp_pp6_d_reg was removed.  [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Recoded_Mult.v:111]
WARNING: [Synth 8-6014] Unused sequential element temp_pp7_d_reg was removed.  [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Recoded_Mult.v:112]
WARNING: [Synth 8-6014] Unused sequential element temp_pp8_d_reg was removed.  [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Recoded_Mult.v:113]
WARNING: [Synth 8-7137] Register result_reg in module Booth_Recoded_Mult has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/sources_1/new/Booth_Recoded_Mult.v:150]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.227 ; gain = 499.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1978.137 ; gain = 517.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1978.137 ; gain = 517.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1978.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2093.477 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Booth_Recoded_Mult | partial_adder7_reg[8] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|Booth_Recoded_Mult | partial_adder7_reg[6] | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|Booth_Recoded_Mult | partial_adder7_reg[4] | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|Booth_Recoded_Mult | partial_adder7_reg[2] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    34|
|3     |LUT1   |    17|
|4     |LUT2   |   160|
|5     |LUT3   |    40|
|6     |LUT5   |   183|
|7     |LUT6   |     6|
|8     |MUXF7  |    84|
|9     |SRL16E |     7|
|10    |FDCE   |   216|
|11    |FDPE   |    28|
|12    |FDRE   |   119|
|13    |LDC    |    28|
|14    |IBUF   |    32|
|15    |OBUF   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2093.477 ; gain = 632.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2093.477 ; gain = 517.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2093.477 ; gain = 632.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2093.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LDC => LDCE: 28 instances

Synth Design complete, checksum: 93e82993
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.477 ; gain = 1066.543
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/Projects/Booth-recoded multiplier/Booth-recoded multiplier.runs/synth_1/Booth_Recoded_Mult.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Booth_Recoded_Mult_utilization_synth.rpt -pb Booth_Recoded_Mult_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 16:00:51 2023...
