Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_1_router_015.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_015.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_1_router_015.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_015.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_1_router_014.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_014.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_1_router_014.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_014.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_1_router.sv Line: 49
Warning (10273): Verilog HDL warning at tbench.sv(70): extended using "x" or "z" File: /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv Line: 70
Warning (10273): Verilog HDL warning at tbench.sv(71): extended using "x" or "z" File: /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv Line: 71
Warning (10273): Verilog HDL warning at tbench.sv(72): extended using "x" or "z" File: /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv Line: 72
