// Seed: 2393462292
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  assign module_1.id_10 = 0;
  output wire id_1;
  wand id_6 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1
    , id_17,
    output uwire id_2,
    output tri1 id_3,
    output tri id_4,
    output uwire id_5,
    input uwire id_6,
    input tri id_7,
    input uwire id_8,
    output wand id_9,
    output wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    input wor id_13,
    input wor id_14,
    input wand id_15
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
