`begin_keywords "1800-2012"
module IXC_SV_SCG_GFIFO_VXE_64 ( scgGFreq );
output wire logic scgGFreq ;
endmodule
`end_keywords
/**portGenericDumpBegin scgGFreq portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
