

================================================================
== Vitis HLS Report for 'PE'
================================================================
* Date:           Sat Oct 15 10:48:50 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.423 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32785|    32785|  0.164 ms|  0.164 ms|  32785|  32785|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6  |    32783|    32783|        17|          1|          1|  32768|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      406|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    10|      696|      596|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      153|    -|
|Register             |        -|     -|      668|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    10|     1364|     1283|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U60  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U61  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U62   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U63   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  696|  596|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |PE_local_C  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |            |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_1_fu_695_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln1069_2_fu_709_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln1069_3_fu_723_p2              |         +|   0|  0|  22|          15|           1|
    |add_ln1069_4_fu_275_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln1069_fu_681_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln870_1_fu_569_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln870_2_fu_782_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln870_3_fu_675_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln870_fu_497_p2                 |         +|   0|  0|  10|           3|           1|
    |empty_133_fu_806_p2                 |         +|   0|  0|  13|           6|           6|
    |and_ln705_1_fu_411_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln705_2_fu_423_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln705_3_fu_435_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln705_fu_399_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln706_1_fu_485_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln706_2_fu_491_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln706_fu_479_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln707_1_fu_555_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln707_fu_549_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln710_fu_619_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i86_not_fu_336_p2             |      icmp|   0|  0|   8|           3|           2|
    |cmp_i_i86_not_mid1_fu_523_p2        |      icmp|   0|  0|   8|           3|           2|
    |cmp_i_i_not_fu_342_p2               |      icmp|   0|  0|   9|           4|           3|
    |cmp_i_i_not_mid1_fu_587_p2          |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln1069_1_fu_369_p2             |      icmp|   0|  0|  12|          15|          14|
    |icmp_ln1069_2_fu_393_p2             |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1069_3_fu_405_p2             |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1069_4_fu_417_p2             |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln1069_5_fu_429_p2             |      icmp|   0|  0|  12|          13|          12|
    |icmp_ln1069_fu_269_p2               |      icmp|   0|  0|  13|          16|          17|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |brmerge_fu_348_p2                   |        or|   0|  0|   2|           1|           1|
    |brmerge_mid1_fu_593_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1069_1_fu_639_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln1069_2_fu_645_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln1069_fu_633_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln705_1_fu_381_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln705_fu_375_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln706_1_fu_455_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln706_2_fu_461_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln706_3_fu_473_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln706_fu_441_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln707_1_fu_509_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln707_2_fu_537_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln707_fu_503_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln710_1_fu_581_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln710_2_fu_613_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln710_fu_575_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln1069_1_fu_625_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln1069_2_fu_651_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln1069_3_fu_788_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln1069_4_fu_687_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln1069_5_fu_701_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln1069_6_fu_715_p3           |    select|   0|  0|  13|           1|           1|
    |select_ln1069_7_fu_729_p3           |    select|   0|  0|  15|           1|           1|
    |select_ln1069_fu_561_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln706_fu_447_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln707_1_fu_529_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln707_fu_515_p3              |    select|   0|  0|   4|           1|           1|
    |select_ln710_1_fu_599_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln710_fu_775_p3              |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln705_fu_387_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln706_fu_467_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln707_fu_543_p2                 |       xor|   0|  0|   2|           2|           1|
    |xor_ln710_fu_607_p2                 |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 406|         215|         149|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten119_load  |   9|          2|   16|         32|
    |c2_V_fu_134                              |   9|          2|    3|          6|
    |c5_V_fu_126                              |   9|          2|    4|          8|
    |c6_V_fu_118                              |   9|          2|    4|          8|
    |c7_V_fu_114                              |   9|          2|    4|          8|
    |fifo_A_PE_0_076_blk_n                    |   9|          2|    1|          2|
    |fifo_A_PE_0_177_blk_n                    |   9|          2|    1|          2|
    |fifo_B_PE_0_082_blk_n                    |   9|          2|    1|          2|
    |fifo_B_PE_1_083_blk_n                    |   9|          2|    1|          2|
    |fifo_C_drain_PE_0_088_blk_n              |   9|          2|    1|          2|
    |indvar_flatten119_fu_146                 |   9|          2|   16|         32|
    |indvar_flatten13_fu_130                  |   9|          2|   11|         22|
    |indvar_flatten39_fu_138                  |   9|          2|   13|         26|
    |indvar_flatten75_fu_142                  |   9|          2|   15|         30|
    |indvar_flatten_fu_122                    |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 153|         34|  101|        202|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_1_reg_982                      |  32|   0|   32|          0|
    |add_reg_977                        |  32|   0|   32|          0|
    |and_ln710_reg_946                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c2_V_fu_134                        |   3|   0|    3|          0|
    |c5_V_fu_126                        |   4|   0|    4|          0|
    |c6_V_fu_118                        |   4|   0|    4|          0|
    |c7_V_fu_114                        |   4|   0|    4|          0|
    |empty_132_reg_951                  |   3|   0|    3|          0|
    |icmp_ln1069_reg_893                |   1|   0|    1|          0|
    |indvar_flatten119_fu_146           |  16|   0|   16|          0|
    |indvar_flatten13_fu_130            |  11|   0|   11|          0|
    |indvar_flatten39_fu_138            |  13|   0|   13|          0|
    |indvar_flatten75_fu_142            |  15|   0|   15|          0|
    |indvar_flatten_fu_122              |   8|   0|    8|          0|
    |local_C_addr_reg_956               |   6|   0|    6|          0|
    |local_C_load_reg_962               |  32|   0|   32|          0|
    |mul_1_reg_972                      |  32|   0|   32|          0|
    |mul_reg_967                        |  32|   0|   32|          0|
    |or_ln710_1_reg_937                 |   1|   0|    1|          0|
    |select_ln710_1_reg_942             |   1|   0|    1|          0|
    |v1_V_1_reg_902                     |  32|   0|   32|          0|
    |v1_V_reg_912                       |  32|   0|   32|          0|
    |v2_V_1_reg_897                     |  32|   0|   32|          0|
    |v2_V_reg_907                       |  32|   0|   32|          0|
    |icmp_ln1069_reg_893                |  64|  32|    1|          0|
    |local_C_addr_reg_956               |  64|  32|    6|          0|
    |mul_1_reg_972                      |  64|  32|   32|          0|
    |select_ln710_1_reg_942             |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 668| 128|  452|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|                     PE|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|                     PE|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|                     PE|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|                     PE|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|                     PE|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|                     PE|  return value|
|fifo_A_PE_0_076_dout          |   in|   64|     ap_fifo|        fifo_A_PE_0_076|       pointer|
|fifo_A_PE_0_076_empty_n       |   in|    1|     ap_fifo|        fifo_A_PE_0_076|       pointer|
|fifo_A_PE_0_076_read          |  out|    1|     ap_fifo|        fifo_A_PE_0_076|       pointer|
|fifo_B_PE_0_082_dout          |   in|   64|     ap_fifo|        fifo_B_PE_0_082|       pointer|
|fifo_B_PE_0_082_empty_n       |   in|    1|     ap_fifo|        fifo_B_PE_0_082|       pointer|
|fifo_B_PE_0_082_read          |  out|    1|     ap_fifo|        fifo_B_PE_0_082|       pointer|
|fifo_B_PE_1_083_din           |  out|   64|     ap_fifo|        fifo_B_PE_1_083|       pointer|
|fifo_B_PE_1_083_full_n        |   in|    1|     ap_fifo|        fifo_B_PE_1_083|       pointer|
|fifo_B_PE_1_083_write         |  out|    1|     ap_fifo|        fifo_B_PE_1_083|       pointer|
|fifo_A_PE_0_177_din           |  out|   64|     ap_fifo|        fifo_A_PE_0_177|       pointer|
|fifo_A_PE_0_177_full_n        |   in|    1|     ap_fifo|        fifo_A_PE_0_177|       pointer|
|fifo_A_PE_0_177_write         |  out|    1|     ap_fifo|        fifo_A_PE_0_177|       pointer|
|fifo_C_drain_PE_0_088_din     |  out|   32|     ap_fifo|  fifo_C_drain_PE_0_088|       pointer|
|fifo_C_drain_PE_0_088_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_PE_0_088|       pointer|
|fifo_C_drain_PE_0_088_write   |  out|    1|     ap_fifo|  fifo_C_drain_PE_0_088|       pointer|
+------------------------------+-----+-----+------------+-----------------------+--------------+

