Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 17 12:21:56 2025
| Host         : LAPTOP-1361CJA3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file keyboard_control_sets_placed.rpt
| Design       : keyboard
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            3 |
| No           | No                    | Yes                    |              37 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              45 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG             | D1/p_0_in             | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | D2/old_in_i_1__0_n_0  | reset_IBUF       |                1 |              1 |         1.00 |
|  flag_OBUF_BUFG            |                       | reset_IBUF       |                1 |              3 |         3.00 |
|  digit_reg[3]_i_2_n_0      |                       |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | D1/counter[4]_i_1_n_0 | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG             | D2/counter[5]_i_1_n_0 | reset_IBUF       |                2 |              6 |         3.00 |
|  S1/segment_reg[6]_i_2_n_0 |                       |                  |                2 |              7 |         3.50 |
| ~D1/ps2_clk                |                       | reset_IBUF       |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG             |                       | reset_IBUF       |                8 |             21 |         2.62 |
|  flag_OBUF_BUFG            | A                     | reset_IBUF       |                7 |             32 |         4.57 |
+----------------------------+-----------------------+------------------+------------------+----------------+--------------+


