

================================================================
== Synthesis Summary Report of 'divide_sum'
================================================================
+ General Information: 
    * Date:           Tue Jul 16 11:43:09 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        vitis_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |       & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ divide_sum        |     -|  4.40|       47|  470.000|         -|       48|     -|        no|     -|   -|  4966 (2%)|  3848 (3%)|    -|
    | o VITIS_LOOP_10_1  |     -|  7.30|       45|  450.000|        37|        1|    10|       yes|     -|   -|          -|          -|    -|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| in_val1_address0 | out       | 4        |
| in_val1_q0       | in        | 32       |
| in_val2_address0 | out       | 4        |
| in_val2_q0       | in        | 32       |
+------------------+-----------+----------+

* Other Ports
+-------------+--------+-----------+----------+
| Port        | Mode   | Direction | Bitwidth |
+-------------+--------+-----------+----------+
| out_result1 | ap_vld | out       | 32       |
| out_result2 | ap_vld | out       | 32       |
+-------------+--------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| in_val1     | in        | int*     |
| in_val2     | in        | int*     |
| out_result1 | out       | int*     |
| out_result2 | out       | int*     |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+--------------------+---------+----------+
| Argument    | HW Interface       | HW Type | HW Usage |
+-------------+--------------------+---------+----------+
| in_val1     | in_val1_address0   | port    | offset   |
| in_val1     | in_val1_ce0        | port    |          |
| in_val1     | in_val1_q0         | port    |          |
| in_val2     | in_val2_address0   | port    | offset   |
| in_val2     | in_val2_ce0        | port    |          |
| in_val2     | in_val2_q0         | port    |          |
| out_result1 | out_result1        | port    |          |
| out_result1 | out_result1_ap_vld | port    |          |
| out_result2 | out_result2        | port    |          |
| out_result2 | out_result2_ap_vld | port    |          |
+-------------+--------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + divide_sum         | 0   |        |          |     |        |         |
|   add_ln10_fu_142_p2 |     |        | add_ln10 | add | fabric | 0       |
|   add_ln12_fu_186_p2 |     |        | add_ln12 | add | fabric | 0       |
|   add_ln13_fu_205_p2 |     |        | add_ln13 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------+-----------------------------------------------------+
| Type      | Options                      | Location                                            |
+-----------+------------------------------+-----------------------------------------------------+
| interface | mode=ap_memory port=in_val1  | src_hls/divide_sum.cpp:2 in divide_sum, in_val1     |
| interface | mode=ap_memory port=in_val2  | src_hls/divide_sum.cpp:3 in divide_sum, in_val2     |
| interface | mode=ap_vld port=out_result1 | src_hls/divide_sum.cpp:4 in divide_sum, out_result1 |
| interface | mode=ap_vld port=out_result2 | src_hls/divide_sum.cpp:5 in divide_sum, out_result2 |
| pipeline  |                              | src_hls/divide_sum.cpp:11 in divide_sum             |
+-----------+------------------------------+-----------------------------------------------------+


