--- /Users/urastos/scratch/src/sst-elements-library-12.1.0/sst_test_outputs/run_data/test_Samba_gupsgen_mmu_4KB.out
+++ /Users/urastos/scratch/src/sst-elements-library-12.1.0/src/sst/elements/Samba/tests/refFiles/test_Samba_gupsgen_mmu_4KB.out
@@ -1,17 +1,17 @@
-0:cpu:RequestGenCPU[RequestGenCPU:43]: Configured CPU to allow 16 maximum Load requests to be memory to be outstanding.
-0:cpu:RequestGenCPU[RequestGenCPU:45]: Configured CPU to allow 16 maximum Store requests to be memory to be outstanding.
-0:cpu:RequestGenCPU[RequestGenCPU:47]: Configured CPU to allow 16 maximum Custom requests to be memory to be outstanding.
-0:cpu:RequestGenCPU[RequestGenCPU:54]: CPU clock configured for 2GHz
-0:cpu:RequestGenCPU[RequestGenCPU:60]: Memory interface to be loaded is: memHierarchy.standardInterface
-0:cpu:RequestGenCPU[RequestGenCPU:75]: Loaded memory interface successfully.
-0:cpu:RequestGenCPU[RequestGenCPU:103]: Generator loaded successfully.
-0:cpu:RequestGenCPU[RequestGenCPU:159]: Miranda CPU Configuration:
-0:cpu:RequestGenCPU[RequestGenCPU:160]: - Max requests per cycle:         2
-0:cpu:RequestGenCPU[RequestGenCPU:161]: - Max reorder lookups             16
-0:cpu:RequestGenCPU[RequestGenCPU:162]: - Clock:                          2GHz
-0:cpu:RequestGenCPU[RequestGenCPU:163]: - Cache line size:                64 bytes
-0:cpu:RequestGenCPU[RequestGenCPU:164]: - Max Load requests pending:      16
-0:cpu:RequestGenCPU[RequestGenCPU:165]: - Max Store requests pending:     16
-0:cpu:RequestGenCPU[RequestGenCPU:166]: - Max Custom requests pending:     16
-0:cpu:RequestGenCPU[RequestGenCPU:167]: Configuration completed.
+0:cpu:RequestGenCPU[RequestGenCPU:44]: Configured CPU to allow 16 maximum Load requests to be memory to be outstanding.
+0:cpu:RequestGenCPU[RequestGenCPU:46]: Configured CPU to allow 16 maximum Store requests to be memory to be outstanding.
+0:cpu:RequestGenCPU[RequestGenCPU:48]: Configured CPU to allow 16 maximum Custom requests to be memory to be outstanding.
+0:cpu:RequestGenCPU[RequestGenCPU:55]: CPU clock configured for 2GHz
+0:cpu:RequestGenCPU[RequestGenCPU:60]: Memory interface to be loaded is: memHierarchy.memInterface
+0:cpu:RequestGenCPU[RequestGenCPU:73]: Loaded memory interface successfully.
+0:cpu:RequestGenCPU[RequestGenCPU:101]: Generator loaded successfully.
+0:cpu:RequestGenCPU[RequestGenCPU:157]: Miranda CPU Configuration:
+0:cpu:RequestGenCPU[RequestGenCPU:158]: - Max requests per cycle:         2
+0:cpu:RequestGenCPU[RequestGenCPU:159]: - Max reorder lookups             16
+0:cpu:RequestGenCPU[RequestGenCPU:160]: - Clock:                          2GHz
+0:cpu:RequestGenCPU[RequestGenCPU:161]: - Cache line size:                64 bytes
+0:cpu:RequestGenCPU[RequestGenCPU:162]: - Max Load requests pending:      16
+0:cpu:RequestGenCPU[RequestGenCPU:163]: - Max Store requests pending:     16
+0:cpu:RequestGenCPU[RequestGenCPU:164]: - Max Custom requests pending:     16
+0:cpu:RequestGenCPU[RequestGenCPU:165]: Configuration completed.
 memory, WARNING: Memories no longer inherit address regions from directories and no region parameters (addr_range_start, addr_range_end, interleave_size, interleave_step) were detected. All addresses will map to this memory: if this is intended, you may ignore this warning or set addr_range_start to 0 in your input deck to eliminate this warning.
@@ -32,3 +32,3 @@
  cpu.total_bytes_custom : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
- cpu.req_latency : Accumulator : Sum.u64 = 2964475; SumSQ.u64 = 510256457; Count.u64 = 20000; Min.u64 = 2; Max.u64 = 261; 
+ cpu.req_latency : Accumulator : Sum.u64 = 2964474; SumSQ.u64 = 510256296; Count.u64 = 20000; Min.u64 = 2; Max.u64 = 261; 
  cpu.time : Accumulator : Sum.u64 = 129963; SumSQ.u64 = 16890381369; Count.u64 = 1; Min.u64 = 129963; Max.u64 = 129963; 
@@ -124,6 +124,6 @@
  l1cache.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
- l1cache.evict_I : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; Min.u64 = 1; Max.u64 = 1; 
+ l1cache.evict_I : Accumulator : Sum.u64 = 131; SumSQ.u64 = 131; Count.u64 = 131; Min.u64 = 1; Max.u64 = 1; 
  l1cache.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
  l1cache.evict_M : Accumulator : Sum.u64 = 9909; SumSQ.u64 = 9909; Count.u64 = 9909; Min.u64 = 1; Max.u64 = 1; 
- l1cache.evict_IS : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
+ l1cache.evict_IS : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
  l1cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
@@ -132,3 +132,3 @@
  l1cache.latency_GetS_hit : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
- l1cache.latency_GetS_miss : Accumulator : Sum.u64 = 1620524; SumSQ.u64 = 176433506; Count.u64 = 14889; Min.u64 = 105; Max.u64 = 116; 
+ l1cache.latency_GetS_miss : Accumulator : Sum.u64 = 1620526; SumSQ.u64 = 176433938; Count.u64 = 14889; Min.u64 = 105; Max.u64 = 116; 
  l1cache.latency_GetX_hit : Accumulator : Sum.u64 = 29814; SumSQ.u64 = 89442; Count.u64 = 9938; Min.u64 = 3; Max.u64 = 3; 
@@ -149,6 +149,6 @@
  l1cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
- l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 14891; SumSQ.u64 = 14891; Count.u64 = 14891; Min.u64 = 1; Max.u64 = 1; 
+ l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 14889; SumSQ.u64 = 14889; Count.u64 = 14889; Min.u64 = 1; Max.u64 = 1; 
  l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
  l1cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
- l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
+ l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
  l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
@@ -175,3 +175,3 @@
  l1cache.TotalEventsReceived : Accumulator : Sum.u64 = 34951; SumSQ.u64 = 34951; Count.u64 = 34951; Min.u64 = 1; Max.u64 = 1; 
- l1cache.TotalEventsReplayed : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
+ l1cache.TotalEventsReplayed : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
  l1cache.GetS_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
@@ -201,3 +201,3 @@
  l1cache.AckPut_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
- l1cache.MSHR_occupancy : Accumulator : Sum.u64 = 1592302; SumSQ.u64 = 9859230; Count.u64 = 259927; Min.u64 = 0; Max.u64 = 11; 
+ l1cache.MSHR_occupancy : Accumulator : Sum.u64 = 1592304; SumSQ.u64 = 9859256; Count.u64 = 259927; Min.u64 = 0; Max.u64 = 11; 
  l1cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
@@ -205,3 +205,3 @@
  mmu0.tlb_misses.Core0_PTWC : Accumulator : Sum.u64 = 9897; SumSQ.u64 = 9897; Count.u64 = 9897; Min.u64 = 1; Max.u64 = 1; 
- mmu0.total_waiting.0 : Accumulator : Sum.u64 = 4801046; SumSQ.u64 = 1242504836; Count.u64 = 20000; Min.u64 = 1; Max.u64 = 414; 
+ mmu0.total_waiting.0 : Accumulator : Sum.u64 = 4801042; SumSQ.u64 = 1242502976; Count.u64 = 20000; Min.u64 = 1; Max.u64 = 414; 
  mmu0.tlb_hits.Core0_L2 : Accumulator : Sum.u64 = 447; SumSQ.u64 = 447; Count.u64 = 447; Min.u64 = 1; Max.u64 = 1; 
