# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:14:15 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(49): near "port": syntax error
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_CLK" has OPEN or no actual associated with it.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_RST" has OPEN or no actual associated with it.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_WE" has OPEN or no actual associated with it.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_DataIn" has OPEN or no actual associated with it.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(57): VHDL Compiler exiting
# End time: 15:14:15 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:14:44 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(24): near "i_CLKs": (vcom-1576) expecting ':'.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(24): VHDL Compiler exiting
# End time: 15:14:44 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:15:06 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(24): near "i_CLKs": (vcom-1576) expecting ':'.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(24): VHDL Compiler exiting
# End time: 15:15:06 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:15:12 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(24): near "i_CLKs": (vcom-1576) expecting ':'.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(24): VHDL Compiler exiting
# End time: 15:15:12 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:15:21 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(24): near "i_CLKs": (vcom-1576) expecting ':'.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(24): VHDL Compiler exiting
# End time: 15:15:21 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:15:28 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(24): near "i_CLKs": (vcom-1576) expecting ':'.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(24): VHDL Compiler exiting
# End time: 15:15:28 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:15:36 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(49): near "port": syntax error
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_CLK" has OPEN or no actual associated with it.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_RST" has OPEN or no actual associated with it.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_WE" has OPEN or no actual associated with it.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_DataIn" has OPEN or no actual associated with it.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(57): VHDL Compiler exiting
# End time: 15:15:36 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:15:41 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(49): near "port": syntax error
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_CLK" has OPEN or no actual associated with it.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_RST" has OPEN or no actual associated with it.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_WE" has OPEN or no actual associated with it.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_DataIn" has OPEN or no actual associated with it.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(57): VHDL Compiler exiting
# End time: 15:15:41 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:15:56 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(49): near "port": syntax error
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_CLK" has OPEN or no actual associated with it.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_RST" has OPEN or no actual associated with it.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_WE" has OPEN or no actual associated with it.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(48): (vcom-1035) Formal port "i_DataIn" has OPEN or no actual associated with it.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd(57): VHDL Compiler exiting
# End time: 15:15:56 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:17:46 on Mar 01,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# End time: 15:17:46 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pcreg(structural)
# vsim work.pcreg(structural) 
# Start time: 15:18:22 on Mar 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pcreg(structural)#1
quit -sim
# End time: 15:18:28 on Mar 01,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
