-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\newsimul\Subsystem_ip_src_FilterBank.vhd
-- Created: 2023-04-25 13:19:38
-- 
-- Generated by MATLAB 9.14 and HDL Coder 4.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Subsystem_ip_src_FilterBank
-- Source Path: newsimul/Subsystem/Subsystem/Channelizer/FilterBank
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.Subsystem_ip_src_Subsystem_pkg.ALL;

ENTITY Subsystem_ip_src_FilterBank IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_32_0                        :   IN    std_logic;
        dataIn_re                         :   IN    vector_of_std_logic_vector16(0 TO 31);  -- sfix16_En15 [32]
        dataIn_im                         :   IN    vector_of_std_logic_vector16(0 TO 31);  -- sfix16_En15 [32]
        validIn                           :   IN    std_logic;
        filterOut_re                      :   OUT   vector_of_std_logic_vector16(0 TO 31);  -- sfix16_En15 [32]
        filterOut_im                      :   OUT   vector_of_std_logic_vector16(0 TO 31);  -- sfix16_En15 [32]
        filterOut_vld                     :   OUT   std_logic
        );
END Subsystem_ip_src_FilterBank;


ARCHITECTURE rtl OF Subsystem_ip_src_FilterBank IS

  -- Component Declarations
  COMPONENT Subsystem_ip_src_FilterCoef
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_0_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_1_re                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_1_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_2_re                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block1
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_2_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block2
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_3_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_4_re                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block3
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_4_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block4
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_5_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_6_re                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block5
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_6_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block6
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_7_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_8_re                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block7
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_8_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_9_re                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block8
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_9_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_10_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block9
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_10_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block10
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_11_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_12_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block11
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_12_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block12
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_13_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_14_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block13
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_14_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block14
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_15_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_16_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block15
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_16_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_17_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block16
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_17_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_18_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block17
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block17
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_18_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_19_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block18
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_19_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_20_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block19
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_20_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_21_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block20
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_21_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_22_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block21
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block21
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_22_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block22
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_23_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_24_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block23
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_24_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_25_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block24
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_25_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_26_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block25
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block25
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_26_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block26
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_27_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_28_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block27
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_28_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block28
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_29_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_30_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block29
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block29
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_30_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_FilterCoef_block30
    PORT( CoefOut                         :   OUT   vector_of_std_logic_vector16(0 TO 1)  -- sfix16_En19 [2]
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_subFilter_block30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dinReg2_31_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn                          :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En19 [2]
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_32_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          doutVld                         :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : Subsystem_ip_src_FilterCoef
    USE ENTITY work.Subsystem_ip_src_FilterCoef(rtl);

  FOR ALL : Subsystem_ip_src_subFilter
    USE ENTITY work.Subsystem_ip_src_subFilter(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block
    USE ENTITY work.Subsystem_ip_src_subFilter_block(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block1
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block1(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block1
    USE ENTITY work.Subsystem_ip_src_subFilter_block1(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block2
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block2(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block2
    USE ENTITY work.Subsystem_ip_src_subFilter_block2(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block3
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block3(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block3
    USE ENTITY work.Subsystem_ip_src_subFilter_block3(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block4
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block4(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block4
    USE ENTITY work.Subsystem_ip_src_subFilter_block4(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block5
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block5(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block5
    USE ENTITY work.Subsystem_ip_src_subFilter_block5(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block6
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block6(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block6
    USE ENTITY work.Subsystem_ip_src_subFilter_block6(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block7
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block7(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block7
    USE ENTITY work.Subsystem_ip_src_subFilter_block7(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block8
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block8(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block8
    USE ENTITY work.Subsystem_ip_src_subFilter_block8(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block9
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block9(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block9
    USE ENTITY work.Subsystem_ip_src_subFilter_block9(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block10
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block10(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block10
    USE ENTITY work.Subsystem_ip_src_subFilter_block10(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block11
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block11(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block11
    USE ENTITY work.Subsystem_ip_src_subFilter_block11(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block12
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block12(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block12
    USE ENTITY work.Subsystem_ip_src_subFilter_block12(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block13
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block13(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block13
    USE ENTITY work.Subsystem_ip_src_subFilter_block13(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block14
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block14(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block14
    USE ENTITY work.Subsystem_ip_src_subFilter_block14(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block15
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block15(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block15
    USE ENTITY work.Subsystem_ip_src_subFilter_block15(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block16
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block16(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block16
    USE ENTITY work.Subsystem_ip_src_subFilter_block16(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block17
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block17(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block17
    USE ENTITY work.Subsystem_ip_src_subFilter_block17(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block18
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block18(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block18
    USE ENTITY work.Subsystem_ip_src_subFilter_block18(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block19
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block19(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block19
    USE ENTITY work.Subsystem_ip_src_subFilter_block19(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block20
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block20(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block20
    USE ENTITY work.Subsystem_ip_src_subFilter_block20(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block21
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block21(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block21
    USE ENTITY work.Subsystem_ip_src_subFilter_block21(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block22
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block22(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block22
    USE ENTITY work.Subsystem_ip_src_subFilter_block22(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block23
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block23(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block23
    USE ENTITY work.Subsystem_ip_src_subFilter_block23(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block24
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block24(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block24
    USE ENTITY work.Subsystem_ip_src_subFilter_block24(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block25
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block25(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block25
    USE ENTITY work.Subsystem_ip_src_subFilter_block25(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block26
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block26(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block26
    USE ENTITY work.Subsystem_ip_src_subFilter_block26(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block27
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block27(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block27
    USE ENTITY work.Subsystem_ip_src_subFilter_block27(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block28
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block28(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block28
    USE ENTITY work.Subsystem_ip_src_subFilter_block28(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block29
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block29(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block29
    USE ENTITY work.Subsystem_ip_src_subFilter_block29(rtl);

  FOR ALL : Subsystem_ip_src_FilterCoef_block30
    USE ENTITY work.Subsystem_ip_src_FilterCoef_block30(rtl);

  FOR ALL : Subsystem_ip_src_subFilter_block30
    USE ENTITY work.Subsystem_ip_src_subFilter_block30(rtl);

  -- Signals
  SIGNAL syncReset                        : std_logic;
  SIGNAL dinRegVld                        : std_logic;
  SIGNAL dataIn_0_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_0_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_0_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_0_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut                          : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dinReg2Vld                       : std_logic;
  SIGNAL dataIn_1_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_1_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_1_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_1_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_1                        : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_2_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_2_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_2_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_2_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_2                        : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_3_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_3_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_3_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_3_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_3                        : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_4_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_4_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_4_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_4_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_4                        : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_5_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_5_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_5_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_5_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_5                        : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_6_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_6_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_6_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_6_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_6                        : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_7_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_7_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_7_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_7_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_7                        : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_8_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_8_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_8_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_8_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_8                        : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_9_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_9_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_9_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_9_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_9                        : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_10_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_10_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_10_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_10_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_10                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_11_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_11_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_11_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_11_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_11                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_12_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_12_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_12_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_12_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_12                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_13_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_13_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_13_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_13_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_13                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_14_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_14_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_14_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_14_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_14                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_15_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_15_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_15_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_15_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_15                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_16_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_16_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_16_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_16_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_16                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_17_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_17_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_17_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_17_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_17                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_18_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_18_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_18_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_18_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_18                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_19_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_19_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_19_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_19_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_19                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_20_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_20_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_20_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_20_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_20                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_21_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_21_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_21_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_21_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_21                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_22_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_22_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_22_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_22_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_22                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_23_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_23_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_23_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_23_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_23                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_24_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_24_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_24_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_24_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_24                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_25_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_25_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_25_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_25_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_25                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_26_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_26_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_26_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_26_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_26                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_27_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_27_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_27_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_27_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_27                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_28_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_28_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_28_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_28_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_28                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_29_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_29_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_29_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_29_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_29                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_30_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_30_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_30_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_30_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_30                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL dataIn_31_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_31_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_31_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_31_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_31                       : vector_of_std_logic_vector16(0 TO 1);  -- ufix16 [2]
  SIGNAL doutVld                          : std_logic;
  SIGNAL filterOut_re_tmp                 : vector_of_std_logic_vector16(0 TO 31);  -- ufix16 [32]
  SIGNAL dinReg_0_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_0_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_1_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_1_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_2_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_2_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_3_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_3_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_4_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_4_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_5_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_5_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_6_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_6_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_7_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_7_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_8_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_8_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_9_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_9_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_10_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_10_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_11_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_11_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_12_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_12_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_13_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_13_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_14_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_14_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_15_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_15_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_16_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_16_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_17_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_17_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_18_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_18_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_19_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_19_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_20_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_20_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_21_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_21_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_22_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_22_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_23_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_23_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_24_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_24_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_25_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_25_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_26_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_26_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_27_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_27_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_28_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_28_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_29_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_29_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_30_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_30_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_31_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_31_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL doutVlddeadOut                   : std_logic;
  SIGNAL filterOut_im_tmp                 : vector_of_std_logic_vector16(0 TO 31);  -- ufix16 [32]

BEGIN
  u_CoefTable_1 : Subsystem_ip_src_FilterCoef
    PORT MAP( CoefOut => CoefOut  -- sfix16_En19 [2]
              );

  u_subFilter_1_re : Subsystem_ip_src_subFilter
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_0_re => std_logic_vector(dinReg2_0_re),  -- sfix16_En15
              coefIn => CoefOut,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_1_re => filterOut_re_tmp(0)  -- sfix16_En15
              );

  u_CoefTable_2 : Subsystem_ip_src_FilterCoef_block
    PORT MAP( CoefOut => CoefOut_1  -- sfix16_En19 [2]
              );

  u_subFilter_2_re : Subsystem_ip_src_subFilter_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_1_re => std_logic_vector(dinReg2_1_re),  -- sfix16_En15
              coefIn => CoefOut_1,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_2_re => filterOut_re_tmp(1)  -- sfix16_En15
              );

  u_CoefTable_3 : Subsystem_ip_src_FilterCoef_block1
    PORT MAP( CoefOut => CoefOut_2  -- sfix16_En19 [2]
              );

  u_subFilter_3_re : Subsystem_ip_src_subFilter_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_2_re => std_logic_vector(dinReg2_2_re),  -- sfix16_En15
              coefIn => CoefOut_2,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_3_re => filterOut_re_tmp(2)  -- sfix16_En15
              );

  u_CoefTable_4 : Subsystem_ip_src_FilterCoef_block2
    PORT MAP( CoefOut => CoefOut_3  -- sfix16_En19 [2]
              );

  u_subFilter_4_re : Subsystem_ip_src_subFilter_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_3_re => std_logic_vector(dinReg2_3_re),  -- sfix16_En15
              coefIn => CoefOut_3,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_4_re => filterOut_re_tmp(3)  -- sfix16_En15
              );

  u_CoefTable_5 : Subsystem_ip_src_FilterCoef_block3
    PORT MAP( CoefOut => CoefOut_4  -- sfix16_En19 [2]
              );

  u_subFilter_5_re : Subsystem_ip_src_subFilter_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_4_re => std_logic_vector(dinReg2_4_re),  -- sfix16_En15
              coefIn => CoefOut_4,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_5_re => filterOut_re_tmp(4)  -- sfix16_En15
              );

  u_CoefTable_6 : Subsystem_ip_src_FilterCoef_block4
    PORT MAP( CoefOut => CoefOut_5  -- sfix16_En19 [2]
              );

  u_subFilter_6_re : Subsystem_ip_src_subFilter_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_5_re => std_logic_vector(dinReg2_5_re),  -- sfix16_En15
              coefIn => CoefOut_5,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_6_re => filterOut_re_tmp(5)  -- sfix16_En15
              );

  u_CoefTable_7 : Subsystem_ip_src_FilterCoef_block5
    PORT MAP( CoefOut => CoefOut_6  -- sfix16_En19 [2]
              );

  u_subFilter_7_re : Subsystem_ip_src_subFilter_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_6_re => std_logic_vector(dinReg2_6_re),  -- sfix16_En15
              coefIn => CoefOut_6,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_7_re => filterOut_re_tmp(6)  -- sfix16_En15
              );

  u_CoefTable_8 : Subsystem_ip_src_FilterCoef_block6
    PORT MAP( CoefOut => CoefOut_7  -- sfix16_En19 [2]
              );

  u_subFilter_8_re : Subsystem_ip_src_subFilter_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_7_re => std_logic_vector(dinReg2_7_re),  -- sfix16_En15
              coefIn => CoefOut_7,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_8_re => filterOut_re_tmp(7)  -- sfix16_En15
              );

  u_CoefTable_9 : Subsystem_ip_src_FilterCoef_block7
    PORT MAP( CoefOut => CoefOut_8  -- sfix16_En19 [2]
              );

  u_subFilter_9_re : Subsystem_ip_src_subFilter_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_8_re => std_logic_vector(dinReg2_8_re),  -- sfix16_En15
              coefIn => CoefOut_8,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_9_re => filterOut_re_tmp(8)  -- sfix16_En15
              );

  u_CoefTable_10 : Subsystem_ip_src_FilterCoef_block8
    PORT MAP( CoefOut => CoefOut_9  -- sfix16_En19 [2]
              );

  u_subFilter_10_re : Subsystem_ip_src_subFilter_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_9_re => std_logic_vector(dinReg2_9_re),  -- sfix16_En15
              coefIn => CoefOut_9,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_10_re => filterOut_re_tmp(9)  -- sfix16_En15
              );

  u_CoefTable_11 : Subsystem_ip_src_FilterCoef_block9
    PORT MAP( CoefOut => CoefOut_10  -- sfix16_En19 [2]
              );

  u_subFilter_11_re : Subsystem_ip_src_subFilter_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_10_re => std_logic_vector(dinReg2_10_re),  -- sfix16_En15
              coefIn => CoefOut_10,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_11_re => filterOut_re_tmp(10)  -- sfix16_En15
              );

  u_CoefTable_12 : Subsystem_ip_src_FilterCoef_block10
    PORT MAP( CoefOut => CoefOut_11  -- sfix16_En19 [2]
              );

  u_subFilter_12_re : Subsystem_ip_src_subFilter_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_11_re => std_logic_vector(dinReg2_11_re),  -- sfix16_En15
              coefIn => CoefOut_11,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_12_re => filterOut_re_tmp(11)  -- sfix16_En15
              );

  u_CoefTable_13 : Subsystem_ip_src_FilterCoef_block11
    PORT MAP( CoefOut => CoefOut_12  -- sfix16_En19 [2]
              );

  u_subFilter_13_re : Subsystem_ip_src_subFilter_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_12_re => std_logic_vector(dinReg2_12_re),  -- sfix16_En15
              coefIn => CoefOut_12,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_13_re => filterOut_re_tmp(12)  -- sfix16_En15
              );

  u_CoefTable_14 : Subsystem_ip_src_FilterCoef_block12
    PORT MAP( CoefOut => CoefOut_13  -- sfix16_En19 [2]
              );

  u_subFilter_14_re : Subsystem_ip_src_subFilter_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_13_re => std_logic_vector(dinReg2_13_re),  -- sfix16_En15
              coefIn => CoefOut_13,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_14_re => filterOut_re_tmp(13)  -- sfix16_En15
              );

  u_CoefTable_15 : Subsystem_ip_src_FilterCoef_block13
    PORT MAP( CoefOut => CoefOut_14  -- sfix16_En19 [2]
              );

  u_subFilter_15_re : Subsystem_ip_src_subFilter_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_14_re => std_logic_vector(dinReg2_14_re),  -- sfix16_En15
              coefIn => CoefOut_14,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_15_re => filterOut_re_tmp(14)  -- sfix16_En15
              );

  u_CoefTable_16 : Subsystem_ip_src_FilterCoef_block14
    PORT MAP( CoefOut => CoefOut_15  -- sfix16_En19 [2]
              );

  u_subFilter_16_re : Subsystem_ip_src_subFilter_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_15_re => std_logic_vector(dinReg2_15_re),  -- sfix16_En15
              coefIn => CoefOut_15,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_16_re => filterOut_re_tmp(15)  -- sfix16_En15
              );

  u_CoefTable_17 : Subsystem_ip_src_FilterCoef_block15
    PORT MAP( CoefOut => CoefOut_16  -- sfix16_En19 [2]
              );

  u_subFilter_17_re : Subsystem_ip_src_subFilter_block15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_16_re => std_logic_vector(dinReg2_16_re),  -- sfix16_En15
              coefIn => CoefOut_16,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_17_re => filterOut_re_tmp(16)  -- sfix16_En15
              );

  u_CoefTable_18 : Subsystem_ip_src_FilterCoef_block16
    PORT MAP( CoefOut => CoefOut_17  -- sfix16_En19 [2]
              );

  u_subFilter_18_re : Subsystem_ip_src_subFilter_block16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_17_re => std_logic_vector(dinReg2_17_re),  -- sfix16_En15
              coefIn => CoefOut_17,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_18_re => filterOut_re_tmp(17)  -- sfix16_En15
              );

  u_CoefTable_19 : Subsystem_ip_src_FilterCoef_block17
    PORT MAP( CoefOut => CoefOut_18  -- sfix16_En19 [2]
              );

  u_subFilter_19_re : Subsystem_ip_src_subFilter_block17
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_18_re => std_logic_vector(dinReg2_18_re),  -- sfix16_En15
              coefIn => CoefOut_18,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_19_re => filterOut_re_tmp(18)  -- sfix16_En15
              );

  u_CoefTable_20 : Subsystem_ip_src_FilterCoef_block18
    PORT MAP( CoefOut => CoefOut_19  -- sfix16_En19 [2]
              );

  u_subFilter_20_re : Subsystem_ip_src_subFilter_block18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_19_re => std_logic_vector(dinReg2_19_re),  -- sfix16_En15
              coefIn => CoefOut_19,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_20_re => filterOut_re_tmp(19)  -- sfix16_En15
              );

  u_CoefTable_21 : Subsystem_ip_src_FilterCoef_block19
    PORT MAP( CoefOut => CoefOut_20  -- sfix16_En19 [2]
              );

  u_subFilter_21_re : Subsystem_ip_src_subFilter_block19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_20_re => std_logic_vector(dinReg2_20_re),  -- sfix16_En15
              coefIn => CoefOut_20,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_21_re => filterOut_re_tmp(20)  -- sfix16_En15
              );

  u_CoefTable_22 : Subsystem_ip_src_FilterCoef_block20
    PORT MAP( CoefOut => CoefOut_21  -- sfix16_En19 [2]
              );

  u_subFilter_22_re : Subsystem_ip_src_subFilter_block20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_21_re => std_logic_vector(dinReg2_21_re),  -- sfix16_En15
              coefIn => CoefOut_21,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_22_re => filterOut_re_tmp(21)  -- sfix16_En15
              );

  u_CoefTable_23 : Subsystem_ip_src_FilterCoef_block21
    PORT MAP( CoefOut => CoefOut_22  -- sfix16_En19 [2]
              );

  u_subFilter_23_re : Subsystem_ip_src_subFilter_block21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_22_re => std_logic_vector(dinReg2_22_re),  -- sfix16_En15
              coefIn => CoefOut_22,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_23_re => filterOut_re_tmp(22)  -- sfix16_En15
              );

  u_CoefTable_24 : Subsystem_ip_src_FilterCoef_block22
    PORT MAP( CoefOut => CoefOut_23  -- sfix16_En19 [2]
              );

  u_subFilter_24_re : Subsystem_ip_src_subFilter_block22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_23_re => std_logic_vector(dinReg2_23_re),  -- sfix16_En15
              coefIn => CoefOut_23,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_24_re => filterOut_re_tmp(23)  -- sfix16_En15
              );

  u_CoefTable_25 : Subsystem_ip_src_FilterCoef_block23
    PORT MAP( CoefOut => CoefOut_24  -- sfix16_En19 [2]
              );

  u_subFilter_25_re : Subsystem_ip_src_subFilter_block23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_24_re => std_logic_vector(dinReg2_24_re),  -- sfix16_En15
              coefIn => CoefOut_24,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_25_re => filterOut_re_tmp(24)  -- sfix16_En15
              );

  u_CoefTable_26 : Subsystem_ip_src_FilterCoef_block24
    PORT MAP( CoefOut => CoefOut_25  -- sfix16_En19 [2]
              );

  u_subFilter_26_re : Subsystem_ip_src_subFilter_block24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_25_re => std_logic_vector(dinReg2_25_re),  -- sfix16_En15
              coefIn => CoefOut_25,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_26_re => filterOut_re_tmp(25)  -- sfix16_En15
              );

  u_CoefTable_27 : Subsystem_ip_src_FilterCoef_block25
    PORT MAP( CoefOut => CoefOut_26  -- sfix16_En19 [2]
              );

  u_subFilter_27_re : Subsystem_ip_src_subFilter_block25
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_26_re => std_logic_vector(dinReg2_26_re),  -- sfix16_En15
              coefIn => CoefOut_26,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_27_re => filterOut_re_tmp(26)  -- sfix16_En15
              );

  u_CoefTable_28 : Subsystem_ip_src_FilterCoef_block26
    PORT MAP( CoefOut => CoefOut_27  -- sfix16_En19 [2]
              );

  u_subFilter_28_re : Subsystem_ip_src_subFilter_block26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_27_re => std_logic_vector(dinReg2_27_re),  -- sfix16_En15
              coefIn => CoefOut_27,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_28_re => filterOut_re_tmp(27)  -- sfix16_En15
              );

  u_CoefTable_29 : Subsystem_ip_src_FilterCoef_block27
    PORT MAP( CoefOut => CoefOut_28  -- sfix16_En19 [2]
              );

  u_subFilter_29_re : Subsystem_ip_src_subFilter_block27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_28_re => std_logic_vector(dinReg2_28_re),  -- sfix16_En15
              coefIn => CoefOut_28,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_29_re => filterOut_re_tmp(28)  -- sfix16_En15
              );

  u_CoefTable_30 : Subsystem_ip_src_FilterCoef_block28
    PORT MAP( CoefOut => CoefOut_29  -- sfix16_En19 [2]
              );

  u_subFilter_30_re : Subsystem_ip_src_subFilter_block28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_29_re => std_logic_vector(dinReg2_29_re),  -- sfix16_En15
              coefIn => CoefOut_29,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_30_re => filterOut_re_tmp(29)  -- sfix16_En15
              );

  u_CoefTable_31 : Subsystem_ip_src_FilterCoef_block29
    PORT MAP( CoefOut => CoefOut_30  -- sfix16_En19 [2]
              );

  u_subFilter_31_re : Subsystem_ip_src_subFilter_block29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_30_re => std_logic_vector(dinReg2_30_re),  -- sfix16_En15
              coefIn => CoefOut_30,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_31_re => filterOut_re_tmp(30)  -- sfix16_En15
              );

  u_CoefTable_32 : Subsystem_ip_src_FilterCoef_block30
    PORT MAP( CoefOut => CoefOut_31  -- sfix16_En19 [2]
              );

  u_subFilter_32_re : Subsystem_ip_src_subFilter_block30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_31_re => std_logic_vector(dinReg2_31_re),  -- sfix16_En15
              coefIn => CoefOut_31,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_32_re => filterOut_re_tmp(31),  -- sfix16_En15
              doutVld => doutVld
              );

  u_subFilter_1_im : Subsystem_ip_src_subFilter
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_0_re => std_logic_vector(dinReg2_0_im),  -- sfix16_En15
              coefIn => CoefOut,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_1_re => filterOut_im_tmp(0)  -- sfix16_En15
              );

  u_subFilter_2_im : Subsystem_ip_src_subFilter_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_1_re => std_logic_vector(dinReg2_1_im),  -- sfix16_En15
              coefIn => CoefOut_1,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_2_re => filterOut_im_tmp(1)  -- sfix16_En15
              );

  u_subFilter_3_im : Subsystem_ip_src_subFilter_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_2_re => std_logic_vector(dinReg2_2_im),  -- sfix16_En15
              coefIn => CoefOut_2,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_3_re => filterOut_im_tmp(2)  -- sfix16_En15
              );

  u_subFilter_4_im : Subsystem_ip_src_subFilter_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_3_re => std_logic_vector(dinReg2_3_im),  -- sfix16_En15
              coefIn => CoefOut_3,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_4_re => filterOut_im_tmp(3)  -- sfix16_En15
              );

  u_subFilter_5_im : Subsystem_ip_src_subFilter_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_4_re => std_logic_vector(dinReg2_4_im),  -- sfix16_En15
              coefIn => CoefOut_4,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_5_re => filterOut_im_tmp(4)  -- sfix16_En15
              );

  u_subFilter_6_im : Subsystem_ip_src_subFilter_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_5_re => std_logic_vector(dinReg2_5_im),  -- sfix16_En15
              coefIn => CoefOut_5,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_6_re => filterOut_im_tmp(5)  -- sfix16_En15
              );

  u_subFilter_7_im : Subsystem_ip_src_subFilter_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_6_re => std_logic_vector(dinReg2_6_im),  -- sfix16_En15
              coefIn => CoefOut_6,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_7_re => filterOut_im_tmp(6)  -- sfix16_En15
              );

  u_subFilter_8_im : Subsystem_ip_src_subFilter_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_7_re => std_logic_vector(dinReg2_7_im),  -- sfix16_En15
              coefIn => CoefOut_7,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_8_re => filterOut_im_tmp(7)  -- sfix16_En15
              );

  u_subFilter_9_im : Subsystem_ip_src_subFilter_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_8_re => std_logic_vector(dinReg2_8_im),  -- sfix16_En15
              coefIn => CoefOut_8,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_9_re => filterOut_im_tmp(8)  -- sfix16_En15
              );

  u_subFilter_10_im : Subsystem_ip_src_subFilter_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_9_re => std_logic_vector(dinReg2_9_im),  -- sfix16_En15
              coefIn => CoefOut_9,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_10_re => filterOut_im_tmp(9)  -- sfix16_En15
              );

  u_subFilter_11_im : Subsystem_ip_src_subFilter_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_10_re => std_logic_vector(dinReg2_10_im),  -- sfix16_En15
              coefIn => CoefOut_10,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_11_re => filterOut_im_tmp(10)  -- sfix16_En15
              );

  u_subFilter_12_im : Subsystem_ip_src_subFilter_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_11_re => std_logic_vector(dinReg2_11_im),  -- sfix16_En15
              coefIn => CoefOut_11,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_12_re => filterOut_im_tmp(11)  -- sfix16_En15
              );

  u_subFilter_13_im : Subsystem_ip_src_subFilter_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_12_re => std_logic_vector(dinReg2_12_im),  -- sfix16_En15
              coefIn => CoefOut_12,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_13_re => filterOut_im_tmp(12)  -- sfix16_En15
              );

  u_subFilter_14_im : Subsystem_ip_src_subFilter_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_13_re => std_logic_vector(dinReg2_13_im),  -- sfix16_En15
              coefIn => CoefOut_13,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_14_re => filterOut_im_tmp(13)  -- sfix16_En15
              );

  u_subFilter_15_im : Subsystem_ip_src_subFilter_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_14_re => std_logic_vector(dinReg2_14_im),  -- sfix16_En15
              coefIn => CoefOut_14,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_15_re => filterOut_im_tmp(14)  -- sfix16_En15
              );

  u_subFilter_16_im : Subsystem_ip_src_subFilter_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_15_re => std_logic_vector(dinReg2_15_im),  -- sfix16_En15
              coefIn => CoefOut_15,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_16_re => filterOut_im_tmp(15)  -- sfix16_En15
              );

  u_subFilter_17_im : Subsystem_ip_src_subFilter_block15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_16_re => std_logic_vector(dinReg2_16_im),  -- sfix16_En15
              coefIn => CoefOut_16,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_17_re => filterOut_im_tmp(16)  -- sfix16_En15
              );

  u_subFilter_18_im : Subsystem_ip_src_subFilter_block16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_17_re => std_logic_vector(dinReg2_17_im),  -- sfix16_En15
              coefIn => CoefOut_17,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_18_re => filterOut_im_tmp(17)  -- sfix16_En15
              );

  u_subFilter_19_im : Subsystem_ip_src_subFilter_block17
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_18_re => std_logic_vector(dinReg2_18_im),  -- sfix16_En15
              coefIn => CoefOut_18,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_19_re => filterOut_im_tmp(18)  -- sfix16_En15
              );

  u_subFilter_20_im : Subsystem_ip_src_subFilter_block18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_19_re => std_logic_vector(dinReg2_19_im),  -- sfix16_En15
              coefIn => CoefOut_19,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_20_re => filterOut_im_tmp(19)  -- sfix16_En15
              );

  u_subFilter_21_im : Subsystem_ip_src_subFilter_block19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_20_re => std_logic_vector(dinReg2_20_im),  -- sfix16_En15
              coefIn => CoefOut_20,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_21_re => filterOut_im_tmp(20)  -- sfix16_En15
              );

  u_subFilter_22_im : Subsystem_ip_src_subFilter_block20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_21_re => std_logic_vector(dinReg2_21_im),  -- sfix16_En15
              coefIn => CoefOut_21,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_22_re => filterOut_im_tmp(21)  -- sfix16_En15
              );

  u_subFilter_23_im : Subsystem_ip_src_subFilter_block21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_22_re => std_logic_vector(dinReg2_22_im),  -- sfix16_En15
              coefIn => CoefOut_22,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_23_re => filterOut_im_tmp(22)  -- sfix16_En15
              );

  u_subFilter_24_im : Subsystem_ip_src_subFilter_block22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_23_re => std_logic_vector(dinReg2_23_im),  -- sfix16_En15
              coefIn => CoefOut_23,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_24_re => filterOut_im_tmp(23)  -- sfix16_En15
              );

  u_subFilter_25_im : Subsystem_ip_src_subFilter_block23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_24_re => std_logic_vector(dinReg2_24_im),  -- sfix16_En15
              coefIn => CoefOut_24,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_25_re => filterOut_im_tmp(24)  -- sfix16_En15
              );

  u_subFilter_26_im : Subsystem_ip_src_subFilter_block24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_25_re => std_logic_vector(dinReg2_25_im),  -- sfix16_En15
              coefIn => CoefOut_25,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_26_re => filterOut_im_tmp(25)  -- sfix16_En15
              );

  u_subFilter_27_im : Subsystem_ip_src_subFilter_block25
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_26_re => std_logic_vector(dinReg2_26_im),  -- sfix16_En15
              coefIn => CoefOut_26,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_27_re => filterOut_im_tmp(26)  -- sfix16_En15
              );

  u_subFilter_28_im : Subsystem_ip_src_subFilter_block26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_27_re => std_logic_vector(dinReg2_27_im),  -- sfix16_En15
              coefIn => CoefOut_27,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_28_re => filterOut_im_tmp(27)  -- sfix16_En15
              );

  u_subFilter_29_im : Subsystem_ip_src_subFilter_block27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_28_re => std_logic_vector(dinReg2_28_im),  -- sfix16_En15
              coefIn => CoefOut_28,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_29_re => filterOut_im_tmp(28)  -- sfix16_En15
              );

  u_subFilter_30_im : Subsystem_ip_src_subFilter_block28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_29_re => std_logic_vector(dinReg2_29_im),  -- sfix16_En15
              coefIn => CoefOut_29,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_30_re => filterOut_im_tmp(29)  -- sfix16_En15
              );

  u_subFilter_31_im : Subsystem_ip_src_subFilter_block29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_30_re => std_logic_vector(dinReg2_30_im),  -- sfix16_En15
              coefIn => CoefOut_30,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_31_re => filterOut_im_tmp(30)  -- sfix16_En15
              );

  u_subFilter_32_im : Subsystem_ip_src_subFilter_block30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dinReg2_31_re => std_logic_vector(dinReg2_31_im),  -- sfix16_En15
              coefIn => CoefOut_31,  -- sfix16_En19 [2]
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_32_re => filterOut_im_tmp(31),  -- sfix16_En15
              doutVld => doutVlddeadOut
              );

  syncReset <= '0';

  intdelay_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinRegVld <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinRegVld <= '0';
        ELSE 
          dinRegVld <= validIn;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_process;


  dataIn_0_re <= signed(dataIn_re(0));

  intdelay_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_0_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_0_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_0_re <= dataIn_0_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_1_process;


  intdelay_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_0_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_0_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_0_re <= dinReg_0_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_2_process;


  intdelay_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2Vld <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2Vld <= '0';
        ELSE 
          dinReg2Vld <= dinRegVld;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_3_process;


  dataIn_1_re <= signed(dataIn_re(1));

  intdelay_4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_1_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_1_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_1_re <= dataIn_1_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_4_process;


  intdelay_5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_1_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_1_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_1_re <= dinReg_1_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_5_process;


  dataIn_2_re <= signed(dataIn_re(2));

  intdelay_6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_2_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_2_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_2_re <= dataIn_2_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_6_process;


  intdelay_7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_2_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_2_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_2_re <= dinReg_2_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_7_process;


  dataIn_3_re <= signed(dataIn_re(3));

  intdelay_8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_3_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_3_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_3_re <= dataIn_3_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_8_process;


  intdelay_9_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_3_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_3_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_3_re <= dinReg_3_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_9_process;


  dataIn_4_re <= signed(dataIn_re(4));

  intdelay_10_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_4_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_4_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_4_re <= dataIn_4_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_10_process;


  intdelay_11_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_4_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_4_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_4_re <= dinReg_4_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_11_process;


  dataIn_5_re <= signed(dataIn_re(5));

  intdelay_12_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_5_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_5_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_5_re <= dataIn_5_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_12_process;


  intdelay_13_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_5_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_5_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_5_re <= dinReg_5_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_13_process;


  dataIn_6_re <= signed(dataIn_re(6));

  intdelay_14_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_6_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_6_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_6_re <= dataIn_6_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_14_process;


  intdelay_15_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_6_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_6_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_6_re <= dinReg_6_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_15_process;


  dataIn_7_re <= signed(dataIn_re(7));

  intdelay_16_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_7_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_7_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_7_re <= dataIn_7_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_16_process;


  intdelay_17_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_7_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_7_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_7_re <= dinReg_7_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_17_process;


  dataIn_8_re <= signed(dataIn_re(8));

  intdelay_18_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_8_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_8_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_8_re <= dataIn_8_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_18_process;


  intdelay_19_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_8_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_8_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_8_re <= dinReg_8_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_19_process;


  dataIn_9_re <= signed(dataIn_re(9));

  intdelay_20_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_9_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_9_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_9_re <= dataIn_9_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_20_process;


  intdelay_21_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_9_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_9_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_9_re <= dinReg_9_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_21_process;


  dataIn_10_re <= signed(dataIn_re(10));

  intdelay_22_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_10_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_10_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_10_re <= dataIn_10_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_22_process;


  intdelay_23_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_10_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_10_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_10_re <= dinReg_10_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_23_process;


  dataIn_11_re <= signed(dataIn_re(11));

  intdelay_24_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_11_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_11_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_11_re <= dataIn_11_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_24_process;


  intdelay_25_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_11_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_11_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_11_re <= dinReg_11_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_25_process;


  dataIn_12_re <= signed(dataIn_re(12));

  intdelay_26_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_12_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_12_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_12_re <= dataIn_12_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_26_process;


  intdelay_27_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_12_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_12_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_12_re <= dinReg_12_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_27_process;


  dataIn_13_re <= signed(dataIn_re(13));

  intdelay_28_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_13_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_13_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_13_re <= dataIn_13_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_28_process;


  intdelay_29_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_13_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_13_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_13_re <= dinReg_13_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_29_process;


  dataIn_14_re <= signed(dataIn_re(14));

  intdelay_30_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_14_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_14_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_14_re <= dataIn_14_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_30_process;


  intdelay_31_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_14_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_14_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_14_re <= dinReg_14_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_31_process;


  dataIn_15_re <= signed(dataIn_re(15));

  intdelay_32_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_15_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_15_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_15_re <= dataIn_15_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_32_process;


  intdelay_33_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_15_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_15_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_15_re <= dinReg_15_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_33_process;


  dataIn_16_re <= signed(dataIn_re(16));

  intdelay_34_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_16_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_16_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_16_re <= dataIn_16_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_34_process;


  intdelay_35_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_16_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_16_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_16_re <= dinReg_16_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_35_process;


  dataIn_17_re <= signed(dataIn_re(17));

  intdelay_36_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_17_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_17_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_17_re <= dataIn_17_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_36_process;


  intdelay_37_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_17_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_17_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_17_re <= dinReg_17_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_37_process;


  dataIn_18_re <= signed(dataIn_re(18));

  intdelay_38_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_18_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_18_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_18_re <= dataIn_18_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_38_process;


  intdelay_39_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_18_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_18_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_18_re <= dinReg_18_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_39_process;


  dataIn_19_re <= signed(dataIn_re(19));

  intdelay_40_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_19_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_19_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_19_re <= dataIn_19_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_40_process;


  intdelay_41_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_19_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_19_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_19_re <= dinReg_19_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_41_process;


  dataIn_20_re <= signed(dataIn_re(20));

  intdelay_42_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_20_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_20_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_20_re <= dataIn_20_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_42_process;


  intdelay_43_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_20_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_20_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_20_re <= dinReg_20_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_43_process;


  dataIn_21_re <= signed(dataIn_re(21));

  intdelay_44_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_21_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_21_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_21_re <= dataIn_21_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_44_process;


  intdelay_45_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_21_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_21_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_21_re <= dinReg_21_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_45_process;


  dataIn_22_re <= signed(dataIn_re(22));

  intdelay_46_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_22_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_22_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_22_re <= dataIn_22_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_46_process;


  intdelay_47_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_22_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_22_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_22_re <= dinReg_22_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_47_process;


  dataIn_23_re <= signed(dataIn_re(23));

  intdelay_48_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_23_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_23_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_23_re <= dataIn_23_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_48_process;


  intdelay_49_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_23_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_23_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_23_re <= dinReg_23_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_49_process;


  dataIn_24_re <= signed(dataIn_re(24));

  intdelay_50_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_24_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_24_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_24_re <= dataIn_24_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_50_process;


  intdelay_51_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_24_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_24_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_24_re <= dinReg_24_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_51_process;


  dataIn_25_re <= signed(dataIn_re(25));

  intdelay_52_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_25_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_25_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_25_re <= dataIn_25_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_52_process;


  intdelay_53_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_25_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_25_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_25_re <= dinReg_25_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_53_process;


  dataIn_26_re <= signed(dataIn_re(26));

  intdelay_54_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_26_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_26_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_26_re <= dataIn_26_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_54_process;


  intdelay_55_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_26_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_26_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_26_re <= dinReg_26_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_55_process;


  dataIn_27_re <= signed(dataIn_re(27));

  intdelay_56_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_27_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_27_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_27_re <= dataIn_27_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_56_process;


  intdelay_57_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_27_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_27_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_27_re <= dinReg_27_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_57_process;


  dataIn_28_re <= signed(dataIn_re(28));

  intdelay_58_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_28_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_28_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_28_re <= dataIn_28_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_58_process;


  intdelay_59_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_28_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_28_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_28_re <= dinReg_28_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_59_process;


  dataIn_29_re <= signed(dataIn_re(29));

  intdelay_60_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_29_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_29_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_29_re <= dataIn_29_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_60_process;


  intdelay_61_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_29_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_29_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_29_re <= dinReg_29_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_61_process;


  dataIn_30_re <= signed(dataIn_re(30));

  intdelay_62_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_30_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_30_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_30_re <= dataIn_30_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_62_process;


  intdelay_63_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_30_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_30_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_30_re <= dinReg_30_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_63_process;


  dataIn_31_re <= signed(dataIn_re(31));

  intdelay_64_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_31_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_31_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_31_re <= dataIn_31_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_64_process;


  intdelay_65_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_31_re <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_31_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_31_re <= dinReg_31_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_65_process;



  dataIn_0_im <= signed(dataIn_im(0));

  intdelay_66_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_0_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_0_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_0_im <= dataIn_0_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_66_process;


  intdelay_67_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_0_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_0_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_0_im <= dinReg_0_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_67_process;


  dataIn_1_im <= signed(dataIn_im(1));

  intdelay_68_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_1_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_1_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_1_im <= dataIn_1_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_68_process;


  intdelay_69_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_1_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_1_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_1_im <= dinReg_1_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_69_process;


  dataIn_2_im <= signed(dataIn_im(2));

  intdelay_70_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_2_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_2_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_2_im <= dataIn_2_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_70_process;


  intdelay_71_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_2_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_2_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_2_im <= dinReg_2_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_71_process;


  dataIn_3_im <= signed(dataIn_im(3));

  intdelay_72_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_3_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_3_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_3_im <= dataIn_3_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_72_process;


  intdelay_73_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_3_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_3_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_3_im <= dinReg_3_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_73_process;


  dataIn_4_im <= signed(dataIn_im(4));

  intdelay_74_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_4_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_4_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_4_im <= dataIn_4_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_74_process;


  intdelay_75_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_4_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_4_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_4_im <= dinReg_4_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_75_process;


  dataIn_5_im <= signed(dataIn_im(5));

  intdelay_76_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_5_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_5_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_5_im <= dataIn_5_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_76_process;


  intdelay_77_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_5_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_5_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_5_im <= dinReg_5_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_77_process;


  dataIn_6_im <= signed(dataIn_im(6));

  intdelay_78_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_6_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_6_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_6_im <= dataIn_6_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_78_process;


  intdelay_79_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_6_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_6_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_6_im <= dinReg_6_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_79_process;


  dataIn_7_im <= signed(dataIn_im(7));

  intdelay_80_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_7_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_7_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_7_im <= dataIn_7_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_80_process;


  intdelay_81_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_7_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_7_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_7_im <= dinReg_7_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_81_process;


  dataIn_8_im <= signed(dataIn_im(8));

  intdelay_82_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_8_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_8_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_8_im <= dataIn_8_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_82_process;


  intdelay_83_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_8_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_8_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_8_im <= dinReg_8_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_83_process;


  dataIn_9_im <= signed(dataIn_im(9));

  intdelay_84_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_9_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_9_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_9_im <= dataIn_9_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_84_process;


  intdelay_85_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_9_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_9_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_9_im <= dinReg_9_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_85_process;


  dataIn_10_im <= signed(dataIn_im(10));

  intdelay_86_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_10_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_10_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_10_im <= dataIn_10_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_86_process;


  intdelay_87_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_10_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_10_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_10_im <= dinReg_10_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_87_process;


  dataIn_11_im <= signed(dataIn_im(11));

  intdelay_88_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_11_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_11_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_11_im <= dataIn_11_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_88_process;


  intdelay_89_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_11_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_11_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_11_im <= dinReg_11_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_89_process;


  dataIn_12_im <= signed(dataIn_im(12));

  intdelay_90_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_12_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_12_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_12_im <= dataIn_12_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_90_process;


  intdelay_91_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_12_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_12_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_12_im <= dinReg_12_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_91_process;


  dataIn_13_im <= signed(dataIn_im(13));

  intdelay_92_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_13_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_13_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_13_im <= dataIn_13_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_92_process;


  intdelay_93_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_13_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_13_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_13_im <= dinReg_13_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_93_process;


  dataIn_14_im <= signed(dataIn_im(14));

  intdelay_94_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_14_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_14_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_14_im <= dataIn_14_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_94_process;


  intdelay_95_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_14_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_14_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_14_im <= dinReg_14_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_95_process;


  dataIn_15_im <= signed(dataIn_im(15));

  intdelay_96_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_15_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_15_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_15_im <= dataIn_15_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_96_process;


  intdelay_97_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_15_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_15_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_15_im <= dinReg_15_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_97_process;


  dataIn_16_im <= signed(dataIn_im(16));

  intdelay_98_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_16_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_16_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_16_im <= dataIn_16_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_98_process;


  intdelay_99_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_16_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_16_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_16_im <= dinReg_16_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_99_process;


  dataIn_17_im <= signed(dataIn_im(17));

  intdelay_100_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_17_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_17_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_17_im <= dataIn_17_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_100_process;


  intdelay_101_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_17_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_17_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_17_im <= dinReg_17_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_101_process;


  dataIn_18_im <= signed(dataIn_im(18));

  intdelay_102_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_18_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_18_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_18_im <= dataIn_18_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_102_process;


  intdelay_103_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_18_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_18_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_18_im <= dinReg_18_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_103_process;


  dataIn_19_im <= signed(dataIn_im(19));

  intdelay_104_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_19_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_19_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_19_im <= dataIn_19_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_104_process;


  intdelay_105_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_19_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_19_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_19_im <= dinReg_19_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_105_process;


  dataIn_20_im <= signed(dataIn_im(20));

  intdelay_106_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_20_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_20_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_20_im <= dataIn_20_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_106_process;


  intdelay_107_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_20_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_20_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_20_im <= dinReg_20_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_107_process;


  dataIn_21_im <= signed(dataIn_im(21));

  intdelay_108_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_21_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_21_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_21_im <= dataIn_21_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_108_process;


  intdelay_109_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_21_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_21_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_21_im <= dinReg_21_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_109_process;


  dataIn_22_im <= signed(dataIn_im(22));

  intdelay_110_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_22_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_22_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_22_im <= dataIn_22_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_110_process;


  intdelay_111_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_22_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_22_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_22_im <= dinReg_22_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_111_process;


  dataIn_23_im <= signed(dataIn_im(23));

  intdelay_112_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_23_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_23_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_23_im <= dataIn_23_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_112_process;


  intdelay_113_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_23_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_23_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_23_im <= dinReg_23_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_113_process;


  dataIn_24_im <= signed(dataIn_im(24));

  intdelay_114_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_24_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_24_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_24_im <= dataIn_24_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_114_process;


  intdelay_115_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_24_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_24_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_24_im <= dinReg_24_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_115_process;


  dataIn_25_im <= signed(dataIn_im(25));

  intdelay_116_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_25_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_25_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_25_im <= dataIn_25_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_116_process;


  intdelay_117_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_25_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_25_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_25_im <= dinReg_25_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_117_process;


  dataIn_26_im <= signed(dataIn_im(26));

  intdelay_118_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_26_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_26_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_26_im <= dataIn_26_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_118_process;


  intdelay_119_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_26_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_26_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_26_im <= dinReg_26_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_119_process;


  dataIn_27_im <= signed(dataIn_im(27));

  intdelay_120_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_27_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_27_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_27_im <= dataIn_27_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_120_process;


  intdelay_121_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_27_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_27_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_27_im <= dinReg_27_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_121_process;


  dataIn_28_im <= signed(dataIn_im(28));

  intdelay_122_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_28_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_28_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_28_im <= dataIn_28_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_122_process;


  intdelay_123_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_28_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_28_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_28_im <= dinReg_28_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_123_process;


  dataIn_29_im <= signed(dataIn_im(29));

  intdelay_124_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_29_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_29_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_29_im <= dataIn_29_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_124_process;


  intdelay_125_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_29_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_29_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_29_im <= dinReg_29_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_125_process;


  dataIn_30_im <= signed(dataIn_im(30));

  intdelay_126_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_30_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_30_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_30_im <= dataIn_30_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_126_process;


  intdelay_127_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_30_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_30_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_30_im <= dinReg_30_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_127_process;


  dataIn_31_im <= signed(dataIn_im(31));

  intdelay_128_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg_31_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg_31_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_31_im <= dataIn_31_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_128_process;


  intdelay_129_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinReg2_31_im <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_32_0 = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_31_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_31_im <= dinReg_31_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_129_process;



  filterOut_re <= filterOut_re_tmp;

  filterOut_im <= filterOut_im_tmp;

  filterOut_vld <= doutVld;

END rtl;

