

================================================================
== Vivado HLS Report for 'approx_mul'
================================================================
* Date:           Fri Jan 17 04:48:57 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        core_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.80|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    528|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      47|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      47|    552|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+-----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+-----+------------+------------+
    |sig_1015_fu_232_p2  |    and   |      0|  0|    2|           1|           1|
    |sig_1058_fu_238_p2  |    and   |      0|  0|    2|           1|           1|
    |sig_1219_fu_244_p2  |    and   |      0|  0|    2|           1|           1|
    |sig_158_fu_202_p2   |    and   |      0|  0|    2|           1|           1|
    |sig_2089_fu_256_p2  |    and   |      0|  0|    2|           1|           1|
    |sig_2643_fu_268_p2  |    and   |      0|  0|    2|           1|           1|
    |sig_280_fu_208_p2   |    and   |      0|  0|    2|           1|           1|
    |sig_3383_fu_286_p2  |    and   |      0|  0|    2|           1|           1|
    |sig_3438_fu_292_p2  |    and   |      0|  0|    2|           1|           1|
    |sig_3992_fu_316_p2  |    and   |      0|  0|    2|           1|           1|
    |sig_481_fu_214_p2   |    and   |      0|  0|    2|           1|           1|
    |sig_504_fu_220_p2   |    and   |      0|  0|    2|           1|           1|
    |sig_5314_fu_328_p2  |    and   |      0|  0|    2|           1|           1|
    |sig_810_fu_393_p2   |    and   |      0|  0|    2|           1|           1|
    |sig_827_fu_226_p2   |    and   |      0|  0|    2|           1|           1|
    |tmp3_fu_262_p2      |    and   |      0|  0|    2|           1|           1|
    |tmp_s_fu_380_p2     |    and   |      0|  0|    2|           1|           1|
    |sig_1405_fu_250_p2  |    or    |      0|  0|    2|           1|           1|
    |sig_3452_fu_298_p2  |    or    |      0|  0|    2|           1|           1|
    |sig_4402_fu_322_p2  |    or    |      0|  0|    2|           1|           1|
    |tmp22_fu_770_p2     |    or    |      0|  0|   32|          32|          32|
    |tmp33_fu_734_p2     |    or    |      0|  0|   32|          32|          32|
    |tmp_48_fu_587_p2    |    or    |      0|  0|   19|          19|          19|
    |tmp_62_fu_648_p2    |    or    |      0|  0|   30|          30|          30|
    |tmp_64_fu_664_p2    |    or    |      0|  0|   27|          27|          27|
    |tmp_65_fu_692_p2    |    or    |      0|  0|   15|          15|          15|
    |tmp_69_fu_740_p2    |    or    |      0|  0|   27|          27|          27|
    |tmp_71_fu_746_p2    |    or    |      0|  0|   27|          27|          27|
    |tmp_73_fu_776_p2    |    or    |      0|  0|   32|          32|           7|
    |tmp_43_fu_415_p2    |    shl   |      0|  0|  101|          32|          32|
    |tmp_45_fu_453_p2    |    shl   |      0|  0|  101|          32|          32|
    |sig_2740_fu_274_p2  |    xor   |      0|  0|    2|           1|           1|
    |sig_3272_fu_280_p2  |    xor   |      0|  0|    2|           1|           1|
    |sig_3760_fu_304_p2  |    xor   |      0|  0|    2|           1|           1|
    |sig_3974_fu_310_p2  |    xor   |      0|  0|    2|           1|           1|
    |sig_5458_fu_352_p2  |    xor   |      0|  0|    2|           1|           1|
    |tmp23_fu_577_p2     |    xor   |      0|  0|   27|          27|          25|
    |tmp4_fu_334_p2      |    xor   |      0|  0|    2|           1|           1|
    |tmp5_fu_346_p2      |    xor   |      0|  0|    2|           1|           1|
    |tmp6_fu_340_p2      |    xor   |      0|  0|    2|           1|           1|
    |tmp7_fu_374_p2      |    xor   |      0|  0|    2|           1|           1|
    +--------------------+----------+-------+---+-----+------------+------------+
    |Total               |          |      0|  0|  528|         361|         334|
    +--------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |ap_return  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|   33|         67|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   2|   0|    2|          0|
    |ap_return_preg    |  32|   0|   32|          0|
    |sig_1058_reg_827  |   1|   0|    1|          0|
    |sig_1405_reg_832  |   1|   0|    1|          0|
    |sig_158_reg_812   |   1|   0|    1|          0|
    |sig_3452_reg_837  |   1|   0|    1|          0|
    |sig_3992_reg_843  |   1|   0|    1|          0|
    |sig_481_reg_817   |   1|   0|    1|          0|
    |sig_504_reg_822   |   1|   0|    1|          0|
    |sig_5314_reg_849  |   1|   0|    1|          0|
    |tmp_55_reg_802    |   1|   0|    1|          0|
    |tmp_60_reg_807    |   1|   0|    1|          0|
    |tmp_70_reg_854    |   1|   0|    1|          0|
    |tmp_80_reg_860    |   1|   0|    1|          0|
    |tmp_s_reg_867     |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  47|   0|   47|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  approx_mul  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  approx_mul  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  approx_mul  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  approx_mul  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  approx_mul  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  approx_mul  | return value |
|ap_return  | out |   32| ap_ctrl_hs |  approx_mul  | return value |
|opA        |  in |   32|   ap_none  |      opA     |    scalar    |
|opB        |  in |   32|   ap_none  |      opB     |    scalar    |
|size_op1   |  in |    8|   ap_none  |   size_op1   |    scalar    |
|size_op2   |  in |    8|   ap_none  |   size_op2   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

