#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  4 03:50:54 2018
# Process ID: 16496
# Current directory: D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1
# Command line: vivado.exe -log thinpad_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source thinpad_top.tcl -notrace
# Log file: D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top.vdi
# Journal file: D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source thinpad_top.tcl -notrace
Command: link_design -top thinpad_top -part xc7a100tfgg676-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 1034 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for d:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [d:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [d:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [d:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [d:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.230 ; gain = 526.652
Finished Parsing XDC File [d:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_20M'. [D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
Finished Parsing XDC File [D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

10 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1173.676 ; gain = 894.539
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.986 . Memory (MB): peak = 1173.676 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f0eae25d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 1184.258 ; gain = 10.582

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "cfc404ec475015f4".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "602545dba7bd17b3".
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1262.984 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1a7f0e2f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:41 . Memory (MB): peak = 1262.984 ; gain = 78.727

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 50 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 11ac28fd2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 1262.984 ; gain = 78.727
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 36 load pin(s).
Phase 3 Constant propagation | Checksum: 13f32e53d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 1262.984 ; gain = 78.727
INFO: [Opt 31-389] Phase Constant propagation created 57 cells and removed 137 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1a366ab58

Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 1262.984 ; gain = 78.727
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 92 cells

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_50M_IBUF_BUFG_inst to drive 298 load(s) on clock net clk_50M_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 158e72e2d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1262.984 ; gain = 78.727
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1e287d3c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:45 . Memory (MB): peak = 1262.984 ; gain = 78.727
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1e287d3c5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 1262.984 ; gain = 78.727
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1262.984 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e287d3c5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 1262.984 ; gain = 78.727

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.303 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 1a0fc40c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1488.387 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a0fc40c6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1488.387 ; gain = 225.402

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a0fc40c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1488.387 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:54 . Memory (MB): peak = 1488.387 ; gain = 314.711
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1488.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file thinpad_top_drc_opted.rpt -pb thinpad_top_drc_opted.pb -rpx thinpad_top_drc_opted.rpx
Command: report_drc -file thinpad_top_drc_opted.rpt -pb thinpad_top_drc_opted.pb -rpx thinpad_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1488.387 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 102152bc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1488.387 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17d566c20

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1afb8561f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1afb8561f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1488.387 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1afb8561f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22bc280bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1488.387 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 211a323f3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1488.387 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d478bbfc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d478bbfc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2838f8a2a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2a624e56c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2671f76ae

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c73ded51

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2276af981

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2276af981

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1488.387 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2276af981

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19e9ee827

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net reset_of_clk10M, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19e9ee827

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 1488.387 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.403. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1062d9ddf

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 1488.387 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1062d9ddf

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1062d9ddf

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1062d9ddf

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1488.387 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b0c76534

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1488.387 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b0c76534

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1488.387 ; gain = 0.000
Ending Placer Task | Checksum: 17babafe3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1488.387 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 1488.387 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1488.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file thinpad_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1488.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file thinpad_top_utilization_placed.rpt -pb thinpad_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1488.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file thinpad_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1488.387 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 928971b6 ConstDB: 0 ShapeSum: e9223e2d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15409e92e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1491.324 ; gain = 2.938
Post Restoration Checksum: NetGraph: fa2e418b NumContArr: 59dba7a3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15409e92e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1491.324 ; gain = 2.938

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15409e92e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1496.430 ; gain = 8.043

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15409e92e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1496.430 ; gain = 8.043
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1df68d3fa

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1520.086 ; gain = 31.699
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.456  | TNS=0.000  | WHS=-0.224 | THS=-235.677|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 23ce50cec

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1554.816 ; gain = 66.430
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.456  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2a3a4a845

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1562.832 ; gain = 74.445
Phase 2 Router Initialization | Checksum: 1f8e06bc1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1562.832 ; gain = 74.445

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b5f3aaff

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1562.832 ; gain = 74.445

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1561
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.679  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a35451eb

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1562.832 ; gain = 74.445
Phase 4 Rip-up And Reroute | Checksum: a35451eb

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1562.832 ; gain = 74.445

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 847dcbfc

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.832 ; gain = 74.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.679  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13a077dfb

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.832 ; gain = 74.445

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13a077dfb

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.832 ; gain = 74.445
Phase 5 Delay and Skew Optimization | Checksum: 13a077dfb

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.832 ; gain = 74.445

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a69091d7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1562.832 ; gain = 74.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.679  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d95ed649

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1562.832 ; gain = 74.445
Phase 6 Post Hold Fix | Checksum: d95ed649

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1562.832 ; gain = 74.445

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.83945 %
  Global Horizontal Routing Utilization  = 2.7365 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11782e405

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1562.832 ; gain = 74.445

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11782e405

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1562.832 ; gain = 74.445

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 136962e8c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 1562.832 ; gain = 74.445

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.679  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 136962e8c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 1562.832 ; gain = 74.445
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 1562.832 ; gain = 74.445

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 1562.832 ; gain = 74.445
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1562.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file thinpad_top_drc_routed.rpt -pb thinpad_top_drc_routed.pb -rpx thinpad_top_drc_routed.rpx
Command: report_drc -file thinpad_top_drc_routed.rpt -pb thinpad_top_drc_routed.pb -rpx thinpad_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file thinpad_top_methodology_drc_routed.rpt -pb thinpad_top_methodology_drc_routed.pb -rpx thinpad_top_methodology_drc_routed.rpx
Command: report_methodology -file thinpad_top_methodology_drc_routed.rpt -pb thinpad_top_methodology_drc_routed.pb -rpx thinpad_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1580.625 ; gain = 17.793
INFO: [runtcl-4] Executing : report_power -file thinpad_top_power_routed.rpt -pb thinpad_top_power_summary_routed.pb -rpx thinpad_top_power_routed.rpx
Command: report_power -file thinpad_top_power_routed.rpt -pb thinpad_top_power_summary_routed.pb -rpx thinpad_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1619.379 ; gain = 38.754
INFO: [runtcl-4] Executing : report_route_status -file thinpad_top_route_status.rpt -pb thinpad_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file thinpad_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file thinpad_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file thinpad_top_bus_skew_routed.rpt -pb thinpad_top_bus_skew_routed.pb -rpx thinpad_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force thinpad_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP openmips0/ex0/hilo_temp input openmips0/ex0/hilo_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP openmips0/ex0/hilo_temp input openmips0/ex0/hilo_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP openmips0/ex0/hilo_temp__0 input openmips0/ex0/hilo_temp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP openmips0/ex0/hilo_temp__0 input openmips0/ex0/hilo_temp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP openmips0/ex0/hilo_temp__1 input openmips0/ex0/hilo_temp__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP openmips0/ex0/hilo_temp__1 input openmips0/ex0/hilo_temp__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP openmips0/ex0/hilo_temp__2 input openmips0/ex0/hilo_temp__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP openmips0/ex0/hilo_temp__2 input openmips0/ex0/hilo_temp__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP openmips0/ex0/hilo_temp output openmips0/ex0/hilo_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP openmips0/ex0/hilo_temp__0 output openmips0/ex0/hilo_temp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP openmips0/ex0/hilo_temp__1 output openmips0/ex0/hilo_temp__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP openmips0/ex0/hilo_temp__2 output openmips0/ex0/hilo_temp__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP openmips0/ex0/hilo_temp multiplier stage openmips0/ex0/hilo_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP openmips0/ex0/hilo_temp__0 multiplier stage openmips0/ex0/hilo_temp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP openmips0/ex0/hilo_temp__1 multiplier stage openmips0/ex0/hilo_temp__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP openmips0/ex0/hilo_temp__2 multiplier stage openmips0/ex0/hilo_temp__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[0] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[10] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[11] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[12] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[13] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[14] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[15] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[16] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[17] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[18] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[19] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[1] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[20] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[21] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[22] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[23] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[24] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[25] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[26] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[27] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[28] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[29] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[2] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[30] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[31] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[3] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[4] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[5] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[6] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[7] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[8] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO base_ram_data[9] connects to flops which have these mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_8, and mmu_memory_version1/baseRam/temp_ram_data_retimed[31]_i_1_n_8 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC PDRC-153] Gated clock check: Net openmips0/id_ex0/mem_wdata_reg[15][0] is a gated clock net sourced by a combinational pin openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_1/O, cell openmips0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net openmips0/mem0/cp0_cause_reg[15]_i_1_n_8 is a gated clock net sourced by a combinational pin openmips0/mem0/cp0_cause_reg[15]_i_1/O, cell openmips0/mem0/cp0_cause_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vga800x600at75/red_reg[2]_i_1_n_8 is a gated clock net sourced by a combinational pin vga800x600at75/red_reg[2]_i_1/O, cell vga800x600at75/red_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 52 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./thinpad_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Computer_Organization/final_final/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Dec  4 03:55:06 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 58 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2083.156 ; gain = 458.250
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 03:55:06 2018...
