<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2022.2" CL="3671981" TimeStamp="Fri Aug 16 11:19:44 2024"/>
  <DSA Vendor="xilinx" BoardId="ultra96v2" Name="" VersionMajor="0" VersionMinor="0" Description="Vivado generated Hardware Platform" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="true" DefaultOutputType="hw_export">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="design_1_wrapper"/>
    <Board Name="avnet.com:ultra96v2:1.2" Vendor="avnet.com" Part="xczu3eg-sbva484-1-i" BoardPart="avnet.com:ultra96v2:part0:1.2">
      <Images>
        <Img Type="HDPI" File="ultra96v2_top.jpg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynquplus:xczu3eg:sbva484:-1:i">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60"/>
      </Device>
    </Devices>
    <Files>
      <File Type="FULL_BIT" Name="design_1_wrapper.bit"/>
    </Files>
  </DSA>
</Root>
