# ParkDongho's GitHub
## Language
* Verilog
* System Verilog
* C/C++
* Python
* Shell Script
* tcl

## Interest
* RTL Design
* Design Verification
* NPU Design
