{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699518030568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699518030568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 13:50:30 2023 " "Processing started: Thu Nov 09 13:50:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699518030568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699518030568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Elevator -c Elevator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Elevator -c Elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699518030568 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699518030803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.v 1 1 " "Found 1 design units, including 1 entities, in source file elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Elevator " "Found entity 1: Elevator" {  } { { "Elevator.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/Elevator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699518030850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699518030850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Elevator " "Elaborating entity \"Elevator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699518030866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "floor_req_reg Elevator.v(11) " "Verilog HDL or VHDL warning at Elevator.v(11): object \"floor_req_reg\" assigned a value but never read" {  } { { "Elevator.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/Elevator.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699518030866 "|Elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Elevator.v(36) " "Verilog HDL assignment warning at Elevator.v(36): truncated value with size 32 to match size of target (4)" {  } { { "Elevator.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/Elevator.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699518030866 "|Elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Elevator.v(43) " "Verilog HDL assignment warning at Elevator.v(43): truncated value with size 32 to match size of target (4)" {  } { { "Elevator.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/Elevator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699518030866 "|Elevator"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "floor_pos\[0\]~reg0 floor_pos\[0\]~reg0_emulated floor_pos\[0\]~1 " "Register \"floor_pos\[0\]~reg0\" is converted into an equivalent circuit using register \"floor_pos\[0\]~reg0_emulated\" and latch \"floor_pos\[0\]~1\"" {  } { { "Elevator.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/Elevator.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699518031226 "|Elevator|floor_pos[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "floor_pos\[1\]~reg0 floor_pos\[1\]~reg0_emulated floor_pos\[1\]~5 " "Register \"floor_pos\[1\]~reg0\" is converted into an equivalent circuit using register \"floor_pos\[1\]~reg0_emulated\" and latch \"floor_pos\[1\]~5\"" {  } { { "Elevator.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/Elevator.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699518031226 "|Elevator|floor_pos[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "floor_pos\[2\]~reg0 floor_pos\[2\]~reg0_emulated floor_pos\[2\]~9 " "Register \"floor_pos\[2\]~reg0\" is converted into an equivalent circuit using register \"floor_pos\[2\]~reg0_emulated\" and latch \"floor_pos\[2\]~9\"" {  } { { "Elevator.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/Elevator.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699518031226 "|Elevator|floor_pos[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "floor_pos\[3\]~reg0 floor_pos\[3\]~reg0_emulated floor_pos\[3\]~13 " "Register \"floor_pos\[3\]~reg0\" is converted into an equivalent circuit using register \"floor_pos\[3\]~reg0_emulated\" and latch \"floor_pos\[3\]~13\"" {  } { { "Elevator.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/Elevator.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699518031226 "|Elevator|floor_pos[3]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1699518031226 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1699518031291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699518031402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699518031402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699518031433 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699518031433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699518031433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699518031433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699518031449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 13:50:31 2023 " "Processing ended: Thu Nov 09 13:50:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699518031449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699518031449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699518031449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699518031449 ""}
