# dual_port_ram
Designed a 256‐bit x 8‐bit synchronous dual port RAM with any combination of Read and Write operations in the same clock cycle using Verilog HDL.
