Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,87
design__inferred_latch__count,0
design__instance__count,140
design__instance__area,2476.66
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0001636245724512264
power__switching__total,0.00003088104131165892
power__leakage__total,0.000001663435909904365
power__total,0.00019616904319263995
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25208452705441503
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2530064007689849
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12883597331423455
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.28802372413444
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.128836
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.253702
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25454625239211437
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25665190144017025
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6611048007266188
timing__setup__ws__corner:nom_slow_1p08V_125C,14.623080049635853
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.661105
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.241190
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2530202230460324
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.254438977089326
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3313673595975841
timing__setup__ws__corner:nom_typ_1p20V_25C,15.054155681472121
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.331367
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.520292
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25208452705441503
clock__skew__worst_setup,0.2530064007689849
timing__hold__ws,0.12883597331423455
timing__setup__ws,14.623080049635853
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.128836
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.241190
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,140
design__instance__area__stdcell,2476.66
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0855746
design__instance__utilization__stdcell,0.0855746
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,2
design__instance__area__class:inverter,10.8864
design__instance__count__class:sequential_cell,24
design__instance__area__class:sequential_cell,1132.19
design__instance__count__class:multi_input_combinational_cell,67
design__instance__area__class:multi_input_combinational_cell,678.586
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,42
design__instance__area__class:timing_repair_buffer,609.638
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3148.59
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,30
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,183
route__net__special,2
route__drc_errors__iter:0,35
route__wirelength__iter:0,3168
route__drc_errors__iter:1,16
route__wirelength__iter:1,3135
route__drc_errors__iter:2,8
route__wirelength__iter:2,3147
route__drc_errors__iter:3,0
route__wirelength__iter:3,3130
route__drc_errors,0
route__wirelength,3130
route__vias,763
route__vias__singlecut,763
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,121.935
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,33
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,33
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,33
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000135257
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000174904
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000214513
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000174904
design_powergrid__voltage__worst,0.0000174904
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000174904
design_powergrid__drop__worst__net:VPWR,0.0000135257
design_powergrid__voltage__worst__net:VGND,0.0000174904
design_powergrid__drop__worst__net:VGND,0.0000174904
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000024099999999999997956517429342770952871433109976351261138916015625
ir__drop__worst,0.00001349999999999999949497862805625203463932848535478115081787109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
