// Seed: 4061688964
module module_0;
  logic id_1 = -1, id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd40
) (
    output wor id_0,
    output wire id_1,
    output supply0 id_2,
    output wor id_3,
    input tri0 _id_4
);
  logic [-1 'b0 : id_4  *  -1 'b0 ==  id_4] id_6;
  ;
  not primCall (id_0, id_6);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_7;
  ;
  wire [id_4 : 1 'h0] id_8;
endmodule
module module_2 (
    output uwire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    output uwire id_5
    , id_14,
    output wor id_6,
    output wand id_7,
    output supply1 id_8,
    input tri1 id_9,
    input wire id_10,
    output wire id_11,
    input tri id_12
);
  wire id_15;
  wire [1 : 1] id_16;
  module_0 modCall_1 ();
endmodule
