============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 28 2024  10:40:47 pm
  Module:                 UART
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock TX_CLK)                launch                                     0 R 
(constraint.sdc_line_23)      ext delay                      +1000    1000 R 
parity_type                   in port            2  1.0  100    +0    1000 R 
U0_UART_TX/parity_type 
  U0_parity_calc/parity_type 
    g427__5107/B                                                +0    1000   
    g427__5107/Y              XNOR2X1LVT         1  0.4   18  +105    1105 F 
    g422__2398/B                                                +0    1105   
    g422__2398/Y              XNOR2X1LVT         1  0.5   19  +101    1206 R 
    g417__5477/B                                                +0    1206   
    g417__5477/Y              XNOR2X1LVT         1  0.4   17   +78    1284 F 
    g416__6417/B                                                +0    1284   
    g416__6417/Y              XNOR2X1LVT         1  0.5   19  +101    1385 R 
    g415__7410/B                                                +0    1385   
    g415__7410/Y              XNOR2X1LVT         1  0.4   17   +78    1464 F 
    g414__1666/B                                                +0    1464   
    g414__1666/Y              XNOR2X1LVT         1  0.5   19  +101    1565 R 
    g413__2346/B                                                +0    1565   
    g413__2346/Y              XNOR2X1LVT         1  0.4   17   +78    1643 F 
    g412__2883/B                                                +0    1643   
    g412__2883/Y              XNOR2X1LVT         1  0.4   17  +100    1743 R 
    parity_reg/SI        <<<  SDFFRHQX1LVT                      +0    1743   
    parity_reg/CK             setup                      100   +92    1835 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock TX_CLK)                capture                                 2500 R 
                              uncertainty                      -10    2490 R 
-----------------------------------------------------------------------------
Cost Group   : 'TX_CLK' (path_group 'TX_CLK')
Timing slack :     655ps 
Start-point  : parity_type
End-point    : U0_UART_TX/U0_parity_calc/parity_reg/SI

