[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of V8410C production of VANGO TECHNOLOGIES from the text: \n \n \n \n \n \n \n \n \n \nV84XXX  \nUser  Manual  \n \n \n \n \n \nSpecifications are subject to change without notice.  \n© 2021Vango Technologies, Inc.  \nThis document contains information that is proprietary to Vango Technologies, Inc.  \nUnauthorized reproduction of this information in who le or in part is strictly prohibited.  \n \n\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   2 / 87  \nV84XXX is based on ARM®  32-bit Cortex® -M4F MCU+FPU with 1024 or 5120 \nKB Flash, USB, 17 timers, 1 ADCs, 17  communication interfaces   \nFeature  \n■ Core: ARM® 32 -bit Cortex® -M4F CPU with FPU  \n− 180 MHz maximum frequency, with a memory protection unit (MPU)  \n− Single -cycle multiplication and hardware division  \n− Floating point unit (FPU)  \n− DSP instructions  \n■ Memories  \n− 1024 Kbytes  of Flash (V8410N, V8410S, V8411S, V8410C) or 5120  Kbytes (V8411N) internal flash \nprogram/data memory  \n− SPIM interface: (only V8410C) provides up to 16M bytes of external SPI flash memory program data \nmemory expansion interface  \n− 1024 K bytes or 640 K bytes of SRAM  \n− External me mory controller (XMC) with 2 Chip Select. Supports multiplexed NOR/PSRAM and NAND \nmemories  \n− LCD parallel interface, 8080/6800 modes  \n■ Clock, reset, and supply management  \n− 2.6 to 3.6 V application supply and I/Os \n− POR, PDR, and programmable voltage detec tor (PVD)  \n− 4 to 25 MHz crystal oscillator  \n− Internal 48 MHz factory -trimmed RC (accuracy 1 % at T A = 25 ° C, 2.5 % at T A = - 40 to +85  ° C), \nwith automatic  clock calibration (ACC)  \n− Internal 40 kHz RC oscillator with calibration  \n− 32 kHz oscillator with cal ibration  \n■ Low power  \n− Sleep, Stop, and Standby modes  \n− VBAT supply for RTC and 64 16-bit backup registers  \n− 4 WKUP pins, can wake up from standby mode  \n■ 1 x 12 -bit, 0.5 μs A/D converters (up to 16 channels)  \n− Conversion range: 0 to 3.6V  \n− Triple sample -and-hold capability  \n− Temperature sensor  \n■ DMA: 14 -channel DMA controller  \n− Suppo rted peripherals: timers, ADC,  I2S, SPI , I2C, and USART  \n■ Debug mode  \n− Serial wire debug (SWD) and JTAG interfaces  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   3 / 87  \n■ Up to 80 fast I/O  \n− 80 multi -functional bi -directional I/Os,  all I/Os can be mapped  to 16 external interrupt vectors and \nalmost all 5 V -tolerant  \n− All fast I/Os, control registers accessable with f AHB speed  \n■ Up to 17 timers  \n− Up to 8 x 16 -bit timers + 2 x 32 -bit timers, each with 4 IC/  OC/ PWM or pulse counter and  \nquadrature (incremental) encoder input  \n− Up to 2 x 16 -bit motor control PWM advanced timers with dead -time generator and emergency stop  \n− 2 x watchdog timers (Independent and Window)  \n− SysTick timer: a 24 -bit downcounter  \n− 2 x 16 -bit basic timers  \n■ Up to 17 communication interfaces  \n− Up to 3 x I2C interfaces (SMBus/PMBus)  \n− Up to 8 x USARTs (ISO7816 interface, LIN, IrDA capability, modem control)  \n− Up to 4 x SPIs (36 Mbit/s), all with I2S interface multiplexed  \n− CAN interface (2.0B  Active)  \n− USB 2.0 full s peed interface  \n■ CRC calculation unit  \n■ Packages  \n− QFN48 7 x 7 mm (V8411S)  \n− LQFP100 14 x 14 mm (V8410N,  V8411N)  \n− LQFP128 14 x 14 mm (V8410C)  \nTable 1 Device summary  \nInternal Flash  SPIM  Model  \n1024 Kbytes  Not support  V8410N  \n5120 Kbytes Not support  V8411N  \n1024 Kbytes  Not support  V8411S  \n1024 Kbytes  support  V8410C  \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   4 / 87  \nContents  \nFeature  ................................ ................................ ................................ ................................ . 1 \nContents  ................................ ................................ ................................ ...............................  2 \nList of Tables  ................................ ................................ ................................ .........................  4 \nList of figures  ................................ ................................ ................................ .........................  6 \n1 Introduction  ................................ ................................ ................................ ................  7 \n2 Description  ................................ ................................ ................................ ..................  8 \n2.1 Device overview  ................................ ................................ ................................ .... 8 \n2.2 Overview  ................................ ................................ ................................ ..............  9 \n2.2.1  ARM® Cortex® -M4F with  FPU core and DSP  instruction  set ................................ .. 9 \n2.2.2  Memory protection  unit (MPU)  ................................ ................................ .........  11 \n2.2.3  Flash memory  ................................ ................................ ................................  11 \n2.2.4  Cyclic redundancy check (CRC) calculation  unit ................................ ..................  11 \n2.2.5  Embedded  SRAM  ................................ ................................ ............................  11 \n2.2.6  External memory  controller  (XMC)  ................................ ................................ ... 11 \n2.2.7  LCD parallel interface  ................................ ................................ .....................  12 \n2.2.8  Nested vectored interrupt  controller  (NVIC)  ................................ .......................  12 \n2.2.9  External interrupt/event  controller  (EXTI)  ................................ .........................  12 \n2.2.10  Clocks  and startup  ................................ ................................ ........................  12 \n2.2.11  Boot modes  ................................ ................................ ................................ . 14 \n2.2.12  Power  supply schemes  ................................ ................................ ..................  14 \n2.2.13  Power  supply super visor ................................ ................................ ................  14 \n2.2.14  Voltage regulator  ................................ ................................ .........................  14 \n2.2.15  Low-power  modes  ................................ ................................ ........................  15 \n2.2.16  Direct Memory Access  Controller  (DMA)  ................................ ..........................  15 \n2.2.17  Real-time clock (RTC) and  backup  registers ................................ .....................  16 \n2.2.18  Timers  and watchdogs  ................................ ................................ ..................  16 \n2.2.19  Inter-integrated -circuit  interface  (I2C) ................................ ............................  18 \n2.2.20  Universal synchronous/asynchronous receiver  transmitters  (USART)  ..................  18 \n2.2.21  Serial peripheral  interface  (SPI)  ................................ ................................ ..... 19 \n2.2.22  Inter-integrated sound  interface  (I2S) ................................ ............................  19 \n2.2.23  Controller area  network (CAN)  ................................ ................................ ....... 19 \n2.2.24  Universal serial  bus (USB)  ................................ ................................ .............  19 \n2.2.25  General -purpose  inputs/outputs (GPIO)  ................................ ..........................  19 \n2.2.26  Remap  capability  ................................ ................................ ..........................  20 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   5 / 87  \n2.2.27  Analog to digital  converter  (ADC)  ................................ ................................ ... 20 \n2.2.28  Temperature  sensor  ................................ ................................ ......................  20 \n2.2.29  Serial wire JTAG debug  port (SWJ-DP) ................................ ............................  20 \n3 Pinouts and  pin descriptions  ................................ ................................ .........................  21 \n4 Memory  mapping  ................................ ................................ ................................ ........  32 \n5 Electrical  characteristics  ................................ ................................ ...............................  33 \n5.1 Parameter  conditions  ................................ ................................ ............................  33 \n5.1.1  Minimum and  maximum  values  ................................ ................................ ........  33 \n5.1.2  Typical  values  ................................ ................................ ................................  33 \n5.1.3  Typical  curves  ................................ ................................ ................................  33 \n5.1.4  Loading  capacitor  ................................ ................................ ...........................  33 \n5.1.5  Pin input voltage  ................................ ................................ ............................  33 \n5.1.6  Power  supply  scheme  ................................ ................................ .....................  34 \n5.1.7  Current  consumption  measurement  ................................ ................................ .. 34 \n5.2 Absolute  maximum  ratings  ................................ ................................ ....................  35 \n5.3 Operating  conditions  ................................ ................................ .............................  36 \n5.3.1  General  operating  conditions  ................................ ................................ ...........  36 \n5.3.2  Operating conditions at power -up / power -down  ................................ ................  36 \n5.3.3  Embedded reset and power control  block characte ristics  ................................ ..... 37 \n5.3.4  Embedded  reference  voltage  ................................ ................................ ...........  38 \n5.3.5  Supply  current  characteristics  ................................ ................................ ..........  38 \n5.3.6  External clock  source  characteristics  ................................ ................................ . 47 \n5.3.7  Internal c lock source  characteristics  ................................ ................................ . 51 \n5.3.8  Wakeup time from  low-power  mode  ................................ ................................ .. 52 \n5.3.9  PLL characteristics  ................................ ................................ ..........................  53 \n5.3.10  Memory  characteristics  ................................ ................................ .................  53 \n5.3.11  XMC chara cteristics  ................................ ................................ ......................  54 \n5.3.12  I/O port characteristics  ................................ ................................ .................  63 \n5.3.13  NRST  pin characteristics  ................................ ................................ ................  66 \n5.3.14  TMR timer  characteristics  ................................ ................................ ..............  66 \n5.3.15  Communications  interfaces  ................................ ................................ ............  67 \n5.3.16  12-bit ADC characteristics  ................................ ................................ .............  74 \n5.3.17  Temperature  sensor  characteristics  ................................ ................................ . 78 \n6 stroage  ................................ ................................ ................................ ......................  79 \n6.1 Hmidity  sensitivity  ................................ ................................ ................................  79 \n6.2 Storage conditions  ................................ ................................ ................................  79 \n7 Reflow  soldering  process  ................................ ................................ ..............................  79 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   6 / 87  \n8 Package information  ................................ ................................ ................................ .... 81 \n8.1 LQFP100  package  information  ................................ ................................ ................  81 \n8.2 LQFP1 28 package  information  ................................ ................................ ................  82 \n8.3 QFN48  package  information  ................................ ................................ ...................  84 \n8.4 Thermal  characteristics  ................................ ................................ .........................  85 \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   7 / 87  \nList of Tables  \nTable 1 Device summary  ................................ ................................ ................................ ........  3 \nTable 2 V84XXX series device function and configuration  ................................ ....................  12 \nTable 3 The bootloader supporting part numbers and pin configurations  .............................  18 \nTable 4 Timer feature comparison  ................................ ................................ ........................  20 \nTable 5 USART/UART feature comparison  ................................ ................................ ............  23 \nTable 6 V84XXX series pin definitions  ................................ ................................ ..................  29 \nTable 7 XMC pin definition  ................................ ................................ ................................ .... 33 \nTable 8 Voltage characteristics  ................................ ................................ ............................  39 \nTable 9 Current characteri stics ................................ ................................ ............................  39 \nTable 10 Thermal characteristics  ................................ ................................ .........................  40 \nTable 11 General operating conditions  ................................ ................................ .................  40 \nTable 12 Operating conditions at power -up / power -down  ................................ ..................  40 \nTable 13 Embedded reset and power control block characteristics  ................................ ...... 41 \nTable 14 Embedded internal reference voltage  ................................ ................................ .... 42 \nTable 15 Typical current  consumption in Run mode  ................................ .............................  43 \nTable 16 Typical current consumption in Sleep mode  ................................ ...........................  44 \nTable 17 Maximum current consumption in Run mode  ................................ .........................  45 \nTable 18 Maximum current consumption in Sleep  mode  ................................ .......................  46 \nTable 19 Typical and maximum current consumptions in Stop and Standby modes  .............  46 \nTable 20  Typical and maximum current consumptions on V BAT ................................ .............  47 \nTable 21 Peripheral current consumption  ................................ ................................ .............  48 \nTable 22 High -speed external user clock characteristics  ................................ ......................  50 \nTable 23 Low -speed external user clock characteristics  ................................ .......................  51 \nTable 24 HSE 4 -25 MHz oscillator characteristics(1)(2) ................................ ..........................  52 \nTable 25 LSE oscillator characteristics (f LSE = 32.768 kHz)(1) ................................ ...............  52 \nTable 26 HSI oscillator characteristics(1) ................................ ................................ ..............  53 \nTable 27 LSI o scillator characteristics(1) ................................ ................................ ..............  54 \nTable 28 Low -power mode wakeup timings  ................................ ................................ .........  54 \nTable 29 PLL characteristics  ................................ ................................ ................................ . 55 \nTable 30  Internal Flash memory characteristics  ................................ ................................ ... 55 \nTable 31 Internal Flash memory endurance and data retention  ................................ ...........  55 \nTable 32 Asynchronous multiplexed PSRAM/NOR read timings(1)(2) ................................ ..... 56 \nTable 33 Asynchronous multiplexed PSRAM/NOR write timings(1)(2) ................................ .... 57 \nTable 34  Synchronous multiplexed PSRAM/NOR read timings(1)(2) ................................ ....... 59 \nTable 35 Synchronous multiplexed PSRAM write timings(1)(2) ................................ ..............  60 \nTable 36 Switching characteristics for NAND Flash read and write cycles(1) .........................  62 \nTable 37 I/O static characteristics  ................................ ................................ .......................  63 \nTable 38 Output voltage characteristic s ................................ ................................ ...............  64 \nTable 39 Input AC characteristics ................................ ................................ .........................  65 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   8 / 87  \nTable 40 NRST pin characteristics  ................................ ................................ ........................  65 \nTable 41 TMRx(1) charact eristics ................................ ................................ ...........................  66 \nTable 42 I2C characteristics ................................ ................................ ................................ .. 66 \nTable 43  SCL frequency (f PCLK1 = 36 MHz, V DD = 3.3 V)(1)(2) ................................ .............  68 \nTable 44 SPI characteristics  ................................ ................................ ................................ . 68 \nTable 45 I2S characteristics  ................................ ................................ ................................ .. 70 \nTable 46 USB startup time  ................................ ................................ ................................ .... 72 \nTable 47 USB DC electrical characteristics  ................................ ................................ ...........  72 \nTable 48 USB full -speed electrical characteristics  ................................ ................................  72 \nTable 49 ADC characteristics  ................................ ................................ ................................  73 \nTable 50  RAIN max for f ADC = 14 MHz(1) ................................ ................................ ..................  74 \nTable 51 RAIN max for f ADC = 28 MHz(1) ................................ ................................ ..................  74 \nTable 52 ADC accuracy (V DDA = 3.0 to 3.6 V, V REF+ = V DDA, TA = 25 °C)(1)(2) ...........................  75 \nTable 53  ADC accuracy (V DDA = 2.6 to 3.6 V, T A = -40 to +85 °C)(1)(2) ................................ ... 75 \nTable 54 Temperature sensor characteristics  ................................ ................................ ....... 77 \nTable 55 ESD electricial parameter  ................................ ................................ .......................  78 \nTable 56 MSL summary  ................................ ................................ ................................ ........  79 \nTable 57 Bagged storage conditions  ................................ ................................ .....................  79 \nTable 58 Reflow profile conditions  ................................ ................................ .......................  80 \nTable 59 Package therm al characteristics  ................................ ................................ ............  87 \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   9 / 87  \nList of figures  \nFigure 1 V84XXX block diagram  ................................ ................................ ...........................  14 \nFigure 2 Clock tree  ................................ ................................ ................................ ...............  17 \nFigure 3 V8411S QFN48 pinout  ................................ ................................ ............................  26 \nFigure 4 V8410N/V8411N LQFP1 00 pinout  ................................ ................................ ..........  27 \nFigure 5 V8410C LQFP128 pinout  ................................ ................................ .........................  28 \nFigure 6 Memory map  ................................ ................................ ................................ ...........  36 \nFigure 7 Pin loading conditions  ................................ ................................ ............................  37 \nFigure 8 Pin input voltage  ................................ ................................ ................................ .... 37 \nFigure 9 Power supply scheme  ................................ ................................ .............................  38 \nFigure 10 Current consumption measurement scheme ................................ .........................  38 \nFigure 11 Power on reset/power down reset waveform  ................................ ......................  42 \nFigure 12  Typical current consumption in Stop mode vs. temperature at different V DD ........  47 \nFigure 13  Typical current consumption in Standby mode vs. temperature at different V DD... 47 \nFigure 14  Typical current consumption on V BAT with LSE and RTC on vs. temperature at \ndifferent V BAT ................................ ................................ ................................ ........................  48 \nFigure 15 High -speed external clock source AC timing diagram  ................................ ...........  50 \nFigure 16 Low-speed external clock source AC timing diagram  ................................ ............  51 \nFigure 17 Typical application with an 8 MHz crystal  ................................ .............................  52 \nFigure 18 Typical application with a 32.768 KHz crystal  ................................ ......................  53 \nFigure 19 HSI oscillator frequency accuracy vs. Temperature  ................................ ..............  53 \nFigure 20 Asynchronous multiplexed PSRAM/NOR read waveforms  ................................ .... 56 \nFigure 21 Asynchronous multiplexed PSRAM/NOR write waveforms  ................................ ... 57 \nFigure 22 Synchronous multiplexed PSRAM/NOR read timings  ................................ ............  58 \nFigure 23 Synchronous multiplexed PSRAM write timings ................................ ....................  60 \nFigure 24 NAND controller waveforms for read access  ................................ .........................  61 \nFigure 25 NAND controller waveforms for write access  ................................ .......................  61 \nFigure 26 NAND  controller  waveforms  for common  memory  read access  .............................  62 \nFigure 27 NAND  controller  waveforms  for common  memory  write  access  ............................  62 \nFigure 28 Recommended NRST pin protection  ................................ ................................ ...... 66 \nFigure 29 I2C bus AC waveforms and measurement circuit(1) ................................ ...............  67 \nFigure 30 SPI timing diagram - slave mode and CPHA = 0  ................................ ...................  69 \nFigure 31 SPI timing diagram - slave mode and CPHA = 1(1) ................................ ................  69 \nFigure 32 SPI timing diagram - master mode(1) ................................ ................................ ... 69 \nFigure 33 I2S slave timing diagram (Philips protocol)(1) ................................ .......................  71 \nFigure 34 I2S master timing diagram (Philips protocol)(1) ................................ ....................  71 \nFigure 35 USB timings: definition of data signal rise and fall time  ................................ ....... 72 \nFigure 36 ADC accuracy characteristics  ................................ ................................ ................  75 \nFigure 37 Typical connection diagram using the ADC  ................................ ...........................  76 \nFigure 38 Power supply and reference decoupling (V REF+ not connected to V DDA) ...............  76 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   10 / 87  \nFigure 39  VSENSE vs. temperature  ................................ ................................ ..........................  77 \nFigure 40  A typical lead -free reflow mode  ................................ ................................ ............  80 \nFigure 41 LQFP100 – 14 x 14 mm 100 pin low -profile quad flat package outline  .................  81 \nFigure 42 LQFP128 – 14 x 14 mm 128 pin low -profile quad flat package outline  .................  83 \nFigure 43 QFN 48 – 7 x 7 mm 48 pin low -profile quad flat package outline  ...........................  85 \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   11 / 87  \nRevision History  \nRevision  Date Description  \n1.0 Sep.10,2021  Initial Version  \n   \n   \n   \n   \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   12 / 87  \n Introduction  \nThis article gives the function information of the V84XXX series products.  \nThe introduction of the V84XXX series must be read together with the V84XXX series product manual \nand the V84XXX series reference manual. About internal flash storage Information about programming, \nerasing and protection of the device can also be obtained in  the V84XXX series reference manual. For \ninformation about the Cortex® -M4 core, please refer to The Cortex -M4 technical reference manual can \nbe downloaded from the ARM website: http://infocenter.arm.com  \n Descri ption  \nThe V84XXX incorporates the high -performance ARM® Cortex®-M4F 32 -bit RISC core operating at \n180MHZ. The Cortex®-M4F core features a Floating point unit (FPU) single precision which supports all \nARM single -precision data processing instructions and da ta type. It also implements a full set of DSP \ninstructions and a memory protection unit (MPU) which enhances application security.  \nThe V84XXX incorporates high -speed embedded memories (up to 1024 Kbytes  or 5120 Kbytes  of Flash \nmemory, 1024 Kbytes  or 640 Kbytes of SRAM), the extensive external SPI Flash (up to 16 Mbytes \naddressing capability), and enhanced I/Os and peripherals connected to two APB buses.  \nThe V84XXX offers one 12 -bit ADC , eight general -purpose 16 -bit timers plus two general - purpose 32 -\nbit timers, and up to two PWM timers for motor control, as well as standard and advanced \ncommunication interfaces, up to three I2Cs, four SPIs (all multiplexed as I2S), eight USART/UART, an \nUSB, and a CAN  \nThe V84XXX operates in the -40 to +85 ° C temperature ran ge, from a 2.6 to 3.6 V power supply. A \ncomprehensive set of power -saving mode allows the design of low -power application.  \n Device overview  \nThe V84XXX offers devices in four different package types: from 48 pins, 100  pins and 128pins. The \ndescription below gives an overview of the complete range of peripherals proposed in different devices.  \nTable 2 V84XXX series device function and configuration  \nPart Number  V8411S  V8410N  V8411N  V8410C  \nCPU frequency (MHz)  180 Int. Flash(1) \nZW (Kbytes )(2) 128 512 128 512 128 512 128 512 \nNZW ( Kbytes )(2) 896 512 896 512 4992 4608 896 512 \nTotal ( Kbytes ) 1024 1024 5120 1024 \nSRAM ( Kbytes )(2) 1024 640 1024 640 1024 640 1024 640 \nSPIM(3)  - - - 1 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   13 / 87  \nTimers  Advanced -control  2 \n32-bit general - purpose  2 \n16-bit general - purpose  8 \nBasic 2 \nSysTick  1 \nIWDG  1 \nWWDG  1 \nRTC 1 \nCommunication  I2C 1 3 \nSPI/I2S 3/3 4/4 \nUSART+UART  2+3 4+4 \nUSB Device  1 1 \nCAN 0 1 \nAnalog  12-bit ADC numbers/channels  1/16 \nGPIOs  42 80 \nXMC 1 \nOperating temperatures  -40 to +8 5 ° C \nPackages  QFN48  \n7 x 7 mm  LQFP100  \n14 x 14 mm  LQFP100  \n14 x 14 mm  LQFP128  \n14 x 14 mm  \n(1) ZW = zero wait -state, up to  SYSCLK 180MHZ NZW = non -zero wait-state \n(2) Support the allocation of flash memory and SRAM by selecting byte  settings.  \n(3) SPIM = External  SPI Flash memory  extension  (for both program  execution  and data storage)  with \nencryption  capability.  \n Overview  \nThe ARM Cortex®-M4F with FPU processor is the latest generation of ARM processors for embedded \nsystems. It was developed to provide a low -cost platform th at meets the needs of MCU \nimplementation, with a reduced pin count and low -power consumption, while delivering outstanding \ncomputational performance and an advanced response to interrupts.  \n ARM® Cortex® -M4F with FPU core and DSP \ninstruction  set \nThe ARM Cort ex®-M4F with FPU 32 -bit RISC processor features exceptional code efficiency, delivering \nthe high -performance expected from an ARM core in the memory size usually associated with 8 - and \n16-bit devices. The processor supports a set of DSP instructions which allow efficient signal processing \nand complex algorithm execution. Its single precision FPU (floating point unit) speeds up software \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   14 / 87  \ndevelopment by using metalanguage development tools, while avoiding saturation.  \nWith its embedded ARM core, the V84XXX is c ompatible with all ARM tools and software.  \nFigure 1 shows the general block diagram of the V84XXX.  \nNote: Cortex®-M4F with FPU is binary compatible with  Cortex®-M3. \nFigure 1 V84XXX block diagram  \n \n Memo ry protection unit  (MPU)  \nThe memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task \nto accidentally corrupt the memory or resources used by any other active task. This memory area is \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   15 / 87  \norganized into up to 8 protected a reas that can in turn be divided up into 8 subareas. The protection \narea sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.  \nThe MPU is especially helpful for applications where some critical or certified code has to be protected \nagainst the misbehavior of other tasks. It is usually managed by an RTOS (real -time operating \nsystem). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect \nit and take action. In an RTOS environment, the kernel can dynam ically update the MPU area setting, \nbased on the process to be executed.  \nThe MPU is optional and can be bypassed for applications that do not need it.  \n Flash memory  \nUp to 1024 Kbytes  or 5120 Kbytes of  embedded Flash is available for storing programs and dat a. \nThe V8410C provides extra interface called SPIM (SPI memory), which interfaces the external SPI \nFlash memory storing programs and data. With maximum 16 M bytes addressing capability, SPIM can \nbe used as an extensive Flash memory Bank 3.  \n Cyclic redundancy  check (CRC) calculation  unit \nThe CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32 - bit data word \nand a fixed generator polynomial  among other applications, CRC -based techniques are used to verify \ndata transmission or stor age integrity. In the scope of the EN/IEC 60335 -1 standard, they offer a \nmeans of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of \nthe software during runtime, to be compared with a reference signature generated a t link time and \nstored at a given memory location.  \n Embedded  SRAM  \nUp to 1024 Kbytes  or 640 Kbytes  of embedded SRAM accessed (read/write) at CPU clock speed with 0 \nwait states.  \n External memory controller  (XMC)  \nThe XMC is embedded in the V84XXX. It has two Ch ip Select outputs supporting the following modes: \nmultiplexed PSRAM/NOR and 16/8 -bit NAND memory.  \nFunction overview:  \n\uf06c Write  FIFO \n\uf06c Code execution from external memory of the multiplexed  PSRAM/NOR  \n LCD parallel  interface  \nThe XMC can be configured to interface s eamlessly with most graphic LCD controllers. It supports the \nIntel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This \nLCD parallel interface capability makes it easy to build cost -effective graphic applications u sing LCD \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   16 / 87  \nmodules with embedded controllers or high -performance solutions using external controllers with \ndedicated acceleration.  \n Nested vectored interrupt controller  (NVIC)  \nThe V84XXX embed a nested vectored interrupt controller able to manage 16 priority levels and handle \nup to 66 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M4 with FPU.  \n\uf06c Closely coupled NVIC gives low -latency interrupt  processing  \n\uf06c Interrupt entry vector table address passed directly to the  core \n\uf06c Closely coupled NVIC  core interface  \n\uf06c Allows early processing of  interrupts  \n\uf06c Processing of late arriving higher priority  interrupts  \n\uf06c Support for  tail-chaining  \n\uf06c Processor state automatically  saved  \n\uf06c Interrupt entry restored on interrupt exit with no instruction  overhead  \nThis hardware  block provides flexible interrupt management features with minimal interrupt latency.  \n External interrupt/event controller (EXTI)  \nThe external interrupt/event controller consists of 19 edge detector lines used to generate \ninterrupt/event requests. Each lin e can be independently configured to select the trigger event (rising \nedge, falling edge, both) and can be masked independently. A pending register maintains the status of \nthe interrupt requests. The EXTI can detect an external line with a pulse width shor ter than the \nInternal APB2 clock period. Up to 80 GPIOs can be connected to the 16 external interrupt lines.  \n Clocks and startup  \nSystem clock selection is performed on startup, however the internal RC 48 MHz oscillator (HSI) \nthrough a divided -by-6 divider ( 8 MHz) is selected as default CPU clock on reset. An external 4 to 25 \nMHz clock (HSE) can be selected, in which case it is monitored for failure. If failure is detected, the \nsystem automatically switches back to the internal RC oscillator. A software inter rupt is generated. \nSimilarly, full interrupt management of the PLL clock entry is available when necessary (for example \nwith failure of an indirectly used external oscillator).  \nMultiple  prescalers allow the configuration of the AHB and the APB (APB1 and AP B2) frequency. The \nmaximum frequency of the AHB domain is 180MHZ. The maximum allowed  frequency of the APB domains \nare 90 MHz See Figure 2 for details on the clock tree.  \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   17 / 87  \nFigure 2 Clock tree  \n \n(1) W hen using USB function and its clock source is from PLL, CPU frequency must be 48 MHz, 72 MHz, \n96 MHz, 120 MHz, 144 MHz, or 168 MHz;  \n Boot modes  \nAt startup, boot pins are used to select one of three boot options:  \n\uf06c Boot from user Flash. By default, boot from Flash memory bank 1 is selected. User can choose to \nboot from Flash memory bank 2 by setting a bit in the option  bytes.  \n\uf06c Boot from system  memory  \n\uf06c Boot from embedded SRAM  \nThe bootloader is stored in system memory. The flash memory can be reprogrammed via USAR T1, \nUSART2, or USB . Table 3 provides the supporting interfaces of the bootloader to different V84XXX part \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   18 / 87  \nnumbers and pin configurations.  \nTable 3 The bootloader supporting part numbers and p in configurations  \nInterface  Pin \nUSART1  PA9: USART1_TX PA10: USART1_RX  \nUSART2  PD5: USART2_TX (remapped) PD6: USART2_RX (remapped)  \nUSB PA11:  USB_DM  \nPA12:  USB_DP  \n Power supply schemes  \n\uf06c VDD = 2.6～3.6 V: external  power  supply  for I/Os and the internal  regulator  provided externally \nthrough V DD pins. \n\uf06c VDDA = 2.6～3.6 V: external  analog  power  supplies  for ADC. VDDA and VSSA must be connected to V DD \nand V SS, respectively.  \n\uf06c VBAT = 1.8～3.6 V: power supply f or RTC, external clock 32 KHz oscillator and  backup registers \n(through power switch) when V DD is not  present.  \nFor more detail on how to connect power pins, refer to Figure 9 . \n Power supply supervisor  \nThe device has an integra ted power -on reset (POR)/power -down reset (PDR) circuitry. It is always \nactive, and ensures proper operation starting from/down to 2.6 V. The device remains in reset mode \nwhen V DD is below a specified threshold, V POR/PDR , without the need for an external r eset circuit.  \nThe device features an embedded programmable voltage detector (PVD) that monitors the V DD power \nsupply and compares it to the V PVD threshold. An interrupt can be generated when VDD drops below \nthe V PVD threshold and/or when V DD is higher than  the V PVD threshold. The interrupt service routine \ncan then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by \nsoftware. Refer to Table 13 for the characteristic values of V POR/PDR and V PVD. \n Voltage  regulator  \nThe regulator has three operation modes: main (MR), low -power (LPR), and power down.  \n\uf06c Main mode (MR) is used in the nominal regulation mode (Run) and in the Stop  mode  \n\uf06c Low-power mode (LPR) can be used in the Stop  mode  \n\uf06c Power down mode is used in Standby mode: the regulator output is in high  impedance and the kernel \ncircuitry is powered down, inducing zero consumption of the regulator (but the contents of the \nregisters and SRAM are  lost) \nThis regulator is always enabled after reset. It is d isabled in Standby mode.  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   19 / 87  \n Low-power  modes  \nThe V84XXX supports three low -power modes to achieve the best compromise between low - power \nconsumption, short startup time and available wakeup sources:  \n\uf06c Sleep  mode  \nIn Sleep mode, only the CPU is stopped. All periph erals continue to operate and can wake up the CPU \nwhen an interrupt/event occurs.  \n\uf06c Stop mode  \nStop mode achieves the lowest power consumption while retaining the content of SRAM and registers. \nAll clocks in the 1.2 V domain are stopped, the PLL, the HSI RC a nd the HSE crystal oscillators are \ndisabled. The voltage regulator is put in normal mode.  \nThe device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one \nof the 16 external lines, the PVD output, the RTC alarm, or the USB  wakeup.  \n\uf06c Standby  mode  \nThe Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is \nswitched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal \noscillators are also switched off . After entering Standby mode, SRAM and register contents are lost \nexcept for registers in the Backup domain and Standby  circuitry.  \nThe device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on \nthe WKUP pin, or an RTC ala rm occurs.  \nNote:  he RTC, the IWDG,  and   the  corresponding   clock sources  are  not stopped   by entering  Stop  or \nStandby  mode.  \n Direct Memory Access Controller  (DMA)  \nThe flexible 14 -channel general -purpose DMAs (7 channels for DMA1 and 7 channels for DMA2)  are \nable to manage memory -to-memory, peripheral -to-memory, and memory -to- peripheral transfers. The \ntwo DMA controllers support circular buffer management, removing the need for user code intervention \nwhen the controller reaches the end of the buffer.  \nEach channel is connected to dedicated hardware DMA requests, with support for software trigger on \neach channel. Configuration is made by software and transfer sizes between source and destination are \nindependent.  \nThe DMA can be used with the main peripherals : SPI, I2C, USART, general -purpose, basic, and \nadvanced -control timers TMRx, I2S, and ADC.  \n Real-time clock (RTC) and backup  registers  \nThe RTC and the backup registers are supplied with V DD. The backup registers are sixty - four 16 -bit \nregisters used to stor e 128 bytes of user application data. They are not reset by a system or power \nreset, and they are not reset when the device wakes up from the Standby mode.  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   20 / 87  \nThe real -time clock provides a set of continuously running counters which can be used with suitable \nsoftware to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. \nIt is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low - power RC \noscillator, or the high -speed external clock divide d by 128. The internal low -speed RC has a typical \nfrequency of 40 kHz. The RTC can be calibrated using a divied -by-64 output of TAMPER pin to \ncompensate for any natural quartz deviation. The RTC features a 32 -bit programmable counter for long \nterm measurem ent using the Compare register to generate an alarm. A 20 -bit prescaler is used for the \ntime base clock and is by default configured to generate a time base of 1 second from a clock at \n32.768 kHz.  \n Timers and watchdogs  \nThe V84XXX devices include up to 2 adv anced -control timers, up to 10 general -purpose timers, 2 basic \ntimers, 2 watchdog timers, and a SysTick timer.  \nThe table below compares the features of the advanced -control, general -purpose, and basic timers.  \nTable 4 Timer feature c omparison  \nTimer  Counter \nresolution  Counter \ntype Prescaler \nfactor  DMA request \ngeneration  Capture/compare \nchannels  Complementary \noutputs  \nTMR1, \nTMR8  16-bit Up, down, \nup/down  Any integer \nbetween  1 \nand 65536   \nYes 4 Yes \nTMR2, \nTMR5  32-bit  \nUp, down, \nup/down  Any integer \nbetween  1 \nand 65536   \nYes 4 No \nTMR3, \nTMR4  16-bit  \nUp, down, \nup/down  Any integer \nbetween  1 \nand 65536   \nYes 4 No \nTMR9, \nTMR12  16-bit Up Any integer \nbetween  1 \nand 65536  No 2 No \nTMR10, \nTMR11, \nTMR13, \nTMR14  16-bit Up Any integer \nbetween  1 \nand 65536  No 1 No \nTMR6, \nTMR7  16-bit Up Any integer \nbetween  1 \nand 65536  Yes 0 No \nAdvanced -control timers (TMR1 and TMR8)  \nThe two advanced -control timers (TMR1 and TMR8) can each be seen a three -phase  \nPWM multiplexed on 6 channels. They have complementary PWM outputs wi th programmable inserted \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   21 / 87  \ndead-times. They can also be seen as a complete general - purpose timer. The 4 independent channels \ncan be used for:  \n\uf06c Input  capture  \n\uf06c Output  compare  \n\uf06c PWM generation (edge or center -aligned  modes)  \n\uf06c One-pulse mode  output  \nIf configured as a  standard 16 -bit timer, it has the same features as the TMRx timer. If configured as \nthe 16 -bit PWM generator, it has full modulation capability (0 -100%).  \nIn debug mode, the advanced -control timer counter can be frozen and the PWM outputs disabled to \nturn off any power switch driven by these outputs.  \nMany features are shared with those of the general -purpose TMR timers which have the same \narchitecture. The advanced -control timer can therefore work together with the TMR timers via the link \nfeature for synchr onization or event chaining.  \nGeneral -purpose timers (TMRx)  \nThere are 10 synchronizable general -purpose timers embedded in the V84XXX.  \n\uf06c TMR2, TMR3, TMR4, and  TMR5  \nThe V84XXX has 4 full - featured general -purpose timers: TMR2, TMR3, TMR4, and TMR5.The TMR2 and  \nTMR5 timers are based on a 32 -bit auto -reload up/down counter and a 16 -bit prescaler. The TMR3 and \nTMR4 timers are based on a 16 -bit auto -reload up/down counter and a 16 -bit prescaler. They all \nfeature four independent channels for input capture/output co mpare, PWM or one -pulse mode output. \nThis gives up to 16 input capture/output compare/PWMs.  \nThe TMR2, TMR3, TMR4, and TMR5 general -purpose timers can work together, or with the other \ngeneral -purpose timers and the advanced -control timers via the link featu re for synchronization or \nevent chaining. In debug mode, their counter can be frozen. Any of these general -purpose timers can \nbe used to generate PWM outputs.  \nThe TMR2, TMR3, TMR4, and TMR5 are capable of handling quadrature (incremental) encoder signals \nand the digital outputs from 1 to 3 hall -effect sensors.  \n\uf06c TMR9 and  TMR12  \nTMR9 and TMR12 are based on a 16 -bit auto -reload up -counter, a 16 -bit prescaler, and two \nindependent channels for input capture/output compare, PWM, or one -pulse mode output. They can b e \nsynchronized with the TMR2, TMR3, TMR4, and TMR5 full -featured general -purpose timers. They can \nalso be used as simple time bases.  \n\uf06c TMR10, TMR11, TMR13, and  TMR14  \nThese timers are based on a 16 -bit auto -reload up -counter, a 16 -bit prescaler, and one indep endent \nchannels for input capture/output compare, PWM, or one -pulse mode output.  \nThey can be synchronized with the TMR2, TMR3, TMR4, and TMR5 full -featured  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   22 / 87  \ngeneral - purpose timers. They can also be used as simple time bases.  \nBasic timers (TMR6 and TMR7)  \nThese two timers can be used as a generic 16 -bit time base.  \nIndependent watchdog (IWDG)  \nThe independent watchdog is based on a 12 -bit down -counter and 8 -bit prescaler. It is clocked from an \nindependent 40 kHz internal RC and as it operates independently from  the main clock, it can operate in \nStop and Standby modes. It can be used either as a watchdog to reset the device when a problem \noccurs, or as a free running timer for application timeout management. It is hardware or software \nconfigurable through the opt ion bytes. The counter can be frozen in debug mode.  \nWindow watchdog (WWDG)  \nThe window watchdog is based on a 7 -bit down -counter that can be set as free running. It can be used \nas a watchdog to reset the device when a problem occurs. It is clocked from  the main clock. It has an \nearly warning interrupt capability and the counter can be frozen in debug  mode.  \nSysTick timer  \nThis timer is dedicated to real -time operating systems, but could also be used as a standard down \ncounter. It features:  \n\uf06c A 24-bit down  counte r \n\uf06c Auto-reload  capability  \n\uf06c Mask-able system interrupt generation when the counter reaches  0 \n\uf06c Programmable clock  source  \n Inter -integrated -circuit interface  (I2C) \nUp to 3 I2C bus interfaces can operate in multi -master and slave modes. They can support standard \nand fast modes.  \nThey support 7/10 -bit addressing mode and 7 -bit dual addressing mode (as slave). A hardware CRC \ngeneration/verification is included.  \nThey can be served by DMA and they support SMBus 2.0/PMBus.  \n Universal synchronous/asynchronous receiver \ntransmitters (USART)  \nThe V84XXX embeds 4 universal synchronous/asynchronous receiver transmitters (USART1, USART2, \nUSART3, and USART6) and 4 universal asynchronous receiver transmitters (UART4, UART5, UART7, \nand UART8).  \nThese eight interfaces provide asynchron ous communication, IrDA SIR ENDEC support, multiprocessor \ncommunication mode, single -wire half -duplex communication mode, and have LIN Master/Slave \ncapability.  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   23 / 87  \nThese eight interfaces are able to communicate at speeds of up to 5.625 Mbit/s.  \nUSART1, USART2, and USART3 provide hardware management of the CTS and RTS signals. USART1, \nUSART2, USART3, and USART6 also provide Smart Card mode (ISO7816 compliant) and SPI -like \ncommunication capability. All interfaces can be served by the DMA controller.  \nTable 5 USART/UART feature comparison  \nUSART/UART name  USART1  USART2  USART3  UART4  UART5  USART6  UART7  UART8  \nHardware flow control for \nmodem  Yes Yes Yes - - - - - \nContinuous communication \nusing DMA  Yes Yes Yes Yes Yes Yes Yes Yes \nMultiprocessor c ommunication  Yes Yes Yes Yes Yes Yes Yes Yes \nSynchronous mode  Yes Yes Yes - - Yes - - \nSmartcard mode  Yes Yes Yes - - Yes - - \nSingle -wire half -duplex \ncommunication  Yes Yes Yes Yes Yes Yes Yes Yes \nIrDA SIR ENDEC block  Yes Yes Yes Yes Yes Yes Yes Yes \nLIN mode  Yes Yes Yes Yes Yes Yes Yes Yes \n Serial peripheral interface  (SPI)  \nUp to four SPIs are able to communicate up to 36 Mbits/s in slave and master modes in full - duplex \nand simplex communication modes. The 3 -bit prescaler gives 8 master mode frequencies  and the \nframe is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD \nCard/MMC/SDHC modes.  \nAll SPIs can be served by the DMA controller.  \n Inter -integrated sound interface (I2S) \nFour standard I2S interfaces (multiple xed with SPI) are available, that can be operated in master or \nslave mode in half -duplex mode. These interfaces can be configured to operate with 16/32 bit \nresolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are \nsupported. When any of the I2S interfaces is/are configured in master mode, the master clock can be \noutput to the external CODEC at 256 times the sampling frequency.  \n Controller area network  (CAN)  \nTwo CANs are compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can \nreceive and transmit standard frames with 11 -bit identifiers as well as extended frames with 29 -bit \nidentifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter \nbanks.  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   24 / 87  \n Universal  serial bus  (USB)  \nV84XXX embeds a USB device peripheral compatible with the USB full -speed 12 Mbit/s. The USB \ninterface implements a full -speed (12 Mbit/s) function interface. It has software - configurable endpoint \nsetting and suspend/resume support. The d edicated 48 MHz clock is generated from the internal main \nPLL. \n General -purpose inputs/outputs  (GPIO)  \nEach of the GPIO pins can be configured by software as output (push -pull or open -drain), as  input \n(with or without pull -up or pull -down), or as peripheral alternate function. Most of the GPIO pins are \nshared with digital or analog alternate functions. All GPIOs are high current - capable.  \nThe I/Os alternate function configuration can be locked, if needed, in order to avoid spurious writing to \nthe I/Os registe rs by following a specific sequence.  \n Remap  capability  \nThis feature allows the use of a maximum number of peripherals in a given application. Indeed, \nalternate functions are available not only on the default pins but also on other specific pins onto which \nthey are remappable. This has the advantage of making board design and port usage much more \nflexible.  \nFor details refer to Table 6 ; it shows the list of remappable alternate functions and the pins onto which \nthey can be remap ped. See the V84XXX reference manual for software considerations.  \n Analog to digital converter  (ADC)  \nThree 12 -bit analog -to-digital converters are embedded into V84XXX devices and they share up to 16 \nexternal channels, performing conversions in single -shot or scan modes. In scan mode, automatic \nconversion is performed on a selected group of analog inputs.  \nThe ADC can be served by the DMA controller.  \nAn analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all \nselecte d channels. An interrupt is generated when the converted voltage is outside the programmed \nthresholds.  \nThe events generated by the general -purpose timers (TMRx) and the advanced -control timers (TMR1 \nand TMR8) can be internally connected to the ADC start tr igger and injection trigger, respectively, to \nallow the application to synchronize A/D conversion and timers.  \n Temperature  sensor  \nThe temperature sensor has to generate a voltage that varies linearly with temperature. The \nconversion range is between 2.6 V ≤ V DDA ≤ 3.6 V. The temperature sensor is internally connected to \nthe ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   25 / 87  \n Serial wire JTAG debug port (SWJ -DP) \nThe ARM SWJ -DP Interface is embedded, and is a combined JTAG and serial wire debug port that \nenables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and \nTCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is \nused to switch between JTAG -DP and SW -DP. \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   26 / 87  \n Pinouts and pin  descriptions  \nFigure 3 V8411S QFN48 pinout  \nGND\n47\n4844\n45\n4641\n42\n4338\n39\n4037\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\nPA7/SPI1_MOSIPB0PB1PB2/BOOT 1PE7/UART7_RXPE8/UART 7_TXVDD_2\nPA6/SPI1_MISO\nPA3/UART 2_RXPA4/SPI1_NSSVDD_1\nSPI4_MOSISPI4_MISO\nVDDANRSTOSC_IN\nPA2/UART 2_TXPE2/SPI4_SCK\nOSC_OUT\nPA0/WKUP 1PB9/UART 5_TXPB8/UART 5_RXBOOT 0PB7/I2C1_SDAPB6/I2C1_SCLPB5PB4/UART 7_TXPB3/UART 7_RXPA15PB12/SPI2_NSSPB14/SPI2_MISOPB15/SPI2_MOSIPD8/UART 3_TXPD9/UART 3_RXPC6/UART 6_TXPC7/UART 6_RXPA8PA9/USART1_TXPA10/USART1_RX\nPA13/JTMS -SWDIO\nPB13/SPI2_SCK\nPA14/SWCLK\nSPI4_NSS\nPA1/WKUP 2PA5/SPI1_SCKUSB_DMUSB_DP\nPE0\n1\n2\n3\n5\n6\n7\n8\n9\n10\n11\n124\n \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   27 / 87  \nFigure 4 V8410N/V8411N LQFP100 pinout  \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   28 / 87  \nFigure 5 V8410C LQFP128 pinout  \n \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   29 / 87  \nThe following table is the pin definition of V84XXX series. The multiplexing functions are arranged in \norder of priority. The basic principle is that  the analog signal is higher than the digital signal, and the \noutput digital signal is higher than the input digital signal.  \nTable 6 V84XXX series pin definitions  \nPin number  \nPin \nname  \nType（1） \nIO lever（2） \nMain \nfunction\n（3） Alternate functions（4） V8410N/ \nV8411N  \nV8410C  \nV8411S  \nDefault Remap  Default Remap  \n- 1  NC not connected  \n1 2 2 PE2 I/O FT PE2 SPI4_SCK(7)/ \nI2S4_CK(7)/ \nXMC_A23/ TRACECK  - \n2 3  PE3 I/O FT PE3 XMC_A19/ TRACED0  - \n3 4 3 PE4 I/O FT PE4 SPI4_NSS(7)/ \nI2S4_WS(7)/ \nXMC_A20/ TRACED1  - \n4 5 4 PE5 I/O FT PE5 SPI4_MISO(7)/ \nXMC_A21/ TRACED2  TMR9_CH1  \n5 6 5 PE6 I/O FT PE6 SPI4_MOSI(7)/ \nI2S4_SD(7)/ \nXMC_A22/ TRACED3  TMR9_CH2  \n- 7  NC not connected  \n6 8  VBAT  S - VBAT  - - \n7 9  TAMPER -\nRTC/ \nPC13（5） I/O TC PC13（6） TAMPER -RTC - \n8 10  OSC32_I\nN/ \nPC14(5) I/O TC PC14(6) OSC32_IN  - \n9 11  OSC32_O\nUT/ \nPC15(5) I/O TC PC15 OSC32_OUT  - \n- 12  NC not connected  \n10 13  VSS_5  S - VSS_5  - - \n11 14  VDD_5  S - VDD_5  - - \n12 15 6 OSC_IN  I/O TC OSC_IN  - - \n13 16 7 OSC_OUT  I/O TC OSC_OUT  - - \n14 17 8 NRST  I/O - NRST  - - \n- 18  NC not connected  \n15 19  PC0/ \nWKUP3  I/O FTa PC0 ADC1_IN10 / WKUP3  - \n16 20  PC1 I/O FTa PC1 ADC1_IN11  - \n- 21  NC not connected  \n17 22  PC2 I/O FTa PC2 ADC1_IN12  UART8_TX / \nXMC_NWE  \n18 23  PC3 I/O FTa PC3 ADC1_IN13 / \nXMC_A0  UART8_RX  \n19 24  VSSA  S - VSSA  - - \n- 25  NC not connected  \n20 26  VREF- S - VREF- - - \n21 27  VREF+  S - VREF+  - - \n22 28 9 VDDA  S - VDDA  - - \n23 29 10 PA0 / \nWKUP1  I/O TC PA0 ADC1_IN0 /  WKUP1/ \nUSART2_CTS(7)/ \nTMR2_CH1(7) / \nTMR2_ETR(7)/ UART4_TX  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   30 / 87  \nTMR5_CH1 / \nTMR8_ETR  \n24 30 11 PA1 / \nWKUP2  I/O FTa PA1 ADC1_IN1 /  WKUP2/ \nUSART2_RTS(7)/ \nTMR2_CH2(7) / \nTMR5_CH2  UART4_RX  \n25 31 12 PA2 I/O FTa PA2 ADC1_IN2 / \nUSART2_TX(7)/ \nTMR2_CH3(7) / \nTMR5_CH3/ \nTMR9_CH1(7) XMC_D4  \n- 32  NC not connecte d \n- 33  SPIM_IO0  I/O TC SPIM_IO0  - - \n26 34 13 PA3 I/O FTa PA3 ADC1_IN3 / \nUSART2_RX(7)/ \nTMR2_CH4(7) / \nTMR5_CH4/ \nTMR9_CH2(7) I2S2_MCK / XMC_D5  \n27 35  VSS_4  S - VSS_4  - - \n28 36  VDD_4  S - VDD_4  - - \n- 37  SPIM_SC\nK O TC SPIM_SC\nK - - \n29 38 14 PA4 I/O FTa PA4 ADC1_IN4 / \nUSART2_CK(7)/ \nSPI1_NSS(7) / \nI2S1_WS(7) USART6_TX \n/SPI3_NSS / I2S3_WS \n/XMC_D6  \n30 39 15 PA5 I/O FTa PA5 ADC1_IN5 \n/SPI1_SCK(7)/ \nI2S1_CK(7) USART6_RX /XMC_D7  \n31 40 16 PA6 I/O FTa PA6 ADC1_IN6 / \nSPI1_MISO(7)/ \nTMR3_CH1(7) / \nTMR8_BKIN/ \nTMR13_CH1  I2S2_MCK / \nTMR1_BKIN  \n- 41  SPIM_IO3  I/O TC SPIM_IO3  - - \n32 42 17 PA7 I/O FTa PA7 ADC1_IN7/ \nSPI1_MOSI(7) / \nI2S1_SD(7)/ \nTMR3_CH2(7) / \nTMR8_CH1N/ \nTMR14_CH1  TMR1_CH1N  \n33 43  PC4/ \nWKUP4  I/O FTa PC4 ADC1_IN14/ WKUP4/ \nXMC_NE4  - \n34 44  PC5 I/O FTa PC5 ADC1_IN15  XMC_NOE  \n35 45 18 PB0 I/O FTa PB0 ADC1_IN8/ \nI2S1_MCK(7)/ \nTMR3_CH3(7)/ \nTMR8_CH2N  TMR1_CH2N  \n- 46  NC not connected  \n36 47 19 PB1 I/O FTa PB1 ADC1_IN9 \n/TMR3_CH4(7)/ \nTMR8_CH3N  TMR1_CH3N  \n37 48 20 PB2 I/O FT PB2 / \nBOOT1  - - \n38 49 21 PE7 I/O FT PE7 UART7_RX(7)/ \nXMC_D4(7) TMR1_ETR  \n39 50 22 PE8 I/O FT PE8 UART7_TX(7)/ \nXMC_D5(7) TMR1_CH1N  \n40 51  PE9 I/O FT PE9 XMC_D6(7) TMR1_CH1  \n- 52  NC not connected  \n41 53  PE10 I/O FT PE10 XMC_D7(7) TMR1_CH2N  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   31 / 87  \n42 54  PE11 I/O FT PE11 XMC_D8  SPI4_SCK/ I2S4_CK/ \nTMR1_CH2  \n43 55  PE12 I/O FT PE12 XMC_D9  SPI4_NSS / I2S4_WS/  \nTMR1_CH3N  \n- 56  NC not connected  \n44 57  PE13 I/O FT PE13 XMC_D10  SPI4_MISO / \nTMR1_CH3  \n45 58  PE14 I/O FT PE14 XMC_D11  SPI4_MOSI / \nI2S4_SD/ TMR1_CH4  \n46 59  PE15 I/O FT PE15 XMC_D12  TMR1_BKIN  \n47 60  PB10 I/O FT PB10 USART3_TX(7) / \nI2C2_SCL  I2S3_MCK / \nTMR2_CH3  \n48 61  PB11 I/O FT PB11 USART3_RX(7) / \nI2C2_SDA  TMR2_CH4  \n49 62  VSS_1  S - VSS_1  - - \n50 63 1 VDD_1  S - VDD_1  - - \n- 64  NC not connected  \n- 65  NC not connected  \n51 66 24 PB12 I/O FT PB12 USART3_CK(7) / \nI2C2_SMBA/ \nSPI2_NSS / \nI2S2_WS/ \nTMR1_BKIN(7) XMC_D13  \n52 67 25 PB13 I/O FT PB13 USART3_CTS(7)/SPI2\n_SCK / I2S2_CK/ \nTMR1_CH1N(7) - \n53 68 26 PB14 I/O FT PB14 USART3_RTS(7)/ \nSPI2_MISO/ \nTMR1_CH2N(7)/ \nTMR12_CH1  XMC_D0  \n- 69  NC  not connected  \n54 70 27 PB15 I/O FT PB15 SPI2_MOSI/ \nI2S2_SD/ \nTMR1_CH3N(7)/ \nTMR12_CH2  - \n55 71 28 PD8 I/O FT PD8 XMC_D13(7) USART3_TX  \n56 72 29 PD9 I/O FT PD9 XMC_D14  USART3_RX  \n- 73  NC not connected  \n57 74  PD10  I/O FT PD10  XMC_D15  USART3_CK  \n58 75  PD11  I/O FT PD11  XMC_A16  USART3_CTS  \n59 76  PD12  I/O FT PD12  XMC_A17  USART3_RTS/ \nTMR4_CH1  \n60 77  PD13  I/O FT PD13  XMC_A18  TMR4_CH2  \n- 78  NC not connected  \n61 79  PD14  I/O FT PD14  XMC_D0(7) TMR4_CH3  \n62 80  PD15  I/O FT PD15  XMC_D1(7) TMR4_CH4  \n63 81 30 PC6 I/O FT PC6 USART6_TX(7) / \nI2S2_MC K(7)/ \nTMR8_CH1  XMC_D1 / TMR3_CH1  \n64 82 31 PC7 I/O FT PC7 USART6_RX(7)/ \nI2S3_MCK(7)/ \nTMR8_CH2  TMR3_CH2  \n65 83  PC8 I/O FT PC8 USART6_CK / \nI2S4_MCK(7)/ \nTMR8_CH3  TMR3_CH3  \n- 84  NC not connected  \n66 85  PC9 I/O FT PC9 I2C3_SDA(7) / \nTMR8_CH4  TMR3_CH4  \n67 86 32 PA8 I/O FT PA8 CLKOUT / \nUSART1_CK/ \nI2C3_SCL / - \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   32 / 87  \nUSB_SOF/ \nTMR1_CH1(7) \n68 87 33 PA9 I/O FT PA9 USART1_TX(7) / \nI2C3_SMBA/ \nTMR1_CH2(7) - \n- 88  NC not connected  \n69 89 34 PA10 I/O FT PA10 USART1_RX(7) / \nTMR1_CH3(7) I2S4_MCK  \n70 90 35 PA11 I/O TC PA11 USB_DM  / \nUSART1_CTS/ \nCAN1_RX(7)/ \nTMR1_CH4(7) - \n71 91 36 PA12 I/O TC PA12 USB_DP / \nUSART1_RTS/ \nCAN1_TX(7) / \nTMR1_ETR(7) - \n72 92 37 PA13 I/O FT JTMS-\nSWDIO  - PA13 \n73 93  NC not connected  \n74 94  VSS_2  S - VSS_2  - - \n75 95 23 VDD_2  S - VDD_2  - - \n- 96  NC not con nected  \n- 97  NC not connected  \n76 98 38 PA14 I/O FT JTCK-\nSWCLK  - PA14 \n77 99 39 PA15 I/O FT JTDI SPI3_NSS(7) / \nI2S3_WS(7) PA15/ SPI1_NSS / \nI2S1_WS/ TMR2_CH1/ \nTMR2_ETR  \n78 100  PC10 I/O FT PC10 UART4_TX(7) USART3_TX/SPI3_SCK\n/ I2S3_CK  \n79 101  PC11 I/O FT PC11 UART4_RX(7) USART3_RX / \nSPI3_MISO/ XMC_D2  \n- 102  NC not connected  \n80 103  PC12 I/O FT PC12 UART5_TX(7) USART3_CK/SPI3_MO\nSI/ I2S3_SD/ XMC_D3  \n81 104  PD0 I/O FT PD0 XMC_D2(7) CAN1_RX  \n82 105  PD1 I/O FT PD1 XMC_D3(7) CAN1_TX  \n83 106  PD2 I/O FT PD2 UART5_RX(7) / \nTMR3_ETR  XMC_NWE  \n- 107  NC not connected  \n84 108  PD3 I/O FT PD3 XMC_CLK  USART2_CTS  \n85 109  PD4 I/O FT PD4 XMC_NOE(7) USART2_RTS  \n86 110  PD5 I/O FT PD5 XMC_NWE(7) USART2_TX  \n- 111  NC not connected  \n87 112  PD6 I/O FT PD6 XMC_NWAIT  USART2_RX  \n88 113  PD7 I/O FT PD7 XMC_NE1 / \nXMC_NCE2  USART2_CK  \n89 114 40 PB3 I/O FT JTDO  SPI3_SCK(7) / \nI2S3_CK(7) PB3/ UART7_RX/ \nSPI1_SCK/ I2S1_CK/ \nTRACESWO/ \nTMR2_CH2  \n90 115 41 PB4 I/O FT NJTRST  SPI3_MISO(7) PB4/ SPI1_MISO / \nI2C3_SDA/ \nUART7_TX/ TMR3_CH1  \n- 116  SPIM_NS\nS O TC SPIM_NS\nS - - \n91 117 42 PB5 I/O FT PB5 SPI3_MOSI(7) / \nI2S3_SD(7)/ \nI2C1_SMBA(7) SPI1_MOSI / \nI2S1_SD/ TMR3_CH2  \n92 118 43 PB6 I/O FT PB6 I2C1_SCL(7) / \nTMR4_CH1(7) USART1_TX/ \nI2S1_MCK/ SPI4_NSS/ \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   33 / 87  \nI2S4_WS  \n93 119 44 PB7 I/O FT PB7 I2C1_SDA(7) / \nXMC_NADV \n/TMR4_CH2(7) USART1_RX/ \nSPI4_SCK/ I2S4_CK  \n- 120  SPIM_IO1  I/O TC SPIM_IO1  - - \n94 121 45 BOOT0  I - BOOT0  - - \n95 122 46 PB8 I/O FT PB8 TMR4_CH3(7) / \nTMR10_CH1  UART5_RX/ \nSPI4_MISO/ I2C1_SCL \n/ CAN1_RX  \n96 123 47 PB9 I/O FT PB9 TMR4_CH4(7) / \nTMR11_CH1  UART5_TX/ \nSPI4_MOSI/ I2S4_SD/ \nI2C1_SDA/ CAN1_TX  \n- 124  SPIM_IO2  I/O TC SPIM_IO2  - - \n97 125 48 PE0 I/O FT PE0 UART8_RX(7) / \nXMC_NBL0 \n/TMR4_ETR  - \n98 126  PE1 I/O FT PE1 UART8_TX(7) / \nXMC_NBL1  - \n99 127  VSS_3  S - VSS_3  - - \n10\n0 128  VDD_3  S - VDD_3  - - \n(1) I = input, O = output, S =  supply.  \n(2) TC = standard 3.3 V I/O, FT = general 5 V -tolerant I/O, FTa = 5 V -tolerant I/O with analog \nfunctionalities. FTa pin is 5 V - tolerant when configured as input floating, input pull -up, or input pull -\ndown mode. However, it ca nnot be 5 V -tolerant  when  configured  as analog  mode.  Meanwhile,  its input \nlevel should  not higher  than VDD + 0.3 V. \n(3) Function availability depends on the chosen  device.  \n(4) If several peripherals share the same I/O pin, to avoid conflict between these alternate  functions only \none peripheral should be enabled at a time through the peripheral clock enable bit (in the corresponding \nRCC peripheral clock enable  register).  \n(5) PC13, PC14, and PC15 are supplied through the power switch. Since the switch only sinks a limite d \namount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: the normal \nsourcing/sinking strength should be used with a maximum load of 30 pF and these IOs must not be used \nas a current source (e.g. to drive an  LED).  \n(6) Main function a fter the first backup domain power -up. Later on, it depends on the contents of the \nBackup registers even after reset (because these registers are not reset by the main reset). For details \non how to manage these IOs,  refer to the Battery  backup  domain  and BKP register  description  sections  \nin the V84XXX  reference  manual.  \n(7) This alternate function can be remapped by software to some other port pins (if available on the \nused package). For more details, refer to the Alternate function I/O and debug configuration s ection in \nthe V84XXX reference manual.  \n(8) V8411S package middle pad (GND) is  grounded  \nTable 7 XMC pin definition  \nPins XMC \nMultiplexed NOR/PSRAM  LCD NAND  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   34 / 87  \nPE2 A23 A23 - \nPE3 A19 A19 - \nPE4 A20 A20 - \nPE5 A21 A21 - \nPE6 A22 A22 - \nPC2 NWE NWE NWE \nPC3 - A0 - \nPA2 AD4 D4 D4 \nPA3 AD5 D5 D5 \nPA4 AD6 D6 D6 \nPA5 AD7 D7 D7 \nPC4 NE4 NE4 - \nPC5 NOE NOE NOE \nPE7 AD4 D4 D4 \nPE8 AD5 D5 D5 \nPE9 AD6 D6 D6 \nPE10 AD7 D7 D7 \nPE11 AD8 D8 D8 \nPE12 AD9 D9 D9 \nPE13 AD10  D10 D10 \nPE14 AD11  D11 D11 \nPE15 AD12 D12 D12 \nPB12 AD13  D13 D13 \nPB14 AD0 D0 D0 \nPD8 AD13  D13 D13 \nPD9 AD14  D14 D14 \nPD10  AD15  D15 D15 \nPD11  A16 A16 CLE \nPD12  A17 A17 ALE \nPD13  A18 A18 - \nPD14  AD0 D0 D0 \nPD15  AD1 D1 D1 \nPC6 AD1 D1 D1 \nPC11 AD2 D2 D2 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   35 / 87  \nPC12 AD3 D3 D3 \nPD0 AD2 D2 D2 \nPD1 AD3 D3 D3 \nPD2 NWE NWE NWE \nPD3 CLK - - \nPD4 NOE NOE NOE \nPD5 NWE NWE NWE \nPD6 NWAIT  - NWAIT  \nPD7 NE1 NE1 NCE2  \nPB7 NADV  - - \nPE0 NBL0  - - \nPE1 NBL1  - - \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   36 / 87  \n Memory  mapping  \nFigure 6 Memory map  \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   37 / 87  \n Electrical characteristics  \n Parameter con ditions  \nUnless otherwise specified, all voltages are referenced to  VSS. \n5.1.1  Minimum and maximum  values  \nUnless otherwise specified the minimum and maximum values are guaranteed in the worst conditions \nof ambient temperature, supply voltage and frequencies by te sts in production with an ambient \ntemperature at T A = 25 ° C and T A = T A max. \nData based on characterization results, design simulation and/or technology characteristics are \nindicated in the table footnotes and are not tested in production.  \n5.1.2  Typical values  \nUnless otherwise specified, typical data are based on T A = 25 ° C, V DD = 3.3 V. They are given only as \ndesign guidelines and are not tested.  \n5.1.3  Typical curves  \nUnless otherwise specified, all typical curves are given only as design guidelines and are not tested.  \n5.1.4  Loading capacitor  \nThe loading conditions used for pin parameter measurement are shown in Figure 7 . \nFigure 7 Pin loading conditions  \n \n5.1.5  Pin input voltage  \nThe input voltage measurement on a pin of the d evice is described in Figure 8 . \nFigure 8 Pin input voltage  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   38 / 87  \n \n5.1.6  Power supply scheme  \nFigure 9 Power supply scheme  \n \nCaution:  In this figure,  the 4.7 μF capacitor  must be connected  to VDD3. \n5.1.7  Current consumption measurement  \nFigure 10 Current consumption measurement scheme  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   39 / 87  \n \n Absolute maximum  ratings  \nStresses above the absolute maximum ratings listed in Table 8 ,Table 9 ,andTable 10 may cause \npermanent damage to the device. These are stress ratings only and functional operation of the device \nat these conditions is not implied. Exposure to ma ximum rating conditions for extended periods may \naffect device reliability.  \nTable 8 Voltage characteristics  \nSymbol  Ratings  Min Max Unit \nVDD-VSS External main supply voltage (including V DDA \nand VDD)(1) -0.3 4.0 \nV \nVIN Input voltage on FT I/O  \nVSS-0.3 6.0 Input voltage on FTa I/O (set as input \nfloating,  \ninput pull -up, or input pull -down mode)  \nInput voltage on TC I/O  \nVSS-0.3 4.0 Input voltage on FTa I/O (set as analog \nmode)  \n|ΔV DDx| Variations between different V DD power p ins - 50 \nmV \n|VSSx-VSS| Variations between all the different ground \npins (2) - 50 \n(1) All main power  (VDD, VDDA) and ground  (VSS, VSSA) pins must always  be connected  to the external  \npower supply, in the permitted  range.  \n(2) VREF- included.  \nTable 9 Current characteristics  \nSymbol  Ratings  Max Unit \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   40 / 87  \nIVDD Total current into V DD/VDDA power lines (source)(1) 150 \nmA IVSS Total current out of V SS ground lines (sink)(1) 150 \nIIO Output current sunk by any I/O and control pin  25 \nOutput current s ource by any I/Os and control pin  -25 \n(1) All main power (V DD, VDDA) and ground (V SS, VSSA) pins must always be connected to the external \npower supply, in the permitted range.  \nTable 10 Thermal characteristics  \nSymbol  Ratings  Value  Unit \nTSTG Storage temperature range  -60 ~ +150  \n°C \nTJ Maximum junction temperature  105 \n Operating conditions  \n5.3.1  General operating conditions  \nTable 11 General operating conditions  \nSymbol  Parameter  Conditions  Min Max Unit \nfHCLK Intern al AHB clock frequency  V8410N/ V8411N /V8411S  \nV8410C not use SPIM  0 180 \nMHz \nV8410C use SPIM  0 120 \nfPCLK1 Internal APB1 clock frequency  - 0 90 MHz \nfPCLK2 Internal APB2 clock frequency  - 0 90 MHz \nVDD Standard operating voltage  - 2.6 3.6 V \nVDDA(1) Analo g operating voltage  Must be the same potential as V DD(1) 2.6 3.6 V \nVBAT Backup operating voltage  - 1.8 3.6 V \nPD Power dissipation: T A = 85 ° C  - - 373 mW \nTA Ambient temperature  - -40 85 °C \n(1): It is recommended to power V DD and V DDA from the same sourc e. A maximum difference of 300 \nmV between V DD and V DDA can be tolerated during power -up and  operation.  \n5.3.2  Operating conditions at power -up / power -down  \nThe parameters given in the table below are derived from tests performed under the ambient \ntemperature cond ition summarized in Table 11 . \nTable 12 Operating conditions at power -up / power -down  \nSymbol  Parameter  Conditions  Min Max Unit \ntVDD VDD rise time rate   0 ∞(1) ms/V \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   41 / 87  \nVDD fall time rate  - 20 ∞ μs/V \n(1)If V DD rising time rate is slower than 120 ms/V, the code should access the backup registers after \nVDD higher than V POR + 0.1V.  \n5.3.3  Embedded reset and power control block \ncharacteristics  \nThe parameters given in the  table below are derived from tests performed under ambient temperature \nand V DD supply voltage conditions summarized in Table 11 . \nTable 13 Embedded reset and power control block characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVPVD Programmable voltage \ndetector level selection  PLS[2:0] = 001 (rising edge)(1) 2.19 2.28 2.37 V \nPLS[2:0] = 001 (falling edge)(1) 2.09 2.18 2.27 V \nPLS[2:0] = 010 (rising edge)  2.28 2.38 2.48 V \nPLS[2:0] = 010 (falling edge)  2.18 2.28 2.38 V \nPLS[2:0] = 011 (rising edge)  2.38 2.48 2.58 V \nPLS[2:0] = 011 (falling edge)  2.28 2.38 2.48 V \nPLS[2:0] = 100 (rising edge)  2.47 2.58 2.69 V \nPLS[2:0] = 100 (falling edge)  2.37 2.48 2.59 V \nPLS[2:0] = 101 (ris ing edge)  2.57 2.68 2.79 V \nPLS[2:0] = 101 (falling edge)  2.47 2.58 2.69 V \nPLS[2:0] = 110 (rising edge)  2.66 2.78 2.9 V \nPLS[2:0] = 110 (falling edge)  2.56 2.68 2.8 V \nPLS[2:0] = 111 (rising edge)  2.76 2.88 3 V \nPLS[2:0] = 111 (falling edge)  2.66 2.78 2.9 V \nVPVDhyst(2) PVD hysteresis  - - 100 - mV \nVPOR/PDR  Power on/power down  \nreset threshold  Falling edge  1.85(3) 2.0 2.24 V \nRising edge  2.03 2.16 2.42 V \nVPDRhyst(2) PDR hysteresis  - - 160 - mV \nTRSTTEMPO(2) Reset temporization: CPU \nstarts execu tion after V DD \nkeeps higher than V POR for \nTRSTTEMPO  EOPB0=1  - 70 -  \n \nms EOPB0=0  - 270 - \n(1) PLS[2:0] = 001 may be not available for its voltage detector level may be lower than  VPOR/PDR . \n(2) Guaranteed by design, not tested in  production.  \n(3) The product behavior  is guaranteed by design down to the minimum V POR/PDR  value.  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   42 / 87  \nFigure 11 Power on reset/power down reset waveform  \n \n5.3.4  Embedded reference voltage  \nThe parameters given in the table below are derived from tests performed under ambient temperature \nand V DD supply voltage conditions summarized in Table 11 . \nTable 14 Embedded internal reference voltage  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVREFINT Internal reference voltage  - 1.16 1.20 1.24 V \nTS_vrefint(1) ADC sampling time when reading the  \ninternal reference voltage  - - 5.1 17.1(2)  \nμs \nTCoeff(2) Temperature coefficient  - -100 - 100 ppm/° C  \n(1)Shortest sampling time can be determined in the application by multiple  iterations.  \n(2)Guaranteed by design, not tested in  production.  \n5.3.5  Supply current characteristics  \nThe current consumption is a function of several parameters and factors such as the operating voltage, \nambient temperature, I/O pin loading, device software configuration, operat ing frequencies, I/O pin \nswitching rate, and executed binary code.  \nThe current consumption is measured as described in Figure 11 . \nTypical current consumption  \nThe MCU is placed under the following conditions:  \n\uf06c All I/O pins are  in analog mode  \n\uf06c All peripherals are disabled except when explicitly  mentioned  \n\uf06c Prefetching  in ON (reminder: this bit must be set before clock setting and bus  pre-scaling  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   43 / 87  \n\uf06c When the peripherals are  enabled:  \n− fPCLK1 = fHCLK/2, f PCLK2 = fHCLK/2, fADCCLK  = fPCLK2/4 if f HCLK > 90 MHz  \n− fPCLK1 = fHCLK, fPCLK2 = fHCLK, fADCCLK  = fPCLK2/4 if f HCLK ≤ 90 MHz  \n\uf06c Ambient temperature  and VDD supply  voltage  conditions  summarized  in Table 11. \nTable 15 Typical current cons umption in Run mode  \nSymbol  Parameter  Conditions  fHCLK Typ(1) Unit \nAll peripherals \nenabled  All peripherals \ndisabled  \nIDD Supply current in \nRun mode  External clock(2) 180 MHz  57.6 33 \nmA 144 MHz  46.6 26.8 \n100MHz  35.5 20.7 \n72 MHz  28.2 15.1 \n48 MHz  19.5 10.8 \n36 MHz  15.2 8.6 \n24 MHz  10.8 6.45 \n16 MHz  7.93 5.01 \n8 MHz  4.59 3.14 \n4 MHz  3.2 2.48 \n2 MHz  2.51 2.15 \n1 MHz  2.17 1.99 \n500 kHz  1.99 1.91 \n125 kHz  1.86 1.84 \nRunning on high \nspeed internal \nRC (H SI) 180 MHz  57.4 32.8 \nmA 144 MHz  46.4 26.7 \n100 MHz  35.4 20.5 \n72 MHz  28.1 15 \n48 MHz  19.4 10.7 \n36 MHz  15.1 8.5 \n24 MHz  10.7 6.34 \n16 MHz  7.82 4.9 \n8 MHz  4.48 3.03 \n4 MHz  3.1 2.37 \n2 MHz  2.4 2.04 \n1 MHz  2.06 1.88 \n500KHz  1.88 1.79 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   44 / 87  \n125KHz  1.75 1.73 \n(1) Typical values are measured at T A = 25 ° C, V DD = 3.3  V. \n(2) External clock is 8 MHz and PLL is on when fHCLK > 8 MHz. \nTable 16 Typical current consumption in Sleep mode  \nSymbol  Parameter  Conditions  fHCLK Typ(1) Unit \nAll peripherals \nenabled  All peripherals \ndisabled  \nIDD Supply current \nin Sleep mode  External clock(2) 180 MHz  41.9 9.75 \nmA 144 MHz  34 8.23 \n100 MHz  26.1 6.7 \n72 MHz  21.9 5.82 \n48 MHz  15.3 4.59 \n36 MHz  12 3.97 \n24 MHz  8.73 3.36 \n16 MHz  6.53 2.95 \n8 MHz  3.89 2.11 \n4 MHz  2.86 1.97 \n2 MHz  2.34 1.89 \n1 MHz  2.08 1.86 \n500 KHz  1.95 1.84 \n125KHz  1.86 1.83 \nRunning on high \nspeed internal RC \n(HSI)  180 MHz  41.8 9.65 \nmA 144 MHz  33.9 8.12 \n100 MHz  25.9 6.6 \n72 MHz  21.8 5.72 \n48 MHz  15.2 4.48 \n36 MHz  11.9 3.87 \n24 MHz  8.62 3.26 \n16 MHz  6.42 2.85 \n8 MHz  3.78 2 \n4 MHz  2.75 1.86 \n2 MHz  2.23 1.79 \n1 MHz  1.97 1.75 \n500KHz  1.85 1.73 \n125KHz  1.75 1.72 \n(1) Typical values are measured at T A = 25 ° C, V DD = 3.3  V. \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   45 / 87  \n(2) External clock is 8 MHz and PLL is on when fHCLK  > 8 MHz. \n \nMaximum current consumption  \nThe MCU is placed under the following conditions:  \n\uf06c All I/O pins are in analog mode  \n\uf06c All peripherals are  disabled except when explicitly  mentioned  \n\uf06c prefetching  in ON (reminder: this bit must be set before clock setting and bus  pre-scaling  \n\uf06c When the peripherals are  enabled:  \n− fPCLK1 = fHCLK/2, f PCLK2 = fHCLK/2 if f HCLK > 90 MHz  \n− fPCLK1 = fHCLK, fPCLK2 = fHCLK if fHCLK ≤ 90 MHz  \nThe parameters given in Table 17 and Table 18 are derived from tests performed under ambient \ntemperature and V DD supply voltage conditions summarized in Table 11 . \nTable 17 Maximum current consumption in Run mode  \nSymbol  Parameter  Conditions  fHCLK MAX(1) \nUnit \nTA = 85 ° C  \nIDD Supply current in Run \nmode  xternal clock(2), all \nperipherals enabled  180 MHz  68.2 \nmA 144 M Hz 57.2 \n100 MHz  46 \n72 MHz  38.8 \n48 MHz  29.9 \n36 MHz  25.5 \n24 MHz  21 \n16 MHz  18.1 \n8 MHz  14.7 \nExternal clock(2), all \nperipherals disabled  180 MHz  43.1 \nmA 144 MHz  37 \n100 MHz  30.8 \n72 MHz  25.2 \n48 MHz  20.9 \n36 MHz  18.7 \n24 MHz  16.5 \n16 MHz  15 \n8 MHz  13.2 \n(1) Guaranteed by characterization results, not tested in  production.  \n(2) External clock is 8 MHz and PLL is on when f HCLK > 8 MHz. \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   46 / 87  \nTable 18 Maximum current consumption in Sle ep mode  \nSymbol  Parameter  Conditions  fHCLK MAX(1) \nUnit \nTA = 85 ° C  \nIDD Supply current in \nSleep mode  External clock(2), all \nperipherals enabled  180 MHz  52.5 \nmA 144 MHz  44.5 \n100 MHz  36.5 \n72 MHz  32.3 \n48 MHz  25.6 \n36 MHz  22.2 \n24 MHz  18.8 \n16 MHz  16.6 \n8 MHz  13.8 \nExternal clock(2), all \nperipherals disabled  180 MHz  19.8 \nmA 144 MHz  18.2 \n100 MHz  16.7 \n72 MHz  15.8 \n48 MHz  14.5 \n36 MHz  13.9 \n24 MHz  13.3 \n16 MHz  12.8 \n8 MHz  12 \n(1) Guaranteed b y characterization results, not tested in  production.  \n(2) External clock is 8 MHz and PLL is on when f HCLK > 8 MHz. \nTable 19 Typical and maximum current consumptions in Stop and Standby modes  \nSymbol  Parameter  Conditions  Typ(1) MAX(2) \nUnit VDD/VBAT \n= 2.6 V  VDD/VBAT \n= 3.3 V  TA \n=85 ° C  \nIDD Supply current \nin Stop mode  Regulator in run mode, low -speed \nand high -speed internal RC \noscillators and high -speed oscillator  \nOFF (no independent watchdog)  1.13 1.13 12.27  \nmA \nRegulator in low -powe r mode, low - \nspeed and high -speed internal RC \noscillators and high -speed oscillator  \nOFF (no independent watchdog)  1.11 1.11 11.79  \nSupply current  Low-speed oscillator and RTC OFF  4.02 5.82 10.2 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   47 / 87  \nin Standby \nmode  Low-speed oscillator and RTC ON  4.55 7.18 11.5 μA \n(1) Typical values are measured at T A = 25 ° C. \n(2) Guaranteed by characterization results, not tested in  production.  \nFigure 12 Typical current consumption in Stop mode vs. temperature at different V DD \n \nFigure 13 Typical current consumption in Standby mode vs. temperature at different V DD \n \nTable 20 Typical and maximum current consumptions on V BAT \nSymbol  Parameter  Conditions  Typ(1) MAX(2) \nUnit VBAT = \n2.0 V VBAT = \n2.6 V VBAT = \n3.3 V TA = \n85 ° C  \nIDD_VBAT  Supply current of  \nbackup domain  Low-speed oscillator and  RTC \nON, V DD < V PDR 0.41 0.50 0.63 1.13 μA \n(1) Typical values are measured at T A = 25 ° C. \n(2) Guaranteed by characterization results, not tested in  production.  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   48 / 87  \nFigure 14 Typical current consumption on V BAT with LSE and RTC on vs. temperature at \ndifferent V BAT \n \n \nOn-chip periphe ral current consumption  \nThe current consumption of the on -chip peripherals is given in Table 21 . The MCU is placed under the \nfollowing conditions:  \n\uf06c All I/O pins are in analog mode  \n\uf06c All peripherals are disabled except when exp licitly mentioned  \n\uf06c The given value is calculated by measuring the current  consumption  \n− with all peripherals clocked off  \n− with only one peripheral clocked on  \n\uf06c Ambient temperature  and VDD supply  voltage  conditions  summarized  in Table 11. \nTable 21 Peripheral current consumption  \nPeriphera l Typ Unit \nAHB (up to 180MHZ)  DMA1  3.5 \nμA/MHz  DMA2  3.01 \nGPIOA  2.24 \nGPIOB  1.97 \nGPIOC  0.8 \nGPIOD  1.67 \nGPIOE  1.7 \nXMC 9.09 \nCRC 1.6 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   49 / 87  \nAPB1 (up to 90 MHz)  TMR2  9.07 \nTMR3  7.16 \nTMR4  7.77 \nTMR5  10.2 \nTMR6  1.19 \nTMR7  1.08 \nTMR12  4.31 \nTMR13  3.03 \nTMR14  2.9 \nSPI2/I2S2 2.96 \nSPI3/I2S3 2.33 \nSPI4/I2S4 2.29 \nUSART2  2.22 \nUSART3  2.15 \nUART4  2.15 \nUART5  2.15 \nI2C1 2.01 \nI2C2 1.94 \nUSB 9.69 \nCAN 5.56 \nWWDG  0.66 \nPWR 0.87 \nBKP 28.1 \nAPB2 (up to 90 MHz)  AFIO 0.72 \nSPI1/I2S1 3.18 \nUSART1  2.29 \nUSART6  2.27 \nUART7  2.29 \nUART8  2.43 \nI2C3 1.81 \nTMR1  9.28 \nTMR8  9.06 \nTMR9  3.87 \nTMR10  2.76 \nTMR11  2.71 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   50 / 87  \nADC1  5 \n5.3.6  External clock source characteristics  \nHigh -speed external user clock generated fr om an external source  \nThe characteristics given in the table below result from tests performed using a high -speed external \nclock source, and under ambient temperature and supply voltage conditions summarized in Table 11. \nTable 22 High -speed external user clock characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHSE_ext  User external clock source \nfrequency(1) \n- 1 8 25 MHz \nVHSEH OSC_IN input pin high level volt age 0.7V DD - VDD \nV \nVHSEL OSC_IN input pin low level voltage  VSS - 0.3V DD \ntw(HSE) \ntw(HSE) OSC_IN high or low time(1) 5 - - \nns \ntr(HSE) \ntf(HSE) OSC_IN rise or fall time(1) - - 20 \nCin(HSE) OSC_IN input capacitance(1) - - 5 - pF \nDuCy (HSE) Duty cycle  - 45 - 55 % \nIL OSC_IN Input leakage current  VSS ≤ V IN ≤ V DD - - ±1 μA \n(1) Guaranteed by design, not tested in  production.  \nFigure 15 High -speed external clock source AC timing diagram  \n \nLow-speed external user clock generated from an external source  \nThe characteristics given in  the table below result from tests performed using a low -speed external \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   51 / 87  \nclock source, and under ambient temperature and supply voltage conditions summarized in Table 11. \nTable 23 Low-speed external user clock characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfLSE_ext  User External clock source \nfrequency(1) \n- - 32.768  1000 KHz \nVLSEH OSC32_IN input pin high level \nvoltage  0.7V DD - VDD \nV \nVLSEL OSC32_IN input p in low level \nvoltage  VSS - 0.3VDD \ntw(LSE) \ntw(LSE) OSC32_IN high or low time(1) 450 - - \nns \ntr(LSE) \ntf(LSE) OSC32_IN rise or fall time(1) - - 50 \nCin(LSE) OSC32_IN input capacitance(1) - - 5 - pF \nDuCy (LSE) Duty cycle  - 30 - 70 % \nIL OSC32_IN input le akage current  VSS ≤ V IN ≤ V DD - - ±1 μA \n(1) Guaranteed by design, not tested in production.  \nFigure 16 Low-speed external clock source AC timing diagram  \n \nHigh -speed external clock generated from a crystal/ceramic resonator  \nThe high -speed external (HSE) clock can be supplied with a 4 to 25 MHz crystal/ceramic resonator \noscillator. All the information given in this paragraph are based on characterization results obtained \nwith typical external components specified in the table below. In the applicatio n, the resonator and the \nload capacitors have to be placed as close as possible to the oscillator pins in order to minimize output \ndistortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   52 / 87  \non the resonator char acteristics (frequency, package, accuracy).  \nTable 24 HSE 4 -25 MHz oscillator characteristics(1)(2) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfOSC_IN Oscillator frequency  - 4 8 25 MHz \ntSU(HSE)(3) Startup time  VDD is stabilized  - 2 - ms \n(1) Resonator characteristics given by the crystal/ceramic resonator  manufacturer.  \n(2) Guaranteed by characterization results, not tested in  production.  \n(3) tSU(HSE)  is the startup  time measured  from the moment  it is enabled  (by software)  to a stabilized  8 \nMHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary \nsignificantly with the crystal  manufacturer  \nFor C L1 and CL2, it is recommended to use high -quality external ceramic capacitors in the 5 pF to 25 pF \nrange (typ .), designed for high -frequency applications, and selected to match the requirements of the \ncrystal or resonator. C L1 and C L2 are usually the same size. The crystal manufacturer typically specifies \na load capacitance which is the series combination of C L1 and C L2. PCB and MCU pin capacitance must \nbe included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when \nsizing C L1 and C L2. \nFigure 17 Typical application with an 8 MHz crystal  \n \nLow-speed extern al clock generated from a crystal/ceramic resonator  \nThe low -speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator \noscillator. All the information given in this paragraph are based on characterization results obtained \nwith t ypical external components specified in the table below. In the application, the resonator and the \nload capacitors have to be placed as close as possible to the oscillator pins in order to minimize output \ndistortion and startup stabilization time. Refer to  the crystal resonator manufacturer for more details \non the resonator characteristics (frequency, package, accuracy).  \nTable 25 LSE oscillator characteristics (f LSE = 32.768 kHz)(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \ntSU(LSE) Startup time  VDD is stabilized  - 150 - ms \n(1) Guaranteed by characterization results, not tested in production.  \nFor C L1 and C L2, it is recommended to use high -quality ceramic capacitors in the 5 pF to 15 pF range \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   53 / 87  \nselected to match the requirements of the crystal or resonator. C L1 and C L2, are usually the same size. \nThe crystal manufacturer typically specifies a load capacitance which is the series combination of C L1 \nand C L2. \nLoad capacitance C L has the following formula: C L = C L1 x CL2 / (C L1 + C L2) + Cstray where Cstray is the \npin capacitance and board or trace PCB -related capacitance. Typically, it is between 2 pF and 7 pF.  \nFigure 18 Typical application with a 32.768 KHz crystal  \n \n5.3.7  Internal clock source characteristics  \nThe para meters given in the table below are derived from tests performed under ambient temperature \nand V DD supply voltage conditions summarized in Table 11 . \nHigh -speed internal (HSI) RC oscillator  \nTable 26 HSI oscillator characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHSI Frequency  - - 48 - MHz \nDuCy (HSI) Duty cycle  - 45 - 55 % \nACC HSI Accuracy of the HSI oscillator  User-trimmed with the  \nRCC_CTRL register  - - 1(2)  \n% \nTA = -40 ~ 85 ° C  -2.5 - 2 \n TA = 0 ~ 70 ° C  -1.5 - 1.5 \nTA = 25 ° C  -1 - 1 \ntSU(HSI)(3) HSI oscillator startup time  - - - 10 μs \nIDD(HSI)(3) HSI oscillator power  \nconsumption   \n- - 240 275 μA \n(1) VDD = 3.3 V, T A = -40~85 ° C, unless otherwise  specified.  \n(2) Guaranteed by design, not tested in  production.  \n(3) Guaranteed by characterization results, not tested in  production.  \nFigure 19 HSI oscillator frequency accuracy vs. Temperature  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   54 / 87  \n \nLow-speed internal (LSI) RC oscillator  \nTable 27 LSI oscillator characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfLSI(2) Frequency  - 30 40 60 kHz \n(1) VDD = 3.3 V, T A = -40 to 105 ° C, unless otherwise  specified.  \n(2) Guaranteed by characterization results, not tested in  production.  \n5.3.8  Wakeup time from low -power mode  \nThe wakeup times given in the table below is measured on a wakeup phase with the HSI RC oscillator.  \nThe clock source used to wake up the device depends from the current operating mode:  \n\uf06c Stop or Standby mode: the clock source is the HSI RC  oscillator  \n\uf06c Sleep mode: the clock source is the clock that was set before entering Sleep  mode  \nAll timings are derived from tests performed under ambient temperature and V DD supply voltage \nconditions summarized in Table 11 . \nTable 28 Low-power mode wakeup timings  \nSymb ol Parameter  Typ Unit \ntWUSLE \nEP(1) Wakeup from Slee p mode  3.3 μs \ntWUSTOP（1） Wakeup from Stop mode (regulator in run mode)  280 \nμs \nWakeup from Stop mode (regulator in low - \npower mode)  320 \ntWUSTDBY（1） Wakeup from Standby mode （EOPB0 = 1 ） 70 ms \nWakeup from Standby mode （EOPB0 = 0 ） 270 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   55 / 87  \n(1) wakeup  times  are measured  from the wakeup  event  to the point in which  the user application  code \nreads the first  instruction.  \n5.3.9  PLL characteristics  \nThe parameters given in the table below are derived from tests performed under ambient temperature \nand V DD supply voltage con ditions summarized in Table 11 . \nTable 29 PLL characteristics  \nSymbol  Parameter  Min Typ Max(1) Unit \nfPLL_IN PLL input clock (2) 2 8 16 MHz \nPLL input clock duty cycle  40 - 60 % \nfPLL_OUT  PLL multiplie r output clock  16 - 180 MHz \ntLOCK PLL lock time  - - 200 μs \nJitter Cycle -to-cycle jitter  - - 300 ps \n(1) Guaranteed by characterization results, not tested in  production.  \n(2) Take care of using the appropriate multiplier factors so as to have PLL input clock valu es compatible \nwith the range defined by  fPLL_OUT . \n5.3.10  Memory characteristics  \nThe characteristics in Table 30 are given at T A = 25 ° C and V DD = 3.3 V.  \nTable 30 Internal Flash memory characteristics  \nSymbol  Parameter  Conditions  Typ \nUnit \nfHCLK \n180 144 72 48 8 MHz \nTPROG Programming time  - 50 μs \ntERASE Page (2 KB) erase time  - 50 ms \ntME Mass erase time  V8410N/ C 1.4（block 1 or 2 ） \ns \nV8411N  1.4（block 1 or 2 ） \n15 （block 3） \nIDD Supply current  Programming  \nmode  32 27 17 13 4.3 \nmA \nErase mode  53 45 27 22 12 \nTable 31 Internal Flash memory endurance and data retention  \nSymbol  Parameter  Conditions  Min(1) Typ Max Unit \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   56 / 87  \nNEND  Endurance  TA = -40 ~ 85 ° C  100 - - kcycles  \ntRET Data retention  TA = 85 ° C  20 - - years  \n(1)Guaranteed by design, not tested in  production.  \n5.3.11  XMC char acteristics  \nAsynchronous waveforms and timings  \nFigure 20 through Figure 21 represent asynchronous waveforms and Table 32 through Table 33 \nprovide the corresponding timings. The results shown in these tables are obtained with the following \nXMC configuration:  \n AddressSetupTime =  0 \n AddressHoldTime =  1 \n DataSetupTime =  1 \nFigure 20 Asynchronous multiplexed PSR AM/NOR read waveforms  \n \nTable 32 Asynchronous multiplexed PSRAM/NOR read timings(1)(2) \nSymbol  Parameter  Min Max Unit \ntw(NE) XMC_NE low time  7tHCLK - 2 7tHCLK + 2 ns \ntv(NOE_NE)  XMC_NEx low to XMC_NOE low  3tHCLK - 0.5 3tHCLK + 1.5  ns \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   57 / 87  \ntw(NOE) XMC_NOE low time  4tHCLK - 1 4tHCLK + 2 ns \nth(NE_NOE)  XMC_NOE high to XMC_NE high hold time  -1 - ns \ntv(A_NE)  XMC_NEx low to XMC_A valid  - 0 ns \ntv(NADV_NE)  XMC_NEx low to XMC_NADV low  3 5 ns \ntw(NADV)  XMC_NADV low time  tHCLK - 1.5 tHCLK + 1.5  ns \nth(AD_NADV)  XMC_AD (address) valid hold time after \nXMC_NADV  high tHCLK + 3 - ns \nth(A_NOE)  Address hold time after XMC_NOE high  tHCLK + 3 - ns \nth(BL_NOE)  XMC_BL hold time after XMC_NOE high  0 - ns \ntv(BL_NE)  XMC_NEx low to XMC_BL valid  - 0 ns \ntsu(Data _NE) Data to XMC_NEx high setup time  2tHCLK + 24 - ns \ntsu(Data_NOE)  Data to XMC_NOE high setup time  2tHCLK + 25 - ns \nth(Data_NE)  Data hold time after XMC_NEx high  0 - ns \nth(Data_NOE)  Data hold time after XMC_NOE high  0 - ns \n(1) CL = 15 pF \n(2) Guaranteed by cha racterization results, not tested in  production.  \nFigure 21 Asynchronous multiplexed PSRAM/NOR write waveforms  \n \nTable 33 Asynchronous multiplexed PSRAM/NOR write timings(1)(2) \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   58 / 87  \nSymbol  Parameter  Min Max Unit \ntw(NE) XMC_NE low time  5tHCLK - 1 5tHCLK + 2 ns \ntv(NWE_NE)  XMC_NEx low to XMC_NWE low  2tHCLK 2tHCLK + 1 ns \ntw(NWE)  XMC_NWE low time  2tHCLK - 1 2tHCLK + 2 ns \nth(NE_NWE)  XMC_NWE high to XMC_NE high hold time  tHCLK - 1 - ns \ntv(A_NE)  XMC_NEx low to XMC_A v alid - 7 ns \ntv(NADV_NE)  XMC_NEx low to XMC_NADV low  3 5 ns \ntw(NADV)  XMC_NADV low time  tHCLK - 1 tHCLK + 1 ns \nth(AD_NADV)  XMC_AD (address) valid hold time after  \nXMC_NADV high  tHCLK - 3 - ns \nth(A_NWE)  Address hold time after XMC_NWE high  4tHCLK + 2.5  - ns \ntv(BL_NE)  XMC_NEx low to XMC_BL valid  - 1.6 ns \nth(BL_NWE)  XMC_BL hold time after XMC_NWE high  tHCLK - 1.5 - ns \ntv(Data_NADV)  XMC_NADV high to Data valid  - tHCLK + 1.5  ns \nth(Data_NWE)  Data hold time after XMC_NWE high  tHCLK - 5 - ns \n(1) CL = 15 pF \n(2) Guaran teed by characterization results, not tested in  production.  \nSynchronous waveforms and timings  \nFigure 22 through Figure 23 represent synchronous waveforms and Table 34 through Table 35 provide \nthe corresponding timings. The results shown in these tables are obtained with the following XMC \nconfiguration:  \n BurstAccessMode =  XMC_BurstAccessMode_Enable;  \n MemoryType =  XMC_MemoryType_CR AM; \n WriteBurst =  XMC_WriteBurst_Enable;  \n CLKPrescale  = 1; (Note:  CLKPrescale  is CLKPSC  bit in XMC_BK1TMGx  register. Refer to the V84XXX \nreference  manual.)  \n DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM (Note: DataLatency is DATLAT bit in \nXMC_BK1TM Gx register. Refer to the V84XXX reference  manual. ) \nFigure 22 Synchronous multiplexed PSRAM/NOR read timings  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   59 / 87  \n \nTable 34 Synchronous multiplexed PSRAM/NOR read timings(1)(2) \nSymbol  Parameter  Min Max Unit \ntw(CLK) XMC_CLK period  20 - ns \ntd(CLKL -NexL) XMC_CLK low to XMC_NEx low (x = 0...2)  - 1.5 ns \ntd(CLKH -NexH) XMC_CLK low to XMC_NEx high (x = 0...2)  tHCLK + 2 - ns \ntd(CLKL -NADVL) XMC_CLK low to XMC_NADV low  - 4 ns \ntd(CLKL -NADVH)  XMC_CLK low to XMC_NADV high  5 - ns \ntd(CLKL -AV) XMC_CLK low to XMC_Ax valid (x = 16...25)  - 0 ns \ntd(CLKH -AIV) XMC_CLK low to XMC_Ax invalid (x = 16...25)  tHCLK + 2 - ns \ntd(CLKL -NOEL) XMC_CLK low to XMC_NOE low   tHCLK + 1 ns \ntd(CLKH -NOEH) XMC_CLK low to XMC_NOE high  tHCLK + 0.5  - ns \ntd(CLKL -ADV) XMC_CLK low to XMC_AD[15:0] valid  - 12 ns \ntd(CLKL -ADIV) XMC_CLK low to XMC_AD[15:0] invalid  0 - ns \ntsu(ADV -CLKH) XMC_A/D[15:0] valid data before XMC_CLK high  6 - ns \nth(CLKH -ADV) XMC_A/D[15:0] valid data after XMC_CLK high  tHCLK - 10 - ns \ntsu(NWAITV -CLKH) XMC_NWAIT valid before XMC_CLK high  8 - ns \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   60 / 87  \nth(CLKH -NWAITV)  XMC_NWAIT valid after XMC_CLK high  6 - ns \n(1) CL = 15 pF \n(2) Guaranteed by characterization results, not tested in  production.  \nFigure 23 Synchronous multiplex ed PSRAM write timings  \n \nTable 35 Synchronous multiplexed PSRAM write timings(1)(2) \nSymbol  Parameter  Min Max Unit \ntw(CLK) XMC_CLK period  20 - ns \ntd(CLKL -NexL) XMC_CLK low to XMC_Nex low (x = 0...2)  - 2 ns \ntd(CLKH -NexH) XMC_CLK lo w to XMC_NEx high (x = 0...2)  tHCLK + 2 - ns \ntd(CLKL -NADVL) XMC_CLK low to XMC_NADV low  - 4 ns \ntd(CLKL -NADVH)  XMC_CLK low to XMC_NADV high  5 - ns \ntd(CLKL -AV) XMC_CLK low to XMC_Ax valid (x = 16...25)  - 0 ns \ntd(CLKH -AIV) XMC_CLK low to XMC_Ax invalid (x  = 16...25)  tHCLK + 2 - ns \ntd(CLKL -NWEL) XMC_CLK low to XMC_NWE low  - 1 ns \ntd(CLKH -NWEH) XMC_CLK low to XMC_NWE high  tHCLK + 1 - ns \ntd(CLKL -ADV) XMC_CLK low to XMC_AD[15:0] valid  - 12 ns \ntd(CLKL -ADIV) XMC_CLK low to XMC_AD[15:0] invalid  3 - ns \ntd(CLKL -Data) XMC_A/D[15:0] valid after XMC_CLK low  - 6 ns \ntsu(NWAITV -CLKH) XMC_CLK low to XMC_NBL high  7 - ns \nth(CLKH -NWAITV)  XMC_NWAIT valid before XMC_CLK high  2 - ns \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   61 / 87  \ntd(CLKL -NBLH) XMC_NWAIT valid after XMC_CLK high  1 - ns \n(1) CL = 15 pF \n(2) Guaranteed by characte rization results, not tested in  production.  \nNAND controller waveforms and timings  \nFigure 24 through Figure 27 represent synchronous waveforms and Table 36 provides the \ncorresponding timings. The results shown in this table are obtained with the following XMC \nconfiguration:  \n COM.XMC_SetupTime = 0x01; (Note: STP in XMC_BKxTMGMEM, x =  2…4) \n COM.XMC_WaitSetupTime = 0x03; (Note: OP in XMC_BKxTMGMEM, x =  2…4) \n COM.XMC_ HoldSetupTime = 0x02; (Note: HLD in XMC_BKxTMGMEM, x =  2…4) \n COM.XMC_HiZSetupTime = 0x01; (Note: WRSTP in XMC_BKxTMGMEM, x =  2…4) \n ATT.XMC_SetupTime = 0x01; (Note: STP in XMC_BKxTMGATT, x =  2…4) \n ATT.XMC_WaitSetupTime = 0x03; (Note: OP in XMC_BKxTMGATT, x =  2…4) \n ATT.XMC_HoldSetupTime = 0x02; (Note: HLD in XMC_BKxTMGATT, x =  2…4) \n ATT.XMC_HiZSetupTime = 0x01; (Note: WRSTP in XMC_BKxTMGATT, x =  2…4) \n Bank =  XMC_Bank_NAND;  \n MemoryDataWidth = XMC_MemoryDataWidth_16b; (Note: Memory data width = 16  bits) \n ECC = XMC_ECC_ Enable; (Note: enable ECC  calculation)  \n ECCPageSize = XMC_ECCPageSize_512Bytes; (Note: ECC page size = 512  Bytes)  \n DLYCRSetupTime = 0; (Note: DLYCR in  XMC_BKxCTRL)  \n DLYARSetupTime = 0; (Note: DLYAR in  XMC_BKxCTRL)  \nFigure 24 NAND contr oller waveforms for read access  \n \nFigure 25 NAND controller waveforms for write access  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   62 / 87  \n \nFigure 26 NAND  controller  waveforms  for common  memory  read access  \n \nFigure 27 NAND  controlle r waveforms  for common  memory  write  access  \n \nTable 36 Switching characteristics for NAND Flash read and write cycles(1) \nSymbol  Parameter  Min Max Unit \ntd(D-NWE)(2) XMC_D[15:0] valid before XMC_NWE high  6THCLK + 12 - ns \ntw(NOE)(2) XMC_NWE low width  4THCLK - 1.5 4THCLK + 1.5  ns \ntsu(D-NOE)(2) XMC_D[15:0] valid data before XMC_NOE high  25 - ns \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   63 / 87  \nth(NOE -D)(2) XMC_D[15:0] valid data after XMC_NOE high  14 - ns \ntw(NWE)(2) XMC_NWE low width  4THCLK - 1 4THCLK + 2.5  ns \ntv(NWE -D)(2) XMC_NWE l ow to XMC_D[15:0] valid  - 0 ns \nth(NWE -D)(2) XMC_NWE high to XMC_D[15:0] invalid  10T HCLK + 4 - ns \ntd(ALE -NWE)(3) XMC_ALE valid before XMC_NWE low  - 3THCLK + 1.5  ns \nth(NWE -ALE)(3) XMC_NWE high to XMC_ALE invalid  3THCLK + 4.5  - ns \ntd(ALE -NOE)(3) XMC_ALE v alid before XMC_NOE low  - 3THCLK + 2 ns \nth(NOE -ALE)(3) XMC_NWE high to XMC_ALE invalid  3THCLK + 4.5  - ns \n(1) CL = 15 pF \n(2) Guaranteed by characterization results, not tested in  production.  \n(3) Guaranteed by design, not tested in  production.  \n5.3.12  I/O port characteristics  \nGeneral input/output characteristics  \nUnless otherwise specified, the parameters given in the table below are derived from tests performed \nunder the conditions summarized in Table 11 . All I/Os are CMOS and TTL compliant.  \nTable 37 I/O static characteristics  \nSymb  Parameter  Conditions  Min Typ Max Unit \nVIL I/O input low level voltage  - –0.3 - 0.28 * \nVDD + \n0.1 V \nVIH TC I/O input high level voltage  - \n0.31 * V DD + \n0.8 - VDD + 0.3  \nV FTa I/O input high leve l voltage  Analog mode  \nFT I/O input high level voltage  - \n- 5.5 \nFTa I/O input high level voltage  Input floating, input  pull-\nup, or input pull -down \nmode  \nVhys TC I/O Schmitt trigger voltage  \nhysteresis(1) \n- 200 - - mV \nFT and FTa I/O Schmitt tri gger \nvoltage hysteresis(1) 5% V DD - - - \nIlkg Input leakage current(2) VSS ≤ V IN ≤ V DD \nTC I/Os  - - ±1 \nμA \nVSS ≤ V IN ≤ 5.5V  \nFT and FTa I/O  - - ±1 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   64 / 87  \nRPU Weak pull -up equivalent resistor  VIN = V SS 60 75 110 kΩ \nRPD Weak pull -down equivalent  \nresistor(3) VIN = V DD 60 75 120 kΩ \nCIO I/O pin capacitance  - - 9 - pF \n(1) Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.  \n(2) Leakage could be higher than max if negative current is injected on adjacent  pins. \n(3) The pull -down r esistor of BOOT0 exists  permanently.  \nAll I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover \nmore than the strict CMOS -technology or TTL parameters.  \nOutput driving current  \nIn the user application, the number of  I/O pins which can drive current must be limited to respect the \nabsolute maximum rating specified in Section 5.2: \n\uf06c The sum of the currents sourced by all I/Os on V DD, plus the maximum Run consumption of the MCU \nsourced on V DD, cannot exceed the absolute  maximum rating I VDD (see Table  9). \n\uf06c The sum of the currents sunk by all I/Os on V SS, plus the maximum Run consumption of the MCU sunk \non V SS, cannot exceed the absolute maximum rating I VSS (see Table 9). \nOutput voltage levels  \nUnless otherwise specified, the parameters given in the table below are derived from tests performed \nunder ambient temperature and V DD supply voltage conditions summarized in Table 11 . All I/Os are \nCMOS and TTL compliant.  \nTable 38 Output voltage characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \nMaximum sourcing/sinking stregth  \nVOL Output low level vo ltage \nCMOS standard, I IO = 15 mA  - 0.4 \nV \nVOH Output high level voltage  VDD-0.4 - \nVOL Output low level voltage  \nTTL standard, I IO = 6 mA  - 0.4 \nV \nVOH Output high level voltage  2.4 - \nVOL(1) Output low level voltage  \nIIO = 45 mA  - 1.3 \nV \nVOH(1) Output hi gh level voltage  VDD-1.3 - \nLarge sourcing/sinking stregth  \nVOL Output low level voltage  \nCMOS standard, I IO = 6 mA  - 0.4 \nV \nVOH Output high level voltage  VDD-0.4 - \nVOL Output low level voltage  \nTTL standard, I IO = 3 mA  - 0.4 \nV \nVOH Output high level vo ltage 2.4 - \nVOL(1) Output low level voltage  IIO = 20 mA  - 1.3 V \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   65 / 87  \nVOH(1) Output high level voltage  VDD-1.3 - \nNormal sourcing/sinking stregth  \nVOL Output low level voltage  \nCMOS standard, I IO = 4 mA  - 0.4 \nV \nVOH Output high level voltage  VDD-0.4 - \nVOL Output low level voltage  \nTTL standard, I IO = 2 mA  - 0.4 \nV \nVOH Output high level voltage  2.4 - \nVOL(1) Output low level voltage  \nIIO = 10 mA  - 1.3 \nV \nVOH(1) Output high level voltage  VDD-1.3 - \n(1) Guaranteed by characterization results.  \nInput AC char acteristics  \nThe definition and values of input AC characteristics are given as follows.  \nUnless otherwise specified, the parameters given below are derived from tests performed under the \nambient temperature and V DD supply voltage conditions summarized in Table 11 . \nTable 39 Input AC characteristics  \nSymbol  Parameter  Min Max Unit \ntEXTIpw Pulse width of external signals detected by the EXTI \ncontroller  10 - ns \n5.3.13  NRST pin characteristics  \nThe NRST pin input dr iver uses CMOS technology. It is connected to a permanent pull -up resistor, RPU \n(see the table below).  \nUnless otherwise specified, the parameters given in the table below are derived from tests performed \nunder ambient temperature and V DD supply voltage con ditions summarized in Table 11 . \nTable 40 NRST pin characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIL(NRST )(1) NRST input low level voltage  - -0.5 - 0.8 \nV \nVIH(NRST)(1) NRST input high l evel voltage  - 2 - VDD + 0.3  \nVhys(NRST)  NRST Schmitt trigger voltage  \nhysteresis  -  \n- 500 - mV \nRPU Weak pull -up equivalent \nresistor  VIN = V SS 30 40 50 kΩ \nVF(NRST)(1) NRST input filtered pulse  - - 24 33.3 μs \nVNF(NRST)(1) NRST input not filtered pulse  - 66.7 46 - μs \n(1) Guaranteed by  design.  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   66 / 87  \nFigure 28 Recommended NRST pin protection  \n \n(1) The reset network protects the device agains t parasitic  resets.  \n(2) The user  must ensure  that the  level on the NRST  pin can go below  the VIL (NRST) max  level \nspecified  in Table  40. Otherwise the reset will not be taken into account by the  device.  \n5.3.14  TMR timer characteristics  \nThe parameters given in the table below are guaranteed by design.  \nRefer to 5.3.1 2 I/O port characteristics for details on the input/output alternate functi on characteristics \n(output compare, input capture, external clock, PWM output).  \nTable 41 TMRx(1) characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \ntres(TMR)  Timer resolution tim  - 1 - tTMRxCLK  \nfTMRxCLK  = 180MHZ  5.6 - ns \nfEXT Timer external clock frequency \non CH1 to CH4  - 0 fTMRxCLK /2 MHz \n0 50 MHz \n(1) TMRx is used as a general term to refer to the TMR1 to  TMR14.  \n5.3.15  Communications interfaces  \nI2C interface characteristics  \nThe V84XXX I2C interface meets the requirements of the standard I2C communication protocol with \nthe following restrictions: the I/O pins SDA and SCL mapped to are not ”true” open -drain.  \nWhen configured as open -drain, the PMOS connected between the I/O pin and V DD is disabled, but is \nstill present.  \nThe I2C char acteristics are described in the table below. Refer also to 5.3.1 2 I/O port characteristics  \nfor more details on the input/output alternate function characteristics (SDA and SCL).  \n \nTable 42 I2C characteristics  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   67 / 87  \nSymbol  Parameter  Standard mode \nI2C(1)(2) Fast mode I2C(1)(2) Unit \nMin Max Min Max \ntw(SCLL)  SCL clock low time  4.7 - 1.3 - \nμs \ntw(SCLH)  SCL clock high time  4.0 - 0.6 - \ntsu(SDA)  SDA setup time  250 - 100 - \nns th(SDA) SDA data hold time  - 3450(3) - 900(3) \ntr(SDA) \ntr(SCL) SDA and SCL rise time  - 1000 - 300 \ntf(SDA)  \ntf(SCL) SDA and SCL fall time  - 300 - 300 \nth(STA) Start condition hold time  4.0 - 0.6 - \nμs \ntsu(STA) Repeated Start condition setup time  4.7 - 0.6 - \ntsu(STO)  Stop condition setup time  4.0 - 0.6 - μs \ntw(STO:STA)  Stop to Start condition time (bus \nfree) 4.7 - 1.3 - μs \nCb Capacitive load for each bus line  - 400 - 400 pF \n(1) Guaranteed by design, not tested in production.  \n(2) fPCLK1 must be at least 2 MHz  to achieve  standard  mode  I2C frequencies.  It must be at least 4 MHz to \nachieve the fast mode I2C frequencies.  \n(3) The device  must internally  provide a  hold time of at least  300ns  for the  SDA signal  in order  to bridge  \nthe undefined region on the falling edge o f SCL.  \nFigure 29 I2C bus AC waveforms and measurement circuit(1) \n \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   68 / 87  \n(1) Measurement points are done at CMOS levels: 0.3V DD and 0.7V DD. \nTable 43 SCL frequency (f PCLK1 = 36 MHz, V DD = 3.3 V)(1)(2) \nfSCL(kHz)  I2C_CLKCTRL value  \nRP = 4.7 kΩ  \n400 0x801E  \n300 0x8028  \n200 0x803C  \n100 0x00B4  \n50 0x0168  \n20 0x0384  \n(1) RP = External pull -up resistance, f SCL = I2C speed.  \n(2) For speeds around 200 kHz, the tolerance on the achieved speed is of ± 5%. For other speed ranges, \nthe to lerance on the achieved speed ± 2%. These variations depend on the accuracy of the external \ncomponents used to design the  application.  \nSPI-I2S characteristics  \nUnless otherwise specified, the parameters given in Table 4 4 for SPI or in Table 4 5 for I2S are derived \nfrom tests performed under ambient temperature, f PCLKx frequency and V DD supply voltage conditions \nsummarized in Table 11 . \nRefer to 5.3.1 2 I/O port characteristics for more details on the input/output alternate function \ncharacteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I2S). \nTable 44 SPI characteristic s \nSymbol  Parameter  Conditions  Min Max Unit \nfSCK \n(1/t c(SCK))(1) SPI clock frequency(2)(3) Master mode  - 36 \nMHz \nSlave mode  - fPCLK/2 \ntr(SCK) \ntf(SCK) SPI clock rise and fall \ntime Capacitive load: C = 30 pF  - 8 ns \ntsu(NSS)  (1) NSS setup time  Slave mode  4tPCLK - ns \nth(NSS)(1) NSS hold time  Slave mode  2tPCLK - ns \ntw(SCKH)(1) \ntw(SCKL)(1) SCK high and low time  Master mode, f PCLK = 90 MHz,  \nprescaler = 4  22 32 ns \ntsu(MI )(1) \nData input setup time  Master mode  5 - \nns \ntsu(SI ) (1) Slave mode  5 - \nth(MI)(1) \nData input setup time  Master mode  5 - \nns \nth(SI) (1) Slave mode  4 - \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   69 / 87  \nta(SO)(1)(4) Data output access time  Slave mode, f PCLK = 20 MHz  0 3tPCLK ns \ntdis(SO)(1)(5) Data output disable time  Slave mode  2 10 ns \ntv(SO)(1) Data output valid time  Slave mode (after  enable edge)  - 25 ns \ntv(MO)(1) Data output valid time  Master mode (after enable edge)  - 5 ns \nth(SO)(1) \nData output hold time  Slave mode (after enable edge)  15 - \nns \nth(MO )(1) Master mode (after enable edge)  2 - \n(1) Guaranteed by characterization results,  not tested in  production.  \n(2) Min time is  for the minimum  time to  drive the output  and the max time is for the maximum  time to \nvalidate the  data. \n(3) Min time is  for the minimum  time to  invalidate  the output  and the max time is for the maximum  \ntime to put the dat a in Hi-Z. \nFigure 30 SPI timing diagram - slave mode and CPHA = 0  \n \nFigure 31 SPI timing diagram - slave mode and CPHA = 1(1) \n \n(1) Measurement points are done at CMOS levels: 0.3V DD and 0.7V DD. \nFigure 32 SPI timing diagram - master mode(1) \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   70 / 87  \n \n(1) Measurement points are done at CMOS levels: 0.3V DD and 0.7V DD. \nTable 45 I2S characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \nfCK \n1/tc(CK) I2S clock frequency  Master mode (data: 16 bits,  audio \nfrequency = 48 kHz)  1.522  1.525  \nMHz \nSlave mode  0 6.5 \ntr(CK) \ntf(CK) I2S clock rise and fall  \ntime Capacitive load: C = 50 pF  - 8 \nns tv(WS) (1) WS valid time  Master mode  3 - \nth(WS)(1) WS hold time  Master mode  2 - \ntsu(WS)(1) WS setup time  Slave mode  4 - \nth(WS)(1) WS hold time  Slave mode  0 - \ntw(CKH)(1) \nCK high and low time  Master f PCLK = 16 MHz,  audio \nfrequency = 48 kHz  312.5  - \ntw(CKL)(1) 345 - \ntsu(SD_MR)(1) \nData input setup time  Master receiver  6.5 - \ntsu(SD_SR)(1) Slave receiver  1.5 - \nth(SD_MR)(1)(2) \nData input hold time  Master receiver  0 - \nth(SD_SR)(1)(2) Slave receiver  0.5 - \ntv(SD_ST)  (1)(2) Data output valid \ntime Slave transmitter (after enable \nedge)  - 18 \nth(SD_ST)(1) Data output hold time  Slave transmitter (after enable \nedge)  11 - \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   71 / 87  \ntv(SD_MT)(1)(2) Data output valid \ntime Master transmitter (after enable \nedge)  - 3 \nth(SD_MT)(1) Data output hold time  Master transmitter (after enable \nedge)  0 - \n(1) Guaranteed by design and/or characterization  results. \n(2) Depends on f PCLK. For example, if f PCLK=8 MHz, then T PCLK = 1/f PCLK =125  ns. \nFigure 33 I2S slave timing diagram (Philips protocol)(1) \n \n(1) Measurement points are done at CMOS levels: 0.3V DD and 0.7V DD. \n(2) LSB transmit/receive  of the previously  transmitted  byte. No LSB  transmit/receive  is sent before the  \nfirst byte. \nFigure 34 I2S master timing diagram (Philips protocol)(1) \n \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   72 / 87  \n(1) Measurement points are done at CMOS levels: 0.3V DD and 0.7V DD. \n(2) LSB transmit/receive  of the previously  transmitted  byte. No LSB  transmit/receive  is sent before the  \nfirst byte. \n \nUSB characteristics  \nTable 46 USB startup time  \nSymbol  Parameter  Max Unit \ntSTARTUP(1) USB transceiver startup time  1 μs \n(1) Guaranteed by desig n, not tested in production.  \nTable 47 USB DC electrical characteristics  \nSymbol  Parameter  Conditions  Min(1) Typ Max(1) Unit \nInput \nlevels  VDD USB operating voltage  - 3.0(2)  3.6 V \nVDI(3) Differential input \nsensitivity  I (USB_DP, US B_DM)  0.2  - \nV VCM(3) Differential common \nmode  \nrange  Includes V DI range  0.8  2.5 \nVSE(3) Single ended receiver  \nthreshold  - 1.3  2.0 \nOutput  \nlevels  VOL Static output level low  RL of 1.24 kΩ to 3.6 V(4) -  0.3 \nV \nVOH Static output level high  RL of 15 kΩ to V SS (4) 2.8  3.6 \nRPU USB_DP internal pull -up VIN = V SS 0.97 1.24 1.58 kΩ \n(1) All the voltages are measured from the local  groundpotential.  \n(2) The V84XXX  USB functionality  is ensured  down to 2.6 V but not the full USB electrical  characteristics \nwhich are degraded in the 2.6 to 3.0 V V DD voltage  range.  \n(3) Guaranteed by characterization results, not tested in  production.  \n(4) RL is the load connected on the USB  drivers.  \nFigure 35 USB timings: definition of data signal rise and fall time  \n \nTable 48 USB full -speed electrical characteristics  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   73 / 87  \nSymbol  Parameter  Conditions  Min(1) Max(1) Unit \ntr Rise time (2) CL ≤ 50 pF  4 20 ns \ntf Fall Time (2) CL ≤ 50 pF  4 20 ns \ntrfm Rise/ fall time matching  tr/tf 90 110 % \nVCRS Output signal crossover  \nvoltage  - 1.3 2.0 V \n(1) Guaranteed by design, not tested in  production.  \n(2) Measured  from 10% to 90% of the data signal.  For more detailed information,  please  refer to USB \nSpecification  - Chapter 7 (version 2.0).  \n \nCAN (controller area network) interface  \nRefer to 5.3.1 2 I/O port characteristics for more details on the input /output alternate function \ncharacteristics (CANx_TX and CANx_RX).  \n5.3.16  12-bit ADC characteristics  \nUnless otherwise specified, the parameters given in the table below are preliminary values derived from \ntests performed under ambient temperature, f PCLK2 frequency  and V DDA supply voltage conditions \nsummarized in Table 11 . \nNote: It is recommended to perform a calibration after each power -up. \nTable 49 ADC characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVDDA Power supply  - 2.6 - 3.6 V \nVREF+ Positive reference voltage(3) - 2.0 - VDDA V \nIDDA Current on the V DDA input pin  - - 380(1) 435 μA \nIVREF Current on the V REF+ input \npin(3) - - 200(1) 230 μA \nfADC ADC clock frequency  - 0.6 - 28 MHz \nfS(2) Sampli ng rate  - 0.05 - 2 MHz \nfTRIG(2) External trigger frequency  fADC = 28 MHz  - - 1.65 MHz \n- - - 17 1/fADC \nVAIN Conversion voltage range(3) - 0 (V SSA or VREF- \ntied to  ground))  - VREF+  V \nRAIN(2) External input impedance  - See Table 50 and Table 51 for \ndetails  Ω \nCADC(2) Internal sample and hold  \ncapacitor  - - 10 - pF \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   74 / 87  \ntCAL(2) Calibration time  fADC = 28 MHz  6.61 μs \n- 185 1/fADC \ntlat(2) Injection trigger conversion  \nlatency  fADC = 28 MHz  - - 107 ns \n- - - 3(3) 1/fADC \ntlatr(2) Regular trigger conversion  \nlatency  fADC = 28 MHz  - - 71.4 μs \n- - - 2(3) 1/fADC \ntS(2) Sampling time  fADC = 28 MHz  0.053  - 8.55 μs \n- 1.5 - 239.5  1/fADC \ntSTAB(2) Power -up time  - 42 1/fADC \ntCONV(2) Total conversio n time \n(including sampling time)  fADC = 28 MHz  0.5 - 9 μs \n- 14 to 252 (t S for sampling + 12.5 \nfor successive approximation)  1/fADC \n(1) Guaranteed by characterization results, not tested in production.  \n(2) Guaranteed by design, not tested in  production.  \n(3) For external triggers,  a delay  of 1/fPCLK2 must be added  to the latency  specified  in Table  49. \nTable 5 0 and Table 5 1 are used to determine the maximum external impe dance allowed for an error \nbelow 1/4 of LSB.  \nTable 50 RAIN max for f ADC = 14 MHz(1) \nTS (Cycle)  tS (μs) RAIN max (kΩ)  \n1.5 0.11 0.25 \n7.5 0.54 1.3 \n13.5 0.96 2.5 \n28.5 2.04 5.0 \n41.5 2.96 8.0 \n55.5 3.96 10.5 \n71.5 5.11 13.5 \n239.5  17.11 40 \n(1) Guaranteed by design.  \n \nTable 51 RAIN max for f ADC = 28 MHz(1) \nTS (Cycle)  tS (μs) RAIN max (kΩ)  \n1.5 0.05 0.1 \n7.5 0.27 0.6 \n13.5 0.48 1.2 \n28.5 1.02 2.5 \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   75 / 87  \n41.5 1.48 4.0 \n55.5 1.98 5.2 \n71.5 2.55 7.0 \n239.5  8.55 20 \n(1) Gu aranteed by design.  \nTable 52 ADC accuracy (V DDA = 3.0 to 3.6 V, V REF+ = V DDA, TA = 25 ° C)(1)(2) \nSymbol  Parameter  Test Conditions  Typ Max(3) Unit \nET Total unadjusted error  fPCLK2 = 56 MHz,  ± 1.5 ±3  \nEO Offset error  fADC = 28 MHz, R AIN < 10 kΩ,  +0.5 ± 1.5  \nEG Gain error  VDDA = 3.0 to 3.6 V, T A = 25 ° C  +1 +2/-0.5 LSB \nED Differential linearity error  Measurements made after ADC \ncalibration  ± 0.6 ± 0.9  \nEL Integral linearity error  VREF+ = V DDA ± 0.8 ± 1.5  \n(1) ADC DC accuracy values are measur ed after internal  calibration.  \n(2) ADC Accuracy vs. Negative Injection Current: Injecting negative current on any analog input pins \nshould be avoided as this significantly reduces the accuracy of the conversion being performed on \nanother analog input. It is re commended to add a Schottky diode (pin to ground) to analog pins which \nmay potentially inject negative  current.  \n(3) Guaranteed by characterization results, not tested in  production.  \n \nTable 53 ADC accuracy (V DDA = 2.6 to 3.6 V, T A = -40 to +85 °C)(1)(2) \nSymbol  Parameter  Test Conditions  Typ Max(3) Unit \nET Total unadjusted error  \nfPCLK2 = 56 MHz,  fADC = 28 MHz, R AIN < \n10 kΩ, V DDA = 2.6 to 3.6 V  \nMeasurements made after ADC \ncalibration  ±2 ±4  \nEO Offset error  +0.5 ±2  \nEG Gain error  +1 +3/-1 LSB \nED Differential linearity error  ± 0.6 ±1  \nEL Integral linearity error  ±1 ± 1.8  \n(1) ADC DC accuracy values are measured after internal  calibration.  \n(2) ADC Accuracy vs. Negative Injection Current: Injecting negative current on any analog input pins \nshould  be avoided as this significantly reduces the accuracy of the conversion being performed on \nanother analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which \nmay potentially inject negative  current.  \n(3) Guaranteed by characte rization results, not tested in  production.  \n \nFigure 36 ADC accuracy characteristics  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   76 / 87  \n \n(1) Example of an actual transfer  curve.  \n(2) Ideal transfer  curve.  \n(3) End point correlation  line. \n(4) ET = Maximum deviation between the actual and the ideal tr ansfer curves. EO = Deviation between \nthe first actual transition and the first ideal one. EG = Deviation between the last ideal transition and \nthe last actual one. ED = Maximum deviation between actual steps and the ideal  one. \nEL = Maximum deviation betwe en any actual transition and the end point correlation line.  \nFigure 37 Typical connection diagram using the ADC  \n \n(1) Refer to Table 49 for the values of R AIN and CADC. \n(2) Cparasitic represents the capacit ance of the PCB (dependent on soldering and PCB layout quality) \nplus the pad capacitance (roughly 7 pF). A high C parasitic value will downgrade conversion accuracy. \nTo remedy this, f ADC should be  reduced.  \n \nGeneral PCB design guidelines  \nPower supply decoupl ing should be performed as shown in Figure 38 . The 100 nF capacitors should be \nceramic (good quality). They should be placed them as close as possible to the chip.  \n \nFigure 38 Power supply and refere nce decoupling (V REF+ not connected to V DDA) \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   77 / 87  \n \n5.3.17  Temperature sensor characteristics  \nTable 54 Temperature sensor characteristics  \nSymbol  Parameter  Min Typ Max Unit \nTL(1) VSENSE linearity with temperature  - ±1 ±2 ºC \nAvg_Slope(1) (2) Average slope  -4.14 -4.26 -4.37 mV/º C  \nV25(1)(2) Voltage at 25 º C  1.17 1.27 1.37 V \ntSTART(3) Startup time  - - 100 μs \nTS_temp(3)(4) ADC sampling time when reading the \ntemperature  - 8.6 17.1 μs \n(1) Guaranteed by characterization results, not tested in productio n. \n(2) The temperature sensor output voltage changes linearly with temperature. The offset of this line \nvaries from chip to chip due to process variation (up to 50 ° C from one chip to another). The internal \ntemperature sensor is more suited to applications tha t detect temperature variations instead of \nabsolute temperatures. If accurate temperature readings are needed, an external temperature sensor \npart should be  used.  \n(3) Guaranteed by design, not tested in  production.  \n(4) Shortest sampling time can be determined in t he application by multiple  iterations.  \n \nObtain the temperature using the following formula:  \nTemperature (in ° C) = {(V 25 - VSENSE) / Avg_Slope} + 25. Where,  \nV25 = V SENSE value for 25°  C and  \nAvg_Slope = Average Slope for curve between Temperature vs. V SENSE (given in mV/°  C).  \n \nFigure 39 VSENSE vs. temperature  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   78 / 87  \n \n \n ESD electricial  character  \nTable 55 ESD electricial parameter  \nVESD Human Body Model(HBM)  -4000 4000 V \nCharged Device Model(CDM)  -1000 1000 V \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   79 / 87  \n stroa ge \n Hmidity  sensitivity  \nTable 56 MSL summary  \nMSL Out-of-bag floor life  Comments  \n1 Unlimited  ≤30°C / 85%RH  \n2 1 year  ≤30°C / 60%RH  \n2a 4 weeks  ≤30°C / 60%RH  \n3 168 hours  ≤30°C / 60%RH  \n4 72 hours  ≤30°C / 60%RH  \n5 48 hours  ≤30°C / 60% RH \n5a 24 hours  ≤30°C / 60%RH  \n6 Time on Label(TOL)  ≤30°C / 60%RH  \nNote: The moisture sensitivity level of V84XXX is MSL3.  \n Storage  conditions  \nTable 57 Bagged storage conditions  \nPackaging method  method Vacuum  \nStorage temperature  -55° C ~150° C  \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   80 / 87  \n Reflow soldering  process  \nAll Wangao chips provided to customers are lead -free RoHS compliant products.  \nThe reflow soldering process recommended in this article is a lead -free reflow soldering process, which \nis suitable for the pure lead -free process of lead -free solder paste. If customers need to use lead solder \npaste, please contact the smart chip FAE connect.  \nSee Table 58 for lead -free reflow profile conditions. This table is for reference only.  \nTable 58 Reflow profil e conditions  \n QTI typical SMT reflow profile conditions(for reference only)  \nStep Reflow condition  \nEnvironment  N2 purge reflow usage (yes/no)  Yes, N2 purge used  \nIf yes, O2 ppm level  O2 < 1500 ppm  \nA Preheat ramp up temperature range  25° C -> 150° C  \nB Preheat ramp up rate  1.5~2.5 ° C /sec  \nC Soak temperature range  150° C -> 190° C  \nD Soak time  80~110 sec  \nE Liquidus temperature  217° C  \nF Time above liquidus  60-90 sec  \nG Peak temperature  240-250° C  \nH Cool down temperature rate  ≤4°C /sec  \nThe figure below shows  a typical lead -free reflow mode.  \n \nFigure 40 A typical lead -free reflow mode  \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   81 / 87  \n Package  information  \n LQFP100 package  information  \nFigure 41 LQFP100 – 14 x 14 mm 100 pin low -profile quad flat package outline  \n \n(1) Drawing is not in  scale.  \nSymbol  millimeters  inches(1) \nMin Typ Max Min Typ Max \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   82 / 87  \nA - - 1.60 - - 0.063  \nA1 0.05 - 0.15 0.002  - 0.006  \nA2 1.35 1.40 1.45 0.053  0.055  0.057  \nb 0.17 0.20 0.26 0.007  0.008  0.010  \nc 0.10 0.127  0.20 0.004  0.005  0.008  \nD 16.00 BSC . 0.630 BSC.  \nD1 14.00 BSC.  0.551 BSC.  \nE 16.00 BSC.  0.630 BSC.  \nE1 14.00 BSC.  0.551 BSC.  \ne 0.50 BSC.  0.020 BSC.  \nL 0.45 0.60 0.75 0.018  0.024  0.030  \nL1 1.00 REF.  0.039 REF.  \n(1) Values in inches are converted from mm and rounded to 3 decimal digits.  \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   83 / 87  \n LQFP128 package  information  \nFigure 42 LQFP128 – 14 x 14 mm 128 pin low -profile quad flat package outline  \n \n(1) Drawing is not in  scale.  \nSymbol  millimeters  inches(1) \nMin Typ Max Min Typ Max \nA - - 1.60 - - 0.063  \nA1 0.05 - 0.15 0.002  - 0.006  \nA2 1.35 1.40 1.45 0.053  0.055  0.057  \nb 0.13 - 0.23 0.005  - 0.009  \nc 0.09 - 0.20 0.004  - 0.008  \nD 16.00BSC  0.630BSC  \nD1 14.00BSC  0.551BSC  \nE 16.00BSC  0.630BSC  \nE1 14.00BSC  0.551BSC  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   84 / 87  \ne 0.40BSC  0.016BSC  \nL 0.45 0.60 0.75 0.018  0.024  0.030  \nL1 1.00 REF.  0.039 REF.  \nθ 0∘ 3.5∘ 7∘ 0∘ 3.5∘ 7∘ \nY 0.08 0.003  \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   85 / 87  \n QFN48 package  information  \n \nFigure 43 QFN48 – 7 x 7 mm 48 pin low -profile quad flat package outline  \n(1) Drawing is not in  scale.  \n \nJEDEC  PACKAGE TYPE  \nMO-220 \nPKG CODE  VQFN（Y748） \nSYMBOLS  MIN. NOM.  MAX. \nA 0.80 0.85 0.90 \nA1 0.00 0.02 0.05 \nA3 0.203 REF  \nb 0.20 0.25 0.30 \nD 7.00 BSC  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   86 / 87  \nE 7.00 BSC  \ne 0.50 BSC  \n \nPAD SIZE  D2 E2 L K LEAD \nFINISH  JEDEC \nCODE  \nMIN. NOM.  MAX. MIN. NOM.  MAX. MIN. NOM.  MAX. MIN. NOM.  MAX. Pure \nTin PPF  \n224X22*  \nMIL 5.25 5.30 5.35 5.25 5.30 5.35 0.35 0.40 0.45 0.20 - - V X N/A \n \n  \nVangotech\nV84XXX User Manual   \n  Hangzhou Vango Technologies, Inc.   87 / 87  \n Thermal  characteristics  \nThe maximum chip junction temperature (T Jmax) must never exceed the values given in Table 11 . \nThe maximum chip -junction temperatu re, T Jmax, in degrees Celsius, may be calculated using the \nfollowing equation:  \nTjmax = T amax + (P dmax x Θ JA) \nWhere:  \n\uf06c Tamax is the maximum ambient temperature in  ° C, \n\uf06c ΘJA is the package junction -to-ambient thermal resistance, in  ° C/W,  \n\uf06c Pdmax is the sum of P INTmax and P I/Omax (Pdmax = P INTmax + PI/Omax), \n\uf06c PINTmax is the product  of IDD and VDD, expressed  in Watts.  This is the maximum  chip internal power. \nPI/Omax represents the maximum power dissipation on output pins  where:  \nPI/Omax = Σ(V OL x IOL) + Σ((V DD – VOH) x IOH), \ntaking into account the actual V OL / IOL and V OH / IOH of the I/Os at low and high level in the application.  \nTable 59 Package thermal characteristics  \nsymbol  Parameter  value  unit \nΘJA Thermal impedance from junction to \nenviron ment 53.6 ° C/W  \n \n \nVangotech\n'}]
!==============================================================================!
### V8410C Summary

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Operating Voltage: 2.6V to 3.6V
  - Backup Voltage (VBAT): 1.8V to 3.6V

- **Current Ratings:**
  - Maximum current into VDD/VDDA: 150 mA
  - Maximum current out of VSS: 150 mA
  - Output current per I/O pin: ±25 mA

- **Power Consumption:**
  - Typical current consumption in Run mode (180 MHz): 57.6 mA (all peripherals enabled)
  - Typical current consumption in Sleep mode: 41.9 mA (all peripherals enabled)
  - Maximum current consumption in Run mode (180 MHz): 68.2 mA (all peripherals enabled)

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - LQFP128 (14 x 14 mm, 128 pins)

- **Special Features:**
  - ARM® Cortex®-M4F core with FPU and DSP instructions
  - 1024 KB Flash memory with SPIM interface for external memory expansion (up to 16 MB)
  - 1 x 12-bit ADC with up to 16 channels
  - Up to 17 communication interfaces including USB 2.0, CAN, I2C, SPI, and USART
  - Low power modes: Sleep, Stop, and Standby
  - Integrated power-on reset (POR) and programmable voltage detector (PVD)

- **Moisture Sensitive Level (MSL):**
  - MSL3 (1 year at ≤30°C / 60% RH)

**Description:**
The V8410C is a high-performance microcontroller based on the ARM® Cortex®-M4F architecture, featuring a floating-point unit (FPU) and digital signal processing (DSP) capabilities. It operates at a maximum frequency of 180 MHz and includes a variety of integrated peripherals, including timers, communication interfaces, and an analog-to-digital converter (ADC). The device is designed for applications requiring efficient processing and low power consumption.

**Typical Applications:**
The V8410C microcontroller is suitable for a wide range of applications, including:
- **Industrial Automation:** Control systems, motor control, and sensor interfacing.
- **Consumer Electronics:** Smart home devices, wearables, and IoT applications.
- **Automotive:** Advanced driver-assistance systems (ADAS) and vehicle control systems.
- **Medical Devices:** Patient monitoring systems and diagnostic equipment.
- **Communication Systems:** Data acquisition and processing in communication devices.

This microcontroller's combination of processing power, memory capacity, and versatile I/O options makes it ideal for embedded systems that require real-time processing and efficient power management.