//   Ordt 190524.01 autogenerated file 
//   Input: /aha/garnet/global_controller/systemRDL/rdl_models/glc.rdl.final
//   Parms: /aha/garnet/global_controller/systemRDL/ordt_params/glc.parms
//   Date: Wed Oct 02 13:47:46 PDT 2024
//

//
//---------- module glc_jrdl_decode
//
module glc_jrdl_decode
(
  clk,
  reset,
  h2d_pio_dec_address,
  h2d_pio_dec_write_data,
  h2d_pio_dec_write,
  h2d_pio_dec_read,
  l2d_test_r,
  l2d_global_reset_r,
  l2d_cgra_stall_r,
  l2d_glb_clk_en_master_r,
  l2d_glb_clk_en_bank_master_r,
  l2d_glb_pcfg_broadcast_stall_r,
  l2d_stream_start_pulse_r,
  l2d_pc_start_pulse_r,
  l2d_strm_f2g_ier_r,
  l2d_strm_g2f_ier_r,
  l2d_par_cfg_g2f_ier_r,
  l2d_global_ier_r,
  l2d_strm_f2g_isr_r,
  l2d_strm_g2f_isr_r,
  l2d_par_cfg_g2f_isr_r,
  l2d_global_isr_r,
  l2d_cgra_config_addr_r,
  l2d_cgra_config_wr_data_r,
  l2d_cgra_config_write_r,
  l2d_cgra_config_read_r,
  l2d_cgra_config_rd_data_r,
  l2d_glb_flush_crossbar_r,

  d2h_dec_pio_read_data,
  d2h_dec_pio_ack,
  d2h_dec_pio_nack,
  d2l_test_w,
  d2l_test_we,
  d2l_test_re,
  d2l_global_reset_w,
  d2l_global_reset_we,
  d2l_global_reset_re,
  d2l_cgra_stall_w,
  d2l_cgra_stall_we,
  d2l_cgra_stall_re,
  d2l_glb_clk_en_master_w,
  d2l_glb_clk_en_master_we,
  d2l_glb_clk_en_master_re,
  d2l_glb_clk_en_bank_master_w,
  d2l_glb_clk_en_bank_master_we,
  d2l_glb_clk_en_bank_master_re,
  d2l_glb_pcfg_broadcast_stall_w,
  d2l_glb_pcfg_broadcast_stall_we,
  d2l_glb_pcfg_broadcast_stall_re,
  d2l_stream_start_pulse_w,
  d2l_stream_start_pulse_we,
  d2l_stream_start_pulse_re,
  d2l_pc_start_pulse_w,
  d2l_pc_start_pulse_we,
  d2l_pc_start_pulse_re,
  d2l_strm_f2g_ier_w,
  d2l_strm_f2g_ier_we,
  d2l_strm_f2g_ier_re,
  d2l_strm_g2f_ier_w,
  d2l_strm_g2f_ier_we,
  d2l_strm_g2f_ier_re,
  d2l_par_cfg_g2f_ier_w,
  d2l_par_cfg_g2f_ier_we,
  d2l_par_cfg_g2f_ier_re,
  d2l_global_ier_w,
  d2l_global_ier_we,
  d2l_global_ier_re,
  d2l_strm_f2g_isr_w,
  d2l_strm_f2g_isr_we,
  d2l_strm_f2g_isr_re,
  d2l_strm_g2f_isr_w,
  d2l_strm_g2f_isr_we,
  d2l_strm_g2f_isr_re,
  d2l_par_cfg_g2f_isr_w,
  d2l_par_cfg_g2f_isr_we,
  d2l_par_cfg_g2f_isr_re,
  d2l_global_isr_w,
  d2l_global_isr_we,
  d2l_global_isr_re,
  d2l_cgra_config_addr_w,
  d2l_cgra_config_addr_we,
  d2l_cgra_config_addr_re,
  d2l_cgra_config_wr_data_w,
  d2l_cgra_config_wr_data_we,
  d2l_cgra_config_wr_data_re,
  d2l_cgra_config_write_w,
  d2l_cgra_config_write_we,
  d2l_cgra_config_write_re,
  d2l_cgra_config_read_w,
  d2l_cgra_config_read_we,
  d2l_cgra_config_read_re,
  d2l_cgra_config_rd_data_w,
  d2l_cgra_config_rd_data_we,
  d2l_cgra_config_rd_data_re,
  d2l_glb_flush_crossbar_w,
  d2l_glb_flush_crossbar_we,
  d2l_glb_flush_crossbar_re );

  //------- inputs
  input    clk;
  input    reset;
  input     [6:2] h2d_pio_dec_address;
  input     [31:0] h2d_pio_dec_write_data;
  input    h2d_pio_dec_write;
  input    h2d_pio_dec_read;
  input     [31:0] l2d_test_r;
  input     [31:0] l2d_global_reset_r;
  input     [31:0] l2d_cgra_stall_r;
  input     [31:0] l2d_glb_clk_en_master_r;
  input     [31:0] l2d_glb_clk_en_bank_master_r;
  input     [31:0] l2d_glb_pcfg_broadcast_stall_r;
  input     [31:0] l2d_stream_start_pulse_r;
  input     [31:0] l2d_pc_start_pulse_r;
  input     [31:0] l2d_strm_f2g_ier_r;
  input     [31:0] l2d_strm_g2f_ier_r;
  input     [31:0] l2d_par_cfg_g2f_ier_r;
  input     [31:0] l2d_global_ier_r;
  input     [31:0] l2d_strm_f2g_isr_r;
  input     [31:0] l2d_strm_g2f_isr_r;
  input     [31:0] l2d_par_cfg_g2f_isr_r;
  input     [31:0] l2d_global_isr_r;
  input     [31:0] l2d_cgra_config_addr_r;
  input     [31:0] l2d_cgra_config_wr_data_r;
  input     [31:0] l2d_cgra_config_write_r;
  input     [31:0] l2d_cgra_config_read_r;
  input     [31:0] l2d_cgra_config_rd_data_r;
  input     [31:0] l2d_glb_flush_crossbar_r;

  //------- outputs
  output     [31:0] d2h_dec_pio_read_data;
  output    d2h_dec_pio_ack;
  output    d2h_dec_pio_nack;
  output     [31:0] d2l_test_w;
  output    d2l_test_we;
  output    d2l_test_re;
  output     [31:0] d2l_global_reset_w;
  output    d2l_global_reset_we;
  output    d2l_global_reset_re;
  output     [31:0] d2l_cgra_stall_w;
  output    d2l_cgra_stall_we;
  output    d2l_cgra_stall_re;
  output     [31:0] d2l_glb_clk_en_master_w;
  output    d2l_glb_clk_en_master_we;
  output    d2l_glb_clk_en_master_re;
  output     [31:0] d2l_glb_clk_en_bank_master_w;
  output    d2l_glb_clk_en_bank_master_we;
  output    d2l_glb_clk_en_bank_master_re;
  output     [31:0] d2l_glb_pcfg_broadcast_stall_w;
  output    d2l_glb_pcfg_broadcast_stall_we;
  output    d2l_glb_pcfg_broadcast_stall_re;
  output     [31:0] d2l_stream_start_pulse_w;
  output    d2l_stream_start_pulse_we;
  output    d2l_stream_start_pulse_re;
  output     [31:0] d2l_pc_start_pulse_w;
  output    d2l_pc_start_pulse_we;
  output    d2l_pc_start_pulse_re;
  output     [31:0] d2l_strm_f2g_ier_w;
  output    d2l_strm_f2g_ier_we;
  output    d2l_strm_f2g_ier_re;
  output     [31:0] d2l_strm_g2f_ier_w;
  output    d2l_strm_g2f_ier_we;
  output    d2l_strm_g2f_ier_re;
  output     [31:0] d2l_par_cfg_g2f_ier_w;
  output    d2l_par_cfg_g2f_ier_we;
  output    d2l_par_cfg_g2f_ier_re;
  output     [31:0] d2l_global_ier_w;
  output    d2l_global_ier_we;
  output    d2l_global_ier_re;
  output     [31:0] d2l_strm_f2g_isr_w;
  output    d2l_strm_f2g_isr_we;
  output    d2l_strm_f2g_isr_re;
  output     [31:0] d2l_strm_g2f_isr_w;
  output    d2l_strm_g2f_isr_we;
  output    d2l_strm_g2f_isr_re;
  output     [31:0] d2l_par_cfg_g2f_isr_w;
  output    d2l_par_cfg_g2f_isr_we;
  output    d2l_par_cfg_g2f_isr_re;
  output     [31:0] d2l_global_isr_w;
  output    d2l_global_isr_we;
  output    d2l_global_isr_re;
  output     [31:0] d2l_cgra_config_addr_w;
  output    d2l_cgra_config_addr_we;
  output    d2l_cgra_config_addr_re;
  output     [31:0] d2l_cgra_config_wr_data_w;
  output    d2l_cgra_config_wr_data_we;
  output    d2l_cgra_config_wr_data_re;
  output     [31:0] d2l_cgra_config_write_w;
  output    d2l_cgra_config_write_we;
  output    d2l_cgra_config_write_re;
  output     [31:0] d2l_cgra_config_read_w;
  output    d2l_cgra_config_read_we;
  output    d2l_cgra_config_read_re;
  output     [31:0] d2l_cgra_config_rd_data_w;
  output    d2l_cgra_config_rd_data_we;
  output    d2l_cgra_config_rd_data_re;
  output     [31:0] d2l_glb_flush_crossbar_w;
  output    d2l_glb_flush_crossbar_we;
  output    d2l_glb_flush_crossbar_re;


  //------- wire defines
  logic   [6:2] pio_dec_address;
  logic   [31:0] pio_dec_write_data;
  logic  pio_dec_read;
  logic  pio_dec_write;
  
  //------- reg defines
  logic   [31:0] d2l_test_w;
  logic  d2l_test_we;
  logic  d2l_test_re;
  logic   [31:0] d2l_global_reset_w;
  logic  d2l_global_reset_we;
  logic  d2l_global_reset_re;
  logic   [31:0] d2l_cgra_stall_w;
  logic  d2l_cgra_stall_we;
  logic  d2l_cgra_stall_re;
  logic   [31:0] d2l_glb_clk_en_master_w;
  logic  d2l_glb_clk_en_master_we;
  logic  d2l_glb_clk_en_master_re;
  logic   [31:0] d2l_glb_clk_en_bank_master_w;
  logic  d2l_glb_clk_en_bank_master_we;
  logic  d2l_glb_clk_en_bank_master_re;
  logic   [31:0] d2l_glb_pcfg_broadcast_stall_w;
  logic  d2l_glb_pcfg_broadcast_stall_we;
  logic  d2l_glb_pcfg_broadcast_stall_re;
  logic   [31:0] d2l_stream_start_pulse_w;
  logic  d2l_stream_start_pulse_we;
  logic  d2l_stream_start_pulse_re;
  logic   [31:0] d2l_pc_start_pulse_w;
  logic  d2l_pc_start_pulse_we;
  logic  d2l_pc_start_pulse_re;
  logic   [31:0] d2l_strm_f2g_ier_w;
  logic  d2l_strm_f2g_ier_we;
  logic  d2l_strm_f2g_ier_re;
  logic   [31:0] d2l_strm_g2f_ier_w;
  logic  d2l_strm_g2f_ier_we;
  logic  d2l_strm_g2f_ier_re;
  logic   [31:0] d2l_par_cfg_g2f_ier_w;
  logic  d2l_par_cfg_g2f_ier_we;
  logic  d2l_par_cfg_g2f_ier_re;
  logic   [31:0] d2l_global_ier_w;
  logic  d2l_global_ier_we;
  logic  d2l_global_ier_re;
  logic   [31:0] d2l_strm_f2g_isr_w;
  logic  d2l_strm_f2g_isr_we;
  logic  d2l_strm_f2g_isr_re;
  logic   [31:0] d2l_strm_g2f_isr_w;
  logic  d2l_strm_g2f_isr_we;
  logic  d2l_strm_g2f_isr_re;
  logic   [31:0] d2l_par_cfg_g2f_isr_w;
  logic  d2l_par_cfg_g2f_isr_we;
  logic  d2l_par_cfg_g2f_isr_re;
  logic   [31:0] d2l_global_isr_w;
  logic  d2l_global_isr_we;
  logic  d2l_global_isr_re;
  logic   [31:0] d2l_cgra_config_addr_w;
  logic  d2l_cgra_config_addr_we;
  logic  d2l_cgra_config_addr_re;
  logic   [31:0] d2l_cgra_config_wr_data_w;
  logic  d2l_cgra_config_wr_data_we;
  logic  d2l_cgra_config_wr_data_re;
  logic   [31:0] d2l_cgra_config_write_w;
  logic  d2l_cgra_config_write_we;
  logic  d2l_cgra_config_write_re;
  logic   [31:0] d2l_cgra_config_read_w;
  logic  d2l_cgra_config_read_we;
  logic  d2l_cgra_config_read_re;
  logic   [31:0] d2l_cgra_config_rd_data_w;
  logic  d2l_cgra_config_rd_data_we;
  logic  d2l_cgra_config_rd_data_re;
  logic   [31:0] d2l_glb_flush_crossbar_w;
  logic  d2l_glb_flush_crossbar_we;
  logic  d2l_glb_flush_crossbar_re;
  logic  pio_write_active;
  logic  pio_read_active;
  logic   [6:2] pio_dec_address_d1;
  logic   [31:0] pio_dec_write_data_d1;
  logic   [31:0] dec_pio_read_data;
  logic   [31:0] dec_pio_read_data_d1;
  logic  dec_pio_ack;
  logic  dec_pio_nack;
  logic  dec_pio_ack_next;
  logic  dec_pio_nack_next;
  logic  pio_internal_ack;
  logic  pio_internal_nack;
  logic  pio_external_ack;
  logic  pio_external_nack;
  logic  pio_external_ack_next;
  logic  pio_external_nack_next;
  logic  pio_no_acks;
  logic  pio_activate_write;
  logic  pio_activate_read;
  logic   [31:0] dec_pio_read_data_next;
  logic  external_transaction_active;
  
  
  //------- assigns
  assign  pio_dec_address = h2d_pio_dec_address;
  assign  pio_dec_write_data = h2d_pio_dec_write_data;
  assign  pio_dec_read = h2d_pio_dec_read;
  assign  pio_dec_write = h2d_pio_dec_write;
  assign  d2h_dec_pio_read_data = dec_pio_read_data;
  assign  d2h_dec_pio_ack = dec_pio_ack;
  assign  d2h_dec_pio_nack = dec_pio_nack;
  
  //------- combinatorial assigns for pio read data
  always_comb begin
    dec_pio_read_data = dec_pio_read_data_d1;
  end
  
  //------- reg assigns for pio read data
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      dec_pio_read_data_d1 <= #1  32'b0;
    end
    else begin
      dec_pio_read_data_d1 <= #1 dec_pio_read_data_next;
    end
  end
  
  //------- reg assigns for pio i/f
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      pio_write_active <= #1  1'b0;
      pio_read_active <= #1  1'b0;
    end
    else begin
      pio_write_active <= #1  pio_write_active ? pio_no_acks : pio_activate_write;
      pio_read_active <= #1  pio_read_active ? pio_no_acks : pio_activate_read;
      pio_dec_address_d1 <= #1   pio_dec_address;
      pio_dec_write_data_d1 <= #1  pio_dec_write_data;
    end
  end
  
  //------- combinatorial assigns for pio ack/nack
  always_comb begin
    pio_internal_nack = (pio_read_active | pio_write_active) & ~pio_internal_ack & ~external_transaction_active;
    dec_pio_ack_next = (pio_internal_ack | (pio_external_ack_next & external_transaction_active));
    dec_pio_nack_next = (pio_internal_nack | (pio_external_nack_next & external_transaction_active));
    pio_no_acks = ~(dec_pio_ack | dec_pio_nack | pio_external_ack | pio_external_nack);
    pio_activate_write = (pio_dec_write & ~(dec_pio_ack | dec_pio_nack));
    pio_activate_read = (pio_dec_read & ~(dec_pio_ack | dec_pio_nack));
  end
  
  //------- reg assigns for pio ack/nack
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      dec_pio_ack <= #1 1'b0;
      dec_pio_nack <= #1 1'b0;
      pio_external_ack <= #1  1'b0;
      pio_external_nack <= #1  1'b0;
    end
    else begin
      dec_pio_ack <= #1 dec_pio_ack ? 1'b0 : dec_pio_ack_next;
      dec_pio_nack <= #1 dec_pio_nack ? 1'b0 : dec_pio_nack_next;
      pio_external_ack <= #1 pio_external_ack_next;
      pio_external_nack <= #1 pio_external_nack_next;
    end
  end
  
  
  //------- address decode
  always_comb begin
    pio_internal_ack = 1'b0;
    external_transaction_active = 1'b0;
    pio_external_ack_next = 1'b0;
    pio_external_nack_next = 1'b0;
    dec_pio_read_data_next = 32'b0;
    
    d2l_test_w = pio_dec_write_data_d1  [31:0] ;
    d2l_test_we = 1'b0;
    d2l_test_re = 1'b0;
    d2l_global_reset_w = pio_dec_write_data_d1  [31:0] ;
    d2l_global_reset_we = 1'b0;
    d2l_global_reset_re = 1'b0;
    d2l_cgra_stall_w = pio_dec_write_data_d1  [31:0] ;
    d2l_cgra_stall_we = 1'b0;
    d2l_cgra_stall_re = 1'b0;
    d2l_glb_clk_en_master_w = pio_dec_write_data_d1  [31:0] ;
    d2l_glb_clk_en_master_we = 1'b0;
    d2l_glb_clk_en_master_re = 1'b0;
    d2l_glb_clk_en_bank_master_w = pio_dec_write_data_d1  [31:0] ;
    d2l_glb_clk_en_bank_master_we = 1'b0;
    d2l_glb_clk_en_bank_master_re = 1'b0;
    d2l_glb_pcfg_broadcast_stall_w = pio_dec_write_data_d1  [31:0] ;
    d2l_glb_pcfg_broadcast_stall_we = 1'b0;
    d2l_glb_pcfg_broadcast_stall_re = 1'b0;
    d2l_stream_start_pulse_w = pio_dec_write_data_d1  [31:0] ;
    d2l_stream_start_pulse_we = 1'b0;
    d2l_stream_start_pulse_re = 1'b0;
    d2l_pc_start_pulse_w = pio_dec_write_data_d1  [31:0] ;
    d2l_pc_start_pulse_we = 1'b0;
    d2l_pc_start_pulse_re = 1'b0;
    d2l_strm_f2g_ier_w = pio_dec_write_data_d1  [31:0] ;
    d2l_strm_f2g_ier_we = 1'b0;
    d2l_strm_f2g_ier_re = 1'b0;
    d2l_strm_g2f_ier_w = pio_dec_write_data_d1  [31:0] ;
    d2l_strm_g2f_ier_we = 1'b0;
    d2l_strm_g2f_ier_re = 1'b0;
    d2l_par_cfg_g2f_ier_w = pio_dec_write_data_d1  [31:0] ;
    d2l_par_cfg_g2f_ier_we = 1'b0;
    d2l_par_cfg_g2f_ier_re = 1'b0;
    d2l_global_ier_w = pio_dec_write_data_d1  [31:0] ;
    d2l_global_ier_we = 1'b0;
    d2l_global_ier_re = 1'b0;
    d2l_strm_f2g_isr_w = pio_dec_write_data_d1  [31:0] ;
    d2l_strm_f2g_isr_we = 1'b0;
    d2l_strm_f2g_isr_re = 1'b0;
    d2l_strm_g2f_isr_w = pio_dec_write_data_d1  [31:0] ;
    d2l_strm_g2f_isr_we = 1'b0;
    d2l_strm_g2f_isr_re = 1'b0;
    d2l_par_cfg_g2f_isr_w = pio_dec_write_data_d1  [31:0] ;
    d2l_par_cfg_g2f_isr_we = 1'b0;
    d2l_par_cfg_g2f_isr_re = 1'b0;
    d2l_global_isr_w = pio_dec_write_data_d1  [31:0] ;
    d2l_global_isr_we = 1'b0;
    d2l_global_isr_re = 1'b0;
    d2l_cgra_config_addr_w = pio_dec_write_data_d1  [31:0] ;
    d2l_cgra_config_addr_we = 1'b0;
    d2l_cgra_config_addr_re = 1'b0;
    d2l_cgra_config_wr_data_w = pio_dec_write_data_d1  [31:0] ;
    d2l_cgra_config_wr_data_we = 1'b0;
    d2l_cgra_config_wr_data_re = 1'b0;
    d2l_cgra_config_write_w = pio_dec_write_data_d1  [31:0] ;
    d2l_cgra_config_write_we = 1'b0;
    d2l_cgra_config_write_re = 1'b0;
    d2l_cgra_config_read_w = pio_dec_write_data_d1  [31:0] ;
    d2l_cgra_config_read_we = 1'b0;
    d2l_cgra_config_read_re = 1'b0;
    d2l_cgra_config_rd_data_w = pio_dec_write_data_d1  [31:0] ;
    d2l_cgra_config_rd_data_we = 1'b0;
    d2l_cgra_config_rd_data_re = 1'b0;
    d2l_glb_flush_crossbar_w = pio_dec_write_data_d1  [31:0] ;
    d2l_glb_flush_crossbar_we = 1'b0;
    d2l_glb_flush_crossbar_re = 1'b0;
    
    casez(pio_dec_address_d1)
    //  Register: test     Address: 0x0     External: false
    5'b00000:
      begin
        d2l_test_we = pio_write_active & ~dec_pio_ack;
        d2l_test_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_test_r;
      end
    //  Register: global_reset     Address: 0x4     External: false
    5'b00001:
      begin
        d2l_global_reset_we = pio_write_active & ~dec_pio_ack;
        d2l_global_reset_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_global_reset_r;
      end
    //  Register: cgra_stall     Address: 0x8     External: false
    5'b00010:
      begin
        d2l_cgra_stall_we = pio_write_active & ~dec_pio_ack;
        d2l_cgra_stall_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_cgra_stall_r;
      end
    //  Register: glb_clk_en_master     Address: 0xc     External: false
    5'b00011:
      begin
        d2l_glb_clk_en_master_we = pio_write_active & ~dec_pio_ack;
        d2l_glb_clk_en_master_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_glb_clk_en_master_r;
      end
    //  Register: glb_clk_en_bank_master     Address: 0x10     External: false
    5'b00100:
      begin
        d2l_glb_clk_en_bank_master_we = pio_write_active & ~dec_pio_ack;
        d2l_glb_clk_en_bank_master_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_glb_clk_en_bank_master_r;
      end
    //  Register: glb_pcfg_broadcast_stall     Address: 0x14     External: false
    5'b00101:
      begin
        d2l_glb_pcfg_broadcast_stall_we = pio_write_active & ~dec_pio_ack;
        d2l_glb_pcfg_broadcast_stall_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_glb_pcfg_broadcast_stall_r;
      end
    //  Register: stream_start_pulse     Address: 0x18     External: false
    5'b00110:
      begin
        d2l_stream_start_pulse_we = pio_write_active & ~dec_pio_ack;
        d2l_stream_start_pulse_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_stream_start_pulse_r;
      end
    //  Register: pc_start_pulse     Address: 0x1c     External: false
    5'b00111:
      begin
        d2l_pc_start_pulse_we = pio_write_active & ~dec_pio_ack;
        d2l_pc_start_pulse_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_pc_start_pulse_r;
      end
    //  Register: strm_f2g_ier     Address: 0x20     External: false
    5'b01000:
      begin
        d2l_strm_f2g_ier_we = pio_write_active & ~dec_pio_ack;
        d2l_strm_f2g_ier_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_strm_f2g_ier_r;
      end
    //  Register: strm_g2f_ier     Address: 0x24     External: false
    5'b01001:
      begin
        d2l_strm_g2f_ier_we = pio_write_active & ~dec_pio_ack;
        d2l_strm_g2f_ier_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_strm_g2f_ier_r;
      end
    //  Register: par_cfg_g2f_ier     Address: 0x28     External: false
    5'b01010:
      begin
        d2l_par_cfg_g2f_ier_we = pio_write_active & ~dec_pio_ack;
        d2l_par_cfg_g2f_ier_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_par_cfg_g2f_ier_r;
      end
    //  Register: global_ier     Address: 0x2c     External: false
    5'b01011:
      begin
        d2l_global_ier_we = pio_write_active & ~dec_pio_ack;
        d2l_global_ier_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_global_ier_r;
      end
    //  Register: strm_f2g_isr     Address: 0x30     External: false
    5'b01100:
      begin
        d2l_strm_f2g_isr_we = pio_write_active & ~dec_pio_ack;
        d2l_strm_f2g_isr_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_strm_f2g_isr_r;
      end
    //  Register: strm_g2f_isr     Address: 0x34     External: false
    5'b01101:
      begin
        d2l_strm_g2f_isr_we = pio_write_active & ~dec_pio_ack;
        d2l_strm_g2f_isr_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_strm_g2f_isr_r;
      end
    //  Register: par_cfg_g2f_isr     Address: 0x38     External: false
    5'b01110:
      begin
        d2l_par_cfg_g2f_isr_we = pio_write_active & ~dec_pio_ack;
        d2l_par_cfg_g2f_isr_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_par_cfg_g2f_isr_r;
      end
    //  Register: global_isr     Address: 0x3c     External: false
    5'b01111:
      begin
        d2l_global_isr_we = pio_write_active & ~dec_pio_ack;
        d2l_global_isr_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_global_isr_r;
      end
    //  Register: cgra_config.addr     Address: 0x40     External: false
    5'b10000:
      begin
        d2l_cgra_config_addr_we = pio_write_active & ~dec_pio_ack;
        d2l_cgra_config_addr_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_cgra_config_addr_r;
      end
    //  Register: cgra_config.wr_data     Address: 0x44     External: false
    5'b10001:
      begin
        d2l_cgra_config_wr_data_we = pio_write_active & ~dec_pio_ack;
        d2l_cgra_config_wr_data_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_cgra_config_wr_data_r;
      end
    //  Register: cgra_config.write     Address: 0x48     External: false
    5'b10010:
      begin
        d2l_cgra_config_write_we = pio_write_active & ~dec_pio_ack;
        d2l_cgra_config_write_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_cgra_config_write_r;
      end
    //  Register: cgra_config.read     Address: 0x4c     External: false
    5'b10011:
      begin
        d2l_cgra_config_read_we = pio_write_active & ~dec_pio_ack;
        d2l_cgra_config_read_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_cgra_config_read_r;
      end
    //  Register: cgra_config.rd_data     Address: 0x50     External: false
    5'b10100:
      begin
        d2l_cgra_config_rd_data_we = pio_write_active & ~dec_pio_ack;
        d2l_cgra_config_rd_data_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_cgra_config_rd_data_r;
      end
    //  Register: glb_flush_crossbar     Address: 0x54     External: false
    5'b10101:
      begin
        d2l_glb_flush_crossbar_we = pio_write_active & ~dec_pio_ack;
        d2l_glb_flush_crossbar_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_glb_flush_crossbar_r;
      end
    endcase
  end
  
endmodule

