{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462322158491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462322158491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 17:35:58 2016 " "Processing started: Tue May 03 17:35:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462322158491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462322158491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_integration_test -c alu_integration_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_integration_test -c alu_integration_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462322158491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1462322159723 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_integration_test.sv(79) " "Verilog HDL information at alu_integration_test.sv(79): always construct contains both blocking and non-blocking assignments" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462322159881 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_integration_test.sv(236) " "Verilog HDL warning at alu_integration_test.sv(236): extended using \"x\" or \"z\"" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462322159881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_integration_test.sv(275) " "Verilog HDL information at alu_integration_test.sv(275): always construct contains both blocking and non-blocking assignments" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462322159881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_integration_test.sv 3 3 " "Found 3 design units, including 3 entities, in source file alu_integration_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_integration_test " "Found entity 1: alu_integration_test" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322159881 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_integration_sm " "Found entity 2: alu_integration_sm" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322159881 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_clock " "Found entity 3: div_clock" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322159881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322159881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ee_469/ee469/lab3/verilog/alu_behavioral/alu_behavioral.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab3/verilog/alu_behavioral/alu_behavioral.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_behavioral " "Found entity 1: alu_behavioral" {  } { { "../alu_behavioral/alu_behavioral.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322159951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322159951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ee_469/ee469/lab3/verilog/file_register/decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab3/verilog/file_register/decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "../file_register/decoder_5bit/decoder_5bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322160001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322160001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ee_469/ee469/lab3/verilog/file_register/file_register.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/ee_469/ee469/lab3/verilog/file_register/file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322160021 ""} { "Info" "ISGN_ENTITY_NAME" "2 file_register_low " "Found entity 2: file_register_low" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322160021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322160021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ee_469/ee469/lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../file_register/shared_modules/mux_2to1/mux_2to1.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322160041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322160041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ee_469/ee469/lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../file_register/register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322160051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322160051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ee_469/ee469/lab3/verilog/file_register/register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab3/verilog/file_register/register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../file_register/register_32bit/register_32bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/register_32bit/register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322160091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322160091 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(21) " "Verilog HDL warning at sram.v(21): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462322160121 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(24) " "Verilog HDL warning at sram.v(24): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462322160121 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(28) " "Verilog HDL warning at sram.v(28): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462322160121 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462322160121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ee_469/ee469/lab3/verilog/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab3/verilog/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322160121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322160121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_integration_test " "Elaborating entity \"alu_integration_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462322160191 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "alu_integration_test.sv(51) " "Verilog HDL or VHDL warning at the alu_integration_test.sv(51): index expression is not wide enough to address all of the elements in the array" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 51 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1462322160211 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sram_state alu_integration_test.sv(79) " "Verilog HDL Always Construct warning at alu_integration_test.sv(79): inferring latch(es) for variable \"sram_state\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462322160211 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fr_state alu_integration_test.sv(79) " "Verilog HDL Always Construct warning at alu_integration_test.sv(79): inferring latch(es) for variable \"fr_state\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462322160211 "|alu_integration_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fr_state\[0\] alu_integration_test.sv(79) " "Inferred latch for \"fr_state\[0\]\" at alu_integration_test.sv(79)" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160221 "|alu_integration_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fr_state\[1\] alu_integration_test.sv(79) " "Inferred latch for \"fr_state\[1\]\" at alu_integration_test.sv(79)" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160221 "|alu_integration_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_state\[0\] alu_integration_test.sv(79) " "Inferred latch for \"sram_state\[0\]\" at alu_integration_test.sv(79)" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160221 "|alu_integration_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_state\[1\] alu_integration_test.sv(79) " "Inferred latch for \"sram_state\[1\]\" at alu_integration_test.sv(79)" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160221 "|alu_integration_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_state\[2\] alu_integration_test.sv(79) " "Inferred latch for \"sram_state\[2\]\" at alu_integration_test.sv(79)" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160221 "|alu_integration_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "alu_integration_test.sv" "clock_divider" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322160283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:alu_sram " "Elaborating entity \"sram\" for hierarchy \"sram:alu_sram\"" {  } { { "alu_integration_test.sv" "alu_sram" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322160313 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mar sram.v(34) " "Verilog HDL Always Construct warning at sram.v(34): inferring latch(es) for variable \"mar\", which holds its previous value in one or more paths through the always construct" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462322160343 "|alu_integration_test|sram:alu_sram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr sram.v(34) " "Verilog HDL Always Construct warning at sram.v(34): inferring latch(es) for variable \"mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462322160343 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[0\] sram.v(50) " "Inferred latch for \"mdr\[0\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[1\] sram.v(50) " "Inferred latch for \"mdr\[1\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[2\] sram.v(50) " "Inferred latch for \"mdr\[2\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[3\] sram.v(50) " "Inferred latch for \"mdr\[3\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[4\] sram.v(50) " "Inferred latch for \"mdr\[4\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[5\] sram.v(50) " "Inferred latch for \"mdr\[5\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[6\] sram.v(50) " "Inferred latch for \"mdr\[6\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[7\] sram.v(50) " "Inferred latch for \"mdr\[7\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[8\] sram.v(50) " "Inferred latch for \"mdr\[8\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[9\] sram.v(50) " "Inferred latch for \"mdr\[9\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[10\] sram.v(50) " "Inferred latch for \"mdr\[10\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[11\] sram.v(50) " "Inferred latch for \"mdr\[11\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[12\] sram.v(50) " "Inferred latch for \"mdr\[12\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[13\] sram.v(50) " "Inferred latch for \"mdr\[13\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[14\] sram.v(50) " "Inferred latch for \"mdr\[14\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[15\] sram.v(50) " "Inferred latch for \"mdr\[15\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[0\] sram.v(50) " "Inferred latch for \"mar\[0\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160385 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[1\] sram.v(50) " "Inferred latch for \"mar\[1\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160395 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[2\] sram.v(50) " "Inferred latch for \"mar\[2\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160395 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[3\] sram.v(50) " "Inferred latch for \"mar\[3\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160395 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[4\] sram.v(50) " "Inferred latch for \"mar\[4\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160395 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[5\] sram.v(50) " "Inferred latch for \"mar\[5\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160395 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[6\] sram.v(50) " "Inferred latch for \"mar\[6\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160395 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[7\] sram.v(50) " "Inferred latch for \"mar\[7\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160395 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[8\] sram.v(50) " "Inferred latch for \"mar\[8\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160395 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[9\] sram.v(50) " "Inferred latch for \"mar\[9\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160395 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[10\] sram.v(50) " "Inferred latch for \"mar\[10\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462322160395 "|alu_integration_test|sram:alu_sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register file_register:alu_fr " "Elaborating entity \"file_register\" for hierarchy \"file_register:alu_fr\"" {  } { { "alu_integration_test.sv" "alu_fr" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322160505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 file_register:alu_fr\|mux_2to1:WRITE\[0\].write_direct_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"file_register:alu_fr\|mux_2to1:WRITE\[0\].write_direct_mux\"" {  } { { "../file_register/file_register.v" "WRITE\[0\].write_direct_mux" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322160597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register_low file_register:alu_fr\|file_register_low:FILE_REG_HW " "Elaborating entity \"file_register_low\" for hierarchy \"file_register:alu_fr\|file_register_low:FILE_REG_HW\"" {  } { { "../file_register/file_register.v" "FILE_REG_HW" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322160686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5bit file_register:alu_fr\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder " "Elaborating entity \"decoder_5bit\" for hierarchy \"file_register:alu_fr\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder\"" {  } { { "../file_register/file_register.v" "write_decoder" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322160841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit file_register:alu_fr\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG " "Elaborating entity \"register_32bit\" for hierarchy \"file_register:alu_fr\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\"" {  } { { "../file_register/file_register.v" "FILE_REGISTER\[0\].F_REG" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322161293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop file_register:alu_fr\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF " "Elaborating entity \"d_flipflop\" for hierarchy \"file_register:alu_fr\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\"" {  } { { "../file_register/register_32bit/register_32bit.v" "REGISTER\[0\].FF" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/register_32bit/register_32bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322161425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_behavioral alu_behavioral:alu " "Elaborating entity \"alu_behavioral\" for hierarchy \"alu_behavioral:alu\"" {  } { { "alu_integration_test.sv" "alu" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322166025 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "twos_comp_op1 alu_behavioral.v(45) " "Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable \"twos_comp_op1\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu_behavioral/alu_behavioral.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462322166025 "|alu_integration_test|alu_behavioral:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_manip alu_behavioral.v(45) " "Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable \"result_manip\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu_behavioral/alu_behavioral.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462322166025 "|alu_integration_test|alu_behavioral:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op0_msb alu_behavioral.v(45) " "Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable \"op0_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu_behavioral/alu_behavioral.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462322166025 "|alu_integration_test|alu_behavioral:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1_msb alu_behavioral.v(45) " "Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable \"op1_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu_behavioral/alu_behavioral.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462322166025 "|alu_integration_test|alu_behavioral:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_msb alu_behavioral.v(45) " "Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable \"result_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu_behavioral/alu_behavioral.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462322166035 "|alu_integration_test|alu_behavioral:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_integration_sm alu_integration_sm:alu_sm " "Elaborating entity \"alu_integration_sm\" for hierarchy \"alu_integration_sm:alu_sm\"" {  } { { "alu_integration_test.sv" "alu_sm" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322166075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 alu_integration_test.sv(397) " "Verilog HDL assignment warning at alu_integration_test.sv(397): truncated value with size 32 to match size of target (11)" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462322166085 "|alu_integration_test|alu_integration_sm:alu_sm"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e884 " "Found entity 1: altsyncram_e884" {  } { { "db/altsyncram_e884.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/db/altsyncram_e884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322182728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322182728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322185470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322185470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322185732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322185732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ci " "Found entity 1: cntr_5ci" {  } { { "db/cntr_5ci.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/db/cntr_5ci.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322186324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322186324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322186816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322186816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322187046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322187046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322187508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322187508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322187678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322187678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322187940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322187940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462322188082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462322188082 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462322190036 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sys_clk " "Found clock multiplexer sys_clk" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1462322196219 "|alu_integration_test|sys_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1462322196219 "|alu_integration_test|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1462322196219 "|alu_integration_test|Mux1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1462322196219 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "64 " "Ignored 64 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "64 " "Ignored 64 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1462322196239 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1462322196239 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sram:alu_sram\|memory " "RAM logic \"sram:alu_sram\|memory\" is uninferred due to asynchronous read logic" {  } { { "../sram/sram.v" "memory" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1462322198515 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1462322198515 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[0\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[1\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[2\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[3\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[4\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[5\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[6\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[7\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[7\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[8\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[8\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[9\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[9\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[10\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[10\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[0\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[1\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[2\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[3\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[4\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[5\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[6\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[7\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[7\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[8\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[8\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[9\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[9\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[10\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[10\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[11\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[11\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[12\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[12\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[13\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[13\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[14\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[14\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[15\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[15\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462322198715 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1462322198715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sram_state\[0\] " "LATCH primitive \"sram_state\[0\]\" is permanently enabled" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1462322199317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sram_state\[1\] " "LATCH primitive \"sram_state\[1\]\" is permanently enabled" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1462322199317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sram_state\[2\] " "LATCH primitive \"sram_state\[2\]\" is permanently enabled" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1462322199317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fr_state\[0\] " "LATCH primitive \"fr_state\[0\]\" is permanently enabled" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1462322199317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fr_state\[1\] " "LATCH primitive \"fr_state\[1\]\" is permanently enabled" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1462322199317 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1462322266057 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[0\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[0\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1462322267813 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[1\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[1\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1462322267813 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[2\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[2\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1462322267813 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[3\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[3\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1462322267813 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[4\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[4\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1462322267813 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[5\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[5\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1462322267813 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[6\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[6\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1462322267813 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[7\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[7\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1462322267813 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1462322267813 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:alu_sram\|mar\[10\] GND node " "The node \"sram:alu_sram\|mar\[10\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462322267813 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:alu_sram\|mar\[8\] GND node " "The node \"sram:alu_sram\|mar\[8\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462322267813 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:alu_sram\|mar\[9\] GND node " "The node \"sram:alu_sram\|mar\[9\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462322267813 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1462322267813 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[0\] sram:alu_sram\|mar\[0\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[0\]\" to the node \"sram:alu_sram\|mar\[0\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[10\] sram:alu_sram\|mar\[10\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[10\]\" to the node \"sram:alu_sram\|mar\[10\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[1\] sram:alu_sram\|mar\[1\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[1\]\" to the node \"sram:alu_sram\|mar\[1\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[2\] sram:alu_sram\|mar\[2\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[2\]\" to the node \"sram:alu_sram\|mar\[2\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[3\] sram:alu_sram\|mar\[3\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[3\]\" to the node \"sram:alu_sram\|mar\[3\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[4\] sram:alu_sram\|mar\[4\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[4\]\" to the node \"sram:alu_sram\|mar\[4\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[5\] sram:alu_sram\|mar\[5\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[5\]\" to the node \"sram:alu_sram\|mar\[5\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[6\] sram:alu_sram\|mar\[6\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[6\]\" to the node \"sram:alu_sram\|mar\[6\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[7\] sram:alu_sram\|mar\[7\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[7\]\" to the node \"sram:alu_sram\|mar\[7\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[8\] sram:alu_sram\|mar\[8\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[8\]\" to the node \"sram:alu_sram\|mar\[8\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[9\] sram:alu_sram\|mar\[9\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[9\]\" to the node \"sram:alu_sram\|mar\[9\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462322273027 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1462322273027 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram_addr\[10\] sram:alu_sram\|mar\[10\] " "Converted the fanout from the open-drain buffer \"sram_addr\[10\]\" to the node \"sram:alu_sram\|mar\[10\]\" into a wire" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram_addr\[8\] sram:alu_sram\|mar\[8\] " "Converted the fanout from the open-drain buffer \"sram_addr\[8\]\" to the node \"sram:alu_sram\|mar\[8\]\" into a wire" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram_addr\[9\] sram:alu_sram\|mar\[9\] " "Converted the fanout from the open-drain buffer \"sram_addr\[9\]\" to the node \"sram:alu_sram\|mar\[9\]\" into a wire" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1462322273027 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1462322273027 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[0\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[0\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[0\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[0\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[10\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[10\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[10\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[10\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[11\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[11\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[11\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[11\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[12\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[12\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[12\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[12\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[13\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[13\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[13\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[13\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[14\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[14\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[14\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[14\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[15\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[15\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[15\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[15\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[16\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[16\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[16\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[16\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[17\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[17\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[17\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[17\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[18\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[18\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[18\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[18\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[19\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[19\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[19\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[19\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[1\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[1\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[1\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[1\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[20\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[20\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[20\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[20\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[21\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[21\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[21\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[21\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[22\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[22\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[22\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[22\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[23\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[23\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[23\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[23\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[24\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[24\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[24\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[24\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[25\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[25\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[25\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[25\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[26\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[26\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[26\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[26\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[27\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[27\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[27\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[27\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[28\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[28\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[28\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[28\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[29\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[29\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[29\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[29\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[2\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[2\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[2\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[2\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[30\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[30\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[30\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[30\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[31\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[31\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[31\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[31\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[3\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[3\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[3\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[3\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[4\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[4\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[4\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[4\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[5\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[5\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[5\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[5\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[6\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[6\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[6\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[6\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[7\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[7\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[7\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[7\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[8\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[8\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[8\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[8\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[9\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[9\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[9\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[9\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273027 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1462322273027 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[14\] alu_behavioral:alu\|Mux9 " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[14\]\" to the node \"alu_behavioral:alu\|Mux9\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[13\] alu_behavioral:alu\|Mux9 " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[13\]\" to the node \"alu_behavioral:alu\|Mux9\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[12\] alu_behavioral:alu\|Mux9 " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[12\]\" to the node \"alu_behavioral:alu\|Mux9\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[4\] alu_integration_sm:alu_sm\|fr_read1_addr\[0\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[4\]\" to the node \"alu_integration_sm:alu_sm\|fr_read1_addr\[0\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[5\] alu_integration_sm:alu_sm\|fr_read1_addr\[1\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[5\]\" to the node \"alu_integration_sm:alu_sm\|fr_read1_addr\[1\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[6\] alu_integration_sm:alu_sm\|fr_read1_addr\[2\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[6\]\" to the node \"alu_integration_sm:alu_sm\|fr_read1_addr\[2\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[7\] alu_integration_sm:alu_sm\|fr_read1_addr\[3\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[7\]\" to the node \"alu_integration_sm:alu_sm\|fr_read1_addr\[3\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[8\] alu_integration_sm:alu_sm\|fr_read0_addr\[0\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[8\]\" to the node \"alu_integration_sm:alu_sm\|fr_read0_addr\[0\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[9\] alu_integration_sm:alu_sm\|fr_read0_addr\[1\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[9\]\" to the node \"alu_integration_sm:alu_sm\|fr_read0_addr\[1\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[10\] alu_integration_sm:alu_sm\|fr_read0_addr\[2\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[10\]\" to the node \"alu_integration_sm:alu_sm\|fr_read0_addr\[2\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[11\] alu_integration_sm:alu_sm\|fr_read0_addr\[3\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[11\]\" to the node \"alu_integration_sm:alu_sm\|fr_read0_addr\[3\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[0\] alu_integration_sm:alu_sm\|fr_write_addr\[0\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[0\]\" to the node \"alu_integration_sm:alu_sm\|fr_write_addr\[0\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[1\] alu_integration_sm:alu_sm\|fr_write_addr\[1\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[1\]\" to the node \"alu_integration_sm:alu_sm\|fr_write_addr\[1\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[2\] alu_integration_sm:alu_sm\|fr_write_addr\[2\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[2\]\" to the node \"alu_integration_sm:alu_sm\|fr_write_addr\[2\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[3\] alu_integration_sm:alu_sm\|fr_write_addr\[3\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[3\]\" to the node \"alu_integration_sm:alu_sm\|fr_write_addr\[3\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[15\] sram:alu_sram\|mdr\[15\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[15\]\" to the node \"sram:alu_sram\|mdr\[15\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[16\] file_register:alu_fr\|WRITE\[16\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[16\]\" to the node \"file_register:alu_fr\|WRITE\[16\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[17\] file_register:alu_fr\|WRITE\[17\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[17\]\" to the node \"file_register:alu_fr\|WRITE\[17\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[18\] file_register:alu_fr\|WRITE\[18\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[18\]\" to the node \"file_register:alu_fr\|WRITE\[18\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[19\] file_register:alu_fr\|WRITE\[19\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[19\]\" to the node \"file_register:alu_fr\|WRITE\[19\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[20\] file_register:alu_fr\|WRITE\[20\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[20\]\" to the node \"file_register:alu_fr\|WRITE\[20\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[21\] file_register:alu_fr\|WRITE\[21\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[21\]\" to the node \"file_register:alu_fr\|WRITE\[21\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[22\] file_register:alu_fr\|WRITE\[22\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[22\]\" to the node \"file_register:alu_fr\|WRITE\[22\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[23\] file_register:alu_fr\|WRITE\[23\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[23\]\" to the node \"file_register:alu_fr\|WRITE\[23\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[24\] file_register:alu_fr\|WRITE\[24\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[24\]\" to the node \"file_register:alu_fr\|WRITE\[24\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[25\] file_register:alu_fr\|WRITE\[25\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[25\]\" to the node \"file_register:alu_fr\|WRITE\[25\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[26\] file_register:alu_fr\|WRITE\[26\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[26\]\" to the node \"file_register:alu_fr\|WRITE\[26\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[27\] file_register:alu_fr\|WRITE\[27\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[27\]\" to the node \"file_register:alu_fr\|WRITE\[27\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[28\] file_register:alu_fr\|WRITE\[28\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[28\]\" to the node \"file_register:alu_fr\|WRITE\[28\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[29\] file_register:alu_fr\|WRITE\[29\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[29\]\" to the node \"file_register:alu_fr\|WRITE\[29\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[30\] file_register:alu_fr\|WRITE\[30\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[30\]\" to the node \"file_register:alu_fr\|WRITE\[30\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[31\] file_register:alu_fr\|WRITE\[31\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[31\]\" to the node \"file_register:alu_fr\|WRITE\[31\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 210 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1462322273067 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1462322273067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[0\] " "Latch sram:alu_sram\|mdr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273117 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[10\] " "Latch sram:alu_sram\|mdr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273118 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[11\] " "Latch sram:alu_sram\|mdr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273118 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[12\] " "Latch sram:alu_sram\|mdr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273118 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[13\] " "Latch sram:alu_sram\|mdr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273118 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[14\] " "Latch sram:alu_sram\|mdr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273119 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[15\] " "Latch sram:alu_sram\|mdr\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273119 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[1\] " "Latch sram:alu_sram\|mdr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273119 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[2\] " "Latch sram:alu_sram\|mdr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273119 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[3\] " "Latch sram:alu_sram\|mdr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273119 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[4\] " "Latch sram:alu_sram\|mdr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273119 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[5\] " "Latch sram:alu_sram\|mdr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273119 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[6\] " "Latch sram:alu_sram\|mdr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273119 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[7\] " "Latch sram:alu_sram\|mdr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273119 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[8\] " "Latch sram:alu_sram\|mdr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273119 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[9\] " "Latch sram:alu_sram\|mdr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462322273119 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462322273119 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462322279425 "|alu_integration_test|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462322279425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462322280379 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29187 " "29187 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462322285082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462322305753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462322311290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/output_files/alu_integration_test.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/output_files/alu_integration_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462322312452 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 1573 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 1573 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1462322319149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462322320251 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462322320251 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462322326812 "|alu_integration_test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462322326812 "|alu_integration_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462322326812 "|alu_integration_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462322326812 "|alu_integration_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462322326812 "|alu_integration_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "alu_integration_test.sv" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral_integration_test/alu_integration_test.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462322326812 "|alu_integration_test|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462322326812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18106 " "Implemented 18106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462322326912 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462322326912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17264 " "Implemented 17264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462322326912 ""} { "Info" "ICUT_CUT_TM_RAMS" "770 " "Implemented 770 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1462322326912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462322326912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 227 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 227 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "889 " "Peak virtual memory: 889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462322327430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 17:38:47 2016 " "Processing ended: Tue May 03 17:38:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462322327430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:49 " "Elapsed time: 00:02:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462322327430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:59 " "Total CPU time (on all processors): 00:02:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462322327430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462322327430 ""}
