
---------- Begin Simulation Statistics ----------
final_tick                                72316686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 159190                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735992                       # Number of bytes of host memory used
host_op_rate                                   245528                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   628.18                       # Real time elapsed on the host
host_tick_rate                              115121035                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     154235675                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.072317                       # Number of seconds simulated
sim_ticks                                 72316686000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             15468018                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              41673                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1095164                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20839100                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8657188                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15468018                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          6810830                       # Number of indirect misses.
system.cpu.branchPred.lookups                20839100                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2181754                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       584469                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  92466171                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 90009009                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1095289                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   11181445                       # Number of branches committed
system.cpu.commit.bw_lim_events               4631126                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             731                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        43267541                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              154235675                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     66138127                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.332024                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.242388                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13395021     20.25%     20.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16354530     24.73%     44.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13553488     20.49%     65.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9140931     13.82%     79.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2426184      3.67%     82.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3587139      5.42%     88.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2686019      4.06%     92.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       363689      0.55%     93.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4631126      7.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     66138127                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     368477                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1991497                       # Number of function calls committed.
system.cpu.commit.int_insts                 154151898                       # Number of committed integer instructions.
system.cpu.commit.loads                      28363809                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        17918      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        111262470     72.14%     72.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              48      0.00%     72.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            25549      0.02%     72.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          23419      0.02%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             286      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             236      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          10843      0.01%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        31806      0.02%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        10602      0.01%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28339164     18.37%     90.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14222058      9.22%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        24645      0.02%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       265391      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         154235675                       # Class of committed instruction
system.cpu.commit.refs                       42851258                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     154235675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.723167                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.723167                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     21264143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21264143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62039.920052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62039.920052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60348.453945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60348.453945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     21227119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21227119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2296966000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2296966000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        37024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        24767                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24767                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    739691000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    739691000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12257                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     14487440                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14487440                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68871.209281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68871.209281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66865.486077                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66865.486077                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14448392                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14448392                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2689282980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2689282980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        39048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2610227980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2610227980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002695                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002695                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39037                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.315152                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    20.333333                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               495                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        12036                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     35751583                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35751583                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65546.442581                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65546.442581                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65308.203299                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65308.203299                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     35675511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35675511                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   4986248980                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4986248980                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002128                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        76072                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76072                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        24778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3349918980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3349918980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001435                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001435                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        51294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     35751583                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35751583                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65546.442581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65546.442581                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65308.203299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65308.203299                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     35675511                       # number of overall hits
system.cpu.dcache.overall_hits::total        35675511                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   4986248980                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4986248980                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002128                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        76072                       # number of overall misses
system.cpu.dcache.overall_misses::total         76072                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        24778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3349918980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3349918980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001435                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001435                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51294                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51294                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  50269                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          549                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            696.523990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         71554459                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.727856                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             51293                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          71554459                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.727856                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35726805                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        40860                       # number of writebacks
system.cpu.dcache.writebacks::total             40860                       # number of writebacks
system.cpu.decode.BlockedCycles              27079719                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              214180257                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13332119                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  22866500                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1095889                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               7894731                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    32049088                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        239712                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    14844842                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1562                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    20839100                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  14925714                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      55489893                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                300684                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      135786911                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  123                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1376                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 2191778                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.288164                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           15681633                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10838942                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.877671                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           72268958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.075493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.444427                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 35306559     48.85%     48.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1697323      2.35%     51.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2589349      3.58%     54.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3817653      5.28%     60.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1570360      2.17%     62.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4850846      6.71%     68.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1827608      2.53%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2441687      3.38%     74.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 18167573     25.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             72268958                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   1727420                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1790871                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     14925714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14925714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57787.131882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57787.131882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57729.228487                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57729.228487                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     14922590                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14922590                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    180527000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180527000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000209                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000209                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         3124                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3124                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          428                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          428                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155638000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155638000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2696                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     14925714                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14925714                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57787.131882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57787.131882                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57729.228487                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57729.228487                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     14922590                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14922590                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    180527000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180527000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000209                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000209                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         3124                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3124                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          428                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          428                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000181                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000181                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2696                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2696                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     14925714                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14925714                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57787.131882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57787.131882                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57729.228487                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57729.228487                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     14922590                       # number of overall hits
system.cpu.icache.overall_hits::total        14922590                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    180527000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180527000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000209                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000209                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         3124                       # number of overall misses
system.cpu.icache.overall_misses::total          3124                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          428                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          428                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155638000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155638000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000181                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000181                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2696                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2696                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   2440                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           5536.085312                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         29854124                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.966006                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              2696                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          29854124                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           254.966006                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14925286                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         2440                       # number of writebacks
system.cpu.icache.writebacks::total              2440                       # number of writebacks
system.cpu.idleCycles                           47729                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1639937                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 13411794                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.474257                       # Inst execution rate
system.cpu.iew.exec_refs                     46895585                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   14844815                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5218981                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34538227                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1510                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3921                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15819038                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197503228                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32050770                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2734896                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             178930078                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2189                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1004005                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1095889                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1007600                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           449                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         10545956                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         5833                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          681                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      6174388                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1331589                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            681                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1244145                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         395792                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 236019821                       # num instructions consuming a value
system.cpu.iew.wb_count                     177240634                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.562411                       # average fanout of values written-back
system.cpu.iew.wb_producers                 132740193                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.450895                       # insts written-back per cycle
system.cpu.iew.wb_sent                      178141117                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                309730598                       # number of integer regfile reads
system.cpu.int_regfile_writes               147731456                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.382807                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.382807                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            149152      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             132671066     73.03%     73.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  820      0.00%     73.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 28492      0.02%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              659733      0.36%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1268      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   22      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  542      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  350      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14785      0.01%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 33      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          555270      0.31%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         111086      0.06%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31810835     17.51%     91.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14790472      8.14%     99.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          605627      0.33%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         265422      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              181664975                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2214613                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4429738                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1962539                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5943337                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2485249                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013680                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1681005     67.64%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     4      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     39      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 797814     32.10%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5967      0.24%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               393      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               20      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              181786459                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          434160902                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    175278095                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         234827985                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197500361                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 181664975                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2867                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        43267470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            506484                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2136                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     73538301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      72268958                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.513735                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.040978                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14709510     20.35%     20.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11897382     16.46%     36.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11426766     15.81%     52.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            13639001     18.87%     71.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8528649     11.80%     83.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5173987      7.16%     90.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3697010      5.12%     95.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1742757      2.41%     97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1453896      2.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        72268958                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.512075                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    14925983                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           468                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            450771                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           832380                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34538227                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15819038                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                75161386                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                         72316687                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     72316686000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 6345498                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             214265099                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               71                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                6803171                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 16622480                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                9684034                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  9461                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             577523510                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              208771169                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           276200841                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  27377478                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                4634240                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1095889                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              20815190                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 61935556                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           3729343                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        360923085                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          12423                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                900                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  37208087                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            859                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    259010217                       # The number of ROB reads
system.cpu.rob.rob_writes                   401222558                       # The number of ROB writes
system.cpu.timesIdled                            1014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          140                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           140                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102054.181777                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102054.181777                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2934567997                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2934567997                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        28755                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          28755                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         2693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 111771.805274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111771.805274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91853.061224                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91853.061224                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    110207000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    110207000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.366134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.366134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          986                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              986                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     90016000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     90016000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.363906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.363906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          980                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         39037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 141132.916397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 141132.916397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 121146.236250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121146.236250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             25126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25126                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1963300000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1963300000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.356354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.356354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           13911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13911                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1685023000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1685023000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.356303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.356303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        13909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13909                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        12256                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12256                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106412.127045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106412.127045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90753.070997                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90753.070997                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    552811000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    552811000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.423874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.423874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         5195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          392                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          392                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    435887000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    435887000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.391890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.391890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4803                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4803                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks         2412                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2412                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2412                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2412                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        40860                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40860                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        40860                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40860                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             2693                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51293                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53986                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 111771.805274                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 131692.190935                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130714.612781                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91853.061224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 113344.912356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112275.340240                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 1707                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                32187                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33894                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    110207000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2516111000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2626318000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.366134                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.372487                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.372171                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                986                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19106                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20092                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             394                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 400                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     90016000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2120910000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2210926000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.363906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.364806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.364761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19692                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            2693                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51293                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53986                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 111771.805274                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 131692.190935                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130714.612781                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91853.061224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 113344.912356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102054.181777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106208.722872                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                1707                       # number of overall hits
system.l2.overall_hits::.cpu.data               32187                       # number of overall hits
system.l2.overall_hits::total                   33894                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    110207000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2516111000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2626318000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.366134                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.372487                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.372171                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               986                       # number of overall misses
system.l2.overall_misses::.cpu.data             19106                       # number of overall misses
system.l2.overall_misses::total                 20092                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            394                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                400                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     90016000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2120910000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2934567997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5145493997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.363906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.364806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.897399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        28755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48447                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            30021                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    5                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               30031                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1251                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          45190                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1968                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1372                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.736294                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   902550                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     140.837133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        50.568660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1428.455085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2465.414767                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.348744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.601908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997382                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2391                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1705                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.583740                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.416260                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     49286                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    902550                       # Number of tag accesses
system.l2.tags.tagsinuse                  4085.275645                       # Cycle average of tags in use
system.l2.tags.total_refs                      134861                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       885                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               34927                       # number of writebacks
system.l2.writebacks::total                     34927                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     866638.11                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                67052.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     34927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     28740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     48302.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        42.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     42.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        30.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     30.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       867296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           867296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            867296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          16560936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     25436564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              42864796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       30910266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           867296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         16560936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     25436564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             73775062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       30910266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             30910266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        11632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.497937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   288.608918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.679135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1716     14.75%     14.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4275     36.75%     51.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          700      6.02%     57.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          537      4.62%     62.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          373      3.21%     65.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          275      2.36%     67.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          325      2.79%     70.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          236      2.03%     72.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3195     27.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11632                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                3099072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3099840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2234176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2235328                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        62720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          62720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1197632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      1839488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3099840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235328                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        28742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40463.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     62013.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71211.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        62720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1196992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      1839360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 867296.380257247947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 16552085.918317660689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 25434793.845503371209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     39653752                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1160457799                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   2046764146                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        34927                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  47594628.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2234176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 30894336.059592109174                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1662337574250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1985                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              126255                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              33269                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1985                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        28742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               48435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34927                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34927                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    86.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2280                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.007533157750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.394458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.213263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.085518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1956     98.54%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           20      1.01%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            8      0.40%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   18373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     48435                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48435                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       48435                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 84.13                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    40740                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  242115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   72244686000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3246875697                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2338944447                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.586398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.537902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.314741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              651     32.80%     32.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               71      3.58%     36.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              950     47.86%     84.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               87      4.38%     88.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              221     11.13%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.10%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    34927                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34927                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      34927                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                88.64                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   30960                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            946062060                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 41733300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2144515560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            289.907852                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    154256250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     371020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  61050531000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4279741249                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1758214008                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4702923493                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             80085600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 22181775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1643421600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               172431000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         877091280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      14947641300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            20965175115                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          69975761242                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               89877960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            964100850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 41319180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1906531440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            284.442395                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    121578250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     326560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  62412891750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3437356749                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1837288244                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4181011007                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             65719680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 21961665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1319963040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               173309220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         771987840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      15212691420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            20569931355                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          69974461006                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               92347020                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       140931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       140931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 140931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5335168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5335168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5335168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           232566635                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          250999852                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48435                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        44062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         92496                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              34526                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34927                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9134                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13909                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13909                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34526                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       152857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                160686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       328512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5897792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6226304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  72316686000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          193311995                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8090997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         153882997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2235520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           142657                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009295                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095962                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 141331     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1326      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             142657                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1284                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       106707                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1284                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           88668                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             14952                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75787                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2440                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19672                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            43475                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39037                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2696                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12256                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
