+define+E2E_E10
+define+SIM_MODE

ccip_std_afu.sv
ccip_interface_reg.sv
e2e_e10.sdc
eth_e2e_e10.v
e10_avl_st_gen.v
e10_avl_st_mon.v
i2c_contrl.v
trans_bit.v
./hsl_files/alt_a10_temp_sense.v
./hsl_files/alt_and3t0.v
./hsl_files/alt_and3t1.v
./hsl_files/alt_and4t0.v
./hsl_files/alt_and4t1.v
./hsl_files/alt_cnt6.v
./hsl_files/alt_dec8t1.v
./hsl_files/alt_descrambler.v
./hsl_files/alt_eqc15h7cfbt2.v
./hsl_files/alt_eqc19h4e1fbt2.v
./hsl_files/alt_eqc4h9t1.v
./hsl_files/alt_eqc5h07t1.v
./hsl_files/alt_eqc5h0ft1.v
./hsl_files/alt_eqc5h18t1.v
./hsl_files/alt_eqc5h1bt1.v
./hsl_files/alt_eqc5h1ft1.v
./hsl_files/alt_fmon8.v
./hsl_files/alt_jtagsr.v
./hsl_files/alt_lfsr_client_40b.v
./hsl_files/alt_lut6.v
./hsl_files/alt_metronome320000.v
./hsl_files/alt_metronome32000.v
./hsl_files/alt_mlab20a1r1w1.v
./hsl_files/alt_mlab.v
./hsl_files/alt_mux2w1t0s0.v
./hsl_files/alt_mux2w1t0s1.v
./hsl_files/alt_mux2w1t0s2.v
./hsl_files/alt_mux2w1t1s2.v
./hsl_files/alt_mux4w1t0s0.v
./hsl_files/alt_mux4w1t0s1.v
./hsl_files/alt_mux4w1t1s1.v
./hsl_files/alt_mux4w32t0s0.v
./hsl_files/alt_mux4w32t0s1.v
./hsl_files/alt_mux4w32t1s0.v
./hsl_files/alt_mux4w32t1s1.v
./hsl_files/alt_mux8w1t2s1.v
./hsl_files/alt_nios2_smg.v
./hsl_files/alt_or_r.v
./hsl_files/alt_reset_delay.v
./hsl_files/alt_ripple16.v
./hsl_files/alt_scrambler.v
./hsl_files/alt_sync1r1.v
./hsl_files/alt_sync20m.v
./hsl_files/alt_sync_regs_m2.v
./hsl_files/alt_times_1pt8.v

#./e10/address_decoder/address_decode/address_decode.qip
./e10/address_decoder/address_decode/altera_avalon_sc_fifo_170/sim/altera_avalon_sc_fifo.v
./e10/address_decoder/address_decode/altera_avalon_st_adapter_170/sim/address_decode_altera_avalon_st_adapter_170_4tlgflq.v
./e10/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_170/sim/altera_avalon_st_clock_crosser.v
./e10/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_170/sim/altera_avalon_st_handshake_clock_crosser.sdc
./e10/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_170/sim/altera_avalon_st_handshake_clock_crosser.v
./e10/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_170/sim/altera_avalon_st_pipeline_base.v
./e10/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_170/sim/altera_std_synchronizer_nocut.v
./e10/address_decoder/address_decode/altera_merlin_burst_adapter_170/sim/altera_avalon_st_pipeline_base.v
./e10/address_decoder/address_decode/altera_merlin_burst_adapter_170/sim/altera_avalon_st_pipeline_stage.sv
./e10/address_decoder/address_decode/altera_merlin_burst_adapter_170/sim/altera_default_burst_converter.sv
./e10/address_decoder/address_decode/altera_merlin_burst_adapter_170/sim/altera_incr_burst_converter.sv
./e10/address_decoder/address_decode/altera_merlin_burst_adapter_170/sim/altera_merlin_address_alignment.sv
./e10/address_decoder/address_decode/altera_merlin_burst_adapter_170/sim/altera_merlin_burst_adapter.sv
./e10/address_decoder/address_decode/altera_merlin_burst_adapter_170/sim/altera_merlin_burst_adapter_13_1.sv
./e10/address_decoder/address_decode/altera_merlin_burst_adapter_170/sim/altera_merlin_burst_adapter_new.sv
./e10/address_decoder/address_decode/altera_merlin_burst_adapter_170/sim/altera_merlin_burst_adapter_uncmpr.sv
./e10/address_decoder/address_decode/altera_merlin_burst_adapter_170/sim/altera_wrap_burst_converter.sv
./e10/address_decoder/address_decode/altera_merlin_demultiplexer_170/sim/address_decode_altera_merlin_demultiplexer_170_hxcg55y.sv
./e10/address_decoder/address_decode/altera_merlin_demultiplexer_170/sim/address_decode_altera_merlin_demultiplexer_170_jvvh5ma.sv
./e10/address_decoder/address_decode/altera_merlin_master_agent_170/sim/altera_merlin_master_agent.sv
./e10/address_decoder/address_decode/altera_merlin_master_translator_170/sim/altera_merlin_master_translator.sv
./e10/address_decoder/address_decode/altera_merlin_multiplexer_170/sim/address_decode_altera_merlin_multiplexer_170_4o2qzii.sv
./e10/address_decoder/address_decode/altera_merlin_multiplexer_170/sim/address_decode_altera_merlin_multiplexer_170_or75vma.sv
./e10/address_decoder/address_decode/altera_merlin_multiplexer_170/sim/altera_merlin_arbitrator.sv
./e10/address_decoder/address_decode/altera_merlin_router_170/sim/address_decode_altera_merlin_router_170_5dqbt4y.sv
./e10/address_decoder/address_decode/altera_merlin_router_170/sim/address_decode_altera_merlin_router_170_tziitua.sv
./e10/address_decoder/address_decode/altera_merlin_slave_agent_170/sim/altera_merlin_burst_uncompressor.sv
./e10/address_decoder/address_decode/altera_merlin_slave_agent_170/sim/altera_merlin_slave_agent.sv
./e10/address_decoder/address_decode/altera_merlin_slave_translator_170/sim/altera_merlin_slave_translator.sv
./e10/address_decoder/address_decode/altera_merlin_traffic_limiter_170/sim/altera_avalon_sc_fifo.v
./e10/address_decoder/address_decode/altera_merlin_traffic_limiter_170/sim/altera_avalon_st_pipeline_base.v
./e10/address_decoder/address_decode/altera_merlin_traffic_limiter_170/sim/altera_merlin_reorder_memory.sv
./e10/address_decoder/address_decode/altera_merlin_traffic_limiter_170/sim/altera_merlin_traffic_limiter.sv
./e10/address_decoder/address_decode/altera_mm_interconnect_170/sim/address_decode_altera_mm_interconnect_170_o4jemda.v
./e10/address_decoder/address_decode/altera_reset_controller_170/sim/altera_reset_controller.v
./e10/address_decoder/address_decode/altera_reset_controller_170/sim/altera_reset_synchronizer.v
./e10/address_decoder/address_decode/error_adapter_170/sim/address_decode_error_adapter_170_mtlhioy.sv
./e10/address_decoder/address_decode/sim/address_decode.v

#./e10/eth_traffic_controller/eth_std_traffic_controller_top.qip
./e10/eth_traffic_controller/altera_avalon_sc_fifo.v
./e10/eth_traffic_controller/avalon_st_gen.v
./e10/eth_traffic_controller/avalon_st_loopback.sv
./e10/eth_traffic_controller/avalon_st_loopback_csr.v
./e10/eth_traffic_controller/avalon_st_mon.v
./e10/eth_traffic_controller/avalon_st_prtmux.v
./e10/eth_traffic_controller/crc32/avalon_st_to_crc_if_bridge.v
./e10/eth_traffic_controller/crc32/bit_endian_converter.v
./e10/eth_traffic_controller/crc32/byte_endian_converter.v
./e10/eth_traffic_controller/crc32/crc32_calculator.v
./e10/eth_traffic_controller/crc32/crc32_chk.v
./e10/eth_traffic_controller/crc32/crc32_gen.v
./e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat16.v
./e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat24.v
./e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat32.v
./e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat32_any_byte.v
./e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat40.v
./e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat48.v
./e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat56.v
./e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat64.v
./e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat64_any_byte.v
./e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat8.v
./e10/eth_traffic_controller/crc32/crc32_lib/crc_ethernet.v
./e10/eth_traffic_controller/crc32/crc32_lib/crc_register.v
./e10/eth_traffic_controller/crc32/crc32_lib/xor6.v
./e10/eth_traffic_controller/crc32/crc_checksum_aligner.v
./e10/eth_traffic_controller/crc32/crc_comparator.v
./e10/eth_traffic_controller/eth_std_traffic_controller_top.v
./e10/eth_traffic_controller/shiftreg_ctrl.v
./e10/eth_traffic_controller/shiftreg_data.v

#./e10/fifo_dcfifo/dc_fifo/dc_fifo.qip
./e10/fifo_dcfifo/dc_fifo/sim/dc_fifo.v
./e10/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_170/sim/altera_avalon_dc_fifo.v
./e10/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_170/sim/altera_dcfifo_synchronizer_bundle.v
./e10/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_170/sim/altera_std_synchronizer_nocut.v
./e10/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/sim/dc_fifo_0.v

#./e10/fifo_scfifo/sc_fifo/sc_fifo.qip
./e10/fifo_scfifo/sc_fifo/altera_avalon_sc_fifo_170/sim/altera_avalon_sc_fifo.v
./e10/fifo_scfifo/sc_fifo/sim/sc_fifo.v

#./e10/xcvr_reset_controller/reset_control/reset_control.qip
#./e10/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_170/sim/alt_xcvr_reset_counter.sv
#./e10/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_170/sim/alt_xcvr_resync.sv
#./e10/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_170/sim/altera_xcvr_functions.sv
#./e10/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_170/sim/altera_xcvr_reset_control.sv
./e10/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_170/sim/mentor/altera_xcvr_functions.sv
./e10/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_170/sim/mentor/alt_xcvr_reset_counter.sv
./e10/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_170/sim/mentor/alt_xcvr_resync.sv
./e10/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_170/sim/mentor/altera_xcvr_reset_control.sv
./e10/xcvr_reset_controller/reset_control/sim/reset_control.v

#./e10/mac/altera_eth_10g_mac/altera_eth_10g_mac.qip
./e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/alt_em10g32.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/alt_em10g32_avalon_dc_fifo.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/alt_em10g32_dcfifo_synchronizer_bundle.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/alt_em10g32_std_synchronizer.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/alt_em10g32unit.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_altsyncram_bundle.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_altsyncram.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_hecc.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_secc.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo_hecc.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo_secc.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_clk_rst.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_clock_crosser.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_crc32_gf_mult32_kc.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_crc32.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_creg_map.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_creg_top.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_ecc_dec_18_12.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_ecc_dec_39_32.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_ecc_enc_12_18.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_ecc_enc_32_39.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_frm_decoder.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_pipeline_base.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_reset_synchronizer.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rr_buffer.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rr_clock_crosser.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rst_cnt.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_fctl_overflow.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_fctl_preamble.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_frm_control.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_gmii_decoder_dfa.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_gmii_decoder.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_pfc_flow_control.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_pfc_pause_conversion.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_pkt_backpressure_control.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_rs_gmii16b_top.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_rs_gmii16b.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_rs_gmii_mii.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_rs_layer.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_rs_xgmii_ultra.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_rs_xgmii.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_status_aligner.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_top.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_sc_fifo.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_stat_mem.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_stat_reg.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_data_frm_gen.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_err_aligner.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_flow_control.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_frm_arbiter.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_frm_muxer.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_gmii_encoder_dfa.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_gmii_encoder.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_pause_beat_conversion.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_pause_frm_gen.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_pause_req.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_pfc_frm_gen.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_rs_gmii16b_top.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_rs_gmii16b.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_rs_layer.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_rs_xgmii_layer.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_srcaddr_inserter.v
./e10/mac/altera_eth_10g_mac/alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_top.v

#./e10/pll_mpll/pll/pll.qip
e10/pll_mpll/pll/sim/pll.v

./e10/altera_eth_10g_mac_base_r.v
eth_e2e_e10.json

QI:../par/extra_tcl.tcl
