VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {lab7_layout_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {February 27, 2018}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.946}
    {-} {Setup} {1.299}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.197}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.682}
    {=} {Slack Time} {-1.486}
  END_SLK_CLC
  SLK -1.486
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.486} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.486} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.309} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.380} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.747} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.759} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.131} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.134} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.626} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.488} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.063} {0.000} {1.006} {0.733} {4.036} {2.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.414} {} {4.249} {2.764} {} {1} {(586.80, 667.50) (591.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.414} {0.045} {4.250} {2.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.251} {0.000} {0.407} {} {4.502} {3.016} {} {1} {(543.60, 670.50) (538.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.004} {0.000} {0.407} {0.084} {4.506} {3.021} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.162} {} {4.797} {3.311} {} {1} {(586.80, 448.50) (579.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.162} {0.052} {4.798} {3.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.116} {0.000} {0.132} {} {4.914} {3.428} {} {1} {(577.20, 367.50) (570.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.000} {0.000} {0.132} {0.022} {4.914} {3.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n181} {A} {v} {Y} {v} {} {BUFX2} {0.554} {0.000} {0.540} {} {5.468} {3.983} {} {8} {(574.80, 394.50) (579.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN40_n181} {} {0.011} {0.000} {0.540} {0.408} {5.480} {3.994} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201} {B} {v} {Y} {^} {} {MUX2X1} {0.202} {0.000} {0.252} {} {5.682} {4.196} {} {1} {(606.00, 754.50) (598.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.252} {0.031} {5.682} {4.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.486} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.486} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.662} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.769} {0.000} {1.951} {5.970} {0.946} {2.431} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.946}
    {-} {Setup} {1.293}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.203}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.667}
    {=} {Slack Time} {-1.464}
  END_SLK_CLC
  SLK -1.464
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.464} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.464} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.287} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.358} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.768} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.781} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.152} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.156} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.648} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.654} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.510} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.063} {0.000} {1.006} {0.733} {4.036} {2.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.414} {} {4.249} {2.785} {} {1} {(586.80, 667.50) (591.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.414} {0.045} {4.250} {2.786} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.251} {0.000} {0.407} {} {4.502} {3.038} {} {1} {(543.60, 670.50) (538.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.004} {0.000} {0.407} {0.084} {4.506} {3.042} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.162} {} {4.797} {3.333} {} {1} {(586.80, 448.50) (579.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.162} {0.052} {4.798} {3.334} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.116} {0.000} {0.132} {} {4.914} {3.450} {} {1} {(577.20, 367.50) (570.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.000} {0.000} {0.132} {0.022} {4.914} {3.450} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n181} {A} {v} {Y} {v} {} {BUFX2} {0.554} {0.000} {0.540} {} {5.468} {4.004} {} {8} {(574.80, 394.50) (579.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN40_n181} {} {0.011} {0.000} {0.540} {0.408} {5.480} {4.016} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167} {B} {v} {Y} {^} {} {MUX2X1} {0.186} {0.000} {0.240} {} {5.666} {4.202} {} {1} {(522.00, 754.50) (529.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.240} {0.023} {5.667} {4.203} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.464} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.464} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.641} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.769} {0.000} {1.951} {5.970} {0.946} {2.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.059}
    {-} {Setup} {1.303}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.306}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.768}
    {=} {Slack Time} {-1.463}
  END_SLK_CLC
  SLK -1.463
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.463} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.463} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.286} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.357} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.769} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.782} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.153} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.157} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.649} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.655} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.511} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.068} {0.000} {1.006} {0.733} {4.042} {2.579} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.404} {} {4.350} {2.887} {} {1} {(490.80, 631.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.001} {0.000} {0.404} {0.042} {4.351} {2.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.259} {0.000} {0.394} {} {4.611} {3.148} {} {1} {(454.80, 634.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.002} {0.000} {0.394} {0.078} {4.613} {3.150} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.282} {0.000} {0.154} {} {4.895} {3.432} {} {1} {(428.40, 433.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.154} {0.049} {4.897} {3.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.848} {} {5.517} {4.054} {} {8} {(418.80, 367.50) (426.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.018} {0.000} {0.849} {0.368} {5.535} {4.072} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203} {B} {v} {Y} {^} {} {MUX2X1} {0.232} {0.000} {0.329} {} {5.767} {4.305} {} {1} {(406.80, 694.50) (399.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.001} {0.000} {0.329} {0.026} {5.768} {4.306} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.463} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.463} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.640} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.882} {0.000} {1.952} {5.970} {1.059} {2.522} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.146}
    {-} {Setup} {1.318}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.378}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.817}
    {=} {Slack Time} {-1.439}
  END_SLK_CLC
  SLK -1.439
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.439} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.439} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.262} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.333} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.793} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.177} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.181} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.673} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.679} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.535} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.054} {0.000} {1.006} {0.733} {4.028} {2.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.354} {0.000} {0.440} {} {4.382} {2.943} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.002} {0.000} {0.440} {0.064} {4.384} {2.945} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.293} {} {4.574} {3.135} {} {1} {(685.20, 634.50) (678.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.000} {0.000} {0.293} {0.034} {4.574} {3.135} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.158} {} {4.900} {3.461} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.158} {0.051} {4.902} {3.463} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.905} {} {5.560} {4.121} {} {8} {(632.40, 547.50) (625.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.019} {0.000} {0.906} {0.395} {5.578} {4.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {B} {v} {Y} {^} {} {MUX2X1} {0.238} {0.000} {0.343} {} {5.816} {4.377} {} {1} {(822.00, 754.50) (814.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.343} {0.025} {5.817} {4.378} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.439} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.439} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.616} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.969} {0.000} {1.989} {5.970} {1.146} {2.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.145}
    {-} {Setup} {1.319}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.375}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.810}
    {=} {Slack Time} {-1.435}
  END_SLK_CLC
  SLK -1.435
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.435} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.435} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.258} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.329} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.797} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.181} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.677} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.683} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.539} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.054} {0.000} {1.006} {0.733} {4.028} {2.593} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.354} {0.000} {0.440} {} {4.382} {2.947} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.002} {0.000} {0.440} {0.064} {4.384} {2.949} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.293} {} {4.574} {3.139} {} {1} {(685.20, 634.50) (678.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.000} {0.000} {0.293} {0.034} {4.574} {3.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.158} {} {4.900} {3.465} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.158} {0.051} {4.902} {3.467} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.905} {} {5.560} {4.125} {} {8} {(632.40, 547.50) (625.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.017} {0.000} {0.906} {0.395} {5.577} {4.142} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165} {B} {v} {Y} {^} {} {MUX2X1} {0.233} {0.000} {0.340} {} {5.810} {4.375} {} {1} {(716.40, 754.50) (709.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.001} {0.000} {0.340} {0.023} {5.810} {4.375} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.435} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.435} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.612} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.968} {0.000} {1.989} {5.970} {1.145} {2.580} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.089}
    {-} {Setup} {1.303}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.337}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.769}
    {=} {Slack Time} {-1.433}
  END_SLK_CLC
  SLK -1.433
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.433} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.433} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.256} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.327} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.800} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.183} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.187} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.679} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.686} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.541} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.068} {0.000} {1.006} {0.733} {4.042} {2.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.404} {} {4.350} {2.917} {} {1} {(490.80, 631.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.001} {0.000} {0.404} {0.042} {4.351} {2.919} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.259} {0.000} {0.394} {} {4.611} {3.178} {} {1} {(454.80, 634.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.002} {0.000} {0.394} {0.078} {4.613} {3.180} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.282} {0.000} {0.154} {} {4.895} {3.463} {} {1} {(428.40, 433.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.154} {0.049} {4.897} {3.464} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.848} {} {5.517} {4.084} {} {8} {(418.80, 367.50) (426.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.017} {0.000} {0.849} {0.368} {5.534} {4.101} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {v} {Y} {^} {} {MUX2X1} {0.235} {0.000} {0.331} {} {5.768} {4.336} {} {1} {(418.80, 634.50) (426.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.001} {0.000} {0.331} {0.027} {5.769} {4.337} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.433} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.433} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.609} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.913} {0.000} {1.953} {5.970} {1.089} {2.522} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.085}
    {-} {Setup} {1.306}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.329}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.759}
    {=} {Slack Time} {-1.429}
  END_SLK_CLC
  SLK -1.429
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.429} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.429} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.253} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.324} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.803} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.187} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.190} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.682} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.544} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.068} {0.000} {1.006} {0.733} {4.042} {2.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.404} {} {4.350} {2.921} {} {1} {(490.80, 631.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.001} {0.000} {0.404} {0.042} {4.351} {2.922} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.259} {0.000} {0.394} {} {4.611} {3.181} {} {1} {(454.80, 634.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.002} {0.000} {0.394} {0.078} {4.613} {3.184} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.282} {0.000} {0.154} {} {4.895} {3.466} {} {1} {(428.40, 433.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.154} {0.049} {4.897} {3.467} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.848} {} {5.517} {4.088} {} {8} {(418.80, 367.50) (426.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.018} {0.000} {0.849} {0.368} {5.535} {4.105} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169} {B} {v} {Y} {^} {} {MUX2X1} {0.223} {0.000} {0.322} {} {5.758} {4.329} {} {1} {(392.40, 694.50) (385.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.001} {0.000} {0.322} {0.022} {5.759} {4.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.429} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.429} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.606} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.908} {0.000} {1.953} {5.970} {1.085} {2.514} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.089}
    {-} {Setup} {1.304}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.335}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.763}
    {=} {Slack Time} {-1.429}
  END_SLK_CLC
  SLK -1.429
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.429} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.429} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.252} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.323} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.804} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.187} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.191} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.683} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.690} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.545} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.068} {0.000} {1.006} {0.733} {4.042} {2.613} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.404} {} {4.350} {2.921} {} {1} {(490.80, 631.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.001} {0.000} {0.404} {0.042} {4.351} {2.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.259} {0.000} {0.394} {} {4.611} {3.182} {} {1} {(454.80, 634.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.002} {0.000} {0.394} {0.078} {4.613} {3.184} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.282} {0.000} {0.154} {} {4.895} {3.467} {} {1} {(428.40, 433.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.154} {0.049} {4.897} {3.468} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.848} {} {5.517} {4.088} {} {8} {(418.80, 367.50) (426.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.016} {0.000} {0.849} {0.368} {5.534} {4.105} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136} {B} {v} {Y} {^} {} {MUX2X1} {0.229} {0.000} {0.326} {} {5.763} {4.334} {} {1} {(368.40, 634.50) (361.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.001} {0.000} {0.326} {0.024} {5.763} {4.335} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.429} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.429} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.605} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.912} {0.000} {1.953} {5.970} {1.089} {2.518} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.158}
    {-} {Setup} {1.292}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.416}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.844}
    {=} {Slack Time} {-1.429}
  END_SLK_CLC
  SLK -1.429
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.429} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.429} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.252} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.323} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.804} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.188} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.191} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.683} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.690} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.545} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.078} {0.000} {1.006} {0.733} {4.051} {2.623} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.339} {0.000} {0.428} {} {4.391} {2.962} {} {1} {(711.60, 391.50) (709.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.428} {0.056} {4.392} {2.964} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.306} {} {4.590} {3.161} {} {1} {(814.80, 394.50) (822.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.306} {0.039} {4.591} {3.162} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.154} {} {4.918} {3.489} {} {1} {(850.80, 430.50) (855.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.154} {0.049} {4.919} {3.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.899} {} {5.577} {4.148} {} {8} {(874.80, 367.50) (882.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.014} {0.000} {0.900} {0.393} {5.591} {4.163} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {B} {v} {Y} {^} {} {MUX2X1} {0.251} {0.000} {0.352} {} {5.843} {4.414} {} {1} {(670.80, 547.50) (678.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.001} {0.000} {0.352} {0.032} {5.844} {4.416} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.429} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.429} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.605} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.981} {0.000} {1.952} {5.970} {1.158} {2.586} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.145}
    {-} {Setup} {1.322}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.374}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.800}
    {=} {Slack Time} {-1.426}
  END_SLK_CLC
  SLK -1.426
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.426} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.426} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.250} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.321} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.806} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.190} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.193} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.685} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.547} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.054} {0.000} {1.006} {0.733} {4.028} {2.601} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.354} {0.000} {0.440} {} {4.382} {2.955} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.002} {0.000} {0.440} {0.064} {4.384} {2.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.293} {} {4.574} {3.147} {} {1} {(685.20, 634.50) (678.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.000} {0.000} {0.293} {0.034} {4.574} {3.147} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.158} {} {4.900} {3.474} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.158} {0.051} {4.902} {3.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.905} {} {5.560} {4.133} {} {8} {(632.40, 547.50) (625.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.014} {0.000} {0.906} {0.395} {5.574} {4.147} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.334} {} {5.800} {4.373} {} {1} {(656.40, 727.50) (649.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.000} {0.000} {0.334} {0.020} {5.800} {4.374} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.426} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.426} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.603} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.969} {0.000} {1.989} {5.970} {1.145} {2.572} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.145}
    {-} {Setup} {1.296}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.812}
    {=} {Slack Time} {-1.414}
  END_SLK_CLC
  SLK -1.414
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.414} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.414} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.237} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.308} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.818} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.202} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.206} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.698} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.704} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.560} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.054} {0.000} {1.006} {0.733} {4.028} {2.614} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.354} {0.000} {0.440} {} {4.382} {2.968} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.002} {0.000} {0.440} {0.064} {4.384} {2.970} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.293} {} {4.574} {3.160} {} {1} {(685.20, 634.50) (678.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.000} {0.000} {0.293} {0.034} {4.574} {3.160} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.158} {} {4.900} {3.486} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.158} {0.051} {4.902} {3.488} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.905} {} {5.560} {4.146} {} {8} {(632.40, 547.50) (625.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.011} {0.000} {0.905} {0.395} {5.571} {4.157} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216} {B} {v} {Y} {^} {} {MUX2X1} {0.241} {0.000} {0.345} {} {5.811} {4.397} {} {1} {(656.40, 574.50) (663.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.001} {0.000} {0.345} {0.027} {5.812} {4.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.414} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.414} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.591} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.968} {0.000} {1.952} {5.970} {1.145} {2.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.146}
    {-} {Setup} {1.296}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.400}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.813}
    {=} {Slack Time} {-1.413}
  END_SLK_CLC
  SLK -1.413
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.413} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.413} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.236} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.308} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.819} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.203} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.699} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.561} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.054} {0.000} {1.006} {0.733} {4.028} {2.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.354} {0.000} {0.440} {} {4.382} {2.969} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.002} {0.000} {0.440} {0.064} {4.384} {2.970} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.293} {} {4.574} {3.160} {} {1} {(685.20, 634.50) (678.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.000} {0.000} {0.293} {0.034} {4.574} {3.161} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.158} {} {4.900} {3.487} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.158} {0.051} {4.902} {3.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.905} {} {5.560} {4.146} {} {8} {(632.40, 547.50) (625.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.013} {0.000} {0.906} {0.395} {5.572} {4.159} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182} {B} {v} {Y} {^} {} {MUX2X1} {0.240} {0.000} {0.345} {} {5.812} {4.399} {} {1} {(709.20, 574.50) (702.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.345} {0.026} {5.813} {4.400} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.413} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.413} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.590} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.970} {0.000} {1.952} {5.970} {1.147} {2.560} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.147}
    {-} {Setup} {1.298}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.810}
    {=} {Slack Time} {-1.411}
  END_SLK_CLC
  SLK -1.411
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.411} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.411} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.234} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.305} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.822} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.834} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.206} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.209} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.701} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.708} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.563} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.054} {0.000} {1.006} {0.733} {4.028} {2.617} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.354} {0.000} {0.440} {} {4.382} {2.971} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.002} {0.000} {0.440} {0.064} {4.384} {2.973} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.293} {} {4.574} {3.163} {} {1} {(685.20, 634.50) (678.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.000} {0.000} {0.293} {0.034} {4.574} {3.163} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.158} {} {4.900} {3.490} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.158} {0.051} {4.902} {3.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.905} {} {5.560} {4.149} {} {8} {(632.40, 547.50) (625.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.013} {0.000} {0.906} {0.395} {5.573} {4.162} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {B} {v} {Y} {^} {} {MUX2X1} {0.236} {0.000} {0.342} {} {5.809} {4.398} {} {1} {(776.40, 547.50) (783.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.001} {0.000} {0.342} {0.025} {5.810} {4.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.411} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.411} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.587} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.970} {0.000} {1.952} {5.970} {1.147} {2.558} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.059}
    {-} {Setup} {1.304}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.305}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.714}
    {=} {Slack Time} {-1.409}
  END_SLK_CLC
  SLK -1.409
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.409} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.409} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.232} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.303} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.824} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.836} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.208} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.211} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.703} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.565} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.076} {0.000} {1.006} {0.733} {4.050} {2.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.312} {0.000} {0.407} {} {4.361} {2.953} {} {1} {(495.60, 490.50) (498.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.407} {0.044} {4.363} {2.954} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.180} {0.000} {0.286} {} {4.543} {3.135} {} {1} {(452.40, 487.50) (445.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.286} {0.031} {4.543} {3.135} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.128} {} {4.844} {3.435} {} {1} {(423.60, 490.50) (418.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.128} {0.038} {4.844} {3.436} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.856} {} {5.472} {4.064} {} {8} {(394.80, 487.50) (387.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.015} {0.000} {0.856} {0.373} {5.487} {4.078} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.326} {} {5.713} {4.304} {} {1} {(402.00, 754.50) (394.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.001} {0.000} {0.326} {0.023} {5.714} {4.305} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.409} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.409} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.585} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.883} {0.000} {1.952} {5.970} {1.059} {2.468} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.165}
    {-} {Setup} {1.300}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.415}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.823}
    {=} {Slack Time} {-1.407}
  END_SLK_CLC
  SLK -1.407
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.407} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.407} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.231} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.302} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.825} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.837} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.209} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.213} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.705} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.711} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.566} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.078} {0.000} {1.006} {0.733} {4.051} {2.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.339} {0.000} {0.428} {} {4.391} {2.983} {} {1} {(711.60, 391.50) (709.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.428} {0.056} {4.392} {2.985} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.306} {} {4.590} {3.183} {} {1} {(814.80, 394.50) (822.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.306} {0.039} {4.591} {3.184} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.154} {} {4.918} {3.511} {} {1} {(850.80, 430.50) (855.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.154} {0.049} {4.919} {3.512} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.899} {} {5.577} {4.170} {} {8} {(874.80, 367.50) (882.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.013} {0.000} {0.900} {0.393} {5.590} {4.183} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232} {B} {v} {Y} {^} {} {MUX2X1} {0.232} {0.000} {0.338} {} {5.822} {4.415} {} {1} {(654.00, 427.50) (661.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.000} {0.000} {0.338} {0.023} {5.823} {4.415} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.407} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.407} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.584} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.988} {0.000} {1.952} {5.970} {1.165} {2.572} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.058}
    {-} {Setup} {1.305}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.303}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.710}
    {=} {Slack Time} {-1.406}
  END_SLK_CLC
  SLK -1.406
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.406} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.406} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.230} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.301} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.826} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.838} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.210} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.213} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.705} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.567} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.076} {0.000} {1.006} {0.733} {4.050} {2.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.312} {0.000} {0.407} {} {4.361} {2.955} {} {1} {(495.60, 490.50) (498.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.407} {0.044} {4.363} {2.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.180} {0.000} {0.286} {} {4.543} {3.137} {} {1} {(452.40, 487.50) (445.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.286} {0.031} {4.543} {3.137} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.128} {} {4.844} {3.437} {} {1} {(423.60, 490.50) (418.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.128} {0.038} {4.844} {3.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.856} {} {5.472} {4.066} {} {8} {(394.80, 487.50) (387.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.014} {0.000} {0.856} {0.373} {5.486} {4.080} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205} {B} {v} {Y} {^} {} {MUX2X1} {0.223} {0.000} {0.324} {} {5.709} {4.303} {} {1} {(423.60, 727.50) (430.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.000} {0.000} {0.324} {0.021} {5.710} {4.303} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.406} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.406} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.583} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.882} {0.000} {1.952} {5.970} {1.058} {2.464} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.173}
    {-} {Setup} {1.296}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.427}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.829}
    {=} {Slack Time} {-1.401}
  END_SLK_CLC
  SLK -1.401
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.401} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.401} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.225} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.296} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.831} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.843} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.215} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.218} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.710} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.572} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.078} {0.000} {1.006} {0.733} {4.051} {2.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.339} {0.000} {0.428} {} {4.391} {2.989} {} {1} {(711.60, 391.50) (709.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.428} {0.056} {4.392} {2.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.306} {} {4.590} {3.188} {} {1} {(814.80, 394.50) (822.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.306} {0.039} {4.591} {3.189} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.154} {} {4.918} {3.516} {} {1} {(850.80, 430.50) (855.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.154} {0.049} {4.919} {3.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.899} {} {5.577} {4.176} {} {8} {(874.80, 367.50) (882.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.008} {0.000} {0.900} {0.393} {5.585} {4.183} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214} {B} {v} {Y} {^} {} {MUX2X1} {0.243} {0.000} {0.346} {} {5.828} {4.426} {} {1} {(853.20, 367.50) (846.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.346} {0.028} {5.829} {4.427} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.401} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.401} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.578} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.997} {0.000} {1.953} {5.970} {1.173} {2.575} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.170}
    {-} {Setup} {1.300}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.420}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.822}
    {=} {Slack Time} {-1.401}
  END_SLK_CLC
  SLK -1.401
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.401} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.401} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.225} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.296} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.831} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.843} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.215} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.218} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.710} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.572} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.078} {0.000} {1.006} {0.733} {4.051} {2.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.339} {0.000} {0.428} {} {4.391} {2.989} {} {1} {(711.60, 391.50) (709.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.428} {0.056} {4.392} {2.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.306} {} {4.590} {3.189} {} {1} {(814.80, 394.50) (822.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.306} {0.039} {4.591} {3.189} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.154} {} {4.918} {3.517} {} {1} {(850.80, 430.50) (855.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.154} {0.049} {4.919} {3.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.899} {} {5.577} {4.176} {} {8} {(874.80, 367.50) (882.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.012} {0.000} {0.900} {0.393} {5.589} {4.188} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {B} {v} {Y} {^} {} {MUX2X1} {0.232} {0.000} {0.338} {} {5.821} {4.420} {} {1} {(646.80, 394.50) (654.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.001} {0.000} {0.338} {0.023} {5.822} {4.420} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.401} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.401} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.578} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.993} {0.000} {1.952} {5.970} {1.170} {2.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.171}
    {-} {Setup} {1.299}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.422}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.821}
    {=} {Slack Time} {-1.400}
  END_SLK_CLC
  SLK -1.400
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.400} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.400} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.223} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.294} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.833} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.845} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.217} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.220} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.712} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.719} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.574} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.078} {0.000} {1.006} {0.733} {4.051} {2.652} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.339} {0.000} {0.428} {} {4.391} {2.991} {} {1} {(711.60, 391.50) (709.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.428} {0.056} {4.392} {2.993} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.306} {} {4.590} {3.190} {} {1} {(814.80, 394.50) (822.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.306} {0.039} {4.591} {3.191} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.154} {} {4.918} {3.518} {} {1} {(850.80, 430.50) (855.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.154} {0.049} {4.919} {3.520} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.899} {} {5.577} {4.177} {} {8} {(874.80, 367.50) (882.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.010} {0.000} {0.900} {0.393} {5.587} {4.187} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249} {B} {v} {Y} {^} {} {MUX2X1} {0.234} {0.000} {0.339} {} {5.821} {4.421} {} {1} {(740.40, 367.50) (733.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.001} {0.000} {0.339} {0.024} {5.821} {4.422} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.400} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.400} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.576} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.995} {0.000} {1.952} {5.970} {1.171} {2.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.173}
    {-} {Setup} {1.300}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.423}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.817}
    {=} {Slack Time} {-1.394}
  END_SLK_CLC
  SLK -1.394
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.394} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.394} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.217} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.288} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.839} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.851} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.222} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.718} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.580} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.078} {0.000} {1.006} {0.733} {4.051} {2.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.339} {0.000} {0.428} {} {4.391} {2.997} {} {1} {(711.60, 391.50) (709.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.428} {0.056} {4.392} {2.999} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.306} {} {4.590} {3.196} {} {1} {(814.80, 394.50) (822.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.306} {0.039} {4.591} {3.197} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.154} {} {4.918} {3.524} {} {1} {(850.80, 430.50) (855.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.154} {0.049} {4.919} {3.525} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.899} {} {5.577} {4.183} {} {8} {(874.80, 367.50) (882.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.009} {0.000} {0.900} {0.393} {5.585} {4.192} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180} {B} {v} {Y} {^} {} {MUX2X1} {0.231} {0.000} {0.337} {} {5.816} {4.422} {} {1} {(764.40, 367.50) (771.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.000} {0.000} {0.337} {0.022} {5.817} {4.423} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.394} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.394} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.570} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.997} {0.000} {1.953} {5.970} {1.173} {2.567} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.127}
    {-} {Setup} {1.302}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.375}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.767}
    {=} {Slack Time} {-1.392}
  END_SLK_CLC
  SLK -1.392
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.392} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.392} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.215} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.286} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.841} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.853} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.224} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.228} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.720} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.726} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.582} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.068} {0.000} {1.006} {0.733} {4.042} {2.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.404} {} {4.350} {2.958} {} {1} {(490.80, 631.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.001} {0.000} {0.404} {0.042} {4.351} {2.960} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.259} {0.000} {0.394} {} {4.611} {3.219} {} {1} {(454.80, 634.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.002} {0.000} {0.394} {0.078} {4.613} {3.221} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.282} {0.000} {0.154} {} {4.895} {3.504} {} {1} {(428.40, 433.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.154} {0.049} {4.897} {3.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.848} {} {5.517} {4.125} {} {8} {(418.80, 367.50) (426.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.012} {0.000} {0.849} {0.368} {5.529} {4.137} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186} {B} {v} {Y} {^} {} {MUX2X1} {0.237} {0.000} {0.332} {} {5.766} {4.374} {} {1} {(368.40, 487.50) (361.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.332} {0.028} {5.767} {4.375} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.392} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.392} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.568} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.951} {0.000} {1.953} {5.970} {1.127} {2.519} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.128}
    {-} {Setup} {1.305}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.373}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.753}
    {=} {Slack Time} {-1.380}
  END_SLK_CLC
  SLK -1.380
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.380} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.380} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.204} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.275} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.852} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.864} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.236} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.240} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.732} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.738} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.593} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.068} {0.000} {1.006} {0.733} {4.042} {2.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.404} {} {4.350} {2.970} {} {1} {(490.80, 631.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.001} {0.000} {0.404} {0.042} {4.351} {2.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.259} {0.000} {0.394} {} {4.611} {3.231} {} {1} {(454.80, 634.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.002} {0.000} {0.394} {0.078} {4.613} {3.233} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.282} {0.000} {0.154} {} {4.895} {3.515} {} {1} {(428.40, 433.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.154} {0.049} {4.897} {3.516} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.848} {} {5.517} {4.137} {} {8} {(418.80, 367.50) (426.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.010} {0.000} {0.848} {0.368} {5.527} {4.147} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.324} {} {5.753} {4.372} {} {1} {(368.40, 427.50) (361.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.000} {0.000} {0.324} {0.023} {5.753} {4.373} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.380} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.380} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.557} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.951} {0.000} {1.953} {5.970} {1.128} {2.508} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.129}
    {-} {Setup} {1.304}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.376}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.752}
    {=} {Slack Time} {-1.377}
  END_SLK_CLC
  SLK -1.377
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.377} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.377} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.200} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.271} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.856} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.868} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.240} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.243} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.735} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.597} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.068} {0.000} {1.006} {0.733} {4.042} {2.665} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.404} {} {4.350} {2.973} {} {1} {(490.80, 631.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.001} {0.000} {0.404} {0.042} {4.351} {2.975} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.259} {0.000} {0.394} {} {4.611} {3.234} {} {1} {(454.80, 634.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.002} {0.000} {0.394} {0.078} {4.613} {3.236} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.282} {0.000} {0.154} {} {4.895} {3.519} {} {1} {(428.40, 433.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.154} {0.049} {4.897} {3.520} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.848} {} {5.517} {4.140} {} {8} {(418.80, 367.50) (426.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.004} {0.000} {0.848} {0.368} {5.521} {4.145} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {B} {v} {Y} {^} {} {MUX2X1} {0.231} {0.000} {0.328} {} {5.752} {4.375} {} {1} {(423.60, 394.50) (416.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.328} {0.025} {5.752} {4.376} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.377} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.377} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.553} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.953} {0.000} {1.953} {5.970} {1.129} {2.506} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.100}
    {-} {Setup} {1.302}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.348}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.715}
    {=} {Slack Time} {-1.367}
  END_SLK_CLC
  SLK -1.367
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.367} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.367} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.190} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.261} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.866} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.878} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.249} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.253} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.745} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.751} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.607} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.076} {0.000} {1.006} {0.733} {4.050} {2.683} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.312} {0.000} {0.407} {} {4.361} {2.995} {} {1} {(495.60, 490.50) (498.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.407} {0.044} {4.363} {2.996} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.180} {0.000} {0.286} {} {4.543} {3.176} {} {1} {(452.40, 487.50) (445.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.286} {0.031} {4.543} {3.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.128} {} {4.844} {3.477} {} {1} {(423.60, 490.50) (418.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.128} {0.038} {4.844} {3.478} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.856} {} {5.472} {4.105} {} {8} {(394.80, 487.50) (387.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.006} {0.000} {0.856} {0.373} {5.479} {4.112} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {B} {v} {Y} {^} {} {MUX2X1} {0.236} {0.000} {0.333} {} {5.714} {4.347} {} {1} {(375.60, 574.50) (382.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.001} {0.000} {0.333} {0.027} {5.715} {4.348} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.367} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.367} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.543} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.924} {0.000} {1.953} {5.970} {1.101} {2.467} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.132}
    {-} {Setup} {1.306}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.377}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.743}
    {=} {Slack Time} {-1.367}
  END_SLK_CLC
  SLK -1.367
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.367} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.367} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.190} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.261} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.866} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.878} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.250} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.253} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.745} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.607} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.068} {0.000} {1.006} {0.733} {4.042} {2.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.404} {} {4.350} {2.983} {} {1} {(490.80, 631.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.001} {0.000} {0.404} {0.042} {4.351} {2.985} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.259} {0.000} {0.394} {} {4.611} {3.244} {} {1} {(454.80, 634.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.002} {0.000} {0.394} {0.078} {4.613} {3.246} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.282} {0.000} {0.154} {} {4.895} {3.529} {} {1} {(428.40, 433.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.154} {0.049} {4.897} {3.530} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.848} {} {5.517} {4.150} {} {8} {(418.80, 367.50) (426.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.004} {0.000} {0.848} {0.368} {5.521} {4.154} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.321} {} {5.743} {4.376} {} {1} {(452.40, 367.50) (445.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.000} {0.000} {0.321} {0.021} {5.743} {4.377} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.367} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.367} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.543} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.956} {0.000} {1.953} {5.970} {1.132} {2.499} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.112}
    {-} {Setup} {1.303}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.359}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.715}
    {=} {Slack Time} {-1.356}
  END_SLK_CLC
  SLK -1.356
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.356} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.356} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.180} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.251} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.876} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.260} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.264} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.756} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.762} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.617} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.076} {0.000} {1.006} {0.733} {4.050} {2.694} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.312} {0.000} {0.407} {} {4.361} {3.005} {} {1} {(495.60, 490.50) (498.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.407} {0.044} {4.363} {3.007} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.180} {0.000} {0.286} {} {4.543} {3.187} {} {1} {(452.40, 487.50) (445.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.286} {0.031} {4.543} {3.187} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.128} {} {4.844} {3.487} {} {1} {(423.60, 490.50) (418.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.128} {0.038} {4.844} {3.488} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.856} {} {5.472} {4.116} {} {8} {(394.80, 487.50) (387.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.011} {0.000} {0.856} {0.373} {5.483} {4.127} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222} {B} {v} {Y} {^} {} {MUX2X1} {0.232} {0.000} {0.330} {} {5.715} {4.359} {} {1} {(411.60, 574.50) (404.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.330} {0.025} {5.715} {4.359} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.356} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.356} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.533} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.953} {5.970} {1.112} {2.468} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.112}
    {-} {Setup} {1.305}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.358}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.710}
    {=} {Slack Time} {-1.353}
  END_SLK_CLC
  SLK -1.353
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.353} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.353} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.176} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.247} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.880} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.892} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.264} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.267} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.759} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.621} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.076} {0.000} {1.006} {0.733} {4.050} {2.697} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.312} {0.000} {0.407} {} {4.361} {3.009} {} {1} {(495.60, 490.50) (498.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.407} {0.044} {4.363} {3.010} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.180} {0.000} {0.286} {} {4.543} {3.190} {} {1} {(452.40, 487.50) (445.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.286} {0.031} {4.543} {3.191} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.128} {} {4.844} {3.491} {} {1} {(423.60, 490.50) (418.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.128} {0.038} {4.844} {3.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.856} {} {5.472} {4.119} {} {8} {(394.80, 487.50) (387.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.011} {0.000} {0.856} {0.373} {5.483} {4.131} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.326} {} {5.710} {4.357} {} {1} {(416.40, 607.50) (423.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.326} {0.023} {5.710} {4.358} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.353} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.353} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.529} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.953} {5.970} {1.112} {2.465} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.236}
    {-} {Setup} {1.325}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.461}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.810}
    {=} {Slack Time} {-1.349}
  END_SLK_CLC
  SLK -1.349
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.349} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.349} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.173} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.244} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.883} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.895} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.267} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.270} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.762} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.624} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.054} {0.000} {1.006} {0.733} {4.028} {2.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.354} {0.000} {0.440} {} {4.382} {3.032} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.002} {0.000} {0.440} {0.064} {4.384} {3.034} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.293} {} {4.574} {3.224} {} {1} {(685.20, 634.50) (678.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.000} {0.000} {0.293} {0.034} {4.574} {3.224} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.158} {} {4.900} {3.551} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.158} {0.051} {4.902} {3.552} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.905} {} {5.560} {4.210} {} {8} {(632.40, 547.50) (625.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.019} {0.000} {0.906} {0.395} {5.579} {4.229} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {v} {Y} {^} {} {MUX2X1} {0.231} {0.000} {0.338} {} {5.810} {4.460} {} {1} {(846.00, 694.50) (853.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.338} {0.022} {5.810} {4.461} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.349} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.349} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.526} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.059} {0.000} {1.998} {5.970} {1.236} {2.586} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.113}
    {-} {Setup} {1.311}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.352}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.701}
    {=} {Slack Time} {-1.349}
  END_SLK_CLC
  SLK -1.349
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.349} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.349} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.173} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.244} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.883} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.895} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.267} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.271} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.763} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.624} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {1.004} {0.733} {4.006} {2.657} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.404} {} {4.315} {2.965} {} {1} {(1057.20, 631.50) (1059.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.404} {0.042} {4.315} {2.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.295} {} {4.501} {3.152} {} {1} {(1066.80, 667.50) (1074.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.295} {0.035} {4.502} {3.152} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.145} {} {4.818} {3.469} {} {1} {(1114.80, 670.50) (1119.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.145} {0.045} {4.819} {3.470} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.845} {} {5.443} {4.094} {} {8} {(1114.80, 607.50) (1107.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.003} {0.000} {0.845} {0.368} {5.446} {4.097} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {B} {v} {Y} {^} {} {MUX2X1} {0.254} {0.000} {0.344} {} {5.700} {4.351} {} {1} {(1122.00, 694.50) (1114.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.001} {0.000} {0.344} {0.036} {5.701} {4.352} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.349} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.349} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.526} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.113} {2.462} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.254}
    {-} {Setup} {1.317}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.486}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.825}
    {=} {Slack Time} {-1.339}
  END_SLK_CLC
  SLK -1.339
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.339} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.339} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.162} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.233} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.894} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.278} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.281} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.773} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.780} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.635} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.054} {0.000} {1.006} {0.733} {4.028} {2.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.354} {0.000} {0.440} {} {4.382} {3.043} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.002} {0.000} {0.440} {0.064} {4.384} {3.045} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.293} {} {4.574} {3.235} {} {1} {(685.20, 634.50) (678.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.000} {0.000} {0.293} {0.034} {4.574} {3.235} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.158} {} {4.900} {3.562} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.158} {0.051} {4.902} {3.563} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.905} {} {5.560} {4.221} {} {8} {(632.40, 547.50) (625.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.013} {0.000} {0.906} {0.395} {5.573} {4.234} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148} {B} {v} {Y} {^} {} {MUX2X1} {0.252} {0.000} {0.353} {} {5.824} {4.486} {} {1} {(826.80, 574.50) (834.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.001} {0.000} {0.353} {0.031} {5.825} {4.486} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.339} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.339} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.515} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.077} {0.000} {1.998} {5.970} {1.254} {2.592} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.121}
    {-} {Setup} {1.305}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.367}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.704}
    {=} {Slack Time} {-1.337}
  END_SLK_CLC
  SLK -1.337
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.337} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.337} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.160} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.232} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.895} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.907} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.279} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.283} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.775} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.781} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.637} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.076} {0.000} {1.006} {0.733} {4.050} {2.713} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.312} {0.000} {0.407} {} {4.361} {3.024} {} {1} {(495.60, 490.50) (498.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.407} {0.044} {4.363} {3.026} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.180} {0.000} {0.286} {} {4.543} {3.206} {} {1} {(452.40, 487.50) (445.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.286} {0.031} {4.543} {3.206} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.128} {} {4.844} {3.507} {} {1} {(423.60, 490.50) (418.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.128} {0.038} {4.844} {3.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.856} {} {5.472} {4.135} {} {8} {(394.80, 487.50) (387.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.005} {0.000} {0.856} {0.373} {5.477} {4.140} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.325} {} {5.703} {4.366} {} {1} {(368.40, 514.50) (361.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.325} {0.022} {5.704} {4.367} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.337} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.337} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.514} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.945} {0.000} {1.953} {5.970} {1.121} {2.458} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.274}
    {-} {Setup} {1.321}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.503}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.832}
    {=} {Slack Time} {-1.329}
  END_SLK_CLC
  SLK -1.329
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.329} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.329} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.152} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.904} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.916} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.287} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.291} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.783} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.790} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.645} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.078} {0.000} {1.006} {0.733} {4.051} {2.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.339} {0.000} {0.428} {} {4.391} {3.062} {} {1} {(711.60, 391.50) (709.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.428} {0.056} {4.392} {3.064} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.306} {} {4.590} {3.261} {} {1} {(814.80, 394.50) (822.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.306} {0.039} {4.591} {3.262} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.154} {} {4.918} {3.589} {} {1} {(850.80, 430.50) (855.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.154} {0.049} {4.919} {3.590} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.899} {} {5.577} {4.248} {} {8} {(874.80, 367.50) (882.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.010} {0.000} {0.900} {0.393} {5.587} {4.258} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197} {B} {v} {Y} {^} {} {MUX2X1} {0.244} {0.000} {0.347} {} {5.831} {4.502} {} {1} {(831.60, 487.50) (824.40, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.001} {0.000} {0.347} {0.028} {5.832} {4.503} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.329} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.329} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.505} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.098} {0.000} {1.998} {5.970} {1.274} {2.603} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.277}
    {-} {Setup} {1.323}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.505}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.829}
    {=} {Slack Time} {-1.325}
  END_SLK_CLC
  SLK -1.325
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.325} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.325} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.148} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.219} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.908} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.920} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.292} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.295} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.787} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.794} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.649} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.078} {0.000} {1.006} {0.733} {4.051} {2.727} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.339} {0.000} {0.428} {} {4.391} {3.066} {} {1} {(711.60, 391.50) (709.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.428} {0.056} {4.392} {3.068} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.306} {} {4.590} {3.265} {} {1} {(814.80, 394.50) (822.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.306} {0.039} {4.591} {3.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.154} {} {4.918} {3.593} {} {1} {(850.80, 430.50) (855.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.154} {0.049} {4.919} {3.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.658} {0.000} {0.899} {} {5.577} {4.252} {} {8} {(874.80, 367.50) (882.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.011} {0.000} {0.900} {0.393} {5.588} {4.263} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163} {B} {v} {Y} {^} {} {MUX2X1} {0.241} {0.000} {0.344} {} {5.828} {4.504} {} {1} {(855.60, 547.50) (848.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.001} {0.000} {0.344} {0.027} {5.829} {4.505} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.325} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.325} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.501} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.101} {0.000} {1.998} {5.970} {1.277} {2.602} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.113}
    {-} {Setup} {1.321}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.342}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.666}
    {=} {Slack Time} {-1.323}
  END_SLK_CLC
  SLK -1.323
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.323} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.323} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.147} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.218} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.909} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.921} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.293} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.296} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.788} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.795} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.650} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {1.004} {0.733} {4.006} {2.682} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.404} {} {4.315} {2.991} {} {1} {(1057.20, 631.50) (1059.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.404} {0.042} {4.315} {2.992} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.295} {} {4.501} {3.178} {} {1} {(1066.80, 667.50) (1074.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.295} {0.035} {4.502} {3.178} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.145} {} {4.818} {3.495} {} {1} {(1114.80, 670.50) (1119.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.145} {0.045} {4.819} {3.496} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.845} {} {5.443} {4.120} {} {8} {(1114.80, 607.50) (1107.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.003} {0.000} {0.845} {0.368} {5.446} {4.123} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.318} {} {5.665} {4.342} {} {1} {(1119.60, 727.50) (1126.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.000} {0.000} {0.318} {0.020} {5.666} {4.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.323} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.323} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.500} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.937} {0.000} {1.979} {5.970} {1.113} {2.437} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.145}
    {-} {Setup} {1.305}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.708}
    {=} {Slack Time} {-1.318}
  END_SLK_CLC
  SLK -1.318
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.318} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.318} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.141} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.212} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.915} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.927} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.298} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.302} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.794} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.800} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.656} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.076} {0.000} {1.006} {0.733} {4.050} {2.732} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.312} {0.000} {0.407} {} {4.361} {3.044} {} {1} {(495.60, 490.50) (498.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.407} {0.044} {4.363} {3.045} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.180} {0.000} {0.286} {} {4.543} {3.225} {} {1} {(452.40, 487.50) (445.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.286} {0.031} {4.543} {3.225} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.128} {} {4.844} {3.526} {} {1} {(423.60, 490.50) (418.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.128} {0.038} {4.844} {3.527} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.856} {} {5.472} {4.154} {} {8} {(394.80, 487.50) (387.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.010} {0.000} {0.856} {0.373} {5.482} {4.165} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.325} {} {5.708} {4.390} {} {1} {(526.80, 574.50) (534.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.000} {0.000} {0.325} {0.022} {5.708} {4.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.318} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.318} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.494} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.968} {0.000} {1.952} {5.970} {1.145} {2.463} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.153}
    {-} {Setup} {1.304}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.710}
    {=} {Slack Time} {-1.312}
  END_SLK_CLC
  SLK -1.312
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.312} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.312} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.135} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.206} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.921} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.305} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.800} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.807} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.662} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.076} {0.000} {1.006} {0.733} {4.050} {2.738} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.312} {0.000} {0.407} {} {4.361} {3.050} {} {1} {(495.60, 490.50) (498.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.407} {0.044} {4.363} {3.051} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.180} {0.000} {0.286} {} {4.543} {3.232} {} {1} {(452.40, 487.50) (445.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.286} {0.031} {4.543} {3.232} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.128} {} {4.844} {3.532} {} {1} {(423.60, 490.50) (418.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.128} {0.038} {4.844} {3.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.856} {} {5.472} {4.161} {} {8} {(394.80, 487.50) (387.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.011} {0.000} {0.856} {0.373} {5.483} {4.172} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.326} {} {5.710} {4.398} {} {1} {(546.00, 487.50) (553.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.000} {0.000} {0.326} {0.023} {5.710} {4.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.312} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.312} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.488} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.976} {0.000} {1.952} {5.970} {1.153} {2.464} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.124}
    {-} {Setup} {1.292}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.382}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.661}
    {=} {Slack Time} {-1.278}
  END_SLK_CLC
  SLK -1.278
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.278} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.278} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.102} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.173} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.954} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.338} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.342} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.834} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.695} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.063} {0.000} {1.006} {0.733} {4.036} {2.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.414} {} {4.249} {2.971} {} {1} {(586.80, 667.50) (591.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.414} {0.045} {4.250} {2.972} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.251} {0.000} {0.407} {} {4.502} {3.223} {} {1} {(543.60, 670.50) (538.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.004} {0.000} {0.407} {0.084} {4.506} {3.228} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.162} {} {4.797} {3.518} {} {1} {(586.80, 448.50) (579.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.162} {0.052} {4.798} {3.520} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.116} {0.000} {0.132} {} {4.914} {3.636} {} {1} {(577.20, 367.50) (570.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.000} {0.000} {0.132} {0.022} {4.914} {3.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n181} {A} {v} {Y} {v} {} {BUFX2} {0.554} {0.000} {0.540} {} {5.468} {4.190} {} {8} {(574.80, 394.50) (579.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN40_n181} {} {0.010} {0.000} {0.540} {0.408} {5.478} {4.200} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {B} {v} {Y} {^} {} {MUX2X1} {0.182} {0.000} {0.237} {} {5.660} {4.382} {} {1} {(538.80, 607.50) (546.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.000} {0.000} {0.237} {0.021} {5.661} {4.382} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.278} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.278} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.455} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.948} {0.000} {1.953} {5.970} {1.124} {2.403} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.133}
    {-} {Setup} {1.294}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.388}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.662}
    {=} {Slack Time} {-1.274}
  END_SLK_CLC
  SLK -1.274
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.274} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.274} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.097} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.168} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.959} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.342} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.346} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.838} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.845} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.700} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.063} {0.000} {1.006} {0.733} {4.036} {2.763} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.414} {} {4.249} {2.975} {} {1} {(586.80, 667.50) (591.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.414} {0.045} {4.250} {2.977} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.251} {0.000} {0.407} {} {4.502} {3.228} {} {1} {(543.60, 670.50) (538.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.004} {0.000} {0.407} {0.084} {4.506} {3.232} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.162} {} {4.797} {3.523} {} {1} {(586.80, 448.50) (579.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.162} {0.052} {4.798} {3.524} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.116} {0.000} {0.132} {} {4.914} {3.640} {} {1} {(577.20, 367.50) (570.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.000} {0.000} {0.132} {0.022} {4.914} {3.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n181} {A} {v} {Y} {v} {} {BUFX2} {0.554} {0.000} {0.540} {} {5.468} {4.195} {} {8} {(574.80, 394.50) (579.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN40_n181} {} {0.005} {0.000} {0.540} {0.408} {5.473} {4.200} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253} {B} {v} {Y} {^} {} {MUX2X1} {0.188} {0.000} {0.241} {} {5.661} {4.387} {} {1} {(529.20, 367.50) (522.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.241} {0.024} {5.662} {4.388} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.274} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.274} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.450} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.956} {0.000} {1.952} {5.970} {1.133} {2.406} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.134}
    {-} {Setup} {1.294}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.662}
    {=} {Slack Time} {-1.272}
  END_SLK_CLC
  SLK -1.272
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.272} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.272} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.095} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.167} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.960} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.972} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.344} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.840} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.846} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.702} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.063} {0.000} {1.006} {0.733} {4.036} {2.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.414} {} {4.249} {2.977} {} {1} {(586.80, 667.50) (591.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.414} {0.045} {4.250} {2.978} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.251} {0.000} {0.407} {} {4.502} {3.230} {} {1} {(543.60, 670.50) (538.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.004} {0.000} {0.407} {0.084} {4.506} {3.234} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.162} {} {4.797} {3.525} {} {1} {(586.80, 448.50) (579.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.162} {0.052} {4.798} {3.526} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.116} {0.000} {0.132} {} {4.914} {3.642} {} {1} {(577.20, 367.50) (570.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.000} {0.000} {0.132} {0.022} {4.914} {3.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n181} {A} {v} {Y} {v} {} {BUFX2} {0.554} {0.000} {0.540} {} {5.468} {4.196} {} {8} {(574.80, 394.50) (579.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN40_n181} {} {0.005} {0.000} {0.540} {0.408} {5.473} {4.201} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150} {B} {v} {Y} {^} {} {MUX2X1} {0.187} {0.000} {0.241} {} {5.661} {4.389} {} {1} {(502.80, 394.50) (510.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.241} {0.024} {5.662} {4.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.272} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.272} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.449} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.957} {0.000} {1.952} {5.970} {1.134} {2.406} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.144}
    {-} {Setup} {1.296}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.670}
    {=} {Slack Time} {-1.272}
  END_SLK_CLC
  SLK -1.272
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.272} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.272} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.095} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.166} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.961} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.973} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.344} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.840} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.846} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.702} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.063} {0.000} {1.006} {0.733} {4.036} {2.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.414} {} {4.249} {2.977} {} {1} {(586.80, 667.50) (591.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.414} {0.045} {4.250} {2.979} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.251} {0.000} {0.407} {} {4.502} {3.230} {} {1} {(543.60, 670.50) (538.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.004} {0.000} {0.407} {0.084} {4.506} {3.234} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.162} {} {4.797} {3.525} {} {1} {(586.80, 448.50) (579.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.162} {0.052} {4.798} {3.526} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.116} {0.000} {0.132} {} {4.914} {3.642} {} {1} {(577.20, 367.50) (570.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.000} {0.000} {0.132} {0.022} {4.914} {3.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n181} {A} {v} {Y} {v} {} {BUFX2} {0.554} {0.000} {0.540} {} {5.468} {4.196} {} {8} {(574.80, 394.50) (579.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN40_n181} {} {0.009} {0.000} {0.540} {0.408} {5.477} {4.206} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {MUX2X1} {0.191} {0.000} {0.244} {} {5.669} {4.397} {} {1} {(618.00, 574.50) (610.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.001} {0.000} {0.244} {0.026} {5.670} {4.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.272} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.272} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.448} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.967} {0.000} {1.952} {5.970} {1.144} {2.416} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.153}
    {-} {Setup} {1.298}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.405}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.675}
    {=} {Slack Time} {-1.270}
  END_SLK_CLC
  SLK -1.270
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.270} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.270} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.093} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.165} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.962} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.974} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.346} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.350} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.842} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.848} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.704} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.063} {0.000} {1.006} {0.733} {4.036} {2.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.414} {} {4.249} {2.979} {} {1} {(586.80, 667.50) (591.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.414} {0.045} {4.250} {2.980} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.251} {0.000} {0.407} {} {4.502} {3.232} {} {1} {(543.60, 670.50) (538.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.004} {0.000} {0.407} {0.084} {4.506} {3.236} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.162} {} {4.797} {3.527} {} {1} {(586.80, 448.50) (579.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.162} {0.052} {4.798} {3.528} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.116} {0.000} {0.132} {} {4.914} {3.644} {} {1} {(577.20, 367.50) (570.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.000} {0.000} {0.132} {0.022} {4.914} {3.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n181} {A} {v} {Y} {v} {} {BUFX2} {0.554} {0.000} {0.540} {} {5.468} {4.198} {} {8} {(574.80, 394.50) (579.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN40_n181} {} {0.008} {0.000} {0.540} {0.408} {5.476} {4.206} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218} {B} {v} {Y} {^} {} {MUX2X1} {0.198} {0.000} {0.249} {} {5.674} {4.404} {} {1} {(582.00, 547.50) (589.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.001} {0.000} {0.249} {0.029} {5.675} {4.405} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.270} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.270} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.447} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.977} {0.000} {1.952} {5.970} {1.153} {2.423} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.196}
    {-} {Setup} {1.329}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.417}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.683}
    {=} {Slack Time} {-1.266}
  END_SLK_CLC
  SLK -1.266
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.266} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.266} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.089} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.160} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.966} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.979} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.350} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.354} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.846} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.852} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.708} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {1.004} {0.733} {4.006} {2.740} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.404} {} {4.315} {3.049} {} {1} {(1057.20, 631.50) (1059.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.404} {0.042} {4.315} {3.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.295} {} {4.501} {3.235} {} {1} {(1066.80, 667.50) (1074.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.295} {0.035} {4.502} {3.236} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.145} {} {4.818} {3.553} {} {1} {(1114.80, 670.50) (1119.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.145} {0.045} {4.819} {3.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.845} {} {5.443} {4.177} {} {8} {(1114.80, 607.50) (1107.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.012} {0.000} {0.845} {0.368} {5.455} {4.189} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.324} {} {5.682} {4.416} {} {1} {(882.00, 727.50) (874.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.001} {0.000} {0.324} {0.024} {5.683} {4.417} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.266} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.266} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.443} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.019} {0.000} {1.995} {5.970} {1.195} {2.461} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.211}
    {-} {Setup} {1.326}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.436}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.697}
    {=} {Slack Time} {-1.262}
  END_SLK_CLC
  SLK -1.262
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.262} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.262} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.085} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.156} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.971} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {0.983} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.355} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.358} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.850} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.857} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.712} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {1.004} {0.733} {4.006} {2.744} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.404} {} {4.315} {3.053} {} {1} {(1057.20, 631.50) (1059.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.404} {0.042} {4.315} {3.054} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.295} {} {4.501} {3.240} {} {1} {(1066.80, 667.50) (1074.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.295} {0.035} {4.502} {3.240} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.145} {} {4.818} {3.557} {} {1} {(1114.80, 670.50) (1119.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.145} {0.045} {4.819} {3.558} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.845} {} {5.443} {4.182} {} {8} {(1114.80, 607.50) (1107.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.011} {0.000} {0.845} {0.368} {5.454} {4.193} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191} {B} {v} {Y} {^} {} {MUX2X1} {0.242} {0.000} {0.335} {} {5.696} {4.435} {} {1} {(894.00, 694.50) (901.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.001} {0.000} {0.335} {0.030} {5.697} {4.436} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.262} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.262} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.438} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.035} {0.000} {1.996} {5.970} {1.211} {2.473} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.170}
    {-} {Setup} {1.295}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.425}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.663}
    {=} {Slack Time} {-1.238}
  END_SLK_CLC
  SLK -1.238
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.238} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.238} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.062} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.133} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {0.994} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {1.006} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.378} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.381} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.873} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.880} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.735} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.063} {0.000} {1.006} {0.733} {4.036} {2.798} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.213} {0.000} {0.414} {} {4.249} {3.011} {} {1} {(586.80, 667.50) (591.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.414} {0.045} {4.250} {3.012} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.251} {0.000} {0.407} {} {4.502} {3.263} {} {1} {(543.60, 670.50) (538.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.004} {0.000} {0.407} {0.084} {4.506} {3.268} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.162} {} {4.797} {3.558} {} {1} {(586.80, 448.50) (579.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.162} {0.052} {4.798} {3.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.116} {0.000} {0.132} {} {4.914} {3.675} {} {1} {(577.20, 367.50) (570.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.000} {0.000} {0.132} {0.022} {4.914} {3.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n181} {A} {v} {Y} {v} {} {BUFX2} {0.554} {0.000} {0.540} {} {5.468} {4.230} {} {8} {(574.80, 394.50) (579.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN40_n181} {} {0.005} {0.000} {0.540} {0.408} {5.473} {4.235} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184} {B} {v} {Y} {^} {} {MUX2X1} {0.189} {0.000} {0.242} {} {5.663} {4.424} {} {1} {(601.20, 367.50) (608.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.242} {0.025} {5.663} {4.425} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.238} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.238} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.415} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.993} {0.000} {1.952} {5.970} {1.170} {2.409} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.236}
    {-} {Setup} {1.330}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.455}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.681}
    {=} {Slack Time} {-1.226}
  END_SLK_CLC
  SLK -1.226
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.226} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.226} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.049} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.120} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {1.006} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {1.019} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.390} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.394} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.886} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.892} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.748} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {1.004} {0.733} {4.006} {2.780} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.404} {} {4.315} {3.089} {} {1} {(1057.20, 631.50) (1059.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.404} {0.042} {4.315} {3.089} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.295} {} {4.501} {3.275} {} {1} {(1066.80, 667.50) (1074.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.295} {0.035} {4.502} {3.276} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.145} {} {4.818} {3.593} {} {1} {(1114.80, 670.50) (1119.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.145} {0.045} {4.819} {3.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.845} {} {5.443} {4.217} {} {8} {(1114.80, 607.50) (1107.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.011} {0.000} {0.845} {0.368} {5.454} {4.228} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.324} {} {5.681} {4.455} {} {1} {(886.80, 634.50) (879.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.001} {0.000} {0.324} {0.024} {5.681} {4.455} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.226} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.226} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.403} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.059} {0.000} {1.998} {5.970} {1.236} {2.462} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.271}
    {-} {Setup} {1.328}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.492}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.688}
    {=} {Slack Time} {-1.195}
  END_SLK_CLC
  SLK -1.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.195} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.195} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.019} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {1.037} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {1.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.421} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.424} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.916} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.778} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {1.004} {0.733} {4.006} {2.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.404} {} {4.315} {3.119} {} {1} {(1057.20, 631.50) (1059.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.404} {0.042} {4.315} {3.120} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.295} {} {4.501} {3.306} {} {1} {(1066.80, 667.50) (1074.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.295} {0.035} {4.502} {3.306} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.145} {} {4.818} {3.623} {} {1} {(1114.80, 670.50) (1119.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.145} {0.045} {4.819} {3.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.845} {} {5.443} {4.248} {} {8} {(1114.80, 607.50) (1107.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.007} {0.000} {0.845} {0.368} {5.450} {4.255} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {MUX2X1} {0.237} {0.000} {0.332} {} {5.687} {4.491} {} {1} {(1002.00, 574.50) (994.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.332} {0.028} {5.688} {4.492} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.195} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.195} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.372} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.094} {0.000} {1.998} {5.970} {1.271} {2.466} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.270}
    {-} {Setup} {1.329}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.491}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.686}
    {=} {Slack Time} {-1.195}
  END_SLK_CLC
  SLK -1.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.195} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.195} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.018} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {1.037} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {1.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.421} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.917} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.779} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {1.004} {0.733} {4.006} {2.811} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.404} {} {4.315} {3.120} {} {1} {(1057.20, 631.50) (1059.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.404} {0.042} {4.315} {3.120} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.295} {} {4.501} {3.306} {} {1} {(1066.80, 667.50) (1074.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.295} {0.035} {4.502} {3.307} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.145} {} {4.818} {3.623} {} {1} {(1114.80, 670.50) (1119.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.145} {0.045} {4.819} {3.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.845} {} {5.443} {4.248} {} {8} {(1114.80, 607.50) (1107.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.008} {0.000} {0.845} {0.368} {5.451} {4.256} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208} {B} {v} {Y} {^} {} {MUX2X1} {0.233} {0.000} {0.329} {} {5.685} {4.490} {} {1} {(925.20, 574.50) (932.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.329} {0.027} {5.686} {4.491} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.195} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.195} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.372} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.093} {0.000} {1.998} {5.970} {1.270} {2.465} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.271}
    {-} {Setup} {1.327}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.494}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.688}
    {=} {Slack Time} {-1.194}
  END_SLK_CLC
  SLK -1.194
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.194} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.194} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-1.018} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.127} {0.000} {0.770} {} {2.232} {1.038} {} {7} {(1143.60, 913.50) (1167.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.770} {0.278} {2.244} {1.050} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC27_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.410} {} {2.616} {1.422} {} {6} {(1203.60, 631.50) (1206.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN26_waddr_2} {} {0.004} {0.000} {0.410} {0.209} {2.620} {1.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.492} {0.000} {0.711} {} {3.112} {1.918} {} {5} {(1191.60, 613.50) (1194.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.007} {0.000} {0.711} {0.249} {3.118} {1.924} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.855} {0.000} {1.002} {} {3.974} {2.779} {} {12} {(1122.00, 547.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {1.004} {0.733} {4.006} {2.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.404} {} {4.315} {3.120} {} {1} {(1057.20, 631.50) (1059.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.404} {0.042} {4.315} {3.121} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.295} {} {4.501} {3.307} {} {1} {(1066.80, 667.50) (1074.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.295} {0.035} {4.502} {3.307} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.145} {} {4.818} {3.624} {} {1} {(1114.80, 670.50) (1119.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.145} {0.045} {4.819} {3.625} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.845} {} {5.443} {4.249} {} {8} {(1114.80, 607.50) (1107.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.004} {0.000} {0.845} {0.368} {5.447} {4.253} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {B} {v} {Y} {^} {} {MUX2X1} {0.240} {0.000} {0.334} {} {5.687} {4.493} {} {1} {(1090.80, 574.50) (1083.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.334} {0.030} {5.688} {4.494} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.194} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.194} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.371} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.094} {0.000} {1.998} {5.970} {1.271} {2.465} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.274}
    {-} {Setup} {1.327}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.497}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.545}
    {=} {Slack Time} {-1.047}
  END_SLK_CLC
  SLK -1.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.047} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.047} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.871} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.160} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.545} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.005} {0.000} {0.406} {0.213} {2.597} {1.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.480} {0.000} {0.578} {} {3.077} {2.030} {} {4} {(1210.80, 607.50) (1208.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.005} {0.000} {0.578} {0.218} {3.082} {2.035} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.886} {0.000} {1.038} {} {3.968} {2.921} {} {13} {(1081.20, 547.50) (1076.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.004} {0.000} {1.038} {0.775} {3.972} {2.925} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {D} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.338} {} {4.177} {3.129} {} {1} {(992.40, 430.50) (994.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.338} {0.042} {4.178} {3.131} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.304} {} {4.360} {3.313} {} {1} {(1033.20, 427.50) (1040.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.304} {0.038} {4.361} {3.314} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.133} {} {4.670} {3.623} {} {1} {(1062.00, 391.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.133} {0.040} {4.671} {3.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.614} {0.000} {0.841} {} {5.285} {4.237} {} {8} {(1042.80, 394.50) (1035.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.016} {0.000} {0.842} {0.365} {5.301} {4.254} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {v} {Y} {^} {} {MUX2X1} {0.242} {0.000} {0.335} {} {5.544} {4.496} {} {1} {(894.00, 454.50) (901.20, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.335} {0.031} {5.545} {4.497} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.047} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.047} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.224} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.097} {0.000} {1.998} {5.970} {1.274} {2.321} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.267}
    {-} {Setup} {1.331}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.487}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.532}
    {=} {Slack Time} {-1.045}
  END_SLK_CLC
  SLK -1.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.045} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.045} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.868} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.067} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.162} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.178} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.547} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.005} {0.000} {0.406} {0.213} {2.597} {1.552} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.480} {0.000} {0.578} {} {3.077} {2.032} {} {4} {(1210.80, 607.50) (1208.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.005} {0.000} {0.578} {0.218} {3.082} {2.037} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.886} {0.000} {1.038} {} {3.968} {2.923} {} {13} {(1081.20, 547.50) (1076.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.004} {0.000} {1.038} {0.775} {3.972} {2.927} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {D} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.338} {} {4.177} {3.132} {} {1} {(992.40, 430.50) (994.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.338} {0.042} {4.178} {3.133} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.304} {} {4.360} {3.315} {} {1} {(1033.20, 427.50) (1040.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.304} {0.038} {4.361} {3.316} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.133} {} {4.670} {3.625} {} {1} {(1062.00, 391.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.133} {0.040} {4.671} {3.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.614} {0.000} {0.841} {} {5.285} {4.240} {} {8} {(1042.80, 394.50) (1035.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.018} {0.000} {0.842} {0.365} {5.303} {4.258} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161} {B} {v} {Y} {^} {} {MUX2X1} {0.228} {0.000} {0.325} {} {5.531} {4.486} {} {1} {(884.40, 574.50) (877.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.325} {0.024} {5.532} {4.487} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.045} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.045} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.222} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.091} {0.000} {1.998} {5.970} {1.267} {2.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.271}
    {-} {Setup} {1.332}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.490}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.528}
    {=} {Slack Time} {-1.039}
  END_SLK_CLC
  SLK -1.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.039} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.862} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.169} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.554} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.005} {0.000} {0.406} {0.213} {2.597} {1.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.480} {0.000} {0.578} {} {3.077} {2.039} {} {4} {(1210.80, 607.50) (1208.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.005} {0.000} {0.578} {0.218} {3.082} {2.044} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.886} {0.000} {1.038} {} {3.968} {2.929} {} {13} {(1081.20, 547.50) (1076.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.004} {0.000} {1.038} {0.775} {3.972} {2.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {D} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.338} {} {4.177} {3.138} {} {1} {(992.40, 430.50) (994.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.338} {0.042} {4.178} {3.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.304} {} {4.360} {3.322} {} {1} {(1033.20, 427.50) (1040.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.304} {0.038} {4.361} {3.322} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.133} {} {4.670} {3.631} {} {1} {(1062.00, 391.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.133} {0.040} {4.671} {3.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.614} {0.000} {0.841} {} {5.285} {4.246} {} {8} {(1042.80, 394.50) (1035.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.019} {0.000} {0.842} {0.365} {5.304} {4.265} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.322} {} {5.528} {4.489} {} {1} {(1009.20, 547.50) (1016.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.001} {0.000} {0.322} {0.023} {5.528} {4.490} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.039} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.215} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.095} {0.000} {1.998} {5.970} {1.271} {2.310} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.292}
    {-} {Setup} {1.329}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.513}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.539}
    {=} {Slack Time} {-1.026}
  END_SLK_CLC
  SLK -1.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.026} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.026} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.850} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.086} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.181} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.197} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.566} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.005} {0.000} {0.406} {0.213} {2.597} {1.571} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.480} {0.000} {0.578} {} {3.077} {2.051} {} {4} {(1210.80, 607.50) (1208.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.005} {0.000} {0.578} {0.218} {3.082} {2.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.886} {0.000} {1.038} {} {3.968} {2.942} {} {13} {(1081.20, 547.50) (1076.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.004} {0.000} {1.038} {0.775} {3.972} {2.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {D} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.338} {} {4.177} {3.151} {} {1} {(992.40, 430.50) (994.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.338} {0.042} {4.178} {3.152} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.304} {} {4.360} {3.334} {} {1} {(1033.20, 427.50) (1040.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.304} {0.038} {4.361} {3.335} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.133} {} {4.670} {3.644} {} {1} {(1062.00, 391.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.133} {0.040} {4.671} {3.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.614} {0.000} {0.841} {} {5.285} {4.259} {} {8} {(1042.80, 394.50) (1035.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.018} {0.000} {0.842} {0.365} {5.303} {4.276} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195} {B} {v} {Y} {^} {} {MUX2X1} {0.236} {0.000} {0.330} {} {5.538} {4.512} {} {1} {(894.00, 547.50) (901.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.330} {0.028} {5.539} {4.513} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.026} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.026} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.203} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.115} {0.000} {1.998} {5.970} {1.292} {2.318} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.301}
    {-} {Setup} {1.331}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.520}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.528}
    {=} {Slack Time} {-1.008}
  END_SLK_CLC
  SLK -1.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.008} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.008} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.831} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.104} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.200} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.215} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.584} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.005} {0.000} {0.406} {0.213} {2.597} {1.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.480} {0.000} {0.578} {} {3.077} {2.069} {} {4} {(1210.80, 607.50) (1208.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.005} {0.000} {0.578} {0.218} {3.082} {2.074} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.886} {0.000} {1.038} {} {3.968} {2.960} {} {13} {(1081.20, 547.50) (1076.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.004} {0.000} {1.038} {0.775} {3.972} {2.964} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {D} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.338} {} {4.177} {3.169} {} {1} {(992.40, 430.50) (994.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.338} {0.042} {4.178} {3.170} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.304} {} {4.360} {3.352} {} {1} {(1033.20, 427.50) (1040.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.304} {0.038} {4.361} {3.353} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.133} {} {4.670} {3.662} {} {1} {(1062.00, 391.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.133} {0.040} {4.671} {3.663} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.614} {0.000} {0.841} {} {5.285} {4.277} {} {8} {(1042.80, 394.50) (1035.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.016} {0.000} {0.842} {0.365} {5.301} {4.293} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.324} {} {5.528} {4.520} {} {1} {(889.20, 427.50) (896.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.324} {0.024} {5.528} {4.520} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.008} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.008} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.184} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.124} {0.000} {1.998} {5.970} {1.301} {2.309} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.308}
    {-} {Setup} {1.330}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.529}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.527}
    {=} {Slack Time} {-0.998}
  END_SLK_CLC
  SLK -0.998
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.998} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.998} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.822} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.114} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.209} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.225} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.594} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.005} {0.000} {0.406} {0.213} {2.597} {1.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.480} {0.000} {0.578} {} {3.077} {2.079} {} {4} {(1210.80, 607.50) (1208.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.005} {0.000} {0.578} {0.218} {3.082} {2.084} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.886} {0.000} {1.038} {} {3.968} {2.970} {} {13} {(1081.20, 547.50) (1076.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.004} {0.000} {1.038} {0.775} {3.972} {2.974} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {D} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.338} {} {4.177} {3.178} {} {1} {(992.40, 430.50) (994.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.338} {0.042} {4.178} {3.180} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.304} {} {4.360} {3.362} {} {1} {(1033.20, 427.50) (1040.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.304} {0.038} {4.361} {3.363} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.133} {} {4.670} {3.671} {} {1} {(1062.00, 391.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.133} {0.040} {4.671} {3.673} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.614} {0.000} {0.841} {} {5.285} {4.286} {} {8} {(1042.80, 394.50) (1035.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.011} {0.000} {0.842} {0.365} {5.295} {4.297} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {MUX2X1} {0.231} {0.000} {0.327} {} {5.526} {4.528} {} {1} {(906.00, 367.50) (913.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.001} {0.000} {0.327} {0.026} {5.527} {4.529} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.998} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.998} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.175} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.132} {0.000} {1.998} {5.970} {1.308} {2.307} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.310}
    {-} {Setup} {1.330}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.529}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.521}
    {=} {Slack Time} {-0.992}
  END_SLK_CLC
  SLK -0.992
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.992} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.992} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.815} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.120} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.216} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.231} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.601} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.005} {0.000} {0.406} {0.213} {2.597} {1.605} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.480} {0.000} {0.578} {} {3.077} {2.085} {} {4} {(1210.80, 607.50) (1208.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.005} {0.000} {0.578} {0.218} {3.082} {2.090} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.886} {0.000} {1.038} {} {3.968} {2.976} {} {13} {(1081.20, 547.50) (1076.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.004} {0.000} {1.038} {0.775} {3.972} {2.980} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {D} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.338} {} {4.177} {3.185} {} {1} {(992.40, 430.50) (994.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.338} {0.042} {4.178} {3.186} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.304} {} {4.360} {3.369} {} {1} {(1033.20, 427.50) (1040.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.304} {0.038} {4.361} {3.369} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.133} {} {4.670} {3.678} {} {1} {(1062.00, 391.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.133} {0.040} {4.671} {3.679} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.614} {0.000} {0.841} {} {5.285} {4.293} {} {8} {(1042.80, 394.50) (1035.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.008} {0.000} {0.841} {0.365} {5.293} {4.301} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.324} {} {5.520} {4.529} {} {1} {(954.00, 367.50) (961.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.324} {0.024} {5.521} {4.529} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.992} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.992} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.168} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.133} {0.000} {1.998} {5.970} {1.310} {2.302} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.316}
    {-} {Setup} {1.330}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.536}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.523}
    {=} {Slack Time} {-0.987}
  END_SLK_CLC
  SLK -0.987
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.987} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.987} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.811} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.125} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.220} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.236} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.605} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.005} {0.000} {0.406} {0.213} {2.597} {1.610} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.480} {0.000} {0.578} {} {3.077} {2.090} {} {4} {(1210.80, 607.50) (1208.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.005} {0.000} {0.578} {0.218} {3.082} {2.095} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.886} {0.000} {1.038} {} {3.968} {2.981} {} {13} {(1081.20, 547.50) (1076.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.004} {0.000} {1.038} {0.775} {3.972} {2.985} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {D} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.338} {} {4.177} {3.190} {} {1} {(992.40, 430.50) (994.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.338} {0.042} {4.178} {3.191} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.304} {} {4.360} {3.373} {} {1} {(1033.20, 427.50) (1040.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.304} {0.038} {4.361} {3.374} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.133} {} {4.670} {3.683} {} {1} {(1062.00, 391.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.133} {0.040} {4.671} {3.684} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.614} {0.000} {0.841} {} {5.285} {4.298} {} {8} {(1042.80, 394.50) (1035.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.008} {0.000} {0.841} {0.365} {5.292} {4.305} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.326} {} {5.523} {4.535} {} {1} {(1009.20, 367.50) (1016.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.001} {0.000} {0.326} {0.025} {5.523} {4.536} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.987} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.987} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.164} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.139} {0.000} {1.997} {5.970} {1.316} {2.303} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.324}
    {-} {Setup} {1.333}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.541}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.388}
    {=} {Slack Time} {-0.847}
  END_SLK_CLC
  SLK -0.847
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.847} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.847} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.670} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.265} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.361} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.376} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.745} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.406} {0.213} {2.598} {1.751} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.294} {0.000} {0.473} {} {2.892} {2.045} {} {3} {(1146.00, 673.50) (1148.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.004} {0.000} {0.473} {0.126} {2.896} {2.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.946} {0.000} {1.142} {} {3.842} {2.995} {} {14} {(1006.80, 694.50) (1002.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.045} {0.000} {1.143} {0.858} {3.886} {3.039} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {D} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.367} {} {4.104} {3.257} {} {1} {(1114.80, 430.50) (1112.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.367} {0.045} {4.106} {3.259} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.162} {0.000} {0.302} {} {4.268} {3.421} {} {1} {(1162.80, 430.50) (1167.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.302} {0.037} {4.269} {3.422} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.129} {} {4.574} {3.727} {} {1} {(1177.20, 391.50) (1182.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.129} {0.038} {4.575} {3.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.587} {0.000} {0.794} {} {5.162} {4.315} {} {8} {(1165.20, 394.50) (1158.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.006} {0.000} {0.794} {0.344} {5.168} {4.321} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.310} {} {5.387} {4.540} {} {1} {(1107.60, 394.50) (1100.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.001} {0.000} {0.310} {0.023} {5.388} {4.541} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.847} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.847} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.024} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.148} {0.000} {1.997} {5.970} {1.325} {2.171} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.341}
    {-} {Setup} {1.332}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.559}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.406}
    {=} {Slack Time} {-0.846}
  END_SLK_CLC
  SLK -0.846
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.846} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.846} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.670} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.266} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.361} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.377} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.746} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.406} {0.213} {2.598} {1.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.294} {0.000} {0.473} {} {2.892} {2.046} {} {3} {(1146.00, 673.50) (1148.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.004} {0.000} {0.473} {0.126} {2.896} {2.050} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.946} {0.000} {1.142} {} {3.842} {2.995} {} {14} {(1006.80, 694.50) (1002.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.045} {0.000} {1.143} {0.858} {3.886} {3.040} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {D} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.367} {} {4.104} {3.258} {} {1} {(1114.80, 430.50) (1112.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.367} {0.045} {4.106} {3.259} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.162} {0.000} {0.302} {} {4.268} {3.422} {} {1} {(1162.80, 430.50) (1167.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.302} {0.037} {4.269} {3.422} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.129} {} {4.574} {3.727} {} {1} {(1177.20, 391.50) (1182.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.129} {0.038} {4.575} {3.729} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.587} {0.000} {0.794} {} {5.162} {4.316} {} {8} {(1165.20, 394.50) (1158.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.010} {0.000} {0.794} {0.344} {5.172} {4.326} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193} {B} {v} {Y} {^} {} {MUX2X1} {0.233} {0.000} {0.320} {} {5.405} {4.559} {} {1} {(1232.40, 514.50) (1239.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.320} {0.029} {5.406} {4.559} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.846} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.846} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.023} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.164} {0.000} {1.998} {5.970} {1.341} {2.187} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.333}
    {-} {Setup} {1.332}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.552}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.396}
    {=} {Slack Time} {-0.845}
  END_SLK_CLC
  SLK -0.845
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.845} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.845} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.668} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.267} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.363} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.379} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.748} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.406} {0.213} {2.598} {1.754} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.294} {0.000} {0.473} {} {2.892} {2.048} {} {3} {(1146.00, 673.50) (1148.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.004} {0.000} {0.473} {0.126} {2.896} {2.051} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.946} {0.000} {1.142} {} {3.842} {2.997} {} {14} {(1006.80, 694.50) (1002.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.045} {0.000} {1.143} {0.858} {3.886} {3.042} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {D} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.367} {} {4.104} {3.260} {} {1} {(1114.80, 430.50) (1112.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.367} {0.045} {4.106} {3.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.162} {0.000} {0.302} {} {4.268} {3.423} {} {1} {(1162.80, 430.50) (1167.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.302} {0.037} {4.269} {3.424} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.129} {} {4.574} {3.729} {} {1} {(1177.20, 391.50) (1182.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.129} {0.038} {4.575} {3.730} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.587} {0.000} {0.794} {} {5.162} {4.317} {} {8} {(1165.20, 394.50) (1158.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.001} {0.000} {0.794} {0.344} {5.163} {4.318} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {v} {Y} {^} {} {MUX2X1} {0.233} {0.000} {0.319} {} {5.395} {4.551} {} {1} {(1148.40, 367.50) (1155.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.319} {0.029} {5.396} {4.552} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.845} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.845} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.021} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.157} {0.000} {1.998} {5.970} {1.333} {2.178} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.345}
    {-} {Setup} {1.332}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.563}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.407}
    {=} {Slack Time} {-0.844}
  END_SLK_CLC
  SLK -0.844
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.844} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.844} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.667} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.268} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.364} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.379} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.749} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.406} {0.213} {2.598} {1.755} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.294} {0.000} {0.473} {} {2.892} {2.049} {} {3} {(1146.00, 673.50) (1148.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.004} {0.000} {0.473} {0.126} {2.896} {2.052} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.946} {0.000} {1.142} {} {3.842} {2.998} {} {14} {(1006.80, 694.50) (1002.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.045} {0.000} {1.143} {0.858} {3.886} {3.043} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {D} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.367} {} {4.104} {3.261} {} {1} {(1114.80, 430.50) (1112.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.367} {0.045} {4.106} {3.262} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.162} {0.000} {0.302} {} {4.268} {3.424} {} {1} {(1162.80, 430.50) (1167.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.302} {0.037} {4.269} {3.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.129} {} {4.574} {3.730} {} {1} {(1177.20, 391.50) (1182.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.129} {0.038} {4.575} {3.731} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.587} {0.000} {0.794} {} {5.162} {4.318} {} {8} {(1165.20, 394.50) (1158.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.011} {0.000} {0.794} {0.344} {5.173} {4.330} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {v} {Y} {^} {} {MUX2X1} {0.232} {0.000} {0.319} {} {5.406} {4.562} {} {1} {(1237.20, 547.50) (1244.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.001} {0.000} {0.319} {0.029} {5.407} {4.563} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.844} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.844} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.020} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.169} {0.000} {1.998} {5.970} {1.345} {2.189} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.329}
    {-} {Setup} {1.334}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.546}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.387}
    {=} {Slack Time} {-0.841}
  END_SLK_CLC
  SLK -0.841
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.841} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.841} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.665} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.271} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.366} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.382} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.751} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.406} {0.213} {2.598} {1.757} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.294} {0.000} {0.473} {} {2.892} {2.051} {} {3} {(1146.00, 673.50) (1148.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.004} {0.000} {0.473} {0.126} {2.896} {2.055} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.946} {0.000} {1.142} {} {3.842} {3.000} {} {14} {(1006.80, 694.50) (1002.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.045} {0.000} {1.143} {0.858} {3.886} {3.045} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {D} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.367} {} {4.104} {3.263} {} {1} {(1114.80, 430.50) (1112.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.367} {0.045} {4.106} {3.264} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.162} {0.000} {0.302} {} {4.268} {3.427} {} {1} {(1162.80, 430.50) (1167.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.302} {0.037} {4.269} {3.427} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.129} {} {4.574} {3.732} {} {1} {(1177.20, 391.50) (1182.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.129} {0.038} {4.575} {3.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.587} {0.000} {0.794} {} {5.162} {4.321} {} {8} {(1165.20, 394.50) (1158.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.006} {0.000} {0.794} {0.344} {5.168} {4.326} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.309} {} {5.386} {4.545} {} {1} {(1129.20, 394.50) (1136.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.309} {0.023} {5.387} {4.546} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.841} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.841} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.018} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.153} {0.000} {1.997} {5.970} {1.329} {2.171} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.340}
    {-} {Setup} {1.334}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.557}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.391}
    {=} {Slack Time} {-0.835}
  END_SLK_CLC
  SLK -0.835
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.835} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.835} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.658} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.277} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.373} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.389} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.758} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.406} {0.213} {2.598} {1.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.294} {0.000} {0.473} {} {2.892} {2.058} {} {3} {(1146.00, 673.50) (1148.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.004} {0.000} {0.473} {0.126} {2.896} {2.061} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.946} {0.000} {1.142} {} {3.842} {3.007} {} {14} {(1006.80, 694.50) (1002.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.045} {0.000} {1.143} {0.858} {3.886} {3.052} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {D} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.367} {} {4.104} {3.270} {} {1} {(1114.80, 430.50) (1112.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.367} {0.045} {4.106} {3.271} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.162} {0.000} {0.302} {} {4.268} {3.433} {} {1} {(1162.80, 430.50) (1167.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.302} {0.037} {4.269} {3.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.129} {} {4.574} {3.739} {} {1} {(1177.20, 391.50) (1182.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.129} {0.038} {4.575} {3.740} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.587} {0.000} {0.794} {} {5.162} {4.327} {} {8} {(1165.20, 394.50) (1158.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.008} {0.000} {0.794} {0.344} {5.170} {4.335} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142} {B} {v} {Y} {^} {} {MUX2X1} {0.221} {0.000} {0.311} {} {5.391} {4.556} {} {1} {(1230.00, 394.50) (1237.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.001} {0.000} {0.311} {0.024} {5.391} {4.557} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.835} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.835} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.011} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.164} {0.000} {1.998} {5.970} {1.340} {2.175} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.347}
    {-} {Setup} {1.334}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.563}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.395}
    {=} {Slack Time} {-0.832}
  END_SLK_CLC
  SLK -0.832
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.832} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.832} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.656} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.280} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.375} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.391} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.760} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.406} {0.213} {2.598} {1.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.294} {0.000} {0.473} {} {2.892} {2.060} {} {3} {(1146.00, 673.50) (1148.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.004} {0.000} {0.473} {0.126} {2.896} {2.064} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.946} {0.000} {1.142} {} {3.842} {3.009} {} {14} {(1006.80, 694.50) (1002.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.045} {0.000} {1.143} {0.858} {3.886} {3.054} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {D} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.367} {} {4.104} {3.272} {} {1} {(1114.80, 430.50) (1112.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.367} {0.045} {4.106} {3.273} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.162} {0.000} {0.302} {} {4.268} {3.436} {} {1} {(1162.80, 430.50) (1167.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.302} {0.037} {4.269} {3.436} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.129} {} {4.574} {3.741} {} {1} {(1177.20, 391.50) (1182.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.129} {0.038} {4.575} {3.743} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.587} {0.000} {0.794} {} {5.162} {4.330} {} {8} {(1165.20, 394.50) (1158.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.012} {0.000} {0.794} {0.344} {5.174} {4.341} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228} {B} {v} {Y} {^} {} {MUX2X1} {0.221} {0.000} {0.311} {} {5.395} {4.562} {} {1} {(1184.40, 547.50) (1191.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.001} {0.000} {0.311} {0.024} {5.395} {4.563} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.832} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.832} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.009} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.170} {0.000} {1.998} {5.970} {1.347} {2.179} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.347}
    {-} {Setup} {1.334}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.563}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.392}
    {=} {Slack Time} {-0.830}
  END_SLK_CLC
  SLK -0.830
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.830} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.830} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.653} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.936} {0.000} {1.979} {5.970} {1.112} {0.282} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.095} {0.000} {0.727} {} {2.207} {1.378} {} {7} {(1148.40, 793.50) (1172.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.728} {0.261} {2.223} {1.394} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.405} {} {2.592} {1.763} {} {6} {(1201.20, 610.50) (1203.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.406} {0.213} {2.598} {1.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.294} {0.000} {0.473} {} {2.892} {2.063} {} {3} {(1146.00, 673.50) (1148.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.004} {0.000} {0.473} {0.126} {2.896} {2.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.946} {0.000} {1.142} {} {3.842} {3.012} {} {14} {(1006.80, 694.50) (1002.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.045} {0.000} {1.143} {0.858} {3.886} {3.057} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {D} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.367} {} {4.104} {3.275} {} {1} {(1114.80, 430.50) (1112.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.367} {0.045} {4.106} {3.276} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.162} {0.000} {0.302} {} {4.268} {3.438} {} {1} {(1162.80, 430.50) (1167.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.302} {0.037} {4.269} {3.439} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.129} {} {4.574} {3.744} {} {1} {(1177.20, 391.50) (1182.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.129} {0.038} {4.575} {3.745} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.587} {0.000} {0.794} {} {5.162} {4.332} {} {8} {(1165.20, 394.50) (1158.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.012} {0.000} {0.794} {0.344} {5.174} {4.344} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {B} {v} {Y} {^} {} {MUX2X1} {0.218} {0.000} {0.309} {} {5.392} {4.562} {} {1} {(1158.00, 547.50) (1150.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.001} {0.000} {0.309} {0.022} {5.392} {4.563} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.830} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.830} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {1.006} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.170} {0.000} {1.998} {5.970} {1.347} {2.177} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.088}
    {-} {Setup} {0.503}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.135}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.947}
    {=} {Slack Time} {-0.812}
  END_SLK_CLC
  SLK -0.812
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.812} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.812} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.635} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {0.272} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {0.967} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {0.968} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {1.231} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.005} {0.000} {0.158} {0.196} {2.048} {1.236} {} {} {} 
    INST {I0/LD/CTRL/U87} {B} {^} {Y} {v} {} {NOR2X1} {0.359} {0.000} {0.426} {} {2.407} {1.595} {} {3} {(853.20, 1087.50) (850.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.002} {0.000} {0.426} {0.123} {2.409} {1.597} {} {} {} 
    INST {I0/LD/CTRL/U86} {B} {v} {Y} {^} {} {NAND3X1} {0.446} {0.000} {0.465} {} {2.855} {2.043} {} {3} {(781.20, 1027.50) (776.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n2} {} {0.002} {0.000} {0.465} {0.133} {2.857} {2.046} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC33_n2} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.191} {} {3.011} {2.200} {} {2} {(805.20, 991.50) (807.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n63} {} {0.001} {0.000} {0.191} {0.067} {3.012} {2.200} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.414} {} {3.330} {2.518} {} {2} {(834.00, 988.50) (836.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.414} {0.155} {3.333} {2.521} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.211} {0.000} {0.264} {} {3.544} {2.732} {} {1} {(982.80, 994.50) (985.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.264} {0.034} {3.545} {2.733} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC44_renable_p2} {A} {v} {Y} {v} {} {BUFX4} {0.287} {0.000} {0.130} {} {3.832} {3.020} {} {3} {(978.00, 1027.50) (973.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN39_renable_p2} {} {0.004} {0.000} {0.130} {0.149} {3.836} {3.024} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.151} {0.000} {0.226} {} {3.986} {3.175} {} {1} {(1023.60, 1141.50) (1026.00, 1144.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.226} {0.038} {3.986} {3.175} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.145} {0.000} {0.148} {} {4.132} {3.320} {} {2} {(1047.60, 1150.50) (1050.00, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.148} {0.082} {4.133} {3.321} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.218} {0.000} {0.271} {} {4.351} {3.539} {} {2} {(1074.00, 1144.50) (1076.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.002} {0.000} {0.271} {0.079} {4.353} {3.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX2} {0.101} {0.000} {0.117} {} {4.455} {3.643} {} {1} {(1090.80, 1171.50) (1093.20, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.001} {0.000} {0.117} {0.040} {4.455} {3.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {D} {v} {Y} {^} {} {AOI22X1} {0.182} {0.000} {0.255} {} {4.638} {3.826} {} {1} {(1093.20, 1210.50) (1090.80, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.002} {0.000} {0.255} {0.074} {4.640} {3.828} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {^} {Y} {v} {} {INVX4} {0.191} {0.000} {0.205} {} {4.831} {4.020} {} {5} {(1117.20, 1210.50) (1119.60, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.009} {0.000} {0.206} {0.251} {4.840} {4.028} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11} {A} {v} {Y} {^} {} {XOR2X1} {0.288} {0.000} {0.311} {} {5.128} {4.316} {} {2} {(1098.00, 1150.50) (1090.80, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.002} {0.000} {0.311} {0.100} {5.130} {4.318} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {^} {Y} {v} {} {XOR2X1} {0.364} {0.000} {0.316} {} {5.494} {4.682} {} {2} {(1086.00, 1111.50) (1093.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.002} {0.000} {0.316} {0.118} {5.496} {4.684} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.237} {0.000} {0.179} {} {5.733} {4.921} {} {1} {(1081.20, 1090.50) (1088.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n17} {} {0.001} {0.000} {0.179} {0.045} {5.734} {4.922} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.106} {0.000} {0.124} {} {5.840} {5.028} {} {1} {(1083.60, 997.50) (1081.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n3} {} {0.001} {0.000} {0.124} {0.037} {5.841} {5.029} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.106} {0.000} {0.118} {} {5.946} {5.135} {} {1} {(1071.60, 1027.50) (1069.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.118} {0.029} {5.947} {5.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.812} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.812} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.988} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.911} {0.000} {1.979} {5.970} {1.088} {1.900} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.241}
    {-} {Setup} {0.343}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.448}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.024}
    {=} {Slack Time} {-0.576}
  END_SLK_CLC
  SLK -0.576
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.576} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.576} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.400} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {0.507} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.721} {0.000} {0.121} {} {1.805} {1.229} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.121} {0.036} {1.806} {1.230} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {v} {Y} {v} {} {BUFX4} {0.271} {0.000} {0.155} {} {2.078} {1.502} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.155} {0.197} {2.083} {1.507} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.311} {0.000} {0.215} {} {2.394} {1.818} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.215} {0.151} {2.398} {1.822} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {v} {Y} {^} {} {NAND2X1} {0.434} {0.000} {0.532} {} {2.832} {2.256} {} {4} {(663.60, 1090.50) (666.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.003} {0.000} {0.532} {0.183} {2.835} {2.258} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {^} {Y} {v} {} {NOR2X1} {0.508} {0.000} {0.480} {} {3.343} {2.767} {} {4} {(699.60, 1033.50) (702.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.000} {0.000} {0.480} {0.132} {3.343} {2.767} {} {} {} 
    INST {I0/LD/CTRL/U50} {A} {v} {Y} {^} {} {AOI21X1} {0.217} {0.000} {0.250} {} {3.561} {2.984} {} {1} {(663.60, 1027.50) (656.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.001} {0.000} {0.250} {0.046} {3.562} {2.986} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {^} {Y} {v} {} {OAI21X1} {0.291} {0.000} {0.425} {} {3.853} {3.277} {} {3} {(644.40, 1144.50) (644.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.003} {0.000} {0.425} {0.155} {3.856} {3.280} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.267} {} {4.092} {3.516} {} {1} {(615.60, 1150.50) (608.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.002} {0.000} {0.267} {0.061} {4.094} {3.518} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {^} {Y} {v} {} {OAI21X1} {0.419} {0.000} {0.585} {} {4.513} {3.936} {} {5} {(795.60, 1177.50) (795.60, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.005} {0.000} {0.585} {0.248} {4.518} {3.942} {} {} {} 
    INST {I0/LD/CTRL/U23} {S} {v} {Y} {v} {} {MUX2X1} {0.342} {0.000} {0.196} {} {4.860} {4.283} {} {1} {(754.80, 1207.50) (745.20, 1210.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.001} {0.000} {0.196} {0.042} {4.861} {4.285} {} {} {} 
    INST {I0/LD/CTRL/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.162} {0.000} {0.143} {} {5.023} {4.447} {} {1} {(685.20, 1171.50) (682.80, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n95} {} {0.001} {0.000} {0.143} {0.031} {5.024} {4.448} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.576} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.576} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.753} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.064} {0.000} {1.252} {5.970} {0.241} {0.817} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[0]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.242}
    {-} {Setup} {0.343}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.448}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.812}
    {=} {Slack Time} {-0.364}
  END_SLK_CLC
  SLK -0.364
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.364} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.364} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.187} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {0.719} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.721} {0.000} {0.121} {} {1.805} {1.441} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.121} {0.036} {1.806} {1.442} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {v} {Y} {v} {} {BUFX4} {0.271} {0.000} {0.155} {} {2.078} {1.714} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.155} {0.197} {2.083} {1.719} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.311} {0.000} {0.215} {} {2.394} {2.030} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.215} {0.151} {2.398} {2.034} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {v} {Y} {^} {} {NAND2X1} {0.434} {0.000} {0.532} {} {2.832} {2.468} {} {4} {(663.60, 1090.50) (666.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.003} {0.000} {0.532} {0.183} {2.835} {2.471} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {^} {Y} {v} {} {NOR2X1} {0.508} {0.000} {0.480} {} {3.343} {2.979} {} {4} {(699.60, 1033.50) (702.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.000} {0.000} {0.480} {0.132} {3.343} {2.979} {} {} {} 
    INST {I0/LD/CTRL/U50} {A} {v} {Y} {^} {} {AOI21X1} {0.217} {0.000} {0.250} {} {3.561} {3.196} {} {1} {(663.60, 1027.50) (656.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.001} {0.000} {0.250} {0.046} {3.562} {3.198} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {^} {Y} {v} {} {OAI21X1} {0.291} {0.000} {0.425} {} {3.853} {3.489} {} {3} {(644.40, 1144.50) (644.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.003} {0.000} {0.425} {0.155} {3.856} {3.492} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.267} {} {4.092} {3.728} {} {1} {(615.60, 1150.50) (608.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.002} {0.000} {0.267} {0.061} {4.094} {3.730} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {^} {Y} {v} {} {OAI21X1} {0.419} {0.000} {0.585} {} {4.513} {4.149} {} {5} {(795.60, 1177.50) (795.60, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.004} {0.000} {0.585} {0.248} {4.517} {4.153} {} {} {} 
    INST {I0/LD/CTRL/U11} {S} {v} {Y} {^} {} {MUX2X1} {0.295} {0.000} {0.235} {} {4.812} {4.448} {} {1} {(757.20, 1147.50) (766.80, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n96} {} {0.001} {0.000} {0.235} {0.024} {4.812} {4.448} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.364} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.364} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.541} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.065} {0.000} {1.252} {5.970} {0.242} {0.606} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.678}
    {-} {Setup} {0.284}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.944}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.227}
    {=} {Slack Time} {-0.283}
  END_SLK_CLC
  SLK -0.283
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.283} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.283} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.106} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {0.801} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.495} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.497} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {1.760} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {1.766} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.064} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.068} {} {} {} 
    INST {I0/LD/CTRL/U71} {C} {^} {Y} {v} {} {NAND3X1} {0.342} {0.000} {0.489} {} {2.693} {2.410} {} {5} {(735.60, 1120.50) (738.00, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.008} {0.000} {0.489} {0.225} {2.701} {2.418} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.204} {} {2.920} {2.637} {} {1} {(574.80, 1057.50) (574.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.204} {0.022} {2.920} {2.637} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.157} {0.000} {0.148} {} {3.076} {2.794} {} {1} {(548.40, 1048.50) (550.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.148} {0.041} {3.078} {2.795} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.277} {0.000} {0.425} {} {3.355} {3.072} {} {2} {(565.20, 1000.50) (562.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.001} {0.000} {0.425} {0.106} {3.357} {3.074} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.122} {0.000} {0.211} {} {3.478} {3.195} {} {1} {(598.80, 994.50) (606.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.000} {0.000} {0.211} {0.023} {3.479} {3.196} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.591} {0.000} {0.574} {} {4.069} {3.786} {} {9} {(596.40, 967.50) (591.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.009} {0.000} {0.574} {0.430} {4.078} {3.795} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.675} {0.000} {0.909} {} {4.753} {4.470} {} {8} {(639.60, 973.50) (642.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.008} {0.000} {0.909} {0.353} {4.760} {4.477} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {B} {^} {Y} {v} {} {AOI22X1} {0.281} {0.000} {0.369} {} {5.042} {4.759} {} {1} {(558.00, 970.50) (555.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n27} {} {0.001} {0.000} {0.369} {0.035} {5.043} {4.760} {} {} {} 
    INST {I0/LD/T_SR_1/U32} {C} {v} {Y} {^} {} {OAI21X1} {0.183} {0.000} {0.356} {} {5.226} {4.943} {} {1} {(507.60, 964.50) (507.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.000} {0.000} {0.356} {0.021} {5.227} {4.944} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.283} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.283} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.459} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.502} {0.000} {1.794} {5.970} {0.678} {0.961} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.134}
    {-} {Setup} {0.498}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.186}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.408}
    {=} {Slack Time} {-0.222}
  END_SLK_CLC
  SLK -0.222
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.222} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.222} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.046} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.958} {0.000} {1.978} {5.970} {1.134} {0.912} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.200} {0.000} {0.885} {} {2.334} {2.112} {} {2} {(1220.40, 853.50) (1244.40, 841.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.885} {0.320} {2.338} {2.115} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.714} {0.000} {0.668} {} {3.052} {2.829} {} {4} {(1246.80, 808.50) (1249.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.002} {0.000} {0.668} {0.183} {3.054} {2.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.336} {0.000} {0.247} {} {3.390} {3.168} {} {1} {(1246.80, 781.50) (1244.40, 784.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.247} {0.046} {3.391} {3.169} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.164} {0.000} {0.166} {} {3.555} {3.332} {} {2} {(1249.20, 850.50) (1251.60, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.166} {0.095} {3.556} {3.334} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.188} {0.000} {0.227} {} {3.744} {3.521} {} {1} {(1251.60, 904.50) (1249.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n9} {} {0.001} {0.000} {0.227} {0.059} {3.745} {3.523} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.516} {0.000} {0.665} {} {4.261} {4.038} {} {5} {(1239.60, 931.50) (1249.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.005} {0.000} {0.665} {0.243} {4.266} {4.044} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {A} {^} {Y} {v} {} {XOR2X1} {0.395} {0.000} {0.292} {} {4.661} {4.439} {} {2} {(1208.40, 931.50) (1215.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.292} {0.106} {4.664} {4.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U21} {B} {v} {Y} {v} {} {XOR2X1} {0.331} {0.000} {0.276} {} {4.995} {4.773} {} {2} {(1191.60, 931.50) (1184.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.003} {0.000} {0.276} {0.099} {4.999} {4.776} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.212} {0.000} {0.149} {} {5.211} {4.988} {} {1} {(1186.80, 910.50) (1194.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n18} {} {0.001} {0.000} {0.149} {0.032} {5.211} {4.989} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {^} {Y} {v} {} {NAND2X1} {0.096} {0.000} {0.112} {} {5.308} {5.085} {} {1} {(1170.00, 877.50) (1167.60, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n16} {} {0.001} {0.000} {0.112} {0.034} {5.308} {5.086} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {v} {Y} {^} {} {NOR2X1} {0.099} {0.000} {0.111} {} {5.407} {5.185} {} {1} {(1170.00, 847.50) (1167.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.001} {0.000} {0.111} {0.027} {5.408} {5.186} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.222} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.222} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.399} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.958} {0.000} {1.978} {5.970} {1.134} {1.357} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.943}
    {-} {Setup} {0.488}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.006}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.190}
    {=} {Slack Time} {-0.185}
  END_SLK_CLC
  SLK -0.185
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.185} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.185} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.008} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {0.899} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.594} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.595} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {1.858} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {1.864} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.163} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.167} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {^} {Y} {v} {} {NAND2X1} {0.308} {0.000} {0.432} {} {2.659} {2.474} {} {4} {(663.60, 1090.50) (666.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.003} {0.000} {0.432} {0.183} {2.661} {2.477} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {NOR2X1} {0.308} {0.000} {0.387} {} {2.969} {2.785} {} {4} {(699.60, 1033.50) (702.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.001} {0.000} {0.387} {0.132} {2.971} {2.786} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {^} {Y} {v} {} {AOI21X1} {0.208} {0.000} {0.242} {} {3.179} {2.994} {} {1} {(661.20, 988.50) (661.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.242} {0.032} {3.179} {2.995} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {v} {Y} {^} {} {OAI21X1} {0.180} {0.000} {0.201} {} {3.359} {3.175} {} {1} {(709.20, 997.50) (709.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.001} {0.000} {0.201} {0.037} {3.360} {3.175} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.121} {0.000} {0.218} {} {3.481} {3.296} {} {1} {(709.20, 967.50) (716.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.218} {0.027} {3.482} {3.297} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_n13} {A} {v} {Y} {v} {} {BUFX2} {0.626} {0.000} {0.635} {} {4.108} {3.924} {} {9} {(668.40, 967.50) (663.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_n13} {} {0.024} {0.000} {0.636} {0.474} {4.132} {3.948} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.106} {0.000} {0.218} {} {4.239} {4.054} {} {1} {(718.80, 868.50) (721.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.218} {0.025} {4.239} {4.055} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.525} {0.000} {0.540} {} {4.765} {4.580} {} {8} {(718.80, 847.50) (723.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN16_n12} {} {0.016} {0.000} {0.540} {0.402} {4.780} {4.595} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {B} {^} {Y} {v} {} {AOI22X1} {0.228} {0.000} {0.269} {} {5.009} {4.824} {} {1} {(548.40, 850.50) (546.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n15} {} {0.001} {0.000} {0.269} {0.032} {5.009} {4.825} {} {} {} 
    INST {I0/LD/T_SR_0/U14} {C} {v} {Y} {^} {} {OAI21X1} {0.180} {0.000} {0.240} {} {5.190} {5.005} {} {1} {(531.60, 817.50) (531.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.240} {0.033} {5.190} {5.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.185} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.185} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.361} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.767} {0.000} {1.951} {5.970} {0.943} {1.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.923}
    {-} {Setup} {0.496}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.977}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.160}
    {=} {Slack Time} {-0.183}
  END_SLK_CLC
  SLK -0.183
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.183} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.183} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.006} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {0.901} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.596} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.597} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {1.860} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {1.866} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.165} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.168} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {^} {Y} {v} {} {NAND2X1} {0.308} {0.000} {0.432} {} {2.659} {2.476} {} {4} {(663.60, 1090.50) (666.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.003} {0.000} {0.432} {0.183} {2.661} {2.479} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {NOR2X1} {0.308} {0.000} {0.387} {} {2.969} {2.787} {} {4} {(699.60, 1033.50) (702.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.001} {0.000} {0.387} {0.132} {2.971} {2.788} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {^} {Y} {v} {} {AOI21X1} {0.208} {0.000} {0.242} {} {3.179} {2.996} {} {1} {(661.20, 988.50) (661.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.242} {0.032} {3.179} {2.996} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {v} {Y} {^} {} {OAI21X1} {0.180} {0.000} {0.201} {} {3.359} {3.177} {} {1} {(709.20, 997.50) (709.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.001} {0.000} {0.201} {0.037} {3.360} {3.177} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.121} {0.000} {0.218} {} {3.481} {3.298} {} {1} {(709.20, 967.50) (716.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.218} {0.027} {3.482} {3.299} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_n13} {A} {v} {Y} {v} {} {BUFX2} {0.626} {0.000} {0.635} {} {4.108} {3.925} {} {9} {(668.40, 967.50) (663.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_n13} {} {0.024} {0.000} {0.636} {0.474} {4.132} {3.950} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.106} {0.000} {0.218} {} {4.239} {4.056} {} {1} {(718.80, 868.50) (721.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.218} {0.025} {4.239} {4.057} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.525} {0.000} {0.540} {} {4.765} {4.582} {} {8} {(718.80, 847.50) (723.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN16_n12} {} {0.017} {0.000} {0.540} {0.402} {4.782} {4.599} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {B} {^} {Y} {v} {} {AOI22X1} {0.222} {0.000} {0.263} {} {5.003} {4.821} {} {1} {(426.00, 871.50) (428.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n27} {} {0.001} {0.000} {0.263} {0.028} {5.004} {4.821} {} {} {} 
    INST {I0/LD/T_SR_0/U32} {C} {v} {Y} {^} {} {OAI21X1} {0.155} {0.000} {0.222} {} {5.159} {4.976} {} {1} {(430.80, 904.50) (430.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.000} {0.000} {0.222} {0.021} {5.160} {4.977} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.183} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.183} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.359} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.746} {0.000} {1.941} {5.970} {0.923} {1.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.842}
    {-} {Setup} {0.291}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.100}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.246}
    {=} {Slack Time} {-0.146}
  END_SLK_CLC
  SLK -0.146
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.146} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.146} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.030} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {0.937} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.632} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.633} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {1.897} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {1.903} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.201} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.205} {} {} {} 
    INST {I0/LD/CTRL/U71} {C} {^} {Y} {v} {} {NAND3X1} {0.342} {0.000} {0.489} {} {2.693} {2.547} {} {5} {(735.60, 1120.50) (738.00, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.008} {0.000} {0.489} {0.225} {2.701} {2.555} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.204} {} {2.920} {2.773} {} {1} {(574.80, 1057.50) (574.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.204} {0.022} {2.920} {2.774} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.157} {0.000} {0.148} {} {3.076} {2.930} {} {1} {(548.40, 1048.50) (550.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.148} {0.041} {3.078} {2.932} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.277} {0.000} {0.425} {} {3.355} {3.209} {} {2} {(565.20, 1000.50) (562.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.001} {0.000} {0.425} {0.106} {3.357} {3.210} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.122} {0.000} {0.211} {} {3.478} {3.332} {} {1} {(598.80, 994.50) (606.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.000} {0.000} {0.211} {0.023} {3.479} {3.332} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.591} {0.000} {0.574} {} {4.069} {3.923} {} {9} {(596.40, 967.50) (591.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.009} {0.000} {0.574} {0.430} {4.078} {3.932} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.675} {0.000} {0.909} {} {4.753} {4.607} {} {8} {(639.60, 973.50) (642.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.008} {0.000} {0.909} {0.353} {4.760} {4.614} {} {} {} 
    INST {I0/LD/T_SR_1/U12} {B} {^} {Y} {v} {} {AOI22X1} {0.298} {0.000} {0.381} {} {5.058} {4.912} {} {1} {(555.60, 931.50) (553.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n11} {} {0.001} {0.000} {0.381} {0.042} {5.059} {4.913} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {C} {v} {Y} {^} {} {OAI21X1} {0.187} {0.000} {0.356} {} {5.246} {5.100} {} {1} {(493.20, 904.50) (493.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n28} {} {0.000} {0.000} {0.356} {0.021} {5.246} {5.100} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.146} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.146} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.323} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.665} {0.000} {1.911} {5.970} {0.842} {0.988} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.018}
    {-} {Setup} {0.484}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.083}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.225}
    {=} {Slack Time} {-0.142}
  END_SLK_CLC
  SLK -0.142
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.142} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.142} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.035} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {0.942} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.637} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.638} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {1.901} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {1.907} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.206} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.210} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {^} {Y} {v} {} {NAND2X1} {0.308} {0.000} {0.432} {} {2.659} {2.517} {} {4} {(663.60, 1090.50) (666.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.003} {0.000} {0.432} {0.183} {2.661} {2.520} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {NOR2X1} {0.308} {0.000} {0.387} {} {2.969} {2.828} {} {4} {(699.60, 1033.50) (702.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.001} {0.000} {0.387} {0.132} {2.971} {2.829} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {^} {Y} {v} {} {AOI21X1} {0.208} {0.000} {0.242} {} {3.179} {3.037} {} {1} {(661.20, 988.50) (661.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.242} {0.032} {3.179} {3.038} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {v} {Y} {^} {} {OAI21X1} {0.180} {0.000} {0.201} {} {3.359} {3.218} {} {1} {(709.20, 997.50) (709.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.001} {0.000} {0.201} {0.037} {3.360} {3.218} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.121} {0.000} {0.218} {} {3.481} {3.339} {} {1} {(709.20, 967.50) (716.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.218} {0.027} {3.482} {3.340} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_n13} {A} {v} {Y} {v} {} {BUFX2} {0.626} {0.000} {0.635} {} {4.108} {3.967} {} {9} {(668.40, 967.50) (663.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_n13} {} {0.024} {0.000} {0.636} {0.474} {4.132} {3.991} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.106} {0.000} {0.218} {} {4.239} {4.097} {} {1} {(718.80, 868.50) (721.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.218} {0.025} {4.239} {4.098} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.525} {0.000} {0.540} {} {4.765} {4.623} {} {8} {(718.80, 847.50) (723.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN16_n12} {} {0.016} {0.000} {0.540} {0.402} {4.781} {4.639} {} {} {} 
    INST {I0/LD/T_SR_0/U12} {B} {^} {Y} {v} {} {AOI22X1} {0.253} {0.000} {0.289} {} {5.034} {4.892} {} {1} {(483.60, 850.50) (481.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n11} {} {0.001} {0.000} {0.289} {0.045} {5.035} {4.893} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {C} {v} {Y} {^} {} {OAI21X1} {0.189} {0.000} {0.242} {} {5.224} {5.082} {} {1} {(428.40, 817.50) (428.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.242} {0.034} {5.225} {5.083} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.142} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.142} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.318} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.952} {5.970} {1.018} {1.159} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.100}
    {-} {Setup} {0.299}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.351}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.488}
    {=} {Slack Time} {-0.138}
  END_SLK_CLC
  SLK -0.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.138} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.138} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.039} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {0.946} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.641} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.642} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {1.906} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.005} {0.000} {0.158} {0.196} {2.048} {1.911} {} {} {} 
    INST {I0/LD/CTRL/U87} {B} {^} {Y} {v} {} {NOR2X1} {0.359} {0.000} {0.426} {} {2.407} {2.269} {} {3} {(853.20, 1087.50) (850.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.002} {0.000} {0.426} {0.123} {2.409} {2.272} {} {} {} 
    INST {I0/LD/CTRL/U86} {B} {v} {Y} {^} {} {NAND3X1} {0.446} {0.000} {0.465} {} {2.855} {2.717} {} {3} {(781.20, 1027.50) (776.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n2} {} {0.002} {0.000} {0.465} {0.133} {2.857} {2.720} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC33_n2} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.191} {} {3.011} {2.874} {} {2} {(805.20, 991.50) (807.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n63} {} {0.001} {0.000} {0.191} {0.067} {3.012} {2.874} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.414} {} {3.330} {3.192} {} {2} {(834.00, 988.50) (836.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.414} {0.155} {3.333} {3.196} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.211} {0.000} {0.264} {} {3.544} {3.406} {} {1} {(982.80, 994.50) (985.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.264} {0.034} {3.545} {3.407} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC44_renable_p2} {A} {v} {Y} {v} {} {BUFX4} {0.287} {0.000} {0.130} {} {3.832} {3.694} {} {3} {(978.00, 1027.50) (973.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN39_renable_p2} {} {0.004} {0.000} {0.130} {0.149} {3.836} {3.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.151} {0.000} {0.226} {} {3.986} {3.849} {} {1} {(1023.60, 1141.50) (1026.00, 1144.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.226} {0.038} {3.986} {3.849} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.145} {0.000} {0.148} {} {4.132} {3.994} {} {2} {(1047.60, 1150.50) (1050.00, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.148} {0.082} {4.133} {3.995} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.218} {0.000} {0.271} {} {4.351} {4.213} {} {2} {(1074.00, 1144.50) (1076.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.002} {0.000} {0.271} {0.079} {4.353} {4.216} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX2} {0.101} {0.000} {0.117} {} {4.455} {4.317} {} {1} {(1090.80, 1171.50) (1093.20, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.001} {0.000} {0.117} {0.040} {4.455} {4.318} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {D} {v} {Y} {^} {} {AOI22X1} {0.182} {0.000} {0.255} {} {4.638} {4.500} {} {1} {(1093.20, 1210.50) (1090.80, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.002} {0.000} {0.255} {0.074} {4.640} {4.503} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {^} {Y} {v} {} {INVX4} {0.191} {0.000} {0.205} {} {4.831} {4.694} {} {5} {(1117.20, 1210.50) (1119.60, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.009} {0.000} {0.206} {0.251} {4.840} {4.702} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11} {A} {v} {Y} {v} {} {XOR2X1} {0.293} {0.000} {0.279} {} {5.133} {4.995} {} {2} {(1098.00, 1150.50) (1090.80, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.002} {0.000} {0.279} {0.100} {5.134} {4.997} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.352} {0.000} {0.355} {} {5.486} {5.349} {} {2} {(1086.00, 1111.50) (1093.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.002} {0.000} {0.355} {0.118} {5.488} {5.351} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.138} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.138} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.314} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.923} {0.000} {1.979} {5.970} {1.100} {1.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.082}
    {-} {Setup} {0.511}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.121}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.141}
    {=} {Slack Time} {-0.020}
  END_SLK_CLC
  SLK -0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.020} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.020} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.157} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.758} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.760} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.023} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.029} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.327} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.331} {} {} {} 
    INST {I0/LD/CTRL/U71} {C} {^} {Y} {v} {} {NAND3X1} {0.342} {0.000} {0.489} {} {2.693} {2.673} {} {5} {(735.60, 1120.50) (738.00, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.008} {0.000} {0.489} {0.225} {2.701} {2.681} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.204} {} {2.920} {2.900} {} {1} {(574.80, 1057.50) (574.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.204} {0.022} {2.920} {2.900} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.157} {0.000} {0.148} {} {3.076} {3.057} {} {1} {(548.40, 1048.50) (550.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.148} {0.041} {3.078} {3.058} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.277} {0.000} {0.425} {} {3.355} {3.335} {} {2} {(565.20, 1000.50) (562.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.001} {0.000} {0.425} {0.106} {3.357} {3.337} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.122} {0.000} {0.211} {} {3.478} {3.458} {} {1} {(598.80, 994.50) (606.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.000} {0.000} {0.211} {0.023} {3.479} {3.459} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.591} {0.000} {0.574} {} {4.069} {4.049} {} {9} {(596.40, 967.50) (591.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.009} {0.000} {0.574} {0.430} {4.078} {4.058} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.675} {0.000} {0.909} {} {4.753} {4.733} {} {8} {(639.60, 973.50) (642.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.015} {0.000} {0.910} {0.353} {4.767} {4.747} {} {} {} 
    INST {I0/LD/T_SR_1/U30} {A} {^} {Y} {v} {} {INVX1} {0.208} {0.000} {0.276} {} {4.975} {4.955} {} {1} {(877.20, 988.50) (879.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n25} {} {0.001} {0.000} {0.276} {0.031} {4.976} {4.956} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {B} {v} {Y} {^} {} {NAND2X1} {0.164} {0.000} {0.138} {} {5.140} {5.120} {} {1} {(889.20, 964.50) (891.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.138} {0.029} {5.141} {5.121} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.020} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.020} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.196} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.906} {0.000} {1.979} {5.970} {1.082} {1.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.107}
    {-} {Setup} {0.506}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.151}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.169}
    {=} {Slack Time} {-0.018}
  END_SLK_CLC
  SLK -0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.018} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.018} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.159} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.066} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.761} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.762} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.025} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.031} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.330} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.334} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {^} {Y} {v} {} {NAND2X1} {0.308} {0.000} {0.432} {} {2.659} {2.641} {} {4} {(663.60, 1090.50) (666.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.003} {0.000} {0.432} {0.183} {2.661} {2.644} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {NOR2X1} {0.308} {0.000} {0.387} {} {2.969} {2.952} {} {4} {(699.60, 1033.50) (702.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.001} {0.000} {0.387} {0.132} {2.971} {2.953} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {^} {Y} {v} {} {AOI21X1} {0.208} {0.000} {0.242} {} {3.179} {3.161} {} {1} {(661.20, 988.50) (661.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.242} {0.032} {3.179} {3.162} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {v} {Y} {^} {} {OAI21X1} {0.180} {0.000} {0.201} {} {3.359} {3.342} {} {1} {(709.20, 997.50) (709.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.001} {0.000} {0.201} {0.037} {3.360} {3.342} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.121} {0.000} {0.218} {} {3.481} {3.463} {} {1} {(709.20, 967.50) (716.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.218} {0.027} {3.482} {3.464} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_n13} {A} {v} {Y} {v} {} {BUFX2} {0.626} {0.000} {0.635} {} {4.108} {4.091} {} {9} {(668.40, 967.50) (663.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_n13} {} {0.024} {0.000} {0.636} {0.474} {4.132} {4.115} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.106} {0.000} {0.218} {} {4.239} {4.221} {} {1} {(718.80, 868.50) (721.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.218} {0.025} {4.239} {4.222} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.525} {0.000} {0.540} {} {4.765} {4.747} {} {8} {(718.80, 847.50) (723.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN16_n12} {} {0.008} {0.000} {0.540} {0.402} {4.773} {4.755} {} {} {} 
    INST {I0/LD/T_SR_0/U27} {B} {^} {Y} {v} {} {AOI22X1} {0.237} {0.000} {0.275} {} {5.009} {4.992} {} {1} {(918.00, 850.50) (915.60, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n23} {} {0.001} {0.000} {0.275} {0.036} {5.011} {4.993} {} {} {} 
    INST {I0/LD/T_SR_0/U26} {C} {v} {Y} {^} {} {OAI21X1} {0.158} {0.000} {0.221} {} {5.168} {5.151} {} {1} {(858.00, 844.50) (858.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.000} {0.000} {0.221} {0.021} {5.169} {5.151} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.018} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.018} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.194} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.930} {0.000} {1.985} {5.970} {1.107} {1.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.943}
    {-} {Setup} {0.248}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.244}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.262}
    {=} {Slack Time} {-0.017}
  END_SLK_CLC
  SLK -0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.017} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.017} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.159} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.066} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.761} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.762} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.026} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.032} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.330} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.334} {} {} {} 
    INST {I0/LD/CTRL/U71} {C} {^} {Y} {v} {} {NAND3X1} {0.342} {0.000} {0.489} {} {2.693} {2.676} {} {5} {(735.60, 1120.50) (738.00, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.008} {0.000} {0.489} {0.225} {2.701} {2.684} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.204} {} {2.920} {2.902} {} {1} {(574.80, 1057.50) (574.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.204} {0.022} {2.920} {2.903} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.157} {0.000} {0.148} {} {3.076} {3.059} {} {1} {(548.40, 1048.50) (550.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.148} {0.041} {3.078} {3.061} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.277} {0.000} {0.425} {} {3.355} {3.338} {} {2} {(565.20, 1000.50) (562.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.001} {0.000} {0.425} {0.106} {3.357} {3.339} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.122} {0.000} {0.211} {} {3.478} {3.461} {} {1} {(598.80, 994.50) (606.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.000} {0.000} {0.211} {0.023} {3.479} {3.461} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.591} {0.000} {0.574} {} {4.069} {4.052} {} {9} {(596.40, 967.50) (591.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.009} {0.000} {0.574} {0.430} {4.078} {4.061} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.675} {0.000} {0.909} {} {4.753} {4.736} {} {8} {(639.60, 973.50) (642.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.007} {0.000} {0.909} {0.353} {4.760} {4.743} {} {} {} 
    INST {I0/LD/T_SR_1/U15} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.371} {} {5.045} {5.027} {} {1} {(610.80, 931.50) (608.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n15} {} {0.001} {0.000} {0.371} {0.036} {5.046} {5.029} {} {} {} 
    INST {I0/LD/T_SR_1/U14} {C} {v} {Y} {^} {} {OAI21X1} {0.214} {0.000} {0.381} {} {5.260} {5.243} {} {1} {(601.20, 877.50) (601.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n36} {} {0.001} {0.000} {0.381} {0.034} {5.262} {5.244} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.017} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.017} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.194} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.766} {0.000} {1.951} {5.970} {0.943} {0.960} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.982}
    {-} {Setup} {0.254}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.278}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.260}
    {=} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.018} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.018} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.195} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.101} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.796} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.798} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.061} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.067} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.365} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.369} {} {} {} 
    INST {I0/LD/CTRL/U71} {C} {^} {Y} {v} {} {NAND3X1} {0.342} {0.000} {0.489} {} {2.693} {2.711} {} {5} {(735.60, 1120.50) (738.00, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.008} {0.000} {0.489} {0.225} {2.701} {2.719} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.204} {} {2.920} {2.937} {} {1} {(574.80, 1057.50) (574.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.204} {0.022} {2.920} {2.938} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.157} {0.000} {0.148} {} {3.076} {3.094} {} {1} {(548.40, 1048.50) (550.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.148} {0.041} {3.078} {3.096} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.277} {0.000} {0.425} {} {3.355} {3.373} {} {2} {(565.20, 1000.50) (562.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.001} {0.000} {0.425} {0.106} {3.357} {3.375} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.122} {0.000} {0.211} {} {3.478} {3.496} {} {1} {(598.80, 994.50) (606.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.000} {0.000} {0.211} {0.023} {3.479} {3.497} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.591} {0.000} {0.574} {} {4.069} {4.087} {} {9} {(596.40, 967.50) (591.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.009} {0.000} {0.574} {0.430} {4.078} {4.096} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.675} {0.000} {0.909} {} {4.753} {4.771} {} {8} {(639.60, 973.50) (642.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.009} {0.000} {0.909} {0.353} {4.762} {4.780} {} {} {} 
    INST {I0/LD/T_SR_1/U18} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.371} {} {5.046} {5.064} {} {1} {(670.80, 931.50) (668.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n17} {} {0.001} {0.000} {0.371} {0.036} {5.048} {5.066} {} {} {} 
    INST {I0/LD/T_SR_1/U17} {C} {v} {Y} {^} {} {OAI21X1} {0.211} {0.000} {0.379} {} {5.258} {5.276} {} {1} {(651.60, 877.50) (651.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n37} {} {0.001} {0.000} {0.379} {0.033} {5.260} {5.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.018} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.018} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.159} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.805} {0.000} {1.963} {5.970} {0.982} {0.964} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.145}
    {-} {Setup} {0.503}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.192}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.172}
    {=} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.020} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.020} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.197} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.104} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.798} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.800} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.063} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.069} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.367} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.371} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {^} {Y} {v} {} {NAND2X1} {0.308} {0.000} {0.432} {} {2.659} {2.679} {} {4} {(663.60, 1090.50) (666.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.003} {0.000} {0.432} {0.183} {2.661} {2.681} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {NOR2X1} {0.308} {0.000} {0.387} {} {2.969} {2.990} {} {4} {(699.60, 1033.50) (702.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.001} {0.000} {0.387} {0.132} {2.971} {2.991} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {^} {Y} {v} {} {AOI21X1} {0.208} {0.000} {0.242} {} {3.179} {3.199} {} {1} {(661.20, 988.50) (661.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.242} {0.032} {3.179} {3.199} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {v} {Y} {^} {} {OAI21X1} {0.180} {0.000} {0.201} {} {3.359} {3.379} {} {1} {(709.20, 997.50) (709.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.001} {0.000} {0.201} {0.037} {3.360} {3.380} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.121} {0.000} {0.218} {} {3.481} {3.501} {} {1} {(709.20, 967.50) (716.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.218} {0.027} {3.482} {3.502} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_n13} {A} {v} {Y} {v} {} {BUFX2} {0.626} {0.000} {0.635} {} {4.108} {4.128} {} {9} {(668.40, 967.50) (663.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_n13} {} {0.024} {0.000} {0.636} {0.474} {4.132} {4.153} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.106} {0.000} {0.218} {} {4.239} {4.259} {} {1} {(718.80, 868.50) (721.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.218} {0.025} {4.239} {4.259} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.525} {0.000} {0.540} {} {4.765} {4.785} {} {8} {(718.80, 847.50) (723.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN16_n12} {} {0.007} {0.000} {0.540} {0.402} {4.772} {4.792} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {B} {^} {Y} {v} {} {AOI22X1} {0.232} {0.000} {0.271} {} {5.003} {5.023} {} {1} {(699.60, 811.50) (697.20, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.001} {0.000} {0.271} {0.033} {5.005} {5.025} {} {} {} 
    INST {I0/LD/T_SR_0/U20} {C} {v} {Y} {^} {} {OAI21X1} {0.166} {0.000} {0.229} {} {5.171} {5.191} {} {1} {(740.40, 817.50) (740.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.001} {0.000} {0.229} {0.026} {5.172} {5.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.020} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.020} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.156} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.968} {0.000} {1.989} {5.970} {1.145} {1.124} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.145}
    {-} {Setup} {0.499}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.196}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.176}
    {=} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.021} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.021} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.197} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.104} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.799} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.800} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.064} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.069} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.368} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.372} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {^} {Y} {v} {} {NAND2X1} {0.308} {0.000} {0.432} {} {2.659} {2.679} {} {4} {(663.60, 1090.50) (666.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.003} {0.000} {0.432} {0.183} {2.661} {2.682} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {NOR2X1} {0.308} {0.000} {0.387} {} {2.969} {2.990} {} {4} {(699.60, 1033.50) (702.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.001} {0.000} {0.387} {0.132} {2.971} {2.991} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {^} {Y} {v} {} {AOI21X1} {0.208} {0.000} {0.242} {} {3.179} {3.199} {} {1} {(661.20, 988.50) (661.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.242} {0.032} {3.179} {3.200} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {v} {Y} {^} {} {OAI21X1} {0.180} {0.000} {0.201} {} {3.359} {3.380} {} {1} {(709.20, 997.50) (709.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.001} {0.000} {0.201} {0.037} {3.360} {3.381} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.121} {0.000} {0.218} {} {3.481} {3.501} {} {1} {(709.20, 967.50) (716.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.218} {0.027} {3.482} {3.502} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_n13} {A} {v} {Y} {v} {} {BUFX2} {0.626} {0.000} {0.635} {} {4.108} {4.129} {} {9} {(668.40, 967.50) (663.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_n13} {} {0.024} {0.000} {0.636} {0.474} {4.132} {4.153} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.106} {0.000} {0.218} {} {4.239} {4.259} {} {1} {(718.80, 868.50) (721.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.218} {0.025} {4.239} {4.260} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.525} {0.000} {0.540} {} {4.765} {4.785} {} {8} {(718.80, 847.50) (723.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN16_n12} {} {0.013} {0.000} {0.540} {0.402} {4.778} {4.798} {} {} {} 
    INST {I0/LD/T_SR_0/U18} {B} {^} {Y} {v} {} {AOI22X1} {0.224} {0.000} {0.265} {} {5.001} {5.022} {} {1} {(644.40, 811.50) (642.00, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n17} {} {0.001} {0.000} {0.265} {0.029} {5.002} {5.022} {} {} {} 
    INST {I0/LD/T_SR_0/U17} {C} {v} {Y} {^} {} {OAI21X1} {0.173} {0.000} {0.235} {} {5.175} {5.195} {} {1} {(649.20, 844.50) (649.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.001} {0.000} {0.235} {0.030} {5.176} {5.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.021} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.021} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.156} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.968} {0.000} {1.989} {5.970} {1.145} {1.124} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.158}
    {-} {Setup} {0.506}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.202}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.163}
    {=} {Slack Time} {0.039}
  END_SLK_CLC
  SLK 0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.039} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.215} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.122} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.817} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.818} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.082} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.088} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.386} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.390} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {^} {Y} {v} {} {NAND2X1} {0.308} {0.000} {0.432} {} {2.659} {2.698} {} {4} {(663.60, 1090.50) (666.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.003} {0.000} {0.432} {0.183} {2.661} {2.700} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {NOR2X1} {0.308} {0.000} {0.387} {} {2.969} {3.008} {} {4} {(699.60, 1033.50) (702.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.001} {0.000} {0.387} {0.132} {2.971} {3.010} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {^} {Y} {v} {} {AOI21X1} {0.208} {0.000} {0.242} {} {3.179} {3.217} {} {1} {(661.20, 988.50) (661.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.242} {0.032} {3.179} {3.218} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {v} {Y} {^} {} {OAI21X1} {0.180} {0.000} {0.201} {} {3.359} {3.398} {} {1} {(709.20, 997.50) (709.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.001} {0.000} {0.201} {0.037} {3.360} {3.399} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.121} {0.000} {0.218} {} {3.481} {3.520} {} {1} {(709.20, 967.50) (716.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.218} {0.027} {3.482} {3.521} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_n13} {A} {v} {Y} {v} {} {BUFX2} {0.626} {0.000} {0.635} {} {4.108} {4.147} {} {9} {(668.40, 967.50) (663.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_n13} {} {0.024} {0.000} {0.636} {0.474} {4.132} {4.171} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.106} {0.000} {0.218} {} {4.239} {4.278} {} {1} {(718.80, 868.50) (721.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.218} {0.025} {4.239} {4.278} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.525} {0.000} {0.540} {} {4.765} {4.803} {} {8} {(718.80, 847.50) (723.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN16_n12} {} {0.006} {0.000} {0.540} {0.402} {4.771} {4.810} {} {} {} 
    INST {I0/LD/T_SR_0/U24} {B} {^} {Y} {v} {} {AOI22X1} {0.232} {0.000} {0.271} {} {5.003} {5.042} {} {1} {(810.00, 850.50) (807.60, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n21} {} {0.001} {0.000} {0.271} {0.034} {5.004} {5.043} {} {} {} 
    INST {I0/LD/T_SR_0/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.158} {0.000} {0.222} {} {5.162} {5.201} {} {1} {(822.00, 817.50) (822.00, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.000} {0.000} {0.222} {0.022} {5.163} {5.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.039} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.138} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.981} {0.000} {1.990} {5.970} {1.158} {1.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.080}
    {-} {Setup} {0.505}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.125}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.084}
    {=} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.041} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.041} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.218} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.125} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.820} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.821} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.084} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.090} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.389} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.393} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {^} {Y} {v} {} {NAND2X1} {0.308} {0.000} {0.432} {} {2.659} {2.700} {} {4} {(663.60, 1090.50) (666.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.003} {0.000} {0.432} {0.183} {2.661} {2.703} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {NOR2X1} {0.308} {0.000} {0.387} {} {2.969} {3.011} {} {4} {(699.60, 1033.50) (702.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.001} {0.000} {0.387} {0.132} {2.971} {3.012} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {^} {Y} {v} {} {AOI21X1} {0.208} {0.000} {0.242} {} {3.179} {3.220} {} {1} {(661.20, 988.50) (661.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.242} {0.032} {3.179} {3.221} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {v} {Y} {^} {} {OAI21X1} {0.180} {0.000} {0.201} {} {3.359} {3.401} {} {1} {(709.20, 997.50) (709.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.001} {0.000} {0.201} {0.037} {3.360} {3.401} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.121} {0.000} {0.218} {} {3.481} {3.522} {} {1} {(709.20, 967.50) (716.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.218} {0.027} {3.482} {3.523} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_n13} {A} {v} {Y} {v} {} {BUFX2} {0.626} {0.000} {0.635} {} {4.108} {4.150} {} {9} {(668.40, 967.50) (663.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_n13} {} {0.024} {0.000} {0.636} {0.474} {4.132} {4.174} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.106} {0.000} {0.218} {} {4.239} {4.280} {} {1} {(718.80, 868.50) (721.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.218} {0.025} {4.239} {4.281} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.525} {0.000} {0.540} {} {4.765} {4.806} {} {8} {(718.80, 847.50) (723.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN16_n12} {} {0.008} {0.000} {0.540} {0.402} {4.773} {4.814} {} {} {} 
    INST {I0/LD/T_SR_0/U30} {A} {^} {Y} {v} {} {INVX1} {0.175} {0.000} {0.202} {} {4.948} {4.989} {} {1} {(961.20, 853.50) (963.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n25} {} {0.001} {0.000} {0.202} {0.030} {4.949} {4.990} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {B} {v} {Y} {^} {} {NAND2X1} {0.135} {0.000} {0.123} {} {5.083} {5.125} {} {1} {(973.20, 877.50) (970.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n30} {} {0.001} {0.000} {0.123} {0.025} {5.084} {5.125} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.041} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.041} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.135} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.904} {0.000} {1.979} {5.970} {1.080} {1.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.991}
    {-} {Setup} {0.266}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.274}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.232}
    {=} {Slack Time} {0.042}
  END_SLK_CLC
  SLK 0.042
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.042} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.042} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.219} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.126} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.821} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.822} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.085} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.091} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.390} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.394} {} {} {} 
    INST {I0/LD/CTRL/U71} {C} {^} {Y} {v} {} {NAND3X1} {0.342} {0.000} {0.489} {} {2.693} {2.735} {} {5} {(735.60, 1120.50) (738.00, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.008} {0.000} {0.489} {0.225} {2.701} {2.744} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.204} {} {2.920} {2.962} {} {1} {(574.80, 1057.50) (574.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.204} {0.022} {2.920} {2.962} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.157} {0.000} {0.148} {} {3.076} {3.119} {} {1} {(548.40, 1048.50) (550.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.148} {0.041} {3.078} {3.120} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.277} {0.000} {0.425} {} {3.355} {3.398} {} {2} {(565.20, 1000.50) (562.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.001} {0.000} {0.425} {0.106} {3.357} {3.399} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.122} {0.000} {0.211} {} {3.478} {3.521} {} {1} {(598.80, 994.50) (606.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.000} {0.000} {0.211} {0.023} {3.479} {3.521} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.591} {0.000} {0.574} {} {4.069} {4.112} {} {9} {(596.40, 967.50) (591.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.009} {0.000} {0.574} {0.430} {4.078} {4.120} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.675} {0.000} {0.909} {} {4.753} {4.795} {} {8} {(639.60, 973.50) (642.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.012} {0.000} {0.910} {0.353} {4.765} {4.807} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {B} {^} {Y} {v} {} {AOI22X1} {0.266} {0.000} {0.358} {} {5.031} {5.074} {} {1} {(728.40, 931.50) (726.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n19} {} {0.001} {0.000} {0.358} {0.028} {5.032} {5.074} {} {} {} 
    INST {I0/LD/T_SR_1/U20} {C} {v} {Y} {^} {} {OAI21X1} {0.199} {0.000} {0.372} {} {5.231} {5.273} {} {1} {(728.40, 904.50) (728.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n38} {} {0.001} {0.000} {0.372} {0.029} {5.232} {5.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.042} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.042} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.134} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.814} {0.000} {1.964} {5.970} {0.991} {0.948} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_plus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_plus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.476}
    {-} {Setup} {0.428}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.598}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.553}
    {=} {Slack Time} {0.046}
  END_SLK_CLC
  SLK 0.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.046} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.046} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.222} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.824} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.825} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.089} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.094} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.393} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.397} {} {} {} 
    INST {I0/LD/CTRL/U71} {C} {^} {Y} {v} {} {NAND3X1} {0.342} {0.000} {0.489} {} {2.693} {2.739} {} {5} {(735.60, 1120.50) (738.00, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.008} {0.000} {0.489} {0.225} {2.701} {2.747} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.204} {} {2.920} {2.965} {} {1} {(574.80, 1057.50) (574.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.204} {0.022} {2.920} {2.966} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.157} {0.000} {0.148} {} {3.076} {3.122} {} {1} {(548.40, 1048.50) (550.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.148} {0.041} {3.078} {3.123} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.277} {0.000} {0.425} {} {3.355} {3.401} {} {2} {(565.20, 1000.50) (562.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.425} {0.106} {3.358} {3.403} {} {} {} 
    INST {I0/LD/U13} {S} {^} {Y} {^} {} {MUX2X1} {0.267} {0.000} {0.171} {} {3.625} {3.670} {} {1} {(459.60, 967.50) (450.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n2} {} {0.000} {0.000} {0.171} {0.022} {3.625} {3.670} {} {} {} 
    INST {I0/LD/U12} {A} {^} {Y} {v} {} {INVX1} {0.306} {0.000} {0.332} {} {3.931} {3.976} {} {2} {(421.20, 973.50) (418.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n3} {} {0.002} {0.000} {0.332} {0.112} {3.932} {3.978} {} {} {} 
    INST {I0/LD/ENC/U2} {B} {v} {Y} {^} {} {XNOR2X1} {0.269} {0.000} {0.214} {} {4.201} {4.247} {} {2} {(414.00, 991.50) (418.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/tx_value_int} {} {0.002} {0.000} {0.214} {0.059} {4.203} {4.249} {} {} {} 
    INST {I0/LD/OCTRL/U10} {A} {^} {Y} {v} {} {NOR2X1} {0.214} {0.000} {0.187} {} {4.418} {4.463} {} {1} {(373.20, 973.50) (375.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n6} {} {0.001} {0.000} {0.187} {0.037} {4.418} {4.464} {} {} {} 
    INST {I0/LD/OCTRL/U8} {B} {v} {Y} {^} {} {MUX2X1} {0.134} {0.000} {0.160} {} {4.552} {4.598} {} {1} {(375.60, 994.50) (382.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n10} {} {0.001} {0.000} {0.160} {0.023} {4.553} {4.598} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.046} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.046} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.131} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.299} {0.000} {1.600} {5.970} {0.476} {0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.038}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.294}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.244}
    {=} {Slack Time} {0.051}
  END_SLK_CLC
  SLK 0.051
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.051} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.051} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.227} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.134} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.829} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.830} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.094} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.099} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.398} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.402} {} {} {} 
    INST {I0/LD/CTRL/U71} {C} {^} {Y} {v} {} {NAND3X1} {0.342} {0.000} {0.489} {} {2.693} {2.744} {} {5} {(735.60, 1120.50) (738.00, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.008} {0.000} {0.489} {0.225} {2.701} {2.752} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.204} {} {2.920} {2.970} {} {1} {(574.80, 1057.50) (574.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.204} {0.022} {2.920} {2.971} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.157} {0.000} {0.148} {} {3.076} {3.127} {} {1} {(548.40, 1048.50) (550.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.148} {0.041} {3.078} {3.128} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.277} {0.000} {0.425} {} {3.355} {3.406} {} {2} {(565.20, 1000.50) (562.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.001} {0.000} {0.425} {0.106} {3.357} {3.407} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.122} {0.000} {0.211} {} {3.478} {3.529} {} {1} {(598.80, 994.50) (606.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.000} {0.000} {0.211} {0.023} {3.479} {3.529} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.591} {0.000} {0.574} {} {4.069} {4.120} {} {9} {(596.40, 967.50) (591.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.009} {0.000} {0.574} {0.430} {4.078} {4.129} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.675} {0.000} {0.909} {} {4.753} {4.803} {} {8} {(639.60, 973.50) (642.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.014} {0.000} {0.910} {0.353} {4.767} {4.818} {} {} {} 
    INST {I0/LD/T_SR_1/U24} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.374} {} {5.056} {5.106} {} {1} {(778.80, 970.50) (776.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n21} {} {0.001} {0.000} {0.374} {0.038} {5.057} {5.107} {} {} {} 
    INST {I0/LD/T_SR_1/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.187} {0.000} {0.358} {} {5.243} {5.294} {} {1} {(790.80, 904.50) (790.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n39} {} {0.000} {0.000} {0.358} {0.021} {5.244} {5.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.051} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.051} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.126} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.861} {0.000} {1.972} {5.970} {1.038} {0.987} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.074}
    {-} {Setup} {0.296}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.328}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.249}
    {=} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.079} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.079} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.255} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.162} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.857} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.858} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.122} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.127} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.426} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.430} {} {} {} 
    INST {I0/LD/CTRL/U71} {C} {^} {Y} {v} {} {NAND3X1} {0.342} {0.000} {0.489} {} {2.693} {2.772} {} {5} {(735.60, 1120.50) (738.00, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.008} {0.000} {0.489} {0.225} {2.701} {2.780} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.204} {} {2.920} {2.998} {} {1} {(574.80, 1057.50) (574.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.204} {0.022} {2.920} {2.999} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.157} {0.000} {0.148} {} {3.076} {3.155} {} {1} {(548.40, 1048.50) (550.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.148} {0.041} {3.078} {3.156} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.277} {0.000} {0.425} {} {3.355} {3.434} {} {2} {(565.20, 1000.50) (562.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.001} {0.000} {0.425} {0.106} {3.357} {3.435} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.122} {0.000} {0.211} {} {3.478} {3.557} {} {1} {(598.80, 994.50) (606.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.000} {0.000} {0.211} {0.023} {3.479} {3.557} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.591} {0.000} {0.574} {} {4.069} {4.148} {} {9} {(596.40, 967.50) (591.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.009} {0.000} {0.574} {0.430} {4.078} {4.157} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.675} {0.000} {0.909} {} {4.753} {4.831} {} {8} {(639.60, 973.50) (642.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.015} {0.000} {0.910} {0.353} {4.767} {4.846} {} {} {} 
    INST {I0/LD/T_SR_1/U27} {B} {^} {Y} {v} {} {AOI22X1} {0.294} {0.000} {0.378} {} {5.062} {5.140} {} {1} {(846.00, 970.50) (843.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n23} {} {0.001} {0.000} {0.378} {0.040} {5.063} {5.142} {} {} {} 
    INST {I0/LD/T_SR_1/U26} {C} {v} {Y} {^} {} {OAI21X1} {0.186} {0.000} {0.356} {} {5.249} {5.327} {} {1} {(850.80, 904.50) (850.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.000} {0.000} {0.356} {0.021} {5.249} {5.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.079} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.079} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.098} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.898} {0.000} {1.979} {5.970} {1.074} {0.996} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[2]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.087}
    {-} {Setup} {0.496}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.141}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.967}
    {=} {Slack Time} {0.174}
  END_SLK_CLC
  SLK 0.174
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.174} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.174} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.350} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.257} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.952} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.953} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.217} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.222} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.521} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.525} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {^} {Y} {v} {} {NAND2X1} {0.308} {0.000} {0.432} {} {2.659} {2.832} {} {4} {(663.60, 1090.50) (666.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.003} {0.000} {0.432} {0.183} {2.662} {2.836} {} {} {} 
    INST {I0/LD/CTRL/U55} {B} {v} {Y} {^} {} {OAI21X1} {0.411} {0.000} {0.445} {} {3.073} {3.247} {} {3} {(622.80, 1087.50) (627.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.002} {0.000} {0.445} {0.146} {3.075} {3.248} {} {} {} 
    INST {I0/LD/CTRL/U50} {C} {^} {Y} {v} {} {AOI21X1} {0.258} {0.000} {0.223} {} {3.333} {3.506} {} {1} {(656.40, 1033.50) (656.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.001} {0.000} {0.223} {0.046} {3.334} {3.508} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {v} {Y} {^} {} {OAI21X1} {0.385} {0.000} {0.479} {} {3.720} {3.893} {} {3} {(644.40, 1144.50) (644.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.003} {0.000} {0.479} {0.155} {3.723} {3.896} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {^} {Y} {v} {} {OAI21X1} {0.190} {0.000} {0.267} {} {3.912} {4.086} {} {1} {(615.60, 1150.50) (608.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.002} {0.000} {0.267} {0.061} {3.914} {4.088} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {v} {Y} {^} {} {OAI21X1} {0.567} {0.000} {0.716} {} {4.481} {4.654} {} {5} {(795.60, 1177.50) (795.60, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.005} {0.000} {0.716} {0.248} {4.486} {4.659} {} {} {} 
    INST {I0/LD/CTRL/U33} {A} {^} {Y} {v} {} {OAI21X1} {0.129} {0.000} {0.284} {} {4.615} {4.789} {} {1} {(860.40, 1111.50) (867.60, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n46} {} {0.000} {0.000} {0.284} {0.025} {4.615} {4.789} {} {} {} 
    INST {I0/LD/CTRL/U32} {A} {v} {Y} {v} {} {AND2X1} {0.236} {0.000} {0.103} {} {4.851} {5.024} {} {1} {(886.80, 1111.50) (894.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n45} {} {0.000} {0.000} {0.103} {0.027} {4.851} {5.024} {} {} {} 
    INST {I0/LD/CTRL/U31} {C} {v} {Y} {^} {} {OAI21X1} {0.116} {0.000} {0.237} {} {4.966} {5.140} {} {1} {(922.80, 1117.50) (922.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n94} {} {0.001} {0.000} {0.237} {0.026} {4.967} {5.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.174} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.174} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.003} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.910} {0.000} {1.979} {5.970} {1.087} {0.913} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.138}
    {-} {Setup} {0.376}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.311}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.130}
    {=} {Slack Time} {0.182}
  END_SLK_CLC
  SLK 0.182
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.182} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.182} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.358} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.265} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.960} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.961} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.225} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.005} {0.000} {0.158} {0.196} {2.048} {2.230} {} {} {} 
    INST {I0/LD/CTRL/U87} {B} {^} {Y} {v} {} {NOR2X1} {0.359} {0.000} {0.426} {} {2.407} {2.589} {} {3} {(853.20, 1087.50) (850.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.002} {0.000} {0.426} {0.123} {2.409} {2.591} {} {} {} 
    INST {I0/LD/CTRL/U86} {B} {v} {Y} {^} {} {NAND3X1} {0.446} {0.000} {0.465} {} {2.855} {3.037} {} {3} {(781.20, 1027.50) (776.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n2} {} {0.002} {0.000} {0.465} {0.133} {2.857} {3.039} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC33_n2} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.191} {} {3.011} {3.193} {} {2} {(805.20, 991.50) (807.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n63} {} {0.001} {0.000} {0.191} {0.067} {3.012} {3.194} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.414} {} {3.330} {3.512} {} {2} {(834.00, 988.50) (836.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.414} {0.155} {3.333} {3.515} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.211} {0.000} {0.264} {} {3.544} {3.726} {} {1} {(982.80, 994.50) (985.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.264} {0.034} {3.545} {3.726} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC44_renable_p2} {A} {v} {Y} {v} {} {BUFX4} {0.287} {0.000} {0.130} {} {3.832} {4.014} {} {3} {(978.00, 1027.50) (973.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN39_renable_p2} {} {0.004} {0.000} {0.130} {0.149} {3.836} {4.017} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.151} {0.000} {0.226} {} {3.986} {4.168} {} {1} {(1023.60, 1141.50) (1026.00, 1144.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.226} {0.038} {3.986} {4.168} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.145} {0.000} {0.148} {} {4.132} {4.314} {} {2} {(1047.60, 1150.50) (1050.00, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.148} {0.082} {4.133} {4.314} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.218} {0.000} {0.271} {} {4.351} {4.532} {} {2} {(1074.00, 1144.50) (1076.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.002} {0.000} {0.271} {0.079} {4.353} {4.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX2} {0.101} {0.000} {0.117} {} {4.455} {4.636} {} {1} {(1090.80, 1171.50) (1093.20, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.001} {0.000} {0.117} {0.040} {4.455} {4.637} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {D} {v} {Y} {^} {} {AOI22X1} {0.182} {0.000} {0.255} {} {4.638} {4.820} {} {1} {(1093.20, 1210.50) (1090.80, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.002} {0.000} {0.255} {0.074} {4.640} {4.822} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {^} {Y} {v} {} {INVX4} {0.191} {0.000} {0.205} {} {4.831} {5.013} {} {5} {(1117.20, 1210.50) (1119.60, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.009} {0.000} {0.206} {0.251} {4.840} {5.022} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11} {A} {v} {Y} {^} {} {XOR2X1} {0.288} {0.000} {0.311} {} {5.128} {5.310} {} {2} {(1098.00, 1150.50) (1090.80, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.001} {0.000} {0.311} {0.100} {5.130} {5.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.182} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.182} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.005} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.961} {0.000} {1.978} {5.970} {1.138} {0.956} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[3]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.083}
    {-} {Setup} {0.517}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.117}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.907}
    {=} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.210} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.210} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.386} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.293} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {1.988} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {1.989} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.253} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.259} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.557} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.561} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {^} {Y} {v} {} {NAND2X1} {0.308} {0.000} {0.432} {} {2.659} {2.869} {} {4} {(663.60, 1090.50) (666.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.003} {0.000} {0.432} {0.183} {2.662} {2.872} {} {} {} 
    INST {I0/LD/CTRL/U55} {B} {v} {Y} {^} {} {OAI21X1} {0.411} {0.000} {0.445} {} {3.073} {3.283} {} {3} {(622.80, 1087.50) (627.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.002} {0.000} {0.445} {0.146} {3.075} {3.285} {} {} {} 
    INST {I0/LD/CTRL/U50} {C} {^} {Y} {v} {} {AOI21X1} {0.258} {0.000} {0.223} {} {3.333} {3.543} {} {1} {(656.40, 1033.50) (656.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.001} {0.000} {0.223} {0.046} {3.334} {3.544} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {v} {Y} {^} {} {OAI21X1} {0.385} {0.000} {0.479} {} {3.720} {3.929} {} {3} {(644.40, 1144.50) (644.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.003} {0.000} {0.479} {0.155} {3.723} {3.933} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {^} {Y} {v} {} {OAI21X1} {0.190} {0.000} {0.267} {} {3.912} {4.122} {} {1} {(615.60, 1150.50) (608.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.002} {0.000} {0.267} {0.061} {3.914} {4.124} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {v} {Y} {^} {} {OAI21X1} {0.567} {0.000} {0.716} {} {4.481} {4.691} {} {5} {(795.60, 1177.50) (795.60, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.005} {0.000} {0.716} {0.248} {4.486} {4.696} {} {} {} 
    INST {I0/LD/CTRL/U39} {B} {^} {Y} {v} {} {AOI21X1} {0.234} {0.000} {0.304} {} {4.720} {4.930} {} {1} {(898.80, 1090.50) (894.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.304} {0.040} {4.721} {4.931} {} {} {} 
    INST {I0/LD/CTRL/U38} {C} {v} {Y} {^} {} {NAND3X1} {0.185} {0.000} {0.174} {} {4.906} {5.116} {} {1} {(891.60, 1021.50) (894.00, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n93} {} {0.001} {0.000} {0.174} {0.027} {4.907} {5.117} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.210} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.210} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.033} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {0.874} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.105}
    {-} {Setup} {0.380}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.276}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.989}
    {=} {Slack Time} {0.287}
  END_SLK_CLC
  SLK 0.287
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.287} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.287} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.463} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.958} {0.000} {1.978} {5.970} {1.134} {1.421} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.200} {0.000} {0.885} {} {2.334} {2.621} {} {2} {(1220.40, 853.50) (1244.40, 841.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.885} {0.320} {2.338} {2.625} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.714} {0.000} {0.668} {} {3.052} {3.338} {} {4} {(1246.80, 808.50) (1249.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.002} {0.000} {0.668} {0.183} {3.054} {3.341} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.336} {0.000} {0.247} {} {3.390} {3.677} {} {1} {(1246.80, 781.50) (1244.40, 784.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.247} {0.046} {3.391} {3.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.164} {0.000} {0.166} {} {3.555} {3.841} {} {2} {(1249.20, 850.50) (1251.60, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.166} {0.095} {3.556} {3.843} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.188} {0.000} {0.227} {} {3.744} {4.031} {} {1} {(1251.60, 904.50) (1249.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n9} {} {0.001} {0.000} {0.227} {0.059} {3.745} {4.032} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.516} {0.000} {0.665} {} {4.261} {4.547} {} {5} {(1239.60, 931.50) (1249.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.005} {0.000} {0.665} {0.243} {4.266} {4.553} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {A} {^} {Y} {v} {} {XOR2X1} {0.395} {0.000} {0.292} {} {4.661} {4.948} {} {2} {(1208.40, 931.50) (1215.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.292} {0.106} {4.664} {4.951} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U21} {B} {v} {Y} {^} {} {XOR2X1} {0.321} {0.000} {0.309} {} {4.985} {5.272} {} {2} {(1191.60, 931.50) (1184.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.004} {0.000} {0.309} {0.098} {4.989} {5.276} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.287} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.287} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.110} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.929} {0.000} {1.978} {5.970} {1.105} {0.819} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.138}
    {-} {Setup} {0.511}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.178}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.809}
    {=} {Slack Time} {0.369}
  END_SLK_CLC
  SLK 0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.369} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.369} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.545} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.452} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {2.147} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {2.148} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.412} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.005} {0.000} {0.158} {0.196} {2.048} {2.417} {} {} {} 
    INST {I0/LD/CTRL/U87} {B} {^} {Y} {v} {} {NOR2X1} {0.359} {0.000} {0.426} {} {2.407} {2.776} {} {3} {(853.20, 1087.50) (850.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.002} {0.000} {0.426} {0.123} {2.409} {2.778} {} {} {} 
    INST {I0/LD/CTRL/U86} {B} {v} {Y} {^} {} {NAND3X1} {0.446} {0.000} {0.465} {} {2.855} {3.224} {} {3} {(781.20, 1027.50) (776.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n2} {} {0.002} {0.000} {0.465} {0.133} {2.857} {3.226} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC33_n2} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.191} {} {3.011} {3.380} {} {2} {(805.20, 991.50) (807.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n63} {} {0.001} {0.000} {0.191} {0.067} {3.012} {3.381} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.414} {} {3.330} {3.699} {} {2} {(834.00, 988.50) (836.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.414} {0.155} {3.333} {3.702} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.211} {0.000} {0.264} {} {3.544} {3.913} {} {1} {(982.80, 994.50) (985.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.264} {0.034} {3.545} {3.913} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC44_renable_p2} {A} {v} {Y} {v} {} {BUFX4} {0.287} {0.000} {0.130} {} {3.832} {4.201} {} {3} {(978.00, 1027.50) (973.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN39_renable_p2} {} {0.004} {0.000} {0.130} {0.149} {3.836} {4.204} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.151} {0.000} {0.226} {} {3.986} {4.355} {} {1} {(1023.60, 1141.50) (1026.00, 1144.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.226} {0.038} {3.986} {4.355} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.145} {0.000} {0.148} {} {4.132} {4.501} {} {2} {(1047.60, 1150.50) (1050.00, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.148} {0.082} {4.133} {4.501} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.218} {0.000} {0.271} {} {4.351} {4.719} {} {2} {(1074.00, 1144.50) (1076.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.003} {0.000} {0.271} {0.079} {4.353} {4.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {B} {^} {Y} {v} {} {AOI22X1} {0.249} {0.000} {0.265} {} {4.603} {4.971} {} {1} {(1088.40, 1210.50) (1090.80, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.002} {0.000} {0.265} {0.074} {4.605} {4.974} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {v} {Y} {^} {} {INVX4} {0.201} {0.000} {0.204} {} {4.806} {5.174} {} {5} {(1117.20, 1210.50) (1119.60, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.003} {0.000} {0.205} {0.251} {4.809} {5.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.369} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.369} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.192} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.962} {0.000} {1.978} {5.970} {1.138} {0.770} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.139}
    {-} {Setup} {0.511}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.178}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.809}
    {=} {Slack Time} {0.369}
  END_SLK_CLC
  SLK 0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.369} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.369} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.546} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.453} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {2.148} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {2.149} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.412} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.005} {0.000} {0.158} {0.196} {2.048} {2.417} {} {} {} 
    INST {I0/LD/CTRL/U87} {B} {^} {Y} {v} {} {NOR2X1} {0.359} {0.000} {0.426} {} {2.407} {2.776} {} {3} {(853.20, 1087.50) (850.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.002} {0.000} {0.426} {0.123} {2.409} {2.778} {} {} {} 
    INST {I0/LD/CTRL/U86} {B} {v} {Y} {^} {} {NAND3X1} {0.446} {0.000} {0.465} {} {2.855} {3.224} {} {3} {(781.20, 1027.50) (776.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n2} {} {0.002} {0.000} {0.465} {0.133} {2.857} {3.227} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC33_n2} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.191} {} {3.011} {3.381} {} {2} {(805.20, 991.50) (807.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n63} {} {0.001} {0.000} {0.191} {0.067} {3.012} {3.381} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.414} {} {3.330} {3.699} {} {2} {(834.00, 988.50) (836.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.414} {0.155} {3.333} {3.702} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.211} {0.000} {0.264} {} {3.544} {3.913} {} {1} {(982.80, 994.50) (985.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.264} {0.034} {3.545} {3.914} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC44_renable_p2} {A} {v} {Y} {v} {} {BUFX4} {0.287} {0.000} {0.130} {} {3.832} {4.201} {} {3} {(978.00, 1027.50) (973.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN39_renable_p2} {} {0.004} {0.000} {0.130} {0.149} {3.836} {4.205} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.151} {0.000} {0.226} {} {3.986} {4.356} {} {1} {(1023.60, 1141.50) (1026.00, 1144.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.226} {0.038} {3.986} {4.356} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.145} {0.000} {0.148} {} {4.132} {4.501} {} {2} {(1047.60, 1150.50) (1050.00, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.148} {0.082} {4.133} {4.502} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.218} {0.000} {0.271} {} {4.351} {4.720} {} {2} {(1074.00, 1144.50) (1076.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.003} {0.000} {0.271} {0.079} {4.353} {4.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {B} {^} {Y} {v} {} {AOI22X1} {0.249} {0.000} {0.265} {} {4.603} {4.972} {} {1} {(1088.40, 1210.50) (1090.80, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.002} {0.000} {0.265} {0.074} {4.605} {4.974} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {v} {Y} {^} {} {INVX4} {0.201} {0.000} {0.204} {} {4.806} {5.175} {} {5} {(1117.20, 1210.50) (1119.60, 1207.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.003} {0.000} {0.205} {0.251} {4.809} {5.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.369} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.369} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.193} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.962} {0.000} {1.978} {5.970} {1.139} {0.770} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_minus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_minus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.948}
    {-} {Setup} {0.501}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.997}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.592}
    {=} {Slack Time} {0.405}
  END_SLK_CLC
  SLK 0.405
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.405} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.405} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.581} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.488} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {2.183} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {2.184} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.448} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.454} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.752} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.756} {} {} {} 
    INST {I0/LD/CTRL/U71} {C} {^} {Y} {v} {} {NAND3X1} {0.342} {0.000} {0.489} {} {2.693} {3.098} {} {5} {(735.60, 1120.50) (738.00, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.008} {0.000} {0.489} {0.225} {2.701} {3.106} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.204} {} {2.920} {3.324} {} {1} {(574.80, 1057.50) (574.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.204} {0.022} {2.920} {3.325} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.157} {0.000} {0.148} {} {3.076} {3.481} {} {1} {(548.40, 1048.50) (550.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.148} {0.041} {3.078} {3.483} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.277} {0.000} {0.425} {} {3.355} {3.760} {} {2} {(565.20, 1000.50) (562.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.425} {0.106} {3.358} {3.762} {} {} {} 
    INST {I0/LD/U13} {S} {^} {Y} {^} {} {MUX2X1} {0.267} {0.000} {0.171} {} {3.625} {4.029} {} {1} {(459.60, 967.50) (450.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n2} {} {0.000} {0.000} {0.171} {0.022} {3.625} {4.030} {} {} {} 
    INST {I0/LD/U12} {A} {^} {Y} {v} {} {INVX1} {0.306} {0.000} {0.332} {} {3.931} {4.335} {} {2} {(421.20, 973.50) (418.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n3} {} {0.002} {0.000} {0.332} {0.112} {3.932} {4.337} {} {} {} 
    INST {I0/LD/ENC/U2} {B} {v} {Y} {v} {} {XNOR2X1} {0.276} {0.000} {0.197} {} {4.208} {4.613} {} {2} {(414.00, 991.50) (418.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/tx_value_int} {} {0.002} {0.000} {0.197} {0.060} {4.210} {4.615} {} {} {} 
    INST {I0/LD/OCTRL/U7} {A} {v} {Y} {^} {} {INVX1} {0.145} {0.000} {0.141} {} {4.355} {4.760} {} {1} {(361.20, 973.50) (358.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n5} {} {0.001} {0.000} {0.141} {0.040} {4.356} {4.761} {} {} {} 
    INST {I0/LD/OCTRL/U6} {B} {^} {Y} {v} {} {MUX2X1} {0.128} {0.000} {0.234} {} {4.484} {4.889} {} {1} {(358.80, 934.50) (366.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n4} {} {0.000} {0.000} {0.234} {0.030} {4.484} {4.889} {} {} {} 
    INST {I0/LD/OCTRL/U5} {B} {v} {Y} {^} {} {NOR2X1} {0.108} {0.000} {0.131} {} {4.592} {4.996} {} {1} {(378.00, 934.50) (380.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n11} {} {0.000} {0.000} {0.131} {0.022} {4.592} {4.997} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.405} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.405} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.228} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.946} {5.970} {0.948} {0.543} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_full} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.550}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.115}
    {=} {Slack Time} {0.435}
  END_SLK_CLC
  SLK 0.435
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.435} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.435} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.611} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.958} {0.000} {1.978} {5.970} {1.134} {1.569} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {1.334} {0.000} {0.947} {} {2.469} {2.903} {} {2} {(1220.40, 853.50) (1244.40, 841.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.019} {0.000} {0.947} {0.319} {2.487} {2.922} {} {} {} 
    INST {U4} {DO} {v} {YPAD} {v} {} {PADOUT} {0.628} {0.000} {0.128} {} {3.115} {3.550} {} {1} {(1313.10, 575.25) (1573.20, 547.20)} 
    NET {} {} {} {} {} {fifo_full} {} {0.000} {0.000} {0.128} {0.000} {3.115} {3.550} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/ENC/last_bit_reg} {CLK}
  ENDPT {I0/LD/ENC/last_bit_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.558}
    {-} {Setup} {0.427}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.681}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.131}
    {=} {Slack Time} {0.550}
  END_SLK_CLC
  SLK 0.550
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.550} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.550} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.726} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.633} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {2.328} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {2.329} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.593} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.006} {0.000} {0.158} {0.196} {2.049} {2.599} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {^} {Y} {^} {} {BUFX2} {0.299} {0.000} {0.216} {} {2.347} {2.897} {} {4} {(764.40, 1087.50) (759.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.004} {0.000} {0.216} {0.151} {2.351} {2.901} {} {} {} 
    INST {I0/LD/CTRL/U71} {C} {^} {Y} {v} {} {NAND3X1} {0.342} {0.000} {0.489} {} {2.693} {3.243} {} {5} {(735.60, 1120.50) (738.00, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.008} {0.000} {0.489} {0.225} {2.701} {3.251} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.204} {} {2.920} {3.469} {} {1} {(574.80, 1057.50) (574.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.204} {0.022} {2.920} {3.470} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.157} {0.000} {0.148} {} {3.076} {3.626} {} {1} {(548.40, 1048.50) (550.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.148} {0.041} {3.078} {3.628} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.277} {0.000} {0.425} {} {3.355} {3.905} {} {2} {(565.20, 1000.50) (562.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.425} {0.106} {3.358} {3.907} {} {} {} 
    INST {I0/LD/U13} {S} {^} {Y} {v} {} {MUX2X1} {0.280} {0.000} {0.170} {} {3.638} {4.187} {} {1} {(459.60, 967.50) (450.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n2} {} {0.000} {0.000} {0.170} {0.022} {3.638} {4.188} {} {} {} 
    INST {I0/LD/U12} {A} {v} {Y} {^} {} {INVX1} {0.267} {0.000} {0.311} {} {3.905} {4.454} {} {2} {(421.20, 973.50) (418.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n3} {} {0.002} {0.000} {0.311} {0.111} {3.907} {4.457} {} {} {} 
    INST {I0/LD/ENC/U4} {A} {^} {Y} {v} {} {MUX2X1} {0.117} {0.000} {0.174} {} {4.024} {4.574} {} {1} {(462.00, 994.50) (462.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/ENC/n1} {} {0.000} {0.000} {0.174} {0.022} {4.024} {4.574} {} {} {} 
    INST {I0/LD/ENC/U3} {A} {v} {Y} {^} {} {INVX1} {0.107} {0.000} {0.104} {} {4.131} {4.681} {} {1} {(435.60, 988.50) (438.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/ENC/n2} {} {0.001} {0.000} {0.104} {0.023} {4.131} {4.681} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.550} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.550} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.373} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.382} {0.000} {1.683} {5.970} {0.558} {0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.082}
    {-} {Setup} {0.094}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.537}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.910}
    {=} {Slack Time} {0.627}
  END_SLK_CLC
  SLK 0.627
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.627} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.627} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.803} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.710} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {2.405} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {2.406} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.670} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.005} {0.000} {0.158} {0.196} {2.048} {2.675} {} {} {} 
    INST {I0/LD/CTRL/U87} {B} {^} {Y} {v} {} {NOR2X1} {0.359} {0.000} {0.426} {} {2.407} {3.034} {} {3} {(853.20, 1087.50) (850.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.002} {0.000} {0.426} {0.123} {2.409} {3.036} {} {} {} 
    INST {I0/LD/CTRL/U86} {B} {v} {Y} {^} {} {NAND3X1} {0.446} {0.000} {0.465} {} {2.855} {3.482} {} {3} {(781.20, 1027.50) (776.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n2} {} {0.002} {0.000} {0.465} {0.133} {2.857} {3.484} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC33_n2} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.191} {} {3.011} {3.638} {} {2} {(805.20, 991.50) (807.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n63} {} {0.001} {0.000} {0.191} {0.067} {3.012} {3.639} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.414} {} {3.330} {3.957} {} {2} {(834.00, 988.50) (836.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.414} {0.155} {3.333} {3.960} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.211} {0.000} {0.264} {} {3.544} {4.171} {} {1} {(982.80, 994.50) (985.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.264} {0.034} {3.545} {4.171} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC44_renable_p2} {A} {v} {Y} {v} {} {BUFX4} {0.287} {0.000} {0.130} {} {3.832} {4.459} {} {3} {(978.00, 1027.50) (973.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN39_renable_p2} {} {0.004} {0.000} {0.130} {0.149} {3.836} {4.462} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.151} {0.000} {0.226} {} {3.986} {4.613} {} {1} {(1023.60, 1141.50) (1026.00, 1144.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.226} {0.038} {3.986} {4.613} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.145} {0.000} {0.148} {} {4.132} {4.759} {} {2} {(1047.60, 1150.50) (1050.00, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.148} {0.082} {4.132} {4.759} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U16} {A} {v} {Y} {^} {} {XOR2X1} {0.364} {0.000} {0.439} {} {4.496} {5.123} {} {3} {(1057.20, 1150.50) (1064.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[2]} {} {0.001} {0.000} {0.439} {0.152} {4.498} {5.124} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {A} {^} {Y} {^} {} {XOR2X1} {0.405} {0.000} {0.459} {} {4.903} {5.530} {} {3} {(1064.40, 1111.50) (1057.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[1]} {} {0.007} {0.000} {0.459} {0.159} {4.910} {5.537} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.627} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.627} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.450} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.905} {0.000} {1.979} {5.970} {1.082} {0.455} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_empty} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.550}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.919}
    {=} {Slack Time} {0.630}
  END_SLK_CLC
  SLK 0.630
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.630} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.630} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.807} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.911} {0.000} {1.979} {5.970} {1.088} {1.719} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {0.699} {0.000} {0.092} {} {1.787} {2.418} {} {1} {(1018.80, 1048.50) (994.80, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN1_nfifo_empty} {} {0.000} {0.000} {0.092} {0.026} {1.788} {2.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC1_nfifo_empty} {A} {v} {Y} {v} {} {BUFX2} {0.565} {0.000} {0.598} {} {2.353} {2.983} {} {2} {(1011.60, 1027.50) (1016.40, 1030.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.034} {0.000} {0.600} {0.446} {2.387} {3.017} {} {} {} 
    INST {U3} {DO} {v} {YPAD} {v} {} {PADOUT} {0.533} {0.000} {0.113} {} {2.919} {3.550} {} {1} {(1313.10, 478.65) (1573.20, 450.60)} 
    NET {} {} {} {} {} {fifo_empty} {} {0.000} {0.000} {0.113} {0.000} {2.919} {3.550} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.092}
    {-} {Setup} {0.094}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.548}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.910}
    {=} {Slack Time} {0.638}
  END_SLK_CLC
  SLK 0.638
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.638} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.638} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.815} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.907} {0.000} {1.979} {5.970} {1.083} {1.722} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.695} {0.000} {0.122} {} {1.778} {2.417} {} {1} {(942.00, 1033.50) (966.00, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.122} {0.036} {1.780} {2.418} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC45_curr_state_3} {A} {^} {Y} {^} {} {BUFX4} {0.264} {0.000} {0.158} {} {2.043} {2.681} {} {5} {(951.60, 1054.50) (946.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN45_curr_state_3} {} {0.005} {0.000} {0.158} {0.196} {2.048} {2.686} {} {} {} 
    INST {I0/LD/CTRL/U87} {B} {^} {Y} {v} {} {NOR2X1} {0.359} {0.000} {0.426} {} {2.407} {3.045} {} {3} {(853.20, 1087.50) (850.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.002} {0.000} {0.426} {0.123} {2.409} {3.047} {} {} {} 
    INST {I0/LD/CTRL/U86} {B} {v} {Y} {^} {} {NAND3X1} {0.446} {0.000} {0.465} {} {2.855} {3.493} {} {3} {(781.20, 1027.50) (776.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n2} {} {0.002} {0.000} {0.465} {0.133} {2.857} {3.496} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC33_n2} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.191} {} {3.011} {3.650} {} {2} {(805.20, 991.50) (807.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n63} {} {0.001} {0.000} {0.191} {0.067} {3.012} {3.650} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.414} {} {3.330} {3.968} {} {2} {(834.00, 988.50) (836.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.414} {0.155} {3.333} {3.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.211} {0.000} {0.264} {} {3.544} {4.182} {} {1} {(982.80, 994.50) (985.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.264} {0.034} {3.545} {4.183} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC44_renable_p2} {A} {v} {Y} {v} {} {BUFX4} {0.287} {0.000} {0.130} {} {3.832} {4.470} {} {3} {(978.00, 1027.50) (973.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN39_renable_p2} {} {0.004} {0.000} {0.130} {0.149} {3.836} {4.474} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.151} {0.000} {0.226} {} {3.986} {4.625} {} {1} {(1023.60, 1141.50) (1026.00, 1144.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.226} {0.038} {3.986} {4.625} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.145} {0.000} {0.148} {} {4.132} {4.770} {} {2} {(1047.60, 1150.50) (1050.00, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.148} {0.082} {4.132} {4.770} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U16} {A} {v} {Y} {^} {} {XOR2X1} {0.364} {0.000} {0.439} {} {4.496} {5.135} {} {3} {(1057.20, 1150.50) (1064.40, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[2]} {} {0.001} {0.000} {0.439} {0.152} {4.498} {5.136} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {A} {^} {Y} {^} {} {XOR2X1} {0.405} {0.000} {0.459} {} {4.903} {5.541} {} {3} {(1064.40, 1111.50) (1057.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[1]} {} {0.007} {0.000} {0.459} {0.159} {4.910} {5.548} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.638} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.638} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.462} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.916} {0.000} {1.979} {5.970} {1.092} {0.454} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/TIM/curr_state_reg[0]} {CLK}
  ENDPT {I0/LD/TIM/curr_state_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.240}
    {-} {Setup} {0.348}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.442}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.783}
    {=} {Slack Time} {0.659}
  END_SLK_CLC
  SLK 0.659
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.659} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.659} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.836} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.910} {0.000} {1.979} {5.970} {1.087} {1.746} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.733} {0.000} {0.136} {} {1.819} {2.479} {} {1} {(951.60, 1093.50) (975.60, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.001} {0.000} {0.136} {0.041} {1.820} {2.479} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC35_curr_state_2} {A} {v} {Y} {^} {} {INVX2} {0.164} {0.000} {0.176} {} {1.984} {2.643} {} {3} {(963.60, 1051.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.005} {0.000} {0.177} {0.124} {1.989} {2.649} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC39_curr_state_2} {A} {^} {Y} {^} {} {BUFX2} {0.285} {0.000} {0.190} {} {2.274} {2.933} {} {4} {(738.00, 1087.50) (733.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN34_curr_state_2} {} {0.003} {0.000} {0.190} {0.130} {2.277} {2.936} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {^} {Y} {v} {} {NOR2X1} {0.321} {0.000} {0.325} {} {2.599} {3.258} {} {2} {(666.00, 1048.50) (663.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.325} {0.089} {2.599} {3.259} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {v} {Y} {^} {} {INVX2} {0.259} {0.000} {0.256} {} {2.858} {3.518} {} {4} {(608.40, 1051.50) (606.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.003} {0.000} {0.256} {0.167} {2.861} {3.520} {} {} {} 
    INST {I0/LD/CTRL/U55} {A} {^} {Y} {v} {} {OAI21X1} {0.299} {0.000} {0.380} {} {3.160} {3.819} {} {3} {(620.40, 1090.50) (627.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.001} {0.000} {0.380} {0.146} {3.161} {3.820} {} {} {} 
    INST {I0/LD/TIM/U27} {A} {v} {Y} {^} {} {INVX1} {0.289} {0.000} {0.285} {} {3.450} {4.109} {} {2} {(550.80, 1093.50) (548.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n17} {} {0.003} {0.000} {0.285} {0.088} {3.453} {4.112} {} {} {} 
    INST {I0/LD/TIM/U15} {D} {^} {Y} {v} {} {AOI22X1} {0.155} {0.000} {0.249} {} {3.608} {4.267} {} {1} {(493.20, 1090.50) (490.80, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n14} {} {0.001} {0.000} {0.249} {0.041} {3.609} {4.268} {} {} {} 
    INST {I0/LD/TIM/U14} {C} {v} {Y} {^} {} {OAI21X1} {0.172} {0.000} {0.168} {} {3.782} {4.441} {} {1} {(457.20, 1144.50) (457.20, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n33} {} {0.001} {0.000} {0.168} {0.032} {3.783} {4.442} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.659} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.659} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.483} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.063} {0.000} {1.252} {5.970} {0.240} {-0.419} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.124}
    {-} {Setup} {0.350}
    {+} {Phase Shift} {4.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.324}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.609}
    {=} {Slack Time} {0.715}
  END_SLK_CLC
  SLK 0.715
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.715} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.715} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {0.891} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.958} {0.000} {1.978} {5.970} {1.134} {1.849} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.200} {0.000} {0.885} {} {2.334} {3.049} {} {2} {(1220.40, 853.50) (1244.40, 841.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.885} {0.320} {2.338} {3.053} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.714} {0.000} {0.668} {} {3.051} {3.766} {} {4} {(1246.80, 808.50) (1249.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.002} {0.000} {0.668} {0.183} {3.054} {3.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.336} {0.000} {0.247} {} {3.390} {4.105} {} {1} {(1246.80, 781.50) (1244.40, 784.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.247} {0.046} {3.391} {4.106} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.164} {0.000} {0.166} {} {3.555} {4.269} {} {2} {(1249.20, 850.50) (1251.60, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.166} {0.095} {3.556} {4.271} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.188} {0.000} {0.227} {} {3.744} {4.459} {} {1} {(1251.60, 904.50) (1249.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n9} {} {0.001} {0.000} {0.227} {0.059} {3.745} {4.460} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.516} {0.000} {0.665} {} {4.261} {4.975} {} {5} {(1239.60, 931.50) (1249.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.005} {0.000} {0.665} {0.243} {4.266} {4.981} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {A} {^} {Y} {^} {} {XOR2X1} {0.342} {0.000} {0.326} {} {4.608} {5.323} {} {2} {(1208.40, 931.50) (1215.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.001} {0.000} {0.326} {0.106} {4.609} {5.324} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.715} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.715} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.177} {0.000} {0.980} {} {0.177} {-0.538} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.948} {0.000} {1.978} {5.970} {1.124} {0.409} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

