{
  "processor": "WDC65816",
  "manufacturer": "Western Design Center",
  "year": 1984,
  "schema_version": "1.0",
  "source": "Datasheet timing tables",
  "timings": [
    {"mnemonic": "LDA_imm_8bit", "category": "data_transfer", "measured_cycles": 2, "bytes": 2, "source": "datasheet", "notes": "m=1 (8-bit accumulator)"},
    {"mnemonic": "LDA_imm_16bit", "category": "data_transfer", "measured_cycles": 3, "bytes": 3, "source": "datasheet", "notes": "m=0 (16-bit accumulator) - adds 1 cycle"},
    {"mnemonic": "LDA_abs_8bit", "category": "data_transfer", "measured_cycles": 4, "bytes": 3, "source": "datasheet", "notes": "Absolute addressing 8-bit mode"},
    {"mnemonic": "LDA_abs_16bit", "category": "data_transfer", "measured_cycles": 5, "bytes": 3, "source": "datasheet", "notes": "m=0 adds 1 cycle"},
    {"mnemonic": "LDA_long", "category": "data_transfer", "measured_cycles": 5, "bytes": 4, "source": "datasheet", "notes": "24-bit addressing"},
    {"mnemonic": "STA_abs_8bit", "category": "memory", "measured_cycles": 4, "bytes": 3, "source": "datasheet", "notes": "Store absolute 8-bit"},
    {"mnemonic": "STA_abs_16bit", "category": "memory", "measured_cycles": 5, "bytes": 3, "source": "datasheet", "notes": "m=0 adds 1 cycle"},
    {"mnemonic": "ADC_imm_8bit", "category": "alu", "measured_cycles": 2, "bytes": 2, "source": "datasheet", "notes": "Add with carry 8-bit"},
    {"mnemonic": "ADC_imm_16bit", "category": "alu", "measured_cycles": 3, "bytes": 3, "source": "datasheet", "notes": "m=0 adds 1 cycle"},
    {"mnemonic": "INX_8bit", "category": "alu", "measured_cycles": 2, "bytes": 1, "source": "datasheet", "notes": "Increment X"},
    {"mnemonic": "INX_16bit", "category": "alu", "measured_cycles": 2, "bytes": 1, "source": "datasheet", "notes": "x=0 does not add cycle for INX"},
    {"mnemonic": "JMP_abs", "category": "control", "measured_cycles": 3, "bytes": 3, "source": "datasheet", "notes": "Jump absolute"},
    {"mnemonic": "JML", "category": "control", "measured_cycles": 4, "bytes": 4, "source": "datasheet", "notes": "Jump long (24-bit)"},
    {"mnemonic": "JSR", "category": "stack", "measured_cycles": 6, "bytes": 3, "source": "datasheet", "notes": "Jump subroutine"},
    {"mnemonic": "JSL", "category": "stack", "measured_cycles": 8, "bytes": 4, "source": "datasheet", "notes": "Jump subroutine long (24-bit)"},
    {"mnemonic": "RTS", "category": "stack", "measured_cycles": 6, "bytes": 1, "source": "datasheet", "notes": "Return from subroutine"},
    {"mnemonic": "RTL", "category": "stack", "measured_cycles": 6, "bytes": 1, "source": "datasheet", "notes": "Return from subroutine long"},
    {"mnemonic": "BEQ_not_taken", "category": "control", "measured_cycles": 2, "bytes": 2, "source": "datasheet", "notes": "Branch not taken"},
    {"mnemonic": "BEQ_taken", "category": "control", "measured_cycles": 3, "bytes": 2, "source": "datasheet", "notes": "Branch taken"},
    {"mnemonic": "PHA_8bit", "category": "stack", "measured_cycles": 3, "bytes": 1, "source": "datasheet", "notes": "Push 8-bit"},
    {"mnemonic": "PHA_16bit", "category": "stack", "measured_cycles": 4, "bytes": 1, "source": "datasheet", "notes": "m=0 adds 1 cycle"},
    {"mnemonic": "PLA_8bit", "category": "stack", "measured_cycles": 4, "bytes": 1, "source": "datasheet", "notes": "Pull 8-bit"},
    {"mnemonic": "PLA_16bit", "category": "stack", "measured_cycles": 5, "bytes": 1, "source": "datasheet", "notes": "m=0 adds 1 cycle"},
    {"mnemonic": "NOP", "category": "control", "measured_cycles": 2, "bytes": 1, "source": "datasheet", "notes": "No operation"},
    {"mnemonic": "SEP", "category": "control", "measured_cycles": 3, "bytes": 2, "source": "datasheet", "notes": "Set processor status bits"},
    {"mnemonic": "REP", "category": "control", "measured_cycles": 3, "bytes": 2, "source": "datasheet", "notes": "Reset processor status bits"}
  ]
}
