digraph "CFG for '_Z9MatrixMulPiS_S_i' function" {
	label="CFG for '_Z9MatrixMulPiS_S_i' function";

	Node0x54d3de0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %9 = shl nsw i32 %3, 4\l  %10 = mul nsw i32 %9, %6\l  %11 = add nsw i32 %10, %3\l  %12 = shl nsw i32 %5, 4\l  %13 = icmp sgt i32 %3, 0\l  %14 = mul nsw i32 %8, %3\l  br i1 %13, label %15, label %132\l|{<s0>T|<s1>F}}"];
	Node0x54d3de0:s0 -> Node0x54d61f0;
	Node0x54d3de0:s1 -> Node0x54d6280;
	Node0x54d61f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%15:\l15:                                               \l  %16 = add i32 %14, %7\l  %17 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 %7\l  %18 = mul nsw i32 %7, %3\l  %19 = add i32 %18, %8\l  %20 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 %7, i32 %8\l  %21 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 0\l  %22 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 0, i32 %7\l  %23 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 1\l  %24 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 1, i32 %7\l  %25 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 2\l  %26 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 2, i32 %7\l  %27 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 3\l  %28 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 3, i32 %7\l  %29 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 4\l  %30 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 4, i32 %7\l  %31 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 5\l  %32 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 5, i32 %7\l  %33 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 6\l  %34 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 6, i32 %7\l  %35 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 7\l  %36 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 7, i32 %7\l  %37 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 8\l  %38 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 8, i32 %7\l  %39 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 9\l  %40 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 9, i32 %7\l  %41 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 10\l  %42 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 10, i32 %7\l  %43 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 11\l  %44 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 11, i32 %7\l  %45 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 12\l  %46 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 12, i32 %7\l  %47 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 13\l  %48 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 13, i32 %7\l  %49 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 14\l  %50 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 14, i32 %7\l  %51 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 15\l  %52 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 15, i32 %7\l  br label %53\l}"];
	Node0x54d61f0 -> Node0x54d8780;
	Node0x54d8780 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%53:\l53:                                               \l  %54 = phi i32 [ 0, %15 ], [ %128, %53 ]\l  %55 = phi i32 [ %12, %15 ], [ %130, %53 ]\l  %56 = phi i32 [ %10, %15 ], [ %129, %53 ]\l  %57 = add i32 %16, %56\l  %58 = sext i32 %57 to i64\l  %59 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %58\l  %60 = load i32, i32 addrspace(1)* %59, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  store i32 %60, i32 addrspace(3)* %17, align 4, !tbaa !5\l  %61 = add i32 %19, %55\l  %62 = sext i32 %61 to i64\l  %63 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %62\l  %64 = load i32, i32 addrspace(1)* %63, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  store i32 %64, i32 addrspace(3)* %20, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %65 = load i32, i32 addrspace(3)* %21, align 16, !tbaa !5\l  %66 = load i32, i32 addrspace(3)* %22, align 4, !tbaa !5\l  %67 = mul nsw i32 %66, %65\l  %68 = add nsw i32 %67, %54\l  %69 = load i32, i32 addrspace(3)* %23, align 4, !tbaa !5\l  %70 = load i32, i32 addrspace(3)* %24, align 4, !tbaa !5\l  %71 = mul nsw i32 %70, %69\l  %72 = add nsw i32 %71, %68\l  %73 = load i32, i32 addrspace(3)* %25, align 8, !tbaa !5\l  %74 = load i32, i32 addrspace(3)* %26, align 4, !tbaa !5\l  %75 = mul nsw i32 %74, %73\l  %76 = add nsw i32 %75, %72\l  %77 = load i32, i32 addrspace(3)* %27, align 4, !tbaa !5\l  %78 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %79 = mul nsw i32 %78, %77\l  %80 = add nsw i32 %79, %76\l  %81 = load i32, i32 addrspace(3)* %29, align 16, !tbaa !5\l  %82 = load i32, i32 addrspace(3)* %30, align 4, !tbaa !5\l  %83 = mul nsw i32 %82, %81\l  %84 = add nsw i32 %83, %80\l  %85 = load i32, i32 addrspace(3)* %31, align 4, !tbaa !5\l  %86 = load i32, i32 addrspace(3)* %32, align 4, !tbaa !5\l  %87 = mul nsw i32 %86, %85\l  %88 = add nsw i32 %87, %84\l  %89 = load i32, i32 addrspace(3)* %33, align 8, !tbaa !5\l  %90 = load i32, i32 addrspace(3)* %34, align 4, !tbaa !5\l  %91 = mul nsw i32 %90, %89\l  %92 = add nsw i32 %91, %88\l  %93 = load i32, i32 addrspace(3)* %35, align 4, !tbaa !5\l  %94 = load i32, i32 addrspace(3)* %36, align 4, !tbaa !5\l  %95 = mul nsw i32 %94, %93\l  %96 = add nsw i32 %95, %92\l  %97 = load i32, i32 addrspace(3)* %37, align 16, !tbaa !5\l  %98 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !5\l  %99 = mul nsw i32 %98, %97\l  %100 = add nsw i32 %99, %96\l  %101 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %102 = load i32, i32 addrspace(3)* %40, align 4, !tbaa !5\l  %103 = mul nsw i32 %102, %101\l  %104 = add nsw i32 %103, %100\l  %105 = load i32, i32 addrspace(3)* %41, align 8, !tbaa !5\l  %106 = load i32, i32 addrspace(3)* %42, align 4, !tbaa !5\l  %107 = mul nsw i32 %106, %105\l  %108 = add nsw i32 %107, %104\l  %109 = load i32, i32 addrspace(3)* %43, align 4, !tbaa !5\l  %110 = load i32, i32 addrspace(3)* %44, align 4, !tbaa !5\l  %111 = mul nsw i32 %110, %109\l  %112 = add nsw i32 %111, %108\l  %113 = load i32, i32 addrspace(3)* %45, align 16, !tbaa !5\l  %114 = load i32, i32 addrspace(3)* %46, align 4, !tbaa !5\l  %115 = mul nsw i32 %114, %113\l  %116 = add nsw i32 %115, %112\l  %117 = load i32, i32 addrspace(3)* %47, align 4, !tbaa !5\l  %118 = load i32, i32 addrspace(3)* %48, align 4, !tbaa !5\l  %119 = mul nsw i32 %118, %117\l  %120 = add nsw i32 %119, %116\l  %121 = load i32, i32 addrspace(3)* %49, align 8, !tbaa !5\l  %122 = load i32, i32 addrspace(3)* %50, align 4, !tbaa !5\l  %123 = mul nsw i32 %122, %121\l  %124 = add nsw i32 %123, %120\l  %125 = load i32, i32 addrspace(3)* %51, align 4, !tbaa !5\l  %126 = load i32, i32 addrspace(3)* %52, align 4, !tbaa !5\l  %127 = mul nsw i32 %126, %125\l  %128 = add nsw i32 %127, %124\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %129 = add nsw i32 %56, 16\l  %130 = add nsw i32 %55, %9\l  %131 = icmp slt i32 %129, %11\l  br i1 %131, label %53, label %132, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x54d8780:s0 -> Node0x54d8780;
	Node0x54d8780:s1 -> Node0x54d6280;
	Node0x54d6280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%132:\l132:                                              \l  %133 = phi i32 [ 0, %4 ], [ %128, %53 ]\l  %134 = add i32 %12, %7\l  %135 = add i32 %134, %14\l  %136 = add i32 %135, %10\l  %137 = sext i32 %136 to i64\l  %138 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %137\l  store i32 %133, i32 addrspace(1)* %138, align 4, !tbaa !5\l  ret void\l}"];
}
