// Seed: 357145951
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wire id_5,
    input supply0 id_6
);
  assign id_8[1 : 1]   = (1'h0);
  assign module_1.id_8 = 0;
  wire id_9;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    output supply0 id_6,
    input wor id_7,
    input tri1 id_8
);
  tri1 id_10;
  reg  id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_8,
      id_8,
      id_1,
      id_10
  );
  supply1 id_12 = id_3;
  always_comb id_11 <= 1;
  assign id_10 = 1;
endmodule
