{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1705463624992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705463624996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 10:53:44 2024 " "Processing started: Wed Jan 17 10:53:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705463624996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1705463624996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAmoduleOfFaultTolerantUnit -c FPGAmoduleOfFaultTolerantUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAmoduleOfFaultTolerantUnit -c FPGAmoduleOfFaultTolerantUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1705463624996 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1705463625318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgamoduleoffaulttolerantunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgamoduleoffaulttolerantunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAmoduleOfFaultTolerantUnit-behavioral " "Found design unit 1: FPGAmoduleOfFaultTolerantUnit-behavioral" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAmoduleOfFaultTolerantUnit " "Found entity 1: FPGAmoduleOfFaultTolerantUnit" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NoTMR-behavioral " "Found design unit 1: NoTMR-behavioral" {  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoTMR " "Found entity 1: NoTMR" {  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TMR-behavioral " "Found design unit 1: TMR-behavioral" {  } { { "TMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/TMR.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""} { "Info" "ISGN_ENTITY_NAME" "1 TMR " "Found entity 1: TMR" {  } { { "TMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/TMR.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gtmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gtmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GTMR-behavioral " "Found design unit 1: GTMR-behavioral" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626027 ""} { "Info" "ISGN_ENTITY_NAME" "1 GTMR " "Found entity 1: GTMR" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463626027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAmoduleOfFaultTolerantUnit " "Elaborating entity \"FPGAmoduleOfFaultTolerantUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1705463626169 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NoTMR_error_count FPGAmoduleOfFaultTolerantUnit.vhd(29) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(29): object \"NoTMR_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TMR_CRC24_1_error_count FPGAmoduleOfFaultTolerantUnit.vhd(32) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(32): object \"TMR_CRC24_1_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TMR_CRC24_2_error_count FPGAmoduleOfFaultTolerantUnit.vhd(33) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(33): object \"TMR_CRC24_2_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TMR_CRC24_3_error_count FPGAmoduleOfFaultTolerantUnit.vhd(34) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(34): object \"TMR_CRC24_3_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GTMR_CRC24_1_error_count FPGAmoduleOfFaultTolerantUnit.vhd(37) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(37): object \"GTMR_CRC24_1_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GTMR_CRC24_2_error_count FPGAmoduleOfFaultTolerantUnit.vhd(38) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(38): object \"GTMR_CRC24_2_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GTMR_CRC24_3_error_count FPGAmoduleOfFaultTolerantUnit.vhd(39) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(39): object \"GTMR_CRC24_3_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GTMR_CRC24_4_error_count FPGAmoduleOfFaultTolerantUnit.vhd(40) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(40): object \"GTMR_CRC24_4_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GTMR_CRC24_4_tact_enable FPGAmoduleOfFaultTolerantUnit.vhd(43) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(43): object \"GTMR_CRC24_4_tact_enable\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NoTMR_CRC24 FPGAmoduleOfFaultTolerantUnit.vhd(137) " "VHDL Process Statement warning at FPGAmoduleOfFaultTolerantUnit.vhd(137): signal \"NoTMR_CRC24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMR_CRC24 FPGAmoduleOfFaultTolerantUnit.vhd(139) " "VHDL Process Statement warning at FPGAmoduleOfFaultTolerantUnit.vhd(139): signal \"TMR_CRC24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GTMR_CRC24 FPGAmoduleOfFaultTolerantUnit.vhd(141) " "VHDL Process Statement warning at FPGAmoduleOfFaultTolerantUnit.vhd(141): signal \"GTMR_CRC24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoTMR NoTMR:NoTMR_instance " "Elaborating entity \"NoTMR\" for hierarchy \"NoTMR:NoTMR_instance\"" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "NoTMR_instance" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626201 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR NoTMR.vhd(40) " "VHDL Signal Declaration warning at NoTMR.vhd(40): used explicit default value for signal \"LFSR\" because signal was never assigned a value" {  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626201 "|FPGAmoduleOfFaultTolerantUnit|NoTMR:NoTMR_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TMR TMR:TMR_instance " "Elaborating entity \"TMR\" for hierarchy \"TMR:TMR_instance\"" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "TMR_instance" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626201 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_1 TMR.vhd(47) " "VHDL Signal Declaration warning at TMR.vhd(47): used explicit default value for signal \"LFSR_1\" because signal was never assigned a value" {  } { { "TMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/TMR.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626217 "|FPGAmoduleOfFaultTolerantUnit|TMR:TMR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_2 TMR.vhd(47) " "VHDL Signal Declaration warning at TMR.vhd(47): used explicit default value for signal \"LFSR_2\" because signal was never assigned a value" {  } { { "TMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/TMR.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626217 "|FPGAmoduleOfFaultTolerantUnit|TMR:TMR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_3 TMR.vhd(47) " "VHDL Signal Declaration warning at TMR.vhd(47): used explicit default value for signal \"LFSR_3\" because signal was never assigned a value" {  } { { "TMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/TMR.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626217 "|FPGAmoduleOfFaultTolerantUnit|TMR:TMR_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GTMR GTMR:GTMR_instance " "Elaborating entity \"GTMR\" for hierarchy \"GTMR:GTMR_instance\"" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "GTMR_instance" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626217 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_1 GTMR.vhd(56) " "VHDL Signal Declaration warning at GTMR.vhd(56): used explicit default value for signal \"LFSR_1\" because signal was never assigned a value" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_2 GTMR.vhd(56) " "VHDL Signal Declaration warning at GTMR.vhd(56): used explicit default value for signal \"LFSR_2\" because signal was never assigned a value" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_3 GTMR.vhd(56) " "VHDL Signal Declaration warning at GTMR.vhd(56): used explicit default value for signal \"LFSR_3\" because signal was never assigned a value" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_4 GTMR.vhd(56) " "VHDL Signal Declaration warning at GTMR.vhd(56): used explicit default value for signal \"LFSR_4\" because signal was never assigned a value" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_CRC24_4 GTMR.vhd(920) " "VHDL Process Statement warning at GTMR.vhd(920): signal \"enable_CRC24_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data GTMR.vhd(924) " "VHDL Process Statement warning at GTMR.vhd(924): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 924 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data GTMR.vhd(930) " "VHDL Process Statement warning at GTMR.vhd(930): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 930 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data GTMR.vhd(936) " "VHDL Process Statement warning at GTMR.vhd(936): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 936 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_CRC24_1 GTMR.vhd(918) " "VHDL Process Statement warning at GTMR.vhd(918): inferring latch(es) for signal or variable \"enable_CRC24_1\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_CRC24_4 GTMR.vhd(918) " "VHDL Process Statement warning at GTMR.vhd(918): inferring latch(es) for signal or variable \"enable_CRC24_4\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_CRC24_4_tact_enable GTMR.vhd(918) " "VHDL Process Statement warning at GTMR.vhd(918): inferring latch(es) for signal or variable \"temp_CRC24_4_tact_enable\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_CRC24_2 GTMR.vhd(918) " "VHDL Process Statement warning at GTMR.vhd(918): inferring latch(es) for signal or variable \"enable_CRC24_2\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_CRC24_3 GTMR.vhd(918) " "VHDL Process Statement warning at GTMR.vhd(918): inferring latch(es) for signal or variable \"enable_CRC24_3\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_CRC24_4 GTMR.vhd(970) " "VHDL Process Statement warning at GTMR.vhd(970): signal \"enable_CRC24_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 970 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "error_CRC24_3 GTMR.vhd(972) " "VHDL Process Statement warning at GTMR.vhd(972): signal \"error_CRC24_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 972 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "error_CRC24_2 GTMR.vhd(974) " "VHDL Process Statement warning at GTMR.vhd(974): signal \"error_CRC24_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 974 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "error_CRC24_1 GTMR.vhd(976) " "VHDL Process Statement warning at GTMR.vhd(976): signal \"error_CRC24_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 976 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error_CRC24_3 GTMR.vhd(968) " "VHDL Process Statement warning at GTMR.vhd(968): inferring latch(es) for signal or variable \"error_CRC24_3\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error_CRC24_2 GTMR.vhd(968) " "VHDL Process Statement warning at GTMR.vhd(968): inferring latch(es) for signal or variable \"error_CRC24_2\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error_CRC24_1 GTMR.vhd(968) " "VHDL Process Statement warning at GTMR.vhd(968): inferring latch(es) for signal or variable \"error_CRC24_1\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[0\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[0\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[1\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[1\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[2\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[2\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[3\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[3\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[4\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[4\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[5\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[5\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[6\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[6\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[7\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[7\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[8\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[8\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[9\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[9\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[10\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[10\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[11\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[11\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[12\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[12\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[13\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[13\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[14\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[14\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[15\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[15\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[16\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[16\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[17\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[17\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[18\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[18\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[19\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[19\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[20\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[20\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[21\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[21\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[22\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[22\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[23\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[23\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[24\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[24\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[25\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[25\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[26\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[26\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[27\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[27\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[28\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[28\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[29\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[29\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[30\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[30\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[31\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[31\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[0\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[0\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[1\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[1\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[2\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[2\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[3\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[3\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[4\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[4\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[5\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[5\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[6\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[6\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[7\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[7\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[8\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[8\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[9\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[9\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[10\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[10\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[11\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[11\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[12\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[12\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[13\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[13\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[14\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[14\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[15\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[15\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[16\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[16\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[17\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[17\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[18\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[18\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[19\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[19\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[20\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[20\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[21\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[21\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[22\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[22\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[23\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[23\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[24\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[24\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[25\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[25\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[26\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[26\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[27\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[27\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[28\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[28\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[29\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[29\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[30\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[30\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[31\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[31\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[0\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[0\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[1\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[1\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[2\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[2\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[3\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[3\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[4\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[4\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[5\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[5\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[6\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[6\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[7\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[7\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[8\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[8\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[9\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[9\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[10\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[10\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[11\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[11\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[12\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[12\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[13\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[13\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[14\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[14\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[15\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[15\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[16\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[16\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[17\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[17\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[18\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[18\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[19\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[19\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[20\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[20\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[21\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[21\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[22\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[22\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[23\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[23\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[24\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[24\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[25\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[25\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[26\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[26\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[27\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[27\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[28\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[28\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[29\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[29\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[30\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[30\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[31\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[31\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_CRC24_3 GTMR.vhd(918) " "Inferred latch for \"enable_CRC24_3\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_CRC24_2 GTMR.vhd(918) " "Inferred latch for \"enable_CRC24_2\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[0\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[0\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[1\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[1\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[2\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[2\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[3\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[3\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[4\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[4\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[5\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[5\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[6\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[6\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[7\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[7\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[8\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[8\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[9\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[9\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[10\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[10\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[11\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[11\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[12\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[12\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[13\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[13\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[14\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[14\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[15\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[15\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[16\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[16\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[17\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[17\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[18\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[18\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[19\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[19\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[20\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[20\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[21\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[21\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[22\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[22\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[23\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[23\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_CRC24_4 GTMR.vhd(918) " "Inferred latch for \"enable_CRC24_4\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_CRC24_1 GTMR.vhd(918) " "Inferred latch for \"enable_CRC24_1\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NoTMR:NoTMR_instance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NoTMR:NoTMR_instance\|Mod1\"" {  } { { "NoTMR.vhd" "Mod1" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463626771 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NoTMR:NoTMR_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NoTMR:NoTMR_instance\|Mult0\"" {  } { { "NoTMR.vhd" "Mult0" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463626771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NoTMR:NoTMR_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NoTMR:NoTMR_instance\|Mod0\"" {  } { { "NoTMR.vhd" "Mod0" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463626771 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1705463626771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoTMR:NoTMR_instance\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"NoTMR:NoTMR_instance\|lpm_divide:Mod1\"" {  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463626877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoTMR:NoTMR_instance\|lpm_divide:Mod1 " "Instantiated megafunction \"NoTMR:NoTMR_instance\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626877 ""}  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705463626877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463626941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463626955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463627019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463627019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463627105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463627105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463627152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463627152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoTMR:NoTMR_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NoTMR:NoTMR_instance\|lpm_mult:Mult0\"" {  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoTMR:NoTMR_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"NoTMR:NoTMR_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 27 " "Parameter \"LPM_WIDTHB\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 58 " "Parameter \"LPM_WIDTHP\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 58 " "Parameter \"LPM_WIDTHR\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""}  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705463627241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pft " "Found entity 1: mult_pft" {  } { { "db/mult_pft.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/mult_pft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463627288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463627288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoTMR:NoTMR_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"NoTMR:NoTMR_instance\|lpm_divide:Mod0\"" {  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463627304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoTMR:NoTMR_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"NoTMR:NoTMR_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627304 ""}  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705463627304 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoTMR:NoTMR_instance\|lpm_mult:Mult0\|mult_pft:auto_generated\|mac_mult7 " "Synthesized away node \"NoTMR:NoTMR_instance\|lpm_mult:Mult0\|mult_pft:auto_generated\|mac_mult7\"" {  } { { "db/mult_pft.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/mult_pft.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } } { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463627430 "|FPGAmoduleOfFaultTolerantUnit|NoTMR:NoTMR_instance|lpm_mult:Mult0|mult_pft:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoTMR:NoTMR_instance\|lpm_mult:Mult0\|mult_pft:auto_generated\|mac_out8 " "Synthesized away node \"NoTMR:NoTMR_instance\|lpm_mult:Mult0\|mult_pft:auto_generated\|mac_out8\"" {  } { { "db/mult_pft.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/mult_pft.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } } { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463627430 "|FPGAmoduleOfFaultTolerantUnit|NoTMR:NoTMR_instance|lpm_mult:Mult0|mult_pft:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1705463627430 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1705463627430 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1705463627704 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1705463627704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1705463629956 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "544 " "544 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1705463630494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1705463630783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463630783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3043 " "Implemented 3043 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1705463631032 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1705463631032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3034 " "Implemented 3034 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1705463631032 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1705463631032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1705463631032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705463631053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 10:53:51 2024 " "Processing ended: Wed Jan 17 10:53:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705463631053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705463631053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705463631053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1705463631053 ""}
