; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_18(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, ptr addrspace(1) %12, ptr addrspace(1) %13, i32 %14) local_unnamed_addr !dbg !7 {
  %16 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %17 = shl i32 %16, 9, !dbg !11
  %18 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %19 = shl i32 %18, 1, !dbg !12
  %20 = and i32 %19, 510, !dbg !12
  %21 = or disjoint i32 %17, %20, !dbg !13
  %.frozen = freeze i32 %21, !dbg !14
  %22 = sdiv i32 %.frozen, 64, !dbg !14
  %23 = srem i32 %22, 352, !dbg !15
  %24 = mul i32 %22, 64, !dbg !16
  %.decomposed = sub i32 %.frozen, %24, !dbg !16
  %.frozen19 = freeze i32 %21, !dbg !17
  %25 = sdiv i32 %.frozen19, 22528, !dbg !17
  %26 = sext i32 %23 to i64, !dbg !18
  %27 = getelementptr float, ptr addrspace(1) %8, i64 %26, !dbg !18
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !19
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !19
  %30 = getelementptr float, ptr addrspace(1) %9, i64 %26, !dbg !20
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 true) #3, !dbg !21
  %32 = bitcast i32 %31 to float, !dbg !21
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 true) #3, !dbg !21
  %34 = bitcast i32 %33 to float, !dbg !21
  %35 = getelementptr float, ptr addrspace(1) %10, i64 %26, !dbg !22
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !23
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !23
  %38 = getelementptr float, ptr addrspace(1) %11, i64 %26, !dbg !24
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %38, i1 true) #3, !dbg !25
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %38, i1 true) #3, !dbg !25
  %41 = icmp slt i32 %23, 128, !dbg !26
  %42 = mul i32 %25, 22528, !dbg !27
  %srem.decomposed = sub i32 %.frozen19, %42, !dbg !27
  %43 = shl nsw i32 %25, 13, !dbg !28
  %44 = add nsw i32 %43, %srem.decomposed, !dbg !29
  %45 = sext i32 %44 to i64, !dbg !30
  %46 = getelementptr float, ptr addrspace(1) %0, i64 %45, !dbg !30
  %47 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %46, i1 %41, i32 0, i1 %41, i32 0, i1 %41) #3, !dbg !31
  %48 = and i32 %23, -32, !dbg !32
  %49 = icmp eq i32 %48, 128, !dbg !32
  %50 = shl nsw i32 %23, 6, !dbg !33
  %51 = shl nsw i32 %25, 11, !dbg !34
  %52 = add nsw i32 %51, %.decomposed, !dbg !33
  %53 = add nsw i32 %52, -8192, !dbg !35
  %54 = add nsw i32 %53, %50, !dbg !36
  %55 = sext i32 %54 to i64, !dbg !37
  %56 = getelementptr float, ptr addrspace(1) %1, i64 %55, !dbg !37
  %57 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %56, i1 %49, i32 0, i1 %49, i32 0, i1 %49) #3, !dbg !38
  %58 = icmp eq i32 %48, 160, !dbg !39
  %59 = add nsw i32 %52, -10240, !dbg !40
  %60 = add nsw i32 %59, %50, !dbg !41
  %61 = sext i32 %60 to i64, !dbg !42
  %62 = getelementptr float, ptr addrspace(1) %2, i64 %61, !dbg !42
  %63 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %62, i1 %58, i32 0, i1 %58, i32 0, i1 %58) #3, !dbg !43
  %64 = icmp eq i32 %48, 192, !dbg !44
  %65 = add nsw i32 %52, -12288, !dbg !45
  %66 = add nsw i32 %65, %50, !dbg !46
  %67 = sext i32 %66 to i64, !dbg !47
  %68 = getelementptr float, ptr addrspace(1) %3, i64 %67, !dbg !47
  %69 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %68, i1 %64, i32 0, i1 %64, i32 0, i1 %64) #3, !dbg !48
  %70 = icmp eq i32 %48, 224, !dbg !49
  %71 = add nsw i32 %52, -14336, !dbg !50
  %72 = add nsw i32 %71, %50, !dbg !51
  %73 = sext i32 %72 to i64, !dbg !52
  %74 = getelementptr float, ptr addrspace(1) %4, i64 %73, !dbg !52
  %75 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %74, i1 %70, i32 0, i1 %70, i32 0, i1 %70) #3, !dbg !53
  %76 = icmp eq i32 %48, 256, !dbg !54
  %77 = add nsw i32 %52, -16384, !dbg !55
  %78 = add nsw i32 %77, %50, !dbg !56
  %79 = sext i32 %78 to i64, !dbg !57
  %80 = getelementptr float, ptr addrspace(1) %5, i64 %79, !dbg !57
  %81 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %80, i1 %76, i32 0, i1 %76, i32 0, i1 %76) #3, !dbg !58
  %82 = icmp eq i32 %48, 288, !dbg !59
  %83 = add nsw i32 %52, -18432, !dbg !60
  %84 = add nsw i32 %83, %50, !dbg !61
  %85 = sext i32 %84 to i64, !dbg !62
  %86 = getelementptr float, ptr addrspace(1) %6, i64 %85, !dbg !62
  %87 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %86, i1 %82, i32 0, i1 %82, i32 0, i1 %82) #3, !dbg !63
  %88 = icmp sgt i32 %23, 319, !dbg !64
  %89 = add nsw i32 %52, -20480, !dbg !65
  %90 = add nsw i32 %89, %50, !dbg !66
  %91 = sext i32 %90 to i64, !dbg !67
  %92 = getelementptr float, ptr addrspace(1) %7, i64 %91, !dbg !67
  %93 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %92, i1 %88, i32 0, i1 %88, i32 0, i1 %88) #3, !dbg !68
  %94 = fadd float %32, 0x3EE4F8B580000000, !dbg !69
  %95 = fadd float %34, 0x3EE4F8B580000000, !dbg !69
  %96 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !70
  %.not.i = icmp eq i32 %96, 0, !dbg !70
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !70
  %.not1.i = icmp eq i32 %97, 0, !dbg !70
  br i1 %.not.i, label %103, label %98, !dbg !70

98:                                               ; preds = %15
  br i1 %.not1.i, label %101, label %99, !dbg !70

99:                                               ; preds = %98
  %100 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %94) #3, !dbg !70
  br label %__nv_sqrtf.exit, !dbg !70

101:                                              ; preds = %98
  %102 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %94) #3, !dbg !70
  br label %__nv_sqrtf.exit, !dbg !70

103:                                              ; preds = %15
  br i1 %.not1.i, label %106, label %104, !dbg !70

104:                                              ; preds = %103
  %105 = tail call float @llvm.nvvm.sqrt.rn.f(float %94) #3, !dbg !70
  br label %__nv_sqrtf.exit, !dbg !70

106:                                              ; preds = %103
  %107 = tail call float @llvm.nvvm.sqrt.approx.f(float %94) #3, !dbg !70
  br label %__nv_sqrtf.exit, !dbg !70

__nv_sqrtf.exit:                                  ; preds = %99, %101, %104, %106
  %.0.i = phi float [ %100, %99 ], [ %102, %101 ], [ %105, %104 ], [ %107, %106 ], !dbg !70
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !70
  %.not.i14 = icmp eq i32 %108, 0, !dbg !70
  %109 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !70
  %.not1.i17 = icmp eq i32 %109, 0, !dbg !70
  br i1 %.not.i14, label %115, label %110, !dbg !70

110:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i17, label %113, label %111, !dbg !70

111:                                              ; preds = %110
  %112 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %95) #3, !dbg !70
  br label %__nv_sqrtf.exit18, !dbg !70

113:                                              ; preds = %110
  %114 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %95) #3, !dbg !70
  br label %__nv_sqrtf.exit18, !dbg !70

115:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i17, label %118, label %116, !dbg !70

116:                                              ; preds = %115
  %117 = tail call float @llvm.nvvm.sqrt.rn.f(float %95) #3, !dbg !70
  br label %__nv_sqrtf.exit18, !dbg !70

118:                                              ; preds = %115
  %119 = tail call float @llvm.nvvm.sqrt.approx.f(float %95) #3, !dbg !70
  br label %__nv_sqrtf.exit18, !dbg !70

__nv_sqrtf.exit18:                                ; preds = %111, %113, %116, %118
  %.0.i16 = phi float [ %112, %111 ], [ %114, %113 ], [ %117, %116 ], [ %119, %118 ], !dbg !70
  %120 = extractvalue { i32, i32 } %47, 1, !dbg !31
  %121 = extractvalue { i32, i32 } %57, 1, !dbg !38
  %122 = extractvalue { i32, i32 } %63, 1, !dbg !43
  %123 = extractvalue { i32, i32 } %69, 1, !dbg !48
  %124 = extractvalue { i32, i32 } %75, 1, !dbg !53
  %125 = extractvalue { i32, i32 } %81, 1, !dbg !58
  %126 = extractvalue { i32, i32 } %87, 1, !dbg !63
  %127 = extractvalue { i32, i32 } %93, 1, !dbg !68
  %.v1 = select i1 %82, i32 %126, i32 %127, !dbg !71
  %.v3 = select i1 %76, i32 %125, i32 %.v1, !dbg !72
  %.v5 = select i1 %70, i32 %124, i32 %.v3, !dbg !73
  %.v7 = select i1 %64, i32 %123, i32 %.v5, !dbg !74
  %.v9 = select i1 %58, i32 %122, i32 %.v7, !dbg !75
  %.v11 = select i1 %49, i32 %121, i32 %.v9, !dbg !76
  %.v13 = select i1 %41, i32 %120, i32 %.v11, !dbg !77
  %128 = bitcast i32 %.v13 to float, !dbg !77
  %129 = bitcast i32 %29 to float, !dbg !19
  %130 = fsub float %128, %129, !dbg !78
  %131 = extractvalue { i32, i32 } %47, 0, !dbg !31
  %132 = extractvalue { i32, i32 } %57, 0, !dbg !38
  %133 = extractvalue { i32, i32 } %63, 0, !dbg !43
  %134 = extractvalue { i32, i32 } %69, 0, !dbg !48
  %135 = extractvalue { i32, i32 } %75, 0, !dbg !53
  %136 = extractvalue { i32, i32 } %81, 0, !dbg !58
  %137 = extractvalue { i32, i32 } %87, 0, !dbg !63
  %138 = extractvalue { i32, i32 } %93, 0, !dbg !68
  %.v = select i1 %82, i32 %137, i32 %138, !dbg !71
  %.v2 = select i1 %76, i32 %136, i32 %.v, !dbg !72
  %.v4 = select i1 %70, i32 %135, i32 %.v2, !dbg !73
  %.v6 = select i1 %64, i32 %134, i32 %.v4, !dbg !74
  %.v8 = select i1 %58, i32 %133, i32 %.v6, !dbg !75
  %.v10 = select i1 %49, i32 %132, i32 %.v8, !dbg !76
  %.v12 = select i1 %41, i32 %131, i32 %.v10, !dbg !77
  %139 = bitcast i32 %.v12 to float, !dbg !77
  %140 = bitcast i32 %28 to float, !dbg !19
  %141 = fsub float %139, %140, !dbg !78
  %142 = bitcast i32 %40 to float, !dbg !25
  %143 = bitcast i32 %39 to float, !dbg !25
  %144 = bitcast i32 %37 to float, !dbg !23
  %145 = bitcast i32 %36 to float, !dbg !23
  %146 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !79
  %147 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i16) #3, !dbg !79
  %148 = fmul float %141, %146, !dbg !80
  %149 = fmul float %130, %147, !dbg !80
  %150 = fmul float %148, %145, !dbg !81
  %151 = fmul float %149, %144, !dbg !81
  %152 = fadd float %150, %143, !dbg !82
  %153 = fadd float %151, %142, !dbg !82
  %154 = fcmp olt float %152, 0.000000e+00, !dbg !83
  %155 = fcmp olt float %153, 0.000000e+00, !dbg !83
  %156 = select i1 %154, float 0.000000e+00, float %152, !dbg !87
  %157 = select i1 %155, float 0.000000e+00, float %153, !dbg !87
  %158 = sext i32 %21 to i64, !dbg !88
  %159 = getelementptr float, ptr addrspace(1) %12, i64 %158, !dbg !88
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.v12, i32 %.v13, ptr addrspace(1) %159, i1 true) #3, !dbg !89
  %160 = getelementptr float, ptr addrspace(1) %13, i64 %158, !dbg !90
  %161 = bitcast float %156 to i32, !dbg !91
  %162 = bitcast float %157 to i32, !dbg !91
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %161, i32 %162, ptr addrspace(1) %160, i1 true) #3, !dbg !91
  ret void, !dbg !92
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ccp667pbow56efzhmgdxiwmpoxzoatf4m54sdtkw3yn6kgp57dbt.py", directory: "inductor_cache/cp")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_18, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_18, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_18", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_18", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 27, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 28, column: 31, scope: !7)
!19 = !DILocation(line: 28, column: 36, scope: !7)
!20 = !DILocation(line: 29, column: 31, scope: !7)
!21 = !DILocation(line: 29, column: 36, scope: !7)
!22 = !DILocation(line: 30, column: 32, scope: !7)
!23 = !DILocation(line: 30, column: 37, scope: !7)
!24 = !DILocation(line: 31, column: 32, scope: !7)
!25 = !DILocation(line: 31, column: 37, scope: !7)
!26 = !DILocation(line: 36, column: 18, scope: !7)
!27 = !DILocation(line: 37, column: 35, scope: !7)
!28 = !DILocation(line: 37, column: 50, scope: !7)
!29 = !DILocation(line: 37, column: 45, scope: !7)
!30 = !DILocation(line: 37, column: 30, scope: !7)
!31 = !DILocation(line: 37, column: 55, scope: !7)
!32 = !DILocation(line: 41, column: 18, scope: !7)
!33 = !DILocation(line: 42, column: 40, scope: !7)
!34 = !DILocation(line: 42, column: 60, scope: !7)
!35 = !DILocation(line: 42, column: 36, scope: !7)
!36 = !DILocation(line: 42, column: 55, scope: !7)
!37 = !DILocation(line: 42, column: 31, scope: !7)
!38 = !DILocation(line: 42, column: 65, scope: !7)
!39 = !DILocation(line: 46, column: 20, scope: !7)
!40 = !DILocation(line: 47, column: 36, scope: !7)
!41 = !DILocation(line: 47, column: 55, scope: !7)
!42 = !DILocation(line: 47, column: 31, scope: !7)
!43 = !DILocation(line: 47, column: 65, scope: !7)
!44 = !DILocation(line: 51, column: 20, scope: !7)
!45 = !DILocation(line: 52, column: 36, scope: !7)
!46 = !DILocation(line: 52, column: 55, scope: !7)
!47 = !DILocation(line: 52, column: 31, scope: !7)
!48 = !DILocation(line: 52, column: 65, scope: !7)
!49 = !DILocation(line: 56, column: 20, scope: !7)
!50 = !DILocation(line: 57, column: 36, scope: !7)
!51 = !DILocation(line: 57, column: 55, scope: !7)
!52 = !DILocation(line: 57, column: 31, scope: !7)
!53 = !DILocation(line: 57, column: 65, scope: !7)
!54 = !DILocation(line: 61, column: 20, scope: !7)
!55 = !DILocation(line: 62, column: 36, scope: !7)
!56 = !DILocation(line: 62, column: 55, scope: !7)
!57 = !DILocation(line: 62, column: 31, scope: !7)
!58 = !DILocation(line: 62, column: 65, scope: !7)
!59 = !DILocation(line: 66, column: 20, scope: !7)
!60 = !DILocation(line: 67, column: 36, scope: !7)
!61 = !DILocation(line: 67, column: 55, scope: !7)
!62 = !DILocation(line: 67, column: 31, scope: !7)
!63 = !DILocation(line: 67, column: 65, scope: !7)
!64 = !DILocation(line: 68, column: 20, scope: !7)
!65 = !DILocation(line: 71, column: 36, scope: !7)
!66 = !DILocation(line: 71, column: 55, scope: !7)
!67 = !DILocation(line: 71, column: 31, scope: !7)
!68 = !DILocation(line: 71, column: 65, scope: !7)
!69 = !DILocation(line: 81, column: 20, scope: !7)
!70 = !DILocation(line: 82, column: 27, scope: !7)
!71 = !DILocation(line: 72, column: 35, scope: !7)
!72 = !DILocation(line: 73, column: 35, scope: !7)
!73 = !DILocation(line: 74, column: 35, scope: !7)
!74 = !DILocation(line: 75, column: 35, scope: !7)
!75 = !DILocation(line: 76, column: 35, scope: !7)
!76 = !DILocation(line: 77, column: 34, scope: !7)
!77 = !DILocation(line: 78, column: 33, scope: !7)
!78 = !DILocation(line: 79, column: 20, scope: !7)
!79 = !DILocation(line: 84, column: 20, scope: !7)
!80 = !DILocation(line: 87, column: 20, scope: !7)
!81 = !DILocation(line: 88, column: 20, scope: !7)
!82 = !DILocation(line: 89, column: 20, scope: !7)
!83 = !DILocation(line: 118, column: 15, scope: !84, inlinedAt: !86)
!84 = distinct !DILexicalBlockFile(scope: !7, file: !85, discriminator: 0)
!85 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!86 = !DILocation(line: 91, column: 42, scope: !7)
!87 = !DILocation(line: 121, column: 29, scope: !84, inlinedAt: !86)
!88 = !DILocation(line: 92, column: 25, scope: !7)
!89 = !DILocation(line: 92, column: 37, scope: !7)
!90 = !DILocation(line: 93, column: 25, scope: !7)
!91 = !DILocation(line: 93, column: 37, scope: !7)
!92 = !DILocation(line: 93, column: 4, scope: !7)
