set ::env(PROJECT_NAME) op2p
set ::env(DESIGN_TOP) op2p
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/op2p/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/op2p/rtl/op2p.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
