#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jul 29 23:01:43 2025
# Process ID         : 33152
# Current directory  : C:/Users/12097/Desktop/UCL/Final Project/originBER_sim
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent8528 C:\Users\12097\Desktop\UCL\Final Project\originBER_sim\originBER_sim.xpr
# Log file           : C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/vivado.log
# Journal file       : C:/Users/12097/Desktop/UCL/Final Project/originBER_sim\vivado.jou
# Running On         : LAPTOP-C6J8EKUI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10875H CPU @ 2.30GHz
# CPU Frequency      : 2304 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16953 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28764 MB
# Available Virtual  : 15233 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/tb_top_ber_comparison_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'xilinx.com::kc705:1.7' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2224.793 ; gain = 1052.910
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_ber_comparison'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ber_comparison' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_ber_comparison_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_coef.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_coef
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_ctg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_ctg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_interp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_interp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_lzd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_lzd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_smul_16_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_smul_16_18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_smul_16_18_sadd_37.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_smul_16_18_sadd_37
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_ber_comparison_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/analysis.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'analysis'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/ang_to_iq.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ang_to_iq'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/project_1/awgn_pkg.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/awgn.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'awgn'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/new/bps.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bps'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/channel.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/communication.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'communication'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/control.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_16QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_16QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_256QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_256QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_64QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_64QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_BPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_BPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_QPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_QPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demodulator.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demodulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/dsp.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/analysis/error_counter.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'error_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/memory_params.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_params'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/memory_results.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_results'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_16QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_16QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_256QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_256QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_64QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_64QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_BPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_BPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_QPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_QPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/modulator.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/project_1/phase_noise_pkg.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/phase_noise.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'phase_noise'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/receiver.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/misc/reset_sync.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/rng.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rng'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/rx.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/system.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/transmitter.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'transmitter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/tx.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/uart.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/xorshift.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xorshift'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_ber_comparison'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2274.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_ber_comparison_behav xil_defaultlib.tb_top_ber_comparison xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_ber_comparison_behav xil_defaultlib.tb_top_ber_comparison xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling package ieee.math_real
Compiling package xil_defaultlib.awgn_pkg
Compiling package xil_defaultlib.phase_noise_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch of entity xil_defaultlib.reset_sync [reset_sync_default]
Compiling architecture arch of entity xil_defaultlib.tx [tx_default]
Compiling architecture arch of entity xil_defaultlib.rx [rx_default]
Compiling architecture arch of entity xil_defaultlib.uart [\uart(baudrate=115200)\]
Compiling architecture arch of entity xil_defaultlib.communication [communication_default]
Compiling architecture arch of entity xil_defaultlib.memory_params [memory_params_default]
Compiling architecture arch of entity xil_defaultlib.memory_results [memory_results_default]
Compiling architecture arch of entity xil_defaultlib.control [control_default]
Compiling architecture arch of entity xil_defaultlib.xorshift [\xorshift(seed="1010010101100010...]
Compiling architecture arch of entity xil_defaultlib.rng [\rng(bits=8)(0,63)\]
Compiling architecture arch of entity xil_defaultlib.mod_16QAM [\mod_16QAM(max_amp=0.5)\]
Compiling architecture arch of entity xil_defaultlib.modulator [\modulator(mod_bits=4,mod_type="...]
Compiling architecture arch of entity xil_defaultlib.transmitter [\transmitter(max_amp=0.5,mod_typ...]
Compiling module xil_defaultlib.gng_ctg(INIT_Z1=64'b100100011101...
Compiling module xil_defaultlib.gng_lzd
Compiling module xil_defaultlib.gng_coef
Compiling module xil_defaultlib.gng_smul_16_18_sadd_37
Compiling module xil_defaultlib.gng_smul_16_18
Compiling module xil_defaultlib.gng_interp
Compiling module xil_defaultlib.gng(INIT_Z1=64'b1001000111011001...
Compiling module xil_defaultlib.gng_ctg(INIT_Z1=64'b110010000000...
Compiling module xil_defaultlib.gng(INIT_Z1=64'b1100100000001100...
Compiling module xil_defaultlib.gng_ctg(INIT_Z1=64'b010000110000...
Compiling module xil_defaultlib.gng(INIT_Z1=64'b0100001100000111...
Compiling module xil_defaultlib.gng_ctg(INIT_Z1=64'b111100000010...
Compiling module xil_defaultlib.gng(INIT_Z1=64'b1111000000101000...
Compiling architecture arch of entity xil_defaultlib.awgn [\awgn(par=2,bits=8)\]
Compiling architecture arch of entity xil_defaultlib.ang_to_iq [\ang_to_iq(width=16,angle_width=...]
Compiling module xil_defaultlib.gng_ctg(INIT_Z1=64'b100001010111...
Compiling module xil_defaultlib.gng(INIT_Z1=64'b1000010101111001...
Compiling module xil_defaultlib.gng_ctg(INIT_Z1=64'b100010000000...
Compiling module xil_defaultlib.gng(INIT_Z1=64'b1000100000001110...
Compiling architecture arch of entity xil_defaultlib.phase_noise [\phase_noise(par=2,bits=8)\]
Compiling architecture arch of entity xil_defaultlib.channel [\channel(bits=8)\]
Compiling architecture arch of entity xil_defaultlib.dsp [\dsp(bits=8)\]
Compiling architecture rtl of entity xil_defaultlib.bps [bps_default]
Compiling architecture arch of entity xil_defaultlib.demod_16QAM [\demod_16QAM(max_amp=0.5)\]
Compiling architecture arch of entity xil_defaultlib.demodulator [\demodulator(mod_bits=4,mod_type...]
Compiling architecture arch of entity xil_defaultlib.receiver [\receiver(mod_bits=4,mod_type="1...]
Compiling architecture arch of entity xil_defaultlib.system [\system(1,5)\]
Compiling architecture arch of entity xil_defaultlib.error_counter [\error_counter(bits=8,bits_cnt_w...]
Compiling architecture arch of entity xil_defaultlib.analysis [analysis_default]
Compiling architecture arch of entity xil_defaultlib.top [top_default]
Compiling architecture behavior of entity xil_defaultlib.tb_top_ber_comparison
Built simulation snapshot tb_top_ber_comparison_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2274.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/tb_top_ber_comparison_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/tb_top_ber_comparison_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_ber_comparison_behav -key {Behavioral:sim_1:Functional:tb_top_ber_comparison} -tclbatch {tb_top_ber_comparison.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_ber_comparison.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_top_ber_comparison/result_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_ber_comparison_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2290.508 ; gain = 16.324
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 23:04:13 2025...
