spi clk need to be less than 8Mhz
Registers offset shows below:
reg0[0]	load;
reg1[7:0]	instruction;
reg2[7:0]	regsiter address;
reg3[7:0]	data write;
reg4[7:0]	data read;
