#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan  5 16:24:31 2024
# Process ID: 35756
# Current directory: C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.runs/impl_1/top.vdi
# Journal file: C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'm_clk'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 562.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'm_clk/inst'
Finished Parsing XDC File [c:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'm_clk/inst'
Parsing XDC File [c:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'm_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.477 ; gain = 550.723
Finished Parsing XDC File [c:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'm_clk/inst'
Parsing XDC File [C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.srcs/constrs_1/imports/Downloads/Baysys-3-Master.xdc]
WARNING: [Vivado 12-2489] -period contains time 11.663500 which will be rounded to 11.664 to ensure it is an integer multiple of 1 picosecond [C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.srcs/constrs_1/imports/Downloads/Baysys-3-Master.xdc:8]
Finished Parsing XDC File [C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.srcs/constrs_1/imports/Downloads/Baysys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1220.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1220.477 ; gain = 922.133
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.771 . Memory (MB): peak = 1220.477 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: fd06586e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1237.211 ; gain = 16.734

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fd06586e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1418.914 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c3e5428b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1418.914 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d76d43f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1418.914 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: d76d43f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1418.914 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d76d43f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 1418.914 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d76d43f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1418.914 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1418.914 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d21d2142

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1418.914 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d21d2142

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1418.914 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d21d2142

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.914 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1418.914 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d21d2142

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1418.914 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.914 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1418.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.914 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6de770a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1418.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.914 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eecccc57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.737 . Memory (MB): peak = 1418.914 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 183679510

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 183679510

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1424.777 ; gain = 5.863
Phase 1 Placer Initialization | Checksum: 183679510

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 167ec7457

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net m_vc/B[0] could not be optimized because driver m_vc/_i_32 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[9] could not be optimized because driver m_vc/_i_23 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[6] could not be optimized because driver m_vc/_i_26 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[1] could not be optimized because driver m_vc/_i_31 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[4] could not be optimized because driver m_vc/_i_28 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[2] could not be optimized because driver m_vc/_i_30 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[7] could not be optimized because driver m_vc/_i_25 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[14] could not be optimized because driver m_vc/_i_18 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[13] could not be optimized because driver m_vc/_i_19 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[12] could not be optimized because driver m_vc/_i_20 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[15] could not be optimized because driver m_vc/_i_17 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[10] could not be optimized because driver m_vc/_i_22 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[8] could not be optimized because driver m_vc/_i_24 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[3] could not be optimized because driver m_vc/_i_29 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[5] could not be optimized because driver m_vc/_i_27 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[11] could not be optimized because driver m_vc/_i_21 could not be replicated
INFO: [Physopt 32-117] Net m_vc/B[16] could not be optimized because driver m_vc/_i_16 could not be replicated
INFO: [Physopt 32-117] Net m_vc/__1_i_6_n_0 could not be optimized because driver m_vc/__1_i_6 could not be replicated
INFO: [Physopt 32-117] Net m_vc/__1_i_2_n_0 could not be optimized because driver m_vc/__1_i_2 could not be replicated
INFO: [Physopt 32-117] Net m_vc/__1_i_7_n_0 could not be optimized because driver m_vc/__1_i_7 could not be replicated
INFO: [Physopt 32-117] Net m_vc/__1_i_1_n_0 could not be optimized because driver m_vc/__1_i_1 could not be replicated
INFO: [Physopt 32-117] Net m_vc/__1_i_3_n_0 could not be optimized because driver m_vc/__1_i_3 could not be replicated
INFO: [Physopt 32-117] Net m_vc/__1_i_8_n_0 could not be optimized because driver m_vc/__1_i_8 could not be replicated
INFO: [Physopt 32-117] Net m_vc/__1_i_4_n_0 could not be optimized because driver m_vc/__1_i_4 could not be replicated
INFO: [Physopt 32-117] Net m_vc/__1_i_5_n_0 could not be optimized because driver m_vc/__1_i_5 could not be replicated
INFO: [Physopt 32-117] Net m_i2s2/rx_axis_m_last_reg_4 could not be optimized because driver m_i2s2/__4_i_1 could not be replicated
INFO: [Physopt 32-117] Net m_i2s2/rx_axis_m_last_reg_5 could not be optimized because driver m_i2s2/_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 12 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell m_vc/__4. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell m_vc/. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell m_vc/__4. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__5. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__7. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__2. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__6. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__3. No change.
INFO: [Physopt 32-666] Processed cell m_vc/. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__0. No change.
INFO: [Physopt 32-665] Processed cell m_vc/__1. 8 registers were pushed out.
INFO: [Physopt 32-666] Processed cell m_vc/__8. No change.
INFO: [Physopt 32-457] Pass 2. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-457] Pass 2. Identified 9 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell m_vc/__4. No change.
INFO: [Physopt 32-666] Processed cell m_vc/. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__1. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__4. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__5. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__7. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__2. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__6. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__3. No change.
INFO: [Physopt 32-666] Processed cell m_vc/. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__0. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__8. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 36 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1424.777 ; gain = 0.000
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1424.777 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            7  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           36  |              0  |                     3  |           0  |           1  |  00:00:05  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           43  |              0  |                    10  |           0  |           8  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1ae4005d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1424.777 ; gain = 5.863
Phase 2.2 Global Placement Core | Checksum: 112c8d81e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1424.777 ; gain = 5.863
Phase 2 Global Placement | Checksum: 112c8d81e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cb96d7c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1084354da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12f5108a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fc010e15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 160704242

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2021d4cc8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1dc0e15fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20e70e69f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17b502081

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1424.777 ; gain = 5.863
Phase 3 Detail Placement | Checksum: 17b502081

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1424.777 ; gain = 5.863

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f286869f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f286869f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1428.852 ; gain = 9.938
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.395. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20cdefe8e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1428.852 ; gain = 9.938
Phase 4.1 Post Commit Optimization | Checksum: 20cdefe8e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1428.852 ; gain = 9.938

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20cdefe8e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1428.852 ; gain = 9.938

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20cdefe8e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1428.852 ; gain = 9.938

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1428.852 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 13320013d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1428.852 ; gain = 9.938
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13320013d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1428.852 ; gain = 9.938
Ending Placer Task | Checksum: 7a4cefe7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1428.852 ; gain = 9.938
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:54 . Memory (MB): peak = 1428.852 ; gain = 9.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1428.852 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1429.750 ; gain = 0.898
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1429.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1429.750 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.207 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.395 | TNS=-3672.174 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e93f5a3b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.840 . Memory (MB): peak = 1436.207 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.395 | TNS=-3672.174 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-457] Pass 1. Identified 9 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell m_vc/__4. No change.
INFO: [Physopt 32-666] Processed cell m_vc/. No change.
INFO: [Physopt 32-665] Processed cell m_vc/__1. 8 registers were pushed in.
INFO: [Physopt 32-666] Processed cell m_vc/__2. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__7. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__5. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__8. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__3. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__0. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__6. No change.
INFO: [Physopt 32-666] Processed cell m_vc/. No change.
INFO: [Physopt 32-666] Processed cell m_vc/__4. No change.
INFO: [Physopt 32-457] Pass 2. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell m_vc/__1. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.395 | TNS=-3675.090 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1436.262 ; gain = 0.000
Phase 2 DSP Register Optimization | Checksum: 1a1662ffd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1436.262 ; gain = 0.055

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.395 | TNS=-3675.090 |
INFO: [Physopt 32-702] Processed net m_vc/data_reg[1][45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__7_n_133. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__8_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/_inferred__0/i___1_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/_inferred__0/i___1_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/i___1_carry__4_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net m_vc/i___1_carry__4_i_4_n_0.  Did not re-place instance m_vc/i___1_carry__4_i_4
INFO: [Physopt 32-571] Net m_vc/i___1_carry__4_i_4_n_0 was not replicated.
INFO: [Physopt 32-735] Processed net m_vc/i___1_carry__4_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.299 | TNS=-3666.530 |
INFO: [Physopt 32-702] Processed net m_vc/data_reg[0][45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__2_n_110. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__3_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__1_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__1_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__1_carry__4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net m_vc/__1_carry__4_i_1_n_0.  Did not re-place instance m_vc/__1_carry__4_i_1
INFO: [Physopt 32-735] Processed net m_vc/__1_carry__4_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.216 | TNS=-3664.762 |
INFO: [Physopt 32-702] Processed net m_vc/__2_n_137. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__1_carry__5_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net m_vc/__1_carry__5_i_3_n_0.  Did not re-place instance m_vc/__1_carry__5_i_3
INFO: [Physopt 32-702] Processed net m_vc/__1_carry__5_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net m_vc/data[0][45]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.169 | TNS=-3664.778 |
INFO: [Physopt 32-702] Processed net m_vc/data_reg[0][47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__3_7[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net m_vc/data[0][47]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.131 | TNS=-3664.929 |
INFO: [Physopt 32-702] Processed net m_vc/data_reg[0][46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__3_7[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net m_vc/data[0][46]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.106 | TNS=-3665.083 |
INFO: [Physopt 32-702] Processed net m_vc/data_reg[0][44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__3_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net m_vc/data[0][44]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.105 | TNS=-3664.998 |
INFO: [Physopt 32-663] Processed net m_i2s2/_i_6_psdsp_n.  Re-placed instance m_i2s2/_i_6_psdsp
INFO: [Physopt 32-735] Processed net m_i2s2/_i_6_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.101 | TNS=-3664.994 |
INFO: [Physopt 32-662] Processed net m_i2s2/_i_6_psdsp_n.  Did not re-place instance m_i2s2/_i_6_psdsp
INFO: [Physopt 32-702] Processed net m_i2s2/_i_6_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__2_n_133. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__3_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__1_carry__4_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net m_vc/__1_carry__4_i_4_n_0.  Did not re-place instance m_vc/__1_carry__4_i_4
INFO: [Physopt 32-571] Net m_vc/__1_carry__4_i_4_n_0 was not replicated.
INFO: [Physopt 32-735] Processed net m_vc/__1_carry__4_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.068 | TNS=-3661.222 |
INFO: [Physopt 32-662] Processed net m_i2s2/rx_axis_m_last_reg_3[9].  Did not re-place instance m_i2s2/_i_6
INFO: [Physopt 32-702] Processed net m_i2s2/rx_axis_m_last_reg_3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__3_n_82. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_clk/inst/axis_clk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net m_i2s2/_i_6_psdsp_n.  Did not re-place instance m_i2s2/_i_6_psdsp
INFO: [Physopt 32-702] Processed net m_i2s2/_i_6_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__3_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__1_carry__5_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net m_vc/__1_carry__5_i_3_n_0.  Did not re-place instance m_vc/__1_carry__5_i_3
INFO: [Physopt 32-702] Processed net m_vc/__1_carry__5_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net m_i2s2/rx_axis_m_last_reg_3[9].  Did not re-place instance m_i2s2/_i_6
INFO: [Physopt 32-702] Processed net m_i2s2/rx_axis_m_last_reg_3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__3_n_82. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_clk/inst/axis_clk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.068 | TNS=-3661.222 |
Phase 3 Critical Path Optimization | Checksum: 159642439

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1436.262 ; gain = 0.055

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.068 | TNS=-3661.222 |
INFO: [Physopt 32-662] Processed net m_i2s2/_i_6_psdsp_n.  Did not re-place instance m_i2s2/_i_6_psdsp
INFO: [Physopt 32-702] Processed net m_i2s2/_i_6_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__2_n_137. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__3_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__1_carry__5_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net m_vc/__1_carry__5_i_3_n_0.  Did not re-place instance m_vc/__1_carry__5_i_3
INFO: [Physopt 32-702] Processed net m_vc/__1_carry__5_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net m_i2s2/rx_axis_m_last_reg_3[9].  Did not re-place instance m_i2s2/_i_6
INFO: [Physopt 32-702] Processed net m_i2s2/rx_axis_m_last_reg_3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__3_n_82. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_clk/inst/axis_clk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net m_i2s2/_i_6_psdsp_n.  Did not re-place instance m_i2s2/_i_6_psdsp
INFO: [Physopt 32-702] Processed net m_i2s2/_i_6_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__3_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__1_carry__5_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net m_vc/__1_carry__5_i_3_n_0.  Did not re-place instance m_vc/__1_carry__5_i_3
INFO: [Physopt 32-702] Processed net m_vc/__1_carry__5_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net m_i2s2/rx_axis_m_last_reg_3[9].  Did not re-place instance m_i2s2/_i_6
INFO: [Physopt 32-702] Processed net m_i2s2/rx_axis_m_last_reg_3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_vc/__3_n_82. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m_clk/inst/axis_clk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.068 | TNS=-3661.222 |
Phase 4 Critical Path Optimization | Checksum: 159642439

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1436.262 ; gain = 0.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1436.262 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-10.068 | TNS=-3661.222 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |         -2.916  |            0  |              8  |                     1  |           0  |           1  |  00:00:12  |
|  Critical Path  |          0.327  |         13.868  |            0  |              0  |                     8  |           0  |           2  |  00:00:01  |
|  Total          |          0.327  |         10.952  |            0  |              8  |                     9  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.262 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: fa2afb3d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1436.262 ; gain = 0.055
INFO: [Common 17-83] Releasing license: Implementation
237 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1436.262 ; gain = 6.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.262 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1454.090 ; gain = 17.828
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3bedccfc ConstDB: 0 ShapeSum: ac885627 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 125aede4d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1544.508 ; gain = 78.363
Post Restoration Checksum: NetGraph: cb8bf07b NumContArr: 5a22edd2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 125aede4d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1544.508 ; gain = 78.363

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 125aede4d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1550.531 ; gain = 84.387

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 125aede4d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1550.531 ; gain = 84.387
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bb22cfca

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1556.355 ; gain = 90.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.238| TNS=-3644.621| WHS=-0.287 | THS=-46.999|

Phase 2 Router Initialization | Checksum: 1dcaeaebb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1558.738 ; gain = 92.594

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1155
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1155
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e57a1a30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1560.047 ; gain = 93.902
INFO: [Route 35-580] Design has 333 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       axis_clk_clk_wiz_0 |       axis_clk_clk_wiz_0 |                                                                                       m_i2s2/_i_4_psdsp/D|
|       axis_clk_clk_wiz_0 |       axis_clk_clk_wiz_0 |                                                                                    m_i2s2/__4_i_7_psdsp/D|
|       axis_clk_clk_wiz_0 |       axis_clk_clk_wiz_0 |                                                                                    m_vc/data_reg[1][45]/D|
|       axis_clk_clk_wiz_0 |       axis_clk_clk_wiz_0 |                                                                                       m_i2s2/_i_2_psdsp/D|
|       axis_clk_clk_wiz_0 |       axis_clk_clk_wiz_0 |                                                                                    m_i2s2/__4_i_2_psdsp/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.146| TNS=-3971.594| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 207ad275e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1607.523 ; gain = 141.379

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.146| TNS=-3968.819| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12309710c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379
Phase 4 Rip-up And Reroute | Checksum: 12309710c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17e24059a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.066| TNS=-3899.224| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15635352a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15635352a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379
Phase 5 Delay and Skew Optimization | Checksum: 15635352a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14536a0a7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.066| TNS=-3872.316| WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12031ad3f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379
Phase 6 Post Hold Fix | Checksum: 12031ad3f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.377501 %
  Global Horizontal Routing Utilization  = 0.27772 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1db1e297e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1db1e297e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ea4e35b0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.066| TNS=-3872.316| WHS=0.015  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ea4e35b0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1607.523 ; gain = 141.379

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
256 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 1607.523 ; gain = 153.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1607.523 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1607.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/user/HardwareDesign/pmod_i2s2_test/pmod_i2s2_test.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
268 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP m_vc/ input m_vc//B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP m_vc/__4 input m_vc/__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP m_vc/ output m_vc//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP m_vc/__0 output m_vc/__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP m_vc/__1 output m_vc/__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP m_vc/__2 output m_vc/__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP m_vc/__3 output m_vc/__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP m_vc/__4 output m_vc/__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP m_vc/__5 output m_vc/__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP m_vc/__6 output m_vc/__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP m_vc/__7 output m_vc/__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP m_vc/__8 output m_vc/__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP m_vc/ multiplier stage m_vc//P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP m_vc/__0 multiplier stage m_vc/__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP m_vc/__1 multiplier stage m_vc/__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP m_vc/__2 multiplier stage m_vc/__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP m_vc/__3 multiplier stage m_vc/__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP m_vc/__4 multiplier stage m_vc/__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP m_vc/__5 multiplier stage m_vc/__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP m_vc/__6 multiplier stage m_vc/__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP m_vc/__7 multiplier stage m_vc/__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP m_vc/__8 multiplier stage m_vc/__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: m_vc/: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: m_vc/__4: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14630080 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
289 Infos, 24 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2003.855 ; gain = 394.301
INFO: [Common 17-206] Exiting Vivado at Fri Jan  5 16:27:04 2024...
