#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x146804990 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x1468499f0_0 .var "clk", 0 0;
v0x146849a80_0 .var "debug", 0 0;
v0x146849b10_0 .var "rst", 0 0;
S_0x146804c10 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x146804990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x1468492d0_0 .net "clk", 0 0, v0x1468499f0_0;  1 drivers
v0x146849360_0 .net "debug", 0 0, v0x146849a80_0;  1 drivers
v0x1468493f0_0 .net "instr", 31 0, L_0x146852170;  1 drivers
v0x146849500_0 .net "instr_addr", 31 0, L_0x146849c20;  1 drivers
v0x146849590_0 .net "mem_addr", 31 0, L_0x14684ec20;  1 drivers
v0x146849620_0 .net "mem_read_data", 31 0, L_0x146852580;  1 drivers
v0x1468496b0_0 .net "mem_write_data", 31 0, L_0x146849c90;  1 drivers
v0x146849740_0 .net "ram_write", 0 0, L_0x14684fb20;  1 drivers
v0x1468497d0_0 .net "rst", 0 0, v0x146849b10_0;  1 drivers
v0x146849960_0 .net "write_type", 2 0, L_0x14684fc10;  1 drivers
S_0x146804dd0 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x146804c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x146804f90 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x146852170 .functor BUFZ 32, L_0x14684de40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146805100_0 .net *"_ivl_0", 31 0, L_0x14684de40;  1 drivers
v0x1468151c0_0 .net *"_ivl_2", 31 0, L_0x1468520d0;  1 drivers
v0x146815260_0 .net *"_ivl_4", 29 0, L_0x14684dee0;  1 drivers
L_0x128069258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1468152f0_0 .net *"_ivl_6", 1 0, L_0x128069258;  1 drivers
v0x146815380_0 .net "addr", 31 0, L_0x146849c20;  alias, 1 drivers
v0x146815450_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x1468154f0_0 .net "data_out", 31 0, L_0x146852170;  alias, 1 drivers
v0x1468155a0_0 .var/i "i", 31 0;
v0x146815650 .array "mem_core", 65535 0, 31 0;
L_0x14684de40 .array/port v0x146815650, L_0x1468520d0;
L_0x14684dee0 .part L_0x146849c20, 2, 30;
L_0x1468520d0 .concat [ 30 2 0 0], L_0x14684dee0, L_0x128069258;
S_0x1468157a0 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x146804c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x146815960 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x146852580 .functor BUFZ 32, L_0x1468524a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146815b60_0 .net *"_ivl_10", 31 0, L_0x1468524a0;  1 drivers
v0x146815c20_0 .net *"_ivl_2", 29 0, L_0x1468521e0;  1 drivers
L_0x1280692a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146815cc0_0 .net *"_ivl_4", 1 0, L_0x1280692a0;  1 drivers
v0x146815d50_0 .net "addr", 31 0, L_0x14684ec20;  alias, 1 drivers
v0x146815de0_0 .net "base_index", 31 0, L_0x146852280;  1 drivers
v0x146815eb0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146815f40_0 .net "data_in", 31 0, L_0x146849c90;  alias, 1 drivers
v0x146815fe0_0 .net "data_out", 31 0, L_0x146852580;  alias, 1 drivers
v0x146816090_0 .net "debug", 0 0, v0x146849a80_0;  alias, 1 drivers
v0x1468161b0_0 .var/i "i", 31 0;
v0x146816260 .array "mem_core", 65535 0, 31 0;
v0x146816300_0 .var/i "out_file", 31 0;
v0x1468163b0_0 .var/i "ram_index", 31 0;
v0x146816460_0 .net "sb_offset", 1 0, L_0x146852360;  1 drivers
v0x146816510_0 .net "sh_offset", 0 0, L_0x146852400;  1 drivers
v0x1468165b0_0 .net "write_enable", 0 0, L_0x14684fb20;  alias, 1 drivers
v0x146816650_0 .net "write_type", 2 0, L_0x14684fc10;  alias, 1 drivers
E_0x146815420 .event posedge, v0x146815450_0;
L_0x1468521e0 .part L_0x14684ec20, 2, 30;
L_0x146852280 .concat [ 30 2 0 0], L_0x1468521e0, L_0x1280692a0;
L_0x146852360 .part L_0x14684ec20, 0, 2;
L_0x146852400 .part L_0x14684ec20, 1, 1;
L_0x1468524a0 .array/port v0x146816260, L_0x146852280;
S_0x146816870 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x146804c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x146849c20 .functor BUFZ 32, v0x14683e0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146849c90 .functor BUFZ 32, L_0x14684f160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14684ec20 .functor BUFZ 32, L_0x14684ed80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14684fb20 .functor BUFZ 1, L_0x14684f300, C4<0>, C4<0>, C4<0>;
L_0x14684fc10 .functor BUFZ 3, L_0x14684f720, C4<000>, C4<000>, C4<000>;
L_0x14684fd80 .functor BUFZ 3, L_0x14684f720, C4<000>, C4<000>, C4<000>;
L_0x146852670 .functor BUFT 32, L_0x146852170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128068dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146844ea0_0 .net/2u *"_ivl_16", 1 0, L_0x128068dd8;  1 drivers
v0x146844f40_0 .net *"_ivl_18", 0 0, L_0x14684fdf0;  1 drivers
L_0x128068e20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x146844fe0_0 .net/2u *"_ivl_20", 1 0, L_0x128068e20;  1 drivers
v0x146845070_0 .net *"_ivl_22", 0 0, L_0x14684fe90;  1 drivers
L_0x128068e68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x146845100_0 .net/2u *"_ivl_24", 1 0, L_0x128068e68;  1 drivers
v0x1468451f0_0 .net *"_ivl_26", 0 0, L_0x14684ff70;  1 drivers
v0x146845290_0 .net *"_ivl_28", 31 0, L_0x146850150;  1 drivers
v0x146845340_0 .net *"_ivl_30", 31 0, L_0x1468501f0;  1 drivers
v0x1468453f0_0 .net "alu_result_ex", 31 0, v0x14681e860_0;  1 drivers
v0x146845580_0 .net "alu_result_mem", 31 0, L_0x14684ed80;  1 drivers
v0x146845690_0 .net "alu_result_wb", 31 0, L_0x1468507d0;  1 drivers
v0x146845720_0 .net "alu_src1_ex", 0 0, L_0x14684dd90;  1 drivers
v0x146845830_0 .net "alu_src1_id", 0 0, v0x146832c00_0;  1 drivers
v0x146845940_0 .net "alu_src2_ex", 0 0, L_0x14684e2e0;  1 drivers
v0x146845a50_0 .net "alu_src2_id", 0 0, v0x146832cf0_0;  1 drivers
v0x146845b60_0 .net "alu_type_ex", 3 0, L_0x14684d530;  1 drivers
v0x146845c70_0 .net "alu_type_id", 3 0, v0x146832dc0_0;  1 drivers
v0x146845e00_0 .net "branch_id", 0 0, L_0x14684c7d0;  1 drivers
v0x146845e90_0 .net "bubble_ex", 0 0, L_0x146851f70;  1 drivers
v0x146845f20_0 .net "bubble_id", 0 0, L_0x146851f00;  1 drivers
L_0x128069180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146845fb0_0 .net "bubble_if", 0 0, L_0x128069180;  1 drivers
L_0x1280691c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146846040_0 .net "bubble_mem", 0 0, L_0x1280691c8;  1 drivers
L_0x128069210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1468460d0_0 .net "bubble_wb", 0 0, L_0x128069210;  1 drivers
v0x146846160_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x1468461f0_0 .net "imm_ex", 31 0, L_0x14684cd90;  1 drivers
v0x146846280_0 .net "imm_id", 31 0, v0x146835c00_0;  1 drivers
v0x146846310_0 .net "imm_mem", 31 0, L_0x14684f000;  1 drivers
v0x1468463a0_0 .net "imm_wb", 31 0, L_0x146850970;  1 drivers
v0x146846430_0 .net "instr", 31 0, L_0x146852170;  alias, 1 drivers
v0x1468464c0_0 .net "instr_addr", 31 0, L_0x146849c20;  alias, 1 drivers
v0x146846550_0 .net "instr_funct3_ex", 2 0, L_0x14684d690;  1 drivers
v0x146846660_0 .net "instr_funct3_id", 2 0, L_0x14684ca00;  1 drivers
v0x1468466f0_0 .net "instr_funct3_mem", 2 0, L_0x14684f720;  1 drivers
v0x146845d00_0 .net "instr_id", 31 0, L_0x146849df0;  1 drivers
v0x146846980_0 .net "instr_if", 31 0, L_0x146852670;  1 drivers
v0x146846a10_0 .net "jal_id", 0 0, L_0x14684c8c0;  1 drivers
v0x146846aa0_0 .net "jalr_id", 0 0, L_0x14684c990;  1 drivers
v0x146846b30_0 .net "load_type_mem", 2 0, L_0x14684fd80;  1 drivers
v0x146846bc0_0 .net "mem2reg_data", 31 0, v0x14683f040_0;  1 drivers
v0x146846c50_0 .net "mem2reg_data_wb", 31 0, L_0x146850670;  1 drivers
v0x146846ce0_0 .net "mem_addr", 31 0, L_0x14684ec20;  alias, 1 drivers
v0x146846d70_0 .net "mem_read_data", 31 0, L_0x146852580;  alias, 1 drivers
v0x146846e00_0 .net "mem_read_ex", 0 0, L_0x14684e180;  1 drivers
v0x146846e90_0 .net "mem_read_id", 0 0, v0x146833c40_0;  1 drivers
v0x146846fa0_0 .net "mem_read_mem", 0 0, L_0x14684f5c0;  1 drivers
v0x1468470b0_0 .net "mem_write_data", 31 0, L_0x146849c90;  alias, 1 drivers
v0x146847140_0 .net "mem_write_ex", 0 0, L_0x14684d950;  1 drivers
v0x146847250_0 .net "mem_write_id", 0 0, v0x146833d50_0;  1 drivers
v0x146847360_0 .net "mem_write_mem", 0 0, L_0x14684f300;  1 drivers
v0x1468473f0_0 .net "new_pc", 31 0, v0x1468368b0_0;  1 drivers
o0x128039b20 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x146847500_0 .net "nxpc_wb", 31 0, o0x128039b20;  0 drivers
v0x146847590_0 .net "pc_ex", 31 0, L_0x14684cbd0;  1 drivers
v0x1468476a0_0 .net "pc_id", 31 0, L_0x146849ed0;  1 drivers
v0x146847730_0 .net "pc_if", 31 0, v0x14683e0f0_0;  1 drivers
v0x1468477c0_0 .net "pc_plus4_ex", 31 0, L_0x14684ccb0;  1 drivers
v0x1468478d0_0 .net "pc_plus4_id", 31 0, L_0x14684a050;  1 drivers
v0x146847960_0 .net "pc_plus4_if", 31 0, L_0x146845d90;  1 drivers
v0x1468479f0_0 .net "pc_plus4_mem", 31 0, L_0x14684eea0;  1 drivers
v0x146847b00_0 .net "pc_plus4_wb", 31 0, L_0x146850b10;  1 drivers
v0x146847b90_0 .net "pc_src", 0 0, v0x146836bd0_0;  1 drivers
v0x146847c20_0 .net "ram_write", 0 0, L_0x14684fb20;  alias, 1 drivers
v0x146847cb0_0 .net "rd_ex", 4 0, L_0x14684d090;  1 drivers
v0x146847d40_0 .net "rd_id", 4 0, L_0x14684a100;  1 drivers
v0x146847dd0_0 .net "rd_mem", 4 0, L_0x14684f880;  1 drivers
v0x146847e60_0 .net "rd_wb", 4 0, L_0x146850cb0;  1 drivers
v0x146846800_0 .net "reg_src_ex", 1 0, L_0x14684d7f0;  1 drivers
v0x146847ef0_0 .net "reg_src_id", 1 0, v0x146833eb0_0;  1 drivers
v0x146848000_0 .net "reg_src_mem", 1 0, L_0x14684fa70;  1 drivers
v0x146848110_0 .net "reg_src_wb", 1 0, L_0x146850510;  1 drivers
v0x1468481a0_0 .net "reg_write_data_mem_tp", 31 0, L_0x1468503c0;  1 drivers
v0x146848230_0 .net "reg_write_data_wb_tp", 31 0, v0x146844d90_0;  1 drivers
v0x1468482c0_0 .net "reg_write_ex", 0 0, L_0x14684dab0;  1 drivers
v0x146848350_0 .net "reg_write_id", 0 0, v0x146834010_0;  1 drivers
v0x146848460_0 .net "reg_write_mem", 0 0, L_0x14684f460;  1 drivers
v0x1468484f0_0 .net "reg_write_wb", 0 0, L_0x146850e10;  1 drivers
v0x146848600_0 .net "rs1_data_ex", 31 0, L_0x14684ce70;  1 drivers
v0x146848690_0 .net "rs1_data_id", 31 0, L_0x14684c5a0;  1 drivers
v0x146848720_0 .net "rs1_ex", 4 0, L_0x14684d1f0;  1 drivers
v0x1468487b0_0 .net "rs1_fwd_ex", 1 0, v0x1468223b0_0;  1 drivers
v0x1468488c0_0 .net "rs1_fwd_id", 1 0, v0x146822cd0_0;  1 drivers
v0x146848950_0 .net "rs1_id", 4 0, L_0x14684a1f0;  1 drivers
v0x1468489e0_0 .net "rs2_data_ex", 31 0, L_0x14684cf50;  1 drivers
v0x146848a70_0 .net "rs2_data_ex_new", 31 0, L_0x146828100;  1 drivers
v0x146848b00_0 .net "rs2_data_id", 31 0, L_0x14684c690;  1 drivers
v0x146848b90_0 .net "rs2_data_mem", 31 0, L_0x14684f160;  1 drivers
v0x146848c20_0 .net "rs2_ex", 4 0, L_0x14684d390;  1 drivers
v0x146848cb0_0 .net "rs2_fwd_ex", 1 0, v0x1468224f0_0;  1 drivers
v0x146848dc0_0 .net "rs2_fwd_id", 1 0, v0x146822e20_0;  1 drivers
v0x146848e50_0 .net "rs2_id", 4 0, L_0x14684a260;  1 drivers
v0x146848ee0_0 .net "rst", 0 0, v0x146849b10_0;  alias, 1 drivers
L_0x1280690a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146848f70_0 .net "stall_ex", 0 0, L_0x1280690a8;  1 drivers
v0x146849000_0 .net "stall_id", 0 0, L_0x146851db0;  1 drivers
v0x146849090_0 .net "stall_if", 0 0, L_0x146851cc0;  1 drivers
L_0x1280690f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146849120_0 .net "stall_mem", 0 0, L_0x1280690f0;  1 drivers
L_0x128069138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1468491b0_0 .net "stall_wb", 0 0, L_0x128069138;  1 drivers
v0x146849240_0 .net "write_type", 2 0, L_0x14684fc10;  alias, 1 drivers
L_0x14684fdf0 .cmp/eq 2, L_0x14684fa70, L_0x128068dd8;
L_0x14684fe90 .cmp/eq 2, L_0x14684fa70, L_0x128068e20;
L_0x14684ff70 .cmp/eq 2, L_0x14684fa70, L_0x128068e68;
L_0x146850150 .functor MUXZ 32, L_0x14684eea0, L_0x14684f000, L_0x14684ff70, C4<>;
L_0x1468501f0 .functor MUXZ 32, L_0x146850150, v0x14683f040_0, L_0x14684fe90, C4<>;
L_0x1468503c0 .functor MUXZ 32, L_0x1468501f0, L_0x14684ed80, L_0x14684fdf0, C4<>;
S_0x146816b10 .scope module, "ex_mem" "EX_MEM" 6 155, 7 2 0, S_0x146816870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x14681cc60_0 .net "alu_result_ex", 31 0, v0x14681e860_0;  alias, 1 drivers
v0x14681cd10_0 .net "alu_result_mem", 31 0, L_0x14684ed80;  alias, 1 drivers
v0x14681cda0_0 .net "bubble_mem", 0 0, L_0x1280691c8;  alias, 1 drivers
v0x14681ce50_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14681cee0_0 .net "imm_ex", 31 0, L_0x14684cd90;  alias, 1 drivers
v0x14681cfb0_0 .net "imm_mem", 31 0, L_0x14684f000;  alias, 1 drivers
v0x14681d060_0 .net "instr_funct3_ex", 2 0, L_0x14684d690;  alias, 1 drivers
v0x14681d110_0 .net "instr_funct3_mem", 2 0, L_0x14684f720;  alias, 1 drivers
v0x14681d1c0_0 .net "mem_addr", 31 0, L_0x14684ec20;  alias, 1 drivers
v0x14681d2f0_0 .net "mem_read_ex", 0 0, L_0x14684e180;  alias, 1 drivers
v0x14681d380_0 .net "mem_read_mem", 0 0, L_0x14684f5c0;  alias, 1 drivers
o0x128031b40 .functor BUFZ 1, C4<z>; HiZ drive
v0x14681d410_0 .net "mem_write", 0 0, o0x128031b40;  0 drivers
v0x14681d4a0_0 .net "mem_write_ex", 0 0, L_0x14684d950;  alias, 1 drivers
v0x14681d550_0 .net "mem_write_mem", 0 0, L_0x14684f300;  alias, 1 drivers
v0x14681d600_0 .net "pc_plus4_ex", 31 0, L_0x14684ccb0;  alias, 1 drivers
v0x14681d6b0_0 .net "pc_plus4_mem", 31 0, L_0x14684eea0;  alias, 1 drivers
v0x14681d760_0 .net "rd_ex", 4 0, L_0x14684d090;  alias, 1 drivers
v0x14681d910_0 .net "rd_mem", 4 0, L_0x14684f880;  alias, 1 drivers
v0x14681d9a0_0 .net "reg_src_ex", 1 0, L_0x14684d7f0;  alias, 1 drivers
v0x14681da30_0 .net "reg_src_mem", 1 0, L_0x14684fa70;  alias, 1 drivers
v0x14681dac0_0 .net "reg_write_ex", 0 0, L_0x14684dab0;  alias, 1 drivers
v0x14681db50_0 .net "reg_write_mem", 0 0, L_0x14684f460;  alias, 1 drivers
v0x14681dc00_0 .net "rs2_data_ex", 31 0, L_0x146828100;  alias, 1 drivers
v0x14681dcb0_0 .net "rs2_data_mem", 31 0, L_0x14684f160;  alias, 1 drivers
v0x14681dd60_0 .net "stall_mem", 0 0, L_0x1280690f0;  alias, 1 drivers
v0x14681ddf0_0 .net "write_data", 31 0, L_0x146849c90;  alias, 1 drivers
v0x14681dea0_0 .net "write_type", 2 0, L_0x14684fc10;  alias, 1 drivers
S_0x146817040 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x146816b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x146815a60 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14684ed80 .functor BUFZ 32, v0x1468176e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1468173a0_0 .net "bubble", 0 0, L_0x1280691c8;  alias, 1 drivers
v0x146817450_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x1468174f0_0 .net "data_in", 31 0, v0x14681e860_0;  alias, 1 drivers
v0x146817580_0 .net "data_out", 31 0, L_0x14684ed80;  alias, 1 drivers
v0x146817610_0 .net "data_out_wire", 31 0, v0x1468176e0_0;  1 drivers
v0x1468176e0_0 .var "data_reg", 31 0;
L_0x128068b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146817790_0 .net "default_val", 31 0, L_0x128068b08;  1 drivers
v0x146817840_0 .net "stall", 0 0, L_0x1280690f0;  alias, 1 drivers
S_0x146817970 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x146816b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x146817b30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14684f000 .functor BUFZ 32, v0x146817fe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146817cf0_0 .net "bubble", 0 0, L_0x1280691c8;  alias, 1 drivers
v0x146817da0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146817e30_0 .net "data_in", 31 0, L_0x14684cd90;  alias, 1 drivers
v0x146817ec0_0 .net "data_out", 31 0, L_0x14684f000;  alias, 1 drivers
v0x146817f50_0 .net "data_out_wire", 31 0, v0x146817fe0_0;  1 drivers
v0x146817fe0_0 .var "data_reg", 31 0;
L_0x128068b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146818090_0 .net "default_val", 31 0, L_0x128068b98;  1 drivers
v0x146818140_0 .net "stall", 0 0, L_0x1280690f0;  alias, 1 drivers
S_0x146818250 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x146816b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x146818430 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x14684f720 .functor BUFZ 3, v0x146818940_0, C4<000>, C4<000>, C4<000>;
v0x1468185f0_0 .net "bubble", 0 0, L_0x1280691c8;  alias, 1 drivers
v0x1468186c0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146818750_0 .net "data_in", 2 0, L_0x14684d690;  alias, 1 drivers
v0x1468187e0_0 .net "data_out", 2 0, L_0x14684f720;  alias, 1 drivers
v0x146818870_0 .net "data_out_wire", 2 0, v0x146818940_0;  1 drivers
v0x146818940_0 .var "data_reg", 2 0;
L_0x128068d00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1468189f0_0 .net "default_val", 2 0, L_0x128068d00;  1 drivers
v0x146818aa0_0 .net "stall", 0 0, L_0x1280690f0;  alias, 1 drivers
S_0x146818be0 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x146816b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x146818da0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14684f5c0 .functor BUFZ 1, v0x146819240_0, C4<0>, C4<0>, C4<0>;
v0x146818f30_0 .net "bubble", 0 0, L_0x1280691c8;  alias, 1 drivers
v0x146818fd0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146819070_0 .net "data_in", 0 0, L_0x14684e180;  alias, 1 drivers
v0x146819100_0 .net "data_out", 0 0, L_0x14684f5c0;  alias, 1 drivers
v0x146819190_0 .net "data_out_wire", 0 0, v0x146819240_0;  1 drivers
v0x146819240_0 .var "data_reg", 0 0;
L_0x128068cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1468192f0_0 .net "default_val", 0 0, L_0x128068cb8;  1 drivers
v0x1468193a0_0 .net "stall", 0 0, L_0x1280690f0;  alias, 1 drivers
S_0x1468194c0 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x146816b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1468196c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14684f300 .functor BUFZ 1, v0x146819b80_0, C4<0>, C4<0>, C4<0>;
v0x146819850_0 .net "bubble", 0 0, L_0x1280691c8;  alias, 1 drivers
v0x1468198e0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146819970_0 .net "data_in", 0 0, L_0x14684d950;  alias, 1 drivers
v0x146819a00_0 .net "data_out", 0 0, L_0x14684f300;  alias, 1 drivers
v0x146819a90_0 .net "data_out_wire", 0 0, v0x146819b80_0;  1 drivers
v0x146819b80_0 .var "data_reg", 0 0;
L_0x128068c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146819c30_0 .net "default_val", 0 0, L_0x128068c28;  1 drivers
v0x146819ce0_0 .net "stall", 0 0, L_0x1280690f0;  alias, 1 drivers
S_0x146819e60 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x146816b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x146818b30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14684eea0 .functor BUFZ 32, v0x14681a4a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14681a190_0 .net "bubble", 0 0, L_0x1280691c8;  alias, 1 drivers
v0x14681a230_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14681a2d0_0 .net "data_in", 31 0, L_0x14684ccb0;  alias, 1 drivers
v0x14681a360_0 .net "data_out", 31 0, L_0x14684eea0;  alias, 1 drivers
v0x14681a3f0_0 .net "data_out_wire", 31 0, v0x14681a4a0_0;  1 drivers
v0x14681a4a0_0 .var "data_reg", 31 0;
L_0x128068b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14681a550_0 .net "default_val", 31 0, L_0x128068b50;  1 drivers
v0x14681a600_0 .net "stall", 0 0, L_0x1280690f0;  alias, 1 drivers
S_0x14681a720 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x146816b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x14681a8e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14684f880 .functor BUFZ 5, v0x14681ae60_0, C4<00000>, C4<00000>, C4<00000>;
v0x14681aa70_0 .net "bubble", 0 0, L_0x1280691c8;  alias, 1 drivers
v0x14681ab10_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14681acb0_0 .net "data_in", 4 0, L_0x14684d090;  alias, 1 drivers
v0x14681ad40_0 .net "data_out", 4 0, L_0x14684f880;  alias, 1 drivers
v0x14681add0_0 .net "data_out_wire", 4 0, v0x14681ae60_0;  1 drivers
v0x14681ae60_0 .var "data_reg", 4 0;
L_0x128068d48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14681aef0_0 .net "default_val", 4 0, L_0x128068d48;  1 drivers
v0x14681af80_0 .net "stall", 0 0, L_0x1280690f0;  alias, 1 drivers
S_0x14681b080 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x146816b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x14681b240 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x14684fa70 .functor BUFZ 2, v0x14681b6e0_0, C4<00>, C4<00>, C4<00>;
v0x14681b3d0_0 .net "bubble", 0 0, L_0x1280691c8;  alias, 1 drivers
v0x14681b470_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14681b510_0 .net "data_in", 1 0, L_0x14684d7f0;  alias, 1 drivers
v0x14681b5a0_0 .net "data_out", 1 0, L_0x14684fa70;  alias, 1 drivers
v0x14681b630_0 .net "data_out_wire", 1 0, v0x14681b6e0_0;  1 drivers
v0x14681b6e0_0 .var "data_reg", 1 0;
L_0x128068d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14681b790_0 .net "default_val", 1 0, L_0x128068d90;  1 drivers
v0x14681b840_0 .net "stall", 0 0, L_0x1280690f0;  alias, 1 drivers
S_0x14681b960 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x146816b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x146819680 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14684f460 .functor BUFZ 1, v0x14681c0d0_0, C4<0>, C4<0>, C4<0>;
v0x14681bcf0_0 .net "bubble", 0 0, L_0x1280691c8;  alias, 1 drivers
v0x14681be90_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14681bf20_0 .net "data_in", 0 0, L_0x14684dab0;  alias, 1 drivers
v0x14681bfb0_0 .net "data_out", 0 0, L_0x14684f460;  alias, 1 drivers
v0x14681c040_0 .net "data_out_wire", 0 0, v0x14681c0d0_0;  1 drivers
v0x14681c0d0_0 .var "data_reg", 0 0;
L_0x128068c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14681c160_0 .net "default_val", 0 0, L_0x128068c70;  1 drivers
v0x14681c1f0_0 .net "stall", 0 0, L_0x1280690f0;  alias, 1 drivers
S_0x14681c3e0 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x146816b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14681c550 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14684f160 .functor BUFZ 32, v0x14681c9e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14681c6e0_0 .net "bubble", 0 0, L_0x1280691c8;  alias, 1 drivers
v0x14681c770_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14681c810_0 .net "data_in", 31 0, L_0x146828100;  alias, 1 drivers
v0x14681c8a0_0 .net "data_out", 31 0, L_0x14684f160;  alias, 1 drivers
v0x14681c930_0 .net "data_out_wire", 31 0, v0x14681c9e0_0;  1 drivers
v0x14681c9e0_0 .var "data_reg", 31 0;
L_0x128068be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14681ca90_0 .net "default_val", 31 0, L_0x128068be0;  1 drivers
v0x14681cb40_0 .net "stall", 0 0, L_0x1280690f0;  alias, 1 drivers
S_0x14681e160 .scope module, "ex_module" "EX_MODULE" 6 128, 9 3 0, S_0x146816870;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x14684eb30 .functor BUFZ 32, v0x14681e860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146828100 .functor BUFZ 32, L_0x14684e620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146820cd0_0 .net "alu_result", 31 0, v0x14681e860_0;  alias, 1 drivers
v0x146820d80_0 .net "alu_result_wire", 31 0, L_0x14684eb30;  1 drivers
v0x146820e20_0 .net "alu_src1", 0 0, L_0x14684dd90;  alias, 1 drivers
v0x146820eb0_0 .net "alu_src2", 0 0, L_0x14684e2e0;  alias, 1 drivers
v0x146820f40_0 .net "alu_type", 3 0, L_0x14684d530;  alias, 1 drivers
v0x146821010_0 .net "imm", 31 0, L_0x14684cd90;  alias, 1 drivers
v0x1468210a0_0 .net "less_than", 0 0, v0x14681ea00_0;  1 drivers
v0x146821150_0 .net "op1", 31 0, L_0x14684e7c0;  1 drivers
v0x146821220_0 .net "op2", 31 0, L_0x14684e950;  1 drivers
v0x146821330_0 .net "pc", 31 0, L_0x14684cbd0;  alias, 1 drivers
o0x128032a70 .functor BUFZ 1, C4<z>; HiZ drive
v0x1468213c0_0 .net "pc_src", 0 0, o0x128032a70;  0 drivers
v0x146821450_0 .net "reg_write_data_mem", 31 0, L_0x1468503c0;  alias, 1 drivers
v0x1468214e0_0 .net "reg_write_data_wb", 31 0, v0x146844d90_0;  alias, 1 drivers
v0x146821570_0 .net "rs1_data", 31 0, L_0x14684ce70;  alias, 1 drivers
v0x146821650_0 .net "rs1_data_new", 31 0, L_0x14684e530;  1 drivers
v0x1468216f0_0 .net "rs1_fwd_ex", 1 0, v0x1468223b0_0;  alias, 1 drivers
v0x1468217c0_0 .net "rs2_data", 31 0, L_0x14684cf50;  alias, 1 drivers
v0x146821990_0 .net "rs2_data_ex_new", 31 0, L_0x146828100;  alias, 1 drivers
v0x146821a20_0 .net "rs2_data_new", 31 0, L_0x14684e620;  1 drivers
v0x146821ab0_0 .net "rs2_fwd_ex", 1 0, v0x1468224f0_0;  alias, 1 drivers
v0x146821b40_0 .net "zero", 0 0, v0x14681ead0_0;  1 drivers
S_0x14681e480 .scope module, "EX_ALU" "ALU" 9 40, 10 2 0, S_0x14681e160;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x14681e700_0 .net "alu_in1", 31 0, L_0x14684e7c0;  alias, 1 drivers
v0x14681e7b0_0 .net "alu_in2", 31 0, L_0x14684e950;  alias, 1 drivers
v0x14681e860_0 .var "alu_result", 31 0;
v0x14681e950_0 .net "alu_type", 3 0, L_0x14684d530;  alias, 1 drivers
v0x14681ea00_0 .var "less_than", 0 0;
v0x14681ead0_0 .var "zero", 0 0;
E_0x14681e6b0 .event edge, v0x14681e950_0, v0x14681e700_0, v0x14681e7b0_0, v0x1468174f0_0;
S_0x14681ebf0 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 24, 11 3 0, S_0x14681e160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x14684e530 .functor BUFZ 32, v0x14681f430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14684e620 .functor BUFZ 32, v0x14681fb20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128068a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14684e710 .functor XNOR 1, L_0x14684dd90, L_0x128068a78, C4<0>, C4<0>;
L_0x128068ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14684e8a0 .functor XNOR 1, L_0x14684e2e0, L_0x128068ac0, C4<0>, C4<0>;
v0x14681fd20_0 .net/2u *"_ivl_10", 0 0, L_0x128068ac0;  1 drivers
v0x14681fdc0_0 .net *"_ivl_12", 0 0, L_0x14684e8a0;  1 drivers
v0x14681fe60_0 .net/2u *"_ivl_4", 0 0, L_0x128068a78;  1 drivers
v0x14681fef0_0 .net *"_ivl_6", 0 0, L_0x14684e710;  1 drivers
v0x14681ff90_0 .net "alu_src1", 0 0, L_0x14684dd90;  alias, 1 drivers
v0x146820070_0 .net "alu_src2", 0 0, L_0x14684e2e0;  alias, 1 drivers
v0x146820110_0 .net "data_op1", 31 0, v0x14681f430_0;  1 drivers
v0x1468201b0_0 .net "data_op2", 31 0, v0x14681fb20_0;  1 drivers
v0x146820260_0 .net "fwd_ex1", 1 0, v0x1468223b0_0;  alias, 1 drivers
v0x146820390_0 .net "fwd_ex2", 1 0, v0x1468224f0_0;  alias, 1 drivers
v0x146820420_0 .net "imm", 31 0, L_0x14684cd90;  alias, 1 drivers
v0x1468204f0_0 .net "op1", 31 0, L_0x14684e7c0;  alias, 1 drivers
v0x146820580_0 .net "op2", 31 0, L_0x14684e950;  alias, 1 drivers
v0x146820630_0 .net "pc", 31 0, L_0x14684cbd0;  alias, 1 drivers
v0x1468206c0_0 .net "reg_write_data_mem", 31 0, L_0x1468503c0;  alias, 1 drivers
v0x1468207a0_0 .net "reg_write_data_wb", 31 0, v0x146844d90_0;  alias, 1 drivers
v0x146820880_0 .net "rs1_data", 31 0, L_0x14684ce70;  alias, 1 drivers
v0x146820a10_0 .net "rs1_data_new", 31 0, L_0x14684e530;  alias, 1 drivers
v0x146820aa0_0 .net "rs2_data", 31 0, L_0x14684cf50;  alias, 1 drivers
v0x146820b30_0 .net "rs2_data_new", 31 0, L_0x14684e620;  alias, 1 drivers
L_0x14684e7c0 .functor MUXZ 32, L_0x14684cbd0, v0x14681f430_0, L_0x14684e710, C4<>;
L_0x14684e950 .functor MUXZ 32, L_0x14684cd90, v0x14681fb20_0, L_0x14684e8a0, C4<>;
S_0x14681ef70 .scope module, "FWD_MUX_1" "FWD_MUX" 11 13, 12 2 0, S_0x14681ebf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x14681f200_0 .net "Data_EX", 31 0, L_0x14684ce70;  alias, 1 drivers
v0x14681f2c0_0 .net "Data_MEM", 31 0, L_0x1468503c0;  alias, 1 drivers
v0x14681f370_0 .net "Data_WB", 31 0, v0x146844d90_0;  alias, 1 drivers
v0x14681f430_0 .var "Data_out", 31 0;
v0x14681f4e0_0 .net "fwd_ex", 1 0, v0x1468223b0_0;  alias, 1 drivers
E_0x14681f1b0 .event edge, v0x14681f4e0_0, v0x14681f200_0, v0x14681f2c0_0, v0x14681f370_0;
S_0x14681f650 .scope module, "FWD_MUX_2" "FWD_MUX" 11 14, 12 2 0, S_0x14681ebf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x14681f8e0_0 .net "Data_EX", 31 0, L_0x14684cf50;  alias, 1 drivers
v0x14681f990_0 .net "Data_MEM", 31 0, L_0x1468503c0;  alias, 1 drivers
v0x14681fa50_0 .net "Data_WB", 31 0, v0x146844d90_0;  alias, 1 drivers
v0x14681fb20_0 .var "Data_out", 31 0;
v0x14681fbb0_0 .net "fwd_ex", 1 0, v0x1468224f0_0;  alias, 1 drivers
E_0x14681f890 .event edge, v0x14681fbb0_0, v0x14681f8e0_0, v0x14681f2c0_0, v0x14681f370_0;
S_0x146821d00 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 255, 13 2 0, S_0x146816870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x146821fd0_0 .net "rd_mem", 4 0, L_0x14684f880;  alias, 1 drivers
v0x1468220c0_0 .net "rd_wb", 4 0, L_0x146850cb0;  alias, 1 drivers
v0x146822160_0 .net "reg_write_mem", 0 0, L_0x14684f460;  alias, 1 drivers
v0x146822250_0 .net "reg_write_wb", 0 0, L_0x146850e10;  alias, 1 drivers
v0x1468222e0_0 .net "rs1_ex", 4 0, L_0x14684d1f0;  alias, 1 drivers
v0x1468223b0_0 .var "rs1_fwd_ex", 1 0;
v0x146822440_0 .net "rs2_ex", 4 0, L_0x14684d390;  alias, 1 drivers
v0x1468224f0_0 .var "rs2_fwd_ex", 1 0;
E_0x146816d10/0 .event edge, v0x14681bfb0_0, v0x14681ad40_0, v0x1468222e0_0, v0x146822250_0;
E_0x146816d10/1 .event edge, v0x1468220c0_0, v0x146822440_0;
E_0x146816d10 .event/or E_0x146816d10/0, E_0x146816d10/1;
S_0x146822650 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 246, 14 2 0, S_0x146816870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x1468229a0_0 .net "branch_id", 0 0, L_0x14684c7d0;  alias, 1 drivers
v0x146822a40_0 .net "jal_id", 0 0, L_0x14684c8c0;  alias, 1 drivers
v0x146822ae0_0 .net "jalr_id", 0 0, L_0x14684c990;  alias, 1 drivers
v0x146822b70_0 .net "rd_mem", 4 0, L_0x14684f880;  alias, 1 drivers
v0x146822c00_0 .net "reg_write_mem", 0 0, L_0x14684f460;  alias, 1 drivers
v0x146822cd0_0 .var "rs1_fwd_id", 1 0;
v0x146822d70_0 .net "rs1_id", 4 0, L_0x14684a1f0;  alias, 1 drivers
v0x146822e20_0 .var "rs2_fwd_id", 1 0;
v0x146822ed0_0 .net "rs2_id", 4 0, L_0x14684a260;  alias, 1 drivers
E_0x146822940/0 .event edge, v0x14681bfb0_0, v0x1468229a0_0, v0x14681ad40_0, v0x146822d70_0;
E_0x146822940/1 .event edge, v0x146822ae0_0, v0x146822ed0_0;
E_0x146822940 .event/or E_0x146822940/0, E_0x146822940/1;
S_0x1468230c0 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 231, 15 2 0, S_0x146816870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /OUTPUT 1 "stall_if";
    .port_info 13 /OUTPUT 1 "bubble_if";
    .port_info 14 /OUTPUT 1 "stall_id";
    .port_info 15 /OUTPUT 1 "bubble_id";
    .port_info 16 /OUTPUT 1 "stall_ex";
    .port_info 17 /OUTPUT 1 "bubble_ex";
    .port_info 18 /OUTPUT 1 "stall_mem";
    .port_info 19 /OUTPUT 1 "bubble_mem";
    .port_info 20 /OUTPUT 1 "stall_wb";
    .port_info 21 /OUTPUT 1 "bubble_wb";
L_0x146850ec0 .functor OR 1, L_0x14684c7d0, L_0x14684c990, C4<0>, C4<0>;
L_0x1468511f0 .functor OR 1, L_0x146850f70, L_0x146851030, C4<0>, C4<0>;
L_0x1468512a0 .functor AND 1, L_0x14684dab0, L_0x1468511f0, C4<1>, C4<1>;
L_0x146851690 .functor OR 1, L_0x146851350, L_0x1468514f0, C4<0>, C4<0>;
L_0x146851700 .functor AND 1, L_0x14684f5c0, L_0x146851690, C4<1>, C4<1>;
L_0x1468517e0 .functor OR 1, L_0x1468512a0, L_0x146851700, C4<0>, C4<0>;
L_0x1468518d0 .functor AND 1, L_0x146850ec0, L_0x1468517e0, C4<1>, C4<1>;
L_0x146851a00 .functor OR 1, L_0x14684c7d0, L_0x14684c990, C4<0>, C4<0>;
L_0x146838d70 .functor OR 1, L_0x146851a00, L_0x14684c8c0, C4<0>, C4<0>;
L_0x146851cc0 .functor BUFZ 1, L_0x1468518d0, C4<0>, C4<0>, C4<0>;
L_0x146851db0 .functor BUFZ 1, L_0x1468518d0, C4<0>, C4<0>, C4<0>;
L_0x146851f00 .functor BUFZ 1, L_0x146838d70, C4<0>, C4<0>, C4<0>;
L_0x146851f70 .functor BUFZ 1, L_0x1468518d0, C4<0>, C4<0>, C4<0>;
v0x1468234f0_0 .net *"_ivl_1", 0 0, L_0x146850ec0;  1 drivers
v0x1468235a0_0 .net *"_ivl_10", 0 0, L_0x146851350;  1 drivers
v0x146823640_0 .net *"_ivl_12", 0 0, L_0x1468514f0;  1 drivers
v0x1468236d0_0 .net *"_ivl_15", 0 0, L_0x146851690;  1 drivers
v0x146823770_0 .net *"_ivl_17", 0 0, L_0x146851700;  1 drivers
v0x146823850_0 .net *"_ivl_19", 0 0, L_0x1468517e0;  1 drivers
v0x1468238f0_0 .net *"_ivl_2", 0 0, L_0x146850f70;  1 drivers
v0x146823990_0 .net *"_ivl_23", 0 0, L_0x146851a00;  1 drivers
v0x146823a30_0 .net *"_ivl_4", 0 0, L_0x146851030;  1 drivers
v0x146823b40_0 .net *"_ivl_7", 0 0, L_0x1468511f0;  1 drivers
v0x146823bd0_0 .net *"_ivl_9", 0 0, L_0x1468512a0;  1 drivers
v0x146823c70_0 .net "branch_id", 0 0, L_0x14684c7d0;  alias, 1 drivers
v0x146823d20_0 .net "bubble", 0 0, L_0x146838d70;  1 drivers
v0x146823db0_0 .net "bubble_ex", 0 0, L_0x146851f70;  alias, 1 drivers
v0x146823e40_0 .net "bubble_id", 0 0, L_0x146851f00;  alias, 1 drivers
v0x146823ed0_0 .net "bubble_if", 0 0, L_0x128069180;  alias, 1 drivers
v0x146823f60_0 .net "bubble_mem", 0 0, L_0x1280691c8;  alias, 1 drivers
v0x1468240f0_0 .net "bubble_wb", 0 0, L_0x128069210;  alias, 1 drivers
v0x146824180_0 .net "jal_id", 0 0, L_0x14684c8c0;  alias, 1 drivers
v0x146824230_0 .net "jalr_id", 0 0, L_0x14684c990;  alias, 1 drivers
v0x1468242c0_0 .net "mem_read_ex", 0 0, L_0x14684e180;  alias, 1 drivers
v0x146824350_0 .net "mem_read_mem", 0 0, L_0x14684f5c0;  alias, 1 drivers
v0x146824420_0 .net "pc_src_id", 0 0, v0x146836bd0_0;  alias, 1 drivers
v0x1468244b0_0 .net "rd_ex", 4 0, L_0x14684d090;  alias, 1 drivers
v0x146824580_0 .net "rd_mem", 4 0, L_0x14684f880;  alias, 1 drivers
v0x146824690_0 .net "reg_write_ex", 0 0, L_0x14684dab0;  alias, 1 drivers
v0x146824720_0 .net "rs1_id", 4 0, L_0x14684a1f0;  alias, 1 drivers
v0x1468247b0_0 .net "rs2_id", 4 0, L_0x14684a260;  alias, 1 drivers
v0x146824840_0 .net "rst", 0 0, v0x146849b10_0;  alias, 1 drivers
v0x1468248d0_0 .net "stall", 0 0, L_0x1468518d0;  1 drivers
v0x146824960_0 .net "stall_ex", 0 0, L_0x1280690a8;  alias, 1 drivers
v0x1468249f0_0 .net "stall_id", 0 0, L_0x146851db0;  alias, 1 drivers
v0x146824a80_0 .net "stall_if", 0 0, L_0x146851cc0;  alias, 1 drivers
v0x146823ff0_0 .net "stall_mem", 0 0, L_0x1280690f0;  alias, 1 drivers
v0x146824d10_0 .net "stall_wb", 0 0, L_0x128069138;  alias, 1 drivers
L_0x146850f70 .cmp/eq 5, L_0x14684d090, L_0x14684a1f0;
L_0x146851030 .cmp/eq 5, L_0x14684d090, L_0x14684a260;
L_0x146851350 .cmp/eq 5, L_0x14684f880, L_0x14684a1f0;
L_0x1468514f0 .cmp/eq 5, L_0x14684f880, L_0x14684a260;
S_0x146824f50 .scope module, "id_ex" "ID_EX" 6 103, 16 2 0, S_0x146816870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x1468304a0_0 .net "alu_src1_ex", 0 0, L_0x14684dd90;  alias, 1 drivers
v0x146830530_0 .net "alu_src1_id", 0 0, v0x146832c00_0;  alias, 1 drivers
v0x1468305c0_0 .net "alu_src2_ex", 0 0, L_0x14684e2e0;  alias, 1 drivers
v0x146830670_0 .net "alu_src2_id", 0 0, v0x146832cf0_0;  alias, 1 drivers
v0x146830720_0 .net "alu_type_ex", 3 0, L_0x14684d530;  alias, 1 drivers
v0x1468307f0_0 .net "alu_type_id", 3 0, v0x146832dc0_0;  alias, 1 drivers
v0x146830880_0 .net "branch_ex", 0 0, L_0x14684e040;  1 drivers
v0x146830910_0 .net "branch_id", 0 0, L_0x14684c7d0;  alias, 1 drivers
v0x1468309a0_0 .net "bubble_ex", 0 0, L_0x146851f70;  alias, 1 drivers
v0x146830ab0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146827550_0 .net "imm_ex", 31 0, L_0x14684cd90;  alias, 1 drivers
v0x1468275e0_0 .net "imm_id", 31 0, v0x146835c00_0;  alias, 1 drivers
v0x146827690_0 .net "instr_funct3_ex", 2 0, L_0x14684d690;  alias, 1 drivers
v0x146830b40_0 .net "instr_funct3_id", 2 0, L_0x14684ca00;  alias, 1 drivers
v0x146830bd0_0 .net "jal_ex", 0 0, L_0x14684e440;  1 drivers
v0x146830c60_0 .net "jal_id", 0 0, L_0x14684c8c0;  alias, 1 drivers
v0x146830cf0_0 .net "jalr_ex", 0 0, L_0x14684dc10;  1 drivers
v0x146830e80_0 .net "jalr_id", 0 0, L_0x14684c990;  alias, 1 drivers
v0x146830f10_0 .net "mem_read_ex", 0 0, L_0x14684e180;  alias, 1 drivers
v0x146830fa0_0 .net "mem_read_id", 0 0, v0x146833c40_0;  alias, 1 drivers
v0x146831050_0 .net "mem_write_ex", 0 0, L_0x14684d950;  alias, 1 drivers
v0x1468310e0_0 .net "mem_write_id", 0 0, v0x146833d50_0;  alias, 1 drivers
v0x146831170_0 .net "pc_ex", 31 0, L_0x14684cbd0;  alias, 1 drivers
v0x146831200_0 .net "pc_id", 31 0, L_0x146849ed0;  alias, 1 drivers
v0x146831290_0 .net "pc_plus4_ex", 31 0, L_0x14684ccb0;  alias, 1 drivers
v0x146831320_0 .net "pc_plus4_id", 31 0, L_0x14684a050;  alias, 1 drivers
v0x1468313d0_0 .net "rd_ex", 4 0, L_0x14684d090;  alias, 1 drivers
v0x1468314e0_0 .net "rd_id", 4 0, L_0x14684a100;  alias, 1 drivers
v0x146831590_0 .net "reg_src_ex", 1 0, L_0x14684d7f0;  alias, 1 drivers
v0x146831620_0 .net "reg_src_id", 1 0, v0x146833eb0_0;  alias, 1 drivers
v0x1468316b0_0 .net "reg_write_ex", 0 0, L_0x14684dab0;  alias, 1 drivers
v0x1468317c0_0 .net "reg_write_id", 0 0, v0x146834010_0;  alias, 1 drivers
v0x146831850_0 .net "rs1_data_ex", 31 0, L_0x14684ce70;  alias, 1 drivers
v0x146831ae0_0 .net "rs1_data_id", 31 0, L_0x14684c5a0;  alias, 1 drivers
v0x146831b70_0 .net "rs1_ex", 4 0, L_0x14684d1f0;  alias, 1 drivers
v0x146831c00_0 .net "rs1_id", 4 0, L_0x14684a1f0;  alias, 1 drivers
v0x146831c90_0 .net "rs2_data_ex", 31 0, L_0x14684cf50;  alias, 1 drivers
v0x146831d20_0 .net "rs2_data_id", 31 0, L_0x14684c690;  alias, 1 drivers
v0x146831db0_0 .net "rs2_ex", 4 0, L_0x14684d390;  alias, 1 drivers
v0x146831e40_0 .net "rs2_id", 4 0, L_0x14684a260;  alias, 1 drivers
v0x146831ee0_0 .net "stall_ex", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x1468255d0 .scope module, "ID_EX_alu_src1" "PipeDff" 16 41, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1468257a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14684dd90 .functor BUFZ 1, v0x146825c20_0, C4<0>, C4<0>, C4<0>;
v0x146825950_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x1468259e0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146825a70_0 .net "data_in", 0 0, v0x146832c00_0;  alias, 1 drivers
v0x146825b00_0 .net "data_out", 0 0, L_0x14684dd90;  alias, 1 drivers
v0x146825b90_0 .net "data_out_wire", 0 0, v0x146825c20_0;  1 drivers
v0x146825c20_0 .var "data_reg", 0 0;
L_0x128068910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146825cb0_0 .net "default_val", 0 0, L_0x128068910;  1 drivers
v0x146825d60_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x146825e70 .scope module, "ID_EX_alu_src2" "PipeDff" 16 44, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x146826040 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14684e2e0 .functor BUFZ 1, v0x146826550_0, C4<0>, C4<0>, C4<0>;
v0x146826200_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x1468262d0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146826360_0 .net "data_in", 0 0, v0x146832cf0_0;  alias, 1 drivers
v0x1468263f0_0 .net "data_out", 0 0, L_0x14684e2e0;  alias, 1 drivers
v0x146826480_0 .net "data_out_wire", 0 0, v0x146826550_0;  1 drivers
v0x146826550_0 .var "data_reg", 0 0;
L_0x1280689e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1468265e0_0 .net "default_val", 0 0, L_0x1280689e8;  1 drivers
v0x146826680_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x1468267c0 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x146826980 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x14684d530 .functor BUFZ 4, v0x146826e50_0, C4<0000>, C4<0000>, C4<0000>;
v0x146826b40_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x146826bd0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146826c60_0 .net "data_in", 3 0, v0x146832dc0_0;  alias, 1 drivers
v0x146826cf0_0 .net "data_out", 3 0, L_0x14684d530;  alias, 1 drivers
v0x146826d80_0 .net "data_out_wire", 3 0, v0x146826e50_0;  1 drivers
v0x146826e50_0 .var "data_reg", 3 0;
L_0x128068760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x146826ef0_0 .net "default_val", 3 0, L_0x128068760;  1 drivers
v0x146826fa0_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x1468270c0 .scope module, "ID_EX_branch" "PipeDff" 16 42, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x146827280 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14684e040 .functor BUFZ 1, v0x1468278b0_0, C4<0>, C4<0>, C4<0>;
v0x146827410_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x1468274b0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14681abb0_0 .net "data_in", 0 0, L_0x14684c7d0;  alias, 1 drivers
v0x146827750_0 .net "data_out", 0 0, L_0x14684e040;  alias, 1 drivers
v0x1468277e0_0 .net "data_out_wire", 0 0, v0x1468278b0_0;  1 drivers
v0x1468278b0_0 .var "data_reg", 0 0;
L_0x128068958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146827940_0 .net "default_val", 0 0, L_0x128068958;  1 drivers
v0x1468279d0_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x146827b50 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x146827d10 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14684cd90 .functor BUFZ 32, v0x146828210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146827ea0_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x146827f40_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146827fe0_0 .net "data_in", 31 0, v0x146835c00_0;  alias, 1 drivers
v0x146828070_0 .net "data_out", 31 0, L_0x14684cd90;  alias, 1 drivers
v0x146828180_0 .net "data_out_wire", 31 0, v0x146828210_0;  1 drivers
v0x146828210_0 .var "data_reg", 31 0;
L_0x1280685b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1468282a0_0 .net "default_val", 31 0, L_0x1280685b0;  1 drivers
v0x146828340_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x146828460 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x146828620 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x14684d690 .functor BUFZ 3, v0x146828ae0_0, C4<000>, C4<000>, C4<000>;
v0x1468287b0_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x146828850_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x1468288f0_0 .net "data_in", 2 0, L_0x14684ca00;  alias, 1 drivers
v0x146828980_0 .net "data_out", 2 0, L_0x14684d690;  alias, 1 drivers
v0x146828a10_0 .net "data_out_wire", 2 0, v0x146828ae0_0;  1 drivers
v0x146828ae0_0 .var "data_reg", 2 0;
L_0x1280687a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x146828b80_0 .net "default_val", 2 0, L_0x1280687a8;  1 drivers
v0x146828c30_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x146828d50 .scope module, "ID_EX_jal" "PipeDff" 16 45, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x146828f10 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14684e440 .functor BUFZ 1, v0x1468293d0_0, C4<0>, C4<0>, C4<0>;
v0x1468290a0_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x146829140_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x1468291e0_0 .net "data_in", 0 0, L_0x14684c8c0;  alias, 1 drivers
v0x146829270_0 .net "data_out", 0 0, L_0x14684e440;  alias, 1 drivers
v0x146829300_0 .net "data_out_wire", 0 0, v0x1468293d0_0;  1 drivers
v0x1468293d0_0 .var "data_reg", 0 0;
L_0x128068a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146829470_0 .net "default_val", 0 0, L_0x128068a30;  1 drivers
v0x146829520_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x146829640 .scope module, "ID_EX_jalr" "PipeDff" 16 40, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x146829800 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14684dc10 .functor BUFZ 1, v0x146829d70_0, C4<0>, C4<0>, C4<0>;
v0x146829990_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x146829b30_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146829bc0_0 .net "data_in", 0 0, L_0x14684c990;  alias, 1 drivers
v0x146829c50_0 .net "data_out", 0 0, L_0x14684dc10;  alias, 1 drivers
v0x146829ce0_0 .net "data_out_wire", 0 0, v0x146829d70_0;  1 drivers
v0x146829d70_0 .var "data_reg", 0 0;
L_0x1280688c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146829e00_0 .net "default_val", 0 0, L_0x1280688c8;  1 drivers
v0x146829e90_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x14682a090 .scope module, "ID_EX_mem_read" "PipeDff" 16 43, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x146826710 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14684e180 .functor BUFZ 1, v0x14682a6c0_0, C4<0>, C4<0>, C4<0>;
v0x14682a3d0_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x14682a460_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14682a500_0 .net "data_in", 0 0, v0x146833c40_0;  alias, 1 drivers
v0x14682a590_0 .net "data_out", 0 0, L_0x14684e180;  alias, 1 drivers
v0x14682a620_0 .net "data_out_wire", 0 0, v0x14682a6c0_0;  1 drivers
v0x14682a6c0_0 .var "data_reg", 0 0;
L_0x1280689a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14682a770_0 .net "default_val", 0 0, L_0x1280689a0;  1 drivers
v0x14682a820_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x14682a940 .scope module, "ID_EX_mem_write" "PipeDff" 16 38, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14682ab00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14684d950 .functor BUFZ 1, v0x14682afc0_0, C4<0>, C4<0>, C4<0>;
v0x14682ac90_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x14682ad30_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14682add0_0 .net "data_in", 0 0, v0x146833d50_0;  alias, 1 drivers
v0x14682ae60_0 .net "data_out", 0 0, L_0x14684d950;  alias, 1 drivers
v0x14682aef0_0 .net "data_out_wire", 0 0, v0x14682afc0_0;  1 drivers
v0x14682afc0_0 .var "data_reg", 0 0;
L_0x128068838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14682b060_0 .net "default_val", 0 0, L_0x128068838;  1 drivers
v0x14682b110_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x14682b230 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14682b3f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14684cbd0 .functor BUFZ 32, v0x14682b8b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14682b580_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x14682b620_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14682b6c0_0 .net "data_in", 31 0, L_0x146849ed0;  alias, 1 drivers
v0x14682b750_0 .net "data_out", 31 0, L_0x14684cbd0;  alias, 1 drivers
v0x14682b7e0_0 .net "data_out_wire", 31 0, v0x14682b8b0_0;  1 drivers
v0x14682b8b0_0 .var "data_reg", 31 0;
L_0x128068520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14682b950_0 .net "default_val", 31 0, L_0x128068520;  1 drivers
v0x14682ba00_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x14682bb20 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14682bce0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14684ccb0 .functor BUFZ 32, v0x14682c1a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14682be70_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x14682bf10_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14682bfb0_0 .net "data_in", 31 0, L_0x14684a050;  alias, 1 drivers
v0x14682c040_0 .net "data_out", 31 0, L_0x14684ccb0;  alias, 1 drivers
v0x14682c0d0_0 .net "data_out_wire", 31 0, v0x14682c1a0_0;  1 drivers
v0x14682c1a0_0 .var "data_reg", 31 0;
L_0x128068568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14682c240_0 .net "default_val", 31 0, L_0x128068568;  1 drivers
v0x14682c2f0_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x14682c410 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x14682c5d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14684d090 .functor BUFZ 5, v0x14682ca60_0, C4<00000>, C4<00000>, C4<00000>;
v0x14682c760_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x14682c800_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14682c8a0_0 .net "data_in", 4 0, L_0x14684a100;  alias, 1 drivers
v0x14682c930_0 .net "data_out", 4 0, L_0x14684d090;  alias, 1 drivers
v0x14682c9c0_0 .net "data_out_wire", 4 0, v0x14682ca60_0;  1 drivers
v0x14682ca60_0 .var "data_reg", 4 0;
L_0x128068688 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14682cb10_0 .net "default_val", 4 0, L_0x128068688;  1 drivers
v0x14682cbc0_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x14682cce0 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x14682cea0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x14684d7f0 .functor BUFZ 2, v0x14682d360_0, C4<00>, C4<00>, C4<00>;
v0x14682d030_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x14682d0d0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14682d170_0 .net "data_in", 1 0, v0x146833eb0_0;  alias, 1 drivers
v0x14682d200_0 .net "data_out", 1 0, L_0x14684d7f0;  alias, 1 drivers
v0x14682d290_0 .net "data_out_wire", 1 0, v0x14682d360_0;  1 drivers
v0x14682d360_0 .var "data_reg", 1 0;
L_0x1280687f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14682d400_0 .net "default_val", 1 0, L_0x1280687f0;  1 drivers
v0x14682d4b0_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x14682d5d0 .scope module, "ID_EX_reg_write" "PipeDff" 16 39, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x14682d790 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x14684dab0 .functor BUFZ 1, v0x14682dc20_0, C4<0>, C4<0>, C4<0>;
v0x14682d920_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x14682d9c0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14682da60_0 .net "data_in", 0 0, v0x146834010_0;  alias, 1 drivers
v0x14682daf0_0 .net "data_out", 0 0, L_0x14684dab0;  alias, 1 drivers
v0x14682db80_0 .net "data_out_wire", 0 0, v0x14682dc20_0;  1 drivers
v0x14682dc20_0 .var "data_reg", 0 0;
L_0x128068880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14682dcd0_0 .net "default_val", 0 0, L_0x128068880;  1 drivers
v0x14682dd80_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x14682dea0 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x14682e060 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14684d1f0 .functor BUFZ 5, v0x14682e640_0, C4<00000>, C4<00000>, C4<00000>;
v0x14682e1f0_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x146829a30_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14682e490_0 .net "data_in", 4 0, L_0x14684a1f0;  alias, 1 drivers
v0x14682e520_0 .net "data_out", 4 0, L_0x14684d1f0;  alias, 1 drivers
v0x14682e5b0_0 .net "data_out_wire", 4 0, v0x14682e640_0;  1 drivers
v0x14682e640_0 .var "data_reg", 4 0;
L_0x1280686d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14682e6d0_0 .net "default_val", 4 0, L_0x1280686d0;  1 drivers
v0x14682e770_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x14682ea00 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14682ec70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14684ce70 .functor BUFZ 32, v0x14682f060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14682ed80_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x14682ee10_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14682eea0_0 .net "data_in", 31 0, L_0x14684c5a0;  alias, 1 drivers
v0x14682ef30_0 .net "data_out", 31 0, L_0x14684ce70;  alias, 1 drivers
v0x14682efc0_0 .net "data_out_wire", 31 0, v0x14682f060_0;  1 drivers
v0x14682f060_0 .var "data_reg", 31 0;
L_0x1280685f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14682f110_0 .net "default_val", 31 0, L_0x1280685f8;  1 drivers
v0x14682f1c0_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x14682f2e0 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x14682f4a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x14684d390 .functor BUFZ 5, v0x14682f960_0, C4<00000>, C4<00000>, C4<00000>;
v0x14682f630_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x14682f6d0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14682f770_0 .net "data_in", 4 0, L_0x14684a260;  alias, 1 drivers
v0x14682f800_0 .net "data_out", 4 0, L_0x14684d390;  alias, 1 drivers
v0x14682f890_0 .net "data_out_wire", 4 0, v0x14682f960_0;  1 drivers
v0x14682f960_0 .var "data_reg", 4 0;
L_0x128068718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14682fa00_0 .net "default_val", 4 0, L_0x128068718;  1 drivers
v0x14682fab0_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x14682fbd0 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x146824f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14682fd90 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14684cf50 .functor BUFZ 32, v0x146830220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14682ff20_0 .net "bubble", 0 0, L_0x146851f70;  alias, 1 drivers
v0x14682ffc0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146830060_0 .net "data_in", 31 0, L_0x14684c690;  alias, 1 drivers
v0x1468300f0_0 .net "data_out", 31 0, L_0x14684cf50;  alias, 1 drivers
v0x146830180_0 .net "data_out_wire", 31 0, v0x146830220_0;  1 drivers
v0x146830220_0 .var "data_reg", 31 0;
L_0x128068640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1468302d0_0 .net "default_val", 31 0, L_0x128068640;  1 drivers
v0x146830380_0 .net "stall", 0 0, L_0x1280690a8;  alias, 1 drivers
S_0x146832300 .scope module, "id_module" "ID_MODULE" 6 63, 17 7 0, S_0x146816870;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x14684a100 .functor BUFZ 5, v0x146833f80_0, C4<00000>, C4<00000>, C4<00000>;
L_0x14684a1f0 .functor BUFZ 5, v0x1468340e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x14684a260 .functor BUFZ 5, v0x146834170_0, C4<00000>, C4<00000>, C4<00000>;
L_0x14684a460 .functor OR 1, L_0x146850e10, L_0x14684a340, C4<0>, C4<0>;
L_0x14684a670 .functor OR 1, L_0x14684a460, L_0x14684a530, C4<0>, C4<0>;
L_0x14683b630 .functor BUFZ 32, v0x146844d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14684ad00 .functor BUFZ 5, L_0x146850cb0, C4<00000>, C4<00000>, C4<00000>;
L_0x14684c5a0 .functor BUFZ 32, L_0x14684b2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14684c690 .functor BUFZ 32, L_0x14684b840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14684c7d0 .functor BUFZ 1, v0x1468336a0_0, C4<0>, C4<0>, C4<0>;
L_0x14684c8c0 .functor BUFZ 1, v0x146833a50_0, C4<0>, C4<0>, C4<0>;
L_0x14684c990 .functor BUFZ 1, v0x146833af0_0, C4<0>, C4<0>, C4<0>;
L_0x14684ca00 .functor BUFZ 3, v0x146833970_0, C4<000>, C4<000>, C4<000>;
v0x1468384a0_0 .net "R_Addr1", 4 0, v0x1468340e0_0;  1 drivers
v0x146838550_0 .net "R_Addr2", 4 0, v0x146834170_0;  1 drivers
v0x146838630_0 .net "W_Addr", 4 0, v0x146833f80_0;  1 drivers
v0x1468386c0_0 .net *"_ivl_11", 0 0, L_0x14684a460;  1 drivers
L_0x128068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146838750_0 .net/2u *"_ivl_12", 1 0, L_0x128068178;  1 drivers
v0x146838840_0 .net *"_ivl_14", 0 0, L_0x14684a530;  1 drivers
L_0x128068130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1468388e0_0 .net/2u *"_ivl_6", 1 0, L_0x128068130;  1 drivers
v0x146838990_0 .net *"_ivl_8", 0 0, L_0x14684a340;  1 drivers
v0x146838a30_0 .net "alu_src1", 0 0, v0x146832c00_0;  alias, 1 drivers
v0x146838b40_0 .net "alu_src2", 0 0, v0x146832cf0_0;  alias, 1 drivers
v0x146838bd0_0 .net "alu_type", 3 0, v0x146832dc0_0;  alias, 1 drivers
v0x146838ce0_0 .net "branch", 0 0, L_0x14684c7d0;  alias, 1 drivers
v0x146838df0_0 .net "branch_inn", 0 0, v0x1468336a0_0;  1 drivers
v0x146838e80_0 .net "branch_type", 2 0, L_0x14684a7d0;  1 drivers
v0x146838f10_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146838fa0_0 .net "funct3_inn", 2 0, v0x146833970_0;  1 drivers
v0x146839030_0 .net "imm", 31 0, v0x146835c00_0;  alias, 1 drivers
v0x1468391c0_0 .net "instr", 31 0, L_0x146849df0;  alias, 1 drivers
v0x146839250_0 .net "instr_funct3", 2 0, L_0x14684ca00;  alias, 1 drivers
v0x146839320_0 .net "jal", 0 0, L_0x14684c8c0;  alias, 1 drivers
v0x1468393b0_0 .net "jal_inn", 0 0, v0x146833a50_0;  1 drivers
v0x146839440_0 .net "jalr", 0 0, L_0x14684c990;  alias, 1 drivers
v0x146839550_0 .net "jalr_inn", 0 0, v0x146833af0_0;  1 drivers
v0x1468395e0_0 .net "less_than", 0 0, L_0x14684c480;  1 drivers
v0x1468396b0_0 .net "load_type", 2 0, L_0x14684a840;  1 drivers
v0x146839740_0 .net "mem_read", 0 0, v0x146833c40_0;  alias, 1 drivers
v0x1468397d0_0 .net "mem_write", 0 0, v0x146833d50_0;  alias, 1 drivers
v0x146839860_0 .net "new_pc", 31 0, v0x1468368b0_0;  alias, 1 drivers
v0x1468398f0_0 .net "pc", 31 0, L_0x146849ed0;  alias, 1 drivers
v0x146839980_0 .net "pc_plus4", 31 0, L_0x14684a050;  alias, 1 drivers
v0x146839a10_0 .net "pc_src", 0 0, v0x146836bd0_0;  alias, 1 drivers
v0x146839ae0_0 .net "rd", 4 0, L_0x14684a100;  alias, 1 drivers
v0x146839bb0_0 .net "rd_wb", 4 0, L_0x146850cb0;  alias, 1 drivers
v0x1468390c0_0 .net "reg_src", 1 0, v0x146833eb0_0;  alias, 1 drivers
v0x146839e40_0 .net "reg_write_addr", 4 0, L_0x14684ad00;  1 drivers
v0x146839ed0_0 .net "reg_write_data_chosen", 31 0, L_0x14683b630;  1 drivers
v0x146839f60_0 .net "reg_write_data_mem", 31 0, L_0x1468503c0;  alias, 1 drivers
v0x146839ff0_0 .net "reg_write_data_wb", 31 0, v0x146844d90_0;  alias, 1 drivers
v0x14683a100_0 .net "reg_write_enable", 0 0, L_0x14684a670;  1 drivers
v0x14683a190_0 .net "reg_write_in", 0 0, L_0x146850e10;  alias, 1 drivers
v0x14683a220_0 .net "reg_write_out", 0 0, v0x146834010_0;  alias, 1 drivers
v0x14683a2b0_0 .net "rs1", 4 0, L_0x14684a1f0;  alias, 1 drivers
v0x14683a3c0_0 .net "rs1_data", 31 0, L_0x14684c5a0;  alias, 1 drivers
v0x14683a450_0 .net "rs1_data_new", 31 0, L_0x14684ba80;  1 drivers
v0x14683a4e0_0 .net "rs1_data_old", 31 0, L_0x14684b2b0;  1 drivers
v0x14683a570_0 .net "rs1_fwd_id", 1 0, v0x146822cd0_0;  alias, 1 drivers
v0x14683a640_0 .net "rs2", 4 0, L_0x14684a260;  alias, 1 drivers
v0x14683a750_0 .net "rs2_data", 31 0, L_0x14684c690;  alias, 1 drivers
v0x14683a7e0_0 .net "rs2_data_new", 31 0, L_0x14684bcc0;  1 drivers
v0x14683a8b0_0 .net "rs2_data_old", 31 0, L_0x14684b840;  1 drivers
v0x14683a980_0 .net "rs2_fwd_id", 1 0, v0x146822e20_0;  alias, 1 drivers
v0x14683aa50_0 .net "store_type", 2 0, L_0x14684a930;  1 drivers
v0x14683aae0_0 .net "zero", 0 0, L_0x14684bf20;  1 drivers
L_0x14684a340 .cmp/ne 2, v0x146822cd0_0, L_0x128068130;
L_0x14684a530 .cmp/ne 2, v0x146822e20_0, L_0x128068178;
S_0x146832870 .scope module, "ID_ALU_Control" "ALUControl" 17 67, 18 3 0, S_0x146832300;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x146832a90_0 .net "R_Data1", 31 0, L_0x14684ba80;  alias, 1 drivers
v0x146832b50_0 .net "R_Data2", 31 0, L_0x14684bcc0;  alias, 1 drivers
v0x146832c00_0 .var "alu_src1", 0 0;
v0x146832cf0_0 .var "alu_src2", 0 0;
v0x146832dc0_0 .var "alu_type", 3 0;
v0x146832ed0_0 .net "funct3", 2 0, L_0x14684ab80;  1 drivers
v0x146832f60_0 .net "funct7", 6 0, L_0x14684ac20;  1 drivers
v0x146832ff0_0 .net "imm", 31 0, v0x146835c00_0;  alias, 1 drivers
v0x1468330c0_0 .net "instr", 31 0, L_0x146849df0;  alias, 1 drivers
v0x1468331d0_0 .net "opcode", 6 0, L_0x14684a9e0;  1 drivers
E_0x146825200 .event edge, v0x1468331d0_0, v0x146832ed0_0, v0x146832f60_0;
L_0x14684a9e0 .part L_0x146849df0, 0, 7;
L_0x14684ab80 .part L_0x146849df0, 12, 3;
L_0x14684ac20 .part L_0x146849df0, 25, 7;
S_0x1468332c0 .scope module, "ID_Control_Unit" "ControlUnit" 17 47, 19 3 0, S_0x146832300;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x14684a7d0 .functor BUFZ 3, v0x1468337f0_0, C4<000>, C4<000>, C4<000>;
L_0x14684a840 .functor BUFZ 3, v0x1468337f0_0, C4<000>, C4<000>, C4<000>;
L_0x14684a930 .functor BUFZ 3, v0x1468337f0_0, C4<000>, C4<000>, C4<000>;
v0x1468336a0_0 .var "branch", 0 0;
v0x146833740_0 .net "branch_type", 2 0, L_0x14684a7d0;  alias, 1 drivers
v0x1468337f0_0 .var "funct3", 2 0;
v0x1468338b0_0 .net "instr", 31 0, L_0x146849df0;  alias, 1 drivers
v0x146833970_0 .var "instr_funct3", 2 0;
v0x146833a50_0 .var "jal", 0 0;
v0x146833af0_0 .var "jalr", 0 0;
v0x146833b90_0 .net "load_type", 2 0, L_0x14684a840;  alias, 1 drivers
v0x146833c40_0 .var "mem_read", 0 0;
v0x146833d50_0 .var "mem_write", 0 0;
v0x146833e20_0 .var "opcode", 6 0;
v0x146833eb0_0 .var "reg_src", 1 0;
v0x146833f80_0 .var "reg_write_addr", 4 0;
v0x146834010_0 .var "reg_write_enable", 0 0;
v0x1468340e0_0 .var "rs1_read_addr", 4 0;
v0x146834170_0 .var "rs2_read_addr", 4 0;
v0x146834210_0 .net "store_type", 2 0, L_0x14684a930;  alias, 1 drivers
E_0x1468251c0 .event edge, v0x1468330c0_0, v0x1468337f0_0, v0x146833e20_0;
S_0x146834490 .scope module, "ID_ID_Control" "ID_Control" 17 96, 20 2 0, S_0x146832300;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x14684c200 .functor OR 1, L_0x14684c0c0, L_0x14684c160, C4<0>, C4<0>;
L_0x128068400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x146834790_0 .net/2u *"_ivl_0", 1 0, L_0x128068400;  1 drivers
L_0x128068490 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x146834820_0 .net/2u *"_ivl_14", 2 0, L_0x128068490;  1 drivers
v0x1468348d0_0 .net *"_ivl_16", 0 0, L_0x14684c0c0;  1 drivers
L_0x1280684d8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x146834980_0 .net/2u *"_ivl_18", 2 0, L_0x1280684d8;  1 drivers
v0x146834a30_0 .net *"_ivl_2", 0 0, L_0x14684b9a0;  1 drivers
v0x146834b10_0 .net *"_ivl_20", 0 0, L_0x14684c160;  1 drivers
v0x146834bb0_0 .net *"_ivl_23", 0 0, L_0x14684c200;  1 drivers
v0x146834c50_0 .net *"_ivl_24", 0 0, L_0x14684c2f0;  1 drivers
v0x146834cf0_0 .net *"_ivl_26", 0 0, L_0x14684c390;  1 drivers
L_0x128068448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x146834e00_0 .net/2u *"_ivl_6", 1 0, L_0x128068448;  1 drivers
v0x146834ea0_0 .net *"_ivl_8", 0 0, L_0x14684bc20;  1 drivers
v0x146834f40_0 .net "alu_type", 3 0, v0x146832dc0_0;  alias, 1 drivers
v0x146834fe0_0 .net "branch", 0 0, v0x1468336a0_0;  alias, 1 drivers
v0x146835090_0 .net "funct3", 2 0, v0x146833970_0;  alias, 1 drivers
v0x146835120_0 .net "less_than", 0 0, L_0x14684c480;  alias, 1 drivers
v0x1468351b0_0 .net "reg_write_data_mem", 31 0, L_0x1468503c0;  alias, 1 drivers
v0x1468352c0_0 .net "rs1_data", 31 0, L_0x14684b2b0;  alias, 1 drivers
v0x146835450_0 .net "rs1_data_update", 31 0, L_0x14684ba80;  alias, 1 drivers
v0x1468354e0_0 .net "rs1_fwd_id", 1 0, v0x146822cd0_0;  alias, 1 drivers
v0x146835570_0 .net "rs2_data", 31 0, L_0x14684b840;  alias, 1 drivers
v0x146835600_0 .net "rs2_data_update", 31 0, L_0x14684bcc0;  alias, 1 drivers
v0x146835690_0 .net "rs2_fwd_id", 1 0, v0x146822e20_0;  alias, 1 drivers
v0x146835720_0 .net "zero", 0 0, L_0x14684bf20;  alias, 1 drivers
L_0x14684b9a0 .cmp/eq 2, v0x146822cd0_0, L_0x128068400;
L_0x14684ba80 .functor MUXZ 32, L_0x14684b2b0, L_0x1468503c0, L_0x14684b9a0, C4<>;
L_0x14684bc20 .cmp/eq 2, v0x146822e20_0, L_0x128068448;
L_0x14684bcc0 .functor MUXZ 32, L_0x14684b840, L_0x1468503c0, L_0x14684bc20, C4<>;
L_0x14684bf20 .cmp/eq 32, L_0x14684ba80, L_0x14684bcc0;
L_0x14684c0c0 .cmp/eq 3, v0x146833970_0, L_0x128068490;
L_0x14684c160 .cmp/eq 3, v0x146833970_0, L_0x1280684d8;
L_0x14684c2f0 .cmp/gt 32, L_0x14684bcc0, L_0x14684ba80;
L_0x14684c390 .cmp/gt.s 32, L_0x14684bcc0, L_0x14684ba80;
L_0x14684c480 .functor MUXZ 1, L_0x14684c390, L_0x14684c2f0, L_0x14684c200, C4<>;
S_0x1468358d0 .scope module, "ID_Imm_Gen" "ImmGen" 17 39, 21 3 0, S_0x146832300;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x146835b40_0 .var "funct3", 2 0;
v0x146835c00_0 .var "imm", 31 0;
v0x146835ca0_0 .var "imm12", 11 0;
v0x146835d30_0 .var "imm20", 20 0;
v0x146835dc0_0 .var "immtemp", 31 0;
v0x146835ea0_0 .net "instr", 31 0, L_0x146849df0;  alias, 1 drivers
v0x146835f80_0 .var "opcode", 6 0;
E_0x146835ad0/0 .event edge, v0x1468330c0_0, v0x146835f80_0, v0x146835b40_0, v0x146835dc0_0;
E_0x146835ad0/1 .event edge, v0x146835ca0_0, v0x146835d30_0;
E_0x146835ad0 .event/or E_0x146835ad0/0, E_0x146835ad0/1;
S_0x146836040 .scope module, "ID_PC_EX" "PC_EX" 17 109, 22 2 0, S_0x146832300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x146836450_0 .net "branch", 0 0, v0x1468336a0_0;  alias, 1 drivers
v0x146836520_0 .net "branch_type", 2 0, L_0x14684a7d0;  alias, 1 drivers
v0x1468365b0_0 .net "imm", 31 0, v0x146835c00_0;  alias, 1 drivers
v0x1468366c0_0 .net "jal", 0 0, v0x146833a50_0;  alias, 1 drivers
v0x146836770_0 .net "jalr", 0 0, v0x146833af0_0;  alias, 1 drivers
v0x146836800_0 .net "less_than", 0 0, L_0x14684c480;  alias, 1 drivers
v0x1468368b0_0 .var "new_pc", 31 0;
v0x146836940_0 .var "new_pc_temp", 31 0;
v0x1468369d0_0 .net "pc", 31 0, L_0x146849ed0;  alias, 1 drivers
v0x146836af0_0 .net "pc_plus4", 31 0, L_0x14684a050;  alias, 1 drivers
v0x146836bd0_0 .var "pc_src", 0 0;
v0x146836c60_0 .net "rs1_data", 31 0, L_0x14684ba80;  alias, 1 drivers
v0x146836d30_0 .net "zero", 0 0, L_0x14684bf20;  alias, 1 drivers
E_0x1468363c0/0 .event edge, v0x146833a50_0, v0x14682b6c0_0, v0x146827fe0_0, v0x146833af0_0;
E_0x1468363c0/1 .event edge, v0x146832a90_0, v0x1468336a0_0, v0x146833740_0, v0x146835720_0;
E_0x1468363c0/2 .event edge, v0x146836940_0, v0x14682bfb0_0, v0x146835120_0;
E_0x1468363c0 .event/or E_0x1468363c0/0, E_0x1468363c0/1, E_0x1468363c0/2;
S_0x146836eb0 .scope module, "ID_RegFile" "RegFile" 17 85, 23 2 0, S_0x146832300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x1468371c0_0 .net *"_ivl_0", 31 0, L_0x14684adf0;  1 drivers
v0x146837280_0 .net *"_ivl_10", 6 0, L_0x14684b0f0;  1 drivers
L_0x128068250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146837320_0 .net *"_ivl_13", 1 0, L_0x128068250;  1 drivers
L_0x128068298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1468373b0_0 .net/2u *"_ivl_14", 31 0, L_0x128068298;  1 drivers
v0x146837440_0 .net *"_ivl_18", 31 0, L_0x14684b410;  1 drivers
L_0x1280682e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146837530_0 .net *"_ivl_21", 26 0, L_0x1280682e0;  1 drivers
L_0x128068328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1468375e0_0 .net/2u *"_ivl_22", 31 0, L_0x128068328;  1 drivers
v0x146837690_0 .net *"_ivl_24", 0 0, L_0x14684b530;  1 drivers
v0x146837730_0 .net *"_ivl_26", 31 0, L_0x14684b650;  1 drivers
v0x146837840_0 .net *"_ivl_28", 6 0, L_0x14684b6f0;  1 drivers
L_0x1280681c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1468378f0_0 .net *"_ivl_3", 26 0, L_0x1280681c0;  1 drivers
L_0x128068370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1468379a0_0 .net *"_ivl_31", 1 0, L_0x128068370;  1 drivers
L_0x1280683b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146837a50_0 .net/2u *"_ivl_32", 31 0, L_0x1280683b8;  1 drivers
L_0x128068208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146837b00_0 .net/2u *"_ivl_4", 31 0, L_0x128068208;  1 drivers
v0x146837bb0_0 .net *"_ivl_6", 0 0, L_0x14684af10;  1 drivers
v0x146837c50_0 .net *"_ivl_8", 31 0, L_0x14684b030;  1 drivers
v0x146837d00_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146837e90_0 .var/i "i", 31 0;
v0x146837f20_0 .net "read_addr1", 4 0, v0x1468340e0_0;  alias, 1 drivers
v0x146837fd0_0 .net "read_addr2", 4 0, v0x146834170_0;  alias, 1 drivers
v0x146838060_0 .net "read_data1", 31 0, L_0x14684b2b0;  alias, 1 drivers
v0x1468380f0_0 .net "read_data2", 31 0, L_0x14684b840;  alias, 1 drivers
v0x146838180_0 .net "reg_write_addr", 4 0, L_0x14684ad00;  alias, 1 drivers
v0x146838210_0 .net "reg_write_data", 31 0, L_0x14683b630;  alias, 1 drivers
v0x1468382a0_0 .net "reg_write_enable", 0 0, L_0x14684a670;  alias, 1 drivers
v0x146838340 .array "register_file", 31 0, 31 0;
E_0x146837170 .event negedge, v0x146815450_0;
L_0x14684adf0 .concat [ 5 27 0 0], v0x1468340e0_0, L_0x1280681c0;
L_0x14684af10 .cmp/ne 32, L_0x14684adf0, L_0x128068208;
L_0x14684b030 .array/port v0x146838340, L_0x14684b0f0;
L_0x14684b0f0 .concat [ 5 2 0 0], v0x1468340e0_0, L_0x128068250;
L_0x14684b2b0 .functor MUXZ 32, L_0x128068298, L_0x14684b030, L_0x14684af10, C4<>;
L_0x14684b410 .concat [ 5 27 0 0], v0x146834170_0, L_0x1280682e0;
L_0x14684b530 .cmp/ne 32, L_0x14684b410, L_0x128068328;
L_0x14684b650 .array/port v0x146838340, L_0x14684b6f0;
L_0x14684b6f0 .concat [ 5 2 0 0], v0x146834170_0, L_0x128068370;
L_0x14684b840 .functor MUXZ 32, L_0x1280683b8, L_0x14684b650, L_0x14684b530, C4<>;
S_0x14683ae40 .scope module, "if_id" "IF_ID" 6 54, 24 2 0, S_0x146816870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x14683cc10_0 .net "bubble_id", 0 0, L_0x146851f00;  alias, 1 drivers
v0x14683cd20_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14683cdb0_0 .net "instr_id", 31 0, L_0x146849df0;  alias, 1 drivers
v0x14683ce40_0 .net "instr_if", 31 0, L_0x146852170;  alias, 1 drivers
v0x14683ced0_0 .net "pc_id", 31 0, L_0x146849ed0;  alias, 1 drivers
v0x14683cfa0_0 .net "pc_if", 31 0, v0x14683e0f0_0;  alias, 1 drivers
v0x14683d030_0 .net "pc_plus4_id", 31 0, L_0x14684a050;  alias, 1 drivers
v0x14683d0c0_0 .net "pc_plus4_if", 31 0, L_0x146845d90;  alias, 1 drivers
v0x14683d170_0 .net "stall_id", 0 0, L_0x146851db0;  alias, 1 drivers
S_0x14683b090 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x14683ae40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14683b200 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x146849df0 .functor BUFZ 32, v0x14683b740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14683b3c0_0 .net "bubble", 0 0, L_0x146851f00;  alias, 1 drivers
v0x14683b480_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14683b510_0 .net "data_in", 31 0, L_0x146852170;  alias, 1 drivers
v0x14683b5a0_0 .net "data_out", 31 0, L_0x146849df0;  alias, 1 drivers
v0x14683b6b0_0 .net "data_out_wire", 31 0, v0x14683b740_0;  1 drivers
v0x14683b740_0 .var "data_reg", 31 0;
L_0x128068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14683b7d0_0 .net "default_val", 31 0, L_0x128068058;  1 drivers
v0x14683b870_0 .net "stall", 0 0, L_0x146851db0;  alias, 1 drivers
S_0x14683b980 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x14683ae40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14683bb50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x146849ed0 .functor BUFZ 32, v0x14683c0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14683bd10_0 .net "bubble", 0 0, L_0x146851f00;  alias, 1 drivers
v0x14683bde0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14683be70_0 .net "data_in", 31 0, v0x14683e0f0_0;  alias, 1 drivers
v0x14683bf00_0 .net "data_out", 31 0, L_0x146849ed0;  alias, 1 drivers
v0x14683c010_0 .net "data_out_wire", 31 0, v0x14683c0a0_0;  1 drivers
v0x14683c0a0_0 .var "data_reg", 31 0;
L_0x1280680a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14683c130_0 .net "default_val", 31 0, L_0x1280680a0;  1 drivers
v0x14683c1c0_0 .net "stall", 0 0, L_0x146851db0;  alias, 1 drivers
S_0x14683c2f0 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x14683ae40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14683c4b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x14684a050 .functor BUFZ 32, v0x14683c9c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14683c670_0 .net "bubble", 0 0, L_0x146851f00;  alias, 1 drivers
v0x14683c700_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14683c790_0 .net "data_in", 31 0, L_0x146845d90;  alias, 1 drivers
v0x14683c820_0 .net "data_out", 31 0, L_0x14684a050;  alias, 1 drivers
v0x14683c930_0 .net "data_out_wire", 31 0, v0x14683c9c0_0;  1 drivers
v0x14683c9c0_0 .var "data_reg", 31 0;
L_0x1280680e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14683ca50_0 .net "default_val", 31 0, L_0x1280680e8;  1 drivers
v0x14683caf0_0 .net "stall", 0 0, L_0x146851db0;  alias, 1 drivers
S_0x14683d390 .scope module, "if_module" "IF_MODULE" 6 32, 25 5 0, S_0x146816870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x146845d90 .functor BUFZ 32, v0x14683db30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14683e4c0_0 .net "bubble_if", 0 0, L_0x128069180;  alias, 1 drivers
v0x14683e560_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14683e600_0 .net "new_pc", 31 0, v0x1468368b0_0;  alias, 1 drivers
v0x14683e690_0 .net "pc", 31 0, v0x14683e0f0_0;  alias, 1 drivers
L_0x128068010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14683e7a0_0 .net "pc_incre", 31 0, L_0x128068010;  1 drivers
v0x14683e840_0 .net "pc_plus4", 31 0, L_0x146845d90;  alias, 1 drivers
v0x14683e910_0 .net "pc_plus4_inn", 31 0, v0x14683db30_0;  1 drivers
v0x14683e9f0_0 .net "pc_src", 0 0, v0x146836bd0_0;  alias, 1 drivers
v0x14683eb00_0 .net "rst", 0 0, v0x146849b10_0;  alias, 1 drivers
v0x14683ec10_0 .net "stall_if", 0 0, L_0x146851cc0;  alias, 1 drivers
S_0x14683d640 .scope module, "IF_ADD" "Adder" 25 32, 26 1 0, S_0x14683d390;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x14683d800 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x14683d9b0_0 .net "op_num1", 31 0, v0x14683e0f0_0;  alias, 1 drivers
v0x14683daa0_0 .net "op_num2", 31 0, L_0x128068010;  alias, 1 drivers
v0x14683db30_0 .var "res", 31 0;
E_0x14683d970 .event edge, v0x14683be70_0, v0x14683daa0_0;
S_0x14683dbc0 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x14683d390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x14683dec0_0 .net "bubble_if", 0 0, L_0x128069180;  alias, 1 drivers
v0x14683df70_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14683e000_0 .net "new_pc", 31 0, v0x1468368b0_0;  alias, 1 drivers
v0x14683e0f0_0 .var "pc", 31 0;
v0x14683e180_0 .net "pc_plus4", 31 0, v0x14683db30_0;  alias, 1 drivers
v0x14683e250_0 .net "pc_src", 0 0, v0x146836bd0_0;  alias, 1 drivers
v0x14683e2e0_0 .net "rst", 0 0, v0x146849b10_0;  alias, 1 drivers
v0x14683e390_0 .net "stall_if", 0 0, L_0x146851cc0;  alias, 1 drivers
E_0x14683de90 .event posedge, v0x146824840_0, v0x146815450_0;
S_0x14683ed00 .scope module, "mem_module" "MEM_MODULE" 6 190, 28 2 0, S_0x146816870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x14683ef80_0 .net "load_type", 2 0, L_0x14684fd80;  alias, 1 drivers
v0x14683f040_0 .var "mem2reg_data", 31 0;
v0x14683f0e0_0 .net "mem_read", 0 0, L_0x14684f5c0;  alias, 1 drivers
v0x14683f170_0 .net "mem_read_data", 31 0, L_0x146852580;  alias, 1 drivers
v0x14683f220_0 .var "temp", 31 0;
E_0x14683ef20 .event edge, v0x146819100_0, v0x14683ef80_0, v0x146815fe0_0, v0x14683f220_0;
S_0x14683f330 .scope module, "mem_wb" "MEM_WB" 6 204, 29 2 0, S_0x146816870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x146843720_0 .net "alu_result_mem", 31 0, L_0x14684ed80;  alias, 1 drivers
v0x1468437b0_0 .net "alu_result_wb", 31 0, L_0x1468507d0;  alias, 1 drivers
v0x146843850_0 .net "bubble_wb", 0 0, L_0x128069210;  alias, 1 drivers
v0x146843a00_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146843a90_0 .net "imm_mem", 31 0, L_0x14684f000;  alias, 1 drivers
v0x146843b60_0 .net "imm_wb", 31 0, L_0x146850970;  alias, 1 drivers
v0x146843bf0_0 .net "mem2reg_data_mem", 31 0, v0x14683f040_0;  alias, 1 drivers
v0x146843c80_0 .net "mem2reg_data_wb", 31 0, L_0x146850670;  alias, 1 drivers
v0x146843d10_0 .net "nxpc_wb", 31 0, o0x128039b20;  alias, 0 drivers
v0x146843e20_0 .net "pc_plus4_mem", 31 0, L_0x14684eea0;  alias, 1 drivers
v0x146843eb0_0 .net "pc_plus4_wb", 31 0, L_0x146850b10;  alias, 1 drivers
v0x146843f60_0 .net "rd_mem", 4 0, L_0x14684f880;  alias, 1 drivers
v0x146843ff0_0 .net "rd_wb", 4 0, L_0x146850cb0;  alias, 1 drivers
v0x146844080_0 .net "reg_src_mem", 1 0, L_0x14684fa70;  alias, 1 drivers
v0x146844110_0 .net "reg_src_wb", 1 0, L_0x146850510;  alias, 1 drivers
v0x1468441a0_0 .net "reg_write_mem", 0 0, L_0x14684f460;  alias, 1 drivers
v0x146844230_0 .net "reg_write_wb", 0 0, L_0x146850e10;  alias, 1 drivers
v0x1468443c0_0 .net "stall_wb", 0 0, L_0x128069138;  alias, 1 drivers
S_0x14683f730 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x14683f330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x14683f900 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1468507d0 .functor BUFZ 32, v0x14683fe00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14683fac0_0 .net "bubble", 0 0, L_0x128069210;  alias, 1 drivers
v0x14683fb80_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x14683fc10_0 .net "data_in", 31 0, L_0x14684ed80;  alias, 1 drivers
v0x14683fca0_0 .net "data_out", 31 0, L_0x1468507d0;  alias, 1 drivers
v0x14683fd30_0 .net "data_out_wire", 31 0, v0x14683fe00_0;  1 drivers
v0x14683fe00_0 .var "data_reg", 31 0;
L_0x128068f40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14683fea0_0 .net "default_val", 31 0, L_0x128068f40;  1 drivers
v0x14683ff50_0 .net "stall", 0 0, L_0x128069138;  alias, 1 drivers
S_0x146840060 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x14683f330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x146840230 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x146850970 .functor BUFZ 32, v0x146840740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1468403f0_0 .net "bubble", 0 0, L_0x128069210;  alias, 1 drivers
v0x1468404c0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146840550_0 .net "data_in", 31 0, L_0x14684f000;  alias, 1 drivers
v0x1468405e0_0 .net "data_out", 31 0, L_0x146850970;  alias, 1 drivers
v0x146840670_0 .net "data_out_wire", 31 0, v0x146840740_0;  1 drivers
v0x146840740_0 .var "data_reg", 31 0;
L_0x128068f88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1468407d0_0 .net "default_val", 31 0, L_0x128068f88;  1 drivers
v0x146840870_0 .net "stall", 0 0, L_0x128069138;  alias, 1 drivers
S_0x1468409b0 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x14683f330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x146840b70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x146850670 .functor BUFZ 32, v0x146841020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146840d30_0 .net "bubble", 0 0, L_0x128069210;  alias, 1 drivers
v0x146840dc0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146840e50_0 .net "data_in", 31 0, v0x14683f040_0;  alias, 1 drivers
v0x146840ee0_0 .net "data_out", 31 0, L_0x146850670;  alias, 1 drivers
v0x146840f70_0 .net "data_out_wire", 31 0, v0x146841020_0;  1 drivers
v0x146841020_0 .var "data_reg", 31 0;
L_0x128068ef8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1468410d0_0 .net "default_val", 31 0, L_0x128068ef8;  1 drivers
v0x146841180_0 .net "stall", 0 0, L_0x128069138;  alias, 1 drivers
S_0x1468412a0 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x14683f330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x146841460 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x146850b10 .functor BUFZ 32, v0x146841960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1468415f0_0 .net "bubble", 0 0, L_0x128069210;  alias, 1 drivers
v0x146841690_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146841730_0 .net "data_in", 31 0, L_0x14684eea0;  alias, 1 drivers
v0x146841800_0 .net "data_out", 31 0, L_0x146850b10;  alias, 1 drivers
v0x146841890_0 .net "data_out_wire", 31 0, v0x146841960_0;  1 drivers
v0x146841960_0 .var "data_reg", 31 0;
L_0x128068fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146841a00_0 .net "default_val", 31 0, L_0x128068fd0;  1 drivers
v0x146841ab0_0 .net "stall", 0 0, L_0x128069138;  alias, 1 drivers
S_0x146841c30 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x14683f330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x146841df0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x146850cb0 .functor BUFZ 5, v0x1468422b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x146841f80_0 .net "bubble", 0 0, L_0x128069210;  alias, 1 drivers
v0x146842020_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x1468420c0_0 .net "data_in", 4 0, L_0x14684f880;  alias, 1 drivers
v0x146842150_0 .net "data_out", 4 0, L_0x146850cb0;  alias, 1 drivers
v0x1468421e0_0 .net "data_out_wire", 4 0, v0x1468422b0_0;  1 drivers
v0x1468422b0_0 .var "data_reg", 4 0;
L_0x128069018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x146842340_0 .net "default_val", 4 0, L_0x128069018;  1 drivers
v0x1468423f0_0 .net "stall", 0 0, L_0x128069138;  alias, 1 drivers
S_0x146842510 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x14683f330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x1468426d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x146850510 .functor BUFZ 2, v0x146842b90_0, C4<00>, C4<00>, C4<00>;
v0x146842860_0 .net "bubble", 0 0, L_0x128069210;  alias, 1 drivers
v0x146842900_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x1468429a0_0 .net "data_in", 1 0, L_0x14684fa70;  alias, 1 drivers
v0x146842a30_0 .net "data_out", 1 0, L_0x146850510;  alias, 1 drivers
v0x146842ac0_0 .net "data_out_wire", 1 0, v0x146842b90_0;  1 drivers
v0x146842b90_0 .var "data_reg", 1 0;
L_0x128068eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146842c30_0 .net "default_val", 1 0, L_0x128068eb0;  1 drivers
v0x146842ce0_0 .net "stall", 0 0, L_0x128069138;  alias, 1 drivers
S_0x146842e00 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x14683f330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x146842fc0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x146850e10 .functor BUFZ 1, v0x1468434c0_0, C4<0>, C4<0>, C4<0>;
v0x146843150_0 .net "bubble", 0 0, L_0x128069210;  alias, 1 drivers
v0x1468431f0_0 .net "clk", 0 0, v0x1468499f0_0;  alias, 1 drivers
v0x146843290_0 .net "data_in", 0 0, L_0x14684f460;  alias, 1 drivers
v0x1468433a0_0 .net "data_out", 0 0, L_0x146850e10;  alias, 1 drivers
v0x146843430_0 .net "data_out_wire", 0 0, v0x1468434c0_0;  1 drivers
v0x1468434c0_0 .var "data_reg", 0 0;
L_0x128069060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146843550_0 .net "default_val", 0 0, L_0x128069060;  1 drivers
v0x146843600_0 .net "stall", 0 0, L_0x128069138;  alias, 1 drivers
S_0x146844670 .scope module, "wb_module" "WB_MODULE" 6 222, 30 2 0, S_0x146816870;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x14683f4f0_0 .net "alu_result", 31 0, L_0x1468507d0;  alias, 1 drivers
v0x146844970_0 .net "imm", 31 0, L_0x146850970;  alias, 1 drivers
v0x146844a50_0 .net "mem2reg_data", 31 0, L_0x146850670;  alias, 1 drivers
v0x146844b20_0 .net "nxpc", 31 0, o0x128039b20;  alias, 0 drivers
v0x146844bb0_0 .net "pc_plus4", 31 0, L_0x146850b10;  alias, 1 drivers
v0x146844cc0_0 .net "reg_src", 1 0, L_0x146850510;  alias, 1 drivers
v0x146844d90_0 .var "reg_write_data", 31 0;
E_0x146841b90/0 .event edge, v0x146842a30_0, v0x14683fca0_0, v0x146840ee0_0, v0x1468405e0_0;
E_0x146841b90/1 .event edge, v0x146841800_0;
E_0x146841b90 .event/or E_0x146841b90/0, E_0x146841b90/1;
    .scope S_0x14683dbc0;
T_0 ;
    %wait E_0x14683de90;
    %load/vec4 v0x14683e2e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x14683dec0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14683e0f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14683e390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14683e0f0_0;
    %assign/vec4 v0x14683e0f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14683e250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x14683e000_0;
    %assign/vec4 v0x14683e0f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x14683e180_0;
    %assign/vec4 v0x14683e0f0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14683d640;
T_1 ;
    %wait E_0x14683d970;
    %load/vec4 v0x14683d9b0_0;
    %load/vec4 v0x14683daa0_0;
    %add;
    %store/vec4 v0x14683db30_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14683b090;
T_2 ;
    %wait E_0x146815420;
    %load/vec4 v0x14683b870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x14683b6b0_0;
    %assign/vec4 v0x14683b740_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14683b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x14683b7d0_0;
    %assign/vec4 v0x14683b740_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x14683b510_0;
    %assign/vec4 v0x14683b740_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14683b980;
T_3 ;
    %wait E_0x146815420;
    %load/vec4 v0x14683c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x14683c010_0;
    %assign/vec4 v0x14683c0a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14683bd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x14683c130_0;
    %assign/vec4 v0x14683c0a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x14683be70_0;
    %assign/vec4 v0x14683c0a0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14683c2f0;
T_4 ;
    %wait E_0x146815420;
    %load/vec4 v0x14683caf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x14683c930_0;
    %assign/vec4 v0x14683c9c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14683c670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14683ca50_0;
    %assign/vec4 v0x14683c9c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x14683c790_0;
    %assign/vec4 v0x14683c9c0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1468358d0;
T_5 ;
    %wait E_0x146835ad0;
    %load/vec4 v0x146835ea0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x146835b40_0, 0, 3;
    %load/vec4 v0x146835ea0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x146835f80_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146835dc0_0, 0, 32;
    %load/vec4 v0x146835f80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146835c00_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146835c00_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x146835b40_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x146835b40_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x146835ea0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835dc0_0, 4, 12;
    %load/vec4 v0x146835dc0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x146835c00_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x146835ea0_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835dc0_0, 4, 5;
    %load/vec4 v0x146835dc0_0;
    %store/vec4 v0x146835c00_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x146835ea0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835dc0_0, 4, 7;
    %load/vec4 v0x146835ea0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835dc0_0, 4, 5;
    %load/vec4 v0x146835dc0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x146835c00_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x146835ea0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835dc0_0, 4, 12;
    %load/vec4 v0x146835dc0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x146835c00_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x146835ea0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835ca0_0, 4, 1;
    %load/vec4 v0x146835ea0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835ca0_0, 4, 6;
    %load/vec4 v0x146835ea0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835ca0_0, 4, 1;
    %load/vec4 v0x146835ea0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835ca0_0, 4, 4;
    %load/vec4 v0x146835ca0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835dc0_0, 4, 12;
    %load/vec4 v0x146835dc0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x146835c00_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x146835ea0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835dc0_0, 4, 20;
    %load/vec4 v0x146835dc0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x146835c00_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x146835ea0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835dc0_0, 4, 20;
    %load/vec4 v0x146835dc0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x146835c00_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x146835ea0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835d30_0, 4, 1;
    %load/vec4 v0x146835ea0_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835d30_0, 4, 8;
    %load/vec4 v0x146835ea0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835d30_0, 4, 1;
    %load/vec4 v0x146835ea0_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835d30_0, 4, 10;
    %load/vec4 v0x146835d30_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835dc0_0, 4, 20;
    %load/vec4 v0x146835dc0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x146835c00_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x146835ea0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146835dc0_0, 4, 12;
    %load/vec4 v0x146835dc0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x146835c00_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1468332c0;
T_6 ;
    %wait E_0x1468251c0;
    %load/vec4 v0x1468338b0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x146833e20_0, 0, 7;
    %load/vec4 v0x1468338b0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x1468337f0_0, 0, 3;
    %load/vec4 v0x1468338b0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x1468340e0_0, 0, 5;
    %load/vec4 v0x1468338b0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x146834170_0, 0, 5;
    %load/vec4 v0x1468338b0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x146833f80_0, 0, 5;
    %load/vec4 v0x1468337f0_0;
    %store/vec4 v0x146833970_0, 0, 3;
    %load/vec4 v0x146833e20_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1468336a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146834010_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x146833eb0_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1468336a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146834010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146833eb0_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1468336a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146834010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146833eb0_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1468336a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146833d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146834010_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x146833eb0_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146833c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1468336a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146833c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146834010_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x146833eb0_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1468336a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146834010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146833eb0_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1468336a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146834010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146833eb0_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1468336a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146834010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146833eb0_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1468336a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146833a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146834010_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x146833eb0_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1468336a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146833af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146833d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146834010_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x146833eb0_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x146832870;
T_7 ;
    %wait E_0x146825200;
    %load/vec4 v0x1468331d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146832c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146832cf0_0, 0, 1;
    %load/vec4 v0x146832ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x146832f60_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x146832f60_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146832c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146832cf0_0, 0, 1;
    %load/vec4 v0x146832ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x146832f60_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146832c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146832cf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146832c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146832cf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146832c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146832cf0_0, 0, 1;
    %load/vec4 v0x146832ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.43;
T_7.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.43;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.43;
T_7.38 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.43;
T_7.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.43;
T_7.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.43;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.43;
T_7.43 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146832c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146832cf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146832c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146832cf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146832c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146832cf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146832c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146832cf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146832dc0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x146836eb0;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x146837e90_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x146837e90_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x146837e90_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x146838340, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x146837e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x146837e90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x146836eb0;
T_9 ;
    %wait E_0x146837170;
    %load/vec4 v0x1468382a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x146838210_0;
    %load/vec4 v0x146838180_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146838340, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x146836040;
T_10 ;
    %wait E_0x1468363c0;
    %load/vec4 v0x1468366c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1468369d0_0;
    %load/vec4 v0x1468365b0_0;
    %add;
    %store/vec4 v0x1468368b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146836bd0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x146836770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x146836c60_0;
    %load/vec4 v0x1468365b0_0;
    %add;
    %store/vec4 v0x1468368b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146836bd0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x146836450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1468369d0_0;
    %load/vec4 v0x1468365b0_0;
    %add;
    %store/vec4 v0x146836940_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146836bd0_0, 0, 1;
    %load/vec4 v0x146836520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x146836af0_0;
    %store/vec4 v0x1468368b0_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x146836d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x146836940_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x146836af0_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x1468368b0_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x146836d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x146836940_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x146836af0_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x1468368b0_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x146836800_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x146836940_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x146836af0_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x1468368b0_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x146836800_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x146836940_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x146836af0_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x1468368b0_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x146836800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x146836940_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x146836af0_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x1468368b0_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x146836800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x146836940_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x146836af0_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x1468368b0_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146836bd0_0, 0, 1;
    %load/vec4 v0x146836af0_0;
    %store/vec4 v0x1468368b0_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x14682b230;
T_11 ;
    %wait E_0x146815420;
    %load/vec4 v0x14682ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x14682b7e0_0;
    %assign/vec4 v0x14682b8b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x14682b580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x14682b950_0;
    %assign/vec4 v0x14682b8b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x14682b6c0_0;
    %assign/vec4 v0x14682b8b0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14682bb20;
T_12 ;
    %wait E_0x146815420;
    %load/vec4 v0x14682c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x14682c0d0_0;
    %assign/vec4 v0x14682c1a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x14682be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x14682c240_0;
    %assign/vec4 v0x14682c1a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x14682bfb0_0;
    %assign/vec4 v0x14682c1a0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x146827b50;
T_13 ;
    %wait E_0x146815420;
    %load/vec4 v0x146828340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x146828180_0;
    %assign/vec4 v0x146828210_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x146827ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1468282a0_0;
    %assign/vec4 v0x146828210_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x146827fe0_0;
    %assign/vec4 v0x146828210_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14682ea00;
T_14 ;
    %wait E_0x146815420;
    %load/vec4 v0x14682f1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x14682efc0_0;
    %assign/vec4 v0x14682f060_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x14682ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x14682f110_0;
    %assign/vec4 v0x14682f060_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x14682eea0_0;
    %assign/vec4 v0x14682f060_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14682fbd0;
T_15 ;
    %wait E_0x146815420;
    %load/vec4 v0x146830380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x146830180_0;
    %assign/vec4 v0x146830220_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x14682ff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x1468302d0_0;
    %assign/vec4 v0x146830220_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x146830060_0;
    %assign/vec4 v0x146830220_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14682c410;
T_16 ;
    %wait E_0x146815420;
    %load/vec4 v0x14682cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x14682c9c0_0;
    %assign/vec4 v0x14682ca60_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x14682c760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x14682cb10_0;
    %assign/vec4 v0x14682ca60_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x14682c8a0_0;
    %assign/vec4 v0x14682ca60_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14682dea0;
T_17 ;
    %wait E_0x146815420;
    %load/vec4 v0x14682e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x14682e5b0_0;
    %assign/vec4 v0x14682e640_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x14682e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x14682e6d0_0;
    %assign/vec4 v0x14682e640_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x14682e490_0;
    %assign/vec4 v0x14682e640_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14682f2e0;
T_18 ;
    %wait E_0x146815420;
    %load/vec4 v0x14682fab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x14682f890_0;
    %assign/vec4 v0x14682f960_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x14682f630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x14682fa00_0;
    %assign/vec4 v0x14682f960_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x14682f770_0;
    %assign/vec4 v0x14682f960_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1468267c0;
T_19 ;
    %wait E_0x146815420;
    %load/vec4 v0x146826fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x146826d80_0;
    %assign/vec4 v0x146826e50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x146826b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x146826ef0_0;
    %assign/vec4 v0x146826e50_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x146826c60_0;
    %assign/vec4 v0x146826e50_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x146828460;
T_20 ;
    %wait E_0x146815420;
    %load/vec4 v0x146828c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x146828a10_0;
    %assign/vec4 v0x146828ae0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1468287b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x146828b80_0;
    %assign/vec4 v0x146828ae0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x1468288f0_0;
    %assign/vec4 v0x146828ae0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14682cce0;
T_21 ;
    %wait E_0x146815420;
    %load/vec4 v0x14682d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x14682d290_0;
    %assign/vec4 v0x14682d360_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x14682d030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x14682d400_0;
    %assign/vec4 v0x14682d360_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x14682d170_0;
    %assign/vec4 v0x14682d360_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14682a940;
T_22 ;
    %wait E_0x146815420;
    %load/vec4 v0x14682b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x14682aef0_0;
    %assign/vec4 v0x14682afc0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x14682ac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x14682b060_0;
    %assign/vec4 v0x14682afc0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x14682add0_0;
    %assign/vec4 v0x14682afc0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14682d5d0;
T_23 ;
    %wait E_0x146815420;
    %load/vec4 v0x14682dd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x14682db80_0;
    %assign/vec4 v0x14682dc20_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x14682d920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x14682dcd0_0;
    %assign/vec4 v0x14682dc20_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x14682da60_0;
    %assign/vec4 v0x14682dc20_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x146829640;
T_24 ;
    %wait E_0x146815420;
    %load/vec4 v0x146829e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x146829ce0_0;
    %assign/vec4 v0x146829d70_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x146829990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x146829e00_0;
    %assign/vec4 v0x146829d70_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x146829bc0_0;
    %assign/vec4 v0x146829d70_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1468255d0;
T_25 ;
    %wait E_0x146815420;
    %load/vec4 v0x146825d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x146825b90_0;
    %assign/vec4 v0x146825c20_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x146825950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x146825cb0_0;
    %assign/vec4 v0x146825c20_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x146825a70_0;
    %assign/vec4 v0x146825c20_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1468270c0;
T_26 ;
    %wait E_0x146815420;
    %load/vec4 v0x1468279d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1468277e0_0;
    %assign/vec4 v0x1468278b0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x146827410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x146827940_0;
    %assign/vec4 v0x1468278b0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x14681abb0_0;
    %assign/vec4 v0x1468278b0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14682a090;
T_27 ;
    %wait E_0x146815420;
    %load/vec4 v0x14682a820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x14682a620_0;
    %assign/vec4 v0x14682a6c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x14682a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x14682a770_0;
    %assign/vec4 v0x14682a6c0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x14682a500_0;
    %assign/vec4 v0x14682a6c0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x146825e70;
T_28 ;
    %wait E_0x146815420;
    %load/vec4 v0x146826680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x146826480_0;
    %assign/vec4 v0x146826550_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x146826200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x1468265e0_0;
    %assign/vec4 v0x146826550_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x146826360_0;
    %assign/vec4 v0x146826550_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x146828d50;
T_29 ;
    %wait E_0x146815420;
    %load/vec4 v0x146829520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x146829300_0;
    %assign/vec4 v0x1468293d0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1468290a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x146829470_0;
    %assign/vec4 v0x1468293d0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x1468291e0_0;
    %assign/vec4 v0x1468293d0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x14681ef70;
T_30 ;
    %wait E_0x14681f1b0;
    %load/vec4 v0x14681f4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x14681f200_0;
    %store/vec4 v0x14681f430_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x14681f200_0;
    %store/vec4 v0x14681f430_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x14681f2c0_0;
    %store/vec4 v0x14681f430_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x14681f370_0;
    %store/vec4 v0x14681f430_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14681f650;
T_31 ;
    %wait E_0x14681f890;
    %load/vec4 v0x14681fbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x14681f8e0_0;
    %store/vec4 v0x14681fb20_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x14681f8e0_0;
    %store/vec4 v0x14681fb20_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x14681f990_0;
    %store/vec4 v0x14681fb20_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x14681fa50_0;
    %store/vec4 v0x14681fb20_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14681e480;
T_32 ;
    %wait E_0x14681e6b0;
    %load/vec4 v0x14681e950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14681e860_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14681ead0_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x14681e700_0;
    %load/vec4 v0x14681e7b0_0;
    %add;
    %store/vec4 v0x14681e860_0, 0, 32;
    %load/vec4 v0x14681e860_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14681ead0_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x14681e700_0;
    %ix/getv 4, v0x14681e7b0_0;
    %shiftl 4;
    %store/vec4 v0x14681e860_0, 0, 32;
    %load/vec4 v0x14681e860_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14681ead0_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x14681e700_0;
    %load/vec4 v0x14681e7b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x14681e860_0, 0, 32;
    %load/vec4 v0x14681e860_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14681ead0_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x14681e700_0;
    %load/vec4 v0x14681e7b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x14681e860_0, 0, 32;
    %load/vec4 v0x14681e860_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14681ead0_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x14681e700_0;
    %load/vec4 v0x14681e7b0_0;
    %xor;
    %store/vec4 v0x14681e860_0, 0, 32;
    %load/vec4 v0x14681e860_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14681ead0_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x14681e700_0;
    %ix/getv 4, v0x14681e7b0_0;
    %shiftr 4;
    %store/vec4 v0x14681e860_0, 0, 32;
    %load/vec4 v0x14681e860_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14681ead0_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x14681e700_0;
    %load/vec4 v0x14681e7b0_0;
    %or;
    %store/vec4 v0x14681e860_0, 0, 32;
    %load/vec4 v0x14681e860_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14681ead0_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x14681e700_0;
    %load/vec4 v0x14681e7b0_0;
    %and;
    %store/vec4 v0x14681e860_0, 0, 32;
    %load/vec4 v0x14681e860_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14681ead0_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x14681e700_0;
    %load/vec4 v0x14681e7b0_0;
    %sub;
    %store/vec4 v0x14681e860_0, 0, 32;
    %load/vec4 v0x14681e860_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14681ead0_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x14681e700_0;
    %ix/getv 4, v0x14681e7b0_0;
    %shiftr/s 4;
    %store/vec4 v0x14681e860_0, 0, 32;
    %load/vec4 v0x14681e860_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x14681ead0_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x14681e700_0;
    %load/vec4 v0x14681e7b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x14681ea00_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x146817040;
T_33 ;
    %wait E_0x146815420;
    %load/vec4 v0x146817840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x146817610_0;
    %assign/vec4 v0x1468176e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1468173a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x146817790_0;
    %assign/vec4 v0x1468176e0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x1468174f0_0;
    %assign/vec4 v0x1468176e0_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x146819e60;
T_34 ;
    %wait E_0x146815420;
    %load/vec4 v0x14681a600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x14681a3f0_0;
    %assign/vec4 v0x14681a4a0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x14681a190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x14681a550_0;
    %assign/vec4 v0x14681a4a0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x14681a2d0_0;
    %assign/vec4 v0x14681a4a0_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x146817970;
T_35 ;
    %wait E_0x146815420;
    %load/vec4 v0x146818140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x146817f50_0;
    %assign/vec4 v0x146817fe0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x146817cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x146818090_0;
    %assign/vec4 v0x146817fe0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x146817e30_0;
    %assign/vec4 v0x146817fe0_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x14681c3e0;
T_36 ;
    %wait E_0x146815420;
    %load/vec4 v0x14681cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x14681c930_0;
    %assign/vec4 v0x14681c9e0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x14681c6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x14681ca90_0;
    %assign/vec4 v0x14681c9e0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x14681c810_0;
    %assign/vec4 v0x14681c9e0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1468194c0;
T_37 ;
    %wait E_0x146815420;
    %load/vec4 v0x146819ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x146819a90_0;
    %assign/vec4 v0x146819b80_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x146819850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x146819c30_0;
    %assign/vec4 v0x146819b80_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x146819970_0;
    %assign/vec4 v0x146819b80_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x14681b960;
T_38 ;
    %wait E_0x146815420;
    %load/vec4 v0x14681c1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x14681c040_0;
    %assign/vec4 v0x14681c0d0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x14681bcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x14681c160_0;
    %assign/vec4 v0x14681c0d0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x14681bf20_0;
    %assign/vec4 v0x14681c0d0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x146818be0;
T_39 ;
    %wait E_0x146815420;
    %load/vec4 v0x1468193a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x146819190_0;
    %assign/vec4 v0x146819240_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x146818f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x1468192f0_0;
    %assign/vec4 v0x146819240_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x146819070_0;
    %assign/vec4 v0x146819240_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x146818250;
T_40 ;
    %wait E_0x146815420;
    %load/vec4 v0x146818aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x146818870_0;
    %assign/vec4 v0x146818940_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1468185f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x1468189f0_0;
    %assign/vec4 v0x146818940_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x146818750_0;
    %assign/vec4 v0x146818940_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x14681a720;
T_41 ;
    %wait E_0x146815420;
    %load/vec4 v0x14681af80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x14681add0_0;
    %assign/vec4 v0x14681ae60_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x14681aa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x14681aef0_0;
    %assign/vec4 v0x14681ae60_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x14681acb0_0;
    %assign/vec4 v0x14681ae60_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x14681b080;
T_42 ;
    %wait E_0x146815420;
    %load/vec4 v0x14681b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x14681b630_0;
    %assign/vec4 v0x14681b6e0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x14681b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x14681b790_0;
    %assign/vec4 v0x14681b6e0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x14681b510_0;
    %assign/vec4 v0x14681b6e0_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x14683ed00;
T_43 ;
    %wait E_0x14683ef20;
    %load/vec4 v0x14683f0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14683f040_0, 0, 32;
    %load/vec4 v0x14683ef80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14683f040_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x14683f170_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14683f220_0, 4, 8;
    %load/vec4 v0x14683f220_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x14683f040_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x14683f170_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14683f220_0, 4, 8;
    %load/vec4 v0x14683f220_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14683f040_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x14683f170_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14683f220_0, 4, 16;
    %load/vec4 v0x14683f220_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x14683f040_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x14683f170_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14683f220_0, 4, 16;
    %load/vec4 v0x14683f220_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14683f040_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x14683f170_0;
    %store/vec4 v0x14683f040_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x146842510;
T_44 ;
    %wait E_0x146815420;
    %load/vec4 v0x146842ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x146842ac0_0;
    %assign/vec4 v0x146842b90_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x146842860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x146842c30_0;
    %assign/vec4 v0x146842b90_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x1468429a0_0;
    %assign/vec4 v0x146842b90_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1468409b0;
T_45 ;
    %wait E_0x146815420;
    %load/vec4 v0x146841180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x146840f70_0;
    %assign/vec4 v0x146841020_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x146840d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x1468410d0_0;
    %assign/vec4 v0x146841020_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x146840e50_0;
    %assign/vec4 v0x146841020_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x14683f730;
T_46 ;
    %wait E_0x146815420;
    %load/vec4 v0x14683ff50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x14683fd30_0;
    %assign/vec4 v0x14683fe00_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x14683fac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x14683fea0_0;
    %assign/vec4 v0x14683fe00_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x14683fc10_0;
    %assign/vec4 v0x14683fe00_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x146840060;
T_47 ;
    %wait E_0x146815420;
    %load/vec4 v0x146840870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x146840670_0;
    %assign/vec4 v0x146840740_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1468403f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x1468407d0_0;
    %assign/vec4 v0x146840740_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x146840550_0;
    %assign/vec4 v0x146840740_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x1468412a0;
T_48 ;
    %wait E_0x146815420;
    %load/vec4 v0x146841ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x146841890_0;
    %assign/vec4 v0x146841960_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1468415f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x146841a00_0;
    %assign/vec4 v0x146841960_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x146841730_0;
    %assign/vec4 v0x146841960_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x146841c30;
T_49 ;
    %wait E_0x146815420;
    %load/vec4 v0x1468423f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x1468421e0_0;
    %assign/vec4 v0x1468422b0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x146841f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x146842340_0;
    %assign/vec4 v0x1468422b0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x1468420c0_0;
    %assign/vec4 v0x1468422b0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x146842e00;
T_50 ;
    %wait E_0x146815420;
    %load/vec4 v0x146843600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x146843430_0;
    %assign/vec4 v0x1468434c0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x146843150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x146843550_0;
    %assign/vec4 v0x1468434c0_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x146843290_0;
    %assign/vec4 v0x1468434c0_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x146844670;
T_51 ;
    %wait E_0x146841b90;
    %load/vec4 v0x146844cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146844d90_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0x14683f4f0_0;
    %store/vec4 v0x146844d90_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0x146844a50_0;
    %store/vec4 v0x146844d90_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0x146844970_0;
    %store/vec4 v0x146844d90_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0x146844bb0_0;
    %store/vec4 v0x146844d90_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x146822650;
T_52 ;
    %wait E_0x146822940;
    %load/vec4 v0x146822c00_0;
    %load/vec4 v0x1468229a0_0;
    %and;
    %load/vec4 v0x146822b70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x146822b70_0;
    %load/vec4 v0x146822d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x146822cd0_0, 0, 2;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x146822c00_0;
    %load/vec4 v0x146822ae0_0;
    %and;
    %load/vec4 v0x146822b70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x146822b70_0;
    %load/vec4 v0x146822d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x146822cd0_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146822cd0_0, 0, 2;
T_52.3 ;
T_52.1 ;
    %load/vec4 v0x146822c00_0;
    %load/vec4 v0x1468229a0_0;
    %and;
    %load/vec4 v0x146822b70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x146822b70_0;
    %load/vec4 v0x146822ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x146822e20_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146822e20_0, 0, 2;
T_52.5 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x146821d00;
T_53 ;
    %wait E_0x146816d10;
    %load/vec4 v0x146822160_0;
    %load/vec4 v0x146821fd0_0;
    %load/vec4 v0x1468222e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1468223b0_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x146822250_0;
    %load/vec4 v0x146821fd0_0;
    %load/vec4 v0x1468222e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1468220c0_0;
    %load/vec4 v0x1468222e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1468223b0_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1468223b0_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x146822160_0;
    %load/vec4 v0x146821fd0_0;
    %load/vec4 v0x146822440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1468224f0_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x146822250_0;
    %load/vec4 v0x146821fd0_0;
    %load/vec4 v0x146822440_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1468220c0_0;
    %load/vec4 v0x146822440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1468224f0_0, 0, 2;
    %jmp T_53.7;
T_53.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1468224f0_0, 0, 2;
T_53.7 ;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x146804dd0;
T_54 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1468155a0_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x1468155a0_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1468155a0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x146815650, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1468155a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1468155a0_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 4 33 "$readmemh", "./test_codes/3_test_btype/rom_data.hex", v0x146815650 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x1468157a0;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1468163b0_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x1468157a0;
T_56 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1468161b0_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x1468161b0_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_56.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1468161b0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x146816260, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1468161b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1468161b0_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %vpi_call 5 41 "$readmemh", "./test_codes/3_test_btype/ram_data.hex", v0x146816260 {0 0 0};
    %vpi_func 5 42 "$fopen" 32, "ram3.txt", "w" {0 0 0};
    %store/vec4 v0x146816300_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x1468157a0;
T_57 ;
    %wait E_0x146815420;
    %load/vec4 v0x1468165b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x146816650_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v0x146816460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v0x146815f40_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x146815de0_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x146816260, 4, 5;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0x146816460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v0x146815f40_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x146815de0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x146816260, 4, 5;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x146816460_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_57.8, 4;
    %load/vec4 v0x146815f40_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x146815de0_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x146816260, 4, 5;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0x146816460_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_57.10, 4;
    %load/vec4 v0x146815f40_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x146815de0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x146816260, 4, 5;
T_57.10 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x146816650_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_57.12, 4;
    %load/vec4 v0x146816510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.14, 4;
    %load/vec4 v0x146815f40_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x146815de0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x146816260, 4, 5;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v0x146816510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.16, 4;
    %load/vec4 v0x146815f40_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x146815de0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x146816260, 4, 5;
T_57.16 ;
T_57.15 ;
    %jmp T_57.13;
T_57.12 ;
    %load/vec4 v0x146816650_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_57.18, 4;
    %load/vec4 v0x146815f40_0;
    %ix/getv 3, v0x146815de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146816260, 0, 4;
T_57.18 ;
T_57.13 ;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x1468157a0;
T_58 ;
    %wait E_0x146815420;
    %load/vec4 v0x146816090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1468161b0_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x1468161b0_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_58.3, 5;
    %vpi_call 5 152 "$fwrite", v0x146816300_0, "%8h\012", &A<v0x146816260, v0x1468161b0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1468161b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1468161b0_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x146804990;
T_59 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x146804990 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x146804990;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1468499f0_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x146804990;
T_61 ;
    %delay 1, 0;
    %load/vec4 v0x1468499f0_0;
    %inv;
    %store/vec4 v0x1468499f0_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x146804990;
T_62 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146849b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146849a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146849b10_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146849a80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146849a80_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
