Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec  8 17:04:05 2023
| Host         : ECEB-4022-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file finaltoplevel_control_sets_placed.rpt
| Design       : finaltoplevel
| Device       : xc7a75t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   283 |
|    Minimum number of control sets                        |   283 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   750 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   283 |
| >= 0 to < 4        |    42 |
| >= 4 to < 6        |    56 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     3 |
| >= 16              |   126 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1886 |          642 |
| No           | No                    | Yes                    |             191 |           63 |
| No           | Yes                   | No                     |             568 |          227 |
| Yes          | No                    | No                     |            1813 |          588 |
| Yes          | No                    | Yes                    |             271 |           69 |
| Yes          | Yes                   | No                     |             545 |          149 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  hostIF/rd_clk                          | trigIn53/eptrig[31]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                             | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  spi/clk                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  hostIF/rd_clk                          | wire4/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  spi/ClockGenerator1/FSM_Clk_BUFG       | frame_req_reg0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  spi/ILA_Clk                            | spi/mosi_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_BUFG                               | I2C_Test1/SCL_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                            | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                            | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  hostIF/rd_clk                          |                                                                                                                                                                                                                                                          | read_reset                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  hostIF/rd_clk                          | wire0/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/a0/pc0/flag_enable                                                                                                                                                                                                                    | hostIF/core0/core0/a0/pc0/internal_reset                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  hostIF/rd_clk                          | wire9/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  motor/CLK_200Hz_BUFG                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clkout                                 |                                                                                                                                                                                                                                                          | FIFO_for_Counter_BTPipe_Interface/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              3 |         3.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  hostIF/rd_clk                          |                                                                                                                                                                                                                                                          | hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  hostIF/rd_clk                          |                                                                                                                                                                                                                                                          | hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  hostIF/rd_clk                          |                                                                                                                                                                                                                                                          | hostIF/core0/core0/a0/c0/l40d74558a9789e6c998b44ab9d6b8ab8_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/a0/l90ce46b343647bab4d280b5afc506219                                                                                                                                                                                                  | hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/a0/p_0_in0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/lb6baf4ff3bf7fd83f0e79fbcb46cd849[3]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/FSM_sequential_l8ff940a6bfc33211f22a7ff95e39fe60[3]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                         |                2 |              4 |         2.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/FSM_sequential_l6d7b501652de6ba8ba55082874707b2a[4]_i_1_n_0                                                                                                                                                                           | hostIF/okHC[38]                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  hostIF/rd_clk                          | hostIF/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381                                                                                                                                                                                               | hostIF/okHC[38]                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  spi/ClockGenerator1/FSM_Clk_BUFG       | FSM_onehot_State[5]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  hostIF/rd_clk                          |                                                                                                                                                                                                                                                          | hostIF/core0/core0/a0/pc0/internal_reset                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  spi/ClockGenerator1/FSM_Clk_BUFG       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                          |                2 |              6 |         3.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                         |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                   |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                 | ila_sample12/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  hostIF/rd_clk                          | hostIF/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[6]_i_2_n_0                                                                                                                                                                                          | hostIF/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[6]_i_1_n_0                                                                                                                                                                         |                2 |              7 |         3.50 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                 | ila_sample12/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  hostIF/rd_clk                          | wire2/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  hostIF/rd_clk                          | hostIF/core0/core0/l350d3a095faafcfcc80a82d9f84ae4e0[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  hostIF/rd_clk                          | hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/l9f43dc9d3787a4c1395542a254aee157[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  spi/ClockGenerator1/FSM_Clk_BUFG       |                                                                                                                                                                                                                                                          | clear                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/l99ec1ebd2d898e73a64819e166db6b96[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                         |                2 |              8 |         4.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/lbe59f904be1e8440c2d6333521aaa29a[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/lbe9e64305a7a66df6a9cf6dc987a1803[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  hostIF/rd_clk                          |                                                                                                                                                                                                                                                          | hostIF/core0/core0/a0/l770e51175fa898662b06f9e3b71c7bff[7]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  hostIF/rd_clk                          | hostIF/core0/core0/la3c64aadb28b65d3d578c9e403522ecb                                                                                                                                                                                                     | hostIF/okHC[38]                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  hostIF/rd_clk                          | hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  spi/ClockGenerator1/FSM_Clk_BUFG       |                                                                                                                                                                                                                                                          | motor/counter[0]_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                            | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  hostIF/rd_clk                          | wire1/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  hostIF/rd_clk                          | wire5/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  hostIF/rd_clk                          | wire6/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  hostIF/rd_clk                          | wire7/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  hostIF/rd_clk                          | wire8/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  clk_BUFG                               | I2C_Test1/FSM_sequential_I2C_State[8]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                           | ila_sample12/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_2_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  hostIF/rd_clk                          | hostIF/core0/core0/a0/pc0/WE                                                                                                                                                                                                                             | hostIF/core0/core0/a0/pc0/internal_reset                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                 |                4 |             12 |         3.00 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_rd_en                                                                                                                                                                                 | hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en                                                                                                                                                                                 | hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  hostIF/rd_clk                          | hostIF/mmcm0_locked                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             13 |         2.17 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             13 |         1.86 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                 |                8 |             13 |         1.62 |
|  hostIF/rd_clk                          | hostIF/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_2_n_0                                                                                                                                                                                         | hostIF/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_1_n_0                                                                                                                                                                        |                5 |             14 |         2.80 |
|  clkout                                 |                                                                                                                                                                                                                                                          | read_reset                                                                                                                                                                                                                              |                4 |             15 |         3.75 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  hostIF/rd_clk                          | hostIF/core0/core0/a0/pc0/WE                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/a0/pc0/register_enable                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/a0/pc0/spm_enable                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/l436c8acfce09b790a2efb624a7c06514[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/lfa89f4c19946cfeedd23723568de9e12[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  spi/ClockGenerator1/FSM_Clk_BUFG       | counter_delay0                                                                                                                                                                                                                                           | counter_delay[15]_i_1_n_0                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                             |                4 |             16 |         4.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[15]_i_1_n_0                                                                                                                                                                 |                5 |             16 |         3.20 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                 |               11 |             16 |         1.45 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  hostIF/rd_clk                          | FIFO_for_Counter_BTPipe_Interface/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                           | read_reset                                                                                                                                                                                                                              |                3 |             20 |         6.67 |
|  hostIF/rd_clk                          | hostIF/core0/core0/l4f8cd1ab062f5571ff66db47e3d281bf[19]_i_1_n_0                                                                                                                                                                                         | hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  hostIF/rd_clk                          | hostIF/mmcm0_locked                                                                                                                                                                                                                                      | hostIF/core0/core0/l6f2981c23c5f98e0d9d0e1d5acd3307d[31]_i_1_n_0                                                                                                                                                                        |                5 |             21 |         4.20 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | spi/ClockGenerator1/clear                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  spi/clk                                |                                                                                                                                                                                                                                                          | spi/ClockGenerator1/ILA_Clk_0                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  hostIF/rd_clk                          |                                                                                                                                                                                                                                                          | hostIF/okHC[38]                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  spi/ILA_Clk                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |         3.44 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  hostIF/rd_clk                          | hostIF/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv_n_0                                                                                                                                                                                      | hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  hostIF/rd_clk                          | hostIF/core0/core0/lab8c81cec3709c0416d0acf79f37f087[31]_i_2_n_0                                                                                                                                                                                         | hostIF/core0/core0/lab8c81cec3709c0416d0acf79f37f087[31]_i_1_n_0                                                                                                                                                                        |                9 |             32 |         3.56 |
|  hostIF/rd_clk                          | hostIF/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_2_n_0                                                                                                                                                                                         | hostIF/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_1_n_0                                                                                                                                                                        |                9 |             32 |         3.56 |
|  hostIF/rd_clk                          | hostIF/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_2_n_0                                                                                                                                                                                         | hostIF/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_1_n_0                                                                                                                                                                        |                9 |             32 |         3.56 |
|  motor/CLK_200Hz_BUFG                   | motor/cyc_reg[7]_i_2_n_0                                                                                                                                                                                                                                 | motor/clear                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  hostIF/rd_clk                          | wire10/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                8 |             32 |         4.00 |
|  hostIF/rd_clk                          | hostIF/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  clkout                                 | FIFO_for_Counter_BTPipe_Interface/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                           | read_reset                                                                                                                                                                                                                              |               10 |             36 |         3.60 |
|  clkout                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             40 |         3.33 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             41 |         2.73 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |               15 |             42 |         2.80 |
|  clk_BUFG                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               20 |             50 |         2.50 |
|  hostIF/rd_clk                          | hostIF/core0/core0/le5e2e6110dd7478b8ed0143f21b04d30[56]_i_1_n_0                                                                                                                                                                                         | hostIF/okHC[38]                                                                                                                                                                                                                         |               15 |             57 |         3.80 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             59 |         3.28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             63 |         2.42 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                   |               33 |             66 |         2.00 |
|  spi/ILA_Clk                            | spi/en_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               18 |             72 |         4.00 |
|  spi/ILA_Clk                            | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  hostIF/rd_clk                          | hostIF/core0/core0/la3961964bfb74e16d8f10c3007437f68[44]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               42 |            140 |         3.33 |
|  hostIF/rd_clk                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               64 |            180 |         2.81 |
|  spi/ILA_Clk                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              512 |           1559 |         3.04 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


