Timing Analyzer report for quartus_compile
Thu Apr 27 14:52:00 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary 1 Slow vid1 100C Model
 15. Metastability Summary 1 Slow vid1 -40C Model
 16. Metastability Summary Slow 900mV 100C Model
 17. Metastability Summary Slow 900mV -40C Model
 18. Metastability Summary Fast 900mV 100C Model
 19. Metastability Summary Fast 900mV -40C Model
 20. Board Trace Model Assignments
 21. Input Transition Times
 22. Signal Integrity Metrics (Slow 900mv 100c Model)
 23. Setup Transfers
 24. Hold Transfers
 25. Recovery Transfers
 26. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           27. Command Info
           28. Summary of Paths
           29. Path #1: Setup slack is 0.013 
           30. Path #2: Setup slack is 0.025 
           31. Path #3: Setup slack is 0.033 
           32. Path #4: Setup slack is 0.039 
           33. Path #5: Setup slack is 0.040 
           34. Path #6: Setup slack is 0.040 
           35. Path #7: Setup slack is 0.042 
           36. Path #8: Setup slack is 0.042 
           37. Path #9: Setup slack is 0.042 
           38. Path #10: Setup slack is 0.042 
---- Hold Reports ----
     ---- clock Reports ----
           39. Command Info
           40. Summary of Paths
           41. Path #1: Hold slack is 0.001 
           42. Path #2: Hold slack is 0.002 
           43. Path #3: Hold slack is 0.006 
           44. Path #4: Hold slack is 0.006 
           45. Path #5: Hold slack is 0.007 
           46. Path #6: Hold slack is 0.008 
           47. Path #7: Hold slack is 0.008 
           48. Path #8: Hold slack is 0.008 
           49. Path #9: Hold slack is 0.008 
           50. Path #10: Hold slack is 0.009 
---- Recovery Reports ----
     ---- clock Reports ----
           51. Command Info
           52. Summary of Paths
           53. Path #1: Recovery slack is 0.060 
           54. Path #2: Recovery slack is 0.080 
           55. Path #3: Recovery slack is 0.080 
           56. Path #4: Recovery slack is 0.080 
           57. Path #5: Recovery slack is 0.088 
           58. Path #6: Recovery slack is 0.088 
           59. Path #7: Recovery slack is 0.088 
           60. Path #8: Recovery slack is 0.117 
           61. Path #9: Recovery slack is 0.117 
           62. Path #10: Recovery slack is 0.128 
---- Removal Reports ----
     ---- clock Reports ----
           63. Command Info
           64. Summary of Paths
           65. Path #1: Removal slack is 0.258 
           66. Path #2: Removal slack is 0.258 
           67. Path #3: Removal slack is 0.258 
           68. Path #4: Removal slack is 0.259 
           69. Path #5: Removal slack is 0.259 
           70. Path #6: Removal slack is 0.259 
           71. Path #7: Removal slack is 0.262 
           72. Path #8: Removal slack is 0.262 
           73. Path #9: Removal slack is 0.262 
           74. Path #10: Removal slack is 0.262 
 75. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      76. Unconstrained Paths Summary
      77. Clock Status Summary
     ---- Setup Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           80. Unconstrained Input Ports
           81. Unconstrained Output Ports
 82. Multicorner Timing Analysis Summary
 83. Design Assistant (Signoff) Results - 1 of 85 Rules Failed
 84. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
 85. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
 86. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 87. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 88. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 89. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 90. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 91. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 92. CDC-50011 - Combinational Logic Before Synchronizer Chain
 93. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
 94. CLK-30026 - Missing Clock Assignment
 95. CLK-30027 - Multiple Clock Assignments Found
 96. CLK-30028 - Invalid Generated Clock
 97. CLK-30029 - Invalid Clock Assignments
 98. CLK-30030 - PLL Setting Violation
 99. CLK-30033 - Invalid Clock Group Assignment
100. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
101. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
102. CLK-30042 - Incorrect Clock Group Type
103. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
104. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
105. RES-50001 - Asynchronous Reset Is Not Synchronized
106. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
107. RES-50003 - Asynchronous Reset with Insufficient Constraints
108. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
109. TMC-20011 - Missing Input Delay Constraint
110. TMC-20012 - Missing Output Delay Constraint
111. TMC-20013 - Partial Input Delay
112. TMC-20014 - Partial Output Delay
113. TMC-20015 - Inconsistent Min-Max Delay
114. TMC-20016 - Invalid Reference Pin
115. TMC-20017 - Loops Detected
116. TMC-20019 - Partial Multicycle Assignment
117. TMC-20022 - Incomplete I/O Delay Assignment
118. TMC-20023 - Invalid Set Net Delay Assignment
119. TMC-20027 - Collection Filter Matching Multiple Types
120. TMC-30041 - Constraint with Invalid Clock Reference
121. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
122. CLK-30031 - Input Delay Assigned to Clock
123. FLP-10000 - Physical RAM with Utilization Below Threshold
124. LNT-30023 - Reset Nets with Polarity Conflict
125. TMC-20018 - Latches Detected
126. TMC-20021 - Partial Min-Max Delay Assignment
127. TMC-20024 - Synchronous Data Delay Assignment
128. TMC-20026 - Empty Collection Due To Unmatched Filter
129. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
130. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
131. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
132. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
133. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
134. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
135. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
136. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
137. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
138. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
139. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
140. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
141. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
142. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
143. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
144. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
145. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
146. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
147. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
148. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
149. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
150. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
151. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
152. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
153. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
154. CDC-50101 - Intra-Clock False Path Synchronizer
155. CDC-50102 - Synchronizer after CDC Topology with Control Signal
156. CLK-30032 - Improper Clock Targets
157. FLP-40006 - Pipelining Registers That Might Be Recoverable
158. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
159. RES-50010 - Reset Synchronizer Chains with Constant Output
160. RES-50101 - Intra-Clock False Path Reset Synchronizer
161. TMC-20020 - Invalid Multicycle Assignment
162. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
163. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
164. TMC-20552 - User Selected Duplication Candidate was Rejected
165. TMC-20601 - Registers with High Immediate Fan-Out Tension
166. TMC-20602 - Registers with High Timing Path Endpoint Tension
167. TMC-20603 - Registers with High Immediate Fan-Out Span
168. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Stratix 10                                        ;
; Device                ; 1SX280HH3F55I1VG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Thu Apr 27 14:51:53 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/matvec/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                      ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Fail        ;
;   Setup Summary                                      ; Pass        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Pass        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Not Found   ;
;   Recovery Data Delay Summary                        ; Not Found   ;
;   Minimum Pulse Width Summary                        ; Fail        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Pass        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
+------------------------------------------------------+-------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+----------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                     ;
+-------------+-----------------+------------+---------------------------------------------------+---------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                              ; Worst-Case Operating Conditions ;
+-------------+-----------------+------------+---------------------------------------------------+---------------------------------+
; 1069.52 MHz ; 802.57 MHz      ; clock      ; limit due to high minimum pulse width restriction ; Slow 900mV 100C Model           ;
+-------------+-----------------+------------+---------------------------------------------------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 -40C Model
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Setup Summary                                                                        ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.013 ; 0.000         ; 0                  ; 1 Slow vid1 -40C Model          ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 -40C Model
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.001 ; 0.000         ; 0                  ; Slow 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 -40C Model
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Recovery Summary                                                                     ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.060 ; 0.000         ; 0                  ; 1 Slow vid1 -40C Model          ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 -40C Model
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.258 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 -40C Model
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.123 ; -0.251        ; 3                  ; High Pulse ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 -40C Model
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


------------------------------------------------
; Metastability Summary 1 Slow vid1 100C Model ;
------------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 71
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.306 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



------------------------------------------------
; Metastability Summary 1 Slow vid1 -40C Model ;
------------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 71
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.159 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 71
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.236 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 71
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.173 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 71
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.442 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 71
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.575 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------------------+
; Input Transition Times                                                            ;
+--------------------------------+--------------+-----------------+-----------------+
; Pin                            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------------------+--------------+-----------------+-----------------+
; ~ALTERA_AS_DATA1~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO0,ALTERA_MSEL0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA2~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA0~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_CLK~                ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO2,ALTERA_MSEL1~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO1,ALTERA_MSEL2~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA3~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO3~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+--------------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 3032     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.013            ; Slow vid1 -40C Model            ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 3056     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.001            ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 213      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.060            ; Slow vid1 -40C Model            ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 213      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.258            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.013 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 -40C Model
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.013 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~LAB_RE_X137_Y215_N0_I36_dff                                                                                                                                                          ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                    ; clock        ; clock       ; 1.000        ; -0.049     ; 1.054      ; 1 Slow vid1 -40C Model          ;
; 0.025 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]~LAB_RE_X147_Y223_N0_I68_dff                                                                                                                                                   ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.count_at_target                                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; -0.061     ; 1.030      ; 1 Slow vid1 -40C Model          ;
; 0.033 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~LAB_RE_X163_Y221_N0_I63_dff_Duplicate                                                                                                                                                                                             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                    ; clock        ; clock       ; 1.000        ; -0.044     ; 1.029      ; 1 Slow vid1 -40C Model          ;
; 0.039 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                ; clock        ; clock       ; 1.000        ; -0.032     ; 1.001      ; 1 Slow vid1 -40C Model          ;
; 0.040 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                  ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                         ; clock        ; clock       ; 1.000        ; -0.009     ; 0.737      ; 1 Slow vid1 -40C Model          ;
; 0.040 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2_ERTM ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]~ERTM ; clock        ; clock       ; 1.000        ; -0.010     ; 0.757      ; 1 Slow vid1 -40C Model          ;
; 0.042 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                  ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                         ; clock        ; clock       ; 1.000        ; -0.009     ; 0.737      ; 1 Slow vid1 -40C Model          ;
; 0.042 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I8_dff                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                              ; clock        ; clock       ; 1.000        ; -0.046     ; 1.017      ; 1 Slow vid1 -40C Model          ;
; 0.042 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                      ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                             ; clock        ; clock       ; 1.000        ; -0.009     ; 0.735      ; 1 Slow vid1 -40C Model          ;
; 0.042 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                      ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                             ; clock        ; clock       ; 1.000        ; -0.009     ; 0.735      ; 1 Slow vid1 -40C Model          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 0.013 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~LAB_RE_X137_Y215_N0_I36_dff ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 2.485                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 2.498                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.013                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.049 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.054  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.376       ; 96         ; 0.000 ; 1.176 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.366       ; 35         ; 0.175 ; 0.191 ;
;    Cell                ;        ; 6     ; 0.296       ; 28         ; 0.000 ; 0.192 ;
;    uTco                ;        ; 1     ; 0.392       ; 37         ; 0.392 ; 0.392 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.072       ; 96         ; 0.000 ; 0.902 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; Element Type          ; Element                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;                       ; launch edge time                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;                       ; time borrowed                                                                                                                                                                                                                                                                                                          ;
; 1.431   ; 1.431   ;    ;        ;        ;                       ;                       ; clock path                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;                       ; source latency                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell    ; clock                                                                                                                                                                                                                                                                                                                  ;
;   0.200 ;   0.200 ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell    ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                          ;
;   0.255 ;   0.055 ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                        ;
;   0.255 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ; N/A                   ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   0.255 ;   0.000 ; RR ; CELL   ; 2455   ; Boundary Port         ; N/A                   ; matvec_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   1.431 ;   1.176 ; RR ; IC     ; 1      ; R10_X136_Y215_N0_I19  ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~LAB_RE_X137_Y215_N0_I36_dff|clk ;
;   1.431 ;   0.000 ; RR ; CELL   ; 1      ; R10_X136_Y215_N0_I19  ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~LAB_RE_X137_Y215_N0_I36_dff     ;
; 2.485   ; 1.054   ;    ;        ;        ;                       ;                       ; data path                                                                                                                                                                                                                                                                                                              ;
;   1.823 ;   0.392 ; RR ; uTco   ; 1      ; R10_X136_Y215_N0_I19  ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~LAB_RE_X137_Y215_N0_I36_dff|q   ;
;   1.998 ;   0.175 ; RR ; IC     ; 1      ; LABCELL_X137_Y215_N27 ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~3|datab                                                                                  ;
;   2.030 ;   0.032 ; RR ; CELL   ; 1      ; LABCELL_X137_Y215_N27 ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~3|combout                                                                                ;
;   2.030 ;   0.000 ; RR ; CELL   ; 2      ; FF_X137_Y215_N29      ; Bypassed ALM Register ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~.comb|d                                                                     ;
;   2.102 ;   0.072 ; RR ; CELL   ; 3      ; FF_X137_Y215_N29      ; Bypassed ALM Register ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~.comb|q                                                                     ;
;   2.293 ;   0.191 ; RR ; IC     ; 1      ; LABCELL_X137_Y215_N39 ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i69~0|datab                                                                                  ;
;   2.485 ;   0.192 ; RF ; CELL   ; 1      ; LABCELL_X137_Y215_N39 ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i69~0|combout                                                                                ;
;   2.485 ;   0.000 ; FF ; CELL   ; 1      ; FF_X137_Y215_N41      ; ALM Register          ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target|d                                                                  ;
;   2.485 ;   0.000 ; FF ; CELL   ; 1      ; FF_X137_Y215_N41      ; ALM Register          ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                    ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                         ;
; 2.382   ; 1.382   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                   ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                           ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                         ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                 ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                       ;
;   2.118 ;   0.902 ; RR ; IC   ; 1      ; FF_X137_Y215_N41      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target|clk ;
;   2.118 ;   0.000 ; RR ; CELL ; 1      ; FF_X137_Y215_N41      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target     ;
;   2.382 ;   0.264 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                 ;
; 2.498   ; 0.116   ;    ; uTsu ; 1      ; FF_X137_Y215_N41      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 0.025 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]~LAB_RE_X147_Y223_N0_I68_dff ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.count_at_target                    ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.432                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.457                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.025                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.061 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.030  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.347       ; 96         ; 0.000 ; 1.147 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.368       ; 36         ; 0.169 ; 0.199 ;
;    Cell                ;        ; 6     ; 0.321       ; 31         ; 0.000 ; 0.194 ;
;    uTco                ;        ; 1     ; 0.341       ; 33         ; 0.341 ; 0.341 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.045       ; 96         ; 0.000 ; 0.875 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; Element Type          ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;                       ; launch edge time                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;                       ; time borrowed                                                                                                                                                                                                                                                                                                                 ;
; 1.402   ; 1.402   ;    ;        ;        ;                       ;                       ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;                       ; source latency                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell    ; clock                                                                                                                                                                                                                                                                                                                         ;
;   0.200 ;   0.200 ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell    ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                 ;
;   0.255 ;   0.055 ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                               ;
;   0.255 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ; N/A                   ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.255 ;   0.000 ; RR ; CELL   ; 2455   ; Boundary Port         ; N/A                   ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   1.402 ;   1.147 ; RR ; IC     ; 1      ; C2_X147_Y221_N0_I2    ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]~LAB_RE_X147_Y223_N0_I68_dff|clk ;
;   1.402 ;   0.000 ; RR ; CELL   ; 1      ; C2_X147_Y221_N0_I2    ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]~LAB_RE_X147_Y223_N0_I68_dff     ;
; 2.432   ; 1.030   ;    ;        ;        ;                       ;                       ; data path                                                                                                                                                                                                                                                                                                                     ;
;   1.743 ;   0.341 ; RR ; uTco   ; 1      ; C2_X147_Y221_N0_I2    ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]~LAB_RE_X147_Y223_N0_I68_dff|q   ;
;   1.912 ;   0.169 ; RR ; IC     ; 1      ; LABCELL_X147_Y223_N51 ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|i54~0|datab                                      ;
;   1.967 ;   0.055 ; RR ; CELL   ; 1      ; LABCELL_X147_Y223_N51 ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|i54~0|combout                                    ;
;   1.967 ;   0.000 ; RR ; CELL   ; 2      ; FF_X147_Y223_N53      ; Bypassed ALM Register ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[2]~.comb|d                         ;
;   2.039 ;   0.072 ; RR ; CELL   ; 2      ; FF_X147_Y223_N53      ; Bypassed ALM Register ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[2]~.comb|q                         ;
;   2.238 ;   0.199 ; RR ; IC     ; 1      ; LABCELL_X147_Y223_N15 ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|i66~0|dataa                                      ;
;   2.432 ;   0.194 ; RF ; CELL   ; 1      ; LABCELL_X147_Y223_N15 ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|i66~0|combout                                    ;
;   2.432 ;   0.000 ; FF ; CELL   ; 1      ; FF_X147_Y223_N17      ; ALM Register          ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.count_at_target|d                      ;
;   2.432 ;   0.000 ; FF ; CELL   ; 1      ; FF_X147_Y223_N17      ; ALM Register          ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.count_at_target                        ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 2.341   ; 1.341   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                      ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                              ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                            ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                    ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                          ;
;   2.091 ;   0.875 ; RR ; IC   ; 1      ; FF_X147_Y223_N17      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.count_at_target|clk ;
;   2.091 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y223_N17      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.count_at_target     ;
;   2.332 ;   0.241 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
;   2.341 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                     ;
; 2.457   ; 0.116   ;    ; uTsu ; 1      ; FF_X147_Y223_N17      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.count_at_target     ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 0.033 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~LAB_RE_X163_Y221_N0_I63_dff_Duplicate ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.449                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.482                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.033                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.029  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.365       ; 96         ; 0.000 ; 1.165 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.378       ; 37         ; 0.135 ; 0.243 ;
;    Cell                ;        ; 6     ; 0.319       ; 31         ; 0.000 ; 0.194 ;
;    uTco                ;        ; 1     ; 0.332       ; 32         ; 0.332 ; 0.332 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.067       ; 96         ; 0.000 ; 0.897 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; Element Type          ; Element                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;                       ; launch edge time                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;                       ; time borrowed                                                                                                                                                                                                                                                                       ;
; 1.420   ; 1.420   ;    ;        ;        ;                        ;                       ; clock path                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;                       ; source latency                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X131_Y216_N0   ; Combinational cell    ; clock                                                                                                                                                                                                                                                                               ;
;   0.200 ;   0.200 ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36  ; Combinational cell    ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                       ;
;   0.255 ;   0.055 ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36  ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                     ;
;   0.255 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ; N/A                   ; matvec_inst|clock|input                                                                                                                                                                                                                                                             ;
;   0.255 ;   0.000 ; RR ; CELL   ; 2455   ; Boundary Port          ; N/A                   ; matvec_inst|clock                                                                                                                                                                                                                                                                   ;
;   1.420 ;   1.165 ; RR ; IC     ; 1      ; R2_X162_Y221_N0_I12    ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~LAB_RE_X163_Y221_N0_I63_dff_Duplicate|clk ;
;   1.420 ;   0.000 ; RR ; CELL   ; 1      ; R2_X162_Y221_N0_I12    ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~LAB_RE_X163_Y221_N0_I63_dff_Duplicate     ;
; 2.449   ; 1.029   ;    ;        ;        ;                        ;                       ; data path                                                                                                                                                                                                                                                                           ;
;   1.752 ;   0.332 ; RR ; uTco   ; 1      ; R2_X162_Y221_N0_I12    ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~LAB_RE_X163_Y221_N0_I63_dff_Duplicate|q   ;
;   1.887 ;   0.135 ; RR ; IC     ; 1      ; MLABCELL_X163_Y221_N45 ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~3|datae                                               ;
;   2.081 ;   0.194 ; RF ; CELL   ; 1      ; MLABCELL_X163_Y221_N45 ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~3|combout                                             ;
;   2.081 ;   0.000 ; FF ; CELL   ; 2      ; FF_X163_Y221_N47       ; Bypassed ALM Register ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~.comb|d                                  ;
;   2.150 ;   0.069 ; FF ; CELL   ; 3      ; FF_X163_Y221_N47       ; Bypassed ALM Register ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~.comb|q                                  ;
;   2.393 ;   0.243 ; FF ; IC     ; 1      ; MLABCELL_X163_Y221_N0  ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i69~0|datad                                               ;
;   2.449 ;   0.056 ; FR ; CELL   ; 1      ; MLABCELL_X163_Y221_N0  ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i69~0|combout                                             ;
;   2.449 ;   0.000 ; RR ; CELL   ; 1      ; FF_X163_Y221_N2        ; ALM Register          ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target|d                               ;
;   2.449 ;   0.000 ; RR ; CELL   ; 1      ; FF_X163_Y221_N2        ; ALM Register          ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                 ;
+---------+---------+----+--------+--------+------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                         ;
; 2.376   ; 1.376    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                   ;
;   1.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                           ;
;   1.216 ;   0.046  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                         ;
;   1.216 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                 ;
;   1.216 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                       ;
;   2.113 ;   0.897  ; RR ; IC   ; 1      ; FF_X163_Y221_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target|clk ;
;   2.113 ;   0.000  ; RR ; CELL ; 1      ; FF_X163_Y221_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target     ;
;   2.377 ;   0.264  ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                 ;
;   2.376 ;   -0.001 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                  ;
; 2.482   ; 0.106    ;    ; uTsu ; 1      ; FF_X163_Y221_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target     ;
+---------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 0.039 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                          ;
; To Node                         ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ;
; Launch Clock                    ; clock                                                                                   ;
; Latch Clock                     ; clock                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                ;
; Data Arrival Time               ; 2.377                                                                                   ;
; Data Required Time              ; 2.416                                                                                   ;
; Slack                           ; 0.039                                                                                   ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.001  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.321       ; 96         ; 0.200 ; 1.121 ;
;    Cell                ;        ; 2     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.458       ; 46         ; 0.000 ; 0.458 ;
;    Cell                ;        ; 10    ; 0.250       ; 25         ; 0.000 ; 0.133 ;
;    uTco                ;        ; 1     ; 0.293       ; 29         ; 0.293 ; 0.293 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.048       ; 96         ; 0.000 ; 0.878 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                          ;
; 1.376   ; 1.376   ;    ;      ;        ;                       ;                    ; clock path                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                     ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                             ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                           ;
;   1.376 ;   1.121 ; RR ; IC   ; 1      ; FF_X147_Y220_N11      ; ALM Register       ; sync_resetn[2]|clk                                                                        ;
;   1.376 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y220_N11      ; ALM Register       ; sync_resetn[2]                                                                            ;
; 2.377   ; 1.001   ;    ;      ;        ;                       ;                    ; data path                                                                                 ;
;   1.669 ;   0.293 ; FF ; uTco ; 1      ; FF_X147_Y220_N11      ; ALM Register       ; sync_resetn[2]|q                                                                          ;
;   1.669 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|resetn|input                                                                  ;
;   1.669 ;   0.000 ; FF ; CELL ; 8      ; Boundary Port         ; N/A                ; matvec_inst|resetn                                                                        ;
;   2.127 ;   0.458 ; FF ; IC   ; 2      ; LABCELL_X147_Y218_N39 ; Combinational cell ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|add_0~26|datad                ;
;   2.260 ;   0.133 ; FR ; CELL ; 1      ; LABCELL_X147_Y218_N39 ; Combinational cell ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|add_0~26|cout                 ;
;   2.260 ;   0.000 ; RR ; CELL ; 3      ; LABCELL_X147_Y218_N42 ; Combinational cell ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|add_0~21|cin                  ;
;   2.283 ;   0.023 ; RF ; CELL ; 1      ; LABCELL_X147_Y218_N45 ; Combinational cell ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|add_0~16|cout                 ;
;   2.283 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X147_Y218_N48 ; Combinational cell ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|add_0~11|cin                  ;
;   2.305 ;   0.022 ; FR ; CELL ; 1      ; LABCELL_X147_Y218_N51 ; Combinational cell ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|add_0~6|cout                  ;
;   2.305 ;   0.000 ; RR ; CELL ; 1      ; LABCELL_X147_Y218_N54 ; Combinational cell ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|add_0~1|cin                   ;
;   2.377 ;   0.072 ; RR ; CELL ; 1      ; LABCELL_X147_Y218_N54 ; Combinational cell ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|add_0~1|sumout                ;
;   2.377 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|d ;
;   2.377 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                             ;
; 2.344   ; 1.344   ;    ;      ;        ;                       ;                    ; clock path                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                       ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                               ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                             ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                     ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                           ;
;   2.094 ;   0.878 ; RR ; IC   ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk ;
;   2.094 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]     ;
;   2.335 ;   0.241 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                     ;
;   2.344 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                      ;
; 2.416   ; 0.072   ;    ; uTsu ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------+



Path #5: Setup slack is 0.040 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.132                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.172                                                                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.040                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.737  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.340       ; 96         ; 0.000 ; 1.140 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.428       ; 58         ; 0.191 ; 0.237 ;
;    Cell                ;        ; 2     ; 0.032       ; 4          ; 0.000 ; 0.032 ;
;    uTco                ;        ; 1     ; 0.277       ; 38         ; 0.277 ; 0.277 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.066       ; 96         ; 0.000 ; 0.896 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                               ;
; 1.395   ; 1.395   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                  ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                        ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                              ;
;   1.395 ;   1.140 ; RR ; IC   ; 1      ; FF_X141_Y219_N14      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.395 ;   0.000 ; RR ; CELL ; 1      ; FF_X141_Y219_N14      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 2.132   ; 0.737   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.672 ;   0.277 ; RR ; uTco ; 8      ; FF_X141_Y219_N14      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q   ;
;   1.909 ;   0.237 ; RR ; IC   ; 1      ; LABCELL_X141_Y219_N33 ; Combinational cell ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1|datae                                                      ;
;   1.941 ;   0.032 ; RF ; CELL ; 2      ; LABCELL_X141_Y219_N33 ; Combinational cell ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1|combout                                                    ;
;   2.132 ;   0.191 ; FF ; IC   ; 1      ; FF_X141_Y219_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]|ena                                             ;
;   2.132 ;   0.000 ; FF ; CELL ; 1      ; FF_X141_Y219_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                    ;
; 2.386   ; 1.386    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                              ;
;   1.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                      ;
;   1.216 ;   0.046  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                    ;
;   1.216 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                            ;
;   1.216 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                  ;
;   2.112 ;   0.896  ; RR ; IC   ; 1      ; FF_X141_Y219_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]|clk ;
;   2.112 ;   0.000  ; RR ; CELL ; 1      ; FF_X141_Y219_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]     ;
;   2.395 ;   0.283  ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                            ;
;   2.386 ;   -0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                             ;
; 2.172   ; -0.214   ;    ; uTsu ; 1      ; FF_X141_Y219_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 0.040 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2_ERTM            ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]~ERTM ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.138                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.178                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.040                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.757  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.326       ; 96         ; 0.000 ; 1.126 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.419       ; 55         ; 0.185 ; 0.234 ;
;    Cell                ;        ; 3     ; 0.057       ; 8          ; 0.000 ; 0.057 ;
;    uTco                ;        ; 1     ; 0.281       ; 37         ; 0.281 ; 0.281 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.051       ; 96         ; 0.000 ; 0.881 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.381   ; 1.381   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.381 ;   1.126 ; RR ; IC   ; 1      ; FF_X152_Y216_N5       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2_ERTM|clk               ;
;   1.381 ;   0.000 ; RR ; CELL ; 1      ; FF_X152_Y216_N5       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2_ERTM                   ;
; 2.138   ; 0.757   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.662 ;   0.281 ; RR ; uTco ; 2      ; FF_X152_Y216_N5       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2_ERTM|q                 ;
;   1.662 ;   0.000 ; RR ; CELL ; 8      ; FF_X152_Y216_N5       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2_ERTM~la_lab/laboutt[3] ;
;   1.896 ;   0.234 ; RR ; IC   ; 1      ; LABCELL_X152_Y216_N57 ; Combinational cell ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2|datad                  ;
;   1.953 ;   0.057 ; RF ; CELL ; 2      ; LABCELL_X152_Y216_N57 ; Combinational cell ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2|combout                ;
;   2.138 ;   0.185 ; FF ; IC   ; 1      ; FF_X152_Y216_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]~ERTM|ena    ;
;   2.138 ;   0.000 ; FF ; CELL ; 1      ; FF_X152_Y216_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]~ERTM        ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.371   ; 1.371    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.216 ;   0.046  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.216 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.216 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.097 ;   0.881  ; RR ; IC   ; 1      ; FF_X152_Y216_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]~ERTM|clk ;
;   2.097 ;   0.000  ; RR ; CELL ; 1      ; FF_X152_Y216_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]~ERTM     ;
;   2.380 ;   0.283  ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.371 ;   -0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.178   ; -0.193   ;    ; uTsu ; 1      ; FF_X152_Y216_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]~ERTM     ;
+---------+----------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 0.042 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.132                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.174                                                                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.042                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.737  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.340       ; 96         ; 0.000 ; 1.140 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.428       ; 58         ; 0.191 ; 0.237 ;
;    Cell                ;        ; 2     ; 0.032       ; 4          ; 0.000 ; 0.032 ;
;    uTco                ;        ; 1     ; 0.277       ; 38         ; 0.277 ; 0.277 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.066       ; 96         ; 0.000 ; 0.896 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                               ;
; 1.395   ; 1.395   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                  ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                        ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                              ;
;   1.395 ;   1.140 ; RR ; IC   ; 1      ; FF_X141_Y219_N14      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.395 ;   0.000 ; RR ; CELL ; 1      ; FF_X141_Y219_N14      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 2.132   ; 0.737   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.672 ;   0.277 ; RR ; uTco ; 8      ; FF_X141_Y219_N14      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q   ;
;   1.909 ;   0.237 ; RR ; IC   ; 1      ; LABCELL_X141_Y219_N33 ; Combinational cell ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1|datae                                                      ;
;   1.941 ;   0.032 ; RF ; CELL ; 2      ; LABCELL_X141_Y219_N33 ; Combinational cell ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1|combout                                                    ;
;   2.132 ;   0.191 ; FF ; IC   ; 1      ; FF_X141_Y219_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]|ena                                             ;
;   2.132 ;   0.000 ; FF ; CELL ; 1      ; FF_X141_Y219_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                    ;
; 2.386   ; 1.386    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                              ;
;   1.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                      ;
;   1.216 ;   0.046  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                    ;
;   1.216 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                            ;
;   1.216 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                  ;
;   2.112 ;   0.896  ; RR ; IC   ; 1      ; FF_X141_Y219_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]|clk ;
;   2.112 ;   0.000  ; RR ; CELL ; 1      ; FF_X141_Y219_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]     ;
;   2.395 ;   0.283  ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                            ;
;   2.386 ;   -0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                             ;
; 2.174   ; -0.212   ;    ; uTsu ; 1      ; FF_X141_Y219_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 0.042 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I8_dff ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                   ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.445                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.487                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.042                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.017  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.373       ; 96         ; 0.000 ; 1.173 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.369       ; 36         ; 0.165 ; 0.204 ;
;    Cell                ;        ; 6     ; 0.302       ; 30         ; 0.000 ; 0.197 ;
;    uTco                ;        ; 1     ; 0.346       ; 34         ; 0.346 ; 0.346 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.073       ; 96         ; 0.000 ; 0.903 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; Element Type          ; Element                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;                       ; launch edge time                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;                       ; time borrowed                                                                                                                                                                                                                                                                   ;
; 1.428   ; 1.428   ;    ;        ;        ;                        ;                       ; clock path                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;                       ; source latency                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X131_Y216_N0   ; Combinational cell    ; clock                                                                                                                                                                                                                                                                           ;
;   0.200 ;   0.200 ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36  ; Combinational cell    ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                   ;
;   0.255 ;   0.055 ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36  ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                 ;
;   0.255 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ; N/A                   ; matvec_inst|clock|input                                                                                                                                                                                                                                                         ;
;   0.255 ;   0.000 ; RR ; CELL   ; 2455   ; Boundary Port          ; N/A                   ; matvec_inst|clock                                                                                                                                                                                                                                                               ;
;   1.428 ;   1.173 ; RR ; IC     ; 1      ; R2_X138_Y222_N0_I31    ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I8_dff|clk ;
;   1.428 ;   0.000 ; RR ; CELL   ; 1      ; R2_X138_Y222_N0_I31    ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I8_dff     ;
; 2.445   ; 1.017   ;    ;        ;        ;                        ;                       ; data path                                                                                                                                                                                                                                                                       ;
;   1.774 ;   0.346 ; RR ; uTco   ; 1      ; R2_X138_Y222_N0_I31    ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I8_dff|q   ;
;   1.939 ;   0.165 ; RR ; IC     ; 1      ; MLABCELL_X138_Y222_N6  ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~0|datae                                     ;
;   2.136 ;   0.197 ; RF ; CELL   ; 1      ; MLABCELL_X138_Y222_N6  ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~0|combout                                   ;
;   2.136 ;   0.000 ; FF ; CELL   ; 2      ; FF_X138_Y222_N8        ; Bypassed ALM Register ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]~.comb|d                        ;
;   2.205 ;   0.069 ; FF ; CELL   ; 2      ; FF_X138_Y222_N8        ; Bypassed ALM Register ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]~.comb|q                        ;
;   2.409 ;   0.204 ; FF ; IC     ; 1      ; MLABCELL_X138_Y222_N24 ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i66~0|datae                                     ;
;   2.445 ;   0.036 ; FR ; CELL   ; 1      ; MLABCELL_X138_Y222_N24 ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i66~0|combout                                   ;
;   2.445 ;   0.000 ; RR ; CELL   ; 1      ; FF_X138_Y222_N26       ; ALM Register          ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target|d                     ;
;   2.445 ;   0.000 ; RR ; CELL   ; 1      ; FF_X138_Y222_N26       ; ALM Register          ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                       ;
+---------+---------+----+--------+--------+------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                               ;
; 2.382   ; 1.382   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                         ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                 ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                               ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                       ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                             ;
;   2.119 ;   0.903 ; RR ; IC   ; 1      ; FF_X138_Y222_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target|clk ;
;   2.119 ;   0.000 ; RR ; CELL ; 1      ; FF_X138_Y222_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target     ;
;   2.382 ;   0.263 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                       ;
; 2.487   ; 0.105   ;    ; uTsu ; 1      ; FF_X138_Y222_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 0.042 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.111                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.153                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.042                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.735  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.321       ; 96         ; 0.000 ; 1.121 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.382       ; 52         ; 0.145 ; 0.237 ;
;    Cell                ;        ; 2     ; 0.076       ; 10         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.277       ; 38         ; 0.277 ; 0.277 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.048       ; 96         ; 0.000 ; 0.878 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                           ;
; 1.376   ; 1.376   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                      ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                              ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                            ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                    ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                          ;
;   1.376 ;   1.121 ; RR ; IC   ; 1      ; FF_X151_Y224_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.376 ;   0.000 ; RR ; CELL ; 1      ; FF_X151_Y224_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 2.111   ; 0.735   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                  ;
;   1.653 ;   0.277 ; RR ; uTco ; 9      ; FF_X151_Y224_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q   ;
;   1.890 ;   0.237 ; RR ; IC   ; 1      ; LABCELL_X151_Y224_N15 ; Combinational cell ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1|datac                                                      ;
;   1.966 ;   0.076 ; RF ; CELL ; 2      ; LABCELL_X151_Y224_N15 ; Combinational cell ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1|combout                                                    ;
;   2.111 ;   0.145 ; FF ; IC   ; 1      ; FF_X151_Y224_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]|ena                                             ;
;   2.111 ;   0.000 ; FF ; CELL ; 1      ; FF_X151_Y224_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                ;
; 2.367   ; 1.367    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                          ;
;   1.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                  ;
;   1.216 ;   0.046  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                ;
;   1.216 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                        ;
;   1.216 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                              ;
;   2.094 ;   0.878  ; RR ; IC   ; 1      ; FF_X151_Y224_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]|clk ;
;   2.094 ;   0.000  ; RR ; CELL ; 1      ; FF_X151_Y224_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]     ;
;   2.377 ;   0.283  ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                        ;
;   2.367 ;   -0.010 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                         ;
; 2.153   ; -0.214   ;    ; uTsu ; 1      ; FF_X151_Y224_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 0.042 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.111                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.153                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.042                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.735  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.321       ; 96         ; 0.000 ; 1.121 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.382       ; 52         ; 0.145 ; 0.237 ;
;    Cell                ;        ; 2     ; 0.076       ; 10         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.277       ; 38         ; 0.277 ; 0.277 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.048       ; 96         ; 0.000 ; 0.878 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                           ;
; 1.376   ; 1.376   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                      ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                              ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                            ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                    ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                          ;
;   1.376 ;   1.121 ; RR ; IC   ; 1      ; FF_X151_Y224_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.376 ;   0.000 ; RR ; CELL ; 1      ; FF_X151_Y224_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 2.111   ; 0.735   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                  ;
;   1.653 ;   0.277 ; RR ; uTco ; 9      ; FF_X151_Y224_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q   ;
;   1.890 ;   0.237 ; RR ; IC   ; 1      ; LABCELL_X151_Y224_N15 ; Combinational cell ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1|datac                                                      ;
;   1.966 ;   0.076 ; RF ; CELL ; 2      ; LABCELL_X151_Y224_N15 ; Combinational cell ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1|combout                                                    ;
;   2.111 ;   0.145 ; FF ; IC   ; 1      ; FF_X151_Y224_N53      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]|ena                                             ;
;   2.111 ;   0.000 ; FF ; CELL ; 1      ; FF_X151_Y224_N53      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                ;
; 2.367   ; 1.367    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                          ;
;   1.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                  ;
;   1.216 ;   0.046  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                ;
;   1.216 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                        ;
;   1.216 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                              ;
;   2.094 ;   0.878  ; RR ; IC   ; 1      ; FF_X151_Y224_N53      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]|clk ;
;   2.094 ;   0.000  ; RR ; CELL ; 1      ; FF_X151_Y224_N53      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]     ;
;   2.377 ;   0.283  ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                        ;
;   2.367 ;   -0.010 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                         ;
; 2.153   ; -0.214   ;    ; uTsu ; 1      ; FF_X151_Y224_N53      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.001 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 -40C Model
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.001 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6~LAB_RE_X157_Y222_N0_I64_dff ; clock        ; clock       ; 0.000        ; 0.039      ; 0.476      ; Slow 900mV -40C Model           ;
; 0.002 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                          ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~LAB_RE_X138_Y222_N0_I2_dff                                                                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.044      ; 0.478      ; Slow 900mV -40C Model           ;
; 0.006 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                      ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I0_dff                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.037      ; 0.478      ; Slow 900mV -40C Model           ;
; 0.006 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I77_dff                                                                                       ; clock        ; clock       ; 0.000        ; 0.024      ; 0.447      ; Slow 900mV -40C Model           ;
; 0.007 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]~ERTM.rtm_fwd_1                                                                                                                                                                                                                                                                                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]~ERTM_Duplicate                                                                                                                                                                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.035      ; 0.474      ; Slow 900mV -40C Model           ;
; 0.008 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                      ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I8_dff                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.037      ; 0.480      ; Slow 900mV -40C Model           ;
; 0.008 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]~LAB_RE_X147_Y223_N0_I68_dff                                                                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.490      ; Slow 900mV -40C Model           ;
; 0.008 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I10_dff                                                                                       ; clock        ; clock       ; 0.000        ; 0.024      ; 0.454      ; Slow 900mV -40C Model           ;
; 0.008 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[0]~LAB_RE_X146_Y223_N0_I40_dff                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]~LAB_RE_X146_Y223_N0_I44_dff                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.432      ; Slow 900mV -40C Model           ;
; 0.009 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~ENA_dff                                                                                                                                                                                                                                                                                                                   ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~LAB_RE_X163_Y220_N0_I4_dff                                                                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.014      ; 0.445      ; Slow 900mV -40C Model           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.001 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6                             ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6~LAB_RE_X157_Y222_N0_I64_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 1.581                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 1.580                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.039 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.476 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.063       ; 96         ; 0.000 ; 0.900 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.263       ; 55         ; 0.263 ; 0.263 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.213       ; 45         ; 0.213 ; 0.213 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.354       ; 96         ; 0.000 ; 1.163 ;
;    Cell                ;       ; 3     ; 0.050       ; 4          ; 0.000 ; 0.050 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.105   ; 1.105   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.163 ;   0.163 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.205 ;   0.042 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.205 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.205 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.105 ;   0.900 ; RR ; IC   ; 1      ; FF_X157_Y222_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6|clk                           ;
;   1.105 ;   0.000 ; RR ; CELL ; 1      ; FF_X157_Y222_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6                               ;
; 1.581   ; 0.476   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.318 ;   0.213 ; RR ; uTco ; 2      ; FF_X157_Y222_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6|q                             ;
;   1.581 ;   0.263 ; RR ; IC   ; 1      ; R2_X157_Y222_N0_I29   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6~LAB_RE_X157_Y222_N0_I64_dff|d ;
;   1.581 ;   0.000 ; RR ; CELL ; 1      ; R2_X157_Y222_N0_I29   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6~LAB_RE_X157_Y222_N0_I64_dff   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                       ;                    ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 1.144   ; 1.144    ;    ;        ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.191 ;   0.191  ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.241 ;   0.050  ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.241 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.241 ;   0.000  ; RR ; CELL   ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.404 ;   1.163  ; RR ; IC     ; 1      ; R2_X157_Y222_N0_I29   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6~LAB_RE_X157_Y222_N0_I64_dff|clk ;
;   1.404 ;   0.000  ; RR ; CELL   ; 1      ; R2_X157_Y222_N0_I29   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6~LAB_RE_X157_Y222_N0_I64_dff     ;
;   1.152 ;   -0.252 ;    ;        ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.144 ;   -0.008 ;    ;        ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.580   ; 0.436    ;    ; uTh    ; 1      ; R2_X157_Y222_N0_I29   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6~LAB_RE_X157_Y222_N0_I64_dff     ;
+---------+----------+----+--------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.002 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                            ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~LAB_RE_X138_Y222_N0_I2_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 1.596                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 1.594                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.002                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.478 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.076       ; 96         ; 0.000 ; 0.913 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.262       ; 55         ; 0.262 ; 0.262 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.216       ; 45         ; 0.216 ; 0.216 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.373       ; 96         ; 0.000 ; 1.182 ;
;    Cell                ;       ; 3     ; 0.050       ; 4          ; 0.000 ; 0.050 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 1.118   ; 1.118   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                     ;
;   0.163 ;   0.163 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                             ;
;   0.205 ;   0.042 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                           ;
;   0.205 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                   ;
;   0.205 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                         ;
;   1.118 ;   0.913 ; RR ; IC   ; 1      ; FF_X138_Y222_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                          ;
;   1.118 ;   0.000 ; RR ; CELL ; 1      ; FF_X138_Y222_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                              ;
; 1.596   ; 0.478   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                 ;
;   1.334 ;   0.216 ; RR ; uTco ; 2      ; FF_X138_Y222_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                            ;
;   1.334 ;   0.000 ; RR ; CELL ; 6      ; FF_X138_Y222_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[16]          ;
;   1.596 ;   0.262 ; RR ; IC   ; 1      ; R2_X135_Y222_N0_I31   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~LAB_RE_X138_Y222_N0_I2_dff|d ;
;   1.596 ;   0.000 ; RR ; CELL ; 1      ; R2_X135_Y222_N0_I31   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~LAB_RE_X138_Y222_N0_I2_dff   ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                       ;                    ; time borrowed                                                                                                                                                                                                                                                                                                               ;
; 1.162   ; 1.162    ;    ;        ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                       ;
;   0.191 ;   0.191  ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                               ;
;   0.241 ;   0.050  ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                             ;
;   0.241 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.241 ;   0.000  ; RR ; CELL   ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   1.423 ;   1.182  ; RR ; IC     ; 1      ; R2_X135_Y222_N0_I31   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~LAB_RE_X138_Y222_N0_I2_dff|clk ;
;   1.423 ;   0.000  ; RR ; CELL   ; 1      ; R2_X135_Y222_N0_I31   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~LAB_RE_X138_Y222_N0_I2_dff     ;
;   1.171 ;   -0.252 ;    ;        ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                     ;
;   1.162 ;   -0.009 ;    ;        ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                      ;
; 1.594   ; 0.432    ;    ; uTh    ; 1      ; R2_X135_Y222_N0_I31   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~LAB_RE_X138_Y222_N0_I2_dff     ;
+---------+----------+----+--------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.006 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                            ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I0_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 1.596                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 1.590                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.006                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.037 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.478 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.076       ; 96         ; 0.000 ; 0.913 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.264       ; 55         ; 0.264 ; 0.264 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.214       ; 45         ; 0.214 ; 0.214 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.366       ; 96         ; 0.000 ; 1.175 ;
;    Cell                ;       ; 3     ; 0.050       ; 4          ; 0.000 ; 0.050 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                              ;
; 1.118   ; 1.118   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                         ;
;   0.163 ;   0.163 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                 ;
;   0.205 ;   0.042 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                               ;
;   0.205 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                       ;
;   0.205 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                             ;
;   1.118 ;   0.913 ; RR ; IC   ; 1      ; FF_X138_Y222_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clk                          ;
;   1.118 ;   0.000 ; RR ; CELL ; 1      ; FF_X138_Y222_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                              ;
; 1.596   ; 0.478   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                     ;
;   1.332 ;   0.214 ; RR ; uTco ; 4      ; FF_X138_Y222_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|q                            ;
;   1.596 ;   0.264 ; RR ; IC   ; 1      ; R2_X137_Y222_N0_I29   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I0_dff|d ;
;   1.596 ;   0.000 ; RR ; CELL ; 1      ; R2_X137_Y222_N0_I29   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I0_dff   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                       ;                    ; time borrowed                                                                                                                                                                                                                                                                   ;
; 1.155   ; 1.155    ;    ;        ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                           ;
;   0.191 ;   0.191  ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                   ;
;   0.241 ;   0.050  ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                 ;
;   0.241 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                         ;
;   0.241 ;   0.000  ; RR ; CELL   ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                               ;
;   1.416 ;   1.175  ; RR ; IC     ; 1      ; R2_X137_Y222_N0_I29   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I0_dff|clk ;
;   1.416 ;   0.000  ; RR ; CELL   ; 1      ; R2_X137_Y222_N0_I29   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I0_dff     ;
;   1.164 ;   -0.252 ;    ;        ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                         ;
;   1.155 ;   -0.009 ;    ;        ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                          ;
; 1.590   ; 0.435    ;    ; uTh    ; 1      ; R2_X137_Y222_N0_I29   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I0_dff     ;
+---------+----------+----+--------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.006 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                             ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I77_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 1.544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 1.538                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.024 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.447 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.055       ; 96         ; 0.000 ; 0.892 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.228       ; 51         ; 0.228 ; 0.228 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.219       ; 49         ; 0.219 ; 0.219 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.316       ; 96         ; 0.000 ; 1.125 ;
;    Cell                ;       ; 3     ; 0.050       ; 4          ; 0.000 ; 0.050 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                         ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.097   ; 1.097   ;    ;      ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.163 ;   0.163 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36   ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.205 ;   0.042 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36   ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.205 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port           ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.205 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port           ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.097 ;   0.892 ; RR ; IC   ; 1      ; FF_X151_Y222_N19        ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn|clk                           ;
;   1.097 ;   0.000 ; RR ; CELL ; 1      ; FF_X151_Y222_N19        ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                               ;
; 1.544   ; 0.447   ;    ;      ;        ;                         ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.316 ;   0.219 ; RR ; uTco ; 30     ; FF_X151_Y222_N19        ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn|q                             ;
;   1.544 ;   0.228 ; RR ; IC   ; 1      ; LAB_RE_X150_Y223_N0_I77 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I77_dff|d ;
;   1.544 ;   0.000 ; RR ; CELL ; 1      ; LAB_RE_X150_Y223_N0_I77 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I77_dff   ;
+---------+---------+----+------+--------+-------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 1.121   ; 1.121    ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X131_Y216_N0    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.191 ;   0.191  ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36   ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.241 ;   0.050  ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36   ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.241 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.241 ;   0.000  ; RR ; CELL   ; 2455   ; Boundary Port           ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.366 ;   1.125  ; RR ; IC     ; 1      ; LAB_RE_X150_Y223_N0_I77 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I77_dff|clk ;
;   1.366 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X150_Y223_N0_I77 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I77_dff     ;
;   1.138 ;   -0.228 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.121 ;   -0.017 ;    ;        ;        ;                         ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 1.538   ; 0.417    ;    ; uTh    ; 1      ; LAB_RE_X150_Y223_N0_I77 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I77_dff     ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.007 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]~ERTM.rtm_fwd_1 ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]~ERTM_Duplicate ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 1.576                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.569                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.007                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.474 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.060       ; 96         ; 0.000 ; 0.897 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.260       ; 55         ; 0.260 ; 0.260 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.214       ; 45         ; 0.214 ; 0.214 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.346       ; 96         ; 0.000 ; 1.155 ;
;    Cell                ;       ; 3     ; 0.050       ; 4          ; 0.000 ; 0.050 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                    ;
; 1.102   ; 1.102   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                               ;
;   0.163 ;   0.163 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                       ;
;   0.205 ;   0.042 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                     ;
;   0.205 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                             ;
;   0.205 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                   ;
;   1.102 ;   0.897 ; RR ; IC   ; 1      ; FF_X153_Y221_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]~ERTM.rtm_fwd_1|clk ;
;   1.102 ;   0.000 ; RR ; CELL ; 1      ; FF_X153_Y221_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]~ERTM.rtm_fwd_1     ;
; 1.576   ; 0.474   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                           ;
;   1.316 ;   0.214 ; RR ; uTco ; 1      ; FF_X153_Y221_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]~ERTM.rtm_fwd_1|q   ;
;   1.576 ;   0.260 ; RR ; IC   ; 1      ; R4_X152_Y221_N0_I16   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]~ERTM_Duplicate|d   ;
;   1.576 ;   0.000 ; RR ; CELL ; 1      ; R4_X152_Y221_N0_I16   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]~ERTM_Duplicate     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                       ;                    ; time borrowed                                                                                                                                                                                                                                                       ;
; 1.137   ; 1.137    ;    ;        ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                               ;
;   0.191 ;   0.191  ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                       ;
;   0.241 ;   0.050  ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                     ;
;   0.241 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                             ;
;   0.241 ;   0.000  ; RR ; CELL   ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                   ;
;   1.396 ;   1.155  ; RR ; IC     ; 1      ; R4_X152_Y221_N0_I16   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]~ERTM_Duplicate|clk ;
;   1.396 ;   0.000  ; RR ; CELL   ; 1      ; R4_X152_Y221_N0_I16   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]~ERTM_Duplicate     ;
;   1.145 ;   -0.251 ;    ;        ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                             ;
;   1.137 ;   -0.008 ;    ;        ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                              ;
; 1.569   ; 0.432    ;    ; uTh    ; 1      ; R4_X152_Y221_N0_I16   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]~ERTM_Duplicate     ;
+---------+----------+----+--------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.008 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                            ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I8_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 1.598                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 1.590                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.008                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.037 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.480 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.076       ; 96         ; 0.000 ; 0.913 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.266       ; 55         ; 0.266 ; 0.266 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.214       ; 45         ; 0.214 ; 0.214 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.366       ; 96         ; 0.000 ; 1.175 ;
;    Cell                ;       ; 3     ; 0.050       ; 4          ; 0.000 ; 0.050 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                              ;
; 1.118   ; 1.118   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                         ;
;   0.163 ;   0.163 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                 ;
;   0.205 ;   0.042 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                               ;
;   0.205 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                       ;
;   0.205 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                             ;
;   1.118 ;   0.913 ; RR ; IC   ; 1      ; FF_X138_Y222_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clk                          ;
;   1.118 ;   0.000 ; RR ; CELL ; 1      ; FF_X138_Y222_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                              ;
; 1.598   ; 0.480   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                     ;
;   1.332 ;   0.214 ; RR ; uTco ; 4      ; FF_X138_Y222_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|q                            ;
;   1.598 ;   0.266 ; RR ; IC   ; 1      ; R2_X138_Y222_N0_I31   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I8_dff|d ;
;   1.598 ;   0.000 ; RR ; CELL ; 1      ; R2_X138_Y222_N0_I31   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I8_dff   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                       ;                    ; time borrowed                                                                                                                                                                                                                                                                   ;
; 1.155   ; 1.155    ;    ;        ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                           ;
;   0.191 ;   0.191  ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                   ;
;   0.241 ;   0.050  ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                 ;
;   0.241 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                         ;
;   0.241 ;   0.000  ; RR ; CELL   ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                               ;
;   1.416 ;   1.175  ; RR ; IC     ; 1      ; R2_X138_Y222_N0_I31   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I8_dff|clk ;
;   1.416 ;   0.000  ; RR ; CELL   ; 1      ; R2_X138_Y222_N0_I31   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I8_dff     ;
;   1.164 ;   -0.252 ;    ;        ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                         ;
;   1.155 ;   -0.009 ;    ;        ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                          ;
; 1.590   ; 0.435    ;    ; uTh    ; 1      ; R2_X138_Y222_N0_I31   ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thematvec_B1_start_merge|thematvec_B1_start_merge_storage|thematvec_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~LAB_RE_X138_Y222_N0_I8_dff     ;
+---------+----------+----+--------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.008 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]                             ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]~LAB_RE_X147_Y223_N0_I68_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 1.583                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 1.575                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.008                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.055 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.490 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.051       ; 96         ; 0.000 ; 0.888 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.276       ; 56         ; 0.276 ; 0.276 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.214       ; 44         ; 0.214 ; 0.214 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.343       ; 96         ; 0.000 ; 1.152 ;
;    Cell                ;       ; 3     ; 0.050       ; 4          ; 0.000 ; 0.050 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                            ;
; 1.093   ; 1.093   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                       ;
;   0.163 ;   0.163 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                               ;
;   0.205 ;   0.042 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                             ;
;   0.205 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.205 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   1.093 ;   0.888 ; RR ; IC   ; 1      ; FF_X147_Y223_N41      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]|clk                           ;
;   1.093 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y223_N41      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]                               ;
; 1.583   ; 0.490   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                   ;
;   1.307 ;   0.214 ; RR ; uTco ; 4      ; FF_X147_Y223_N41      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]|q                             ;
;   1.583 ;   0.276 ; RR ; IC   ; 1      ; C2_X147_Y221_N0_I2    ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]~LAB_RE_X147_Y223_N0_I68_dff|d ;
;   1.583 ;   0.000 ; RR ; CELL ; 1      ; C2_X147_Y221_N0_I2    ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]~LAB_RE_X147_Y223_N0_I68_dff   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                       ;                    ; time borrowed                                                                                                                                                                                                                                                                                                                 ;
; 1.148   ; 1.148    ;    ;        ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                         ;
;   0.191 ;   0.191  ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                 ;
;   0.241 ;   0.050  ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                               ;
;   0.241 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.241 ;   0.000  ; RR ; CELL   ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   1.393 ;   1.152  ; RR ; IC     ; 1      ; C2_X147_Y221_N0_I2    ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]~LAB_RE_X147_Y223_N0_I68_dff|clk ;
;   1.393 ;   0.000  ; RR ; CELL   ; 1      ; C2_X147_Y221_N0_I2    ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]~LAB_RE_X147_Y223_N0_I68_dff     ;
;   1.165 ;   -0.228 ;    ;        ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
;   1.148 ;   -0.017 ;    ;        ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                        ;
; 1.575   ; 0.427    ;    ; uTh    ; 1      ; C2_X147_Y221_N0_I2    ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]~LAB_RE_X147_Y223_N0_I68_dff     ;
+---------+----------+----+--------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.008 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                             ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I10_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 1.551                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 1.543                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.008                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.024 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.454 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.055       ; 96         ; 0.000 ; 0.892 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.235       ; 52         ; 0.235 ; 0.235 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.219       ; 48         ; 0.219 ; 0.219 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.316       ; 96         ; 0.000 ; 1.125 ;
;    Cell                ;       ; 3     ; 0.050       ; 4          ; 0.000 ; 0.050 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                         ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.097   ; 1.097   ;    ;      ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.163 ;   0.163 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36   ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.205 ;   0.042 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36   ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.205 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port           ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.205 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port           ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.097 ;   0.892 ; RR ; IC   ; 1      ; FF_X151_Y222_N19        ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn|clk                           ;
;   1.097 ;   0.000 ; RR ; CELL ; 1      ; FF_X151_Y222_N19        ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                               ;
; 1.551   ; 0.454   ;    ;      ;        ;                         ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.316 ;   0.219 ; RR ; uTco ; 30     ; FF_X151_Y222_N19        ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn|q                             ;
;   1.551 ;   0.235 ; RR ; IC   ; 1      ; LAB_RE_X150_Y223_N0_I10 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I10_dff|d ;
;   1.551 ;   0.000 ; RR ; CELL ; 1      ; LAB_RE_X150_Y223_N0_I10 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I10_dff   ;
+---------+---------+----+------+--------+-------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 1.121   ; 1.121    ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X131_Y216_N0    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.191 ;   0.191  ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36   ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.241 ;   0.050  ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36   ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.241 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.241 ;   0.000  ; RR ; CELL   ; 2455   ; Boundary Port           ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.366 ;   1.125  ; RR ; IC     ; 1      ; LAB_RE_X150_Y223_N0_I10 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I10_dff|clk ;
;   1.366 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X150_Y223_N0_I10 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I10_dff     ;
;   1.138 ;   -0.228 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.121 ;   -0.017 ;    ;        ;        ;                         ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 1.543   ; 0.422    ;    ; uTh    ; 1      ; LAB_RE_X150_Y223_N0_I10 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~LAB_RE_X150_Y223_N0_I10_dff     ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.008 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[0]~LAB_RE_X146_Y223_N0_I40_dff ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]~LAB_RE_X146_Y223_N0_I44_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 1.527                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 1.519                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.008                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.432  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.053       ; 96         ; 0.000 ; 0.890 ;
;    Cell                ;        ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.074       ; 17         ; 0.002 ; 0.072 ;
;    Cell                ;        ; 4     ; 0.088       ; 20         ; 0.000 ; 0.061 ;
;    uTco                ;        ; 1     ; 0.270       ; 63         ; 0.270 ; 0.270 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.316       ; 96         ; 0.000 ; 1.125 ;
;    Cell                ;        ; 3     ; 0.050       ; 4          ; 0.000 ; 0.050 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location                ; Element Type          ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                         ;                       ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                         ;                       ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 1.095   ; 1.095   ;    ;        ;        ;                         ;                       ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                         ;                       ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X131_Y216_N0    ; Combinational cell    ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.163 ;   0.163 ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36   ; Combinational cell    ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                     ;
;   0.205 ;   0.042 ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36   ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                   ;
;   0.205 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port           ; N/A                   ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                           ;
;   0.205 ;   0.000 ; RR ; CELL   ; 2455   ; Boundary Port           ; N/A                   ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                 ;
;   1.095 ;   0.890 ; RR ; IC     ; 1      ; LAB_RE_X146_Y223_N0_I40 ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[0]~LAB_RE_X146_Y223_N0_I40_dff|clk ;
;   1.095 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X146_Y223_N0_I40 ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[0]~LAB_RE_X146_Y223_N0_I40_dff     ;
; 1.527   ; 0.432   ;    ;        ;        ;                         ;                       ; data path                                                                                                                                                                                                                                                                                                                         ;
;   1.365 ;   0.270 ; FF ; uTco   ; 1      ; LAB_RE_X146_Y223_N0_I40 ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[0]~LAB_RE_X146_Y223_N0_I40_dff|q   ;
;   1.367 ;   0.002 ; FF ; IC     ; 1      ; LABCELL_X146_Y223_N30   ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|i54~0|datae                                      ;
;   1.394 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X146_Y223_N30   ; Combinational cell    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|i54~0|combout                                    ;
;   1.394 ;   0.000 ; RR ; CELL   ; 2      ; FF_X146_Y223_N32        ; Bypassed ALM Register ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]~.comb|d                         ;
;   1.455 ;   0.061 ; RR ; CELL   ; 2      ; FF_X146_Y223_N32        ; Bypassed ALM Register ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]~.comb|q                         ;
;   1.527 ;   0.072 ; RR ; IC     ; 1      ; LAB_RE_X146_Y223_N0_I44 ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]~LAB_RE_X146_Y223_N0_I44_dff|d   ;
;   1.527 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X146_Y223_N0_I44 ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]~LAB_RE_X146_Y223_N0_I44_dff     ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 1.094   ; 1.094    ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X131_Y216_N0    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.191 ;   0.191  ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36   ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                     ;
;   0.241 ;   0.050  ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36   ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                   ;
;   0.241 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                           ;
;   0.241 ;   0.000  ; RR ; CELL   ; 2455   ; Boundary Port           ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                 ;
;   1.366 ;   1.125  ; RR ; IC     ; 1      ; LAB_RE_X146_Y223_N0_I44 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]~LAB_RE_X146_Y223_N0_I44_dff|clk ;
;   1.366 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X146_Y223_N0_I44 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]~LAB_RE_X146_Y223_N0_I44_dff     ;
;   1.094 ;   -0.272 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 1.519   ; 0.425    ;    ; uTh    ; 1      ; LAB_RE_X146_Y223_N0_I44 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]~LAB_RE_X146_Y223_N0_I44_dff     ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.009 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~ENA_dff                    ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~LAB_RE_X163_Y220_N0_I4_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.555                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 1.546                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.009                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.445 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.068       ; 96         ; 0.000 ; 0.905 ;
;    Cell                ;       ; 3     ; 0.042       ; 4          ; 0.000 ; 0.042 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.082       ; 18         ; 0.082 ; 0.082 ;
;    Cell                ;       ; 3     ; 0.066       ; 15         ; 0.000 ; 0.066 ;
;    uTco                ;       ; 1     ; 0.297       ; 67         ; 0.297 ; 0.297 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.334       ; 96         ; 0.000 ; 1.143 ;
;    Cell                ;       ; 3     ; 0.050       ; 4          ; 0.000 ; 0.050 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; Element Type          ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;                       ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;                       ; time borrowed                                                                                                                                                                                                                                            ;
; 1.110   ; 1.110   ;    ;        ;        ;                        ;                       ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;                       ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X131_Y216_N0   ; Combinational cell    ; clock                                                                                                                                                                                                                                                    ;
;   0.163 ;   0.163 ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36  ; Combinational cell    ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                            ;
;   0.205 ;   0.042 ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36  ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                          ;
;   0.205 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ; N/A                   ; matvec_inst|clock|input                                                                                                                                                                                                                                  ;
;   0.205 ;   0.000 ; RR ; CELL   ; 2455   ; Boundary Port          ; N/A                   ; matvec_inst|clock                                                                                                                                                                                                                                        ;
;   1.110 ;   0.905 ; RR ; IC     ; 1      ; FF_X162_Y220_N65       ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~ENA_dff|clk                  ;
;   1.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X162_Y220_N65       ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~ENA_dff                      ;
; 1.555   ; 0.445   ;    ;        ;        ;                        ;                       ; data path                                                                                                                                                                                                                                                ;
;   1.407 ;   0.297 ; RR ; uTco   ; 1      ; FF_X162_Y220_N65       ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~ENA_dff|q                    ;
;   1.407 ;   0.000 ; RR ; CELL   ; 2      ; FF_X162_Y220_N8        ; Bypassed ALM Register ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~.comb|ena                    ;
;   1.473 ;   0.066 ; RR ; CELL   ; 2      ; FF_X162_Y220_N8        ; Bypassed ALM Register ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~.comb|q                      ;
;   1.555 ;   0.082 ; RR ; IC     ; 1      ; LAB_RE_X163_Y220_N0_I4 ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~LAB_RE_X163_Y220_N0_I4_dff|d ;
;   1.555 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X163_Y220_N0_I4 ; Hyper-Register        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~LAB_RE_X163_Y220_N0_I4_dff   ;
+---------+---------+----+--------+--------+------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                        ;                    ; time borrowed                                                                                                                                                                                                                                              ;
; 1.124   ; 1.124    ;    ;        ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X131_Y216_N0   ; Combinational cell ; clock                                                                                                                                                                                                                                                      ;
;   0.191 ;   0.191  ; RR ; IC     ; 1      ; LABCELL_X131_Y216_N36  ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                              ;
;   0.241 ;   0.050  ; RR ; CELL   ; 200    ; LABCELL_X131_Y216_N36  ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                            ;
;   0.241 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port          ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                    ;
;   0.241 ;   0.000  ; RR ; CELL   ; 2455   ; Boundary Port          ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                          ;
;   1.384 ;   1.143  ; RR ; IC     ; 1      ; LAB_RE_X163_Y220_N0_I4 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~LAB_RE_X163_Y220_N0_I4_dff|clk ;
;   1.384 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X163_Y220_N0_I4 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~LAB_RE_X163_Y220_N0_I4_dff     ;
;   1.132 ;   -0.252 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                    ;
;   1.124 ;   -0.008 ;    ;        ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                     ;
; 1.546   ; 0.422    ;    ; uTh    ; 1      ; LAB_RE_X163_Y220_N0_I4 ; Hyper-Register     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~LAB_RE_X163_Y220_N0_I4_dff     ;
+---------+----------+----+--------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.060 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 -40C Model
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.060 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock       ; 1.000        ; -0.029     ; 0.718      ; 1 Slow vid1 -40C Model          ;
; 0.080 ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                               ; clock        ; clock       ; 1.000        ; -0.033     ; 0.696      ; 1 Slow vid1 -40C Model          ;
; 0.080 ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 1.000        ; -0.033     ; 0.696      ; 1 Slow vid1 -40C Model          ;
; 0.080 ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 1.000        ; -0.033     ; 0.696      ; 1 Slow vid1 -40C Model          ;
; 0.088 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 1.000        ; -0.027     ; 0.701      ; 1 Slow vid1 -40C Model          ;
; 0.088 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; -0.027     ; 0.701      ; 1 Slow vid1 -40C Model          ;
; 0.088 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; -0.027     ; 0.701      ; 1 Slow vid1 -40C Model          ;
; 0.117 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 1.000        ; -0.032     ; 0.682      ; 1 Slow vid1 -40C Model          ;
; 0.117 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock       ; 1.000        ; -0.032     ; 0.682      ; 1 Slow vid1 -40C Model          ;
; 0.128 ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                  ; clock        ; clock       ; 1.000        ; -0.104     ; 0.572      ; 1 Slow vid1 -40C Model          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 0.060 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                                                                     ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.105                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.165                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.060                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.029 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.718  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.332       ; 96         ; 0.000 ; 1.132 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.437       ; 61         ; 0.437 ; 0.437 ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.281       ; 39         ; 0.281 ; 0.281 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.062       ; 96         ; 0.000 ; 0.892 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 1.387   ; 1.387   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.387 ;   1.132 ; RR ; IC   ; 1      ; FF_X157_Y224_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                      ;
;   1.387 ;   0.000 ; RR ; CELL ; 1      ; FF_X157_Y224_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                                                                          ;
; 2.105   ; 0.718   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.668 ;   0.281 ; RR ; uTco ; 2      ; FF_X157_Y224_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                        ;
;   1.668 ;   0.000 ; RR ; CELL ; 25     ; FF_X157_Y224_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~la_lab/laboutt[0]                                                        ;
;   2.105 ;   0.437 ; RR ; IC   ; 1      ; FF_X158_Y223_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.105 ;   0.000 ; RR ; CELL ; 1      ; FF_X158_Y223_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.358   ; 1.358   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.108 ;   0.892 ; RR ; IC   ; 1      ; FF_X158_Y223_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.108 ;   0.000 ; RR ; CELL ; 1      ; FF_X158_Y223_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.349 ;   0.241 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.358 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.165   ; -0.193  ;    ; uTsu ; 1      ; FF_X158_Y223_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 0.080 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                          ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.073                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.153                                                                                                                                                                                                                            ;
; Slack                           ; 0.080                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.696  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.322       ; 96         ; 0.000 ; 1.122 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.411       ; 59         ; 0.411 ; 0.411 ;
;    Cell                ;        ; 2     ; 0.076       ; 11         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 30         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.048       ; 96         ; 0.000 ; 0.878 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                      ;
; 1.377   ; 1.377   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                 ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                         ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                       ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                               ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                     ;
;   1.377 ;   1.122 ; RR ; IC   ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                                           ;
;   1.377 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                               ;
; 2.073   ; 0.696   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                             ;
;   1.586 ;   0.209 ; RR ; uTco ; 2      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                                             ;
;   1.662 ;   0.076 ; RR ; CELL ; 28     ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                                            ;
;   2.073 ;   0.411 ; RR ; IC   ; 1      ; FF_X148_Y220_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.073 ;   0.000 ; RR ; CELL ; 1      ; FF_X148_Y220_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                      ;
; 2.344   ; 1.344   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                        ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                      ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                              ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                    ;
;   2.094 ;   0.878 ; RR ; IC   ; 1      ; FF_X148_Y220_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.094 ;   0.000 ; RR ; CELL ; 1      ; FF_X148_Y220_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.335 ;   0.241 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                              ;
;   2.344 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                               ;
; 2.153   ; -0.191  ;    ; uTsu ; 1      ; FF_X148_Y220_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 0.080 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                             ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.073                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.153                                                                                                                                                                                                                               ;
; Slack                           ; 0.080                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.696  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.322       ; 96         ; 0.000 ; 1.122 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.411       ; 59         ; 0.411 ; 0.411 ;
;    Cell                ;        ; 2     ; 0.076       ; 11         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 30         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.048       ; 96         ; 0.000 ; 0.878 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                         ;
; 1.377   ; 1.377   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                    ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                            ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                          ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                  ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                        ;
;   1.377 ;   1.122 ; RR ; IC   ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                                              ;
;   1.377 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                  ;
; 2.073   ; 0.696   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                ;
;   1.586 ;   0.209 ; RR ; uTco ; 2      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                                                ;
;   1.662 ;   0.076 ; RR ; CELL ; 28     ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                                               ;
;   2.073 ;   0.411 ; RR ; IC   ; 1      ; FF_X148_Y220_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.073 ;   0.000 ; RR ; CELL ; 1      ; FF_X148_Y220_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                         ;
; 2.344   ; 1.344   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                   ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                           ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                         ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                 ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                       ;
;   2.094 ;   0.878 ; RR ; IC   ; 1      ; FF_X148_Y220_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.094 ;   0.000 ; RR ; CELL ; 1      ; FF_X148_Y220_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.335 ;   0.241 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                 ;
;   2.344 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                  ;
; 2.153   ; -0.191  ;    ; uTsu ; 1      ; FF_X148_Y220_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 0.080 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                             ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.073                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.153                                                                                                                                                                                                                               ;
; Slack                           ; 0.080                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.696  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.322       ; 96         ; 0.000 ; 1.122 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.411       ; 59         ; 0.411 ; 0.411 ;
;    Cell                ;        ; 2     ; 0.076       ; 11         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 30         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.048       ; 96         ; 0.000 ; 0.878 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                         ;
; 1.377   ; 1.377   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                    ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                            ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                          ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                  ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                        ;
;   1.377 ;   1.122 ; RR ; IC   ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                                              ;
;   1.377 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                  ;
; 2.073   ; 0.696   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                ;
;   1.586 ;   0.209 ; RR ; uTco ; 2      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                                                ;
;   1.662 ;   0.076 ; RR ; CELL ; 28     ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                                               ;
;   2.073 ;   0.411 ; RR ; IC   ; 1      ; FF_X148_Y220_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.073 ;   0.000 ; RR ; CELL ; 1      ; FF_X148_Y220_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                         ;
; 2.344   ; 1.344   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                   ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                           ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                         ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                 ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                       ;
;   2.094 ;   0.878 ; RR ; IC   ; 1      ; FF_X148_Y220_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   2.094 ;   0.000 ; RR ; CELL ; 1      ; FF_X148_Y220_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   2.335 ;   0.241 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                 ;
;   2.344 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                  ;
; 2.153   ; -0.191  ;    ; uTsu ; 1      ; FF_X148_Y220_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 0.088 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                       ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.073                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.161                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.088                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.027 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.701  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.317       ; 96         ; 0.000 ; 1.117 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.421       ; 60         ; 0.421 ; 0.421 ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.280       ; 40         ; 0.280 ; 0.280 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.048       ; 96         ; 0.000 ; 0.878 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                               ;
; 1.372   ; 1.372   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                          ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                  ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                        ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                              ;
;   1.372 ;   1.117 ; RR ; IC   ; 1      ; FF_X147_Y216_N8       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                        ;
;   1.372 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y216_N8       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ;
; 2.073   ; 0.701   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                      ;
;   1.652 ;   0.280 ; RR ; uTco ; 2      ; FF_X147_Y216_N8       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                          ;
;   1.652 ;   0.000 ; RR ; CELL ; 10     ; FF_X147_Y216_N8       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn~la_lab/laboutt[4]                                                                          ;
;   2.073 ;   0.421 ; RR ; IC   ; 1      ; FF_X146_Y215_N14      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.073 ;   0.000 ; RR ; CELL ; 1      ; FF_X146_Y215_N14      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                               ;
; 2.345   ; 1.345   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                         ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                 ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                               ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                       ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                             ;
;   2.094 ;   0.878 ; RR ; IC   ; 1      ; FF_X146_Y215_N14      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.094 ;   0.000 ; RR ; CELL ; 1      ; FF_X146_Y215_N14      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.335 ;   0.241 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                       ;
;   2.345 ;   0.010 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                        ;
; 2.161   ; -0.184  ;    ; uTsu ; 1      ; FF_X146_Y215_N14      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 0.088 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.073                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.161                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.088                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.027 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.701  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.317       ; 96         ; 0.000 ; 1.117 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.421       ; 60         ; 0.421 ; 0.421 ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.280       ; 40         ; 0.280 ; 0.280 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.048       ; 96         ; 0.000 ; 0.878 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                  ;
; 1.372   ; 1.372   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                             ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                     ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                   ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                           ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                 ;
;   1.372 ;   1.117 ; RR ; IC   ; 1      ; FF_X147_Y216_N8       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                           ;
;   1.372 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y216_N8       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                               ;
; 2.073   ; 0.701   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                         ;
;   1.652 ;   0.280 ; RR ; uTco ; 2      ; FF_X147_Y216_N8       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                             ;
;   1.652 ;   0.000 ; RR ; CELL ; 10     ; FF_X147_Y216_N8       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn~la_lab/laboutt[4]                                                                             ;
;   2.073 ;   0.421 ; RR ; IC   ; 1      ; FF_X146_Y215_N17      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.073 ;   0.000 ; RR ; CELL ; 1      ; FF_X146_Y215_N17      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                  ;
; 2.345   ; 1.345   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                            ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                    ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                  ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                          ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                ;
;   2.094 ;   0.878 ; RR ; IC   ; 1      ; FF_X146_Y215_N17      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.094 ;   0.000 ; RR ; CELL ; 1      ; FF_X146_Y215_N17      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.335 ;   0.241 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                          ;
;   2.345 ;   0.010 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                           ;
; 2.161   ; -0.184  ;    ; uTsu ; 1      ; FF_X146_Y215_N17      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 0.088 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.073                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.161                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.088                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.027 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.701  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.317       ; 96         ; 0.000 ; 1.117 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.421       ; 60         ; 0.421 ; 0.421 ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.280       ; 40         ; 0.280 ; 0.280 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.048       ; 96         ; 0.000 ; 0.878 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                  ;
; 1.372   ; 1.372   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                             ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                     ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                   ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                           ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                 ;
;   1.372 ;   1.117 ; RR ; IC   ; 1      ; FF_X147_Y216_N8       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                           ;
;   1.372 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y216_N8       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                               ;
; 2.073   ; 0.701   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                         ;
;   1.652 ;   0.280 ; RR ; uTco ; 2      ; FF_X147_Y216_N8       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                             ;
;   1.652 ;   0.000 ; RR ; CELL ; 10     ; FF_X147_Y216_N8       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|sclrn~la_lab/laboutt[4]                                                                             ;
;   2.073 ;   0.421 ; RR ; IC   ; 1      ; FF_X146_Y215_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.073 ;   0.000 ; RR ; CELL ; 1      ; FF_X146_Y215_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                  ;
; 2.345   ; 1.345   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                            ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                    ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                  ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                          ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                ;
;   2.094 ;   0.878 ; RR ; IC   ; 1      ; FF_X146_Y215_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   2.094 ;   0.000 ; RR ; CELL ; 1      ; FF_X146_Y215_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   2.335 ;   0.241 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                          ;
;   2.345 ;   0.010 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                           ;
; 2.161   ; -0.184  ;    ; uTsu ; 1      ; FF_X146_Y215_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 0.117 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                                                                        ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.069                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.117                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.682  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.332       ; 96         ; 0.000 ; 1.132 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.401       ; 59         ; 0.401 ; 0.401 ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.281       ; 41         ; 0.281 ; 0.281 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.059       ; 96         ; 0.000 ; 0.889 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.387   ; 1.387   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.387 ;   1.132 ; RR ; IC   ; 1      ; FF_X157_Y224_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                         ;
;   1.387 ;   0.000 ; RR ; CELL ; 1      ; FF_X157_Y224_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                                                                             ;
; 2.069   ; 0.682   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.668 ;   0.281 ; RR ; uTco ; 2      ; FF_X157_Y224_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                           ;
;   1.668 ;   0.000 ; RR ; CELL ; 25     ; FF_X157_Y224_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~la_lab/laboutt[0]                                                           ;
;   2.069 ;   0.401 ; RR ; IC   ; 1      ; FF_X157_Y223_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.069 ;   0.000 ; RR ; CELL ; 1      ; FF_X157_Y223_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.355   ; 1.355   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.105 ;   0.889 ; RR ; IC   ; 1      ; FF_X157_Y223_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.105 ;   0.000 ; RR ; CELL ; 1      ; FF_X157_Y223_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.346 ;   0.241 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.355 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.186   ; -0.169  ;    ; uTsu ; 1      ; FF_X157_Y223_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 0.117 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                                                                        ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.069                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.117                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.682  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.332       ; 96         ; 0.000 ; 1.132 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.401       ; 59         ; 0.401 ; 0.401 ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.281       ; 41         ; 0.281 ; 0.281 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.059       ; 96         ; 0.000 ; 0.889 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.387   ; 1.387   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.387 ;   1.132 ; RR ; IC   ; 1      ; FF_X157_Y224_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                         ;
;   1.387 ;   0.000 ; RR ; CELL ; 1      ; FF_X157_Y224_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                                                                             ;
; 2.069   ; 0.682   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.668 ;   0.281 ; RR ; uTco ; 2      ; FF_X157_Y224_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                           ;
;   1.668 ;   0.000 ; RR ; CELL ; 25     ; FF_X157_Y224_N2       ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn~la_lab/laboutt[0]                                                           ;
;   2.069 ;   0.401 ; RR ; IC   ; 1      ; FF_X157_Y223_N59      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.069 ;   0.000 ; RR ; CELL ; 1      ; FF_X157_Y223_N59      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.355   ; 1.355   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.105 ;   0.889 ; RR ; IC   ; 1      ; FF_X157_Y223_N59      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   2.105 ;   0.000 ; RR ; CELL ; 1      ; FF_X157_Y223_N59      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   2.346 ;   0.241 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.355 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.186   ; -0.169  ;    ; uTsu ; 1      ; FF_X157_Y223_N59      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 0.128 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                       ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                      ;
; Data Arrival Time               ; 1.949                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.077                                                                                                                                                                                                                         ;
; Slack                           ; 0.128                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; 1 Slow vid1 -40C Model                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.104 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.572  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.322       ; 96         ; 0.000 ; 1.122 ;
;    Cell                ;        ; 3     ; 0.055       ; 4          ; 0.000 ; 0.055 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.287       ; 50         ; 0.287 ; 0.287 ;
;    Cell                ;        ; 2     ; 0.076       ; 13         ; 0.000 ; 0.076 ;
;    uTco                ;        ; 1     ; 0.209       ; 37         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.044       ; 96         ; 0.000 ; 0.874 ;
;    Cell                ;        ; 3     ; 0.046       ; 4          ; 0.000 ; 0.046 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                   ;
; 1.377   ; 1.377   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                              ;
;   0.200 ;   0.200 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                      ;
;   0.255 ;   0.055 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                    ;
;   0.255 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                            ;
;   0.255 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                  ;
;   1.377 ;   1.122 ; RR ; IC   ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                                        ;
;   1.377 ;   0.000 ; RR ; CELL ; 1      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                            ;
; 1.949   ; 0.572   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                          ;
;   1.586 ;   0.209 ; RR ; uTco ; 2      ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                                          ;
;   1.662 ;   0.076 ; RR ; CELL ; 28     ; FF_X147_Y218_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                                         ;
;   1.949 ;   0.287 ; RR ; IC   ; 1      ; FF_X148_Y216_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.949 ;   0.000 ; RR ; CELL ; 1      ; FF_X148_Y216_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                   ;
; 2.273   ; 1.273   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                             ;
;   1.170 ;   0.170 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                     ;
;   1.216 ;   0.046 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                   ;
;   1.216 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                           ;
;   1.216 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                 ;
;   2.090 ;   0.874 ; RR ; IC   ; 1      ; FF_X148_Y216_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.090 ;   0.000 ; RR ; CELL ; 1      ; FF_X148_Y216_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.264 ;   0.174 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                           ;
;   2.273 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                            ;
; 2.077   ; -0.196  ;    ; uTsu ; 1      ; FF_X148_Y216_N44      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.258 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 -40C Model
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.258 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                  ; clock        ; clock       ; 0.000        ; 0.009      ; 0.230      ; Fast 900mV -40C Model           ;
; 0.258 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                               ; clock        ; clock       ; 0.000        ; 0.009      ; 0.230      ; Fast 900mV -40C Model           ;
; 0.258 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.009      ; 0.230      ; Fast 900mV -40C Model           ;
; 0.259 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                           ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.219      ; Fast 900mV -40C Model           ;
; 0.259 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                           ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.219      ; Fast 900mV -40C Model           ;
; 0.259 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                           ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.219      ; Fast 900mV -40C Model           ;
; 0.262 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock       ; 0.000        ; 0.010      ; 0.233      ; Fast 900mV -40C Model           ;
; 0.262 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 0.000        ; 0.010      ; 0.233      ; Fast 900mV -40C Model           ;
; 0.262 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock       ; 0.000        ; 0.010      ; 0.233      ; Fast 900mV -40C Model           ;
; 0.262 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                      ; clock        ; clock       ; 0.000        ; 0.011      ; 0.229      ; Fast 900mV -40C Model           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.258 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                             ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.063                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 0.805                                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.258                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.799       ; 96         ; 0.000 ; 0.670 ;
;    Cell                ;       ; 3     ; 0.034       ; 4          ; 0.000 ; 0.034 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.091       ; 40         ; 0.091 ; 0.091 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 60         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.024       ; 96         ; 0.000 ; 0.854 ;
;    Cell                ;       ; 3     ; 0.041       ; 4          ; 0.000 ; 0.041 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                           ;
; 0.833   ; 0.833   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                      ;
;   0.129 ;   0.129 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                              ;
;   0.163 ;   0.034 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                            ;
;   0.163 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                    ;
;   0.163 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                          ;
;   0.833 ;   0.670 ; RR ; IC   ; 1      ; FF_X151_Y224_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|clk                                                                              ;
;   0.833 ;   0.000 ; RR ; CELL ; 1      ; FF_X151_Y224_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                  ;
; 1.063   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                  ;
;   0.972 ;   0.139 ; RR ; uTco ; 3      ; FF_X151_Y224_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|q                                                                                ;
;   1.063 ;   0.091 ; RR ; IC   ; 1      ; FF_X152_Y224_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.063 ;   0.000 ; RR ; CELL ; 1      ; FF_X152_Y224_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                           ;
; 0.842   ; 0.842    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                     ;
;   0.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                             ;
;   0.211 ;   0.041  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                           ;
;   0.211 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                   ;
;   0.211 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                         ;
;   1.065 ;   0.854  ; RR ; IC   ; 1      ; FF_X152_Y224_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; FF_X152_Y224_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   0.848 ;   -0.217 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
;   0.842 ;   -0.006 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                    ;
; 0.805   ; -0.037   ;    ; uTh  ; 1      ; FF_X152_Y224_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.258 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 1.063                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 0.805                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.258                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.799       ; 96         ; 0.000 ; 0.670 ;
;    Cell                ;       ; 3     ; 0.034       ; 4          ; 0.000 ; 0.034 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.091       ; 40         ; 0.091 ; 0.091 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 60         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.024       ; 96         ; 0.000 ; 0.854 ;
;    Cell                ;       ; 3     ; 0.041       ; 4          ; 0.000 ; 0.041 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                              ;
; 0.833   ; 0.833   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                         ;
;   0.129 ;   0.129 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                 ;
;   0.163 ;   0.034 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                               ;
;   0.163 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.163 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                             ;
;   0.833 ;   0.670 ; RR ; IC   ; 1      ; FF_X151_Y224_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|clk                                                                                 ;
;   0.833 ;   0.000 ; RR ; CELL ; 1      ; FF_X151_Y224_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                     ;
; 1.063   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                     ;
;   0.972 ;   0.139 ; RR ; uTco ; 3      ; FF_X151_Y224_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|q                                                                                   ;
;   1.063 ;   0.091 ; RR ; IC   ; 1      ; FF_X152_Y224_N59      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   1.063 ;   0.000 ; RR ; CELL ; 1      ; FF_X152_Y224_N59      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                              ;
; 0.842   ; 0.842    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                        ;
;   0.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                ;
;   0.211 ;   0.041  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                              ;
;   0.211 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                      ;
;   0.211 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                            ;
;   1.065 ;   0.854  ; RR ; IC   ; 1      ; FF_X152_Y224_N59      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; FF_X152_Y224_N59      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   0.848 ;   -0.217 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                      ;
;   0.842 ;   -0.006 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                       ;
; 0.805   ; -0.037   ;    ; uTh  ; 1      ; FF_X152_Y224_N59      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.258 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 1.063                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 0.805                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.258                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.799       ; 96         ; 0.000 ; 0.670 ;
;    Cell                ;       ; 3     ; 0.034       ; 4          ; 0.000 ; 0.034 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.091       ; 40         ; 0.091 ; 0.091 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 60         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.024       ; 96         ; 0.000 ; 0.854 ;
;    Cell                ;       ; 3     ; 0.041       ; 4          ; 0.000 ; 0.041 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                              ;
; 0.833   ; 0.833   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                         ;
;   0.129 ;   0.129 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                 ;
;   0.163 ;   0.034 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                               ;
;   0.163 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.163 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                             ;
;   0.833 ;   0.670 ; RR ; IC   ; 1      ; FF_X151_Y224_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|clk                                                                                 ;
;   0.833 ;   0.000 ; RR ; CELL ; 1      ; FF_X151_Y224_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                     ;
; 1.063   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                     ;
;   0.972 ;   0.139 ; RR ; uTco ; 3      ; FF_X151_Y224_N38      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|q                                                                                   ;
;   1.063 ;   0.091 ; RR ; IC   ; 1      ; FF_X152_Y224_N20      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   1.063 ;   0.000 ; RR ; CELL ; 1      ; FF_X152_Y224_N20      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                              ;
; 0.842   ; 0.842    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                        ;
;   0.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                ;
;   0.211 ;   0.041  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                              ;
;   0.211 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                      ;
;   0.211 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                            ;
;   1.065 ;   0.854  ; RR ; IC   ; 1      ; FF_X152_Y224_N20      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; FF_X152_Y224_N20      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   0.848 ;   -0.217 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                      ;
;   0.842 ;   -0.006 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                       ;
; 0.805   ; -0.037   ;    ; uTh  ; 1      ; FF_X152_Y224_N20      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.259 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                             ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 1.051                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 0.792                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.259                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.219 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.798       ; 96         ; 0.000 ; 0.669 ;
;    Cell                ;       ; 3     ; 0.034       ; 4          ; 0.000 ; 0.034 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.080       ; 37         ; 0.080 ; 0.080 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 63         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.022       ; 96         ; 0.000 ; 0.852 ;
;    Cell                ;       ; 3     ; 0.041       ; 4          ; 0.000 ; 0.041 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                 ;
; 0.832   ; 0.832   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                            ;
;   0.129 ;   0.129 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                    ;
;   0.163 ;   0.034 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                  ;
;   0.163 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                          ;
;   0.163 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                ;
;   0.832 ;   0.669 ; RR ; IC   ; 1      ; FF_X145_Y216_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|clk                                                                              ;
;   0.832 ;   0.000 ; RR ; CELL ; 1      ; FF_X145_Y216_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                  ;
; 1.051   ; 0.219   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                        ;
;   0.971 ;   0.139 ; RR ; uTco ; 3      ; FF_X145_Y216_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|q                                                                                ;
;   1.051 ;   0.080 ; RR ; IC   ; 1      ; FF_X145_Y216_N50      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.051 ;   0.000 ; RR ; CELL ; 1      ; FF_X145_Y216_N50      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                 ;
; 0.832   ; 0.832    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                           ;
;   0.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                   ;
;   0.211 ;   0.041  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                 ;
;   0.211 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                         ;
;   0.211 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                               ;
;   1.063 ;   0.852  ; RR ; IC   ; 1      ; FF_X145_Y216_N50      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.063 ;   0.000  ; RR ; CELL ; 1      ; FF_X145_Y216_N50      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   0.832 ;   -0.231 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                         ;
; 0.792   ; -0.040   ;    ; uTh  ; 1      ; FF_X145_Y216_N50      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.259 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 1.051                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 0.792                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.259                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.219 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.798       ; 96         ; 0.000 ; 0.669 ;
;    Cell                ;       ; 3     ; 0.034       ; 4          ; 0.000 ; 0.034 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.080       ; 37         ; 0.080 ; 0.080 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 63         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.022       ; 96         ; 0.000 ; 0.852 ;
;    Cell                ;       ; 3     ; 0.041       ; 4          ; 0.000 ; 0.041 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                    ;
; 0.832   ; 0.832   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                               ;
;   0.129 ;   0.129 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                       ;
;   0.163 ;   0.034 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                     ;
;   0.163 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                             ;
;   0.163 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                   ;
;   0.832 ;   0.669 ; RR ; IC   ; 1      ; FF_X145_Y216_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|clk                                                                                 ;
;   0.832 ;   0.000 ; RR ; CELL ; 1      ; FF_X145_Y216_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                     ;
; 1.051   ; 0.219   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                           ;
;   0.971 ;   0.139 ; RR ; uTco ; 3      ; FF_X145_Y216_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|q                                                                                   ;
;   1.051 ;   0.080 ; RR ; IC   ; 1      ; FF_X145_Y216_N53      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   1.051 ;   0.000 ; RR ; CELL ; 1      ; FF_X145_Y216_N53      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                    ;
; 0.832   ; 0.832    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                              ;
;   0.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                      ;
;   0.211 ;   0.041  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                    ;
;   0.211 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                            ;
;   0.211 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                  ;
;   1.063 ;   0.852  ; RR ; IC   ; 1      ; FF_X145_Y216_N53      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.063 ;   0.000  ; RR ; CELL ; 1      ; FF_X145_Y216_N53      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   0.832 ;   -0.231 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                            ;
; 0.792   ; -0.040   ;    ; uTh  ; 1      ; FF_X145_Y216_N53      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.259 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 1.051                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 0.792                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.259                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.219 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.798       ; 96         ; 0.000 ; 0.669 ;
;    Cell                ;       ; 3     ; 0.034       ; 4          ; 0.000 ; 0.034 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.080       ; 37         ; 0.080 ; 0.080 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 63         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.022       ; 96         ; 0.000 ; 0.852 ;
;    Cell                ;       ; 3     ; 0.041       ; 4          ; 0.000 ; 0.041 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                    ;
; 0.832   ; 0.832   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                               ;
;   0.129 ;   0.129 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                       ;
;   0.163 ;   0.034 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                     ;
;   0.163 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                             ;
;   0.163 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                   ;
;   0.832 ;   0.669 ; RR ; IC   ; 1      ; FF_X145_Y216_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|clk                                                                                 ;
;   0.832 ;   0.000 ; RR ; CELL ; 1      ; FF_X145_Y216_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                     ;
; 1.051   ; 0.219   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                           ;
;   0.971 ;   0.139 ; RR ; uTco ; 3      ; FF_X145_Y216_N32      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|q                                                                                   ;
;   1.051 ;   0.080 ; RR ; IC   ; 1      ; FF_X145_Y216_N20      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   1.051 ;   0.000 ; RR ; CELL ; 1      ; FF_X145_Y216_N20      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                    ;
; 0.832   ; 0.832    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                              ;
;   0.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                      ;
;   0.211 ;   0.041  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                    ;
;   0.211 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                            ;
;   0.211 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                  ;
;   1.063 ;   0.852  ; RR ; IC   ; 1      ; FF_X145_Y216_N20      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.063 ;   0.000  ; RR ; CELL ; 1      ; FF_X145_Y216_N20      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   0.832 ;   -0.231 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                            ;
; 0.792   ; -0.040   ;    ; uTh  ; 1      ; FF_X145_Y216_N20      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.262 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                       ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.082                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 0.820                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.262                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.233 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.815       ; 96         ; 0.000 ; 0.686 ;
;    Cell                ;       ; 3     ; 0.034       ; 4          ; 0.000 ; 0.034 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.091       ; 39         ; 0.091 ; 0.091 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.142       ; 61         ; 0.142 ; 0.142 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.041       ; 96         ; 0.000 ; 0.871 ;
;    Cell                ;       ; 3     ; 0.041       ; 4          ; 0.000 ; 0.041 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 0.849   ; 0.849   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.129 ;   0.129 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                            ;
;   0.163 ;   0.034 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                          ;
;   0.163 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                  ;
;   0.163 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                        ;
;   0.849 ;   0.686 ; RR ; IC   ; 1      ; FF_X137_Y221_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                        ;
;   0.849 ;   0.000 ; RR ; CELL ; 1      ; FF_X137_Y221_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ;
; 1.082   ; 0.233   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.991 ;   0.142 ; RR ; uTco ; 7      ; FF_X137_Y221_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                          ;
;   1.082 ;   0.091 ; RR ; IC   ; 1      ; FF_X136_Y221_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.082 ;   0.000 ; RR ; CELL ; 1      ; FF_X136_Y221_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 0.859   ; 0.859    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                           ;
;   0.211 ;   0.041  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                         ;
;   0.211 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                 ;
;   0.211 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                       ;
;   1.082 ;   0.871  ; RR ; IC   ; 1      ; FF_X136_Y221_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.082 ;   0.000  ; RR ; CELL ; 1      ; FF_X136_Y221_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   0.865 ;   -0.217 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
;   0.859 ;   -0.006 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                                  ;
; 0.820   ; -0.039   ;    ; uTh  ; 1      ; FF_X136_Y221_N26      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.262 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.082                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 0.820                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.262                                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.233 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.815       ; 96         ; 0.000 ; 0.686 ;
;    Cell                ;       ; 3     ; 0.034       ; 4          ; 0.000 ; 0.034 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.091       ; 39         ; 0.091 ; 0.091 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.142       ; 61         ; 0.142 ; 0.142 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.041       ; 96         ; 0.000 ; 0.871 ;
;    Cell                ;       ; 3     ; 0.041       ; 4          ; 0.000 ; 0.041 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 0.849   ; 0.849   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.129 ;   0.129 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                               ;
;   0.163 ;   0.034 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                             ;
;   0.163 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                     ;
;   0.163 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                           ;
;   0.849 ;   0.686 ; RR ; IC   ; 1      ; FF_X137_Y221_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                           ;
;   0.849 ;   0.000 ; RR ; CELL ; 1      ; FF_X137_Y221_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                               ;
; 1.082   ; 0.233   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.991 ;   0.142 ; RR ; uTco ; 7      ; FF_X137_Y221_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                             ;
;   1.082 ;   0.091 ; RR ; IC   ; 1      ; FF_X136_Y221_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   1.082 ;   0.000 ; RR ; CELL ; 1      ; FF_X136_Y221_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 0.859   ; 0.859    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                              ;
;   0.211 ;   0.041  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                            ;
;   0.211 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                    ;
;   0.211 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                          ;
;   1.082 ;   0.871  ; RR ; IC   ; 1      ; FF_X136_Y221_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.082 ;   0.000  ; RR ; CELL ; 1      ; FF_X136_Y221_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   0.865 ;   -0.217 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                    ;
;   0.859 ;   -0.006 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                                     ;
; 0.820   ; -0.039   ;    ; uTh  ; 1      ; FF_X136_Y221_N29      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.262 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.082                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 0.820                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.262                                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.233 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.815       ; 96         ; 0.000 ; 0.686 ;
;    Cell                ;       ; 3     ; 0.034       ; 4          ; 0.000 ; 0.034 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.091       ; 39         ; 0.091 ; 0.091 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.142       ; 61         ; 0.142 ; 0.142 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.041       ; 96         ; 0.000 ; 0.871 ;
;    Cell                ;       ; 3     ; 0.041       ; 4          ; 0.000 ; 0.041 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 0.849   ; 0.849   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.129 ;   0.129 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                               ;
;   0.163 ;   0.034 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                             ;
;   0.163 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                     ;
;   0.163 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                           ;
;   0.849 ;   0.686 ; RR ; IC   ; 1      ; FF_X137_Y221_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                           ;
;   0.849 ;   0.000 ; RR ; CELL ; 1      ; FF_X137_Y221_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                               ;
; 1.082   ; 0.233   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.991 ;   0.142 ; RR ; uTco ; 7      ; FF_X137_Y221_N55      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                             ;
;   1.082 ;   0.091 ; RR ; IC   ; 1      ; FF_X136_Y221_N50      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   1.082 ;   0.000 ; RR ; CELL ; 1      ; FF_X136_Y221_N50      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 0.859   ; 0.859    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                                              ;
;   0.211 ;   0.041  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                            ;
;   0.211 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                    ;
;   0.211 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                          ;
;   1.082 ;   0.871  ; RR ; IC   ; 1      ; FF_X136_Y221_N50      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.082 ;   0.000  ; RR ; CELL ; 1      ; FF_X136_Y221_N50      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   0.865 ;   -0.217 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                    ;
;   0.859 ;   -0.006 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                                     ;
; 0.820   ; -0.039   ;    ; uTh  ; 1      ; FF_X136_Y221_N50      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.262 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                         ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 1.078                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 0.816                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.262                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.229 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.815       ; 96         ; 0.000 ; 0.686 ;
;    Cell                ;       ; 3     ; 0.034       ; 4          ; 0.000 ; 0.034 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.090       ; 39         ; 0.090 ; 0.090 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 61         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.042       ; 96         ; 0.000 ; 0.872 ;
;    Cell                ;       ; 3     ; 0.041       ; 4          ; 0.000 ; 0.041 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 0.849   ; 0.849   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                  ;
;   0.129 ;   0.129 ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                          ;
;   0.163 ;   0.034 ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                        ;
;   0.163 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.163 ;   0.000 ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   0.849 ;   0.686 ; RR ; IC   ; 1      ; FF_X137_Y221_N47      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                          ;
;   0.849 ;   0.000 ; RR ; CELL ; 1      ; FF_X137_Y221_N47      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                              ;
; 1.078   ; 0.229   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   0.988 ;   0.139 ; RR ; uTco ; 3      ; FF_X137_Y221_N47      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                            ;
;   1.078 ;   0.090 ; RR ; IC   ; 1      ; FF_X138_Y221_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.078 ;   0.000 ; RR ; CELL ; 1      ; FF_X138_Y221_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 0.860   ; 0.860    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X131_Y216_N0  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                 ;
;   0.170 ;   0.170  ; RR ; IC   ; 1      ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|datae                                                                                                                                                                                                                                                                                                                         ;
;   0.211 ;   0.041  ; RR ; CELL ; 200    ; LABCELL_X131_Y216_N36 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                       ;
;   0.211 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                               ;
;   0.211 ;   0.000  ; RR ; CELL ; 2455   ; Boundary Port         ; N/A                ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                     ;
;   1.083 ;   0.872  ; RR ; IC   ; 1      ; FF_X138_Y221_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.083 ;   0.000  ; RR ; CELL ; 1      ; FF_X138_Y221_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   0.866 ;   -0.217 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                               ;
;   0.860 ;   -0.006 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                ;
; 0.816   ; -0.044   ;    ; uTh  ; 1      ; FF_X138_Y221_N56      ; ALM Register       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Thu Apr 27 14:51:37 2023
    Info: System process ID: 150892
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/matvec/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_matvec".
Info (16678): Successfully loaded final database: elapsed time is 00:00:14.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 0.013
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.013               0.000         0      clock 1 Slow vid1 -40C Model 
Info (332146): Worst-case hold slack is 0.001
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.001               0.000         0      clock Slow 900mV -40C Model 
Info (332146): Worst-case recovery slack is 0.060
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.060               0.000         0      clock 1 Slow vid1 -40C Model 
Info (332146): Worst-case removal slack is 0.258
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.258               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Critical Warning (332148): Timing requirements not met
    Info (19062): For recommendations on closing timing for HyperFlex architectures, run Fast Forward Timing Closure Recommendations in the Compilation Dashboard.
Info (332146): Worst-case minimum pulse width slack is -0.123
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.123              -0.251         3      clock Slow 900mV 100C Model 
Info (332114): Report Metastability (1 Slow vid1 100C Model): Found 71 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.306 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (1 Slow vid1 -40C Model): Found 71 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.159 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 71 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.236 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 71 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.173 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 71 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.442 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV -40C Model): Found 71 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 71
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.575 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 84 of 85 rules passed in snapshot 'final'
Info (21661): Design Assistant Results: 0 of 36 High severity rules issued violations in snapshot 'final'
Info (21621): Design Assistant Results: 1 of 33 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/dirren/IntelHLS/matvec/test-fpga.prj/quartus/quartus_compile.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 0 of 16 Low severity rules issued violations in snapshot 'final'
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 6244 megabytes
    Info: Processing ended: Thu Apr 27 14:52:02 2023
    Info: Elapsed time: 00:00:25
    Info: System process ID: 150892


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 195   ; 195  ;
; Unconstrained Input Port Paths  ; 197   ; 197  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; resetn          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_start[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_stall[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; matvec_busy[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_done[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; resetn          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_start[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_stall[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[32]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[33]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[34]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[35]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[36]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[37]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[38]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[39]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[40]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[41]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[42]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[43]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[44]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[45]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[46]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[47]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[48]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[49]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[50]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[51]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[52]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[53]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[54]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[55]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[56]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[57]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[58]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[59]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[60]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[61]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[62]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[63]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; matvec_busy[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_done[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.013 ; 0.001 ; 0.060    ; 0.258   ; -0.123              ;
;  clock           ; 0.013 ; 0.001 ; 0.060    ; 0.258   ; -0.123              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; -0.251              ;
;  clock           ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; -0.251              ;
+------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 1 of 85 Rules Failed                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 3          ; 0      ; minimum-pulse-width                            ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - Incomplete I/O Delay Assignment                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Latches Detected                                                                               ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 0          ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 0          ; 0      ; sdc                                            ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 0          ; 0      ; reset-usage                                    ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	3
Rule Parameters:      	max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                                                                                                                                                                                                                                                                           ;
+---------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+
; Minimum Pulse Width Slack ; Type             ; Node Name                                                                                                                                                                                                                                                         ; Clock ; Worst-Case Operating Conditions ; Waived ;
+---------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+
; -0.123                    ; High Pulse Width ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0~ENA1_dff~reg1 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.064                    ; High Pulse Width ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama96~reg0         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.064                    ; High Pulse Width ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
+---------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains ;
+---------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized ;
+----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20022 - Incomplete I/O Delay Assignment ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types ;
+-------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------+
; TMC-20018 - Latches Detected ;
+------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter ;
+------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------+
; CLK-30032 - Improper Clock Targets ;
+------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		tension = 100000
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		tension = 100000
		ignore_high_fanout_tension = False
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		span = 250
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		span = 250
		ignore_high_fanout_span = False
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


