$comment
	File created using the following command:
		vcd file ComputadorReBasico.msim.vcd -direction
$end
$date
	Mon Feb 10 15:48:38 2020
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module TestMemoriaSemana4_vlg_vec_tst $end
$var reg 5 ! address [4:0] $end
$var reg 1 " clock $end
$var wire 1 # q [15] $end
$var wire 1 $ q [14] $end
$var wire 1 % q [13] $end
$var wire 1 & q [12] $end
$var wire 1 ' q [11] $end
$var wire 1 ( q [10] $end
$var wire 1 ) q [9] $end
$var wire 1 * q [8] $end
$var wire 1 + q [7] $end
$var wire 1 , q [6] $end
$var wire 1 - q [5] $end
$var wire 1 . q [4] $end
$var wire 1 / q [3] $end
$var wire 1 0 q [2] $end
$var wire 1 1 q [1] $end
$var wire 1 2 q [0] $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 : clock~input_o $end
$var wire 1 ; clock~inputCLKENA0_outclk $end
$var wire 1 < address[0]~input_o $end
$var wire 1 = address[1]~input_o $end
$var wire 1 > address[2]~input_o $end
$var wire 1 ? address[3]~input_o $end
$var wire 1 @ address[4]~input_o $end
$var wire 1 A inst|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 B inst|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 C inst|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 D inst|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 E inst|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 F inst|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 G inst|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 H inst|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 I inst|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 J inst|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 K inst|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 L inst|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 M inst|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 N inst|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 O inst|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 P inst|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 Q inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 R inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 S inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 T inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 U inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 V inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 W inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 X inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 Y inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 Z inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 [ inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 \ inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 ] inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 ^ inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 _ inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 ` inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 a inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 b inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 c inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 d inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
03
14
x5
16
17
18
09
0:
0;
0<
0=
0>
0?
0@
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
$end
#5000
1"
1:
1;
#10000
0"
0:
0;
#15000
1"
1:
1;
#20000
b1 !
0"
1<
0:
0;
#25000
1"
1:
1;
#25001
1b
1a
1_
1]
1W
1U
1N
1M
1K
1I
1C
1A
1#
1%
1+
1-
1/
10
#30000
0"
0:
0;
#35000
1"
1:
1;
#40000
b11 !
b10 !
0"
0<
1=
0:
0;
#45000
1"
1:
1;
#45001
1c
0a
0_
1^
0]
1X
0W
1V
1O
0M
0K
1J
0I
1D
0C
1B
1$
0%
1&
0+
1,
0-
0/
11
#50000
0"
0:
0;
#55000
1"
1:
1;
#60000
b11 !
0"
1<
0:
0;
#65000
1"
1:
1;
#65001
1d
0c
1`
1[
0U
1P
0O
1L
1G
0A
0#
1)
1.
01
12
#70000
0"
0:
0;
#75000
1"
1:
1;
#80000
b111 !
b101 !
b100 !
0"
0<
0=
1>
0:
0;
#85000
1"
1:
1;
#85001
0d
0b
1a
0`
0^
1Z
1Y
1W
0V
0P
0N
1M
0L
0J
1F
1E
1C
0B
0$
1%
1'
1(
0,
0.
1/
00
02
#90000
0"
0:
0;
#95000
1"
1:
1;
#100000
b101 !
0"
1<
0:
0;
#105000
1"
1:
1;
#105001
1\
0[
0X
0W
1H
0G
0D
0C
0%
0&
0)
1*
#110000
0"
0:
0;
#115000
1"
1:
1;
#120000
b111 !
b110 !
0"
0<
1=
0:
0;
#125000
1"
1:
1;
#125001
1c
0a
1`
1^
1]
0\
1[
0Z
0Y
1X
1V
1O
0M
1L
1J
1I
0H
1G
0F
0E
1D
1B
1$
1&
0'
0(
1)
0*
1+
1,
1.
0/
11
#130000
0"
0:
0;
#135000
1"
1:
1;
#140000
b111 !
0"
1<
0:
0;
#145000
1"
1:
1;
#145001
0c
0`
1_
0^
0]
1\
0[
0X
0V
0O
0L
1K
0J
0I
1H
0G
0D
0B
0$
0&
0)
1*
0+
0,
1-
0.
01
#150000
0"
0:
0;
#155000
1"
1:
1;
#160000
b1111 !
b1011 !
b1001 !
b1000 !
0"
0<
0=
0>
1?
0:
0;
#165000
1"
1:
1;
#165001
0_
0\
0K
0H
0*
0-
#170000
0"
0:
0;
#175000
1"
1:
1;
#180000
b1001 !
0"
1<
0:
0;
#185000
1"
1:
1;
#190000
0"
0:
0;
#195000
1"
1:
1;
#200000
b1011 !
b1010 !
0"
0<
1=
0:
0;
#205000
1"
1:
1;
#210000
0"
0:
0;
#215000
1"
1:
1;
#220000
b1011 !
0"
1<
0:
0;
#225000
1"
1:
1;
#230000
0"
0:
0;
#235000
1"
1:
1;
#240000
b1111 !
b1101 !
b1100 !
0"
0<
0=
1>
0:
0;
#245000
1"
1:
1;
#250000
0"
0:
0;
#255000
1"
1:
1;
#260000
b1101 !
0"
1<
0:
0;
#265000
1"
1:
1;
#270000
0"
0:
0;
#275000
1"
1:
1;
#280000
b1111 !
b1110 !
0"
0<
1=
0:
0;
#285000
1"
1:
1;
#290000
0"
0:
0;
#295000
1"
1:
1;
#300000
b1111 !
0"
1<
0:
0;
#305000
1"
1:
1;
#310000
0"
0:
0;
#315000
1"
1:
1;
#320000
b11111 !
b10111 !
b10011 !
b10001 !
b10000 !
0"
0<
0=
0>
0?
1@
0:
0;
#325000
1"
1:
1;
#330000
0"
0:
0;
#335000
1"
1:
1;
#340000
b10001 !
0"
1<
0:
0;
#345000
1"
1:
1;
#350000
0"
0:
0;
#355000
1"
1:
1;
#360000
b10011 !
b10010 !
0"
0<
1=
0:
0;
#365000
1"
1:
1;
#370000
0"
0:
0;
#375000
1"
1:
1;
#380000
b10011 !
0"
1<
0:
0;
#385000
1"
1:
1;
#390000
0"
0:
0;
#395000
1"
1:
1;
#400000
b10111 !
b10101 !
b10100 !
0"
0<
0=
1>
0:
0;
#405000
1"
1:
1;
#410000
0"
0:
0;
#415000
1"
1:
1;
#420000
b10101 !
0"
1<
0:
0;
#425000
1"
1:
1;
#430000
0"
0:
0;
#435000
1"
1:
1;
#440000
b10111 !
b10110 !
0"
0<
1=
0:
0;
#445000
1"
1:
1;
#450000
0"
0:
0;
#455000
1"
1:
1;
#460000
b10111 !
0"
1<
0:
0;
#465000
1"
1:
1;
#470000
0"
0:
0;
#475000
1"
1:
1;
#480000
b11111 !
b11011 !
b11001 !
b11000 !
0"
0<
0=
0>
1?
0:
0;
#485000
1"
1:
1;
#490000
0"
0:
0;
#495000
1"
1:
1;
#500000
b11001 !
0"
1<
0:
0;
#505000
1"
1:
1;
#510000
0"
0:
0;
#515000
1"
1:
1;
#520000
b11011 !
b11010 !
0"
0<
1=
0:
0;
#525000
1"
1:
1;
#530000
0"
0:
0;
#535000
1"
1:
1;
#540000
b11011 !
0"
1<
0:
0;
#545000
1"
1:
1;
#550000
0"
0:
0;
#555000
1"
1:
1;
#560000
b11111 !
b11101 !
b11100 !
0"
0<
0=
1>
0:
0;
#565000
1"
1:
1;
#570000
0"
0:
0;
#575000
1"
1:
1;
#580000
b11101 !
0"
1<
0:
0;
#585000
1"
1:
1;
#590000
0"
0:
0;
#595000
1"
1:
1;
#600000
b11111 !
b11110 !
0"
0<
1=
0:
0;
#605000
1"
1:
1;
#610000
0"
0:
0;
#615000
1"
1:
1;
#620000
b11111 !
0"
1<
0:
0;
#625000
1"
1:
1;
#630000
0"
0:
0;
#635000
1"
1:
1;
#640000
b1111 !
b111 !
b11 !
b1 !
b0 !
0"
0<
0=
0>
0?
0@
0:
0;
#645000
1"
1:
1;
#650000
0"
0:
0;
#655000
1"
1:
1;
#660000
b1 !
0"
1<
0:
0;
#665000
1"
1:
1;
#665001
1b
1a
1_
1]
1W
1U
1N
1M
1K
1I
1C
1A
1#
1%
1+
1-
1/
10
#670000
0"
0:
0;
#675000
1"
1:
1;
#680000
b11 !
b10 !
0"
0<
1=
0:
0;
#685000
1"
1:
1;
#685001
1c
0a
0_
1^
0]
1X
0W
1V
1O
0M
0K
1J
0I
1D
0C
1B
1$
0%
1&
0+
1,
0-
0/
11
#690000
0"
0:
0;
#695000
1"
1:
1;
#700000
b11 !
0"
1<
0:
0;
#705000
1"
1:
1;
#705001
1d
0c
1`
1[
0U
1P
0O
1L
1G
0A
0#
1)
1.
01
12
#710000
0"
0:
0;
#715000
1"
1:
1;
#720000
b111 !
b101 !
b100 !
0"
0<
0=
1>
0:
0;
#725000
1"
1:
1;
#725001
0d
0b
1a
0`
0^
1Z
1Y
1W
0V
0P
0N
1M
0L
0J
1F
1E
1C
0B
0$
1%
1'
1(
0,
0.
1/
00
02
#730000
0"
0:
0;
#735000
1"
1:
1;
#740000
b101 !
0"
1<
0:
0;
#745000
1"
1:
1;
#745001
1\
0[
0X
0W
1H
0G
0D
0C
0%
0&
0)
1*
#750000
0"
0:
0;
#755000
1"
1:
1;
#760000
b111 !
b110 !
0"
0<
1=
0:
0;
#765000
1"
1:
1;
#765001
1c
0a
1`
1^
1]
0\
1[
0Z
0Y
1X
1V
1O
0M
1L
1J
1I
0H
1G
0F
0E
1D
1B
1$
1&
0'
0(
1)
0*
1+
1,
1.
0/
11
#770000
0"
0:
0;
#775000
1"
1:
1;
#780000
b111 !
0"
1<
0:
0;
#785000
1"
1:
1;
#785001
0c
0`
1_
0^
0]
1\
0[
0X
0V
0O
0L
1K
0J
0I
1H
0G
0D
0B
0$
0&
0)
1*
0+
0,
1-
0.
01
#790000
0"
0:
0;
#795000
1"
1:
1;
#800000
b1111 !
b1011 !
b1001 !
b1000 !
0"
0<
0=
0>
1?
0:
0;
#805000
1"
1:
1;
#805001
0_
0\
0K
0H
0*
0-
#810000
0"
0:
0;
#815000
1"
1:
1;
#820000
b1001 !
0"
1<
0:
0;
#825000
1"
1:
1;
#830000
0"
0:
0;
#835000
1"
1:
1;
#840000
b1011 !
b1010 !
0"
0<
1=
0:
0;
#845000
1"
1:
1;
#850000
0"
0:
0;
#855000
1"
1:
1;
#860000
b1011 !
0"
1<
0:
0;
#865000
1"
1:
1;
#870000
0"
0:
0;
#875000
1"
1:
1;
#880000
b1111 !
b1101 !
b1100 !
0"
0<
0=
1>
0:
0;
#885000
1"
1:
1;
#890000
0"
0:
0;
#895000
1"
1:
1;
#900000
b1101 !
0"
1<
0:
0;
#905000
1"
1:
1;
#910000
0"
0:
0;
#915000
1"
1:
1;
#920000
b1111 !
b1110 !
0"
0<
1=
0:
0;
#925000
1"
1:
1;
#930000
0"
0:
0;
#935000
1"
1:
1;
#940000
b1111 !
0"
1<
0:
0;
#945000
1"
1:
1;
#950000
0"
0:
0;
#955000
1"
1:
1;
#960000
b11111 !
b10111 !
b10011 !
b10001 !
b10000 !
0"
0<
0=
0>
0?
1@
0:
0;
#965000
1"
1:
1;
#970000
0"
0:
0;
#975000
1"
1:
1;
#980000
b10001 !
0"
1<
0:
0;
#985000
1"
1:
1;
#990000
0"
0:
0;
#995000
1"
1:
1;
#1000000
