assign out = (a & c) | (a & d) | (b & c) | (b & d);
endmodule