

================================================================
== Vivado HLS Report for 'axi_stream_to_vga'
================================================================
* Date:           Mon Jun  3 10:28:18 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AXI_STREAM_TO_VGA_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  420002|  420002|  420002|  420002|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  420000|  420000|         2|          1|          1|  420000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     320|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     207|    -|
|Register         |        -|      -|      84|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      84|     527|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_310_p2     |     +    |      0|  0|  26|          19|           1|
    |op2_V_read_assign_fu_252_p2       |     +    |      0|  0|  12|           4|           1|
    |p_Val2_s_fu_413_p2                |     +    |      0|  0|  18|          11|           9|
    |x_1_fu_510_p2                     |     +    |      0|  0|  17|          10|           1|
    |y_coordinate_V_mid2_fu_338_p2     |     +    |      0|  0|  17|          10|          10|
    |y_s_fu_344_p2                     |     +    |      0|  0|  17|          10|           1|
    |tmp_6_i_fu_264_p2                 |     -    |      0|  0|  12|           3|           4|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_179                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op71_read_state2     |    and   |      0|  0|   2|           1|           1|
    |or_cond2_fu_444_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_438_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_298_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp2_mid1_fu_387_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_304_p2        |   icmp   |      0|  0|  20|          19|          18|
    |icmp1_fu_360_p2                   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_fu_280_p2                    |   icmp   |      0|  0|  13|           9|           1|
    |not_1_fu_419_p2                   |   icmp   |      0|  0|  13|          10|           7|
    |tmp_2_fu_286_p2                   |   icmp   |      0|  0|  13|          10|           6|
    |tmp_2_mid1_fu_375_p2              |   icmp   |      0|  0|  13|          10|           6|
    |tmp_3_fu_292_p2                   |   icmp   |      0|  0|  13|          10|          10|
    |tmp_3_mid1_fu_381_p2              |   icmp   |      0|  0|  13|          10|          10|
    |tmp_6_fu_426_p2                   |   icmp   |      0|  0|  13|          10|           8|
    |tmp_7_fu_432_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |tmp_s_fu_316_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |not_mid2_fu_366_p3                |  select  |      0|  0|   2|           1|           1|
    |tmp2_mid2_fu_393_p3               |  select  |      0|  0|   2|           1|           1|
    |x_mid2_fu_322_p3                  |  select  |      0|  0|  10|           1|           1|
    |y_coordinate_V_mid2_s_fu_330_p3   |  select  |      0|  0|   7|           1|           7|
    |y_mid2_fu_401_p3                  |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 320|         200|         143|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |B_V                          |  15|          3|    4|         12|
    |B_V_preg                     |   9|          2|    4|          8|
    |B_temp_V_read_assign_fu_130  |  15|          3|    4|         12|
    |G_V                          |  15|          3|    4|         12|
    |G_V_preg                     |   9|          2|    4|          8|
    |G_temp_V_read_assign_fu_126  |   9|          2|    4|          8|
    |H_SYNC_V                     |   9|          2|    1|          2|
    |R_V                          |  15|          3|    4|         12|
    |R_V_preg                     |   9|          2|    4|          8|
    |R_temp_V_read_assign_fu_122  |  21|          4|    4|         16|
    |V_SYNC_V                     |   9|          2|    1|          2|
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |inStream_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_reg_192       |   9|          2|   19|         38|
    |x_reg_214                    |   9|          2|   10|         20|
    |y_reg_203                    |   9|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 207|         43|   80|        187|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |B_V_preg                     |   4|   0|    4|          0|
    |B_temp_V_read_assign_fu_130  |   4|   0|    4|          0|
    |G_V_preg                     |   4|   0|    4|          0|
    |G_temp_V_read_assign_fu_126  |   4|   0|    4|          0|
    |H_SYNC_V_preg                |   1|   0|    1|          0|
    |R_V_preg                     |   4|   0|    4|          0|
    |R_temp_V_read_assign_fu_122  |   4|   0|    4|          0|
    |V_SYNC_V_preg                |   1|   0|    1|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |color_blinking_V             |   4|   0|    4|          0|
    |indvar_flatten_reg_192       |  19|   0|   19|          0|
    |op2_V_read_assign_reg_556    |   4|   0|    4|          0|
    |or_cond2_reg_584             |   1|   0|    1|          0|
    |tmp_6_i_reg_565              |   4|   0|    4|          0|
    |tmp_reg_561                  |   1|   0|    1|          0|
    |x_reg_214                    |  10|   0|   10|          0|
    |y_reg_203                    |  10|   0|   10|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  84|   0|   84|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_start             |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_done              | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_idle              | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_ready             | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|selftest             |  in |    1|   ap_none  |      selftest     |    scalar    |
|inStream_V_V_TDATA   |  in |    8|    axis    |    inStream_V_V   |    pointer   |
|inStream_V_V_TVALID  |  in |    1|    axis    |    inStream_V_V   |    pointer   |
|inStream_V_V_TREADY  | out |    1|    axis    |    inStream_V_V   |    pointer   |
|R_V                  | out |    4|   ap_none  |        R_V        |    pointer   |
|G_V                  | out |    4|   ap_none  |        G_V        |    pointer   |
|B_V                  | out |    4|   ap_none  |        B_V        |    pointer   |
|V_SYNC_V             | out |    1|   ap_none  |      V_SYNC_V     |    pointer   |
|H_SYNC_V             | out |    1|   ap_none  |      H_SYNC_V     |    pointer   |
+---------------------+-----+-----+------------+-------------------+--------------+

