// Seed: 741609871
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    output tri1 id_7,
    output wor id_8,
    input supply1 id_9,
    input uwire id_10
);
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    output tri id_6
    , id_9,
    input supply1 id_7
);
  wire id_10;
  module_0(
      id_5, id_2, id_4, id_4, id_4, id_5, id_0, id_1, id_1, id_5, id_7
  );
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_2 = id_4;
endmodule
