/*
 * Generated by Bluespec Compiler, version 2023.01 (build 52adafa5)
 * 
 * On Mon Sep 23 14:43:33 UTC 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkCsrFile.h"


/* String declarations */
static std::string const __str_literal_1("\nCycle %d ----------------------------------------------------",
					 62u);


/* Constructor */
MOD_mkCsrFile::MOD_mkCsrFile(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_coreId(simHdl, "coreId", this, 32u, 0u, (tUInt8)0u),
    INST_cycles(simHdl, "cycles", this, 32u, 0u, (tUInt8)0u),
    INST_numInsts(simHdl, "numInsts", this, 32u, 0u, (tUInt8)0u),
    INST_startReg(simHdl, "startReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_clearReq_ehrReg(simHdl,
				    "toHostFifo_clearReq_ehrReg",
				    this,
				    2u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_toHostFifo_clearReq_ignored_wires_0(simHdl,
					     "toHostFifo_clearReq_ignored_wires_0",
					     this,
					     2u,
					     (tUInt8)0u),
    INST_toHostFifo_clearReq_ignored_wires_1(simHdl,
					     "toHostFifo_clearReq_ignored_wires_1",
					     this,
					     2u,
					     (tUInt8)0u),
    INST_toHostFifo_clearReq_virtual_reg_0(simHdl,
					   "toHostFifo_clearReq_virtual_reg_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_clearReq_virtual_reg_1(simHdl,
					   "toHostFifo_clearReq_virtual_reg_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_clearReq_wires_0(simHdl, "toHostFifo_clearReq_wires_0", this, 2u, (tUInt8)0u),
    INST_toHostFifo_clearReq_wires_1(simHdl, "toHostFifo_clearReq_wires_1", this, 2u, (tUInt8)0u),
    INST_toHostFifo_data_0(simHdl, "toHostFifo_data_0", this, 18u),
    INST_toHostFifo_data_1(simHdl, "toHostFifo_data_1", this, 18u),
    INST_toHostFifo_deqP(simHdl, "toHostFifo_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_deqReq_ehrReg(simHdl, "toHostFifo_deqReq_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_deqReq_ignored_wires_0(simHdl,
					   "toHostFifo_deqReq_ignored_wires_0",
					   this,
					   2u,
					   (tUInt8)0u),
    INST_toHostFifo_deqReq_ignored_wires_1(simHdl,
					   "toHostFifo_deqReq_ignored_wires_1",
					   this,
					   2u,
					   (tUInt8)0u),
    INST_toHostFifo_deqReq_ignored_wires_2(simHdl,
					   "toHostFifo_deqReq_ignored_wires_2",
					   this,
					   2u,
					   (tUInt8)0u),
    INST_toHostFifo_deqReq_virtual_reg_0(simHdl,
					 "toHostFifo_deqReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_deqReq_virtual_reg_1(simHdl,
					 "toHostFifo_deqReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_deqReq_virtual_reg_2(simHdl,
					 "toHostFifo_deqReq_virtual_reg_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_deqReq_wires_0(simHdl, "toHostFifo_deqReq_wires_0", this, 2u, (tUInt8)0u),
    INST_toHostFifo_deqReq_wires_1(simHdl, "toHostFifo_deqReq_wires_1", this, 2u, (tUInt8)0u),
    INST_toHostFifo_deqReq_wires_2(simHdl, "toHostFifo_deqReq_wires_2", this, 2u, (tUInt8)0u),
    INST_toHostFifo_empty(simHdl, "toHostFifo_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_toHostFifo_enqP(simHdl, "toHostFifo_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_enqReq_ehrReg(simHdl, "toHostFifo_enqReq_ehrReg", this, 19u, 174762u, (tUInt8)0u),
    INST_toHostFifo_enqReq_ignored_wires_0(simHdl,
					   "toHostFifo_enqReq_ignored_wires_0",
					   this,
					   19u,
					   (tUInt8)0u),
    INST_toHostFifo_enqReq_ignored_wires_1(simHdl,
					   "toHostFifo_enqReq_ignored_wires_1",
					   this,
					   19u,
					   (tUInt8)0u),
    INST_toHostFifo_enqReq_ignored_wires_2(simHdl,
					   "toHostFifo_enqReq_ignored_wires_2",
					   this,
					   19u,
					   (tUInt8)0u),
    INST_toHostFifo_enqReq_virtual_reg_0(simHdl,
					 "toHostFifo_enqReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_enqReq_virtual_reg_1(simHdl,
					 "toHostFifo_enqReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_enqReq_virtual_reg_2(simHdl,
					 "toHostFifo_enqReq_virtual_reg_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_enqReq_wires_0(simHdl, "toHostFifo_enqReq_wires_0", this, 19u, (tUInt8)0u),
    INST_toHostFifo_enqReq_wires_1(simHdl, "toHostFifo_enqReq_wires_1", this, 19u, (tUInt8)0u),
    INST_toHostFifo_enqReq_wires_2(simHdl, "toHostFifo_enqReq_wires_2", this, 19u, (tUInt8)0u),
    INST_toHostFifo_full(simHdl, "toHostFifo_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 44u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkCsrFile::init_symbols_0()
{
  init_symbol(&symbols[0u], "coreId", SYM_MODULE, &INST_coreId);
  init_symbol(&symbols[1u], "cycles", SYM_MODULE, &INST_cycles);
  init_symbol(&symbols[2u], "numInsts", SYM_MODULE, &INST_numInsts);
  init_symbol(&symbols[3u], "RL_count", SYM_RULE);
  init_symbol(&symbols[4u], "RL_toHostFifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[5u], "RL_toHostFifo_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[6u], "RL_toHostFifo_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[7u], "RL_toHostFifo_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[8u], "startReg", SYM_MODULE, &INST_startReg);
  init_symbol(&symbols[9u],
	      "toHostFifo_clearReq_ehrReg",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_ehrReg);
  init_symbol(&symbols[10u],
	      "toHostFifo_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_ignored_wires_0);
  init_symbol(&symbols[11u],
	      "toHostFifo_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_ignored_wires_1);
  init_symbol(&symbols[12u],
	      "toHostFifo_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_virtual_reg_0);
  init_symbol(&symbols[13u],
	      "toHostFifo_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_virtual_reg_1);
  init_symbol(&symbols[14u],
	      "toHostFifo_clearReq_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_wires_0);
  init_symbol(&symbols[15u],
	      "toHostFifo_clearReq_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_wires_1);
  init_symbol(&symbols[16u], "toHostFifo_data_0", SYM_MODULE, &INST_toHostFifo_data_0);
  init_symbol(&symbols[17u], "toHostFifo_data_1", SYM_MODULE, &INST_toHostFifo_data_1);
  init_symbol(&symbols[18u], "toHostFifo_deqP", SYM_MODULE, &INST_toHostFifo_deqP);
  init_symbol(&symbols[19u], "toHostFifo_deqReq_ehrReg", SYM_MODULE, &INST_toHostFifo_deqReq_ehrReg);
  init_symbol(&symbols[20u],
	      "toHostFifo_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_ignored_wires_0);
  init_symbol(&symbols[21u],
	      "toHostFifo_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_ignored_wires_1);
  init_symbol(&symbols[22u],
	      "toHostFifo_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_ignored_wires_2);
  init_symbol(&symbols[23u],
	      "toHostFifo_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_virtual_reg_0);
  init_symbol(&symbols[24u],
	      "toHostFifo_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_virtual_reg_1);
  init_symbol(&symbols[25u],
	      "toHostFifo_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_virtual_reg_2);
  init_symbol(&symbols[26u],
	      "toHostFifo_deqReq_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_wires_0);
  init_symbol(&symbols[27u],
	      "toHostFifo_deqReq_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_wires_1);
  init_symbol(&symbols[28u],
	      "toHostFifo_deqReq_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_wires_2);
  init_symbol(&symbols[29u], "toHostFifo_empty", SYM_MODULE, &INST_toHostFifo_empty);
  init_symbol(&symbols[30u], "toHostFifo_empty__h5813", SYM_DEF, &DEF_toHostFifo_empty__h5813, 1u);
  init_symbol(&symbols[31u], "toHostFifo_enqP", SYM_MODULE, &INST_toHostFifo_enqP);
  init_symbol(&symbols[32u], "toHostFifo_enqReq_ehrReg", SYM_MODULE, &INST_toHostFifo_enqReq_ehrReg);
  init_symbol(&symbols[33u],
	      "toHostFifo_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_ignored_wires_0);
  init_symbol(&symbols[34u],
	      "toHostFifo_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_ignored_wires_1);
  init_symbol(&symbols[35u],
	      "toHostFifo_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_ignored_wires_2);
  init_symbol(&symbols[36u],
	      "toHostFifo_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_virtual_reg_0);
  init_symbol(&symbols[37u],
	      "toHostFifo_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_virtual_reg_1);
  init_symbol(&symbols[38u],
	      "toHostFifo_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_virtual_reg_2);
  init_symbol(&symbols[39u],
	      "toHostFifo_enqReq_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_wires_0);
  init_symbol(&symbols[40u],
	      "toHostFifo_enqReq_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_wires_1);
  init_symbol(&symbols[41u],
	      "toHostFifo_enqReq_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_wires_2);
  init_symbol(&symbols[42u], "toHostFifo_full", SYM_MODULE, &INST_toHostFifo_full);
  init_symbol(&symbols[43u], "toHostFifo_full__h5775", SYM_DEF, &DEF_toHostFifo_full__h5775, 1u);
}


/* Rule actions */

void MOD_mkCsrFile::RL_toHostFifo_enqReq_canonicalize()
{
  tUInt32 DEF_IF_toHostFifo_enqReq_wires_2_whas_THEN_toHostF_ETC___d10;
  DEF_toHostFifo_enqReq_wires_1_wget____d4 = INST_toHostFifo_enqReq_wires_1.METH_wget();
  DEF_toHostFifo_enqReq_wires_0_wget____d6 = INST_toHostFifo_enqReq_wires_0.METH_wget();
  DEF_toHostFifo_enqReq_ehrReg___d7 = INST_toHostFifo_enqReq_ehrReg.METH_read();
  DEF_toHostFifo_enqReq_wires_1_whas____d3 = INST_toHostFifo_enqReq_wires_1.METH_whas();
  DEF_toHostFifo_enqReq_wires_0_whas____d5 = INST_toHostFifo_enqReq_wires_0.METH_whas();
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9 = DEF_toHostFifo_enqReq_wires_1_whas____d3 ? DEF_toHostFifo_enqReq_wires_1_wget____d4 : (DEF_toHostFifo_enqReq_wires_0_whas____d5 ? DEF_toHostFifo_enqReq_wires_0_wget____d6 : DEF_toHostFifo_enqReq_ehrReg___d7);
  DEF_IF_toHostFifo_enqReq_wires_2_whas_THEN_toHostF_ETC___d10 = INST_toHostFifo_enqReq_wires_2.METH_whas() ? INST_toHostFifo_enqReq_wires_2.METH_wget() : DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9;
  INST_toHostFifo_enqReq_ehrReg.METH_write(DEF_IF_toHostFifo_enqReq_wires_2_whas_THEN_toHostF_ETC___d10);
}

void MOD_mkCsrFile::RL_toHostFifo_deqReq_canonicalize()
{
  tUInt8 DEF_IF_toHostFifo_deqReq_wires_2_whas__1_THEN_toHo_ETC___d20;
  DEF_toHostFifo_deqReq_wires_1_wget____d14 = INST_toHostFifo_deqReq_wires_1.METH_wget();
  DEF_toHostFifo_deqReq_wires_0_wget____d16 = INST_toHostFifo_deqReq_wires_0.METH_wget();
  DEF_toHostFifo_deqReq_ehrReg___d17 = INST_toHostFifo_deqReq_ehrReg.METH_read();
  DEF_toHostFifo_deqReq_wires_1_whas____d13 = INST_toHostFifo_deqReq_wires_1.METH_whas();
  DEF_toHostFifo_deqReq_wires_0_whas____d15 = INST_toHostFifo_deqReq_wires_0.METH_whas();
  DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19 = DEF_toHostFifo_deqReq_wires_1_whas____d13 ? DEF_toHostFifo_deqReq_wires_1_wget____d14 : (DEF_toHostFifo_deqReq_wires_0_whas____d15 ? DEF_toHostFifo_deqReq_wires_0_wget____d16 : DEF_toHostFifo_deqReq_ehrReg___d17);
  DEF_IF_toHostFifo_deqReq_wires_2_whas__1_THEN_toHo_ETC___d20 = INST_toHostFifo_deqReq_wires_2.METH_whas() ? INST_toHostFifo_deqReq_wires_2.METH_wget() : DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19;
  INST_toHostFifo_deqReq_ehrReg.METH_write(DEF_IF_toHostFifo_deqReq_wires_2_whas__1_THEN_toHo_ETC___d20);
}

void MOD_mkCsrFile::RL_toHostFifo_clearReq_canonicalize()
{
  tUInt8 DEF_IF_toHostFifo_clearReq_wires_1_whas__1_THEN_to_ETC___d27;
  DEF_toHostFifo_clearReq_wires_0_wget____d24 = INST_toHostFifo_clearReq_wires_0.METH_wget();
  DEF_toHostFifo_clearReq_ehrReg___d25 = INST_toHostFifo_clearReq_ehrReg.METH_read();
  DEF_toHostFifo_clearReq_wires_0_whas____d23 = INST_toHostFifo_clearReq_wires_0.METH_whas();
  DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26 = DEF_toHostFifo_clearReq_wires_0_whas____d23 ? DEF_toHostFifo_clearReq_wires_0_wget____d24 : DEF_toHostFifo_clearReq_ehrReg___d25;
  DEF_IF_toHostFifo_clearReq_wires_1_whas__1_THEN_to_ETC___d27 = INST_toHostFifo_clearReq_wires_1.METH_whas() ? INST_toHostFifo_clearReq_wires_1.METH_wget() : DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26;
  INST_toHostFifo_clearReq_ehrReg.METH_write(DEF_IF_toHostFifo_clearReq_wires_1_whas__1_THEN_to_ETC___d27);
}

void MOD_mkCsrFile::RL_toHostFifo_canonicalize()
{
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d62;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d48;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d67;
  tUInt8 DEF_toHostFifo_enqP_3_EQ_0_6_AND_toHostFifo_clearR_ETC___d78;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d77;
  tUInt8 DEF_toHostFifo_enqP_3_EQ_1_2_AND_toHostFifo_clearR_ETC___d93;
  tUInt8 DEF_NOT_toHostFifo_clearReq_virtual_reg_1_read__8__ETC___d75;
  tUInt8 DEF__0_CONCAT_DONTCARE___d94;
  tUInt32 DEF__0_CONCAT_DONTCARE___d95;
  tUInt8 DEF_v__h4804;
  tUInt8 DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__5_6__ETC___d42;
  tUInt8 DEF_next_deqP___1__h5692;
  tUInt8 DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__9_0__ETC___d56;
  tUInt32 DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__5_OR__ETC___d91;
  tUInt8 DEF_toHostFifo_clearReq_ehrReg_5_BIT_1___d31;
  tUInt8 DEF_toHostFifo_clearReq_wires_0_wget__4_BIT_1___d29;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read____d28;
  tUInt8 DEF_v__h4428;
  tUInt8 DEF__theResult_____2__h5265;
  tUInt8 DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__9_ETC___d63;
  tUInt8 DEF_toHostFifo_enqP__h5248;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d34;
  DEF_toHostFifo_empty__h5813 = INST_toHostFifo_empty.METH_read();
  DEF_toHostFifo_full__h5775 = INST_toHostFifo_full.METH_read();
  DEF_toHostFifo_enqP__h5248 = INST_toHostFifo_enqP.METH_read();
  DEF_toHostFifo_enqReq_wires_1_wget____d4 = INST_toHostFifo_enqReq_wires_1.METH_wget();
  DEF_toHostFifo_enqReq_wires_0_wget____d6 = INST_toHostFifo_enqReq_wires_0.METH_wget();
  DEF_toHostFifo_enqReq_ehrReg___d7 = INST_toHostFifo_enqReq_ehrReg.METH_read();
  DEF_toHostFifo_clearReq_wires_0_wget____d24 = INST_toHostFifo_clearReq_wires_0.METH_wget();
  DEF_toHostFifo_clearReq_ehrReg___d25 = INST_toHostFifo_clearReq_ehrReg.METH_read();
  DEF_toHostFifo_deqReq_wires_0_wget____d16 = INST_toHostFifo_deqReq_wires_0.METH_wget();
  DEF_toHostFifo_deqReq_wires_1_wget____d14 = INST_toHostFifo_deqReq_wires_1.METH_wget();
  DEF_toHostFifo_deqReq_ehrReg___d17 = INST_toHostFifo_deqReq_ehrReg.METH_read();
  DEF_toHostFifo_clearReq_virtual_reg_1_read____d28 = INST_toHostFifo_clearReq_virtual_reg_1.METH_read();
  DEF_toHostFifo_clearReq_wires_0_whas____d23 = INST_toHostFifo_clearReq_wires_0.METH_whas();
  DEF_toHostFifo_deqReq_wires_1_whas____d13 = INST_toHostFifo_deqReq_wires_1.METH_whas();
  DEF_toHostFifo_deqReq_wires_0_whas____d15 = INST_toHostFifo_deqReq_wires_0.METH_whas();
  DEF_toHostFifo_enqReq_wires_1_whas____d3 = INST_toHostFifo_enqReq_wires_1.METH_whas();
  DEF_toHostFifo_enqReq_wires_0_whas____d5 = INST_toHostFifo_enqReq_wires_0.METH_whas();
  DEF_x__h7407 = INST_toHostFifo_deqP.METH_read();
  DEF_toHostFifo_clearReq_wires_0_wget__4_BIT_1___d29 = (tUInt8)(DEF_toHostFifo_clearReq_wires_0_wget____d24 >> 1u);
  DEF_toHostFifo_clearReq_ehrReg_5_BIT_1___d31 = (tUInt8)(DEF_toHostFifo_clearReq_ehrReg___d25 >> 1u);
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d34 = DEF_toHostFifo_clearReq_virtual_reg_1_read____d28 || (DEF_toHostFifo_clearReq_wires_0_whas____d23 ? !DEF_toHostFifo_clearReq_wires_0_wget__4_BIT_1___d29 : !DEF_toHostFifo_clearReq_ehrReg_5_BIT_1___d31);
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9 = DEF_toHostFifo_enqReq_wires_1_whas____d3 ? DEF_toHostFifo_enqReq_wires_1_wget____d4 : (DEF_toHostFifo_enqReq_wires_0_whas____d5 ? DEF_toHostFifo_enqReq_wires_0_wget____d6 : DEF_toHostFifo_enqReq_ehrReg___d7);
  DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__5_OR__ETC___d91 = DEF_toHostFifo_enqReq_wires_1_whas____d3 ? (tUInt32)(262143u & DEF_toHostFifo_enqReq_wires_1_wget____d4) : (DEF_toHostFifo_enqReq_wires_0_whas____d5 ? (tUInt32)(262143u & DEF_toHostFifo_enqReq_wires_0_wget____d6) : (tUInt32)(262143u & DEF_toHostFifo_enqReq_ehrReg___d7));
  DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26 = DEF_toHostFifo_clearReq_wires_0_whas____d23 ? DEF_toHostFifo_clearReq_wires_0_wget____d24 : DEF_toHostFifo_clearReq_ehrReg___d25;
  DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19 = DEF_toHostFifo_deqReq_wires_1_whas____d13 ? DEF_toHostFifo_deqReq_wires_1_wget____d14 : (DEF_toHostFifo_deqReq_wires_0_whas____d15 ? DEF_toHostFifo_deqReq_wires_0_wget____d16 : DEF_toHostFifo_deqReq_ehrReg___d17);
  DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__9_0__ETC___d56 = !INST_toHostFifo_deqReq_virtual_reg_2.METH_read() && (DEF_toHostFifo_deqReq_wires_1_whas____d13 ? (tUInt8)(DEF_toHostFifo_deqReq_wires_1_wget____d14 >> 1u) : (DEF_toHostFifo_deqReq_wires_0_whas____d15 ? (tUInt8)(DEF_toHostFifo_deqReq_wires_0_wget____d16 >> 1u) : (tUInt8)(DEF_toHostFifo_deqReq_ehrReg___d17 >> 1u)));
  DEF_next_deqP___1__h5692 = !DEF_x__h7407 && (tUInt8)1u & (DEF_x__h7407 + (tUInt8)1u);
  DEF__theResult_____2__h5265 = DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__9_0__ETC___d56 ? DEF_next_deqP___1__h5692 : DEF_x__h7407;
  DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__5_6__ETC___d42 = !INST_toHostFifo_enqReq_virtual_reg_2.METH_read() && (DEF_toHostFifo_enqReq_wires_1_whas____d3 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_1_wget____d4 >> 18u) : (DEF_toHostFifo_enqReq_wires_0_whas____d5 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_0_wget____d6 >> 18u) : (tUInt8)(DEF_toHostFifo_enqReq_ehrReg___d7 >> 18u)));
  DEF_v__h4804 = !DEF_toHostFifo_enqP__h5248 && (tUInt8)1u & (DEF_toHostFifo_enqP__h5248 + (tUInt8)1u);
  DEF_v__h4428 = DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__5_6__ETC___d42 ? DEF_v__h4804 : DEF_toHostFifo_enqP__h5248;
  DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__9_ETC___d63 = DEF__theResult_____2__h5265 == DEF_v__h4428;
  DEF__0_CONCAT_DONTCARE___d95 = 174762u;
  DEF__0_CONCAT_DONTCARE___d94 = (tUInt8)0u;
  DEF_NOT_toHostFifo_clearReq_virtual_reg_1_read__8__ETC___d75 = (!DEF_toHostFifo_clearReq_virtual_reg_1_read____d28 && (DEF_toHostFifo_clearReq_wires_0_whas____d23 ? DEF_toHostFifo_clearReq_wires_0_wget__4_BIT_1___d29 : DEF_toHostFifo_clearReq_ehrReg_5_BIT_1___d31)) || (DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__9_ETC___d63 && (DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__5_6__ETC___d42 ? DEF_toHostFifo_empty__h5813 : DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__9_0__ETC___d56 || DEF_toHostFifo_empty__h5813));
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d77 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d34 && DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__5_6__ETC___d42;
  DEF_toHostFifo_enqP_3_EQ_1_2_AND_toHostFifo_clearR_ETC___d93 = DEF_toHostFifo_enqP__h5248 == (tUInt8)1u && DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d77;
  DEF_toHostFifo_enqP_3_EQ_0_6_AND_toHostFifo_clearR_ETC___d78 = DEF_toHostFifo_enqP__h5248 == (tUInt8)0u && DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d77;
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d67 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d34 && (DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__9_ETC___d63 && (DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__5_6__ETC___d42 || DEF_toHostFifo_full__h5775));
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d48 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d34 && DEF_v__h4428;
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d62 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d34 && DEF__theResult_____2__h5265;
  INST_toHostFifo_enqP.METH_write(DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d48);
  INST_toHostFifo_deqP.METH_write(DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d62);
  INST_toHostFifo_full.METH_write(DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d67);
  INST_toHostFifo_empty.METH_write(DEF_NOT_toHostFifo_clearReq_virtual_reg_1_read__8__ETC___d75);
  if (DEF_toHostFifo_enqP_3_EQ_0_6_AND_toHostFifo_clearR_ETC___d78)
    INST_toHostFifo_data_0.METH_write(DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__5_OR__ETC___d91);
  if (DEF_toHostFifo_enqP_3_EQ_1_2_AND_toHostFifo_clearR_ETC___d93)
    INST_toHostFifo_data_1.METH_write(DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__5_OR__ETC___d91);
  INST_toHostFifo_clearReq_ignored_wires_1.METH_wset(DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26);
  INST_toHostFifo_clearReq_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d94);
  INST_toHostFifo_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_toHostFifo_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d95);
  INST_toHostFifo_enqReq_ignored_wires_2.METH_wset(DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9);
  INST_toHostFifo_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_toHostFifo_deqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d94);
  INST_toHostFifo_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_toHostFifo_deqReq_ignored_wires_2.METH_wset(DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19);
}

void MOD_mkCsrFile::RL_count()
{
  tUInt32 DEF_x__h6800;
  DEF__read__h110 = INST_cycles.METH_read();
  DEF_x__h6800 = DEF__read__h110 + 1u;
  INST_cycles.METH_write(DEF_x__h6800);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF__read__h110);
}


/* Methods */

void MOD_mkCsrFile::METH_start(tUInt32 ARG_start_id)
{
  INST_startReg.METH_write((tUInt8)1u);
  INST_cycles.METH_write(0u);
  INST_coreId.METH_write(ARG_start_id);
}

tUInt8 MOD_mkCsrFile::METH_RDY_start()
{
  tUInt8 PORT_RDY_start;
  tUInt8 DEF_CAN_FIRE_start;
  DEF_startReg_read____d96 = INST_startReg.METH_read();
  DEF_CAN_FIRE_start = !DEF_startReg_read____d96;
  PORT_RDY_start = DEF_CAN_FIRE_start;
  return PORT_RDY_start;
}

tUInt8 MOD_mkCsrFile::METH_started()
{
  tUInt8 PORT_started;
  DEF_startReg_read____d96 = INST_startReg.METH_read();
  PORT_started = DEF_startReg_read____d96;
  return PORT_started;
}

tUInt8 MOD_mkCsrFile::METH_RDY_started()
{
  tUInt8 PORT_RDY_started;
  tUInt8 DEF_CAN_FIRE_started;
  DEF_CAN_FIRE_started = (tUInt8)1u;
  PORT_RDY_started = DEF_CAN_FIRE_started;
  return PORT_RDY_started;
}

tUInt32 MOD_mkCsrFile::METH_rd(tUInt32 ARG_rd_idx)
{
  tUInt32 DEF_IF_rd_idx_EQ_0xF10_02_THEN_coreId_read__03_ELS_ETC___d104;
  tUInt32 DEF__read__h139;
  tUInt32 PORT_rd;
  DEF__read__h139 = INST_coreId.METH_read();
  DEF__read__h110 = INST_cycles.METH_read();
  DEF__read__h79 = INST_numInsts.METH_read();
  DEF_IF_rd_idx_EQ_0xF10_02_THEN_coreId_read__03_ELS_ETC___d104 = DEF__read__h139;
  switch (ARG_rd_idx) {
  case 3072u:
    PORT_rd = DEF__read__h110;
    break;
  case 3074u:
    PORT_rd = DEF__read__h79;
    break;
  default:
    PORT_rd = DEF_IF_rd_idx_EQ_0xF10_02_THEN_coreId_read__03_ELS_ETC___d104;
  }
  return PORT_rd;
}

tUInt8 MOD_mkCsrFile::METH_RDY_rd()
{
  tUInt8 PORT_RDY_rd;
  tUInt8 DEF_CAN_FIRE_rd;
  DEF_CAN_FIRE_rd = (tUInt8)1u;
  PORT_RDY_rd = DEF_CAN_FIRE_rd;
  return PORT_RDY_rd;
}

void MOD_mkCsrFile::METH_wr(tUInt32 ARG_wr_idx, tUInt32 ARG_wr_val)
{
  tUInt32 DEF_x__h7237;
  tUInt8 DEF_wr_idx_BIT_12_06_AND_wr_idx_BITS_11_TO_0_07_EQ_ETC___d109;
  tUInt32 DEF__1_CONCAT_wr_val_BITS_17_TO_0_10___d111;
  tUInt32 DEF_x__h7022;
  DEF__read__h79 = INST_numInsts.METH_read();
  DEF_toHostFifo_enqReq_ehrReg___d7 = INST_toHostFifo_enqReq_ehrReg.METH_read();
  DEF_x__h7022 = (tUInt32)(4095u & ARG_wr_idx);
  DEF__1_CONCAT_wr_val_BITS_17_TO_0_10___d111 = 524287u & ((((tUInt32)((tUInt8)1u)) << 18u) | (tUInt32)(262143u & ARG_wr_val));
  DEF_wr_idx_BIT_12_06_AND_wr_idx_BITS_11_TO_0_07_EQ_ETC___d109 = (tUInt8)(ARG_wr_idx >> 12u) && DEF_x__h7022 == 1920u;
  DEF_x__h7237 = DEF__read__h79 + 1u;
  if (DEF_wr_idx_BIT_12_06_AND_wr_idx_BITS_11_TO_0_07_EQ_ETC___d109)
    INST_toHostFifo_enqReq_wires_0.METH_wset(DEF__1_CONCAT_wr_val_BITS_17_TO_0_10___d111);
  if (DEF_wr_idx_BIT_12_06_AND_wr_idx_BITS_11_TO_0_07_EQ_ETC___d109)
    INST_toHostFifo_enqReq_ignored_wires_0.METH_wset(DEF_toHostFifo_enqReq_ehrReg___d7);
  if (DEF_wr_idx_BIT_12_06_AND_wr_idx_BITS_11_TO_0_07_EQ_ETC___d109)
    INST_toHostFifo_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_numInsts.METH_write(DEF_x__h7237);
}

tUInt8 MOD_mkCsrFile::METH_RDY_wr()
{
  tUInt8 PORT_RDY_wr;
  tUInt8 DEF_CAN_FIRE_wr;
  DEF_toHostFifo_full__h5775 = INST_toHostFifo_full.METH_read();
  DEF_CAN_FIRE_wr = !DEF_toHostFifo_full__h5775;
  PORT_RDY_wr = DEF_CAN_FIRE_wr;
  return PORT_RDY_wr;
}

tUInt32 MOD_mkCsrFile::METH_cpuToHost()
{
  tUInt8 DEF_SEL_ARR_toHostFifo_data_0_13_BITS_17_TO_16_14__ETC___d118;
  tUInt32 DEF_SEL_ARR_toHostFifo_data_0_13_BITS_15_TO_0_19_t_ETC___d122;
  tUInt32 DEF__read_data__h7425;
  tUInt32 DEF__read_data__h7421;
  tUInt32 DEF_toHostFifo_data_0___d113;
  tUInt32 DEF_toHostFifo_data_1___d115;
  tUInt32 PORT_cpuToHost;
  DEF_toHostFifo_data_1___d115 = INST_toHostFifo_data_1.METH_read();
  DEF_toHostFifo_data_0___d113 = INST_toHostFifo_data_0.METH_read();
  DEF_toHostFifo_deqReq_ehrReg___d17 = INST_toHostFifo_deqReq_ehrReg.METH_read();
  DEF_x__h7407 = INST_toHostFifo_deqP.METH_read();
  DEF__read_data__h7421 = (tUInt32)(65535u & DEF_toHostFifo_data_0___d113);
  DEF__read_data__h7425 = (tUInt32)(65535u & DEF_toHostFifo_data_1___d115);
  switch (DEF_x__h7407) {
  case (tUInt8)0u:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_15_TO_0_19_t_ETC___d122 = DEF__read_data__h7421;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_15_TO_0_19_t_ETC___d122 = DEF__read_data__h7425;
    break;
  default:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_15_TO_0_19_t_ETC___d122 = 43690u;
  }
  switch (DEF_x__h7407) {
  case (tUInt8)0u:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_17_TO_16_14__ETC___d118 = (tUInt8)(DEF_toHostFifo_data_0___d113 >> 16u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_17_TO_16_14__ETC___d118 = (tUInt8)(DEF_toHostFifo_data_1___d115 >> 16u);
    break;
  default:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_17_TO_16_14__ETC___d118 = (tUInt8)2u;
  }
  PORT_cpuToHost = 262143u & ((((tUInt32)(DEF_SEL_ARR_toHostFifo_data_0_13_BITS_17_TO_16_14__ETC___d118)) << 16u) | DEF_SEL_ARR_toHostFifo_data_0_13_BITS_15_TO_0_19_t_ETC___d122);
  INST_toHostFifo_deqReq_wires_0.METH_wset((tUInt8)2u);
  INST_toHostFifo_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_toHostFifo_deqReq_ignored_wires_0.METH_wset(DEF_toHostFifo_deqReq_ehrReg___d17);
  return PORT_cpuToHost;
}

tUInt8 MOD_mkCsrFile::METH_RDY_cpuToHost()
{
  tUInt8 DEF_CAN_FIRE_cpuToHost;
  tUInt8 PORT_RDY_cpuToHost;
  DEF_toHostFifo_empty__h5813 = INST_toHostFifo_empty.METH_read();
  DEF_CAN_FIRE_cpuToHost = !DEF_toHostFifo_empty__h5813;
  PORT_RDY_cpuToHost = DEF_CAN_FIRE_cpuToHost;
  return PORT_RDY_cpuToHost;
}


/* Reset routines */

void MOD_mkCsrFile::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_toHostFifo_full.reset_RST(ARG_rst_in);
  INST_toHostFifo_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_toHostFifo_enqP.reset_RST(ARG_rst_in);
  INST_toHostFifo_empty.reset_RST(ARG_rst_in);
  INST_toHostFifo_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_toHostFifo_deqP.reset_RST(ARG_rst_in);
  INST_toHostFifo_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_startReg.reset_RST(ARG_rst_in);
  INST_numInsts.reset_RST(ARG_rst_in);
  INST_cycles.reset_RST(ARG_rst_in);
  INST_coreId.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkCsrFile::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkCsrFile::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_coreId.dump_state(indent + 2u);
  INST_cycles.dump_state(indent + 2u);
  INST_numInsts.dump_state(indent + 2u);
  INST_startReg.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_ehrReg.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_data_0.dump_state(indent + 2u);
  INST_toHostFifo_data_1.dump_state(indent + 2u);
  INST_toHostFifo_deqP.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ehrReg.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_empty.dump_state(indent + 2u);
  INST_toHostFifo_enqP.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ehrReg.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_full.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkCsrFile::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 60u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9", 19u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h110", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h79", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "startReg_read____d96", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_clearReq_ehrReg___d25", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_clearReq_wires_0_wget____d24", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_clearReq_wires_0_whas____d23", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_deqReq_ehrReg___d17", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_deqReq_wires_0_wget____d16", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_deqReq_wires_0_whas____d15", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_deqReq_wires_1_wget____d14", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_deqReq_wires_1_whas____d13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_empty__h5813", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_ehrReg___d7", 19u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_0_wget____d6", 19u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_0_whas____d5", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_1_wget____d4", 19u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_1_whas____d3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_full__h5775", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h7407", 1u);
  num = INST_coreId.dump_VCD_defs(num);
  num = INST_cycles.dump_VCD_defs(num);
  num = INST_numInsts.dump_VCD_defs(num);
  num = INST_startReg.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_data_0.dump_VCD_defs(num);
  num = INST_toHostFifo_data_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqP.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_empty.dump_VCD_defs(num);
  num = INST_toHostFifo_enqP.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_full.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkCsrFile::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCsrFile &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkCsrFile::vcd_defs(tVCDDumpType dt, MOD_mkCsrFile &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 19u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 19u);
    vcd_write_x(sim_hdl, num++, 19u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 19u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26) != DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26, 2u);
	backing.DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26 = DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26;
      }
      ++num;
      if ((backing.DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19) != DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19, 2u);
	backing.DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19 = DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19;
      }
      ++num;
      if ((backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9) != DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9, 19u);
	backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__read__h110) != DEF__read__h110)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h110, 32u);
	backing.DEF__read__h110 = DEF__read__h110;
      }
      ++num;
      if ((backing.DEF__read__h79) != DEF__read__h79)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h79, 32u);
	backing.DEF__read__h79 = DEF__read__h79;
      }
      ++num;
      if ((backing.DEF_startReg_read____d96) != DEF_startReg_read____d96)
      {
	vcd_write_val(sim_hdl, num, DEF_startReg_read____d96, 1u);
	backing.DEF_startReg_read____d96 = DEF_startReg_read____d96;
      }
      ++num;
      if ((backing.DEF_toHostFifo_clearReq_ehrReg___d25) != DEF_toHostFifo_clearReq_ehrReg___d25)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_clearReq_ehrReg___d25, 2u);
	backing.DEF_toHostFifo_clearReq_ehrReg___d25 = DEF_toHostFifo_clearReq_ehrReg___d25;
      }
      ++num;
      if ((backing.DEF_toHostFifo_clearReq_wires_0_wget____d24) != DEF_toHostFifo_clearReq_wires_0_wget____d24)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_clearReq_wires_0_wget____d24, 2u);
	backing.DEF_toHostFifo_clearReq_wires_0_wget____d24 = DEF_toHostFifo_clearReq_wires_0_wget____d24;
      }
      ++num;
      if ((backing.DEF_toHostFifo_clearReq_wires_0_whas____d23) != DEF_toHostFifo_clearReq_wires_0_whas____d23)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_clearReq_wires_0_whas____d23, 1u);
	backing.DEF_toHostFifo_clearReq_wires_0_whas____d23 = DEF_toHostFifo_clearReq_wires_0_whas____d23;
      }
      ++num;
      if ((backing.DEF_toHostFifo_deqReq_ehrReg___d17) != DEF_toHostFifo_deqReq_ehrReg___d17)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_deqReq_ehrReg___d17, 2u);
	backing.DEF_toHostFifo_deqReq_ehrReg___d17 = DEF_toHostFifo_deqReq_ehrReg___d17;
      }
      ++num;
      if ((backing.DEF_toHostFifo_deqReq_wires_0_wget____d16) != DEF_toHostFifo_deqReq_wires_0_wget____d16)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_deqReq_wires_0_wget____d16, 2u);
	backing.DEF_toHostFifo_deqReq_wires_0_wget____d16 = DEF_toHostFifo_deqReq_wires_0_wget____d16;
      }
      ++num;
      if ((backing.DEF_toHostFifo_deqReq_wires_0_whas____d15) != DEF_toHostFifo_deqReq_wires_0_whas____d15)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_deqReq_wires_0_whas____d15, 1u);
	backing.DEF_toHostFifo_deqReq_wires_0_whas____d15 = DEF_toHostFifo_deqReq_wires_0_whas____d15;
      }
      ++num;
      if ((backing.DEF_toHostFifo_deqReq_wires_1_wget____d14) != DEF_toHostFifo_deqReq_wires_1_wget____d14)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_deqReq_wires_1_wget____d14, 2u);
	backing.DEF_toHostFifo_deqReq_wires_1_wget____d14 = DEF_toHostFifo_deqReq_wires_1_wget____d14;
      }
      ++num;
      if ((backing.DEF_toHostFifo_deqReq_wires_1_whas____d13) != DEF_toHostFifo_deqReq_wires_1_whas____d13)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_deqReq_wires_1_whas____d13, 1u);
	backing.DEF_toHostFifo_deqReq_wires_1_whas____d13 = DEF_toHostFifo_deqReq_wires_1_whas____d13;
      }
      ++num;
      if ((backing.DEF_toHostFifo_empty__h5813) != DEF_toHostFifo_empty__h5813)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_empty__h5813, 1u);
	backing.DEF_toHostFifo_empty__h5813 = DEF_toHostFifo_empty__h5813;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_ehrReg___d7) != DEF_toHostFifo_enqReq_ehrReg___d7)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_ehrReg___d7, 19u);
	backing.DEF_toHostFifo_enqReq_ehrReg___d7 = DEF_toHostFifo_enqReq_ehrReg___d7;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_0_wget____d6) != DEF_toHostFifo_enqReq_wires_0_wget____d6)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_0_wget____d6, 19u);
	backing.DEF_toHostFifo_enqReq_wires_0_wget____d6 = DEF_toHostFifo_enqReq_wires_0_wget____d6;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_0_whas____d5) != DEF_toHostFifo_enqReq_wires_0_whas____d5)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_0_whas____d5, 1u);
	backing.DEF_toHostFifo_enqReq_wires_0_whas____d5 = DEF_toHostFifo_enqReq_wires_0_whas____d5;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_1_wget____d4) != DEF_toHostFifo_enqReq_wires_1_wget____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_1_wget____d4, 19u);
	backing.DEF_toHostFifo_enqReq_wires_1_wget____d4 = DEF_toHostFifo_enqReq_wires_1_wget____d4;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_1_whas____d3) != DEF_toHostFifo_enqReq_wires_1_whas____d3)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_1_whas____d3, 1u);
	backing.DEF_toHostFifo_enqReq_wires_1_whas____d3 = DEF_toHostFifo_enqReq_wires_1_whas____d3;
      }
      ++num;
      if ((backing.DEF_toHostFifo_full__h5775) != DEF_toHostFifo_full__h5775)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_full__h5775, 1u);
	backing.DEF_toHostFifo_full__h5775 = DEF_toHostFifo_full__h5775;
      }
      ++num;
      if ((backing.DEF_x__h7407) != DEF_x__h7407)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h7407, 1u);
	backing.DEF_x__h7407 = DEF_x__h7407;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26, 2u);
      backing.DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26 = DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26;
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19, 2u);
      backing.DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19 = DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19;
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9, 19u);
      backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__read__h110, 32u);
      backing.DEF__read__h110 = DEF__read__h110;
      vcd_write_val(sim_hdl, num++, DEF__read__h79, 32u);
      backing.DEF__read__h79 = DEF__read__h79;
      vcd_write_val(sim_hdl, num++, DEF_startReg_read____d96, 1u);
      backing.DEF_startReg_read____d96 = DEF_startReg_read____d96;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_clearReq_ehrReg___d25, 2u);
      backing.DEF_toHostFifo_clearReq_ehrReg___d25 = DEF_toHostFifo_clearReq_ehrReg___d25;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_clearReq_wires_0_wget____d24, 2u);
      backing.DEF_toHostFifo_clearReq_wires_0_wget____d24 = DEF_toHostFifo_clearReq_wires_0_wget____d24;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_clearReq_wires_0_whas____d23, 1u);
      backing.DEF_toHostFifo_clearReq_wires_0_whas____d23 = DEF_toHostFifo_clearReq_wires_0_whas____d23;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_deqReq_ehrReg___d17, 2u);
      backing.DEF_toHostFifo_deqReq_ehrReg___d17 = DEF_toHostFifo_deqReq_ehrReg___d17;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_deqReq_wires_0_wget____d16, 2u);
      backing.DEF_toHostFifo_deqReq_wires_0_wget____d16 = DEF_toHostFifo_deqReq_wires_0_wget____d16;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_deqReq_wires_0_whas____d15, 1u);
      backing.DEF_toHostFifo_deqReq_wires_0_whas____d15 = DEF_toHostFifo_deqReq_wires_0_whas____d15;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_deqReq_wires_1_wget____d14, 2u);
      backing.DEF_toHostFifo_deqReq_wires_1_wget____d14 = DEF_toHostFifo_deqReq_wires_1_wget____d14;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_deqReq_wires_1_whas____d13, 1u);
      backing.DEF_toHostFifo_deqReq_wires_1_whas____d13 = DEF_toHostFifo_deqReq_wires_1_whas____d13;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_empty__h5813, 1u);
      backing.DEF_toHostFifo_empty__h5813 = DEF_toHostFifo_empty__h5813;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_ehrReg___d7, 19u);
      backing.DEF_toHostFifo_enqReq_ehrReg___d7 = DEF_toHostFifo_enqReq_ehrReg___d7;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_0_wget____d6, 19u);
      backing.DEF_toHostFifo_enqReq_wires_0_wget____d6 = DEF_toHostFifo_enqReq_wires_0_wget____d6;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_0_whas____d5, 1u);
      backing.DEF_toHostFifo_enqReq_wires_0_whas____d5 = DEF_toHostFifo_enqReq_wires_0_whas____d5;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_1_wget____d4, 19u);
      backing.DEF_toHostFifo_enqReq_wires_1_wget____d4 = DEF_toHostFifo_enqReq_wires_1_wget____d4;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_1_whas____d3, 1u);
      backing.DEF_toHostFifo_enqReq_wires_1_whas____d3 = DEF_toHostFifo_enqReq_wires_1_whas____d3;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_full__h5775, 1u);
      backing.DEF_toHostFifo_full__h5775 = DEF_toHostFifo_full__h5775;
      vcd_write_val(sim_hdl, num++, DEF_x__h7407, 1u);
      backing.DEF_x__h7407 = DEF_x__h7407;
    }
}

void MOD_mkCsrFile::vcd_prims(tVCDDumpType dt, MOD_mkCsrFile &backing)
{
  INST_coreId.dump_VCD(dt, backing.INST_coreId);
  INST_cycles.dump_VCD(dt, backing.INST_cycles);
  INST_numInsts.dump_VCD(dt, backing.INST_numInsts);
  INST_startReg.dump_VCD(dt, backing.INST_startReg);
  INST_toHostFifo_clearReq_ehrReg.dump_VCD(dt, backing.INST_toHostFifo_clearReq_ehrReg);
  INST_toHostFifo_clearReq_ignored_wires_0.dump_VCD(dt,
						    backing.INST_toHostFifo_clearReq_ignored_wires_0);
  INST_toHostFifo_clearReq_ignored_wires_1.dump_VCD(dt,
						    backing.INST_toHostFifo_clearReq_ignored_wires_1);
  INST_toHostFifo_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_toHostFifo_clearReq_virtual_reg_0);
  INST_toHostFifo_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_toHostFifo_clearReq_virtual_reg_1);
  INST_toHostFifo_clearReq_wires_0.dump_VCD(dt, backing.INST_toHostFifo_clearReq_wires_0);
  INST_toHostFifo_clearReq_wires_1.dump_VCD(dt, backing.INST_toHostFifo_clearReq_wires_1);
  INST_toHostFifo_data_0.dump_VCD(dt, backing.INST_toHostFifo_data_0);
  INST_toHostFifo_data_1.dump_VCD(dt, backing.INST_toHostFifo_data_1);
  INST_toHostFifo_deqP.dump_VCD(dt, backing.INST_toHostFifo_deqP);
  INST_toHostFifo_deqReq_ehrReg.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ehrReg);
  INST_toHostFifo_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ignored_wires_0);
  INST_toHostFifo_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ignored_wires_1);
  INST_toHostFifo_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ignored_wires_2);
  INST_toHostFifo_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_toHostFifo_deqReq_virtual_reg_0);
  INST_toHostFifo_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_toHostFifo_deqReq_virtual_reg_1);
  INST_toHostFifo_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_toHostFifo_deqReq_virtual_reg_2);
  INST_toHostFifo_deqReq_wires_0.dump_VCD(dt, backing.INST_toHostFifo_deqReq_wires_0);
  INST_toHostFifo_deqReq_wires_1.dump_VCD(dt, backing.INST_toHostFifo_deqReq_wires_1);
  INST_toHostFifo_deqReq_wires_2.dump_VCD(dt, backing.INST_toHostFifo_deqReq_wires_2);
  INST_toHostFifo_empty.dump_VCD(dt, backing.INST_toHostFifo_empty);
  INST_toHostFifo_enqP.dump_VCD(dt, backing.INST_toHostFifo_enqP);
  INST_toHostFifo_enqReq_ehrReg.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ehrReg);
  INST_toHostFifo_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ignored_wires_0);
  INST_toHostFifo_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ignored_wires_1);
  INST_toHostFifo_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ignored_wires_2);
  INST_toHostFifo_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_toHostFifo_enqReq_virtual_reg_0);
  INST_toHostFifo_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_toHostFifo_enqReq_virtual_reg_1);
  INST_toHostFifo_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_toHostFifo_enqReq_virtual_reg_2);
  INST_toHostFifo_enqReq_wires_0.dump_VCD(dt, backing.INST_toHostFifo_enqReq_wires_0);
  INST_toHostFifo_enqReq_wires_1.dump_VCD(dt, backing.INST_toHostFifo_enqReq_wires_1);
  INST_toHostFifo_enqReq_wires_2.dump_VCD(dt, backing.INST_toHostFifo_enqReq_wires_2);
  INST_toHostFifo_full.dump_VCD(dt, backing.INST_toHostFifo_full);
}
