strict digraph "compose( ,  )" {
	node [label="\N"];
	"102:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0a27caf510>",
		fillcolor=turquoise,
		label="102:BL
rstt <= (rsti)? 1 : 0;
rsto <= (rsti)? 1 : rstt;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a27caf450>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0a27cfc410>]",
		style=filled,
		typ=Block];
	"Leaf_101:AL"	 [def_var="['rstt', 'rsto']",
		label="Leaf_101:AL"];
	"102:BL" -> "Leaf_101:AL"	 [cond="[]",
		lineno=None];
	"101:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a27cd7390>",
		clk_sens=True,
		fillcolor=gold,
		label="101:AL",
		sens="['clk', 'rsti']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rstt', 'rsti']"];
	"Leaf_101:AL" -> "101:AL";
	"101:AL" -> "102:BL"	 [cond="[]",
		lineno=None];
}
