
  <style>
    #teroshdl h1,#teroshdl h2,#teroshdl h3,#teroshdl table, #teroshdl svg {margin-left:2.5%;width:60%}
    code {color:#545253;}
    #teroshdl {color:black;}
    div.templateTerosHDL { background-color: white;position:absolute; }
    #teroshdl td,#teroshdl th,#teroshdl h1,#teroshdl h2,#teroshdl h3 {color: black;}
    #teroshdl h1,#teroshdl h2 {font-weight:bold}
    #teroshdl tr:hover {background-color: #ddd;}
    #teroshdl td, #teroshdl th {
      border: 1px solid grey;
    }
    #teroshdl p {color:black;}
    #teroshdl p {margin-left:2.5%;}
    #teroshdl th { background-color: #ffd78c;}
    #teroshdl tr:nth-child(even){background-color: #f2f2f2;}
  </style>
  <div id="teroshdl" class='templateTerosHDL' style="overflow-y:auto;height:100%;width:100%">
<p>&nbsp;&nbsp;</p><h1 id="entity-main">Entity: main</h1><ul>
<li><strong>File:</strong> main.vhd</li>
<li><strong>Author:</strong> Imants Pulkstenis</li>
<li><strong>Version:</strong> B</li>
<li><strong>Date:</strong> 17.03.2020</li>
<li><strong>Copyright:</strong> Copyright (c) 2021 Imants Pulkstenis</li>
</ul><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 601.6666666666666 90"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="135,0 150,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="316.66666666666663" height="30" fill="black" x="150" y="0"></rect><rect id="SvgjsRect1007" width="312.66666666666663" height="25" fill="#bdecb6" x="152" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="130" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="130" svgjs:data="{&quot;newLined&quot;:true}">   INTEGER </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="165" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="165" svgjs:data="{&quot;newLined&quot;:true}">   g_DL_ELEMENT_COUNT </tspan></text><line id="SvgjsLine1012" x1="135" y1="15" x2="150" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1013" width="316.66666666666663" height="50" fill="black" x="150" y="35"></rect><rect id="SvgjsRect1014" width="312.66666666666663" height="45" fill="#fdfd96" x="152" y="37"></rect><text id="SvgjsText1015" font-family="Helvetica" x="130" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="130" svgjs:data="{&quot;newLined&quot;:true}">   STD_LOGIC </tspan></text><text id="SvgjsText1017" font-family="Helvetica" x="165" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1018" dy="26" x="165" svgjs:data="{&quot;newLined&quot;:true}">   i_clk </tspan></text><line id="SvgjsLine1019" x1="135" y1="50" x2="150" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1020" font-family="Helvetica" x="486.66666666666663" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="486.66666666666663" svgjs:data="{&quot;newLined&quot;:true}">   STD_LOGIC </tspan></text><text id="SvgjsText1022" font-family="Helvetica" x="451.66666666666663" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1023" dy="26" x="451.66666666666663" svgjs:data="{&quot;newLined&quot;:true}">   o_clock </tspan></text><line id="SvgjsLine1024" x1="466.66666666666663" y1="50" x2="481.66666666666663" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1025" font-family="Helvetica" x="486.66666666666663" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="486.66666666666663" svgjs:data="{&quot;newLined&quot;:true}">   STD_LOGIC </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="451.66666666666663" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="451.66666666666663" svgjs:data="{&quot;newLined&quot;:true}">   o_delay_clock </tspan></text><line id="SvgjsLine1029" x1="466.66666666666663" y1="70" x2="481.66666666666663" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><p><em>Project name:</em> Delay line <br />
 <em>Module name:</em> Delay line TOP entity<br />
<em>Detailed description</em>:<br />
 Tis is very long CARRY4 delay line for delay testing on oscilloscope.<br />
 <strong>Revision:</strong><br />
 A - initial design  <br />
 B - this version are for delay line testing<br />
 C - </p><h2 id="generics-and-ports">Generics and ports</h2>
<h3 id="table-11-generics">Table 1.1 Generics</h3>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>g_DL_ELEMENT_COUNT</td>
<td>INTEGER</td>
<td>150 * 4</td>
<td>delay element count in delay line. It must be n*4.</td>
</tr>
</tbody>
</table>
<h3 id="table-12-ports">Table 1.2 Ports</h3>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>i_clk</td>
<td>in</td>
<td>STD_LOGIC</td>
<td>100MHz clock</td>
</tr>
<tr>
<td>o_clock</td>
<td>out</td>
<td>STD_LOGIC</td>
<td>In FPGA (PLL) generated test signal that is connected to output pin without delay</td>
</tr>
<tr>
<td>o_delay_clock</td>
<td>out</td>
<td>STD_LOGIC</td>
<td>In FPGA generated test signal that is driven through delay line and then to output pin for comparison with not delayed clock</td>
</tr>
</tbody>
</table><h2 id="signals-constants-and-types">Signals, constants and types</h2>
<h3 id="signals">Signals</h3>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>w_clk10</td>
<td>STD_LOGIC</td>
<td>10MHz clock for testing delay loop</td>
</tr>
<tr>
<td>w_clk100</td>
<td>STD_LOGIC</td>
<td>100MHz main clock</td>
</tr>
<tr>
<td>w_delay_0</td>
<td>STD_LOGIC</td>
<td>output of delay line No.0</td>
</tr>
<tr>
<td>w_delay_1</td>
<td>STD_LOGIC</td>
<td>output of delay line No.1</td>
</tr>
</tbody>
</table><h2 id="instantiations">Instantiations</h2>
<ul>
<li><p><strong>clk_wiz_instance</strong>: work.clk_wiz_0</p></li>
<li><p><strong>delay_line_inst_0</strong>: work.delay_line<br />
delay line No.0</p></li>
<li><p><strong>delay_line_inst_1</strong>: work.delay_line<br />
delay line No.1</p></li>
</ul><br><br><br><br><br><br>