{
  "processor": "Cyrix Cx5x86",
  "manufacturer": "Cyrix",
  "year": 1995,
  "schema_version": "1.0",
  "source": "Cx5x86 datasheet, Cyrix Corporation 1995",
  "base_architecture": "i80486",
  "base_timing_reference": "models/intel/i80486/timing/i80486_timing.json",
  "timing_notes": "Superscalar 486-socket processor, bridge to 6x86 line. 16KB unified write-back cache, branch prediction, speculative execution. Can issue some instruction pairs in parallel. Designed to compete with Pentium in 486 socket. Most ALU instructions single-cycle, some pairs dual-issue.",
  "instruction_count": 28,
  "instructions": [
    {"mnemonic": "ADD r,r", "opcode": "0x01", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF,SF,ZF,AF,PF,CF", "notes": "Register add, can dual-issue"},
    {"mnemonic": "SUB r,r", "opcode": "0x29", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF,SF,ZF,AF,PF,CF", "notes": "Register subtract, can dual-issue"},
    {"mnemonic": "AND r,r", "opcode": "0x21", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF,SF,ZF,PF,CF", "notes": "Bitwise AND"},
    {"mnemonic": "OR r,r", "opcode": "0x09", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF,SF,ZF,PF,CF", "notes": "Bitwise OR"},
    {"mnemonic": "XOR r,r", "opcode": "0x31", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF,SF,ZF,PF,CF", "notes": "Bitwise XOR"},
    {"mnemonic": "CMP r,r", "opcode": "0x39", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF,SF,ZF,AF,PF,CF", "notes": "Compare"},
    {"mnemonic": "SHL r,imm", "opcode": "0xC1", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF,SF,ZF,PF,CF", "notes": "Shift left, single-cycle"},
    {"mnemonic": "MOV r,r", "opcode": "0x89", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register move, can dual-issue"},
    {"mnemonic": "MOV r,imm", "opcode": "0xB8", "bytes": 5, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate"},
    {"mnemonic": "MOV r,[mem]", "opcode": "0x8B", "bytes": 6, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load from memory, 2 cycles on 16KB cache hit"},
    {"mnemonic": "MOV [mem],r", "opcode": "0x89", "bytes": 6, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store (write-back cache)"},
    {"mnemonic": "LEA r,[mem]", "opcode": "0x8D", "bytes": 6, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load effective address"},
    {"mnemonic": "PUSH r", "opcode": "0x50", "bytes": 1, "cycles": 2, "category": "memory", "addressing_mode": "register", "flags_affected": "none", "notes": "Push"},
    {"mnemonic": "POP r", "opcode": "0x58", "bytes": 1, "cycles": 2, "category": "memory", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop"},
    {"mnemonic": "JMP rel", "opcode": "0xE9", "bytes": 5, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump (predicted)"},
    {"mnemonic": "Jcc rel", "opcode": "0x0F80", "bytes": 6, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Conditional jump with branch prediction"},
    {"mnemonic": "CALL rel", "opcode": "0xE8", "bytes": 5, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Near call"},
    {"mnemonic": "RET", "opcode": "0xC3", "bytes": 1, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Near return"},
    {"mnemonic": "IMUL r,r", "opcode": "0x0FAF", "bytes": 3, "cycles": 6, "category": "multiply", "addressing_mode": "register", "flags_affected": "OF,CF", "notes": "Signed multiply, faster than 486"},
    {"mnemonic": "MUL r", "opcode": "0xF7", "bytes": 2, "cycles": 6, "category": "multiply", "addressing_mode": "register", "flags_affected": "OF,CF", "notes": "Unsigned multiply"},
    {"mnemonic": "DIV r", "opcode": "0xF7", "bytes": 2, "cycles": 18, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide, improved over 486"},
    {"mnemonic": "IDIV r", "opcode": "0xF7", "bytes": 2, "cycles": 18, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide"},
    {"mnemonic": "REP MOVSB", "opcode": "0xF3A4", "bytes": 2, "cycles": 4, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Fast string move"},
    {"mnemonic": "NOP", "opcode": "0x90", "bytes": 1, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "BSWAP r", "opcode": "0x0FC8", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Byte swap"},
    {"mnemonic": "CMPXCHG r,[mem]", "opcode": "0x0FB1", "bytes": 3, "cycles": 4, "category": "memory", "addressing_mode": "direct", "flags_affected": "ZF", "notes": "Compare and exchange (atomic)"},
    {"mnemonic": "CPUID", "opcode": "0x0FA2", "bytes": 2, "cycles": 8, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "CPU identification"},
    {"mnemonic": "WBINVD", "opcode": "0x0F09", "bytes": 2, "cycles": 10, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Write-back and invalidate cache"}
  ]
}
