# do /home/corsi/Z01-Tools/Z01-Simulator-rtl/do/sim.do
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:29 on Sep 30,2019
# vcom -reportprogress 300 -work work Dispositivos/PLL/PLL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PLL
# -- Compiling architecture rtl of PLL
# End time: 12:59:29 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:29 on Sep 30,2019
# vcom -reportprogress 300 -work work Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 12:59:29 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:29 on Sep 30,2019
# vcom -reportprogress 300 -work work Dispositivos/RAM/ram32k.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram32k
# -- Compiling architecture SYN of ram32k
# End time: 12:59:29 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:29 on Sep 30,2019
# vcom -reportprogress 300 -work work Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 12:59:30 on Sep 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:30 on Sep 30,2019
# vcom -reportprogress 300 -work work Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 12:59:30 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:30 on Sep 30,2019
# vcom -reportprogress 300 -work work Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 12:59:30 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 12:59:30 on Sep 30,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading work.pll(rtl)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# Loading work.register16(arch)
# Loading work.register8(arch)
# Loading work.binarydigit(arch)
# Loading work.mux2way(arch)
# Loading work.flipflopd(arch)
# Loading work.mux16(arch)
# Loading work.pc(arch)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.and16(arch)
# Loading work.comparador16(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.memoryio(logic)
# Loading work.ram32k(syn)
# ** Warning: Design size of 10897 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/LCD_INIT_OK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/LED(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# End time: 13:04:20 on Sep 30,2019, Elapsed time: 0:04:50
# Errors: 0, Warnings: 10
