$date
	Tue Nov  1 03:09:43 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module poundOccupied_testbench $end
$var wire 1 ! occupied $end
$var reg 1 " arrivalGate $end
$var reg 1 # clk $end
$var reg 1 $ departureGate $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 " arrivalGate $end
$var wire 1 # clk $end
$var wire 1 $ departureGate $end
$var wire 1 ! out $end
$var wire 1 % reset $end
$var reg 1 & ns $end
$var reg 1 ' ps $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
1%
0$
1#
0"
x!
$end
#2
0#
#4
0!
0&
0%
0'
1#
#6
0#
#8
1$
1#
#10
0#
#12
1!
1&
0$
1"
1#
#14
0#
#16
1'
0"
1#
#18
0#
#20
0!
0&
1$
1#
#22
0#
#24
0'
1#
#26
0#
#28
1#
