$date
	Mon Feb 17 23:25:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bidir_buffer_tb $end
$var wire 8 ! data [7:0] $end
$var wire 8 " dout [7:0] $end
$var reg 8 # din [7:0] $end
$var reg 1 $ enable $end
$scope module uut $end
$var wire 8 % data [7:0] $end
$var wire 8 & din [7:0] $end
$var wire 8 ' dout [7:0] $end
$var wire 1 ( enable $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
b10101010 '
b10101010 &
b10101010 %
1$
b10101010 #
b10101010 "
b10101010 !
$end
#10000
bz "
bz '
bz !
bz %
0$
0(
#20000
b11001100 "
b11001100 '
b11001100 !
b11001100 %
b11001100 #
b11001100 &
1$
1(
#30000
bz "
bz '
bz !
bz %
0$
0(
#40000
