// Seed: 201434173
module module_0 (
    input tri id_0,
    output wor id_1,
    input wand id_2,
    output wand id_3,
    input uwire id_4,
    output tri id_5,
    output uwire id_6,
    output wand id_7,
    input tri id_8,
    input supply1 id_9,
    input wor id_10,
    input tri id_11,
    input tri0 id_12,
    input tri id_13
);
  wire  id_15;
  logic id_16;
  ;
  assign id_3 = -1;
  logic [1 : 1] id_17;
  assign id_1 = id_0;
  assign id_7 = id_16 - id_10;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input uwire id_2,
    input tri0 id_3,
    input wor id_4,
    output tri id_5,
    output wire id_6,
    input wire id_7,
    output supply0 id_8,
    output wire id_9
);
  parameter id_11 = -1'd0;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_9,
      id_7,
      id_6,
      id_8,
      id_8,
      id_3,
      id_2,
      id_3,
      id_2,
      id_4,
      id_3
  );
  assign modCall_1.id_10 = 0;
  wire id_12;
  wire id_13;
  ;
endmodule
