Reading OpenROAD database at '/workspaces/tt25a_openram_testchip/runs/wokwi/41-openroad-repairantennas/1-diodeinsertion/tt_um_openram_top.odb'…
Reading library file at '/home/vscode/ttsetup/pdk/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at 'src/project.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   tt_um_openram_top
Die area:                 ( 0 0 ) ( 334880 225760 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1012
Number of terminals:      45
Number of snets:          4
Number of nets:           658

[WARNING DRT-0418] Term SRAM/din0[1] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[4] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[7] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[9] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[10] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[12] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[13] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[15] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[16] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[18] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[19] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[21] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[22] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[24] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[27] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[30] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[32] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[0] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[1] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[2] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/clk0 has no pins on routing grid
[WARNING DRT-0418] Term SRAM/wmask0[0] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/wmask0[2] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/wmask0[3] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/spare_wen0 has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[0] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[2] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[3] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[4] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[5] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[6] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[9] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[10] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[12] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[13] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[17] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[18] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[19] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[20] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[21] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[23] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[24] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[25] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[26] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[27] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[30] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[31] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[32] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 63.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 25911.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 4220.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 298.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 307.
[INFO DRT-0033] via3 shape region query size = 396.
[INFO DRT-0033] met4 shape region query size = 295.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 206 pins.
[INFO DRT-0081]   Complete 56 unique inst patterns.
[INFO DRT-0084]   Complete 359 groups.
#scanned instances     = 1012
#unique  instances     = 63
#stdCellGenAp          = 1216
#stdCellValidPlanarAp  = 44
#stdCellValidViaAp     = 741
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1991
#instTermValidViaApCnt = 0
#macroGenAp            = 163
#macroValidPlanarAp    = 125
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 143.70 (MB), peak = 143.70 (MB)

[INFO DRT-0157] Number of guides:     5492

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 48 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 32 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1541.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1400.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 818.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 192.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 136.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2495 vertical wires in 1 frboxes and 1592 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 244 vertical wires in 1 frboxes and 495 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 160.76 (MB), peak = 160.76 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 160.76 (MB), peak = 160.76 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 161.06 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 194.88 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 197.41 (MB).
    Completing 40% with 123 violations.
    elapsed time = 00:00:00, memory = 192.78 (MB).
    Completing 50% with 123 violations.
    elapsed time = 00:00:01, memory = 218.82 (MB).
    Completing 60% with 143 violations.
    elapsed time = 00:00:01, memory = 208.23 (MB).
    Completing 70% with 143 violations.
    elapsed time = 00:00:01, memory = 208.23 (MB).
    Completing 80% with 143 violations.
    elapsed time = 00:00:01, memory = 239.85 (MB).
    Completing 90% with 257 violations.
    elapsed time = 00:00:01, memory = 239.85 (MB).
    Completing 100% with 281 violations.
    elapsed time = 00:00:02, memory = 244.91 (MB).
[INFO DRT-0199]   Number of violations = 376.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        2     51     11      0      1
Min Hole             0      7      0      0      0
Recheck              1     70     21      0      3
Short                0    183     20      6      0
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:02, memory = 589.28 (MB), peak = 589.28 (MB)
Total wire length = 31124 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12845 um.
Total wire length on LAYER met2 = 10024 um.
Total wire length on LAYER met3 = 6670 um.
Total wire length on LAYER met4 = 1584 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4692.
Up-via summary (total 4692):

-----------------------
 FR_MASTERSLICE       0
            li1    1876
           met1    2434
           met2     233
           met3     149
           met4       0
-----------------------
                   4692


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 376 violations.
    elapsed time = 00:00:00, memory = 589.28 (MB).
    Completing 20% with 376 violations.
    elapsed time = 00:00:00, memory = 623.28 (MB).
    Completing 30% with 202 violations.
    elapsed time = 00:00:00, memory = 618.07 (MB).
    Completing 40% with 202 violations.
    elapsed time = 00:00:00, memory = 636.07 (MB).
    Completing 50% with 202 violations.
    elapsed time = 00:00:01, memory = 637.57 (MB).
    Completing 60% with 197 violations.
    elapsed time = 00:00:01, memory = 637.57 (MB).
    Completing 70% with 197 violations.
    elapsed time = 00:00:01, memory = 644.82 (MB).
    Completing 80% with 197 violations.
    elapsed time = 00:00:02, memory = 653.07 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:02, memory = 653.07 (MB).
    Completing 100% with 44 violations.
    elapsed time = 00:00:02, memory = 380.40 (MB).
[INFO DRT-0199]   Number of violations = 44.
Viol/Layer        met1   met2   met3
Metal Spacing        3      1      0
Short               38      1      1
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:02, memory = 653.28 (MB), peak = 653.28 (MB)
Total wire length = 30691 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12673 um.
Total wire length on LAYER met2 = 9794 um.
Total wire length on LAYER met3 = 6703 um.
Total wire length on LAYER met4 = 1519 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4629.
Up-via summary (total 4629):

-----------------------
 FR_MASTERSLICE       0
            li1    1876
           met1    2384
           met2     232
           met3     137
           met4       0
-----------------------
                   4629


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 44 violations.
    elapsed time = 00:00:00, memory = 653.28 (MB).
    Completing 20% with 44 violations.
    elapsed time = 00:00:00, memory = 653.28 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:00, memory = 657.65 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:00, memory = 657.65 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:00, memory = 661.40 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 661.40 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 666.53 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 396.33 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:01, memory = 396.33 (MB).
    Completing 100% with 31 violations.
    elapsed time = 00:00:01, memory = 396.96 (MB).
[INFO DRT-0199]   Number of violations = 31.
Viol/Layer        met1   met2   met3
Metal Spacing        4      2      0
Short               24      0      1
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:02, memory = 672.21 (MB), peak = 672.21 (MB)
Total wire length = 30738 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12735 um.
Total wire length on LAYER met2 = 9805 um.
Total wire length on LAYER met3 = 6687 um.
Total wire length on LAYER met4 = 1511 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4670.
Up-via summary (total 4670):

-----------------------
 FR_MASTERSLICE       0
            li1    1876
           met1    2415
           met2     242
           met3     137
           met4       0
-----------------------
                   4670


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 31 violations.
    elapsed time = 00:00:00, memory = 672.21 (MB).
    Completing 20% with 31 violations.
    elapsed time = 00:00:00, memory = 672.21 (MB).
    Completing 30% with 31 violations.
    elapsed time = 00:00:00, memory = 689.46 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:00, memory = 689.46 (MB).
    Completing 50% with 22 violations.
    elapsed time = 00:00:00, memory = 689.46 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 690.21 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 690.21 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:00, memory = 709.96 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 709.96 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 650.55 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1   met3
Short                1      1
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:00, memory = 711.55 (MB), peak = 711.55 (MB)
Total wire length = 30722 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12616 um.
Total wire length on LAYER met2 = 9814 um.
Total wire length on LAYER met3 = 6780 um.
Total wire length on LAYER met4 = 1511 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4680.
Up-via summary (total 4680):

-----------------------
 FR_MASTERSLICE       0
            li1    1876
           met1    2410
           met2     257
           met3     137
           met4       0
-----------------------
                   4680


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 711.55 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 711.55 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 711.55 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 711.55 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 711.55 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 711.55 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 711.55 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 719.05 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 719.05 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 658.08 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met3
Short                1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 718.96 (MB), peak = 719.05 (MB)
Total wire length = 30727 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12619 um.
Total wire length on LAYER met2 = 9816 um.
Total wire length on LAYER met3 = 6779 um.
Total wire length on LAYER met4 = 1512 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4686.
Up-via summary (total 4686):

-----------------------
 FR_MASTERSLICE       0
            li1    1876
           met1    2412
           met2     261
           met3     137
           met4       0
-----------------------
                   4686


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 718.96 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 718.96 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 718.96 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 718.96 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 718.96 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 718.96 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 718.96 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 718.96 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 718.96 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 658.06 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 719.06 (MB), peak = 719.06 (MB)
Total wire length = 30727 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12619 um.
Total wire length on LAYER met2 = 9819 um.
Total wire length on LAYER met3 = 6776 um.
Total wire length on LAYER met4 = 1512 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4686.
Up-via summary (total 4686):

-----------------------
 FR_MASTERSLICE       0
            li1    1876
           met1    2412
           met2     261
           met3     137
           met4       0
-----------------------
                   4686


[INFO DRT-0198] Complete detail routing.
Total wire length = 30727 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12619 um.
Total wire length on LAYER met2 = 9819 um.
Total wire length on LAYER met3 = 6776 um.
Total wire length on LAYER met4 = 1512 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4686.
Up-via summary (total 4686):

-----------------------
 FR_MASTERSLICE       0
            li1    1876
           met1    2412
           met2     261
           met3     137
           met4       0
-----------------------
                   4686


[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:08, memory = 719.06 (MB), peak = 719.06 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
SRAM matched with SRAM
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1   52060.65
  Fill cell                               162     608.08
  Tap cell                                200     250.24
  Antenna cell                             29      72.57
  Buffer                                    2      12.51
  Clock buffer                             20     465.45
  Timing Repair Buffer                    170    1491.43
  Clock inverter                           12     130.12
  Sequential cell                         144    3681.03
  Multi-Input combinational cell          272    2892.77
  Total                                  1012   61664.86
Writing OpenROAD database to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.odb'…
Writing netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.nl.v'…
Writing powered netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.pnl.v'…
Writing layout to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.def'…
Writing timing constraints to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.sdc'…
