#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5aca2f287580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5aca2f270a40 .scope module, "thiele_cpu_tb" "thiele_cpu_tb" 3 12;
 .timescale -9 -12;
v0x5aca2f2ada90_0 .net *"_ivl_3", 29 0, L_0x5aca2f2c0310;  1 drivers
v0x5aca2f2adb90_0 .net "cert_addr", 31 0, L_0x5aca2f285de0;  1 drivers
v0x5aca2f2adc50_0 .var "clk", 0 0;
v0x5aca2f2add20 .array "data_memory", 255 0, 31 0;
v0x5aca2f2addc0_0 .net "error_code", 31 0, L_0x5aca2f2af310;  1 drivers
v0x5aca2f2ade60_0 .var/i "i", 31 0;
v0x5aca2f2adf00_0 .net "info_gain", 31 0, L_0x5aca2f2af590;  1 drivers
v0x5aca2f2adff0 .array "instr_memory", 255 0, 31 0;
v0x5aca2f2ae090_0 .var "logic_ack", 0 0;
v0x5aca2f2ae160_0 .net "logic_addr", 31 0, L_0x5aca2f2bfa40;  1 drivers
v0x5aca2f2ae230_0 .var "logic_data", 31 0;
v0x5aca2f2ae300_0 .net "logic_req", 0 0, L_0x5aca2f2af6a0;  1 drivers
v0x5aca2f2ae3d0_0 .net "mdl_ops", 31 0, L_0x5aca2f2af4d0;  1 drivers
v0x5aca2f2ae4a0_0 .net "mem_addr", 31 0, L_0x5aca2f2bffd0;  1 drivers
L_0x725730bef1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5aca2f2ae570_0 .net "mem_en", 0 0, L_0x725730bef1c8;  1 drivers
v0x5aca2f2ae640_0 .var "mem_rdata", 31 0;
L_0x725730bef138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aca2f2ae710_0 .net "mem_wdata", 31 0, L_0x725730bef138;  1 drivers
L_0x725730bef180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aca2f2ae7e0_0 .net "mem_we", 0 0, L_0x725730bef180;  1 drivers
v0x5aca2f2ae8b0_0 .net "partition_ops", 31 0, L_0x5aca2f2af3d0;  1 drivers
v0x5aca2f2ae980_0 .net "pc", 31 0, L_0x5aca2f284ee0;  1 drivers
v0x5aca2f2aea50_0 .var "py_ack", 0 0;
v0x5aca2f2aeb20_0 .net "py_code_addr", 31 0, L_0x5aca2f2bfe90;  1 drivers
v0x5aca2f2aebf0_0 .net "py_req", 0 0, L_0x5aca2f2bfbc0;  1 drivers
v0x5aca2f2aecc0_0 .var "py_result", 31 0;
v0x5aca2f2aed90_0 .var "rst_n", 0 0;
v0x5aca2f2aee60_0 .net "status", 31 0, L_0x5aca2f2af220;  1 drivers
E_0x5aca2f23e150 .event posedge, v0x5aca2f2aa830_0;
E_0x5aca2f1e58c0 .event anyedge, v0x5aca2f2ac6f0_0;
L_0x5aca2f2c0220 .array/port v0x5aca2f2adff0, L_0x5aca2f2c0310;
L_0x5aca2f2c0310 .part L_0x5aca2f284ee0, 2, 30;
S_0x5aca2f26bb90 .scope module, "dut" "thiele_cpu" 3 62, 4 24 0, S_0x5aca2f270a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "cert_addr";
    .port_info 3 /OUTPUT 32 "status";
    .port_info 4 /OUTPUT 32 "error_code";
    .port_info 5 /OUTPUT 32 "partition_ops";
    .port_info 6 /OUTPUT 32 "mdl_ops";
    .port_info 7 /OUTPUT 32 "info_gain";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /OUTPUT 32 "mem_wdata";
    .port_info 10 /INPUT 32 "mem_rdata";
    .port_info 11 /OUTPUT 1 "mem_we";
    .port_info 12 /OUTPUT 1 "mem_en";
    .port_info 13 /OUTPUT 1 "logic_req";
    .port_info 14 /OUTPUT 32 "logic_addr";
    .port_info 15 /INPUT 1 "logic_ack";
    .port_info 16 /INPUT 32 "logic_data";
    .port_info 17 /OUTPUT 1 "py_req";
    .port_info 18 /OUTPUT 32 "py_code_addr";
    .port_info 19 /INPUT 1 "py_ack";
    .port_info 20 /INPUT 32 "py_result";
    .port_info 21 /INPUT 32 "instr_data";
    .port_info 22 /OUTPUT 32 "pc";
P_0x5aca2f28c230 .param/l "CSR_CERT_ADDR" 1 4 89, C4<00000000>;
P_0x5aca2f28c270 .param/l "CSR_ERROR" 1 4 91, C4<00000010>;
P_0x5aca2f28c2b0 .param/l "CSR_INFO_GAIN" 1 4 94, C4<00000101>;
P_0x5aca2f28c2f0 .param/l "CSR_MDL_OPS" 1 4 93, C4<00000100>;
P_0x5aca2f28c330 .param/l "CSR_PARTITION_OPS" 1 4 92, C4<00000011>;
P_0x5aca2f28c370 .param/l "CSR_STATUS" 1 4 90, C4<00000001>;
P_0x5aca2f28c3b0 .param/l "MAX_MU" 1 4 71, C4<11111111111111111111111111111111>;
P_0x5aca2f28c3f0 .param/l "NUM_MODULES" 1 4 68, +C4<00000000000000000000000001000000>;
P_0x5aca2f28c430 .param/l "OPCODE_EMIT" 1 4 80, C4<00001110>;
P_0x5aca2f28c470 .param/l "OPCODE_LASSERT" 1 4 77, C4<00000011>;
P_0x5aca2f28c4b0 .param/l "OPCODE_LJOIN" 1 4 78, C4<00000100>;
P_0x5aca2f28c4f0 .param/l "OPCODE_MDLACC" 1 4 79, C4<00000101>;
P_0x5aca2f28c530 .param/l "OPCODE_PMERGE" 1 4 76, C4<00000010>;
P_0x5aca2f28c570 .param/l "OPCODE_PNEW" 1 4 74, C4<00000000>;
P_0x5aca2f28c5b0 .param/l "OPCODE_PSPLIT" 1 4 75, C4<00000001>;
P_0x5aca2f28c5f0 .param/l "OPCODE_PYEXEC" 1 4 82, C4<00001000>;
P_0x5aca2f28c630 .param/l "OPCODE_XFER" 1 4 81, C4<00000111>;
P_0x5aca2f28c670 .param/l "OPCODE_XOR_ADD" 1 4 84, C4<00001011>;
P_0x5aca2f28c6b0 .param/l "OPCODE_XOR_LOAD" 1 4 83, C4<00001010>;
P_0x5aca2f28c6f0 .param/l "OPCODE_XOR_RANK" 1 4 86, C4<00001101>;
P_0x5aca2f28c730 .param/l "OPCODE_XOR_SWAP" 1 4 85, C4<00001100>;
P_0x5aca2f28c770 .param/l "REGION_SIZE" 1 4 69, +C4<00000000000000000000010000000000>;
P_0x5aca2f28c7b0 .param/l "STATE_COMPLETE" 1 4 147, C4<0110>;
P_0x5aca2f28c7f0 .param/l "STATE_DECODE" 1 4 142, C4<0001>;
P_0x5aca2f28c830 .param/l "STATE_EXECUTE" 1 4 143, C4<0010>;
P_0x5aca2f28c870 .param/l "STATE_FETCH" 1 4 141, C4<0000>;
P_0x5aca2f28c8b0 .param/l "STATE_LOGIC" 1 4 145, C4<0100>;
P_0x5aca2f28c8f0 .param/l "STATE_MEMORY" 1 4 144, C4<0011>;
P_0x5aca2f28c930 .param/l "STATE_PYTHON" 1 4 146, C4<0101>;
P_0x5aca2f28c970 .param/l "XOR_COLS" 1 4 115, +C4<00000000000000000000000000000110>;
P_0x5aca2f28c9b0 .param/l "XOR_ROWS" 1 4 114, +C4<00000000000000000000000000000100>;
L_0x5aca2f284ee0 .functor BUFZ 32, v0x5aca2f2ac7d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aca2f285610 .functor BUFZ 32, L_0x5aca2f2c0220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aca2f285de0 .functor BUFZ 32, v0x5aca2f2aa8f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aca2f2af220 .functor BUFZ 32, v0x5aca2f2aaab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aca2f2af310 .functor BUFZ 32, v0x5aca2f2aa9d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aca2f2af3d0 .functor BUFZ 32, v0x5aca2f2ac610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aca2f2af4d0 .functor BUFZ 32, v0x5aca2f2ab950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aca2f2af590 .functor BUFZ 32, v0x5aca2f2ab1b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aca2f2bffd0 .functor BUFZ 32, v0x5aca2f2ac7d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x725730bef018 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5aca2f2aa1c0_0 .net/2u *"_ivl_22", 3 0, L_0x725730bef018;  1 drivers
L_0x725730bef060 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aca2f2aa2c0_0 .net/2u *"_ivl_26", 23 0, L_0x725730bef060;  1 drivers
v0x5aca2f2aa3a0_0 .net *"_ivl_28", 39 0, L_0x5aca2f2bf850;  1 drivers
L_0x725730bef0a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5aca2f2aa460_0 .net/2u *"_ivl_32", 3 0, L_0x725730bef0a8;  1 drivers
L_0x725730bef0f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aca2f2aa540_0 .net/2u *"_ivl_36", 23 0, L_0x725730bef0f0;  1 drivers
v0x5aca2f2aa670_0 .net *"_ivl_38", 39 0, L_0x5aca2f2bfd50;  1 drivers
v0x5aca2f2aa750_0 .net "cert_addr", 31 0, L_0x5aca2f285de0;  alias, 1 drivers
v0x5aca2f2aa830_0 .net "clk", 0 0, v0x5aca2f2adc50_0;  1 drivers
v0x5aca2f2aa8f0_0 .var "csr_cert_addr", 31 0;
v0x5aca2f2aa9d0_0 .var "csr_error", 31 0;
v0x5aca2f2aaab0_0 .var "csr_status", 31 0;
v0x5aca2f2aab90_0 .net "current_instr", 31 0, L_0x5aca2f285610;  1 drivers
v0x5aca2f2aac70_0 .var "current_module", 5 0;
v0x5aca2f2aad50_0 .var/i "dest_size", 31 0;
v0x5aca2f2aae30_0 .net "error_code", 31 0, L_0x5aca2f2af310;  alias, 1 drivers
v0x5aca2f2aaf10_0 .var/i "even_count", 31 0;
v0x5aca2f2aaff0_0 .var/i "i", 31 0;
v0x5aca2f2ab0d0_0 .net "info_gain", 31 0, L_0x5aca2f2af590;  alias, 1 drivers
v0x5aca2f2ab1b0_0 .var "info_gain_counter", 31 0;
v0x5aca2f2ab290_0 .net "instr_data", 31 0, L_0x5aca2f2c0220;  1 drivers
v0x5aca2f2ab370_0 .var/i "j", 31 0;
v0x5aca2f2ab450_0 .net "logic_ack", 0 0, v0x5aca2f2ae090_0;  1 drivers
v0x5aca2f2ab510_0 .net "logic_addr", 31 0, L_0x5aca2f2bfa40;  alias, 1 drivers
v0x5aca2f2ab5f0_0 .net "logic_data", 31 0, v0x5aca2f2ae230_0;  1 drivers
v0x5aca2f2ab6d0_0 .net "logic_req", 0 0, L_0x5aca2f2af6a0;  alias, 1 drivers
v0x5aca2f2ab790_0 .var/i "mdl_cost", 31 0;
v0x5aca2f2ab870_0 .net "mdl_ops", 31 0, L_0x5aca2f2af4d0;  alias, 1 drivers
v0x5aca2f2ab950_0 .var "mdl_ops_counter", 31 0;
v0x5aca2f2aba30_0 .net "mem_addr", 31 0, L_0x5aca2f2bffd0;  alias, 1 drivers
v0x5aca2f2abb10_0 .net "mem_en", 0 0, L_0x725730bef1c8;  alias, 1 drivers
v0x5aca2f2abbd0_0 .net "mem_rdata", 31 0, v0x5aca2f2ae640_0;  1 drivers
v0x5aca2f2abcb0_0 .net "mem_wdata", 31 0, L_0x725730bef138;  alias, 1 drivers
v0x5aca2f2abd90_0 .net "mem_we", 0 0, L_0x725730bef180;  alias, 1 drivers
v0x5aca2f2abe50_0 .var/i "module_size", 31 0;
v0x5aca2f2abf30 .array "module_table", 63 0, 31 0;
v0x5aca2f2abff0_0 .var "mu_accumulator", 31 0;
v0x5aca2f2ac0d0_0 .var "next_module_id", 5 0;
v0x5aca2f2ac1b0_0 .var/i "odd_count", 31 0;
v0x5aca2f2ac290_0 .net "opcode", 7 0, L_0x5aca2f2aef90;  1 drivers
v0x5aca2f2ac370_0 .net "operand_a", 7 0, L_0x5aca2f2af0b0;  1 drivers
v0x5aca2f2ac450_0 .net "operand_b", 7 0, L_0x5aca2f2af150;  1 drivers
v0x5aca2f2ac530_0 .net "partition_ops", 31 0, L_0x5aca2f2af3d0;  alias, 1 drivers
v0x5aca2f2ac610_0 .var "partition_ops_counter", 31 0;
v0x5aca2f2ac6f0_0 .net "pc", 31 0, L_0x5aca2f284ee0;  alias, 1 drivers
v0x5aca2f2ac7d0_0 .var "pc_reg", 31 0;
v0x5aca2f2ac8b0_0 .net "py_ack", 0 0, v0x5aca2f2aea50_0;  1 drivers
v0x5aca2f2ac970_0 .net "py_code_addr", 31 0, L_0x5aca2f2bfe90;  alias, 1 drivers
v0x5aca2f2aca50_0 .net "py_req", 0 0, L_0x5aca2f2bfbc0;  alias, 1 drivers
v0x5aca2f2acb10_0 .net "py_result", 31 0, v0x5aca2f2aecc0_0;  1 drivers
v0x5aca2f2acbf0_0 .var "rank_temp", 31 0;
v0x5aca2f2accd0_0 .var/i "region_size", 31 0;
v0x5aca2f2acdb0 .array "region_table", 65535 0, 31 0;
v0x5aca2f2ace70_0 .net "rst_n", 0 0, v0x5aca2f2aed90_0;  1 drivers
v0x5aca2f2acf30_0 .var/i "size_a", 31 0;
v0x5aca2f2ad010_0 .var/i "size_b", 31 0;
v0x5aca2f2ad0f0_0 .var/i "src_size", 31 0;
v0x5aca2f2ad1d0_0 .var "state", 3 0;
v0x5aca2f2ad2b0_0 .net "status", 31 0, L_0x5aca2f2af220;  alias, 1 drivers
v0x5aca2f2ad390_0 .var "swap_temp", 31 0;
v0x5aca2f2ad470_0 .var/i "temp_size", 31 0;
v0x5aca2f2ad550_0 .var/i "total_size", 31 0;
v0x5aca2f2ad630 .array "xor_matrix", 23 0, 31 0;
v0x5aca2f2ad6f0 .array "xor_parity", 3 0, 31 0;
E_0x5aca2f28a8f0/0 .event negedge, v0x5aca2f2ace70_0;
E_0x5aca2f28a8f0/1 .event posedge, v0x5aca2f2aa830_0;
E_0x5aca2f28a8f0 .event/or E_0x5aca2f28a8f0/0, E_0x5aca2f28a8f0/1;
L_0x5aca2f2aef90 .part L_0x5aca2f285610, 24, 8;
L_0x5aca2f2af0b0 .part L_0x5aca2f285610, 16, 8;
L_0x5aca2f2af150 .part L_0x5aca2f285610, 8, 8;
L_0x5aca2f2af6a0 .cmp/eq 4, v0x5aca2f2ad1d0_0, L_0x725730bef018;
L_0x5aca2f2bf850 .concat [ 8 8 24 0], L_0x5aca2f2af150, L_0x5aca2f2af0b0, L_0x725730bef060;
L_0x5aca2f2bfa40 .part L_0x5aca2f2bf850, 0, 32;
L_0x5aca2f2bfbc0 .cmp/eq 4, v0x5aca2f2ad1d0_0, L_0x725730bef0a8;
L_0x5aca2f2bfd50 .concat [ 8 8 24 0], L_0x5aca2f2af150, L_0x5aca2f2af0b0, L_0x725730bef0f0;
L_0x5aca2f2bfe90 .part L_0x5aca2f2bfd50, 0, 32;
S_0x5aca2f26c640 .scope task, "execute_emit" "execute_emit" 4 483, 4 483 0, S_0x5aca2f26bb90;
 .timescale -9 -12;
v0x5aca2f285000_0 .var "value_a", 7 0;
v0x5aca2f285770_0 .var "value_b", 7 0;
TD_thiele_cpu_tb.dut.execute_emit ;
    %load/vec4 v0x5aca2f285000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5aca2f285770_0;
    %pad/u 32;
    %assign/vec4 v0x5aca2f2ab1b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5aca2f2ab1b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aca2f2ab1b0_0, 0;
T_0.1 ;
    %load/vec4 v0x5aca2f285000_0;
    %load/vec4 v0x5aca2f285770_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %end;
S_0x5aca2f2a7fa0 .scope task, "execute_ljoin" "execute_ljoin" 4 440, 4 440 0, S_0x5aca2f26bb90;
 .timescale -9 -12;
v0x5aca2f285f40_0 .var "cert_a", 7 0;
v0x5aca2f2a8200_0 .var "cert_b", 7 0;
TD_thiele_cpu_tb.dut.execute_ljoin ;
    %load/vec4 v0x5aca2f285f40_0;
    %load/vec4 v0x5aca2f2a8200_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5aca2f2aa8f0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %end;
S_0x5aca2f2a82e0 .scope task, "execute_mdlacc" "execute_mdlacc" 4 451, 4 451 0, S_0x5aca2f26bb90;
 .timescale -9 -12;
v0x5aca2f2a84c0_0 .var "module_id", 7 0;
TD_thiele_cpu_tb.dut.execute_mdlacc ;
    %load/vec4 v0x5aca2f2a84c0_0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_2.2, 5;
    %ix/getv 4, v0x5aca2f2a84c0_0;
    %load/vec4a v0x5aca2f2abf30, 4;
    %store/vec4 v0x5aca2f2abe50_0, 0, 32;
    %load/vec4 v0x5aca2f2abe50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2ab790_0, 0, 32;
    %load/vec4 v0x5aca2f2abe50_0;
    %store/vec4 v0x5aca2f2ad470_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x5aca2f2ad470_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x5aca2f2ad470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5aca2f2ad470_0, 0, 32;
    %load/vec4 v0x5aca2f2ab790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2ab790_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2ab790_0, 0, 32;
T_2.5 ;
    %load/vec4 v0x5aca2f2abff0_0;
    %load/vec4 v0x5aca2f2ab790_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x5aca2f2abff0_0;
    %load/vec4 v0x5aca2f2ab790_0;
    %add;
    %assign/vec4 v0x5aca2f2abff0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %load/vec4 v0x5aca2f2ab950_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aca2f2ab950_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5aca2f2aa9d0_0, 0;
T_2.9 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x5aca2f2aa9d0_0, 0;
T_2.3 ;
    %end;
S_0x5aca2f2a85a0 .scope task, "execute_pmerge" "execute_pmerge" 4 396, 4 396 0, S_0x5aca2f26bb90;
 .timescale -9 -12;
v0x5aca2f2a8780_0 .var "module_a", 7 0;
v0x5aca2f2a8880_0 .var "module_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pmerge ;
    %load/vec4 v0x5aca2f2a8780_0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.13, 5;
    %load/vec4 v0x5aca2f2a8880_0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x5aca2f2a8780_0;
    %load/vec4 v0x5aca2f2a8880_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %ix/getv 4, v0x5aca2f2a8780_0;
    %load/vec4a v0x5aca2f2abf30, 4;
    %store/vec4 v0x5aca2f2acf30_0, 0, 32;
    %ix/getv 4, v0x5aca2f2a8880_0;
    %load/vec4a v0x5aca2f2abf30, 4;
    %store/vec4 v0x5aca2f2ad010_0, 0, 32;
    %load/vec4 v0x5aca2f2acf30_0;
    %load/vec4 v0x5aca2f2ad010_0;
    %add;
    %store/vec4 v0x5aca2f2ad550_0, 0, 32;
    %load/vec4 v0x5aca2f2ad550_0;
    %cmpi/s 1024, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.14, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
T_3.16 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.17, 5;
    %load/vec4 v0x5aca2f2aaff0_0;
    %load/vec4 v0x5aca2f2acf30_0;
    %cmp/s;
    %jmp/0xz  T_3.18, 5;
    %load/vec4 v0x5aca2f2a8780_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5aca2f2aaff0_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aca2f2acdb0, 4;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5aca2f2aaff0_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2acdb0, 0, 4;
T_3.18 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
T_3.20 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.21, 5;
    %load/vec4 v0x5aca2f2aaff0_0;
    %load/vec4 v0x5aca2f2ad010_0;
    %cmp/s;
    %jmp/0xz  T_3.22, 5;
    %load/vec4 v0x5aca2f2a8880_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5aca2f2aaff0_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aca2f2acdb0, 4;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5aca2f2aaff0_0;
    %load/vec4 v0x5aca2f2acf30_0;
    %add;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2acdb0, 0, 4;
T_3.22 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
    %jmp T_3.20;
T_3.21 ;
    %load/vec4 v0x5aca2f2ad550_0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2abf30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5aca2f2a8780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2abf30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5aca2f2a8880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2abf30, 0, 4;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %assign/vec4 v0x5aca2f2aac70_0, 0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5aca2f2ac0d0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %load/vec4 v0x5aca2f2ac610_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aca2f2ac610_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5aca2f2aa9d0_0, 0;
T_3.15 ;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5aca2f2aa9d0_0, 0;
T_3.11 ;
    %end;
S_0x5aca2f2a8960 .scope task, "execute_pnew" "execute_pnew" 4 333, 4 333 0, S_0x5aca2f26bb90;
 .timescale -9 -12;
v0x5aca2f2a8b90_0 .var "region_spec_a", 7 0;
v0x5aca2f2a8c90_0 .var "region_spec_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pnew ;
    %load/vec4 v0x5aca2f2a8b90_0;
    %pad/u 32;
    %muli 256, 0, 32;
    %load/vec4 v0x5aca2f2a8c90_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5aca2f2accd0_0, 0, 32;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_4.24, 5;
    %load/vec4 v0x5aca2f2accd0_0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2abf30, 0, 4;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %assign/vec4 v0x5aca2f2aac70_0, 0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5aca2f2ac0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
T_4.26 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.27, 5;
    %load/vec4 v0x5aca2f2aaff0_0;
    %load/vec4 v0x5aca2f2accd0_0;
    %cmp/s;
    %jmp/0xz  T_4.28, 5;
    %load/vec4 v0x5aca2f2aaff0_0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5aca2f2aaff0_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2acdb0, 0, 4;
T_4.28 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
    %jmp T_4.26;
T_4.27 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %load/vec4 v0x5aca2f2ac610_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aca2f2ac610_0, 0;
    %jmp T_4.25;
T_4.24 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5aca2f2aa9d0_0, 0;
T_4.25 ;
    %end;
S_0x5aca2f2a8d70 .scope task, "execute_psplit" "execute_psplit" 4 360, 4 360 0, S_0x5aca2f26bb90;
 .timescale -9 -12;
v0x5aca2f2a8f50_0 .var "module_id", 7 0;
v0x5aca2f2a9050_0 .var "predicate", 7 0;
TD_thiele_cpu_tb.dut.execute_psplit ;
    %load/vec4 v0x5aca2f2a8f50_0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_5.32, 5;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.30, 8;
    %ix/getv 4, v0x5aca2f2a8f50_0;
    %load/vec4a v0x5aca2f2abf30, 4;
    %store/vec4 v0x5aca2f2accd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2aaf10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2ac1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
T_5.33 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_5.34, 5;
    %load/vec4 v0x5aca2f2aaff0_0;
    %load/vec4 v0x5aca2f2accd0_0;
    %cmp/s;
    %jmp/0xz  T_5.35, 5;
    %load/vec4 v0x5aca2f2a8f50_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5aca2f2aaff0_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aca2f2acdb0, 4;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.37, 4;
    %load/vec4 v0x5aca2f2a8f50_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5aca2f2aaff0_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aca2f2acdb0, 4;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5aca2f2aaf10_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2acdb0, 0, 4;
    %load/vec4 v0x5aca2f2aaf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2aaf10_0, 0, 32;
    %jmp T_5.38;
T_5.37 ;
    %load/vec4 v0x5aca2f2a8f50_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5aca2f2aaff0_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aca2f2acdb0, 4;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x5aca2f2ac1b0_0;
    %pad/s 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2acdb0, 0, 4;
    %load/vec4 v0x5aca2f2ac1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2ac1b0_0, 0, 32;
T_5.38 ;
T_5.35 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
    %jmp T_5.33;
T_5.34 ;
    %load/vec4 v0x5aca2f2aaf10_0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2abf30, 0, 4;
    %load/vec4 v0x5aca2f2ac1b0_0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2abf30, 0, 4;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x5aca2f2ac0d0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %load/vec4 v0x5aca2f2ac610_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aca2f2ac610_0, 0;
    %jmp T_5.31;
T_5.30 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5aca2f2aa9d0_0, 0;
T_5.31 ;
    %end;
S_0x5aca2f2a9130 .scope task, "execute_xfer" "execute_xfer" 4 497, 4 497 0, S_0x5aca2f26bb90;
 .timescale -9 -12;
v0x5aca2f2a9310_0 .var "dest", 7 0;
v0x5aca2f2a9410_0 .var "src", 7 0;
TD_thiele_cpu_tb.dut.execute_xfer ;
    %load/vec4 v0x5aca2f2a9410_0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_6.41, 5;
    %load/vec4 v0x5aca2f2a9310_0;
    %load/vec4 v0x5aca2f2ac0d0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.39, 8;
    %ix/getv 4, v0x5aca2f2a9410_0;
    %load/vec4a v0x5aca2f2abf30, 4;
    %store/vec4 v0x5aca2f2ad0f0_0, 0, 32;
    %ix/getv 4, v0x5aca2f2a9310_0;
    %load/vec4a v0x5aca2f2abf30, 4;
    %store/vec4 v0x5aca2f2aad50_0, 0, 32;
    %load/vec4 v0x5aca2f2ad0f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.44, 5;
    %load/vec4 v0x5aca2f2aad50_0;
    %cmpi/s 1024, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.42, 8;
    %load/vec4 v0x5aca2f2a9410_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %ix/vec4 4;
    %load/vec4a v0x5aca2f2acdb0, 4;
    %load/vec4 v0x5aca2f2a9310_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5aca2f2aad50_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2acdb0, 0, 4;
    %load/vec4 v0x5aca2f2aad50_0;
    %addi 1, 0, 32;
    %ix/getv 3, v0x5aca2f2a9310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2abf30, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %jmp T_6.43;
T_6.42 ;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x5aca2f2aa9d0_0, 0;
T_6.43 ;
    %jmp T_6.40;
T_6.39 ;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x5aca2f2aa9d0_0, 0;
T_6.40 ;
    %end;
S_0x5aca2f2a94f0 .scope task, "execute_xor_add" "execute_xor_add" 4 536, 4 536 0, S_0x5aca2f26bb90;
 .timescale -9 -12;
v0x5aca2f2a96d0_0 .var "source_row", 7 0;
v0x5aca2f2a97d0_0 .var "target_row", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_add ;
    %load/vec4 v0x5aca2f2a97d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_7.47, 5;
    %load/vec4 v0x5aca2f2a96d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_7.47;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.45, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
T_7.48 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_7.49, 5;
    %load/vec4 v0x5aca2f2a97d0_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5aca2f2aaff0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aca2f2ad630, 4;
    %load/vec4 v0x5aca2f2a96d0_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5aca2f2aaff0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aca2f2ad630, 4;
    %xor;
    %load/vec4 v0x5aca2f2a97d0_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5aca2f2aaff0_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %load/vec4 v0x5aca2f2aaff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
    %jmp T_7.48;
T_7.49 ;
    %ix/getv 4, v0x5aca2f2a97d0_0;
    %load/vec4a v0x5aca2f2ad6f0, 4;
    %ix/getv 4, v0x5aca2f2a96d0_0;
    %load/vec4a v0x5aca2f2ad6f0, 4;
    %xor;
    %ix/getv 3, v0x5aca2f2a97d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad6f0, 0, 4;
    %load/vec4 v0x5aca2f2ac610_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aca2f2ac610_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x5aca2f2aa9d0_0, 0;
T_7.46 ;
    %end;
S_0x5aca2f2a98b0 .scope task, "execute_xor_load" "execute_xor_load" 4 524, 4 524 0, S_0x5aca2f26bb90;
 .timescale -9 -12;
v0x5aca2f2a9a90_0 .var "data_high", 7 0;
v0x5aca2f2a9b90_0 .var "row", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_load ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %end;
S_0x5aca2f2a9c70 .scope task, "execute_xor_rank" "execute_xor_rank" 4 576, 4 576 0, S_0x5aca2f26bb90;
 .timescale -9 -12;
TD_thiele_cpu_tb.dut.execute_xor_rank ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2acbf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
T_9.50 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.51, 5;
    %load/vec4 v0x5aca2f2aaff0_0;
    %muli 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5aca2f2ad630, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.52, 4;
    %load/vec4 v0x5aca2f2acbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2acbf0_0, 0, 32;
T_9.52 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
    %jmp T_9.50;
T_9.51 ;
    %load/vec4 v0x5aca2f2acbf0_0;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %end;
S_0x5aca2f2a9e00 .scope task, "execute_xor_swap" "execute_xor_swap" 4 554, 4 554 0, S_0x5aca2f26bb90;
 .timescale -9 -12;
v0x5aca2f2a9fe0_0 .var "row1", 7 0;
v0x5aca2f2aa0e0_0 .var "row2", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_swap ;
    %load/vec4 v0x5aca2f2a9fe0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_10.56, 5;
    %load/vec4 v0x5aca2f2aa0e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_10.56;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.54, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
T_10.57 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_10.58, 5;
    %load/vec4 v0x5aca2f2a9fe0_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5aca2f2aaff0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aca2f2ad630, 4;
    %store/vec4 v0x5aca2f2ad390_0, 0, 32;
    %load/vec4 v0x5aca2f2aa0e0_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5aca2f2aaff0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aca2f2ad630, 4;
    %load/vec4 v0x5aca2f2a9fe0_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5aca2f2aaff0_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %load/vec4 v0x5aca2f2ad390_0;
    %load/vec4 v0x5aca2f2aa0e0_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5aca2f2aaff0_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %load/vec4 v0x5aca2f2aaff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
    %jmp T_10.57;
T_10.58 ;
    %ix/getv 4, v0x5aca2f2a9fe0_0;
    %load/vec4a v0x5aca2f2ad6f0, 4;
    %store/vec4 v0x5aca2f2ad390_0, 0, 32;
    %ix/getv 4, v0x5aca2f2aa0e0_0;
    %load/vec4a v0x5aca2f2ad6f0, 4;
    %ix/getv 3, v0x5aca2f2a9fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad6f0, 0, 4;
    %load/vec4 v0x5aca2f2ad390_0;
    %ix/getv 3, v0x5aca2f2aa0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad6f0, 0, 4;
    %load/vec4 v0x5aca2f2ac610_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aca2f2ac610_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %jmp T_10.55;
T_10.54 ;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x5aca2f2aa9d0_0, 0;
T_10.55 ;
    %end;
    .scope S_0x5aca2f26bb90;
T_11 ;
    %wait E_0x5aca2f28a8f0;
    %load/vec4 v0x5aca2f2ace70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aca2f2aa8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aca2f2aa9d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aca2f2abff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aca2f2ac610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aca2f2ab950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aca2f2ab1b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5aca2f2aac70_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5aca2f2ac0d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5aca2f2aaff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2abf30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2ab370_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x5aca2f2ab370_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5aca2f2aaff0_0;
    %pad/s 43;
    %pad/s 53;
    %muli 1024, 0, 53;
    %pad/s 54;
    %load/vec4 v0x5aca2f2ab370_0;
    %pad/s 54;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2acdb0, 0, 4;
    %load/vec4 v0x5aca2f2ab370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2ab370_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x5aca2f2aaff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2aaff0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad6f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2ad6f0, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5aca2f2ad1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.12;
T_11.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.12;
T_11.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.12;
T_11.8 ;
    %load/vec4 v0x5aca2f2ac290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5aca2f2aa9d0_0, 0;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.13 ;
    %load/vec4 v0x5aca2f2ac370_0;
    %store/vec4 v0x5aca2f2a8b90_0, 0, 8;
    %load/vec4 v0x5aca2f2ac450_0;
    %store/vec4 v0x5aca2f2a8c90_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pnew, S_0x5aca2f2a8960;
    %join;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.14 ;
    %load/vec4 v0x5aca2f2ac370_0;
    %store/vec4 v0x5aca2f2a8f50_0, 0, 8;
    %load/vec4 v0x5aca2f2ac450_0;
    %store/vec4 v0x5aca2f2a9050_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_psplit, S_0x5aca2f2a8d70;
    %join;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.15 ;
    %load/vec4 v0x5aca2f2ac370_0;
    %store/vec4 v0x5aca2f2a8780_0, 0, 8;
    %load/vec4 v0x5aca2f2ac450_0;
    %store/vec4 v0x5aca2f2a8880_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pmerge, S_0x5aca2f2a85a0;
    %join;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.17 ;
    %load/vec4 v0x5aca2f2ac370_0;
    %store/vec4 v0x5aca2f285f40_0, 0, 8;
    %load/vec4 v0x5aca2f2ac450_0;
    %store/vec4 v0x5aca2f2a8200_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_ljoin, S_0x5aca2f2a7fa0;
    %join;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.18 ;
    %load/vec4 v0x5aca2f2ac370_0;
    %store/vec4 v0x5aca2f285000_0, 0, 8;
    %load/vec4 v0x5aca2f2ac450_0;
    %store/vec4 v0x5aca2f285770_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_emit, S_0x5aca2f26c640;
    %join;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.19 ;
    %load/vec4 v0x5aca2f2ac370_0;
    %store/vec4 v0x5aca2f2a9410_0, 0, 8;
    %load/vec4 v0x5aca2f2ac450_0;
    %store/vec4 v0x5aca2f2a9310_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xfer, S_0x5aca2f2a9130;
    %join;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.21 ;
    %load/vec4 v0x5aca2f2ac370_0;
    %store/vec4 v0x5aca2f2a9b90_0, 0, 8;
    %load/vec4 v0x5aca2f2ac450_0;
    %store/vec4 v0x5aca2f2a9a90_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_load, S_0x5aca2f2a98b0;
    %join;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.22 ;
    %load/vec4 v0x5aca2f2ac370_0;
    %store/vec4 v0x5aca2f2a97d0_0, 0, 8;
    %load/vec4 v0x5aca2f2ac450_0;
    %store/vec4 v0x5aca2f2a96d0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_add, S_0x5aca2f2a94f0;
    %join;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.23 ;
    %load/vec4 v0x5aca2f2ac370_0;
    %store/vec4 v0x5aca2f2a9fe0_0, 0, 8;
    %load/vec4 v0x5aca2f2ac450_0;
    %store/vec4 v0x5aca2f2aa0e0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_swap, S_0x5aca2f2a9e00;
    %join;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.24 ;
    %fork TD_thiele_cpu_tb.dut.execute_xor_rank, S_0x5aca2f2a9c70;
    %join;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
    %jmp T_11.26;
T_11.26 ;
    %pop/vec4 1;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v0x5aca2f2ab450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %load/vec4 v0x5aca2f2ab5f0_0;
    %assign/vec4 v0x5aca2f2aa8f0_0, 0;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
T_11.27 ;
    %jmp T_11.12;
T_11.10 ;
    %load/vec4 v0x5aca2f2ac8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %load/vec4 v0x5aca2f2acb10_0;
    %assign/vec4 v0x5aca2f2aaab0_0, 0;
    %load/vec4 v0x5aca2f2ac7d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5aca2f2ac7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aca2f2ad1d0_0, 0;
T_11.29 ;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5aca2f270a40;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aca2f2adc50_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5aca2f2adc50_0;
    %inv;
    %store/vec4 v0x5aca2f2adc50_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x5aca2f270a40;
T_13 ;
    %pushi/vec4 184745984, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2adff0, 4, 0;
    %pushi/vec4 184746240, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2adff0, 4, 0;
    %pushi/vec4 184746496, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2adff0, 4, 0;
    %pushi/vec4 184550144, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2adff0, 4, 0;
    %pushi/vec4 184615680, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2adff0, 4, 0;
    %pushi/vec4 184681216, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2adff0, 4, 0;
    %pushi/vec4 184745984, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2adff0, 4, 0;
    %pushi/vec4 184615424, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2adff0, 4, 0;
    %pushi/vec4 234882560, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2adff0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2adff0, 4, 0;
    %pushi/vec4 41, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2add20, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2add20, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2add20, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2add20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2add20, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2add20, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2add20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aca2f2add20, 4, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5aca2f2ade60_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5aca2f2ade60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5aca2f2ade60_0;
    %store/vec4a v0x5aca2f2adff0, 4, 0;
    %load/vec4 v0x5aca2f2ade60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2ade60_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2ade60_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x5aca2f2ade60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.3, 5;
    %load/vec4 v0x5aca2f2ade60_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.12, 4;
    %load/vec4 v0x5aca2f2ade60_0;
    %pushi/vec4 6, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.12;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_13.11, 14;
    %load/vec4 v0x5aca2f2ade60_0;
    %pushi/vec4 12, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.11;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_13.10, 13;
    %load/vec4 v0x5aca2f2ade60_0;
    %pushi/vec4 18, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_13.9, 12;
    %load/vec4 v0x5aca2f2ade60_0;
    %pushi/vec4 24, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_13.8, 11;
    %load/vec4 v0x5aca2f2ade60_0;
    %pushi/vec4 25, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.7, 10;
    %load/vec4 v0x5aca2f2ade60_0;
    %pushi/vec4 26, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0x5aca2f2ade60_0;
    %pushi/vec4 27, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5aca2f2ade60_0;
    %store/vec4a v0x5aca2f2add20, 4, 0;
T_13.4 ;
    %load/vec4 v0x5aca2f2ade60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aca2f2ade60_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .thread T_13;
    .scope S_0x5aca2f270a40;
T_14 ;
    %wait E_0x5aca2f23e150;
    %load/vec4 v0x5aca2f2ae570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5aca2f2ae7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5aca2f2ae710_0;
    %load/vec4 v0x5aca2f2ae4a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aca2f2add20, 0, 4;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5aca2f2ae4a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5aca2f2add20, 4;
    %assign/vec4 v0x5aca2f2ae640_0, 0;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5aca2f270a40;
T_15 ;
    %wait E_0x5aca2f23e150;
    %load/vec4 v0x5aca2f2ae300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x5aca2f2ae090_0;
    %nor/r;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %delay 10000, 0;
    %pushi/vec4 2882343476, 0, 32;
    %assign/vec4 v0x5aca2f2ae230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aca2f2ae090_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aca2f2ae090_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5aca2f270a40;
T_16 ;
    %wait E_0x5aca2f23e150;
    %load/vec4 v0x5aca2f2aebf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x5aca2f2aea50_0;
    %nor/r;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %delay 15000, 0;
    %pushi/vec4 305419896, 0, 32;
    %assign/vec4 v0x5aca2f2aecc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aca2f2aea50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aca2f2aea50_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5aca2f270a40;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aca2f2aed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aca2f2ae090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aca2f2aea50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aca2f2ae640_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aca2f2aed90_0, 0, 1;
    %fork t_1, S_0x5aca2f270a40;
    %fork t_2, S_0x5aca2f270a40;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 10000000, 0;
    %vpi_call/w 3 200 "$display", "Simulation timed out" {0 0 0};
    %vpi_call/w 3 201 "$finish" {0 0 0};
    %end;
t_2 ;
T_17.0 ;
    %load/vec4 v0x5aca2f2ae980_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.1, 6;
    %wait E_0x5aca2f1e58c0;
    %jmp T_17.0;
T_17.1 ;
    %delay 10000, 0;
    %vpi_call/w 3 207 "$display", "Test completed!" {0 0 0};
    %vpi_call/w 3 208 "$display", "Final PC: %h", v0x5aca2f2ae980_0 {0 0 0};
    %vpi_call/w 3 209 "$display", "Status: %h", v0x5aca2f2aee60_0 {0 0 0};
    %vpi_call/w 3 210 "$display", "Error: %h", v0x5aca2f2addc0_0 {0 0 0};
    %vpi_call/w 3 211 "$display", "Cert Addr: %h", v0x5aca2f2adb90_0 {0 0 0};
    %vpi_call/w 3 212 "$display", "Partition Ops: %d", v0x5aca2f2ae8b0_0 {0 0 0};
    %vpi_call/w 3 213 "$display", "MDL Ops: %d", v0x5aca2f2ae3d0_0 {0 0 0};
    %vpi_call/w 3 214 "$display", "Info Gain: %d", v0x5aca2f2adf00_0 {0 0 0};
    %vpi_call/w 3 215 "$display", "{" {0 0 0};
    %vpi_call/w 3 216 "$display", "  \042partition_ops\042: %d,", v0x5aca2f2ae8b0_0 {0 0 0};
    %vpi_call/w 3 217 "$display", "  \042mdl_ops\042: %d,", v0x5aca2f2ae3d0_0 {0 0 0};
    %vpi_call/w 3 218 "$display", "  \042info_gain\042: %d", v0x5aca2f2adf00_0 {0 0 0};
    %vpi_call/w 3 219 "$display", "}" {0 0 0};
    %vpi_call/w 3 220 "$finish" {0 0 0};
    %end;
    .scope S_0x5aca2f270a40;
t_0 ;
    %end;
    .thread T_17;
    .scope S_0x5aca2f270a40;
T_18 ;
    %wait E_0x5aca2f23e150;
    %load/vec4 v0x5aca2f2aed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_call/w 3 231 "$display", "Time: %t, PC: %h, State: %h, Status: %h, Error: %h", $time, v0x5aca2f2ae980_0, v0x5aca2f2ad1d0_0, v0x5aca2f2aee60_0, v0x5aca2f2addc0_0 {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/workspaces/The-Thiele-Machine/thielecpu/hardware/thiele_cpu_tb.v";
    "/workspaces/The-Thiele-Machine/thielecpu/hardware/thiele_cpu.v";
