module buffer;

input xi;
input yi;
output xo;
output yo;

gate xogate;
 xi &  ~yo -> xo+
~xi & yo -> xo-
endgate

gate yogate;
~yi &  xo -> yo+
 yi & ~xo -> yo-
endgate

gate xenv;
~xo -> xi+
 xo -> xi-
endgate

gate yenv;
 yo -> yi+
~yo -> yi-
endgate
endmodule

